From e230c61b4df5fb26cb53bfb001e7209c14fb90c0 Mon Sep 17 00:00:00 2001
From: Salvatore <digirols@inf.ethz.ch>
Date: Tue, 13 Apr 2021 16:19:31 +0200
Subject: [PATCH] initial commit

---
 examples/aggregate/Makefile                   |    13 +
 .../aggregate/handlers/aggregate_global.c     |    69 +
 examples/copy_from_host/Makefile              |    13 +
 .../copy_from_host/handlers/copy_from_host.c  |    58 +
 examples/copy_to_host/Makefile                |    13 +
 examples/copy_to_host/handlers/copy_to_host.c |    56 +
 examples/empty/Makefile                       |    11 +
 examples/empty/handlers/empty.c               |    40 +
 examples/filtering/Makefile                   |    15 +
 examples/filtering/handlers/filtering.c       |   111 +
 examples/hashtable_fun/Makefile               |    17 +
 examples/hashtable_fun/driver/htable_driver.c |    94 +
 .../hashtable_fun/handlers/htable_handlers.c  |    48 +
 examples/histogram/Makefile                   |    15 +
 examples/histogram/handlers/histogram_l1.c    |    82 +
 examples/host_direct/Makefile                 |    11 +
 examples/host_direct/handlers/hostdirect.c    |    26 +
 examples/ping_pong/Makefile                   |    13 +
 examples/ping_pong/handlers/ping_pong.c       |    62 +
 examples/reduce/Makefile                      |    13 +
 examples/reduce/handlers/reduce_l1.c          |    74 +
 hw/deps/apb/src/apb_intf.sv                   |    55 +
 hw/deps/axi/src/axi_atop_filter.sv            |   427 +
 hw/deps/axi/src/axi_buf.sv                    |   247 +
 hw/deps/axi/src/axi_cut.sv                    |   263 +
 hw/deps/axi/src/axi_demux.sv                  |   741 +
 hw/deps/axi/src/axi_dw_converter.sv           |   188 +
 hw/deps/axi/src/axi_dw_downsizer.sv           |   767 +
 hw/deps/axi/src/axi_dw_upsizer.sv             |   645 +
 hw/deps/axi/src/axi_err_slv.sv                |   256 +
 hw/deps/axi/src/axi_id_prepend.sv             |   159 +
 hw/deps/axi/src/axi_id_remap.sv               |   640 +
 hw/deps/axi/src/axi_intf.sv                   |   434 +
 hw/deps/axi/src/axi_mux.sv                    |   520 +
 hw/deps/axi/src/axi_pkg.sv                    |   311 +
 hw/deps/axi/src/axi_serializer.sv             |   294 +
 hw/deps/axi/src/axi_xbar.sv                   |   312 +
 hw/deps/axi/src/dma/axi_dma_backend.sv        |   588 +
 hw/deps/axi/src/dma/axi_dma_burst_reshaper.sv |   357 +
 hw/deps/axi/src/dma/axi_dma_data_mover.sv     |   370 +
 hw/deps/axi/src/dma/axi_dma_data_path.sv      |   393 +
 .../pspin_soc_frontend/src/pspin_soc_dma.sv   |   259 +
 .../src/pulp_cluster_frontend.sv              |   425 +
 .../src/pulp_cluster_frontend_regs.sv         |   205 +
 .../src/transfer_id_gen.sv                    |    58 +
 hw/deps/axi2apb/src/axi2apb_64_32.sv          |   756 +
 hw/deps/axi2apb/src/axi2apb_wrap.sv           |   180 +
 hw/deps/axi2mem/src/axi_to_mem.sv             |   782 +
 hw/deps/axi2mem/src/axi_to_mem_banked_mp.sv   |   373 +
 hw/deps/axi2mem/src/axi_to_mem_interleaved.sv |   209 +
 hw/deps/axi2per/axi2per.sv                    |   467 +
 hw/deps/axi2per/axi2per_req_channel.sv        |   215 +
 hw/deps/axi2per/axi2per_res_channel.sv        |   183 +
 hw/deps/axi_riscv_atomics/src/axi_res_tbl.sv  |    89 +
 .../axi_riscv_atomics/src/axi_riscv_amos.sv   |  1075 +
 .../src/axi_riscv_amos_alu.sv                 |    78 +
 .../src/axi_riscv_atomics.sv                  |   404 +
 .../src/axi_riscv_atomics_wrap.sv             |   154 +
 .../axi_riscv_atomics/src/axi_riscv_lrsc.sv   |   987 +
 hw/deps/axi_slice/src/axi_ar_buffer.sv        |    74 +
 hw/deps/axi_slice/src/axi_aw_buffer.sv        |    78 +
 hw/deps/axi_slice/src/axi_b_buffer.sv         |    54 +
 hw/deps/axi_slice/src/axi_r_buffer.sv         |    60 +
 hw/deps/axi_slice/src/axi_single_slice.sv     |    51 +
 hw/deps/axi_slice/src/axi_w_buffer.sv         |    55 +
 hw/deps/axi_slice_dc/src/dc_synchronizer.v    |    38 +
 hw/deps/axi_slice_dc/src/dc_token_ring.v      |    40 +
 .../src/dc_token_ring_fifo_dout.v             |    77 +
 .../rtl/interfaces/tcdm_bank_mem_bus.sv       |    30 +
 .../rtl/interfaces/wide_dma_tcdm.sv           |    39 +
 .../rtl/interfaces/xbar_demux_bus.sv          |    41 +
 .../rtl/interfaces/xbar_periph_bus.sv         |    40 +
 .../rtl/interfaces/xbar_tcdm_bus.sv           |    36 +
 .../AddressDecoder_PE_Req.sv                  |   113 +
 .../AddressDecoder_Resp_PE.sv                 |    63 +
 .../peripheral_interco/ArbitrationTree_PE.sv  |   347 +
 .../FanInPrimitive_PE_Resp.sv                 |    87 +
 .../FanInPrimitive_Req_PE.sv                  |   137 +
 .../rtl/peripheral_interco/MUX2_REQ_PE.sv     |   147 +
 .../rtl/peripheral_interco/RR_Flag_Req_PE.sv  |    87 +
 .../peripheral_interco/RequestBlock2CH_PE.sv  |   637 +
 .../peripheral_interco/ResponseBlock_PE.sv    |   150 +
 .../rtl/peripheral_interco/ResponseTree_PE.sv |   177 +
 .../rtl/peripheral_interco/XBAR_PE.sv         |   316 +
 .../tcdm_interconnect/addr_dec_resp_mux.sv    |   184 +
 .../rtl/tcdm_interconnect/amo_shim.sv         |   333 +
 .../superbank_addr_decoder.sv                 |   114 +
 .../tcdm_interconnect/tcdm_interconnect.sv    |   323 +
 .../tcdm_interconnect_pkg.sv                  |    73 +
 .../tcdm_interconnect/tcdm_superbank_mux.sv   |   184 +
 .../rtl/tcdm_interconnect/xbar.sv             |   132 +
 .../cluster_control_unit.sv                   |   393 +
 .../interfaces/mp_pf_icache_ctrl_unit_bus.sv  |    55 +
 .../mp_pf_icache_ctrl_unit.sv                 |   432 +
 hw/deps/common_cells/src/addr_decode.sv       |   159 +
 hw/deps/common_cells/src/cf_math_pkg.sv       |    85 +
 hw/deps/common_cells/src/counter.sv           |    43 +
 hw/deps/common_cells/src/delta_counter.sv     |    74 +
 .../common_cells/src/deprecated/fifo_v1.sv    |    57 +
 .../common_cells/src/deprecated/fifo_v2.sv    |    79 +
 .../src/deprecated/generic_LFSR_8bit.sv       |    64 +
 .../src/deprecated/generic_fifo.sv            |   274 +
 .../common_cells/src/edge_propagator_tx.sv    |    40 +
 .../common_cells/src/fall_through_register.sv |    58 +
 hw/deps/common_cells/src/fifo_v3.sv           |   155 +
 hw/deps/common_cells/src/id_queue.sv          |   277 +
 hw/deps/common_cells/src/lzc.sv               |   109 +
 hw/deps/common_cells/src/onehot_to_bin.sv     |    38 +
 hw/deps/common_cells/src/rr_arb_tree.sv       |   341 +
 hw/deps/common_cells/src/rstgen.sv            |    30 +
 hw/deps/common_cells/src/rstgen_bypass.sv     |    57 +
 hw/deps/common_cells/src/spill_register.sv    |    95 +
 hw/deps/common_cells/src/stream_arbiter.sv    |    49 +
 .../src/stream_arbiter_flushable.sv           |    82 +
 hw/deps/common_cells/src/stream_demux.sv      |    36 +
 hw/deps/common_cells/src/stream_fifo.sv       |    66 +
 hw/deps/common_cells/src/stream_filter.sv     |    26 +
 hw/deps/common_cells/src/stream_fork.sv       |   133 +
 .../common_cells/src/stream_fork_dynamic.sv   |    95 +
 hw/deps/common_cells/src/stream_join.sv       |    43 +
 hw/deps/common_cells/src/stream_mux.sv        |    46 +
 hw/deps/common_cells/src/stream_register.sv   |    57 +
 hw/deps/common_cells/src/stream_to_mem.sv     |   134 +
 hw/deps/event_unit_flex/event_unit_core.sv    |   577 +
 .../event_unit_interface_mux.sv               |   330 +
 hw/deps/event_unit_flex/event_unit_top.sv     |   338 +
 hw/deps/event_unit_flex/hw_barrier_unit.sv    |   225 +
 hw/deps/event_unit_flex/hw_dispatch.sv        |   179 +
 hw/deps/event_unit_flex/hw_mutex_unit.sv      |   180 +
 hw/deps/event_unit_flex/interc_sw_evt_trig.sv |    65 +
 hw/deps/event_unit_flex/message_bus.sv        |    58 +
 ...butedArbitrationNetwork_Req_icache_intc.sv |   206 +
 ...utedArbitrationNetwork_Resp_icache_intc.sv |   145 +
 .../icache-intc/Req_Arb_Node_icache_intc.sv   |    78 +
 .../RoutingBlock_Req_icache_intc.sv           |    94 +
 .../RoutingBlock_Resp_icache_intc.sv          |    86 +
 hw/deps/icache-intc/icache_intc.sv            |   170 +
 .../RTL/cache_controller_to_axi_128_PF.sv     |   515 +
 .../RTL/central_controller_128.sv             |   508 +
 .../RTL/icache_bank_mp_128.sv                 |   610 +
 .../icache_mp_128_pf/RTL/icache_bank_mp_PF.sv |   544 +
 .../RTL/icache_top_mp_128_PF.sv               |   879 +
 .../RTL/merge_refill_cam_128_16.sv            |   544 +
 hw/deps/icache_mp_128_pf/RTL/pf_miss_mux.sv   |    95 +
 hw/deps/icache_mp_128_pf/RTL/prefetcher_if.sv |   204 +
 hw/deps/per2axi/src/per2axi.sv                |   484 +
 hw/deps/per2axi/src/per2axi_busy_unit.sv      |    72 +
 hw/deps/per2axi/src/per2axi_req_channel.sv    |   309 +
 hw/deps/per2axi/src/per2axi_res_channel.sv    |   213 +
 hw/deps/pulp_cluster/packages/apu_package.sv  |    52 +
 .../packages/pulp_cluster_package.sv          |    43 +
 hw/deps/pulp_cluster/rtl/axi2per_wrap.sv      |   120 +
 hw/deps/pulp_cluster/rtl/cluster_bus_wrap.sv  |   121 +
 hw/deps/pulp_cluster/rtl/cluster_event_map.sv |    58 +
 .../rtl/cluster_interconnect_wrap.sv          |   672 +
 .../pulp_cluster/rtl/cluster_peripherals.sv   |   274 +
 .../pulp_cluster/rtl/cluster_timer_wrap.sv    |    71 +
 hw/deps/pulp_cluster/rtl/core_demux.sv        |   568 +
 hw/deps/pulp_cluster/rtl/core_region.sv       |   573 +
 hw/deps/pulp_cluster/rtl/cpu_marx_if.sv       |    63 +
 hw/deps/pulp_cluster/rtl/dmac_wrap.sv         |   359 +
 hw/deps/pulp_cluster/rtl/inter_core_fifo.sv   |   116 +
 hw/deps/pulp_cluster/rtl/nhi_port_wrap.sv     |    86 +
 hw/deps/pulp_cluster/rtl/per2axi_wrap.sv      |   129 +
 hw/deps/pulp_cluster/rtl/per_demux_wrap.sv    |    75 +
 hw/deps/pulp_cluster/rtl/periph_FIFO.sv       |    86 +
 hw/deps/pulp_cluster/rtl/periph_demux.sv      |   267 +
 hw/deps/pulp_cluster/rtl/pulp_cluster.sv      |  1844 +
 hw/deps/pulp_cluster/rtl/tryx_ctrl.sv         |   140 +
 .../pulp_cluster/rtl/virtual_stdout_demux.sv  |   106 +
 hw/deps/riscv/include/apu_core_package.sv     |    77 +
 hw/deps/riscv/include/fpnew_pkg.sv            |   484 +
 hw/deps/riscv/include/riscv_defines.sv        |   675 +
 hw/deps/riscv/include/riscv_tracer_defines.sv |   203 +
 hw/deps/riscv/riscv_L0_buffer.sv              |   282 +
 hw/deps/riscv/riscv_alu.sv                    |  1155 +
 hw/deps/riscv/riscv_alu_div.sv                |   216 +
 hw/deps/riscv/riscv_apu_disp.sv               |   248 +
 hw/deps/riscv/riscv_compressed_decoder.sv     |   299 +
 hw/deps/riscv/riscv_controller.sv             |  1138 +
 hw/deps/riscv/riscv_core.sv                   |  1284 +
 hw/deps/riscv/riscv_cs_registers.sv           |  1646 +
 hw/deps/riscv/riscv_decoder.sv                |  2675 ++
 hw/deps/riscv/riscv_ex_stage.sv               |   564 +
 hw/deps/riscv/riscv_ff_one.sv                 |    98 +
 hw/deps/riscv/riscv_hwloop_controller.sv      |    98 +
 hw/deps/riscv/riscv_hwloop_regs.sv            |   134 +
 hw/deps/riscv/riscv_id_stage.sv               |  1676 +
 hw/deps/riscv/riscv_if_stage.sv               |   428 +
 hw/deps/riscv/riscv_int_controller.sv         |   126 +
 hw/deps/riscv/riscv_load_store_unit.sv        |   337 +
 hw/deps/riscv/riscv_mult.sv                   |   365 +
 hw/deps/riscv/riscv_pmp.sv                    |   810 +
 hw/deps/riscv/riscv_popcnt.sv                 |    63 +
 hw/deps/riscv/riscv_prefetch_L0_buffer.sv     |   579 +
 hw/deps/riscv/riscv_register_file.sv          |   189 +
 hw/deps/riscv/riscv_store_buffer.sv           |   225 +
 hw/deps/riscv/riscv_tracer.sv                 |  1192 +
 .../verilator-model/cluster_clock_gating.sv   |    34 +
 .../register_file_1w_multi_port_read.sv       |   173 +
 hw/deps/tech_cells_generic/src/rtl/tc_sram.sv |   206 +
 hw/deps/timer_unit/rtl/timer_unit.sv          |   579 +
 hw/deps/timer_unit/rtl/timer_unit_counter.sv  |    73 +
 .../rtl/timer_unit_counter_presc.sv           |    73 +
 hw/src/apb/apb_bus.sv                         |   128 +
 hw/src/apb/apb_bus_wrap.sv                    |    82 +
 hw/src/apb/apb_ro_regs.sv                     |    56 +
 hw/src/apb/apb_rw_regs.sv                     |    82 +
 hw/src/apb/apb_stdout.sv                      |    70 +
 hw/src/cmds/cluster_cmd.sv                    |    50 +
 hw/src/cmds/cmd_unit.sv                       |   212 +
 hw/src/host_direct.sv                         |   258 +
 hw/src/host_mst_mux.sv                        |   108 +
 hw/src/interconnects/cluster_noc.sv           |   179 +
 hw/src/interconnects/dma_noc.sv               |   122 +
 hw/src/interconnects/l2_xbar.sv               |   354 +
 hw/src/interconnects/nhi_xbar.sv              |   584 +
 hw/src/interconnects/pe_noc.sv                |   295 +
 hw/src/memories/l2_mem.sv                     |   194 +
 hw/src/memories/prog_mem.sv                   |   163 +
 hw/src/memories/sram.sv                       |    52 +
 hw/src/pkt_scheduler/cluster_rb.sv            |   190 +
 hw/src/pkt_scheduler/cluster_scheduler.sv     |   298 +
 hw/src/pkt_scheduler/fifo_engine.sv           |   221 +
 hw/src/pkt_scheduler/hpu_driver.sv            |   884 +
 hw/src/pkt_scheduler/mpq_engine.sv            |   538 +
 hw/src/pkt_scheduler/scheduler.sv             |   293 +
 hw/src/pspin.sv                               |   865 +
 hw/src/pspin_cfg_pkg.sv                       |   322 +
 hw/src/pspin_verilator.sv                     |   696 +
 hw/src/pulp_cluster_cfg_pkg.sv                |    88 +
 hw/src/pulp_cluster_ooc.sv                    |  1213 +
 hw/src/soc_ctrl_regs.sv                       |    92 +
 hw/src/soc_dma_wrap.sv                        |   336 +
 hw/src/soc_peripherals.sv                     |    94 +
 hw/verilator_model/Makefile                   |   285 +
 hw/verilator_model/include/pspinsim.h         |    87 +
 hw/verilator_model/include/spin.h             |    72 +
 hw/verilator_model/include/spin_hw_conf.h     |    41 +
 hw/verilator_model/src/AXIDriver.hpp          |   247 +
 hw/verilator_model/src/AXIMaster.hpp          |   492 +
 hw/verilator_model/src/AXIPort.hpp            |   218 +
 hw/verilator_model/src/AXISlave.hpp           |   404 +
 hw/verilator_model/src/NICInbound.hpp         |   549 +
 hw/verilator_model/src/NICOutbound.hpp        |   325 +
 hw/verilator_model/src/PCIe.hpp               |   251 +
 hw/verilator_model/src/PCIeMaster.hpp         |   193 +
 hw/verilator_model/src/PCIeSlave.hpp          |   257 +
 hw/verilator_model/src/SimControl.hpp         |   183 +
 hw/verilator_model/src/SimModule.hpp          |    31 +
 hw/verilator_model/src/main.cpp               |    79 +
 hw/verilator_model/src/pspin.hpp              |   170 +
 hw/verilator_model/src/pspinsim.cpp           |   335 +
 hw/verilator_model/start_sim.sh               |     9 +
 sourceme-template.sh                          |    16 +
 sw/pulp-sdk/archi/.gitignore                  |     6 +
 sw/pulp-sdk/archi/LICENSE                     |   177 +
 sw/pulp-sdk/archi/Makefile                    |    69 +
 sw/pulp-sdk/archi/SConstruct                  |   207 +
 sw/pulp-sdk/archi/doc/APB_GPIO_reference.xlsx |     1 +
 .../archi/doc/CL_EVENT_UNIT_reference.xlsx    |   Bin 0 -> 35270 bytes
 .../archi/doc/FC_EVENT_UNIT_reference.xlsx    |   Bin 0 -> 85411 bytes
 sw/pulp-sdk/archi/doc/HYPER_V2_reference.xlsx |     1 +
 .../PULPISSIMO_APB_SOC_CTRL_reference.xlsx    |   Bin 0 -> 10067 bytes
 sw/pulp-sdk/archi/doc/RTC_UNIT_reference.xlsx |   Bin 0 -> 14802 bytes
 .../archi/doc/TIMER_UNIT_reference.xlsx       |     1 +
 .../doc/WOLFE_APB_SOC_CTRL_reference.xlsx     |   Bin 0 -> 18185 bytes
 .../archi/doc/gap/APB_SOC_CTRL_reference.xlsx |     1 +
 .../archi/doc/gpio/APB_GPIO_V3_reference.xlsx |     1 +
 .../archi/doc/hwce/HWCE_v4_reference.xlsx     |     1 +
 .../archi/doc/hwce/HWCE_v5_reference.xlsx     |     1 +
 .../archi/doc/mchan/CL_DMA_v7_reference.xlsx  |     1 +
 sw/pulp-sdk/archi/doc/pwm/pwm_v1.xlsx         |     1 +
 .../archi/doc/udma/CAM_CPI_V1_reference.xlsx  |     1 +
 .../archi/doc/udma/MEMCPY_v1_reference.xlsx   |     1 +
 .../archi/doc/udma/MRAM_reference.xlsx        |     1 +
 .../archi/doc/udma/i2s/I2S_V1_reference.xlsx  |     1 +
 .../archi/doc/udma/i2s/I2S_V2_reference.xlsx  |     1 +
 .../archi/doc/udma/i2s/I2S_V3_reference.xlsx  |   Bin 0 -> 26482 bytes
 .../doc/vega/APB_SOC_CTRL_reference.xlsx      |     1 +
 .../include/archi/chips/arnold/apb_soc.h      |   121 +
 .../include/archi/chips/arnold/memory_map.h   |    94 +
 .../include/archi/chips/arnold/properties.h   |   191 +
 .../archi/include/archi/chips/arnold/pulp.h   |    38 +
 .../include/archi/chips/bigpulp/apb_soc.h     |   122 +
 .../include/archi/chips/bigpulp/memory_map.h  |    87 +
 .../include/archi/chips/bigpulp/properties.h  |   145 +
 .../archi/include/archi/chips/bigpulp/pulp.h  |    34 +
 .../include/archi/chips/devchip/apb_soc.h     |   121 +
 .../include/archi/chips/devchip/memory_map.h  |   108 +
 .../include/archi/chips/devchip/properties.h  |   223 +
 .../archi/include/archi/chips/devchip/pulp.h  |    31 +
 .../include/archi/chips/fulmine/apb_soc.h     |    33 +
 .../include/archi/chips/fulmine/memory_map.h  |    92 +
 .../include/archi/chips/fulmine/properties.h  |   123 +
 .../archi/include/archi/chips/fulmine/pulp.h  |    27 +
 .../archi/include/archi/chips/gap/apb_soc.h   |  1588 +
 .../include/archi/chips/gap/memory_map.h      |   148 +
 .../archi/include/archi/chips/gap/padframe.h  |   140 +
 .../include/archi/chips/gap/properties.h      |   273 +
 .../archi/include/archi/chips/gap/pulp.h      |    47 +
 .../archi/include/archi/chips/gap9/apb_soc.h  |   110 +
 .../include/archi/chips/gap9/apb_soc_ctrl.h   |  1581 +
 .../include/archi/chips/gap9/memory_map.h.in  |   175 +
 .../archi/include/archi/chips/gap9/pmu.h      |   510 +
 .../include/archi/chips/gap9/properties.h     |   347 +
 .../archi/include/archi/chips/gap9/pulp.h     |    45 +
 .../archi/include/archi/chips/honey/apb_soc.h |    19 +
 .../include/archi/chips/honey/memory_map.h    |    92 +
 .../include/archi/chips/honey/padframe.h      |   199 +
 .../include/archi/chips/honey/properties.h    |   100 +
 .../archi/include/archi/chips/honey/pulp.h    |    31 +
 .../include/archi/chips/multino/apb_soc.h     |   122 +
 .../include/archi/chips/multino/memory_map.h  |   117 +
 .../include/archi/chips/multino/properties.h  |   114 +
 .../archi/include/archi/chips/multino/pulp.h  |    32 +
 .../include/archi/chips/neuraghe/memory_map.h |    79 +
 .../include/archi/chips/neuraghe/properties.h |    54 +
 .../archi/include/archi/chips/neuraghe/pulp.h |    29 +
 .../include/archi/chips/oprecompkw/apb_soc.h  |   121 +
 .../archi/chips/oprecompkw/memory_map.h       |    90 +
 .../archi/chips/oprecompkw/properties.h       |   102 +
 .../include/archi/chips/oprecompkw/pulp.h     |    31 +
 .../archi/include/archi/chips/pulp/apb_soc.h  |   121 +
 .../include/archi/chips/pulp/apb_soc_ctrl.h   |   116 +
 .../include/archi/chips/pulp/memory_map.h     |   128 +
 .../include/archi/chips/pulp/properties.h     |   275 +
 .../archi/include/archi/chips/pulp/pulp.h     |    41 +
 .../include/archi/chips/pulp_v1/apb_soc.h     |   121 +
 .../include/archi/chips/pulp_v1/memory_map.h  |   128 +
 .../include/archi/chips/pulp_v1/properties.h  |   226 +
 .../archi/include/archi/chips/pulp_v1/pulp.h  |    39 +
 .../include/archi/chips/pulpissimo/apb_soc.h  |   121 +
 .../archi/chips/pulpissimo/apb_soc_ctrl.h     |   116 +
 .../archi/chips/pulpissimo/memory_map.h       |    81 +
 .../archi/chips/pulpissimo/properties.h       |   236 +
 .../include/archi/chips/pulpissimo/pulp.h     |    39 +
 .../archi/chips/pulpissimo_v1/apb_soc.h       |   121 +
 .../archi/chips/pulpissimo_v1/memory_map.h    |    81 +
 .../archi/chips/pulpissimo_v1/properties.h    |   200 +
 .../include/archi/chips/pulpissimo_v1/pulp.h  |    35 +
 .../include/archi/chips/quentin/apb_soc.h     |   121 +
 .../include/archi/chips/quentin/memory_map.h  |    95 +
 .../include/archi/chips/quentin/properties.h  |   197 +
 .../archi/include/archi/chips/quentin/pulp.h  |    32 +
 .../include/archi/chips/usoc_v1/apb_soc.h     |    75 +
 .../archi/include/archi/chips/usoc_v1/gpio.h  |    50 +
 .../include/archi/chips/usoc_v1/memory_map.h  |   123 +
 .../include/archi/chips/usoc_v1/properties.h  |   168 +
 .../archi/include/archi/chips/usoc_v1/pulp.h  |    31 +
 .../archi/include/archi/chips/vega/apb_soc.h  |   110 +
 .../include/archi/chips/vega/apb_soc_ctrl.h   |  1581 +
 .../include/archi/chips/vega/memory_map.h.in  |   175 +
 .../archi/include/archi/chips/vega/pmu.h      |   510 +
 .../include/archi/chips/vega/properties.h     |   347 +
 .../archi/include/archi/chips/vega/pulp.h     |    45 +
 .../include/archi/chips/vivosoc2/memory_map.h |    94 +
 .../include/archi/chips/vivosoc2/properties.h |   135 +
 .../archi/include/archi/chips/vivosoc2/pulp.h |    26 +
 .../archi/chips/vivosoc2_1/memory_map.h       |    94 +
 .../archi/chips/vivosoc2_1/properties.h       |   134 +
 .../include/archi/chips/vivosoc2_1/pulp.h     |    26 +
 .../include/archi/chips/vivosoc3/apb_soc.h    |   121 +
 .../archi/include/archi/chips/vivosoc3/fll.h  |   125 +
 .../archi/include/archi/chips/vivosoc3/freq.h |    27 +
 .../include/archi/chips/vivosoc3/memory_map.h |   127 +
 .../include/archi/chips/vivosoc3/properties.h |   212 +
 .../archi/include/archi/chips/vivosoc3/pulp.h |    41 +
 .../include/archi/chips/vivosoc3_1/apb_soc.h  |   124 +
 .../include/archi/chips/vivosoc3_1/fll.h      |   125 +
 .../include/archi/chips/vivosoc3_1/freq.h     |    27 +
 .../archi/chips/vivosoc3_1/memory_map.h       |   125 +
 .../archi/chips/vivosoc3_1/properties.h       |   293 +
 .../include/archi/chips/vivosoc3_1/pulp.h     |    40 +
 .../include/archi/chips/vivosoc3_5/apb_soc.h  |   121 +
 .../include/archi/chips/vivosoc3_5/fll.h      |   125 +
 .../include/archi/chips/vivosoc3_5/freq.h     |    27 +
 .../archi/chips/vivosoc3_5/memory_map.h       |   127 +
 .../archi/chips/vivosoc3_5/properties.h       |   212 +
 .../include/archi/chips/vivosoc3_5/pulp.h     |    39 +
 .../include/archi/chips/vivosoc4/apb_soc.h    |   124 +
 .../archi/include/archi/chips/vivosoc4/fll.h  |   125 +
 .../archi/include/archi/chips/vivosoc4/freq.h |    27 +
 .../include/archi/chips/vivosoc4/memory_map.h |   125 +
 .../include/archi/chips/vivosoc4/properties.h |   293 +
 .../archi/include/archi/chips/vivosoc4/pulp.h |    40 +
 .../archi/include/archi/chips/wolfe/apb_soc.h |   138 +
 .../archi/chips/wolfe/apb_soc_ctrl_new.h      |   271 +
 .../include/archi/chips/wolfe/memory_map.h    |   133 +
 .../archi/include/archi/chips/wolfe/pmu.h     |   330 +
 .../include/archi/chips/wolfe/properties.h    |   245 +
 .../archi/include/archi/chips/wolfe/pulp.h    |    44 +
 .../archi/cluster_ctrl/cluster_ctrl_v2.h      |    38 +
 .../archi/include/archi/dma/mchan_v3.h        |    63 +
 .../archi/include/archi/dma/mchan_v5.h        |   119 +
 .../archi/include/archi/dma/mchan_v6.h        |    80 +
 .../archi/include/archi/dma/mchan_v7.h        |   486 +
 .../archi/include/archi/efuse/efuse_v1.h      |    28 +
 sw/pulp-sdk/archi/include/archi/eu/eu_v1.h    |    82 +
 sw/pulp-sdk/archi/include/archi/eu/eu_v3.h    |   206 +
 sw/pulp-sdk/archi/include/archi/fll/fll_v0.h  |    25 +
 sw/pulp-sdk/archi/include/archi/fll/fll_v1.h  |   231 +
 .../archi/include/archi/gpio/gpio_v2.h        |    88 +
 .../archi/include/archi/gpio/gpio_v2_new.h    |  1346 +
 .../archi/include/archi/gpio/gpio_v3.h        |   992 +
 sw/pulp-sdk/archi/include/archi/gvsoc/gvsoc.h |    31 +
 .../archi/include/archi/hwce/hwce_v4.h        |  1806 +
 .../archi/include/archi/hwce/hwce_v4_old.h    |   133 +
 .../archi/include/archi/hwce/hwce_v5.h        |   139 +
 .../archi/include/archi/hwme/hwme_v1.h        |    91 +
 sw/pulp-sdk/archi/include/archi/itc/itc_v1.h  |   268 +
 .../archi/include/archi/maestro/maestro_v1.h  |    20 +
 .../include/archi/maestro/maestro_v1_new.h    |  1472 +
 .../archi/include/archi/maestro/maestro_v2.h  |    32 +
 .../include/archi/maestro/maestro_v2_new.h    |  1472 +
 .../archi/include/archi/maestro/maestro_v3.h  |  1545 +
 .../archi/include/archi/mailbox/mailbox_v0.h  |    51 +
 .../archi/include/archi/or1k/spr-defs.h       |    86 +
 sw/pulp-sdk/archi/include/archi/pulp.h        |    34 +
 sw/pulp-sdk/archi/include/archi/pulp_defs.h   |    90 +
 sw/pulp-sdk/archi/include/archi/pwm/pwm_v1.h  |    84 +
 .../archi/include/archi/pwm/v1/pwm_v1.h       |    41 +
 .../include/archi/pwm/v1/pwm_v1_accessors.h   |   145 +
 .../include/archi/pwm/v1/pwm_v1_constants.h   |    33 +
 .../include/archi/pwm/v1/pwm_v1_groups.h      |    33 +
 .../archi/include/archi/pwm/v1/pwm_v1_gvsoc.h |   385 +
 .../include/archi/pwm/v1/pwm_v1_macros.h      |   473 +
 .../include/archi/pwm/v1/pwm_v1_regfields.h   |   469 +
 .../include/archi/pwm/v1/pwm_v1_regmap.h      |    80 +
 .../archi/include/archi/pwm/v1/pwm_v1_regs.h  |   141 +
 .../include/archi/pwm/v1/pwm_v1_structs.h     |   337 +
 sw/pulp-sdk/archi/include/archi/rab/rab_v1.h  |    52 +
 .../archi/include/archi/riscv/builtins_v2.h   |   328 +
 .../include/archi/riscv/builtins_v2_emu.h     |   347 +
 .../archi/include/archi/riscv/pcer_v1.h       |    60 +
 .../archi/include/archi/riscv/pcer_v2.h       |    56 +
 .../archi/include/archi/riscv/priv_1.9.h      |    29 +
 .../archi/include/archi/riscv/priv_1_10.h     |    55 +
 .../archi/include/archi/riscv/priv_1_7.h      |    29 +
 .../archi/include/archi/riscv/priv_1_9.h      |    55 +
 sw/pulp-sdk/archi/include/archi/rtc/rtc_v2.h  |   473 +
 .../archi/include/archi/soc_eu/soc_eu_v1.h    |    42 +
 .../archi/include/archi/soc_eu/soc_eu_v2.h    |    61 +
 .../archi/include/archi/soc_eu/soc_eu_v3.h    |    70 +
 sw/pulp-sdk/archi/include/archi/spim/spi_v1.h |    49 +
 .../archi/include/archi/stdout/stdout_v2.h    |    25 +
 .../archi/include/archi/stdout/stdout_v3.h    |    25 +
 .../archi/include/archi/timer/timer_v2.h      |   617 +
 .../include/archi/udma/cpi/udma_cpi_v1.h      |   614 +
 .../include/archi/udma/cpi/udma_cpi_v1_old.h  |   151 +
 .../include/archi/udma/csi2/udma_csi2_v1.h    |    35 +
 .../include/archi/udma/hyper/udma_hyper_v1.h  |   195 +
 .../include/archi/udma/hyper/udma_hyper_v2.h  |   999 +
 .../include/archi/udma/i2c/udma_i2c_v1.h      |    33 +
 .../include/archi/udma/i2c/udma_i2c_v2.h      |    32 +
 .../include/archi/udma/i2s/udma_i2s_v1.h      |   242 +
 .../include/archi/udma/i2s/udma_i2s_v1_new.h  |   786 +
 .../include/archi/udma/i2s/udma_i2s_v2.h      |   808 +
 .../include/archi/udma/i2s/v3/udma_i2s_v3.h   |    41 +
 .../archi/udma/i2s/v3/udma_i2s_v3_accessors.h |    79 +
 .../archi/udma/i2s/v3/udma_i2s_v3_constants.h |    33 +
 .../archi/udma/i2s/v3/udma_i2s_v3_groups.h    |    33 +
 .../archi/udma/i2s/v3/udma_i2s_v3_gvsoc.h     |   169 +
 .../archi/udma/i2s/v3/udma_i2s_v3_macros.h    |   233 +
 .../archi/udma/i2s/v3/udma_i2s_v3_regfields.h |   229 +
 .../archi/udma/i2s/v3/udma_i2s_v3_regmap.h    |    58 +
 .../archi/udma/i2s/v3/udma_i2s_v3_regs.h      |    75 +
 .../archi/udma/i2s/v3/udma_i2s_v3_structs.h   |   163 +
 .../archi/udma/memcpy/v1/udma_memcpy_v1.h     |    41 +
 .../udma/memcpy/v1/udma_memcpy_v1_accessors.h |    70 +
 .../udma/memcpy/v1/udma_memcpy_v1_constants.h |    33 +
 .../udma/memcpy/v1/udma_memcpy_v1_groups.h    |    33 +
 .../udma/memcpy/v1/udma_memcpy_v1_gvsoc.h     |   118 +
 .../udma/memcpy/v1/udma_memcpy_v1_macros.h    |   118 +
 .../udma/memcpy/v1/udma_memcpy_v1_regfields.h |   114 +
 .../udma/memcpy/v1/udma_memcpy_v1_regmap.h    |    55 +
 .../udma/memcpy/v1/udma_memcpy_v1_regs.h      |    66 +
 .../udma/memcpy/v1/udma_memcpy_v1_structs.h   |   114 +
 .../include/archi/udma/mram/udma_mram_v1.h    |   965 +
 .../include/archi/udma/spim/udma_spim_v1.h    |    69 +
 .../include/archi/udma/spim/udma_spim_v2.h    |   172 +
 .../include/archi/udma/spim/udma_spim_v3.h    |   196 +
 .../include/archi/udma/tcdm/udma_tcdm_v1.h    |    23 +
 .../include/archi/udma/uart/udma_uart_v1.h    |    82 +
 .../archi/include/archi/udma/udma_v1.h        |   125 +
 .../archi/include/archi/udma/udma_v2.h        |   230 +
 .../archi/include/archi/udma/udma_v3.h        |   176 +
 sw/pulp-sdk/archi/include/archi/utils.h       |    74 +
 .../archi/include/archi/vendors/dolphin/rtc.h |   297 +
 .../include/archi/vendors/iid/quiddikey_v1.h  |   459 +
 .../archi/include/archi/vendors/lnt/csi2_v1.h |   294 +
 sw/pulp-sdk/archi/include/archi/xne/xne_v1.h  |    82 +
 sw/pulp-sdk/bin/rename_l2.py                  |    11 +
 sw/pulp-sdk/bin/slm_conv                      |   Bin 0 -> 3186640 bytes
 sw/pulp-sdk/hal/.gitignore                    |     3 +
 sw/pulp-sdk/hal/LICENSE                       |   177 +
 sw/pulp-sdk/hal/Makefile                      |     8 +
 sw/pulp-sdk/hal/SConstruct                    |   125 +
 .../hal/include/hal/apb_soc/apb_soc_v1.h      |    49 +
 .../hal/include/hal/apb_soc/apb_soc_v2.h      |    92 +
 .../hal/include/hal/apb_soc/apb_soc_v3.h      |   158 +
 .../hal/include/hal/apb_soc/apb_soc_v4.h      |   156 +
 .../hal/include/hal/chips/arnold/pulp.h       |    36 +
 .../hal/include/hal/chips/bigpulp/pulp.h      |    32 +
 .../hal/include/hal/chips/devchip/pulp.h      |    29 +
 .../hal/include/hal/chips/fulmine/pulp.h      |    28 +
 .../hal/include/hal/chips/gap/apb_soc.h       |   120 +
 sw/pulp-sdk/hal/include/hal/chips/gap/efuse.h |   492 +
 sw/pulp-sdk/hal/include/hal/chips/gap/pulp.h  |    47 +
 sw/pulp-sdk/hal/include/hal/chips/gap8        |     1 +
 .../hal/include/hal/chips/gap9/efuse.h        |   178 +
 sw/pulp-sdk/hal/include/hal/chips/gap9/pulp.h |    45 +
 .../hal/include/hal/chips/gap_rev1/efuse.h    |   160 +
 .../hal/include/hal/chips/gap_rev1/pulp.h     |    46 +
 sw/pulp-sdk/hal/include/hal/chips/honey/fll.h |    45 +
 .../hal/include/hal/chips/honey/pulp.h        |    31 +
 .../hal/include/hal/chips/multino/pulp.h      |    32 +
 .../hal/include/hal/chips/neuraghe/pulp.h     |    25 +
 .../hal/include/hal/chips/oprecompkw/pulp.h   |    29 +
 sw/pulp-sdk/hal/include/hal/chips/pulp/pulp.h |    39 +
 .../hal/include/hal/chips/pulp_v1/pulp.h      |    40 +
 .../hal/include/hal/chips/pulpissimo/pulp.h   |    36 +
 .../include/hal/chips/pulpissimo_v1/pulp.h    |    37 +
 .../hal/include/hal/chips/quentin/pulp.h      |    31 +
 .../hal/include/hal/chips/usoc_v1/apb_soc.h   |    76 +
 .../hal/include/hal/chips/usoc_v1/gpio.h      |   113 +
 .../hal/include/hal/chips/usoc_v1/pulp.h      |    34 +
 .../hal/include/hal/chips/vega/efuse.h        |   178 +
 sw/pulp-sdk/hal/include/hal/chips/vega/pulp.h |    45 +
 .../hal/include/hal/chips/vivosoc2/pulp.h     |    28 +
 .../hal/include/hal/chips/vivosoc2_1/pulp.h   |    28 +
 .../hal/include/hal/chips/vivosoc3/fll.h      |   108 +
 .../hal/include/hal/chips/vivosoc3/freq.h     |    69 +
 .../hal/include/hal/chips/vivosoc3/pulp.h     |    40 +
 .../hal/include/hal/chips/vivosoc3_1/fll.h    |   108 +
 .../hal/include/hal/chips/vivosoc3_1/freq.h   |    69 +
 .../hal/include/hal/chips/vivosoc3_1/pulp.h   |    40 +
 .../hal/include/hal/chips/vivosoc3_5/fll.h    |   108 +
 .../hal/include/hal/chips/vivosoc3_5/freq.h   |    69 +
 .../hal/include/hal/chips/vivosoc3_5/pulp.h   |    40 +
 .../hal/include/hal/chips/vivosoc4/fll.h      |   108 +
 .../hal/include/hal/chips/vivosoc4/freq.h     |    69 +
 .../hal/include/hal/chips/vivosoc4/pulp.h     |    40 +
 .../hal/include/hal/chips/wolfe/pulp.h        |    43 +
 .../hal/cluster_ctrl/cluster_ctrl_v2.h        |    66 +
 .../include/hal/debug_bridge/debug_bridge.h   |   176 +
 sw/pulp-sdk/hal/include/hal/dma/mchan_v4.h    |    39 +
 sw/pulp-sdk/hal/include/hal/dma/mchan_v5.h    |   222 +
 sw/pulp-sdk/hal/include/hal/dma/mchan_v6.h    |   438 +
 sw/pulp-sdk/hal/include/hal/dma/mchan_v7.h    |   427 +
 sw/pulp-sdk/hal/include/hal/efuse/efuse_v1.h  |    58 +
 sw/pulp-sdk/hal/include/hal/eu/eu_v1.h        |   262 +
 sw/pulp-sdk/hal/include/hal/eu/eu_v1_ids.h    |    62 +
 sw/pulp-sdk/hal/include/hal/eu/eu_v3.h        |   609 +
 sw/pulp-sdk/hal/include/hal/fll/fll_v1.h      |   166 +
 sw/pulp-sdk/hal/include/hal/gpio/gpio_v0.h    |    77 +
 sw/pulp-sdk/hal/include/hal/gpio/gpio_v2.h    |   161 +
 sw/pulp-sdk/hal/include/hal/gpio/gpio_v3.h    |   192 +
 sw/pulp-sdk/hal/include/hal/gvsoc/gvsoc.h     |   104 +
 sw/pulp-sdk/hal/include/hal/hwce/hwce_v4.h    |   321 +
 sw/pulp-sdk/hal/include/hal/hwce/hwce_v5.h    |   263 +
 sw/pulp-sdk/hal/include/hal/hwme/hwme_v1.h    |   168 +
 .../hal/include/hal/icache/icache_ctrl_v1.h   |   156 +
 .../hal/include/hal/icache/icache_ctrl_v2.h   |   135 +
 sw/pulp-sdk/hal/include/hal/itc/itc_v1.h      |   116 +
 sw/pulp-sdk/hal/include/hal/maestro/pmu_v1.h  |   337 +
 sw/pulp-sdk/hal/include/hal/maestro/pmu_v2.h  |    31 +
 sw/pulp-sdk/hal/include/hal/maestro/pmu_v3.h  |   119 +
 .../hal/include/hal/mailbox/mailbox_v0.h      |    78 +
 .../hal/include/hal/or1k/or10nv2_builtins.h   |    53 +
 sw/pulp-sdk/hal/include/hal/or1k/or1k_v5.h    |   241 +
 sw/pulp-sdk/hal/include/hal/periph/spi_v1.h   |    78 +
 sw/pulp-sdk/hal/include/hal/pulp.h            |    32 +
 sw/pulp-sdk/hal/include/hal/pulp_io.h         |    84 +
 sw/pulp-sdk/hal/include/hal/pwm/pwm_v1.h      |   184 +
 sw/pulp-sdk/hal/include/hal/rab/rab_v1.h      |   381 +
 .../hal/include/hal/riscv/builtins_v2.h       |   324 +
 .../hal/include/hal/riscv/builtins_v2_emu.h   |   347 +
 sw/pulp-sdk/hal/include/hal/riscv/riscv_v3.h  |   208 +
 sw/pulp-sdk/hal/include/hal/riscv/riscv_v4.h  |   648 +
 sw/pulp-sdk/hal/include/hal/riscv/riscv_v5.h  |   669 +
 sw/pulp-sdk/hal/include/hal/riscv/types.h     |    35 +
 sw/pulp-sdk/hal/include/hal/rom/rom_v2.h      |    61 +
 sw/pulp-sdk/hal/include/hal/rtc/rtc_v2.h      |    29 +
 .../hal/include/hal/soc_eu/soc_eu_v1.h        |    90 +
 .../hal/include/hal/soc_eu/soc_eu_v2.h        |   107 +
 .../hal/include/hal/soc_eu/soc_eu_v3.h        |   107 +
 sw/pulp-sdk/hal/include/hal/tb/tb.h           |   104 +
 sw/pulp-sdk/hal/include/hal/timer/timer_v1.h  |    98 +
 sw/pulp-sdk/hal/include/hal/timer/timer_v2.h  |    97 +
 sw/pulp-sdk/hal/include/hal/tryx/tryx_v1.h    |   174 +
 .../hal/include/hal/udma/cpi/udma_cpi_v1.h    |   191 +
 .../hal/include/hal/udma/csi2/udma_csi2_v1.h  |    53 +
 .../include/hal/udma/hyper/udma_hyper_v1.h    |   589 +
 .../include/hal/udma/hyper/udma_hyper_v2.h    |   108 +
 .../hal/include/hal/udma/i2c/udma_i2c_v1.h    |    37 +
 .../hal/include/hal/udma/i2c/udma_i2c_v2.h    |    30 +
 .../hal/include/hal/udma/i2s/udma_i2s_v1.h    |    95 +
 .../hal/include/hal/udma/spim/udma_spim_v1.h  |    78 +
 .../hal/include/hal/udma/spim/udma_spim_v2.h  |    22 +
 .../hal/include/hal/udma/spim/udma_spim_v3.h  |    28 +
 .../hal/include/hal/udma/tcdm/udma_tcdm_v1.h  |    50 +
 .../hal/include/hal/udma/uart/udma_uart_v1.h  |   151 +
 sw/pulp-sdk/hal/include/hal/udma/udma_v1.h    |    57 +
 sw/pulp-sdk/hal/include/hal/udma/udma_v2.h    |   268 +
 sw/pulp-sdk/hal/include/hal/udma/udma_v3.h    |   266 +
 sw/pulp-sdk/hal/include/hal/utils.h           |   123 +
 .../hal/include/hal/vendors/dolphin/rtc.h     |    45 +
 .../include/hal/vendors/iid/quiddikey_v1.h    |   372 +
 .../hal/include/hal/vendors/lnt/csi2_v1.h     |   338 +
 sw/pulp-sdk/hal/include/hal/xne/xne_v1.h      |   230 +
 sw/pulp-sdk/hal/src/hal/mailbox/mailbox_v0.c  |    80 +
 sw/pulp-sdk/hal/src/hal/rab/rab_v1.c          |    68 +
 sw/pulp-sdk/hal/src/hal/tryx/tryx_v1.c        |    40 +
 sw/pulp-sdk/kernel/riscv/rt/crt0.S            |   129 +
 sw/pulp-sdk/linker/config.ld                  |    25 +
 sw/pulp-sdk/linker/link.ld                    |   170 +
 sw/pulp-sdk/runtime/libs/io/io.c              |   151 +
 sw/pulp-sdk/runtime/libs/io/tinyprintf.c      |   539 +
 sw/pulp-sdk/runtime/libs/io/tinyprintf.h      |   206 +
 sw/pulp-sdk/scripts/s19toslm.py               |   209 +
 sw/rules/spin-handlers.mk                     |    92 +
 sw/rules/spin-rt.mk                           |    52 +
 sw/runtime/include/handler.h                  |   286 +
 sw/runtime/include/hwsched.h                  |    39 +
 sw/runtime/include/libaxidma.h                |   155 +
 sw/runtime/include/packets.h                  |    49 +
 sw/runtime/include/pspin.h                    |   258 +
 sw/runtime/include/pspin_rt.h                 |    48 +
 sw/runtime/include/spin_conf.h                |    27 +
 sw/runtime/include/spin_dma.h                 |   121 +
 sw/runtime/include/util.h                     |    69 +
 sw/runtime/src/handler.c                      |   220 +
 sw/runtime/src/hpu.c                          |   127 +
 sw/runtime/src/hpu.h                          |     8 +
 sw/runtime/src/main.c                         |    74 +
 sw/runtime/src/spin_dma.h                     |   119 +
 sw/scripts/benchmark.py                       |   154 +
 sw/scripts/extract_info.sh                    |    11 +
 sw/scripts/handlers_data.sh                   |   112 +
 sw/scripts/handlers_duration.sh               |    21 +
 sw/scripts/inspect_trace.py                   |   107 +
 sw/scripts/make_packets.sh                    |    27 +
 sw/scripts/telemetry.sh                       |    73 +
 sw/scripts/telemetry_instructions_tracevis.sh |   109 +
 sw/scripts/telemetry_time_tracevis.sh         |    39 +
 sw/scripts/tracevis/README.md                 |    38 +
 .../tracevis/example/bin/pulp_api_example     |   Bin 0 -> 244496 bytes
 sw/scripts/tracevis/example/chrome.json       | 30955 ++++++++++++++++
 .../example/traces/trace_core_00_0.log        |  4559 +++
 .../example/traces/trace_core_00_1.log        |   847 +
 .../example/traces/trace_core_00_2.log        |   847 +
 .../example/traces/trace_core_00_3.log        |   847 +
 .../example/traces/trace_core_00_4.log        |   847 +
 .../example/traces/trace_core_00_5.log        |   847 +
 .../example/traces/trace_core_00_6.log        |   847 +
 .../example/traces/trace_core_00_7.log        |   847 +
 .../example/traces/trace_core_01_0.log        |   921 +
 .../example/traces/trace_core_01_1.log        |   846 +
 .../example/traces/trace_core_01_2.log        |   846 +
 .../example/traces/trace_core_01_3.log        |   846 +
 .../example/traces/trace_core_01_4.log        |   846 +
 .../example/traces/trace_core_01_5.log        |   846 +
 .../example/traces/trace_core_01_6.log        |   846 +
 .../example/traces/trace_core_01_7.log        |   846 +
 .../example/traces/trace_core_02_0.log        |   921 +
 .../example/traces/trace_core_02_1.log        |   846 +
 .../example/traces/trace_core_02_2.log        |   846 +
 .../example/traces/trace_core_02_3.log        |   846 +
 .../example/traces/trace_core_02_4.log        |   846 +
 .../example/traces/trace_core_02_5.log        |   846 +
 .../example/traces/trace_core_02_6.log        |   846 +
 .../example/traces/trace_core_02_7.log        |   846 +
 .../example/traces/trace_core_03_0.log        |   921 +
 .../example/traces/trace_core_03_1.log        |   846 +
 .../example/traces/trace_core_03_2.log        |   846 +
 .../example/traces/trace_core_03_3.log        |   846 +
 .../example/traces/trace_core_03_4.log        |   846 +
 .../example/traces/trace_core_03_5.log        |   846 +
 .../example/traces/trace_core_03_6.log        |   846 +
 .../example/traces/trace_core_03_7.log        |   846 +
 sw/scripts/tracevis/parse.pl                  |   204 +
 682 files changed, 194410 insertions(+)
 create mode 100644 examples/aggregate/Makefile
 create mode 100644 examples/aggregate/handlers/aggregate_global.c
 create mode 100644 examples/copy_from_host/Makefile
 create mode 100644 examples/copy_from_host/handlers/copy_from_host.c
 create mode 100644 examples/copy_to_host/Makefile
 create mode 100644 examples/copy_to_host/handlers/copy_to_host.c
 create mode 100644 examples/empty/Makefile
 create mode 100644 examples/empty/handlers/empty.c
 create mode 100644 examples/filtering/Makefile
 create mode 100644 examples/filtering/handlers/filtering.c
 create mode 100644 examples/hashtable_fun/Makefile
 create mode 100644 examples/hashtable_fun/driver/htable_driver.c
 create mode 100644 examples/hashtable_fun/handlers/htable_handlers.c
 create mode 100644 examples/histogram/Makefile
 create mode 100644 examples/histogram/handlers/histogram_l1.c
 create mode 100644 examples/host_direct/Makefile
 create mode 100644 examples/host_direct/handlers/hostdirect.c
 create mode 100644 examples/ping_pong/Makefile
 create mode 100644 examples/ping_pong/handlers/ping_pong.c
 create mode 100644 examples/reduce/Makefile
 create mode 100644 examples/reduce/handlers/reduce_l1.c
 create mode 100644 hw/deps/apb/src/apb_intf.sv
 create mode 100644 hw/deps/axi/src/axi_atop_filter.sv
 create mode 100644 hw/deps/axi/src/axi_buf.sv
 create mode 100644 hw/deps/axi/src/axi_cut.sv
 create mode 100644 hw/deps/axi/src/axi_demux.sv
 create mode 100644 hw/deps/axi/src/axi_dw_converter.sv
 create mode 100644 hw/deps/axi/src/axi_dw_downsizer.sv
 create mode 100644 hw/deps/axi/src/axi_dw_upsizer.sv
 create mode 100644 hw/deps/axi/src/axi_err_slv.sv
 create mode 100644 hw/deps/axi/src/axi_id_prepend.sv
 create mode 100644 hw/deps/axi/src/axi_id_remap.sv
 create mode 100644 hw/deps/axi/src/axi_intf.sv
 create mode 100644 hw/deps/axi/src/axi_mux.sv
 create mode 100644 hw/deps/axi/src/axi_pkg.sv
 create mode 100644 hw/deps/axi/src/axi_serializer.sv
 create mode 100644 hw/deps/axi/src/axi_xbar.sv
 create mode 100644 hw/deps/axi/src/dma/axi_dma_backend.sv
 create mode 100644 hw/deps/axi/src/dma/axi_dma_burst_reshaper.sv
 create mode 100644 hw/deps/axi/src/dma/axi_dma_data_mover.sv
 create mode 100644 hw/deps/axi/src/dma/axi_dma_data_path.sv
 create mode 100644 hw/deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv
 create mode 100644 hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv
 create mode 100644 hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv
 create mode 100644 hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv
 create mode 100644 hw/deps/axi2apb/src/axi2apb_64_32.sv
 create mode 100644 hw/deps/axi2apb/src/axi2apb_wrap.sv
 create mode 100644 hw/deps/axi2mem/src/axi_to_mem.sv
 create mode 100644 hw/deps/axi2mem/src/axi_to_mem_banked_mp.sv
 create mode 100644 hw/deps/axi2mem/src/axi_to_mem_interleaved.sv
 create mode 100644 hw/deps/axi2per/axi2per.sv
 create mode 100644 hw/deps/axi2per/axi2per_req_channel.sv
 create mode 100644 hw/deps/axi2per/axi2per_res_channel.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_res_tbl.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_riscv_amos.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_riscv_atomics.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
 create mode 100644 hw/deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv
 create mode 100644 hw/deps/axi_slice/src/axi_ar_buffer.sv
 create mode 100644 hw/deps/axi_slice/src/axi_aw_buffer.sv
 create mode 100644 hw/deps/axi_slice/src/axi_b_buffer.sv
 create mode 100644 hw/deps/axi_slice/src/axi_r_buffer.sv
 create mode 100644 hw/deps/axi_slice/src/axi_single_slice.sv
 create mode 100644 hw/deps/axi_slice/src/axi_w_buffer.sv
 create mode 100644 hw/deps/axi_slice_dc/src/dc_synchronizer.v
 create mode 100644 hw/deps/axi_slice_dc/src/dc_token_ring.v
 create mode 100644 hw/deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v
 create mode 100644 hw/deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv
 create mode 100644 hw/deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
 create mode 100644 hw/deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv
 create mode 100644 hw/deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv
 create mode 100644 hw/deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
 create mode 100644 hw/deps/common_cells/src/addr_decode.sv
 create mode 100644 hw/deps/common_cells/src/cf_math_pkg.sv
 create mode 100644 hw/deps/common_cells/src/counter.sv
 create mode 100644 hw/deps/common_cells/src/delta_counter.sv
 create mode 100644 hw/deps/common_cells/src/deprecated/fifo_v1.sv
 create mode 100644 hw/deps/common_cells/src/deprecated/fifo_v2.sv
 create mode 100644 hw/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
 create mode 100644 hw/deps/common_cells/src/deprecated/generic_fifo.sv
 create mode 100644 hw/deps/common_cells/src/edge_propagator_tx.sv
 create mode 100644 hw/deps/common_cells/src/fall_through_register.sv
 create mode 100644 hw/deps/common_cells/src/fifo_v3.sv
 create mode 100644 hw/deps/common_cells/src/id_queue.sv
 create mode 100644 hw/deps/common_cells/src/lzc.sv
 create mode 100644 hw/deps/common_cells/src/onehot_to_bin.sv
 create mode 100644 hw/deps/common_cells/src/rr_arb_tree.sv
 create mode 100644 hw/deps/common_cells/src/rstgen.sv
 create mode 100644 hw/deps/common_cells/src/rstgen_bypass.sv
 create mode 100644 hw/deps/common_cells/src/spill_register.sv
 create mode 100644 hw/deps/common_cells/src/stream_arbiter.sv
 create mode 100644 hw/deps/common_cells/src/stream_arbiter_flushable.sv
 create mode 100644 hw/deps/common_cells/src/stream_demux.sv
 create mode 100644 hw/deps/common_cells/src/stream_fifo.sv
 create mode 100644 hw/deps/common_cells/src/stream_filter.sv
 create mode 100644 hw/deps/common_cells/src/stream_fork.sv
 create mode 100644 hw/deps/common_cells/src/stream_fork_dynamic.sv
 create mode 100644 hw/deps/common_cells/src/stream_join.sv
 create mode 100644 hw/deps/common_cells/src/stream_mux.sv
 create mode 100644 hw/deps/common_cells/src/stream_register.sv
 create mode 100644 hw/deps/common_cells/src/stream_to_mem.sv
 create mode 100644 hw/deps/event_unit_flex/event_unit_core.sv
 create mode 100644 hw/deps/event_unit_flex/event_unit_interface_mux.sv
 create mode 100644 hw/deps/event_unit_flex/event_unit_top.sv
 create mode 100644 hw/deps/event_unit_flex/hw_barrier_unit.sv
 create mode 100644 hw/deps/event_unit_flex/hw_dispatch.sv
 create mode 100755 hw/deps/event_unit_flex/hw_mutex_unit.sv
 create mode 100644 hw/deps/event_unit_flex/interc_sw_evt_trig.sv
 create mode 100644 hw/deps/event_unit_flex/message_bus.sv
 create mode 100644 hw/deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv
 create mode 100644 hw/deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv
 create mode 100644 hw/deps/icache-intc/Req_Arb_Node_icache_intc.sv
 create mode 100644 hw/deps/icache-intc/RoutingBlock_Req_icache_intc.sv
 create mode 100644 hw/deps/icache-intc/RoutingBlock_Resp_icache_intc.sv
 create mode 100644 hw/deps/icache-intc/icache_intc.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/central_controller_128.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/pf_miss_mux.sv
 create mode 100644 hw/deps/icache_mp_128_pf/RTL/prefetcher_if.sv
 create mode 100644 hw/deps/per2axi/src/per2axi.sv
 create mode 100644 hw/deps/per2axi/src/per2axi_busy_unit.sv
 create mode 100644 hw/deps/per2axi/src/per2axi_req_channel.sv
 create mode 100644 hw/deps/per2axi/src/per2axi_res_channel.sv
 create mode 100644 hw/deps/pulp_cluster/packages/apu_package.sv
 create mode 100644 hw/deps/pulp_cluster/packages/pulp_cluster_package.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/axi2per_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cluster_bus_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cluster_event_map.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cluster_peripherals.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cluster_timer_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/core_demux.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/core_region.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/cpu_marx_if.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/dmac_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/inter_core_fifo.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/nhi_port_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/per2axi_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/per_demux_wrap.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/periph_FIFO.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/periph_demux.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/pulp_cluster.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/tryx_ctrl.sv
 create mode 100644 hw/deps/pulp_cluster/rtl/virtual_stdout_demux.sv
 create mode 100644 hw/deps/riscv/include/apu_core_package.sv
 create mode 100644 hw/deps/riscv/include/fpnew_pkg.sv
 create mode 100644 hw/deps/riscv/include/riscv_defines.sv
 create mode 100644 hw/deps/riscv/include/riscv_tracer_defines.sv
 create mode 100644 hw/deps/riscv/riscv_L0_buffer.sv
 create mode 100644 hw/deps/riscv/riscv_alu.sv
 create mode 100644 hw/deps/riscv/riscv_alu_div.sv
 create mode 100644 hw/deps/riscv/riscv_apu_disp.sv
 create mode 100644 hw/deps/riscv/riscv_compressed_decoder.sv
 create mode 100644 hw/deps/riscv/riscv_controller.sv
 create mode 100644 hw/deps/riscv/riscv_core.sv
 create mode 100644 hw/deps/riscv/riscv_cs_registers.sv
 create mode 100644 hw/deps/riscv/riscv_decoder.sv
 create mode 100644 hw/deps/riscv/riscv_ex_stage.sv
 create mode 100644 hw/deps/riscv/riscv_ff_one.sv
 create mode 100644 hw/deps/riscv/riscv_hwloop_controller.sv
 create mode 100644 hw/deps/riscv/riscv_hwloop_regs.sv
 create mode 100644 hw/deps/riscv/riscv_id_stage.sv
 create mode 100644 hw/deps/riscv/riscv_if_stage.sv
 create mode 100644 hw/deps/riscv/riscv_int_controller.sv
 create mode 100644 hw/deps/riscv/riscv_load_store_unit.sv
 create mode 100644 hw/deps/riscv/riscv_mult.sv
 create mode 100644 hw/deps/riscv/riscv_pmp.sv
 create mode 100644 hw/deps/riscv/riscv_popcnt.sv
 create mode 100644 hw/deps/riscv/riscv_prefetch_L0_buffer.sv
 create mode 100644 hw/deps/riscv/riscv_register_file.sv
 create mode 100644 hw/deps/riscv/riscv_store_buffer.sv
 create mode 100644 hw/deps/riscv/riscv_tracer.sv
 create mode 100644 hw/deps/riscv/verilator-model/cluster_clock_gating.sv
 create mode 100644 hw/deps/scm/latch_scm/register_file_1w_multi_port_read.sv
 create mode 100644 hw/deps/tech_cells_generic/src/rtl/tc_sram.sv
 create mode 100644 hw/deps/timer_unit/rtl/timer_unit.sv
 create mode 100644 hw/deps/timer_unit/rtl/timer_unit_counter.sv
 create mode 100644 hw/deps/timer_unit/rtl/timer_unit_counter_presc.sv
 create mode 100644 hw/src/apb/apb_bus.sv
 create mode 100644 hw/src/apb/apb_bus_wrap.sv
 create mode 100644 hw/src/apb/apb_ro_regs.sv
 create mode 100644 hw/src/apb/apb_rw_regs.sv
 create mode 100644 hw/src/apb/apb_stdout.sv
 create mode 100644 hw/src/cmds/cluster_cmd.sv
 create mode 100644 hw/src/cmds/cmd_unit.sv
 create mode 100644 hw/src/host_direct.sv
 create mode 100644 hw/src/host_mst_mux.sv
 create mode 100644 hw/src/interconnects/cluster_noc.sv
 create mode 100644 hw/src/interconnects/dma_noc.sv
 create mode 100644 hw/src/interconnects/l2_xbar.sv
 create mode 100644 hw/src/interconnects/nhi_xbar.sv
 create mode 100644 hw/src/interconnects/pe_noc.sv
 create mode 100644 hw/src/memories/l2_mem.sv
 create mode 100644 hw/src/memories/prog_mem.sv
 create mode 100644 hw/src/memories/sram.sv
 create mode 100644 hw/src/pkt_scheduler/cluster_rb.sv
 create mode 100644 hw/src/pkt_scheduler/cluster_scheduler.sv
 create mode 100644 hw/src/pkt_scheduler/fifo_engine.sv
 create mode 100644 hw/src/pkt_scheduler/hpu_driver.sv
 create mode 100644 hw/src/pkt_scheduler/mpq_engine.sv
 create mode 100644 hw/src/pkt_scheduler/scheduler.sv
 create mode 100644 hw/src/pspin.sv
 create mode 100644 hw/src/pspin_cfg_pkg.sv
 create mode 100644 hw/src/pspin_verilator.sv
 create mode 100644 hw/src/pulp_cluster_cfg_pkg.sv
 create mode 100644 hw/src/pulp_cluster_ooc.sv
 create mode 100644 hw/src/soc_ctrl_regs.sv
 create mode 100644 hw/src/soc_dma_wrap.sv
 create mode 100644 hw/src/soc_peripherals.sv
 create mode 100644 hw/verilator_model/Makefile
 create mode 100644 hw/verilator_model/include/pspinsim.h
 create mode 100644 hw/verilator_model/include/spin.h
 create mode 100644 hw/verilator_model/include/spin_hw_conf.h
 create mode 100644 hw/verilator_model/src/AXIDriver.hpp
 create mode 100644 hw/verilator_model/src/AXIMaster.hpp
 create mode 100644 hw/verilator_model/src/AXIPort.hpp
 create mode 100644 hw/verilator_model/src/AXISlave.hpp
 create mode 100644 hw/verilator_model/src/NICInbound.hpp
 create mode 100644 hw/verilator_model/src/NICOutbound.hpp
 create mode 100644 hw/verilator_model/src/PCIe.hpp
 create mode 100644 hw/verilator_model/src/PCIeMaster.hpp
 create mode 100644 hw/verilator_model/src/PCIeSlave.hpp
 create mode 100644 hw/verilator_model/src/SimControl.hpp
 create mode 100644 hw/verilator_model/src/SimModule.hpp
 create mode 100644 hw/verilator_model/src/main.cpp
 create mode 100644 hw/verilator_model/src/pspin.hpp
 create mode 100644 hw/verilator_model/src/pspinsim.cpp
 create mode 100755 hw/verilator_model/start_sim.sh
 create mode 100644 sourceme-template.sh
 create mode 100644 sw/pulp-sdk/archi/.gitignore
 create mode 100644 sw/pulp-sdk/archi/LICENSE
 create mode 100644 sw/pulp-sdk/archi/Makefile
 create mode 100644 sw/pulp-sdk/archi/SConstruct
 create mode 120000 sw/pulp-sdk/archi/doc/APB_GPIO_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/CL_EVENT_UNIT_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/FC_EVENT_UNIT_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/HYPER_V2_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/PULPISSIMO_APB_SOC_CTRL_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/RTC_UNIT_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/TIMER_UNIT_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/WOLFE_APB_SOC_CTRL_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/gap/APB_SOC_CTRL_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/gpio/APB_GPIO_V3_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/hwce/HWCE_v4_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/hwce/HWCE_v5_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/mchan/CL_DMA_v7_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/pwm/pwm_v1.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/udma/CAM_CPI_V1_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/udma/MEMCPY_v1_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/udma/MRAM_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/udma/i2s/I2S_V1_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/udma/i2s/I2S_V2_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/doc/udma/i2s/I2S_V3_reference.xlsx
 create mode 120000 sw/pulp-sdk/archi/doc/vega/APB_SOC_CTRL_reference.xlsx
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/arnold/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/arnold/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/arnold/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/arnold/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/bigpulp/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/bigpulp/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/bigpulp/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/bigpulp/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/devchip/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/devchip/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/devchip/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/devchip/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/fulmine/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/fulmine/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/fulmine/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/fulmine/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap/padframe.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc_ctrl.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/memory_map.h.in
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/pmu.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/gap9/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/honey/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/honey/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/honey/padframe.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/honey/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/honey/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/multino/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/multino/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/multino/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/multino/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/neuraghe/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/neuraghe/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/neuraghe/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/oprecompkw/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/oprecompkw/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/oprecompkw/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/oprecompkw/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc_ctrl.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp_v1/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp_v1/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp_v1/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulp_v1/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc_ctrl.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/quentin/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/quentin/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/quentin/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/quentin/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/usoc_v1/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/usoc_v1/gpio.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/usoc_v1/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/usoc_v1/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/usoc_v1/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc_ctrl.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/memory_map.h.in
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/pmu.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vega/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/fll.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/freq.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/fll.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/freq.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/memory_map.h
 create mode 100755 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/fll.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/freq.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/fll.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/freq.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/memory_map.h
 create mode 100755 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/vivosoc4/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc_ctrl_new.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/memory_map.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/pmu.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/properties.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/chips/wolfe/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/cluster_ctrl/cluster_ctrl_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/dma/mchan_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/dma/mchan_v5.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/dma/mchan_v6.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/dma/mchan_v7.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/efuse/efuse_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/eu/eu_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/eu/eu_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/fll/fll_v0.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/fll/fll_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/gpio/gpio_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/gpio/gpio_v2_new.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/gpio/gpio_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/gvsoc/gvsoc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/hwce/hwce_v4.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/hwce/hwce_v4_old.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/hwce/hwce_v5.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/hwme/hwme_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/itc/itc_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/maestro/maestro_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/maestro/maestro_v1_new.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/maestro/maestro_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/maestro/maestro_v2_new.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/maestro/maestro_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/mailbox/mailbox_v0.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/or1k/spr-defs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pulp.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pulp_defs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/pwm_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_accessors.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_constants.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_groups.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_gvsoc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_macros.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regfields.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regmap.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_structs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/rab/rab_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/builtins_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/builtins_v2_emu.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/pcer_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/pcer_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/priv_1.9.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/priv_1_10.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/priv_1_7.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/riscv/priv_1_9.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/rtc/rtc_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/spim/spi_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/stdout/stdout_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/stdout/stdout_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/timer/timer_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1_old.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/csi2/udma_csi2_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1_new.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_accessors.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_constants.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_groups.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_gvsoc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_macros.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regfields.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regmap.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_structs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_accessors.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_constants.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_groups.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_gvsoc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_macros.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regfields.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regmap.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_structs.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/mram/udma_mram_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/tcdm/udma_tcdm_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/uart/udma_uart_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/udma_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/udma_v2.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/udma/udma_v3.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/utils.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/vendors/dolphin/rtc.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/vendors/iid/quiddikey_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/vendors/lnt/csi2_v1.h
 create mode 100644 sw/pulp-sdk/archi/include/archi/xne/xne_v1.h
 create mode 100644 sw/pulp-sdk/bin/rename_l2.py
 create mode 100755 sw/pulp-sdk/bin/slm_conv
 create mode 100644 sw/pulp-sdk/hal/.gitignore
 create mode 100644 sw/pulp-sdk/hal/LICENSE
 create mode 100644 sw/pulp-sdk/hal/Makefile
 create mode 100644 sw/pulp-sdk/hal/SConstruct
 create mode 100644 sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v4.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/arnold/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/bigpulp/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/devchip/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/fulmine/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap/apb_soc.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap/efuse.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap/pulp.h
 create mode 120000 sw/pulp-sdk/hal/include/hal/chips/gap8
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap9/efuse.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap9/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap_rev1/efuse.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/gap_rev1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/honey/fll.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/honey/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/multino/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/neuraghe/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/oprecompkw/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/pulp/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/pulp_v1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/pulpissimo/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/pulpissimo_v1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/quentin/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/usoc_v1/apb_soc.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/usoc_v1/gpio.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/usoc_v1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vega/efuse.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vega/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc2/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc2_1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3/fll.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3/freq.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/fll.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/freq.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/fll.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/freq.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc4/fll.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc4/freq.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/vivosoc4/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/chips/wolfe/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/cluster_ctrl/cluster_ctrl_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/debug_bridge/debug_bridge.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/dma/mchan_v4.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/dma/mchan_v5.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/dma/mchan_v6.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/dma/mchan_v7.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/efuse/efuse_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/eu/eu_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/eu/eu_v1_ids.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/eu/eu_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/fll/fll_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/gpio/gpio_v0.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/gpio/gpio_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/gpio/gpio_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/gvsoc/gvsoc.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/hwce/hwce_v4.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/hwce/hwce_v5.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/hwme/hwme_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/itc/itc_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/maestro/pmu_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/maestro/pmu_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/maestro/pmu_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/mailbox/mailbox_v0.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/or1k/or10nv2_builtins.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/or1k/or1k_v5.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/periph/spi_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/pulp.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/pulp_io.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/pwm/pwm_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/rab/rab_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/builtins_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/builtins_v2_emu.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/riscv_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/riscv_v4.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/riscv_v5.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/riscv/types.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/rom/rom_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/rtc/rtc_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/tb/tb.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/timer/timer_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/timer/timer_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/tryx/tryx_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/cpi/udma_cpi_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/csi2/udma_csi2_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/i2s/udma_i2s_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/tcdm/udma_tcdm_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/uart/udma_uart_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/udma_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/udma_v2.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/udma/udma_v3.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/utils.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/vendors/dolphin/rtc.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/vendors/iid/quiddikey_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/vendors/lnt/csi2_v1.h
 create mode 100644 sw/pulp-sdk/hal/include/hal/xne/xne_v1.h
 create mode 100644 sw/pulp-sdk/hal/src/hal/mailbox/mailbox_v0.c
 create mode 100644 sw/pulp-sdk/hal/src/hal/rab/rab_v1.c
 create mode 100644 sw/pulp-sdk/hal/src/hal/tryx/tryx_v1.c
 create mode 100644 sw/pulp-sdk/kernel/riscv/rt/crt0.S
 create mode 100644 sw/pulp-sdk/linker/config.ld
 create mode 100755 sw/pulp-sdk/linker/link.ld
 create mode 100644 sw/pulp-sdk/runtime/libs/io/io.c
 create mode 100644 sw/pulp-sdk/runtime/libs/io/tinyprintf.c
 create mode 100644 sw/pulp-sdk/runtime/libs/io/tinyprintf.h
 create mode 100755 sw/pulp-sdk/scripts/s19toslm.py
 create mode 100644 sw/rules/spin-handlers.mk
 create mode 100644 sw/rules/spin-rt.mk
 create mode 100644 sw/runtime/include/handler.h
 create mode 100644 sw/runtime/include/hwsched.h
 create mode 100644 sw/runtime/include/libaxidma.h
 create mode 100755 sw/runtime/include/packets.h
 create mode 100644 sw/runtime/include/pspin.h
 create mode 100644 sw/runtime/include/pspin_rt.h
 create mode 100644 sw/runtime/include/spin_conf.h
 create mode 100644 sw/runtime/include/spin_dma.h
 create mode 100644 sw/runtime/include/util.h
 create mode 100644 sw/runtime/src/handler.c
 create mode 100644 sw/runtime/src/hpu.c
 create mode 100644 sw/runtime/src/hpu.h
 create mode 100644 sw/runtime/src/main.c
 create mode 100644 sw/runtime/src/spin_dma.h
 create mode 100755 sw/scripts/benchmark.py
 create mode 100755 sw/scripts/extract_info.sh
 create mode 100755 sw/scripts/handlers_data.sh
 create mode 100755 sw/scripts/handlers_duration.sh
 create mode 100755 sw/scripts/inspect_trace.py
 create mode 100755 sw/scripts/make_packets.sh
 create mode 100755 sw/scripts/telemetry.sh
 create mode 100755 sw/scripts/telemetry_instructions_tracevis.sh
 create mode 100755 sw/scripts/telemetry_time_tracevis.sh
 create mode 100644 sw/scripts/tracevis/README.md
 create mode 100755 sw/scripts/tracevis/example/bin/pulp_api_example
 create mode 100644 sw/scripts/tracevis/example/chrome.json
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_0.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_1.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_2.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_3.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_4.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_5.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_6.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_00_7.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_0.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_1.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_2.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_3.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_4.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_5.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_6.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_01_7.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_0.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_1.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_2.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_3.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_4.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_5.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_6.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_02_7.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_0.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_1.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_2.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_3.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_4.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_5.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_6.log
 create mode 100644 sw/scripts/tracevis/example/traces/trace_core_03_7.log
 create mode 100644 sw/scripts/tracevis/parse.pl

diff --git a/examples/aggregate/Makefile b/examples/aggregate/Makefile
new file mode 100644
index 0000000..58e3f11
--- /dev/null
+++ b/examples/aggregate/Makefile
@@ -0,0 +1,13 @@
+SPIN_APP_NAME = aggregate_global
+SPIN_APP_SRCS = aggregate_global.c
+SPIN_CFLAGS = -O3 -g
+SPIN_LDFLAGS = -lm 
+NUM_PACKETS ?=512
+HAS_HH=0
+HAS_TH=1
+FULL_PKT=1
+PKT_SIZE ?= 1024
+PKT_DELAY=0
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/aggregate/handlers/aggregate_global.c b/examples/aggregate/handlers/aggregate_global.c
new file mode 100644
index 0000000..0324ee1
--- /dev/null
+++ b/examples/aggregate/handlers/aggregate_global.c
@@ -0,0 +1,69 @@
+#ifndef HOST
+#include <handler.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#include <packets.h>
+
+#define MAX_CLUSTERS 4
+#define MAX_HPUS 32
+#define STRIDE 1
+#define OFFSET 0
+#define NUM_INT_OP 0
+
+//#define USE_AMO
+
+// Handler that implements data race free aggregation for int32
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+__handler__ void aggregate_global_hh(handler_args_t *args)
+{
+}
+__handler__ void aggregate_global_ph(handler_args_t *args)
+{
+
+    task_t* task = args->task;
+    uint32_t *scratchpad = (uint32_t *)task->scratchpad;
+
+    uint8_t *pkt_pld_ptr;
+    uint32_t pkt_pld_len;
+    GET_IP_UDP_PLD(task->pkt_mem, pkt_pld_ptr, pkt_pld_len);
+
+    uint32_t *nic_pld_addr = (uint32_t*) pkt_pld_ptr;
+
+    uint32_t aggregator=0;
+    for(uint32_t i=0;i<pkt_pld_len/4;i++)
+    {
+      aggregator+=nic_pld_addr[i*STRIDE+OFFSET];       
+    }
+                              
+    uint32_t my_cluster_id = args->cluster_id;
+    amo_add(&(scratchpad[my_cluster_id]), aggregator);
+}
+
+__handler__ void aggregate_global_th(handler_args_t *args)
+{
+    task_t* task = args->task;
+    uint32_t *scratchpad=(uint32_t*) task->scratchpad;
+    uint32_t result=0; 
+    for(uint8_t i=0;i<MAX_CLUSTERS;i++){ 
+        result+=scratchpad[i];
+    }
+    //printf("final result %u\n",result);
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+
+    spin_host_write(host_address, (uint64_t) result, false);
+}
+
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {aggregate_global_hh, aggregate_global_ph, aggregate_global_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
diff --git a/examples/copy_from_host/Makefile b/examples/copy_from_host/Makefile
new file mode 100644
index 0000000..a2f33c3
--- /dev/null
+++ b/examples/copy_from_host/Makefile
@@ -0,0 +1,13 @@
+SPIN_APP_NAME = copy_from_host
+SPIN_APP_SRCS = copy_from_host.c
+SPIN_CFLAGS = -O3 -g -flto
+SPIN_LDFLAGS = -lm
+NUM_PACKETS ?= 512
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+HAS_HH ?= 0
+HAS_TH ?= 0
+FULL_PKT ?= 1
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/copy_from_host/handlers/copy_from_host.c b/examples/copy_from_host/handlers/copy_from_host.c
new file mode 100644
index 0000000..82d1668
--- /dev/null
+++ b/examples/copy_from_host/handlers/copy_from_host.c
@@ -0,0 +1,58 @@
+#ifndef HOST
+#include <handler.h>
+#include <packets.h>
+#include <spin_dma.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#if !defined(TO_L2) && !defined(TO_L1)
+#define TO_L1
+#endif
+
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+
+__handler__ void copy_from_host_hh(handler_args_t *args) {;}
+__handler__ void copy_from_host_ph(handler_args_t *args)
+{
+    task_t* task = args->task;
+    ip_hdr_t *ip_hdr = (ip_hdr_t*) (task->pkt_mem);
+#ifndef TO_L1
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->l2_pkt_mem)); 
+#else
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->pkt_mem)); 
+#endif
+    uint16_t pkt_pld_len = ip_hdr->length;
+    udp_hdr_t *udp_hdr = (udp_hdr_t*) (((uint8_t*) (task->pkt_mem)) + ip_hdr->ihl * 4);
+
+    uint32_t src_id = ip_hdr->source_id;
+    ip_hdr->source_id = ip_hdr->dest_id;
+    ip_hdr->dest_id = src_id;
+
+    uint16_t src_port = udp_hdr->src_port;
+    udp_hdr->src_port = udp_hdr->dst_port;
+    udp_hdr->dst_port = src_port;
+
+    spin_cmd_t dma;
+
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+    spin_dma_from_host(host_address, (uint32_t) nic_pld_addr, pkt_pld_len, 1, &dma);
+
+    spin_cmd_wait(dma);
+
+    spin_cmd_t send;
+    spin_send_packet(nic_pld_addr, pkt_pld_len, &send);
+}
+__handler__ void copy_from_host_th(handler_args_t *args){;}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {copy_from_host_hh, copy_from_host_ph, copy_from_host_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
diff --git a/examples/copy_to_host/Makefile b/examples/copy_to_host/Makefile
new file mode 100644
index 0000000..8a59803
--- /dev/null
+++ b/examples/copy_to_host/Makefile
@@ -0,0 +1,13 @@
+SPIN_APP_NAME = copy_to_host
+SPIN_APP_SRCS = copy_to_host.c
+SPIN_CFLAGS = -O3 -g -flto
+SPIN_LDFLAGS = -lm
+NUM_PACKETS ?= 512
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+HAS_HH ?= 0
+HAS_TH ?= 0
+FULL_PKT ?= 1
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/copy_to_host/handlers/copy_to_host.c b/examples/copy_to_host/handlers/copy_to_host.c
new file mode 100644
index 0000000..b357e16
--- /dev/null
+++ b/examples/copy_to_host/handlers/copy_to_host.c
@@ -0,0 +1,56 @@
+#ifndef HOST
+#include <handler.h>
+#include <packets.h>
+#include <spin_dma.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#if !defined(FROM_L2) && !defined(FROM_L1)
+#define FROM_L1
+#endif
+
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+
+__handler__ void copy_to_host_hh(handler_args_t *args) {;}
+__handler__ void copy_to_host_ph(handler_args_t *args)
+{
+    task_t* task = args->task;
+    ip_hdr_t *ip_hdr = (ip_hdr_t*) (task->pkt_mem);
+#ifdef FROM_L2
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->l2_pkt_mem)); 
+#else
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->pkt_mem)); 
+#endif
+    uint16_t pkt_pld_len = ip_hdr->length;
+
+    spin_cmd_t dma;
+
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+    spin_dma_to_host(host_address, (uint32_t) nic_pld_addr, pkt_pld_len, 1, &dma);
+
+    //It's not strictly necessary to wait. The hw will enforce that the feedback is not
+    //sent until all commands issued by this handlers are completed.
+#ifdef WAIT_POLL
+    bool completed = false;
+    do {
+        spin_cmd_test(dma, &completed);
+    } while (!completed);
+#elif defined(WAIT_SUSPEND)
+    spin_cmd_wait(dma);
+#endif
+
+}
+__handler__ void copy_to_host_th(handler_args_t *args){;}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {copy_to_host_hh, copy_to_host_ph, copy_to_host_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
diff --git a/examples/empty/Makefile b/examples/empty/Makefile
new file mode 100644
index 0000000..3967fe1
--- /dev/null
+++ b/examples/empty/Makefile
@@ -0,0 +1,11 @@
+SPIN_APP_NAME = empty
+SPIN_APP_SRCS = empty.c
+SPIN_CFLAGS = -O3 -g ${DEFINITIONS}
+SPIN_LDFLAGS = -lm -flto
+NUM_PACKETS ?= 512
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/empty/handlers/empty.c b/examples/empty/handlers/empty.c
new file mode 100644
index 0000000..ecc40f6
--- /dev/null
+++ b/examples/empty/handlers/empty.c
@@ -0,0 +1,40 @@
+
+#ifndef HOST
+#include <handler.h>
+#include <packets.h>
+#include <spin_dma.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#ifndef NUM_INT_OP
+#define NUM_INT_OP 0
+#endif
+
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+__handler__ void empty_hh(handler_args_t *args) {;}
+__handler__ void empty_ph(handler_args_t *args) 
+{
+    //printf("Payload handler!\n");
+#if (NUM_INT_OP > 0)
+    volatile int xx = 0;
+    int x = xx;
+    for (int i=0; i<NUM_INT_OP; i++) {
+        x = x*i;
+    }
+    xx = x;
+#endif
+}
+__handler__ void empty_th(handler_args_t *args){;}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {empty_hh, empty_ph, empty_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
+
diff --git a/examples/filtering/Makefile b/examples/filtering/Makefile
new file mode 100644
index 0000000..57327a2
--- /dev/null
+++ b/examples/filtering/Makefile
@@ -0,0 +1,15 @@
+SPIN_APP_NAME = filtering
+SPIN_APP_SRCS = filtering.c
+SPIN_CFLAGS = -O3 -g
+SPIN_LDFLAGS = -lm 
+NUM_PACKETS ?=512
+MSG_COUNT ?= 1
+HAS_HH=0
+HAS_TH=0
+FULL_PKT=0
+PKT_SIZE ?=1024
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/filtering/handlers/filtering.c b/examples/filtering/handlers/filtering.c
new file mode 100644
index 0000000..30235fb
--- /dev/null
+++ b/examples/filtering/handlers/filtering.c
@@ -0,0 +1,111 @@
+#ifndef HOST
+#include <handler.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#include <packets.h>
+#include <spin_conf.h>
+
+#define MAX_HPUS_IN_CLUSTER 4
+#define STRIDE 1
+#define OFFSET 0
+#define NUM_INT_OP 0
+// Handler that implements reduce in scratchpad for int32
+#include "hash_maker/f_d.h"
+
+#define KEY_SIZE 8
+
+//number of 32-bit words fitting in 1 MiB
+#define TOT_WORDS 262144
+
+#define HASH_JEN_MIX(a,b,c)                                                      \
+do {                                                                             \
+  a -= b; a -= c; a ^= ( c >> 13 );                                              \
+  b -= c; b -= a; b ^= ( a << 8 );                                               \
+  c -= a; c -= b; c ^= ( b >> 13 );                                              \
+  a -= b; a -= c; a ^= ( c >> 12 );                                              \
+  b -= c; b -= a; b ^= ( a << 16 );                                              \
+  c -= a; c -= b; c ^= ( b >> 5 );                                               \
+  a -= b; a -= c; a ^= ( c >> 3 );                                               \
+  b -= c; b -= a; b ^= ( a << 10 );                                              \
+  c -= a; c -= b; c ^= ( b >> 15 );                                              \
+} while (0)
+
+#define HASH_JEN(key,keylen,hashv)                                               \
+do {                                                                             \
+  unsigned _hj_i,_hj_j,_hj_k;                                                    \
+  unsigned const char *_hj_key=(unsigned const char*)(key);                      \
+  hashv = 0xfeedbeefu;                                                           \
+  _hj_i = _hj_j = 0x9e3779b9u;                                                   \
+  _hj_k = (unsigned)(keylen);                                                    \
+  while (_hj_k >= 12U) {                                                         \
+    _hj_i +=    (_hj_key[0] + ( (unsigned)_hj_key[1] << 8 )                      \
+        + ( (unsigned)_hj_key[2] << 16 )                                         \
+        + ( (unsigned)_hj_key[3] << 24 ) );                                      \
+    _hj_j +=    (_hj_key[4] + ( (unsigned)_hj_key[5] << 8 )                      \
+        + ( (unsigned)_hj_key[6] << 16 )                                         \
+        + ( (unsigned)_hj_key[7] << 24 ) );                                      \
+    hashv += (_hj_key[8] + ( (unsigned)_hj_key[9] << 8 )                         \
+        + ( (unsigned)_hj_key[10] << 16 )                                        \
+        + ( (unsigned)_hj_key[11] << 24 ) );                                     \
+                                                                                 \
+     HASH_JEN_MIX(_hj_i, _hj_j, hashv);                                          \
+                                                                                 \
+     _hj_key += 12;                                                              \
+     _hj_k -= 12U;                                                               \
+  }                                                                              \
+  hashv += (unsigned)(keylen);                                                   \
+  switch ( _hj_k ) {                                                             \
+    case 11: hashv += ( (unsigned)_hj_key[10] << 24 ); /* FALLTHROUGH */         \
+    case 10: hashv += ( (unsigned)_hj_key[9] << 16 );  /* FALLTHROUGH */         \
+    case 9:  hashv += ( (unsigned)_hj_key[8] << 8 );   /* FALLTHROUGH */         \
+    case 8:  _hj_j += ( (unsigned)_hj_key[7] << 24 );  /* FALLTHROUGH */         \
+    case 7:  _hj_j += ( (unsigned)_hj_key[6] << 16 );  /* FALLTHROUGH */         \
+    case 6:  _hj_j += ( (unsigned)_hj_key[5] << 8 );   /* FALLTHROUGH */         \
+    case 5:  _hj_j += _hj_key[4];                      /* FALLTHROUGH */         \
+    case 4:  _hj_i += ( (unsigned)_hj_key[3] << 24 );  /* FALLTHROUGH */         \
+    case 3:  _hj_i += ( (unsigned)_hj_key[2] << 16 );  /* FALLTHROUGH */         \
+    case 2:  _hj_i += ( (unsigned)_hj_key[1] << 8 );   /* FALLTHROUGH */         \
+    case 1:  _hj_i += _hj_key[0];                                                \
+  }                                                                              \
+  HASH_JEN_MIX(_hj_i, _hj_j, hashv);                                             \
+} while (0)
+
+__handler__ void filtering_hh(handler_args_t *args)
+{
+
+}
+__handler__ void filtering_ph(handler_args_t *args)
+{
+    task_t* task = args->task;
+
+    ip_hdr_t *ip_hdr = (ip_hdr_t*) (task->pkt_mem);  
+    uint32_t *mem = (uint32_t *) task->handler_mem;
+    uint8_t *key_byte = (uint8_t*) task->pkt_mem;
+
+    uint32_t hash;
+    HASH_JEN(key_byte, KEY_SIZE, hash);
+    hash = FAST_MOD(hash, TOT_WORDS);
+
+    *((uint32_t *) task->l2_pkt_mem) = mem[hash]; 
+
+    spin_cmd_t cpy;
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+    spin_dma_to_host(host_address, task->l2_pkt_mem, task->pkt_mem_size, 0, &cpy);       
+  
+}
+__handler__ void filtering_th(handler_args_t *args)
+{
+}
+
+void init_handlers(handler_fn *hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {filtering_hh, filtering_ph, filtering_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void *)handler_mem;
+}
diff --git a/examples/hashtable_fun/Makefile b/examples/hashtable_fun/Makefile
new file mode 100644
index 0000000..ce237cb
--- /dev/null
+++ b/examples/hashtable_fun/Makefile
@@ -0,0 +1,17 @@
+SPIN_APP_NAME = htable
+SPIN_APP_SRCS = htable_handlers.c
+SPIN_CFLAGS = -O3 -g ${DEFINITIONS}
+SPIN_LDFLAGS = -lm -flto
+NUM_PACKETS ?= 4
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+
+
+include $(PSPIN_RT)/spin-handlers.mk
+
+all::
+	make deploy
+	make driver
+
+driver: htable_driver.c
+	 gcc -std=c99 -I$(PSPIN_RT)/include/ -I$(PSPIN_HW)/verilator_model/include htable_driver.c -L$(PSPIN_HW)/verilator_model/lib/ -lpspin_debug -o htable_driver
diff --git a/examples/hashtable_fun/driver/htable_driver.c b/examples/hashtable_fun/driver/htable_driver.c
new file mode 100644
index 0000000..6c563ed
--- /dev/null
+++ b/examples/hashtable_fun/driver/htable_driver.c
@@ -0,0 +1,94 @@
+#include "pspinsim.h"
+#include "spin.h"
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <stdint.h>
+
+#define NUM_FUNCTIONS 3
+
+#define CHECK_ERR(S) {int res; if ((res=S)!=SPIN_SUCCESS) return res;}
+
+#define NUM_PACKETS 32
+#define PKT_SIZE 64
+
+/* This is the handler data memory */
+#define NIC_L2_ADDR 0x1c300000
+
+#define HANDLERS_FILE "build/htable"
+
+/*** Test function that injects some (empty) packets ***/
+int send_packets()
+{
+    uint8_t pkt_buffer[PKT_SIZE];
+
+    // find address of the payload handler
+    spin_nic_addr_t ph_addr;
+    size_t ph_size;
+    CHECK_ERR(spin_find_handler_by_name(HANDLERS_FILE, "htable_ph", &ph_addr, &ph_size));
+
+    /* 1st thing to do: prepare execution context */
+    spin_ec_t ec;
+    ec.handler_mem_addr = (uint32_t) NIC_L2_ADDR; 
+    ec.handler_mem_size = 0x100000;
+    ec.host_mem_addr    = (uint64_t) 0xdeadbeefdeadbeef;
+    ec.host_mem_size    = 0;
+    ec.hh_addr          = 0; //hh_addr;
+    ec.ph_addr          = ph_addr;
+    ec.th_addr          = 0; //th_addr;
+    ec.hh_size          = 0;
+    ec.ph_size          = ph_size;
+    ec.th_size          = 0;
+    
+    for (int i=0; i<NUM_PACKETS; i++)
+    {
+        pspinsim_packet_add(&ec, 0, pkt_buffer, PKT_SIZE, PKT_SIZE, i == NUM_PACKETS - 1, 0);
+    }
+
+    // this tells the NIC inbound engine that we are not going to send any more packet
+    pspinsim_packet_eos();
+
+    return 0;
+}
+
+/*** Callbacks ***/
+void pcie_mst_write_complete(void *user_ptr)
+{
+    printf("Write to NIC memory completed (user_ptr: %p)\n", user_ptr);
+
+    // we can start sending packets as soon as the handler code is in memory
+    send_packets();
+}
+
+/*** Main ***/
+int main(int argc, char**argv)
+{
+    pspin_conf_t conf;
+    pspinsim_default_conf(&conf);
+
+    pspinsim_init(argc, argv, &conf);
+    pspinsim_cb_set_pcie_mst_write_completion(pcie_mst_write_complete);
+
+
+    /* Prepare NIC memory */
+    // 1) find addresses of functions that we want to address
+    spin_nic_addr_t fun_addr[NUM_FUNCTIONS];
+    size_t fun_size[NUM_FUNCTIONS];
+    CHECK_ERR(spin_find_handler_by_name(HANDLERS_FILE, "fun1", &(fun_addr[0]), &(fun_size[0])));
+    CHECK_ERR(spin_find_handler_by_name(HANDLERS_FILE, "fun2", &(fun_addr[1]), &(fun_size[1])));
+    CHECK_ERR(spin_find_handler_by_name(HANDLERS_FILE, "fun3", &(fun_addr[2]), &(fun_size[2])));
+
+    printf("fun1: %x; fun2: %x; fun3: %x\n", fun_addr[0], fun_addr[1], fun_addr[2]);
+
+    // 2) write the array (which is our hash table) to the NIC address
+    spin_nicmem_write(NIC_L2_ADDR, (void*) fun_addr, sizeof(spin_nic_addr_t)*NUM_FUNCTIONS, (void*) 0xcafebebe);
+    
+    // 3) at this point we need to wait for the write to complete. We will be called back on "pcie_mst_write_complete" when completed.
+    /* End NIC memory preparation */
+
+    pspinsim_run();
+
+    pspinsim_fini();
+
+    return 0;
+}
\ No newline at end of file
diff --git a/examples/hashtable_fun/handlers/htable_handlers.c b/examples/hashtable_fun/handlers/htable_handlers.c
new file mode 100644
index 0000000..4d4de93
--- /dev/null
+++ b/examples/hashtable_fun/handlers/htable_handlers.c
@@ -0,0 +1,48 @@
+#include <handler.h>
+
+typedef void(*fun_ptr_t());
+
+void fun1() __attribute__((used));
+void fun2() __attribute__((used)); 
+void fun3() __attribute__((used)); 
+
+void fun1()
+{
+    printf("fun1!\n");
+}
+
+void fun2()
+{
+    printf("fun2!\n");
+}
+
+void fun3()
+{
+    printf("fun3!\n");
+}
+
+
+__handler__ void htable_hh(handler_args_t *args) {;}
+__handler__ void htable_th(handler_args_t *args){;}
+
+
+__handler__ void htable_ph(handler_args_t *args) 
+{
+    fun_ptr_t **htable = (fun_ptr_t**) args->task->handler_mem;
+
+    //printf("payload handler (htable[1]: %p; fun2: %p)!\n", htable[1], fun2);
+
+    //TODO: compute hash here and access entry accordingly!   
+    (htable[0])();
+    (htable[1])();
+    (htable[2])();
+    
+}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {htable_hh, htable_ph, htable_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+}
diff --git a/examples/histogram/Makefile b/examples/histogram/Makefile
new file mode 100644
index 0000000..95cf591
--- /dev/null
+++ b/examples/histogram/Makefile
@@ -0,0 +1,15 @@
+SPIN_APP_NAME = histogram_l1
+SPIN_APP_SRCS = histogram_l1.c
+SPIN_CFLAGS = -O3 -g -flto
+SPIN_LDFLAGS = -lm 
+NUM_PACKETS ?=512
+HAS_HH ?= 0
+HAS_TH ?= 1
+FULL_PKT = 1
+MSG_COUNT ?=1
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+PKT_SIZE ?= 1024
+PKTGEN_CUSTOM_PARAMS="--fill-mod 1024"
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/histogram/handlers/histogram_l1.c b/examples/histogram/handlers/histogram_l1.c
new file mode 100644
index 0000000..a3af871
--- /dev/null
+++ b/examples/histogram/handlers/histogram_l1.c
@@ -0,0 +1,82 @@
+#ifndef HOST
+#include <handler.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#include <packets.h>
+#include <spin_conf.h>
+
+#define NUM_CLUSTERS 4
+#define STRIDE 1
+#define OFFSET 0
+#define NUM_INT_OP 0
+
+#define HISTOGRAM_SIZE 1024
+
+#ifndef HOST
+typedef uint32_t pspin_mem_ptr_t;
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x0, 0x0};
+#else
+typedef uint64_t pspin_mem_ptr_t;
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x0, 0x0};
+#endif
+
+__handler__ void histogram_l1_hh(handler_args_t *args)
+{
+}
+
+
+__handler__ void histogram_l1_ph(handler_args_t *args)
+{
+    task_t* task = args->task;
+    
+    uint8_t *pkt_pld_ptr;
+    uint32_t pkt_pld_len;
+    GET_IP_UDP_PLD(task->pkt_mem, pkt_pld_ptr, pkt_pld_len);
+    pkt_pld_ptr += sizeof(app_hdr_t);
+    pkt_pld_len -= sizeof(app_hdr_t);
+
+    int32_t *nic_pld_addr = (int32_t*) pkt_pld_ptr;
+
+    int32_t *local_mem = (int32_t*) (task->scratchpad[args->cluster_id]);
+    //volatile uint8_t *local_mem = (volatile uint8_t*) (task->scratchpad[args->cluster_id]);
+    //printf("pktpld: %p; pkt_pld_len: %lu\n", nic_pld_addr, pkt_pld_len);
+    
+    volatile int32_t* word_ptr = &(local_mem[nic_pld_addr[0]]);
+    //int32_t mul = 4;
+    //we assume the number of msg size divides the pkt payload size
+    for (uint32_t i = 1; i < pkt_pld_len / 4; i++)
+    {
+        //amo_add(&(local_mem[nic_pld_addr[i]]), 1);
+        
+        //uint32_t word_idx = nic_pld_addr[i]; //FAST_MOD(nic_pld_addr[i], HISTOGRAM_SIZE);
+        //word_ptr = (volatile int32_t*) local_mem;
+        //asm volatile("p.mac %0, %1, %2" : : "r"(word_ptr),  "r"(nic_pld_addr[i]), "r"(mul));
+
+        //word_ptr = (volatile int32_t*) (local_mem + (nic_pld_addr[i] << 2));
+        //amo_add(word_ptr, 1); 
+
+        amo_add(word_ptr, 1); 
+        word_ptr = &(local_mem[nic_pld_addr[i]]);
+    }
+}
+__handler__ void histogram_l1_th(handler_args_t *args)
+{
+    task_t* task = args->task;
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+
+    //signal that we completed so to let the host read the result back
+    spin_host_write(host_address, (uint64_t) 1, false);
+}
+
+void init_handlers(handler_fn *hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {histogram_l1_hh, histogram_l1_ph, histogram_l1_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void *)handler_mem;
+}
diff --git a/examples/host_direct/Makefile b/examples/host_direct/Makefile
new file mode 100644
index 0000000..9d3ed05
--- /dev/null
+++ b/examples/host_direct/Makefile
@@ -0,0 +1,11 @@
+SPIN_APP_NAME = hostdirect
+SPIN_APP_SRCS = hostdirect.c
+SPIN_CFLAGS = -O3 -g ${DEFINITIONS}
+SPIN_LDFLAGS = -lm -flto
+NUM_PACKETS ?= 512
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/host_direct/handlers/hostdirect.c b/examples/host_direct/handlers/hostdirect.c
new file mode 100644
index 0000000..e25623c
--- /dev/null
+++ b/examples/host_direct/handlers/hostdirect.c
@@ -0,0 +1,26 @@
+
+#include <handler.h>
+#include <packets.h>
+#include <spin_dma.h>
+
+
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+__handler__ void hostdirect_hh(handler_args_t *args) {;}
+__handler__ void hostdirect_ph(handler_args_t *args) 
+{
+    spin_cmd_t xfer;
+    spin_host_write(0xdeadbeef, 0xcafebebe, &xfer);
+}
+__handler__ void hostdirect_th(handler_args_t *args){;}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {hostdirect_hh, hostdirect_ph, hostdirect_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
+
diff --git a/examples/ping_pong/Makefile b/examples/ping_pong/Makefile
new file mode 100644
index 0000000..13453ec
--- /dev/null
+++ b/examples/ping_pong/Makefile
@@ -0,0 +1,13 @@
+SPIN_APP_NAME = pingpong
+SPIN_APP_SRCS = ping_pong.c
+SPIN_CFLAGS = -O3 -g -flto
+SPIN_LDFLAGS = -lm
+NUM_PACKETS ?= 512
+PKT_DELAY ?= 0
+MSG_DELAY ?= 0
+FULL_PKT ?= 1
+HAS_HH = 0
+HAS_TH = 0
+
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/ping_pong/handlers/ping_pong.c b/examples/ping_pong/handlers/ping_pong.c
new file mode 100644
index 0000000..c1ba5cd
--- /dev/null
+++ b/examples/ping_pong/handlers/ping_pong.c
@@ -0,0 +1,62 @@
+#ifndef HOST
+#include <handler.h>
+#include <packets.h>
+#include <spin_dma.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#if !defined(FROM_L2) && !defined(FROM_L1)
+#define FROM_L1
+#endif
+
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0xde, 0xad, 0xbe, 0xef};
+
+
+__handler__ void pingpong_hh(handler_args_t *args) {;}
+__handler__ void pingpong_ph(handler_args_t *args)
+{
+    task_t* task = args->task;
+    ip_hdr_t *ip_hdr = (ip_hdr_t*) (task->pkt_mem);
+#ifdef FROM_L2
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->l2_pkt_mem)); 
+#else
+    uint8_t *nic_pld_addr = ((uint8_t*) (task->pkt_mem)); 
+#endif
+    uint16_t pkt_pld_len = ip_hdr->length;
+    udp_hdr_t *udp_hdr = (udp_hdr_t*) (((uint8_t*) (task->pkt_mem)) + ip_hdr->ihl * 4);
+
+    uint32_t src_id = ip_hdr->source_id;
+    ip_hdr->source_id  = ip_hdr->dest_id;
+    ip_hdr->dest_id  = src_id;
+
+    uint16_t src_port = udp_hdr->src_port;
+    udp_hdr->src_port = udp_hdr->dst_port;
+    udp_hdr->dst_port = src_port;
+
+    spin_cmd_t put;
+    spin_send_packet(nic_pld_addr, pkt_pld_len, &put);
+
+    //It's not strictly necessary to wait. The hw will enforce that the feedback is not
+    //sent until all commands issued by this handlers are completed.
+#ifdef WAIT_POLL
+    bool completed = false;
+    do {
+        spin_cmd_test(put, &completed);
+    } while (!completed);
+#elif defined(WAIT_SUSPEND)
+    spin_cmd_wait(put);
+#endif
+
+}
+__handler__ void pingpong_th(handler_args_t *args){;}
+
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {pingpong_hh, pingpong_ph, pingpong_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void*) handler_mem;
+}
diff --git a/examples/reduce/Makefile b/examples/reduce/Makefile
new file mode 100644
index 0000000..ec09837
--- /dev/null
+++ b/examples/reduce/Makefile
@@ -0,0 +1,13 @@
+SPIN_APP_NAME = reduce_l1
+SPIN_APP_SRCS = reduce_l1.c
+SPIN_CFLAGS = -O3 -g -flto
+SPIN_LDFLAGS = -lm 
+NUM_PACKETS ?=512
+MSG_COUNT ?=1
+PKT_SIZE ?=1024
+HAS_HH?=0
+HAS_TH?=0
+FULL_PKT=1
+PKT_DELAY=0
+include $(PSPIN_RT)/spin-handlers.mk
+
diff --git a/examples/reduce/handlers/reduce_l1.c b/examples/reduce/handlers/reduce_l1.c
new file mode 100644
index 0000000..48144bf
--- /dev/null
+++ b/examples/reduce/handlers/reduce_l1.c
@@ -0,0 +1,74 @@
+#ifndef HOST
+#include <handler.h>
+#else
+#include <handler_profiler.h>
+#endif
+
+#include <packets.h>
+
+#include <spin_conf.h>
+#define NUM_CLUSTERS 4
+#define STRIDE 1
+#define OFFSET 0
+#define NUM_INT_OP 0
+
+#define ZEROS 2048
+// Handler that implements reduce in scratchpad for int32
+
+// 4 uint32_t -> locks
+// 4 uint32_t -> L1 addresses
+// 1 uint32_t -> msg_count (now 0x0200)
+
+#ifndef HOST
+typedef uint32_t pspin_mem_ptr_t;
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x0, 0x0};
+#else
+typedef uint64_t pspin_mem_ptr_t;
+volatile __attribute__((section(".l2_handler_data"))) uint8_t handler_mem[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x2, 0x0, 0x0};
+#endif
+
+
+__handler__ void reduce_l1_hh(handler_args_t *args)
+{
+}
+__handler__ void reduce_l1_ph(handler_args_t *args)
+{
+
+    task_t* task = args->task;
+    
+    uint8_t *pkt_pld_ptr;
+    uint32_t pkt_pld_len;
+    GET_IP_UDP_PLD(task->pkt_mem, pkt_pld_ptr, pkt_pld_len);
+
+    uint32_t *nic_pld_addr = (uint32_t*) pkt_pld_ptr;
+
+    //reduce_mem_t *mem = (reduce_mem_t *)args->her->match_info.handler_mem;
+    volatile int32_t *local_mem = (int32_t *)(task->scratchpad[args->cluster_id]);
+
+    //we assume the number of msg size divides the pkt payload size
+    for (uint32_t i = 0; i < pkt_pld_len / 4; i++)
+    {
+        amo_add(&(local_mem[i]), nic_pld_addr[i]);
+    }
+    // We do need atomics here, as each handler writes to the same adress as other in the same cluster.
+}
+__handler__ void reduce_l1_th(handler_args_t *args)
+{
+    task_t* task = args->task;
+    uint64_t host_address = task->host_mem_high;
+    host_address = (host_address << 32) | (task->host_mem_low);
+
+    //signal that we completed so to let the host read the result back
+    spin_host_write(host_address, (uint64_t) 1, false);
+}
+
+
+void init_handlers(handler_fn *hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr)
+{
+    volatile handler_fn handlers[] = {reduce_l1_hh, reduce_l1_ph, reduce_l1_th};
+    *hh = handlers[0];
+    *ph = handlers[1];
+    *th = handlers[2];
+
+    *handler_mem_ptr = (void *)handler_mem;
+}
diff --git a/hw/deps/apb/src/apb_intf.sv b/hw/deps/apb/src/apb_intf.sv
new file mode 100644
index 0000000..70a659c
--- /dev/null
+++ b/hw/deps/apb/src/apb_intf.sv
@@ -0,0 +1,55 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Fabian Schuiki <zarubaf@iis.ee.ethz.ch>
+//
+// This file defines the interfaces we support.
+
+interface APB_BUS #(
+    parameter int unsigned APB_ADDR_WIDTH = 32,
+    parameter int unsigned APB_DATA_WIDTH = 32
+);
+
+    logic [APB_ADDR_WIDTH-1:0] paddr;
+    logic [APB_DATA_WIDTH-1:0] pwdata;
+    logic                      pwrite;
+    logic                      psel;
+    logic                      penable;
+    logic [APB_DATA_WIDTH-1:0] prdata;
+    logic                      pready;
+    logic                      pslverr;
+
+
+    // Master Side
+    modport Master (
+        output paddr,  pwdata,  pwrite, psel,  penable,
+        input  prdata,          pready,        pslverr
+    );
+
+    // Slave Side
+    modport Slave (
+        input   paddr,  pwdata,  pwrite, psel,  penable,
+        output  prdata,          pready,        pslverr
+    );
+
+    /// The interface as an output (issuing requests, initiator, master).
+    modport out (
+        output paddr,  pwdata,  pwrite, psel,  penable,
+        input  prdata,          pready,        pslverr
+    );
+
+    /// The interface as an input (accepting requests, target, slave)
+    modport in (
+        input   paddr,  pwdata,  pwrite, psel,  penable,
+        output  prdata,          pready,        pslverr
+    );
+
+
+endinterface
diff --git a/hw/deps/axi/src/axi_atop_filter.sv b/hw/deps/axi/src/axi_atop_filter.sv
new file mode 100644
index 0000000..9b82f8b
--- /dev/null
+++ b/hw/deps/axi/src/axi_atop_filter.sv
@@ -0,0 +1,427 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author:
+// Andreas Kurth  <akurth@iis.ee.ethz.ch>
+
+// AXI ATOP Filter: This module filters atomic operations (ATOPs), i.e., write transactions that
+// have a non-zero `aw_atop` value, from its `slv` to its `mst` port. This module guarantees that:
+//
+// 1) `aw_atop` is always zero on the `mst` port;
+//
+// 2) write transactions with non-zero `aw_atop` on the `slv` port are handled in conformance with
+//    the AXI standard by replying to such write transactions with the proper B and R responses. The
+//    response code on atomic operations that reach this module is always SLVERR
+//    (implementation-specific, not defined in the AXI standard).
+//
+// This module is intended to be placed between masters that may issue ATOPs and slaves that do not
+// support ATOPs. That way, this module ensures that the AXI protocol remains in a defined state on
+// systems with mixed ATOP capabilities.
+//
+// Interface note:
+// The AXI standard specifies that there may be no ordering requirements between different atomic
+// bursts (i.e., a burst started by an AW with ATOP other than 0) and none between atomic bursts and
+// non-atomic bursts [E2.1.4]. That is, an atomic burst may never have the same ID as any other
+// write or read burst that is ongoing at the same time.
+
+module axi_atop_filter #(
+  parameter int unsigned AxiIdWidth = 0,  // Synopsys DC requires a default value for parameters.
+  // Maximum number of AXI write bursts outstanding at the same time
+  parameter int unsigned AxiMaxWriteTxns = 0,
+  // AXI request & response type
+  parameter type req_t  = logic,
+  parameter type resp_t = logic
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  // slave port
+  input  req_t  slv_req_i,
+  output resp_t slv_resp_o,
+  // master port
+  output req_t  mst_req_o,
+  input  resp_t mst_resp_i
+);
+
+  // Minimum counter width is 2 to detect underflows.
+  localparam int unsigned COUNTER_WIDTH = (AxiMaxWriteTxns == 1) ? 2 : $clog2(AxiMaxWriteTxns+1);
+  typedef struct packed {
+    logic                     underflow;
+    logic [COUNTER_WIDTH-1:0] cnt;
+  } cnt_t;
+  cnt_t   w_cnt_d, w_cnt_q;
+
+  typedef enum logic [2:0] {
+    W_FEEDTHROUGH, BLOCK_AW, ABSORB_W, HOLD_B, INJECT_B, WAIT_R
+  } w_state_e;
+  w_state_e   w_state_d, w_state_q;
+
+  typedef enum logic [1:0] { R_FEEDTHROUGH, INJECT_R, R_HOLD } r_state_e;
+  r_state_e   r_state_d, r_state_q;
+
+  typedef logic [AxiIdWidth-1:0] id_t;
+  id_t  id_d, id_q;
+
+  typedef logic [7:0] len_t;
+  len_t   r_beats_d,  r_beats_q;
+
+  typedef struct packed {
+    len_t len;
+  } r_resp_cmd_t;
+  r_resp_cmd_t  r_resp_cmd_push, r_resp_cmd_pop;
+
+  logic aw_without_complete_w_downstream,
+        complete_w_without_aw_downstream,
+        r_resp_cmd_push_valid,  r_resp_cmd_push_ready,
+        r_resp_cmd_pop_valid,   r_resp_cmd_pop_ready;
+
+  // An AW without a complete W burst is in-flight downstream if the W counter is > 0 and not
+  // underflowed.
+  assign aw_without_complete_w_downstream = !w_cnt_q.underflow && (w_cnt_q.cnt > 0);
+  // A complete W burst without AW is in-flight downstream if the W counter is -1.
+  assign complete_w_without_aw_downstream = w_cnt_q.underflow && &(w_cnt_q.cnt);
+
+  // Manage AW, W, and B channels.
+  always_comb begin
+    // Defaults:
+    // Disable AW and W handshakes.
+    mst_req_o.aw_valid  = 1'b0;
+    slv_resp_o.aw_ready = 1'b0;
+    mst_req_o.w_valid   = 1'b0;
+    slv_resp_o.w_ready  = 1'b0;
+    // Feed write responses through.
+    mst_req_o.b_ready   = slv_req_i.b_ready;
+    slv_resp_o.b_valid  = mst_resp_i.b_valid;
+    slv_resp_o.b        = mst_resp_i.b;
+    // Keep ID stored for B and R response.
+    id_d = id_q;
+    // Do not push R response commands.
+    r_resp_cmd_push_valid = 1'b0;
+    // Keep the current state.
+    w_state_d = w_state_q;
+
+    unique case (w_state_q)
+      W_FEEDTHROUGH: begin
+        // Feed AW channel through if the maximum number of outstanding bursts is not reached.
+        if (complete_w_without_aw_downstream || (w_cnt_q.cnt < AxiMaxWriteTxns)) begin
+          mst_req_o.aw_valid  = slv_req_i.aw_valid;
+          slv_resp_o.aw_ready = mst_resp_i.aw_ready;
+        end
+        // Feed W channel through if ..
+        if (aw_without_complete_w_downstream // .. downstream is missing W bursts ..
+            // .. or a new non-ATOP AW is being applied and there is not already a complete W burst
+            // downstream (to prevent underflows of w_cnt).
+            || ((slv_req_i.aw_valid && slv_req_i.aw.atop[5:4] == axi_pkg::ATOP_NONE)
+                && !complete_w_without_aw_downstream)
+        ) begin
+          mst_req_o.w_valid  = slv_req_i.w_valid;
+          slv_resp_o.w_ready = mst_resp_i.w_ready;
+        end
+        // Filter out AWs that are atomic operations.
+        if (slv_req_i.aw_valid && slv_req_i.aw.atop[5:4] != axi_pkg::ATOP_NONE) begin
+          mst_req_o.aw_valid  = 1'b0; // Do not let AW pass to master port.
+          slv_resp_o.aw_ready = 1'b1; // Absorb AW on slave port.
+          id_d = slv_req_i.aw.id; // Store ID for B response.
+          // All atomic operations except atomic stores require a response on the R channel.
+          if (slv_req_i.aw.atop[5:4] != axi_pkg::ATOP_ATOMICSTORE) begin
+            // Push R response command.  We do not have to wait for the ready of the register
+            // because we know it is ready: we are its only master and will wait for the register to
+            // be emptied before going back to the `W_FEEDTHROUGH` state.
+            r_resp_cmd_push_valid = 1'b1;
+          end
+          // If downstream is missing W beats, block the AW channel and let the W bursts complete.
+          if (aw_without_complete_w_downstream) begin
+            w_state_d = BLOCK_AW;
+          // If downstream is not missing W beats, absorb the W beats for this atomic AW.
+          end else begin
+            mst_req_o.w_valid  = 1'b0; // Do not let W beats pass to master port.
+            slv_resp_o.w_ready = 1'b1; // Absorb W beats on slave port.
+            if (slv_req_i.w_valid && slv_req_i.w.last) begin
+              // If the W beat is valid and the last, proceed by injecting the B response.
+              // However, if there is a non-handshaked B on our response port, we must let that
+              // complete first.
+              if (slv_resp_o.b_valid && !slv_req_i.b_ready) begin
+                w_state_d = HOLD_B;
+              end else begin
+                w_state_d = INJECT_B;
+              end
+            end else begin
+              // Otherwise continue with absorbing W beats.
+              w_state_d = ABSORB_W;
+            end
+          end
+        end
+      end
+
+      BLOCK_AW: begin
+        // Feed W channel through to let outstanding bursts complete.
+        if (aw_without_complete_w_downstream) begin
+          mst_req_o.w_valid  = slv_req_i.w_valid;
+          slv_resp_o.w_ready = mst_resp_i.w_ready;
+        end else begin
+          // If there are no more outstanding W bursts, start absorbing the next W burst.
+          slv_resp_o.w_ready = 1'b1;
+          if (slv_req_i.w_valid && slv_req_i.w.last) begin
+            // If the W beat is valid and the last, proceed by injecting the B response.
+            if (slv_resp_o.b_valid && !slv_req_i.b_ready) begin
+              w_state_d = HOLD_B;
+            end else begin
+              w_state_d = INJECT_B;
+            end
+          end else begin
+            // Otherwise continue with absorbing W beats.
+            w_state_d = ABSORB_W;
+          end
+        end
+      end
+
+      ABSORB_W: begin
+        // Absorb all W beats of the current burst.
+        slv_resp_o.w_ready = 1'b1;
+        if (slv_req_i.w_valid && slv_req_i.w.last) begin
+          if (slv_resp_o.b_valid && !slv_req_i.b_ready) begin
+            w_state_d = HOLD_B;
+          end else begin
+            w_state_d = INJECT_B;
+          end
+        end
+      end
+
+      HOLD_B: begin
+        // Proceed with injection of B response upon handshake.
+        if (slv_resp_o.b_valid && slv_req_i.b_ready) begin
+          w_state_d = INJECT_B;
+        end
+      end
+
+      INJECT_B: begin
+        // Pause forwarding of B response.
+        mst_req_o.b_ready = 1'b0;
+        // Inject error response instead.  Since the B channel has an ID and the atomic burst we are
+        // replying to is guaranteed to be the only burst with this ID in flight, we do not have to
+        // observe any ordering and can immediately inject on the B channel.
+        slv_resp_o.b = '0;
+        slv_resp_o.b.id = id_q;
+        slv_resp_o.b.resp = axi_pkg::RESP_SLVERR;
+        slv_resp_o.b_valid = 1'b1;
+        if (slv_req_i.b_ready) begin
+          // If not all beats of the R response have been injected, wait for them. Otherwise, return
+          // to `W_FEEDTHROUGH`.
+          if (r_resp_cmd_pop_valid && !r_resp_cmd_pop_ready) begin
+            w_state_d = WAIT_R;
+          end else begin
+            w_state_d = W_FEEDTHROUGH;
+          end
+        end
+      end
+
+      WAIT_R: begin
+        // Wait with returning to `W_FEEDTHROUGH` until all beats of the R response have been
+        // injected.
+        if (!r_resp_cmd_pop_valid) begin
+          w_state_d = W_FEEDTHROUGH;
+        end
+      end
+
+      default: w_state_d = W_FEEDTHROUGH;
+    endcase
+  end
+  // Connect signals on AW and W channel that are not managed by the control FSM from slave port to
+  // master port.
+  // Feed-through of the AW and W vectors, make sure that downstream aw.atop is always zero
+  always_comb begin
+    // overwrite the atop signal
+    mst_req_o.aw      = slv_req_i.aw;
+    mst_req_o.aw.atop = '0;
+  end
+  assign mst_req_o.w = slv_req_i.w;
+
+  // Manage R channel.
+  always_comb begin
+    // Defaults:
+    // Feed read responses through.
+    slv_resp_o.r       = mst_resp_i.r;
+    slv_resp_o.r_valid = mst_resp_i.r_valid;
+    mst_req_o.r_ready  = slv_req_i.r_ready;
+    // Do not pop R response command.
+    r_resp_cmd_pop_ready = 1'b0;
+    // Keep the current value of the beats counter.
+    r_beats_d = r_beats_q;
+    // Keep the current state.
+    r_state_d = r_state_q;
+
+    unique case (r_state_q)
+      R_FEEDTHROUGH: begin
+        if (mst_resp_i.r_valid && !slv_req_i.r_ready) begin
+          r_state_d = R_HOLD;
+        end else if (r_resp_cmd_pop_valid) begin
+          // Upon a command to inject an R response, immediately proceed with doing so because there
+          // are no ordering requirements with other bursts that may be ongoing on the R channel at
+          // this moment.
+          r_beats_d = r_resp_cmd_pop.len;
+          r_state_d = INJECT_R;
+        end
+      end
+
+      INJECT_R: begin
+        mst_req_o.r_ready  = 1'b0;
+        slv_resp_o.r       = '0;
+        slv_resp_o.r.id    = id_q;
+        slv_resp_o.r.resp  = axi_pkg::RESP_SLVERR;
+        slv_resp_o.r.last  = (r_beats_q == '0);
+        slv_resp_o.r_valid = 1'b1;
+        if (slv_req_i.r_ready) begin
+          if (slv_resp_o.r.last) begin
+            r_resp_cmd_pop_ready = 1'b1;
+            r_state_d = R_FEEDTHROUGH;
+          end else begin
+            r_beats_d -= 1;
+          end
+        end
+      end
+
+      R_HOLD: begin
+        if (mst_resp_i.r_valid && slv_req_i.r_ready) begin
+          r_state_d = R_FEEDTHROUGH;
+        end
+      end
+
+      default: r_state_d = R_FEEDTHROUGH;
+    endcase
+  end
+  // Feed all signals on AR through.
+  assign mst_req_o.ar        = slv_req_i.ar;
+  assign mst_req_o.ar_valid  = slv_req_i.ar_valid;
+  assign slv_resp_o.ar_ready = mst_resp_i.ar_ready;
+
+  // Keep track of outstanding downstream write bursts and responses.
+  always_comb begin
+    w_cnt_d = w_cnt_q;
+    if (mst_req_o.aw_valid && mst_resp_i.aw_ready) begin
+      w_cnt_d.cnt += 1;
+    end
+    if (mst_req_o.w_valid && mst_resp_i.w_ready && mst_req_o.w.last) begin
+      w_cnt_d.cnt -= 1;
+    end
+    if (w_cnt_q.underflow && (w_cnt_d.cnt == '0)) begin
+      w_cnt_d.underflow = 1'b0;
+    end else if (w_cnt_q.cnt == '0 && &(w_cnt_d.cnt)) begin
+      w_cnt_d.underflow = 1'b1;
+    end
+  end
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      id_q <= '0;
+      r_beats_q <= '0;
+      r_state_q <= R_FEEDTHROUGH;
+      w_cnt_q <= '{default: '0};
+      w_state_q <= W_FEEDTHROUGH;
+    end else begin
+      id_q <= id_d;
+      r_beats_q <= r_beats_d;
+      r_state_q <= r_state_d;
+      w_cnt_q <= w_cnt_d;
+      w_state_q <= w_state_d;
+    end
+  end
+
+  stream_register #(
+    .T(r_resp_cmd_t)
+  ) r_resp_cmd (
+    .clk_i      (clk_i),
+    .rst_ni     (rst_ni),
+    .clr_i      (1'b0),
+    .testmode_i (1'b0),
+    .valid_i    (r_resp_cmd_push_valid),
+    .ready_o    (r_resp_cmd_push_ready),
+    .data_i     (r_resp_cmd_push),
+    .valid_o    (r_resp_cmd_pop_valid),
+    .ready_i    (r_resp_cmd_pop_ready),
+    .data_o     (r_resp_cmd_pop)
+  );
+  assign r_resp_cmd_push.len = slv_req_i.aw.len;
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AxiIdWidth >= 1) else $fatal(1, "AXI ID width must be at least 1!");
+    assert (AxiMaxWriteTxns >= 1)
+      else $fatal(1, "Maximum number of outstanding write transactions must be at least 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+// interface wrapper
+module axi_atop_filter_intf #(
+  parameter int unsigned AXI_ID_WIDTH   = 0, // Synopsys DC requires a default value for parameters.
+  parameter int unsigned AXI_ADDR_WIDTH = 0,
+  parameter int unsigned AXI_DATA_WIDTH = 0,
+  parameter int unsigned AXI_USER_WIDTH = 0,
+  // Maximum number of AXI write bursts outstanding at the same time
+  parameter int unsigned AXI_MAX_WRITE_TXNS = 0
+) (
+  input  logic    clk_i,
+  input  logic    rst_ni,
+  AXI_BUS.Slave   slv,
+  AXI_BUS.Master  mst
+);
+
+  typedef logic [AXI_ID_WIDTH-1:0]     id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0]   data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0]   user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+
+  req_t  slv_req,  mst_req;
+  resp_t slv_resp, mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_atop_filter #(
+    .AxiIdWidth      ( AXI_ID_WIDTH       ),
+  // Maximum number of AXI write bursts outstanding at the same time
+    .AxiMaxWriteTxns ( AXI_MAX_WRITE_TXNS ),
+  // AXI request & response type
+    .req_t           ( req_t              ),
+    .resp_t          ( resp_t             )
+  ) i_axi_atop_filter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AXI_ADDR_WIDTH >= 1) else $fatal(1, "AXI ADDR width must be at least 1!");
+    assert (AXI_DATA_WIDTH >= 1) else $fatal(1, "AXI DATA width must be at least 1!");
+    assert (AXI_USER_WIDTH >= 1) else $fatal(1, "AXI USER width must be at least 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/axi/src/axi_buf.sv b/hw/deps/axi/src/axi_buf.sv
new file mode 100644
index 0000000..9a56d78
--- /dev/null
+++ b/hw/deps/axi/src/axi_buf.sv
@@ -0,0 +1,247 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+module axi_buf #(
+  parameter int unsigned  AwDepth       = 32'd0,
+  parameter bit           AwFallthrough = 1'b1,
+  parameter int unsigned  WDepth        = 32'd0,
+  parameter bit           WFallthrough  = 1'b1,
+  parameter int unsigned  BDepth        = 32'd0,
+  parameter bit           BFallthrough  = 1'b1,
+  parameter int unsigned  ArDepth       = 32'd0,
+  parameter bit           ArFallthrough = 1'b1,
+  parameter int unsigned  RDepth        = 32'd0,
+  parameter bit           RFallthrough  = 1'b1,
+  parameter type          req_t         = logic,
+  parameter type          resp_t        = logic,
+  parameter int unsigned  AddrWidth     = 32'd0,
+  parameter int unsigned  DataWidth     = 32'd0,
+  parameter int unsigned  IdWidth       = 32'd0,
+  parameter int unsigned  UserWidth     = 32'd0
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  input  req_t  slv_req_i,
+  output resp_t slv_resp_o,
+
+  output req_t  mst_req_o,
+  input  resp_t mst_resp_i
+);
+
+  typedef logic [AddrWidth-1:0]   addr_t;
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+
+  if (AwDepth == 0) begin : gen_no_aw_fifo
+    assign mst_req_o.aw         = slv_req_i.aw;
+    assign mst_req_o.aw_valid   = slv_req_i.aw_valid;
+    assign slv_resp_o.aw_ready  = mst_resp_i.aw_ready;
+  end else begin
+    stream_fifo #(
+      .FALL_THROUGH (AwFallthrough),
+      .DATA_WIDTH   ($bits(aw_chan_t)),
+      .DEPTH        (AwDepth)
+    ) i_aw_fifo (
+      .clk_i,
+      .rst_ni,
+      .flush_i    (1'b0),
+      .testmode_i (1'b0),
+      .usage_o    (/* unused */),
+      .data_i     (slv_req_i.aw),
+      .valid_i    (slv_req_i.aw_valid),
+      .ready_o    (slv_resp_o.aw_ready),
+      .data_o     (mst_req_o.aw),
+      .valid_o    (mst_req_o.aw_valid),
+      .ready_i    (mst_resp_i.aw_ready)
+    );
+  end
+
+  if (WDepth == 0) begin : gen_no_w_fifo
+    assign mst_req_o.w        = slv_req_i.w;
+    assign mst_req_o.w_valid  = slv_req_i.w_valid;
+    assign slv_resp_o.w_ready = mst_resp_i.w_ready;
+  end else begin
+    stream_fifo #(
+      .FALL_THROUGH (WFallthrough),
+      .DATA_WIDTH   ($bits(w_chan_t)),
+      .DEPTH        (WDepth)
+    ) i_w_fifo (
+      .clk_i,
+      .rst_ni,
+      .flush_i    (1'b0),
+      .testmode_i (1'b0),
+      .usage_o    (/* unused */),
+      .data_i     (slv_req_i.w),
+      .valid_i    (slv_req_i.w_valid),
+      .ready_o    (slv_resp_o.w_ready),
+      .data_o     (mst_req_o.w),
+      .valid_o    (mst_req_o.w_valid),
+      .ready_i    (mst_resp_i.w_ready)
+    );
+  end
+
+  if (BDepth == 0) begin : gen_no_b_fifo
+    assign slv_resp_o.b       = mst_resp_i.b;
+    assign slv_resp_o.b_valid = mst_resp_i.b_valid;
+    assign mst_req_o.b_ready  = slv_req_i.b_ready;
+  end else begin
+    stream_fifo #(
+      .FALL_THROUGH (BFallthrough),
+      .DATA_WIDTH   ($bits(b_chan_t)),
+      .DEPTH        (BDepth)
+    ) i_b_fifo (
+      .clk_i,
+      .rst_ni,
+      .flush_i    (1'b0),
+      .testmode_i (1'b0),
+      .usage_o    (/* unused */),
+      .data_i     (mst_resp_i.b),
+      .valid_i    (mst_resp_i.b_valid),
+      .ready_o    (mst_req_o.b_ready),
+      .data_o     (slv_resp_o.b),
+      .valid_o    (slv_resp_o.b_valid),
+      .ready_i    (slv_req_i.b_ready)
+    );
+  end
+
+  if (ArDepth == 0) begin : gen_no_ar_fifo
+    assign mst_req_o.ar         = slv_req_i.ar;
+    assign mst_req_o.ar_valid   = slv_req_i.ar_valid;
+    assign slv_resp_o.ar_ready  = mst_resp_i.ar_ready;
+  end else begin
+    stream_fifo #(
+      .FALL_THROUGH (ArFallthrough),
+      .DATA_WIDTH   ($bits(ar_chan_t)),
+      .DEPTH        (ArDepth)
+    ) i_ar_fifo (
+      .clk_i,
+      .rst_ni,
+      .flush_i    (1'b0),
+      .testmode_i (1'b0),
+      .usage_o    (/* unused */),
+      .data_i     (slv_req_i.ar),
+      .valid_i    (slv_req_i.ar_valid),
+      .ready_o    (slv_resp_o.ar_ready),
+      .data_o     (mst_req_o.ar),
+      .valid_o    (mst_req_o.ar_valid),
+      .ready_i    (mst_resp_i.ar_ready)
+    );
+  end
+
+  if (RDepth == 0) begin : gen_no_r_fifo
+    assign slv_resp_o.r       = mst_resp_i.r;
+    assign slv_resp_o.r_valid = mst_resp_i.r_valid;
+    assign mst_req_o.r_ready  = slv_req_i.r_ready;
+  end else begin
+    stream_fifo #(
+      .FALL_THROUGH (RFallthrough),
+      .DATA_WIDTH   ($bits(r_chan_t)),
+      .DEPTH        (RDepth)
+    ) i_r_fifo (
+      .clk_i,
+      .rst_ni,
+      .flush_i    (1'b0),
+      .testmode_i (1'b0),
+      .usage_o    (/* unused */),
+      .data_i     (mst_resp_i.r),
+      .valid_i    (mst_resp_i.r_valid),
+      .ready_o    (mst_req_o.r_ready),
+      .data_o     (slv_resp_o.r),
+      .valid_o    (slv_resp_o.r_valid),
+      .ready_i    (slv_req_i.r_ready)
+    );
+  end
+
+endmodule
+
+`include "axi/assign.svh"
+
+module axi_buf_intf #(
+  parameter int unsigned  AW_DEPTH        = 32'd0,
+  parameter bit           AW_FALLTHROUGH  = 1'b1,
+  parameter int unsigned  W_DEPTH         = 32'd0,
+  parameter bit           W_FALLTHROUGH   = 1'b1,
+  parameter int unsigned  B_DEPTH         = 32'd0,
+  parameter bit           B_FALLTHROUGH   = 1'b1,
+  parameter int unsigned  AR_DEPTH        = 32'd0,
+  parameter bit           AR_FALLTHROUGH  = 1'b1,
+  parameter int unsigned  R_DEPTH         = 32'd0,
+  parameter bit           R_FALLTHROUGH   = 1'b1,
+  parameter int unsigned  ADDR_WIDTH      = 32'd0,
+  parameter int unsigned  DATA_WIDTH      = 32'd0,
+  parameter int unsigned  ID_WIDTH        = 32'd0,
+  parameter int unsigned  USER_WIDTH      = 32'd0
+) (
+  input  logic    clk_i,
+  input  logic    rst_ni,
+  AXI_BUS.Slave   slv,
+  AXI_BUS.Master  mst
+);
+
+  typedef logic [ID_WIDTH-1:0]     id_t;
+  typedef logic [ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [DATA_WIDTH-1:0]   data_t;
+  typedef logic [DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [USER_WIDTH-1:0]   user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+
+  req_t  slv_req,  mst_req;
+  resp_t slv_resp, mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_buf #(
+    .AwDepth       (AW_DEPTH),
+    .AwFallthrough (AW_FALLTHROUGH),
+    .WDepth        (W_DEPTH),
+    .WFallthrough  (W_FALLTHROUGH),
+    .BDepth        (B_DEPTH),
+    .BFallthrough  (B_FALLTHROUGH),
+    .ArDepth       (AR_DEPTH),
+    .ArFallthrough (AR_FALLTHROUGH),
+    .RDepth        (R_DEPTH),
+    .RFallthrough  (R_FALLTHROUGH),
+    .req_t         (req_t),
+    .resp_t        (resp_t),
+    .AddrWidth     (ADDR_WIDTH),
+    .DataWidth     (DATA_WIDTH),
+    .IdWidth       (ID_WIDTH),
+    .UserWidth     (USER_WIDTH)
+  ) i_axi_buf (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (slv_req),
+    .slv_resp_o (slv_resp),
+    .mst_req_o  (mst_req),
+    .mst_resp_i (mst_resp)
+  );
+
+endmodule
diff --git a/hw/deps/axi/src/axi_cut.sv b/hw/deps/axi/src/axi_cut.sv
new file mode 100644
index 0000000..45bfa96
--- /dev/null
+++ b/hw/deps/axi/src/axi_cut.sv
@@ -0,0 +1,263 @@
+// Copyright (c) 2014-2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Fabian Schuiki <fschuiki@iis.ee.ethz.ch>
+// Andreas Kurth  <akurth@iis.ee.ethz.ch>
+
+/// An AXI4 cut.
+///
+/// Breaks all combinatorial paths between its input and output.
+module axi_cut #(
+  // bypass enable
+  parameter bit  Bypass    = 1'b0,
+  // AXI channel structs
+  parameter type aw_chan_t = logic,
+  parameter type  w_chan_t = logic,
+  parameter type  b_chan_t = logic,
+  parameter type ar_chan_t = logic,
+  parameter type  r_chan_t = logic,
+  // AXI request & response structs
+  parameter type     req_t = logic,
+  parameter type    resp_t = logic
+) (
+  input logic   clk_i,
+  input logic   rst_ni,
+  // salve port
+  input  req_t  slv_req_i,
+  output resp_t slv_resp_o,
+  // master port
+  output req_t  mst_req_o,
+  input  resp_t mst_resp_i
+);
+
+  // a spill register for each channel
+  spill_register #(
+    .T       ( aw_chan_t ),
+    .Bypass  ( Bypass    )
+  ) i_reg_aw (
+    .clk_i   ( clk_i               ),
+    .rst_ni  ( rst_ni              ),
+    .valid_i ( slv_req_i.aw_valid  ),
+    .ready_o ( slv_resp_o.aw_ready ),
+    .data_i  ( slv_req_i.aw        ),
+    .valid_o ( mst_req_o.aw_valid  ),
+    .ready_i ( mst_resp_i.aw_ready ),
+    .data_o  ( mst_req_o.aw        )
+  );
+
+  spill_register #(
+    .T       ( w_chan_t ),
+    .Bypass  ( Bypass   )
+  ) i_reg_w  (
+    .clk_i   ( clk_i              ),
+    .rst_ni  ( rst_ni             ),
+    .valid_i ( slv_req_i.w_valid  ),
+    .ready_o ( slv_resp_o.w_ready ),
+    .data_i  ( slv_req_i.w        ),
+    .valid_o ( mst_req_o.w_valid  ),
+    .ready_i ( mst_resp_i.w_ready ),
+    .data_o  ( mst_req_o.w        )
+  );
+
+  spill_register #(
+    .T       ( b_chan_t ),
+    .Bypass  ( Bypass   )
+  ) i_reg_b  (
+    .clk_i   ( clk_i              ),
+    .rst_ni  ( rst_ni             ),
+    .valid_i ( mst_resp_i.b_valid ),
+    .ready_o ( mst_req_o.b_ready  ),
+    .data_i  ( mst_resp_i.b       ),
+    .valid_o ( slv_resp_o.b_valid ),
+    .ready_i ( slv_req_i.b_ready  ),
+    .data_o  ( slv_resp_o.b       )
+  );
+
+  spill_register #(
+    .T       ( ar_chan_t ),
+    .Bypass  ( Bypass    )
+  ) i_reg_ar (
+    .clk_i   ( clk_i               ),
+    .rst_ni  ( rst_ni              ),
+    .valid_i ( slv_req_i.ar_valid  ),
+    .ready_o ( slv_resp_o.ar_ready ),
+    .data_i  ( slv_req_i.ar        ),
+    .valid_o ( mst_req_o.ar_valid  ),
+    .ready_i ( mst_resp_i.ar_ready ),
+    .data_o  ( mst_req_o.ar        )
+  );
+
+  spill_register #(
+    .T       ( r_chan_t ),
+    .Bypass  ( Bypass   )
+  ) i_reg_r  (
+    .clk_i   ( clk_i              ),
+    .rst_ni  ( rst_ni             ),
+    .valid_i ( mst_resp_i.r_valid ),
+    .ready_o ( mst_req_o.r_ready  ),
+    .data_i  ( mst_resp_i.r       ),
+    .valid_o ( slv_resp_o.r_valid ),
+    .ready_i ( slv_req_i.r_ready  ),
+    .data_o  ( slv_resp_o.r       )
+  );
+endmodule
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+// interface wrapper
+module axi_cut_intf #(
+  // Bypass eneable
+  parameter bit          BYPASS     = 1'b0,
+  // The address width.
+  parameter int unsigned ADDR_WIDTH = 0,
+  // The data width.
+  parameter int unsigned DATA_WIDTH = 0,
+  // The ID width.
+  parameter int unsigned ID_WIDTH   = 0,
+  // The user data width.
+  parameter int unsigned USER_WIDTH = 0
+) (
+  input logic     clk_i  ,
+  input logic     rst_ni ,
+  AXI_BUS.Slave   in     ,
+  AXI_BUS.Master  out
+);
+
+  typedef logic [ID_WIDTH-1:0]     id_t;
+  typedef logic [ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [DATA_WIDTH-1:0]   data_t;
+  typedef logic [DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [USER_WIDTH-1:0]   user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+
+  req_t  slv_req,  mst_req;
+  resp_t slv_resp, mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, in)
+  `AXI_ASSIGN_FROM_RESP(in, slv_resp)
+
+  `AXI_ASSIGN_FROM_REQ(out, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, out)
+
+  axi_cut #(
+    .Bypass    (    BYPASS ),
+    .aw_chan_t ( aw_chan_t ),
+    .w_chan_t  (  w_chan_t ),
+    .b_chan_t  (  b_chan_t ),
+    .ar_chan_t ( ar_chan_t ),
+    .r_chan_t  (  r_chan_t ),
+    .req_t     (     req_t ),
+    .resp_t    (    resp_t )
+  ) i_axi_cut (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+
+  // Check the invariants.
+  // pragma translate_off
+  `ifndef VERILATOR
+  initial begin
+    assert (ADDR_WIDTH > 0) else $fatal(1, "Wrong addr width parameter");
+    assert (DATA_WIDTH > 0) else $fatal(1, "Wrong data width parameter");
+    assert (ID_WIDTH   > 0) else $fatal(1, "Wrong id   width parameter");
+    assert (USER_WIDTH > 0) else $fatal(1, "Wrong user width parameter");
+    assert (in.AXI_ADDR_WIDTH  == ADDR_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (in.AXI_DATA_WIDTH  == DATA_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (in.AXI_ID_WIDTH    == ID_WIDTH)   else $fatal(1, "Wrong interface definition");
+    assert (in.AXI_USER_WIDTH  == USER_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_ADDR_WIDTH == ADDR_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_DATA_WIDTH == DATA_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_ID_WIDTH   == ID_WIDTH)   else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_USER_WIDTH == USER_WIDTH) else $fatal(1, "Wrong interface definition");
+  end
+  `endif
+  // pragma translate_on
+endmodule
+
+module axi_lite_cut_intf #(
+  // bypass enable
+  parameter bit          BYPASS     = 1'b0,
+  /// The address width.
+  parameter int unsigned ADDR_WIDTH = 0,
+  /// The data width.
+  parameter int unsigned DATA_WIDTH = 0
+) (
+  input logic     clk_i  ,
+  input logic     rst_ni ,
+  AXI_LITE.Slave  in     ,
+  AXI_LITE.Master out
+);
+
+  typedef logic [ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [DATA_WIDTH-1:0]   data_t;
+  typedef logic [DATA_WIDTH/8-1:0] strb_t;
+
+  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)
+  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)
+  `AXI_LITE_TYPEDEF_B_CHAN_T(b_chan_t)
+  `AXI_LITE_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t)
+  `AXI_LITE_TYPEDEF_R_CHAN_T(r_chan_t, data_t)
+  `AXI_LITE_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_LITE_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+
+  req_t   slv_req,  mst_req;
+  resp_t  slv_resp, mst_resp;
+
+  `AXI_LITE_ASSIGN_TO_REQ(slv_req, in)
+  `AXI_LITE_ASSIGN_FROM_RESP(in, slv_resp)
+
+  `AXI_LITE_ASSIGN_FROM_REQ(out, mst_req)
+  `AXI_LITE_ASSIGN_TO_RESP(mst_resp, out)
+
+  axi_cut #(
+    .Bypass    (    BYPASS ),
+    .aw_chan_t ( aw_chan_t ),
+    .w_chan_t  (  w_chan_t ),
+    .b_chan_t  (  b_chan_t ),
+    .ar_chan_t ( ar_chan_t ),
+    .r_chan_t  (  r_chan_t ),
+    .req_t     (     req_t ),
+    .resp_t    (    resp_t )
+  ) i_axi_cut (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+
+  // Check the invariants.
+  // pragma translate_off
+  `ifndef VERILATOR
+  initial begin
+    assert (ADDR_WIDTH > 0) else $fatal(1, "Wrong addr width parameter");
+    assert (DATA_WIDTH > 0) else $fatal(1, "Wrong data width parameter");
+    assert (in.AXI_ADDR_WIDTH == ADDR_WIDTH)  else $fatal(1, "Wrong interface definition");
+    assert (in.AXI_DATA_WIDTH == DATA_WIDTH)  else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_ADDR_WIDTH == ADDR_WIDTH) else $fatal(1, "Wrong interface definition");
+    assert (out.AXI_DATA_WIDTH == DATA_WIDTH) else $fatal(1, "Wrong interface definition");
+  end
+  `endif
+  // pragma translate_on
+endmodule
diff --git a/hw/deps/axi/src/axi_demux.sv b/hw/deps/axi/src/axi_demux.sv
new file mode 100644
index 0000000..3cc3120
--- /dev/null
+++ b/hw/deps/axi/src/axi_demux.sv
@@ -0,0 +1,741 @@
+// Copyright (c) 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+`include "common_cells/registers.svh"
+
+
+
+// axi_demux: Demultiplex an AXI bus from one slave port to multiple master ports.
+// See `doc/axi_demux.md` for the documentation, including the definition of parameters and ports.
+module axi_demux #(
+  parameter int unsigned AxiIdWidth     = 32'd0,
+  parameter type         aw_chan_t      = logic,
+  parameter type         w_chan_t       = logic,
+  parameter type         b_chan_t       = logic,
+  parameter type         ar_chan_t      = logic,
+  parameter type         r_chan_t       = logic,
+  parameter type         req_t          = logic,
+  parameter type         resp_t         = logic,
+  parameter int unsigned NoMstPorts     = 32'd0,
+  parameter int unsigned MaxTrans       = 32'd8,
+  parameter int unsigned AxiLookBits    = 32'd3,
+  parameter bit          FallThrough    = 1'b0,
+  parameter bit          SpillAw        = 1'b1,
+  parameter bit          SpillW         = 1'b0,
+  parameter bit          SpillB         = 1'b0,
+  parameter bit          SpillAr        = 1'b1,
+  parameter bit          SpillR         = 1'b0,
+  // Dependent parameters, DO NOT OVERRIDE!
+  parameter int unsigned SelectWidth    = (NoMstPorts > 32'd1) ? $clog2(NoMstPorts) : 32'd1,
+  parameter type         select_t       = logic [SelectWidth-1:0]
+) (
+  input  logic                     clk_i,
+  input  logic                     rst_ni,
+  input  logic                     test_i,
+  // Slave Port
+  input  req_t                     slv_req_i,
+  input  select_t                  slv_aw_select_i,
+  input  select_t                  slv_ar_select_i,
+  output resp_t                    slv_resp_o,
+  // Master Ports
+  /* verilator lint_off UNOPTFLAT */
+  output req_t    [NoMstPorts-1:0] mst_reqs_o,
+  /* verilator lint_on UNOPTFLAT */
+  input  resp_t   [NoMstPorts-1:0] mst_resps_i
+);
+
+  localparam int unsigned IdCounterWidth = MaxTrans > 1 ? $clog2(MaxTrans) : 1;
+
+  //--------------------------------------
+  // Typedefs for the FIFOs / Queues
+  //--------------------------------------
+  typedef logic [AxiIdWidth-1:0] axi_id_t;
+  typedef struct packed {
+    aw_chan_t aw_chan;
+    select_t  aw_select;
+  } aw_chan_select_t;
+  typedef struct packed {
+    ar_chan_t ar_chan;
+    select_t  ar_select;
+  } ar_chan_select_t;
+
+  // pass through if only one master port
+  if (NoMstPorts == 32'h1) begin : gen_no_demux
+    assign mst_reqs_o[0] = slv_req_i;
+    assign slv_resp_o    = mst_resps_i;
+  // other non degenerate cases
+  end else begin : gen_demux
+
+    //--------------------------------------
+    //--------------------------------------
+    // Signal Declarations
+    //--------------------------------------
+    //--------------------------------------
+
+    //--------------------------------------
+    // Write Transaction
+    //--------------------------------------
+    // comes from spill register at input
+    aw_chan_select_t          slv_aw_chan_select;
+    logic                     slv_aw_valid,       slv_aw_ready;
+
+    // AW ID counter
+    select_t                  lookup_aw_select;
+    logic                     aw_select_occupied, aw_id_cnt_full;
+    logic                     aw_push;
+    // Upon an ATOP load, inject IDs from the AW into the AR channel
+    logic                     atop_inject;
+
+    // W FIFO: stores the decision to which master W beats should go
+    logic                     w_fifo_pop;
+    logic                     w_fifo_full,        w_fifo_empty;
+    select_t                  w_select;
+
+    // Register which locks the AW valid signal
+    logic                     lock_aw_valid_d,    lock_aw_valid_q, load_aw_lock;
+    logic                     aw_valid,           aw_ready;
+
+    // W channel from spill reg
+    w_chan_t                  slv_w_chan;
+    logic                     slv_w_valid,        slv_w_ready;
+
+    // B channles input into the arbitration
+    b_chan_t [NoMstPorts-1:0] mst_b_chans;
+    logic    [NoMstPorts-1:0] mst_b_valids,       mst_b_readies;
+
+    // B channel to spill register
+    b_chan_t                  slv_b_chan;
+    logic                     slv_b_valid,        slv_b_ready;
+
+    //--------------------------------------
+    // Read Transaction
+    //--------------------------------------
+    // comes from spill register at input
+    ar_chan_select_t          slv_ar_chan_select;
+    logic                     slv_ar_valid,       slv_ar_ready;
+
+    // AR ID counter
+    select_t                  lookup_ar_select;
+    logic                     ar_select_occupied, ar_id_cnt_full;
+    logic                     ar_push;
+
+    // Register which locks the AR valid signel
+    logic                     lock_ar_valid_d,    lock_ar_valid_q, load_ar_lock;
+    logic                     ar_valid,           ar_ready;
+
+    // R channles input into the arbitration
+    r_chan_t [NoMstPorts-1:0] mst_r_chans;
+    logic    [NoMstPorts-1:0] mst_r_valids, mst_r_readies;
+
+    // R channel to spill register
+    r_chan_t                  slv_r_chan;
+    logic                     slv_r_valid,        slv_r_ready;
+
+    //--------------------------------------
+    //--------------------------------------
+    // Channel Control
+    //--------------------------------------
+    //--------------------------------------
+
+    //--------------------------------------
+    // AW Channel
+    //--------------------------------------
+    // spill register at the channel input
+    aw_chan_select_t slv_aw_chan_select_in;
+    assign slv_aw_chan_select_in.aw_chan   = slv_req_i.aw;
+    assign slv_aw_chan_select_in.aw_select = slv_aw_select_i;
+
+    spill_register #(
+      .T       ( aw_chan_select_t      ),
+      .Bypass  ( ~SpillAw              ) // because module param indicates if we want a spill reg
+    ) i_aw_spill_reg (
+      .clk_i   ( clk_i                 ),
+      .rst_ni  ( rst_ni                ),
+      .valid_i ( slv_req_i.aw_valid    ),
+      .ready_o ( slv_resp_o.aw_ready   ),
+      .data_i  ( slv_aw_chan_select_in ),
+      .valid_o ( slv_aw_valid          ),
+      .ready_i ( slv_aw_ready          ),
+      .data_o  ( slv_aw_chan_select    )
+    );
+
+    // Control of the AW handshake
+    always_comb begin
+      // AXI Handshakes
+      slv_aw_ready = 1'b0;
+      aw_valid     = 1'b0;
+      // `lock_aw_valid`, used to be protocol conform as it is not allowed to deassert
+      // a valid if there was no corresponding ready. As this process has to be able to inject
+      // an AXI ID into the counter of the AR channel on an ATOP, there could be a case where
+      // this process waits on `aw_ready` but in the mean time on the AR channel the counter gets
+      // full.
+      lock_aw_valid_d = lock_aw_valid_q;
+      load_aw_lock    = 1'b0;
+      // AW ID counter and W FIFO
+      aw_push      = 1'b0;
+      // ATOP injection into ar counter
+      atop_inject  = 1'b0;
+      // we had an arbitration decision, the valid is locked, wait for the transaction
+      if (lock_aw_valid_q) begin
+        aw_valid = 1'b1;
+        // transaction
+        if (aw_ready) begin
+          slv_aw_ready    = 1'b1;
+          lock_aw_valid_d = 1'b0;
+          load_aw_lock    = 1'b1;
+          atop_inject     = slv_aw_chan_select.aw_chan.atop[5]; // inject the ATOP if necessary
+        end
+      end else begin
+        // Process can start handling a transaction if its `i_aw_id_counter` and `w_fifo` have
+        // space in them. Further check if we could inject something on the AR channel.
+        if (!aw_id_cnt_full && !w_fifo_full && !ar_id_cnt_full) begin
+          // there is a valid AW vector make the id lookup and go further, if it passes
+          if (slv_aw_valid && (!aw_select_occupied ||
+             (slv_aw_chan_select.aw_select == lookup_aw_select))) begin
+            // connect the handshake
+            aw_valid     = 1'b1;
+            // push arbitration to the W FIFO regardless, do not wait for the AW transaction
+            aw_push      = 1'b1;
+            // on AW transaction
+            if (aw_ready) begin
+              slv_aw_ready = 1'b1;
+              atop_inject  = slv_aw_chan_select.aw_chan.atop[5];
+            // no AW transaction this cycle, lock the decision
+            end else begin
+              lock_aw_valid_d = 1'b1;
+              load_aw_lock    = 1'b1;
+            end
+          end
+        end
+      end
+    end
+
+    // lock the valid signal, as the selection gets pushed into the W FIFO on first assertion,
+    // prevent further pushing
+    `FFLARN(lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni)
+
+    axi_demux_id_counters #(
+      .AxiIdBits         ( AxiLookBits    ),
+      .CounterWidth      ( IdCounterWidth ),
+      .mst_port_select_t ( select_t       )
+    ) i_aw_id_counter (
+      .clk_i                        ( clk_i                                         ),
+      .rst_ni                       ( rst_ni                                        ),
+      .lookup_axi_id_i              ( slv_aw_chan_select.aw_chan.id[0+:AxiLookBits] ),
+      .lookup_mst_select_o          ( lookup_aw_select                              ),
+      .lookup_mst_select_occupied_o ( aw_select_occupied                            ),
+      .full_o                       ( aw_id_cnt_full                                ),
+      .inject_axi_id_i              ( '0                                            ),
+      .inject_i                     ( 1'b0                                          ),
+      .push_axi_id_i                ( slv_aw_chan_select.aw_chan.id[0+:AxiLookBits] ),
+      .push_mst_select_i            ( slv_aw_chan_select.aw_select                  ),
+      .push_i                       ( aw_push                                       ),
+      .pop_axi_id_i                 ( slv_b_chan.id[0+:AxiLookBits]                 ),
+      .pop_i                        ( slv_b_valid & slv_b_ready                     )
+    );
+    // pop from ID counter on outward transaction
+
+    // FIFO to save W selection
+    fifo_v3 #(
+      .FALL_THROUGH ( FallThrough ),
+      .DEPTH        ( MaxTrans    ),
+      .dtype        ( select_t    )
+    ) i_w_fifo (
+      .clk_i     ( clk_i                        ),
+      .rst_ni    ( rst_ni                       ),
+      .flush_i   ( 1'b0                         ),
+      .testmode_i( test_i                       ),
+      .full_o    ( w_fifo_full                  ),
+      .empty_o   ( w_fifo_empty                 ),
+      .usage_o   (                              ),
+      .data_i    ( slv_aw_chan_select.aw_select ),
+      .push_i    ( aw_push                      ), // controlled from proc_aw_chan
+      .data_o    ( w_select                     ), // where the w beat should go
+      .pop_i     ( w_fifo_pop                   )  // controlled from proc_w_chan
+    );
+
+    //--------------------------------------
+    //  W Channel
+    //--------------------------------------
+    spill_register #(
+      .T       ( w_chan_t ),
+      .Bypass  ( ~SpillW  )
+    ) i_w_spill_reg(
+      .clk_i   ( clk_i              ),
+      .rst_ni  ( rst_ni             ),
+      .valid_i ( slv_req_i.w_valid  ),
+      .ready_o ( slv_resp_o.w_ready ),
+      .data_i  ( slv_req_i.w        ),
+      .valid_o ( slv_w_valid        ),
+      .ready_i ( slv_w_ready        ),
+      .data_o  ( slv_w_chan         )
+    );
+
+    //--------------------------------------
+    //  B Channel
+    //--------------------------------------
+    // optional spill register
+    spill_register #(
+      .T       ( b_chan_t ),
+      .Bypass  ( ~SpillB  )
+    ) i_b_spill_reg (
+      .clk_i   ( clk_i              ),
+      .rst_ni  ( rst_ni             ),
+      .valid_i ( slv_b_valid        ),
+      .ready_o ( slv_b_ready        ),
+      .data_i  ( slv_b_chan         ),
+      .valid_o ( slv_resp_o.b_valid ),
+      .ready_i ( slv_req_i.b_ready  ),
+      .data_o  ( slv_resp_o.b       )
+    );
+
+    // Arbitration of the different B responses
+    rr_arb_tree #(
+      .NumIn    ( NoMstPorts ),
+      .DataType ( b_chan_t   ),
+      .AxiVldRdy( 1'b1       ),
+      .LockIn   ( 1'b1       )
+    ) i_b_mux (
+      .clk_i  ( clk_i         ),
+      .rst_ni ( rst_ni        ),
+      .flush_i( 1'b0          ),
+      .rr_i   ( '0            ),
+      .req_i  ( mst_b_valids  ),
+      .gnt_o  ( mst_b_readies ),
+      .data_i ( mst_b_chans   ),
+      .gnt_i  ( slv_b_ready   ),
+      .req_o  ( slv_b_valid   ),
+      .data_o ( slv_b_chan    ),
+      .idx_o  (               )
+    );
+
+    //--------------------------------------
+    //  AR Channel
+    //--------------------------------------
+    ar_chan_select_t slv_ar_chan_select_in;
+    assign slv_ar_chan_select_in.ar_chan   = slv_req_i.ar;
+    // assign slv_ar_chan_select_in.ar_chan   = slv_ar_chan_i;
+    assign slv_ar_chan_select_in.ar_select = slv_ar_select_i;
+    spill_register #(
+      .T       ( ar_chan_select_t      ),
+      .Bypass  ( ~SpillAr              )
+    ) i_ar_spill_reg (
+      .clk_i   ( clk_i                 ),
+      .rst_ni  ( rst_ni                ),
+      .valid_i ( slv_req_i.ar_valid    ),
+      .ready_o ( slv_resp_o.ar_ready   ),
+      .data_i  ( slv_ar_chan_select_in ),
+      .valid_o ( slv_ar_valid          ),
+      .ready_i ( slv_ar_ready          ),
+      .data_o  ( slv_ar_chan_select    )
+    );
+
+    // control of the AR handshake
+    always_comb begin
+      // AXI Handshakes
+      slv_ar_ready    = 1'b0;
+      ar_valid        = 1'b0;
+      // `lock_ar_valid`: Used to be protocol conform as it is not allowed to deassert `ar_valid`
+      // if there was no corresponding `ar_ready`. There is the possibility that an injection
+      // of a R response from an `atop` from the AW channel can change the occupied flag of the
+      // `i_ar_id_counter`, even if it was previously empty. This FF prevents the deassertion.
+      lock_ar_valid_d = lock_ar_valid_q;
+      load_ar_lock    = 1'b0;
+      // AR id counter
+      ar_push         = 1'b0;
+      // The process had an arbitration decision in a previous cycle, the valid is locked,
+      // wait for the AR transaction.
+      if (lock_ar_valid_q) begin
+        ar_valid = 1'b1;
+        // transaction
+        if (ar_ready) begin
+          slv_ar_ready    = 1'b1;
+          ar_push         = 1'b1;
+          lock_ar_valid_d = 1'b0;
+          load_ar_lock    = 1'b1;
+        end
+      end else begin
+        // The process can start handling AR transaction if `i_ar_id_counter` has space.
+        if (!ar_id_cnt_full) begin
+          // There is a valid AR, so look the ID up.
+          if (slv_ar_valid && (!ar_select_occupied ||
+             (slv_ar_chan_select.ar_select == lookup_ar_select))) begin
+            // connect the AR handshake
+            ar_valid     = 1'b1;
+            // on transaction
+            if (ar_ready) begin
+              slv_ar_ready = 1'b1;
+              ar_push      = 1'b1;
+            // no transaction this cycle, lock the valid decision!
+            end else begin
+              lock_ar_valid_d = 1'b1;
+              load_ar_lock    = 1'b1;
+            end
+          end
+        end
+      end
+    end
+
+    // this ff is needed so that ar does not get de-asserted if an atop gets injected
+    `FFLARN(lock_ar_valid_q, lock_ar_valid_d, load_ar_lock, '0, clk_i, rst_ni)
+
+    axi_demux_id_counters #(
+      .AxiIdBits         ( AxiLookBits    ),
+      .CounterWidth      ( IdCounterWidth ),
+      .mst_port_select_t ( select_t       )
+    ) i_ar_id_counter (
+      .clk_i                        ( clk_i                                         ),
+      .rst_ni                       ( rst_ni                                        ),
+      .lookup_axi_id_i              ( slv_ar_chan_select.ar_chan.id[0+:AxiLookBits] ),
+      .lookup_mst_select_o          ( lookup_ar_select                              ),
+      .lookup_mst_select_occupied_o ( ar_select_occupied                            ),
+      .full_o                       ( ar_id_cnt_full                                ),
+      .inject_axi_id_i              ( slv_aw_chan_select.aw_chan.id[0+:AxiLookBits] ),
+      .inject_i                     ( atop_inject                                   ),
+      .push_axi_id_i                ( slv_ar_chan_select.ar_chan.id[0+:AxiLookBits] ),
+      .push_mst_select_i            ( slv_ar_chan_select.ar_select                  ),
+      .push_i                       ( ar_push                                       ),
+      .pop_axi_id_i                 ( slv_r_chan.id[0+:AxiLookBits]                 ),
+      .pop_i                        ( slv_r_valid & slv_r_ready & slv_r_chan.last   )
+    );
+
+    //--------------------------------------
+    //  R Channel
+    //--------------------------------------
+    // optional spill register
+    spill_register #(
+      .T       ( r_chan_t ),
+      .Bypass  ( ~SpillR  )
+    ) i_r_spill_reg (
+      .clk_i   ( clk_i              ),
+      .rst_ni  ( rst_ni             ),
+      .valid_i ( slv_r_valid        ),
+      .ready_o ( slv_r_ready        ),
+      .data_i  ( slv_r_chan         ),
+      .valid_o ( slv_resp_o.r_valid ),
+      .ready_i ( slv_req_i.r_ready  ),
+      .data_o  ( slv_resp_o.r       )
+    );
+
+    // Arbitration of the different r responses
+    rr_arb_tree #(
+      .NumIn    ( NoMstPorts ),
+      .DataType ( r_chan_t   ),
+      .AxiVldRdy( 1'b1       ),
+      .LockIn   ( 1'b1       )
+    ) i_r_mux (
+      .clk_i  ( clk_i         ),
+      .rst_ni ( rst_ni        ),
+      .flush_i( 1'b0          ),
+      .rr_i   ( '0            ),
+      .req_i  ( mst_r_valids  ),
+      .gnt_o  ( mst_r_readies ),
+      .data_i ( mst_r_chans   ),
+      .gnt_i  ( slv_r_ready   ),
+      .req_o  ( slv_r_valid   ),
+      .data_o ( slv_r_chan    ),
+      .idx_o  (               )
+    );
+
+    // process that defines the individual demuxes and assignments for the arbitration
+    // as mst_reqs_o has to be drivem from the same always comb block!
+    always_comb begin
+      // default assignments
+      mst_reqs_o  = '0;
+      aw_ready    = 1'b0;
+      slv_w_ready = 1'b0;
+      w_fifo_pop  = 1'b0;
+      ar_ready    = 1'b0;
+
+      for (int unsigned i = 0; i < NoMstPorts; i++) begin
+        // AW channel
+        mst_reqs_o[i].aw       = slv_aw_chan_select.aw_chan;
+        mst_reqs_o[i].aw_valid = 1'b0;
+        if (aw_valid && (slv_aw_chan_select.aw_select == i)) begin
+          mst_reqs_o[i].aw_valid = 1'b1;
+          aw_ready               = mst_resps_i[i].aw_ready;
+        end
+
+        //  W channel
+        mst_reqs_o[i].w       = slv_w_chan;
+        mst_reqs_o[i].w_valid = 1'b0;
+        if (!w_fifo_empty && (w_select == i)) begin
+          mst_reqs_o[i].w_valid = slv_w_valid;
+          slv_w_ready           = mst_resps_i[i].w_ready;
+          w_fifo_pop            = slv_w_valid & mst_resps_i[i].w_ready & slv_w_chan.last;
+        end
+
+        //  B channel
+        mst_reqs_o[i].b_ready = mst_b_readies[i];
+
+        // AR channel
+        mst_reqs_o[i].ar       = slv_ar_chan_select.ar_chan;
+        mst_reqs_o[i].ar_valid = 1'b0;
+        if (ar_valid && (slv_ar_chan_select.ar_select == i)) begin
+          mst_reqs_o[i].ar_valid = 1'b1;
+          ar_ready               = mst_resps_i[i].ar_ready;
+        end
+
+        //  R channel
+        mst_reqs_o[i].r_ready = mst_r_readies[i];
+      end
+    end
+    // unpack the response B and R channels for the arbitration
+    for (genvar i = 0; i < NoMstPorts; i++) begin : gen_b_channels
+      assign mst_b_chans[i]        = mst_resps_i[i].b;
+      assign mst_b_valids[i]       = mst_resps_i[i].b_valid;
+      assign mst_r_chans[i]        = mst_resps_i[i].r;
+      assign mst_r_valids[i]       = mst_resps_i[i].r_valid;
+    end
+
+
+// Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+      no_mst_ports: assume (NoMstPorts > 0) else
+        $fatal(1, "The Number of slaves (NoMstPorts) has to be at least 1");
+      AXI_ID_BITS:  assume (AxiIdWidth >= AxiLookBits) else
+        $fatal(1, "AxiIdBits has to be equal or smaller than AxiIdWidth.");
+    end
+    default disable iff (!rst_ni);
+    aw_select: assume property( @(posedge clk_i) (slv_req_i.aw_valid |->
+                                                 (slv_aw_select_i < NoMstPorts))) else
+      $fatal(1, "slv_aw_select_i is %d: AW has selected a slave that is not defined.\
+                 NoMstPorts: %d", slv_aw_select_i, NoMstPorts);
+    ar_select: assume property( @(posedge clk_i) (slv_req_i.ar_valid |->
+                                                 (slv_ar_select_i < NoMstPorts))) else
+      $fatal(1, "slv_ar_select_i is %d: AR has selected a slave that is not defined.\
+                 NoMstPorts: %d", slv_ar_select_i, NoMstPorts);
+    aw_valid_stable: assert property( @(posedge clk_i) (aw_valid && !aw_ready) |=> aw_valid) else
+      $fatal(1, "aw_valid was deasserted, when aw_ready = 0 in last cycle.");
+    ar_valid_stable: assert property( @(posedge clk_i)
+                               (ar_valid && !ar_ready) |=> ar_valid) else
+      $fatal(1, "ar_valid was deasserted, when ar_ready = 0 in last cycle.");
+    aw_stable: assert property( @(posedge clk_i) (aw_valid && !aw_ready)
+                               |=> $stable(slv_aw_chan_select)) else
+      $fatal(1, "slv_aw_chan_select unstable with valid set.");
+    ar_stable: assert property( @(posedge clk_i) (ar_valid && !ar_ready)
+                               |=> $stable(slv_ar_chan_select)) else
+      $fatal(1, "slv_aw_chan_select unstable with valid set.");
+`endif
+// pragma translate_on
+  end
+endmodule
+
+module axi_demux_id_counters #(
+  // the lower bits of the AXI ID that should be considered, results in 2**AXI_ID_BITS counters
+  parameter int unsigned AxiIdBits         = 2,
+  parameter int unsigned CounterWidth      = 4,
+  parameter type         mst_port_select_t = logic
+) (
+  input                        clk_i,   // Clock
+  input                        rst_ni,  // Asynchronous reset active low
+  // lookup
+  input  logic [AxiIdBits-1:0] lookup_axi_id_i,
+  output mst_port_select_t     lookup_mst_select_o,
+  output logic                 lookup_mst_select_occupied_o,
+  // push
+  output logic                 full_o,
+  input  logic [AxiIdBits-1:0] push_axi_id_i,
+  input  mst_port_select_t     push_mst_select_i,
+  input  logic                 push_i,
+  // inject ATOPs in AR channel
+  input  logic [AxiIdBits-1:0] inject_axi_id_i,
+  input  logic                 inject_i,
+  // pop
+  input  logic [AxiIdBits-1:0] pop_axi_id_i,
+  input  logic                 pop_i
+);
+  localparam int unsigned NoCounters = 2**AxiIdBits;
+  typedef logic [CounterWidth-1:0] cnt_t;
+
+  // registers, each gets loaded when push_en[i]
+  mst_port_select_t [NoCounters-1:0] mst_select_q;
+
+  // counter signals
+  logic [NoCounters-1:0] push_en, inject_en, pop_en, occupied, cnt_full;
+
+  //-----------------------------------
+  // Lookup
+  //-----------------------------------
+  assign lookup_mst_select_o          = mst_select_q[lookup_axi_id_i];
+  assign lookup_mst_select_occupied_o = occupied[lookup_axi_id_i];
+  //-----------------------------------
+  // Push and Pop
+  //-----------------------------------
+  assign push_en   = (push_i)   ? (1 << push_axi_id_i)   : '0;
+  assign inject_en = (inject_i) ? (1 << inject_axi_id_i) : '0;
+  assign pop_en    = (pop_i)    ? (1 << pop_axi_id_i)    : '0;
+  assign full_o    = |cnt_full;
+  // counters
+  for (genvar i = 0; i < NoCounters; i++) begin : gen_counters
+    logic cnt_en, cnt_down, overflow;
+    cnt_t cnt_delta, in_flight;
+    always_comb begin
+      unique case ({push_en[i], inject_en[i], pop_en[i]})
+        3'b001  : begin // pop_i = -1
+          cnt_en    = 1'b1;
+          cnt_down  = 1'b1;
+          cnt_delta = cnt_t'(1);
+        end
+        3'b010  : begin // inject_i = +1
+          cnt_en    = 1'b1;
+          cnt_down  = 1'b0;
+          cnt_delta = cnt_t'(1);
+        end
+     // 3'b011, inject_i & pop_i = 0 --> use default
+        3'b100  : begin // push_i = +1
+          cnt_en    = 1'b1;
+          cnt_down  = 1'b0;
+          cnt_delta = cnt_t'(1);
+        end
+     // 3'b101, push_i & pop_i = 0 --> use default
+        3'b110  : begin // push_i & inject_i = +2
+          cnt_en    = 1'b1;
+          cnt_down  = 1'b0;
+          cnt_delta = cnt_t'(2);
+        end
+        3'b111  : begin // push_i & inject_i & pop_i = +1
+          cnt_en    = 1'b1;
+          cnt_down  = 1'b0;
+          cnt_delta = cnt_t'(1);
+        end
+        default : begin // do nothing to the counters
+          cnt_en    = 1'b0;
+          cnt_down  = 1'b0;
+          cnt_delta = cnt_t'(0);
+        end
+      endcase
+    end
+
+    delta_counter #(
+      .WIDTH           ( CounterWidth ),
+      .STICKY_OVERFLOW ( 1'b0         )
+    ) i_in_flight_cnt (
+      .clk_i      ( clk_i     ),
+      .rst_ni     ( rst_ni    ),
+      .clear_i    ( 1'b0      ),
+      .en_i       ( cnt_en    ),
+      .load_i     ( 1'b0      ),
+      .down_i     ( cnt_down  ),
+      .delta_i    ( cnt_delta ),
+      .d_i        ( '0        ),
+      .q_o        ( in_flight ),
+      .overflow_o ( overflow  )
+    );
+    assign occupied[i] = |in_flight;
+    assign cnt_full[i] = overflow | (&in_flight);
+
+    // holds the selection signal for this id
+    `FFLARN(mst_select_q[i], push_mst_select_i, push_en[i], '0, clk_i, rst_ni)
+
+// pragma translate_off
+`ifndef VERILATOR
+    // Validate parameters.
+    cnt_underflow: assert property(
+      @(posedge clk_i) disable iff (~rst_ni) (pop_en[i] |=> !overflow)) else
+        $fatal(1, "axi_demux_id_counters > Counter: %0d underflowed.\
+                   The reason is probably a faulty AXI response.", i);
+`endif
+// pragma translate_on
+  end
+endmodule
+
+// interface wrapper
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+module axi_demux_intf #(
+  parameter int unsigned AXI_ID_WIDTH     = 32'd0, // Synopsys DC requires default value for params
+  parameter int unsigned AXI_ADDR_WIDTH   = 32'd0,
+  parameter int unsigned AXI_DATA_WIDTH   = 32'd0,
+  parameter int unsigned AXI_USER_WIDTH   = 32'd0,
+  parameter int unsigned NO_MST_PORTS     = 32'd3,
+  parameter int unsigned MAX_TRANS        = 32'd8,
+  parameter int unsigned AXI_LOOK_BITS    = 32'd3,
+  parameter bit          FALL_THROUGH     = 1'b0,
+  parameter bit          SPILL_AW         = 1'b1,
+  parameter bit          SPILL_W          = 1'b0,
+  parameter bit          SPILL_B          = 1'b0,
+  parameter bit          SPILL_AR         = 1'b1,
+  parameter bit          SPILL_R          = 1'b0,
+  // Dependent parameters, DO NOT OVERRIDE!
+  parameter int unsigned SELECT_WIDTH   = (NO_MST_PORTS > 32'd1) ? $clog2(NO_MST_PORTS) : 32'd1,
+  parameter type         select_t       = logic [SELECT_WIDTH-1:0] // MST port select type
+) (
+  input  logic    clk_i,                 // Clock
+  input  logic    rst_ni,                // Asynchronous reset active low
+  input  logic    test_i,                // Testmode enable
+  input  select_t slv_aw_select_i,       // has to be stable, when aw_valid
+  input  select_t slv_ar_select_i,       // has to be stable, when ar_valid
+  AXI_BUS.Slave   slv,                   // slave port
+  AXI_BUS.Master  mst [NO_MST_PORTS-1:0] // master ports
+);
+
+  typedef logic [AXI_ID_WIDTH-1:0]       id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0]   data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+
+  req_t                     slv_req;
+  resp_t                    slv_resp;
+  req_t  [NO_MST_PORTS-1:0] mst_req;
+  resp_t [NO_MST_PORTS-1:0] mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+
+  for (genvar i = 0; i < NO_MST_PORTS; i++) begin : gen_assign_mst_ports
+    `AXI_ASSIGN_FROM_REQ(mst[i], mst_req[i])
+    `AXI_ASSIGN_TO_RESP(mst_resp[i], mst[i])
+  end
+
+  axi_demux #(
+    .AxiIdWidth     ( AXI_ID_WIDTH  ), // ID Width
+    .aw_chan_t      ( aw_chan_t     ), // AW Channel Type
+    .w_chan_t       (  w_chan_t     ), //  W Channel Type
+    .b_chan_t       (  b_chan_t     ), //  B Channel Type
+    .ar_chan_t      ( ar_chan_t     ), // AR Channel Type
+    .r_chan_t       (  r_chan_t     ), //  R Channel Type
+    .req_t          (     req_t     ),
+    .resp_t         (    resp_t     ),
+    .NoMstPorts     ( NO_MST_PORTS  ),
+    .MaxTrans       ( MAX_TRANS     ),
+    .AxiLookBits    ( AXI_LOOK_BITS ),
+    .FallThrough    ( FALL_THROUGH  ),
+    .SpillAw        ( SPILL_AW      ),
+    .SpillW         ( SPILL_W       ),
+    .SpillB         ( SPILL_B       ),
+    .SpillAr        ( SPILL_AR      ),
+    .SpillR         ( SPILL_R       )
+  ) i_axi_demux (
+    .clk_i,   // Clock
+    .rst_ni,  // Asynchronous reset active low
+    .test_i,  // Testmode enable
+    // slave port
+    .slv_req_i       ( slv_req         ),
+    .slv_aw_select_i ( slv_aw_select_i ),
+    .slv_ar_select_i ( slv_ar_select_i ),
+    .slv_resp_o      ( slv_resp        ),
+    // master port
+    .mst_reqs_o      ( mst_req         ),
+    .mst_resps_i     ( mst_resp        )
+  );
+endmodule
diff --git a/hw/deps/axi/src/axi_dw_converter.sv b/hw/deps/axi/src/axi_dw_converter.sv
new file mode 100644
index 0000000..d708c62
--- /dev/null
+++ b/hw/deps/axi/src/axi_dw_converter.sv
@@ -0,0 +1,188 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Matheus Cavalcante <matheusd@iis.ee.ethz.ch>
+
+// NOTE: The upsizer/downsizer do not support WRAP and FIXED bursts, and
+// will answer with SLVERR upon receiving a burst of such types.
+
+module axi_dw_converter #(
+    parameter int unsigned AxiMaxReads         = 1    , // Number of outstanding reads
+    parameter int unsigned AxiSlvPortDataWidth = 8    , // Data width of the slv port
+    parameter int unsigned AxiMstPortDataWidth = 8    , // Data width of the mst port
+    parameter int unsigned AxiAddrWidth        = 1    , // Address width
+    parameter int unsigned AxiIdWidth          = 1    , // ID width
+    parameter type aw_chan_t                   = logic, // AW Channel Type
+    parameter type mst_w_chan_t                = logic, //  W Channel Type for the mst port
+    parameter type slv_w_chan_t                = logic, //  W Channel Type for the slv port
+    parameter type b_chan_t                    = logic, //  B Channel Type
+    parameter type ar_chan_t                   = logic, // AR Channel Type
+    parameter type mst_r_chan_t                = logic, //  R Channel Type for the mst port
+    parameter type slv_r_chan_t                = logic, //  R Channel Type for the slv port
+    parameter type axi_mst_req_t               = logic, // AXI Request Type for mst ports
+    parameter type axi_mst_resp_t              = logic, // AXI Response Type for mst ports
+    parameter type axi_slv_req_t               = logic, // AXI Request Type for slv ports
+    parameter type axi_slv_resp_t              = logic  // AXI Response Type for slv ports
+  ) (
+    input  logic          clk_i,
+    input  logic          rst_ni,
+    // Slave interface
+    input  axi_slv_req_t  slv_req_i,
+    output axi_slv_resp_t slv_resp_o,
+    // Master interface
+    output axi_mst_req_t  mst_req_o,
+    input  axi_mst_resp_t mst_resp_i
+  );
+
+  if (AxiMstPortDataWidth == AxiSlvPortDataWidth) begin: gen_no_dw_conversion
+    assign mst_req_o  = slv_req_i ;
+    assign slv_resp_o = mst_resp_i;
+  end : gen_no_dw_conversion
+
+  if (AxiMstPortDataWidth > AxiSlvPortDataWidth) begin: gen_dw_upsize
+    axi_dw_upsizer #(
+      .AxiMaxReads        (AxiMaxReads        ),
+      .AxiSlvPortDataWidth(AxiSlvPortDataWidth),
+      .AxiMstPortDataWidth(AxiMstPortDataWidth),
+      .AxiAddrWidth       (AxiAddrWidth       ),
+      .AxiIdWidth         (AxiIdWidth         ),
+      .aw_chan_t          (aw_chan_t          ),
+      .mst_w_chan_t       (mst_w_chan_t       ),
+      .slv_w_chan_t       (slv_w_chan_t       ),
+      .b_chan_t           (b_chan_t           ),
+      .ar_chan_t          (ar_chan_t          ),
+      .mst_r_chan_t       (mst_r_chan_t       ),
+      .slv_r_chan_t       (slv_r_chan_t       ),
+      .axi_mst_req_t      (axi_mst_req_t      ),
+      .axi_mst_resp_t     (axi_mst_resp_t     ),
+      .axi_slv_req_t      (axi_slv_req_t      ),
+      .axi_slv_resp_t     (axi_slv_resp_t     )
+    ) i_axi_dw_upsizer (
+      .clk_i     (clk_i     ),
+      .rst_ni    (rst_ni    ),
+      // Slave interface
+      .slv_req_i (slv_req_i ),
+      .slv_resp_o(slv_resp_o),
+      // Master interface
+      .mst_req_o (mst_req_o ),
+      .mst_resp_i(mst_resp_i)
+    );
+  end : gen_dw_upsize
+
+  if (AxiMstPortDataWidth < AxiSlvPortDataWidth) begin: gen_dw_downsize
+    axi_dw_downsizer #(
+      .AxiMaxReads        (AxiMaxReads        ),
+      .AxiSlvPortDataWidth(AxiSlvPortDataWidth),
+      .AxiMstPortDataWidth(AxiMstPortDataWidth),
+      .AxiAddrWidth       (AxiAddrWidth       ),
+      .AxiIdWidth         (AxiIdWidth         ),
+      .aw_chan_t          (aw_chan_t          ),
+      .mst_w_chan_t       (mst_w_chan_t       ),
+      .slv_w_chan_t       (slv_w_chan_t       ),
+      .b_chan_t           (b_chan_t           ),
+      .ar_chan_t          (ar_chan_t          ),
+      .mst_r_chan_t       (mst_r_chan_t       ),
+      .slv_r_chan_t       (slv_r_chan_t       ),
+      .axi_mst_req_t      (axi_mst_req_t      ),
+      .axi_mst_resp_t     (axi_mst_resp_t     ),
+      .axi_slv_req_t      (axi_slv_req_t      ),
+      .axi_slv_resp_t     (axi_slv_resp_t     )
+    ) i_axi_dw_downsizer (
+      .clk_i     (clk_i     ),
+      .rst_ni    (rst_ni    ),
+      // Slave interface
+      .slv_req_i (slv_req_i ),
+      .slv_resp_o(slv_resp_o),
+      // Master interface
+      .mst_req_o (mst_req_o ),
+      .mst_resp_i(mst_resp_i)
+    );
+  end : gen_dw_downsize
+
+endmodule : axi_dw_converter
+
+// Interface wrapper
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module axi_dw_converter_intf #(
+    parameter int unsigned AXI_ID_WIDTH            = 1,
+    parameter int unsigned AXI_ADDR_WIDTH          = 1,
+    parameter int unsigned AXI_SLV_PORT_DATA_WIDTH = 8,
+    parameter int unsigned AXI_MST_PORT_DATA_WIDTH = 8,
+    parameter int unsigned AXI_USER_WIDTH          = 0,
+    parameter int unsigned AXI_MAX_READS           = 8
+  ) (
+    input          logic clk_i,
+    input          logic rst_ni,
+    AXI_BUS.Slave        slv,
+    AXI_BUS.Master       mst
+  );
+
+  typedef logic [AXI_ID_WIDTH-1:0] id_t                   ;
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t               ;
+  typedef logic [AXI_MST_PORT_DATA_WIDTH-1:0] mst_data_t  ;
+  typedef logic [AXI_MST_PORT_DATA_WIDTH/8-1:0] mst_strb_t;
+  typedef logic [AXI_SLV_PORT_DATA_WIDTH-1:0] slv_data_t  ;
+  typedef logic [AXI_SLV_PORT_DATA_WIDTH/8-1:0] slv_strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0] user_t               ;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(mst_w_chan_t, mst_data_t, mst_strb_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(slv_w_chan_t, slv_data_t, slv_strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, mst_data_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, slv_data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(mst_req_t, aw_chan_t, mst_w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(mst_resp_t, b_chan_t, mst_r_chan_t)
+  `AXI_TYPEDEF_REQ_T(slv_req_t, aw_chan_t, slv_w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(slv_resp_t, b_chan_t, slv_r_chan_t)
+
+  slv_req_t  slv_req;
+  slv_resp_t slv_resp;
+  mst_req_t  mst_req;
+  mst_resp_t mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_dw_converter #(
+    .AxiMaxReads        ( AXI_MAX_READS           ),
+    .AxiSlvPortDataWidth( AXI_SLV_PORT_DATA_WIDTH ),
+    .AxiMstPortDataWidth( AXI_MST_PORT_DATA_WIDTH ),
+    .AxiAddrWidth       ( AXI_ADDR_WIDTH          ),
+    .AxiIdWidth         ( AXI_ID_WIDTH            ),
+    .aw_chan_t          ( aw_chan_t               ),
+    .mst_w_chan_t       ( mst_w_chan_t            ),
+    .slv_w_chan_t       ( slv_w_chan_t            ),
+    .b_chan_t           ( b_chan_t                ),
+    .ar_chan_t          ( ar_chan_t               ),
+    .mst_r_chan_t       ( mst_r_chan_t            ),
+    .slv_r_chan_t       ( slv_r_chan_t            ),
+    .axi_mst_req_t      ( mst_req_t               ),
+    .axi_mst_resp_t     ( mst_resp_t              ),
+    .axi_slv_req_t      ( slv_req_t               ),
+    .axi_slv_resp_t     ( slv_resp_t              )
+  ) i_axi_dw_converter (
+    .clk_i      ( clk_i    ),
+    .rst_ni     ( rst_ni   ),
+    // slave port
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    // master port
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+
+endmodule : axi_dw_converter_intf
diff --git a/hw/deps/axi/src/axi_dw_downsizer.sv b/hw/deps/axi/src/axi_dw_downsizer.sv
new file mode 100644
index 0000000..dee4ba3
--- /dev/null
+++ b/hw/deps/axi/src/axi_dw_downsizer.sv
@@ -0,0 +1,767 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Matheus Cavalcante <matheusd@iis.ee.ethz.ch>
+
+// Description:
+// Data width downsize conversion.
+// Connects a wide master to a narrower slave.
+
+// NOTE: The downsizer does not support WRAP and FIXED bursts, and
+// will answer with SLVERR upon receiving a burst of such types.
+
+module axi_dw_downsizer #(
+    parameter int unsigned AxiMaxReads         = 1    , // Number of outstanding reads
+    parameter int unsigned AxiSlvPortDataWidth = 8    , // Data width of the slv port
+    parameter int unsigned AxiMstPortDataWidth = 8    , // Data width of the mst port
+    parameter int unsigned AxiAddrWidth        = 1    , // Address width
+    parameter int unsigned AxiIdWidth          = 1    , // ID width
+    parameter type aw_chan_t                   = logic, // AW Channel Type
+    parameter type mst_w_chan_t                = logic, //  W Channel Type for mst port
+    parameter type slv_w_chan_t                = logic, //  W Channel Type for slv port
+    parameter type b_chan_t                    = logic, //  B Channel Type
+    parameter type ar_chan_t                   = logic, // AR Channel Type
+    parameter type mst_r_chan_t                = logic, //  R Channel Type for mst port
+    parameter type slv_r_chan_t                = logic, //  R Channel Type for slv port
+    parameter type axi_mst_req_t               = logic, // AXI Request Type for mst ports
+    parameter type axi_mst_resp_t              = logic, // AXI Response Type for mst ports
+    parameter type axi_slv_req_t               = logic, // AXI Request Type for slv ports
+    parameter type axi_slv_resp_t              = logic  // AXI Response Type for slv ports
+  ) (
+    input  logic          clk_i,
+    input  logic          rst_ni,
+    // Slave interface
+    input  axi_slv_req_t  slv_req_i,
+    output axi_slv_resp_t slv_resp_o,
+    // Master interface
+    output axi_mst_req_t  mst_req_o,
+    input  axi_mst_resp_t mst_resp_i
+  );
+
+  /*****************
+   *  DEFINITIONS  *
+   *****************/
+  import axi_pkg::aligned_addr;
+
+  // Type used to index which adapter is handling each outstanding transaction.
+  localparam TranIdWidth = AxiMaxReads > 1 ? $clog2(AxiMaxReads) : 1;
+  typedef logic [TranIdWidth-1:0] tran_id_t;
+
+  // Data width
+  localparam AxiSlvPortStrbWidth = AxiSlvPortDataWidth / 8;
+  localparam AxiMstPortStrbWidth = AxiMstPortDataWidth / 8;
+
+  localparam AxiSlvPortMaxSize = $clog2(AxiSlvPortStrbWidth);
+  localparam AxiMstPortMaxSize = $clog2(AxiMstPortStrbWidth);
+
+  localparam SlvPortByteMask = AxiSlvPortStrbWidth - 1;
+  localparam MstPortByteMask = AxiMstPortStrbWidth - 1;
+
+  // Address width
+  typedef logic [AxiAddrWidth-1:0] addr_t;
+
+  // ID width
+  typedef logic [AxiIdWidth-1:0] id_t;
+
+  // Length of burst after upsizing
+  typedef logic [$clog2(AxiSlvPortStrbWidth/AxiMstPortStrbWidth) + 7:0] burst_len_t;
+
+  // Internal AXI bus
+  axi_mst_req_t  mst_req;
+  axi_mst_resp_t mst_resp;
+
+  /**************
+   *  ARBITERS  *
+   **************/
+
+  // R
+
+  slv_r_chan_t [AxiMaxReads-1:0] slv_r_tran;
+  logic        [AxiMaxReads-1:0] slv_r_valid_tran;
+  logic        [AxiMaxReads-1:0] slv_r_ready_tran;
+
+  rr_arb_tree #(
+    .NumIn    (AxiMaxReads ),
+    .DataType (slv_r_chan_t),
+    .AxiVldRdy(1'b1        ),
+    .ExtPrio  (1'b0        ),
+    .LockIn   (1'b1        )
+  ) i_slv_r_arb (
+    .clk_i  (clk_i             ),
+    .rst_ni (rst_ni            ),
+    .flush_i(1'b0              ),
+    .rr_i   ('0                ),
+    .req_i  (slv_r_valid_tran  ),
+    .gnt_o  (slv_r_ready_tran  ),
+    .data_i (slv_r_tran        ),
+    .gnt_i  (slv_req_i.r_ready ),
+    .req_o  (slv_resp_o.r_valid),
+    .data_o (slv_resp_o.r      ),
+    .idx_o  (/* Unused */      )
+  );
+
+  logic [AxiMaxReads-1:0] mst_r_ready_tran;
+  assign mst_req.r_ready = |mst_r_ready_tran;
+
+  // AR
+
+  id_t                    arb_slv_ar_id;
+  logic                   arb_slv_ar_req;
+  logic                   arb_slv_ar_gnt;
+  logic [AxiMaxReads-1:0] arb_slv_ar_gnt_tran;
+  // Multiplex AR slave between AR and AW for the injection of atomic operations with an R response.
+  logic                   inject_aw_into_ar;
+  logic                   inject_aw_into_ar_req;
+  logic                   inject_aw_into_ar_gnt;
+
+  assign arb_slv_ar_gnt = |arb_slv_ar_gnt_tran;
+
+  rr_arb_tree #(
+    .NumIn     (2         ),
+    .DataWidth (AxiIdWidth),
+    .ExtPrio   (1'b0      ),
+    .AxiVldRdy (1'b1      ),
+    .LockIn    (1'b0      )
+  ) i_slv_ar_arb (
+    .clk_i   (clk_i                                       ),
+    .rst_ni  (rst_ni                                      ),
+    .flush_i (1'b0                                        ),
+    .rr_i    ('0                                          ),
+    .req_i   ({inject_aw_into_ar_req, slv_req_i.ar_valid} ),
+    .gnt_o   ({inject_aw_into_ar_gnt, slv_resp_o.ar_ready}),
+    .data_i  ({slv_req_i.aw.id, slv_req_i.ar.id}          ),
+    .req_o   (arb_slv_ar_req                              ),
+    .gnt_i   (arb_slv_ar_gnt                              ),
+    .data_o  (arb_slv_ar_id                               ),
+    .idx_o   (inject_aw_into_ar                           )
+  );
+
+  ar_chan_t [AxiMaxReads-1:0] mst_ar_tran;
+  id_t      [AxiMaxReads-1:0] mst_ar_id;
+  logic     [AxiMaxReads-1:0] mst_ar_valid_tran;
+  logic     [AxiMaxReads-1:0] mst_ar_ready_tran;
+  tran_id_t                   mst_req_idx;
+
+  rr_arb_tree #(
+    .NumIn    (AxiMaxReads),
+    .DataType (ar_chan_t  ),
+    .AxiVldRdy(1'b1       ),
+    .ExtPrio  (1'b0       ),
+    .LockIn   (1'b1       )
+  ) i_mst_ar_arb (
+    .clk_i  (clk_i            ),
+    .rst_ni (rst_ni           ),
+    .flush_i(1'b0             ),
+    .rr_i   ('0               ),
+    .req_i  (mst_ar_valid_tran),
+    .gnt_o  (mst_ar_ready_tran),
+    .data_i (mst_ar_tran      ),
+    .gnt_i  (mst_resp.ar_ready),
+    .req_o  (mst_req.ar_valid ),
+    .data_o (mst_req.ar       ),
+    .idx_o  (mst_req_idx      )
+  );
+
+  /*****************
+   *  ERROR SLAVE  *
+   *****************/
+
+  axi_mst_req_t  axi_err_req;
+  axi_mst_resp_t axi_err_resp;
+
+  axi_err_slv #(
+    .AxiIdWidth(AxiIdWidth          ),
+    .Resp      (axi_pkg::RESP_SLVERR),
+    .req_t     (axi_mst_req_t       ),
+    .resp_t    (axi_mst_resp_t      )
+  ) i_axi_err_slv (
+    .clk_i     (clk_i       ),
+    .rst_ni    (rst_ni      ),
+    .test_i    (1'b0        ),
+    .slv_req_i (axi_err_req ),
+    .slv_resp_o(axi_err_resp)
+  );
+
+  /***********
+   *  DEMUX  *
+   ***********/
+
+  // Requests can be sent either to the error slave,
+  // or to the DWC's master port.
+
+  logic [AxiMaxReads-1:0] mst_req_ar_err;
+  logic                   mst_req_aw_err;
+
+  axi_demux #(
+    .AxiIdWidth (AxiIdWidth    ),
+    .AxiLookBits(AxiIdWidth    ),
+    .aw_chan_t  (aw_chan_t     ),
+    .w_chan_t   (mst_w_chan_t  ),
+    .b_chan_t   (b_chan_t      ),
+    .ar_chan_t  (ar_chan_t     ),
+    .r_chan_t   (mst_r_chan_t  ),
+    .req_t      (axi_mst_req_t ),
+    .resp_t     (axi_mst_resp_t),
+    .NoMstPorts (2             ),
+    .MaxTrans   (AxiMaxReads   ),
+    .SpillAw    (1'b1          ) // Required to break dependency between AW and W channels
+  ) i_axi_demux (
+    .clk_i          (clk_i                      ),
+    .rst_ni         (rst_ni                     ),
+    .test_i         (1'b0                       ),
+    .mst_reqs_o     ({axi_err_req, mst_req_o}   ),
+    .mst_resps_i    ({axi_err_resp, mst_resp_i} ),
+    .slv_ar_select_i(mst_req_ar_err[mst_req_idx]),
+    .slv_aw_select_i(mst_req_aw_err             ),
+    .slv_req_i      (mst_req                    ),
+    .slv_resp_o     (mst_resp                   )
+  );
+
+  /**********
+   *  READ  *
+   **********/
+
+  typedef enum logic [1:0] {
+    R_IDLE         ,
+    R_PASSTHROUGH  ,
+    R_INCR_DOWNSIZE,
+    R_SPLIT_INCR_DOWNSIZE
+  } r_state_e;
+
+  typedef struct packed {
+    ar_chan_t ar                ;
+    logic ar_valid              ;
+    logic ar_throw_error        ;
+    slv_r_chan_t r              ;
+    logic r_valid               ;
+    burst_len_t burst_len       ;
+    axi_pkg::size_t orig_ar_size;
+  } r_req_t;
+
+  // Decide which downsizer will handle the incoming AXI transaction
+  logic     [AxiMaxReads-1:0] idle_read_downsizer;
+  tran_id_t                   idx_ar_downsizer;
+
+  // Find an idle downsizer to handle this transaction
+  tran_id_t idx_idle_downsizer;
+  lzc #(
+    .WIDTH(AxiMaxReads)
+  ) i_idle_lzc (
+    .in_i   (idle_read_downsizer),
+    .cnt_o  (idx_idle_downsizer ),
+    .empty_o(/* Unused */       )
+  );
+
+  // Is there already another downsizer handling a transaction with the same id
+  logic     [AxiMaxReads-1:0] id_clash_downsizer;
+  tran_id_t                   idx_id_clash_downsizer;
+  for (genvar t = 0; t < AxiMaxReads; t++) begin: gen_id_clash
+    assign id_clash_downsizer[t] = arb_slv_ar_id == mst_ar_id[t] && !idle_read_downsizer[t];
+  end
+
+  onehot_to_bin #(
+    .ONEHOT_WIDTH(AxiMaxReads)
+  ) i_id_clash_onehot_to_bin (
+    .onehot(id_clash_downsizer    ),
+    .bin   (idx_id_clash_downsizer)
+  );
+
+  // Choose an idle downsizer, unless there is an id clash
+  assign idx_ar_downsizer = (|id_clash_downsizer) ? idx_id_clash_downsizer : idx_idle_downsizer;
+
+  // This ID queue is used to resolve which downsizer is handling
+  // each outstanding read transaction.
+
+  logic     [AxiMaxReads-1:0] idqueue_push;
+  logic     [AxiMaxReads-1:0] idqueue_pop;
+  tran_id_t                   idqueue_id;
+  logic                       idqueue_valid;
+
+  id_queue #(
+    .ID_WIDTH(AxiIdWidth ),
+    .CAPACITY(AxiMaxReads),
+    .data_t  (tran_id_t  )
+  ) i_read_id_queue (
+    .clk_i           (clk_i           ),
+    .rst_ni          (rst_ni          ),
+    .inp_id_i        (arb_slv_ar_id   ),
+    .inp_data_i      (idx_ar_downsizer),
+    .inp_req_i       (|idqueue_push   ),
+    .inp_gnt_o       (/* Unused  */   ),
+    .oup_id_i        (mst_resp.r.id   ),
+    .oup_pop_i       (|idqueue_pop    ),
+    .oup_req_i       (1'b1            ),
+    .oup_data_o      (idqueue_id      ),
+    .oup_data_valid_o(idqueue_valid   ),
+    .oup_gnt_o       (/* Unused  */   ),
+    .exists_data_i   ('0              ),
+    .exists_mask_i   ('0              ),
+    .exists_req_i    ('0              ),
+    .exists_o        (/* Unused  */   ),
+    .exists_gnt_o    (/* Unused  */   )
+  );
+
+  for (genvar t = 0; unsigned'(t) < AxiMaxReads; t++) begin: gen_read_downsizer
+    r_state_e r_state_d, r_state_q;
+    r_req_t r_req_d    , r_req_q  ;
+
+    // Are we idle?
+    assign idle_read_downsizer[t] = (r_state_q == R_IDLE);
+
+    always_comb begin
+      // Maintain state
+      r_state_d = r_state_q;
+      r_req_d   = r_req_q  ;
+
+      // AR Channel
+      mst_ar_tran[t]       = r_req_q.ar      ;
+      mst_ar_id[t]         = r_req_q.ar.id   ;
+      mst_ar_valid_tran[t] = r_req_q.ar_valid;
+
+      // Throw an error
+      mst_req_ar_err[t] = r_req_q.ar_throw_error;
+
+      // R Channel
+      slv_r_tran[t]       = r_req_q.r      ;
+      slv_r_valid_tran[t] = r_req_q.r_valid;
+
+      idqueue_push[t] = '0;
+      idqueue_pop[t]  = '0;
+
+      arb_slv_ar_gnt_tran[t] = 1'b0;
+
+      mst_r_ready_tran[t] = 1'b0;
+
+      // Got a grant on the AR channel
+      if (mst_ar_valid_tran[t] && mst_ar_ready_tran[t]) begin
+        r_req_d.ar_valid       = 1'b0;
+        r_req_d.ar_throw_error = 1'b0;
+      end
+
+      case (r_state_q)
+        R_IDLE : begin
+          // Reset channels
+          r_req_d.ar = '0;
+          r_req_d.r  = '0;
+
+          // New read request
+          if (arb_slv_ar_req && (idx_ar_downsizer == t)) begin
+            arb_slv_ar_gnt_tran[t] = 1'b1;
+            // Push to ID queue
+            idqueue_push[t]        = 1'b1;
+
+            // Default state
+            r_state_d = R_PASSTHROUGH;
+
+            // Save beat
+            r_req_d.ar           = slv_req_i.ar     ;
+            r_req_d.ar_valid     = 1'b1             ;
+            r_req_d.burst_len    = slv_req_i.ar.len ;
+            r_req_d.orig_ar_size = slv_req_i.ar.size;
+            if (inject_aw_into_ar) begin
+              r_req_d.ar.id        = slv_req_i.aw.id    ;
+              r_req_d.ar.addr      = slv_req_i.aw.addr  ;
+              r_req_d.ar.size      = slv_req_i.aw.size  ;
+              r_req_d.ar.burst     = slv_req_i.aw.burst ;
+              r_req_d.ar.len       = slv_req_i.aw.len   ;
+              r_req_d.ar.lock      = slv_req_i.aw.lock  ;
+              r_req_d.ar.cache     = slv_req_i.aw.cache ;
+              r_req_d.ar.prot      = slv_req_i.aw.prot  ;
+              r_req_d.ar.qos       = slv_req_i.aw.qos   ;
+              r_req_d.ar.region    = slv_req_i.aw.region;
+              r_req_d.ar.user      = slv_req_i.aw.user  ;
+              r_req_d.ar_valid     = 1'b0               ; // Injected "AR"s from AW are not valid.
+              r_req_d.burst_len    = slv_req_i.aw.len   ;
+              r_req_d.orig_ar_size = slv_req_i.aw.size  ;
+            end
+
+            case (r_req_d.ar.burst)
+              axi_pkg::BURST_INCR : begin
+                // Modifiable transaction
+                if (|(r_req_d.ar.cache & axi_pkg::CACHE_MODIFIABLE)) begin
+                  // Evaluate downsize ratio
+                  automatic addr_t size_mask  = (1 << r_req_d.ar.size) - 1                                              ;
+                  automatic addr_t conv_ratio = ((1 << r_req_d.ar.size) + AxiMstPortStrbWidth - 1) / AxiMstPortStrbWidth;
+
+                  // Evaluate output burst length
+                  automatic addr_t align_adj = (r_req_d.ar.addr & size_mask & ~MstPortByteMask) / AxiMstPortStrbWidth;
+                  r_req_d.burst_len          = (r_req_d.ar.len + 1) * conv_ratio - align_adj - 1                     ;
+
+                  if (conv_ratio != 1) begin
+                    r_req_d.ar.size = AxiMstPortMaxSize;
+
+                    if (r_req_d.burst_len <= 255) begin
+                      r_state_d      = R_INCR_DOWNSIZE  ;
+                      r_req_d.ar.len = r_req_d.burst_len;
+                    end else begin
+                      r_state_d      = R_SPLIT_INCR_DOWNSIZE;
+                      r_req_d.ar.len = 255 - align_adj      ;
+                    end
+                  end
+                // Non-modifiable transaction
+                end else begin
+                  // Incoming transaction is wider than the master bus
+                  if (r_req_d.ar.size > AxiMstPortMaxSize) begin
+                    r_req_d.ar_throw_error = 1'b1         ;
+                    r_state_d              = R_PASSTHROUGH;
+                  end
+                end
+              end
+
+              axi_pkg::BURST_WRAP: begin
+                // The DW converter does not support this kind of burst ...
+                r_state_d              = R_PASSTHROUGH;
+                r_req_d.ar_throw_error = 1'b1         ;
+
+                // ... but might if this is a narrow single-beat transaction
+                if (r_req_d.ar.len == '0 && r_req_d.ar.size <= AxiMstPortMaxSize)
+                  r_req_d.ar_throw_error = 1'b0;
+              end
+
+              axi_pkg::BURST_FIXED: begin
+                // The DW converter does not support this kind of burst ...
+                r_state_d              = R_PASSTHROUGH;
+                r_req_d.ar_throw_error = 1'b1         ;
+
+                // ... but might if this is a narrow single-beat transaction
+                if (r_req_d.ar.len == '0 && r_req_d.ar.size <= AxiMstPortMaxSize)
+                  r_req_d.ar_throw_error = 1'b0;
+              end
+            endcase
+          end
+        end
+
+        R_PASSTHROUGH, R_INCR_DOWNSIZE, R_SPLIT_INCR_DOWNSIZE: begin
+          // Got a grant on the R channel
+          if (slv_r_valid_tran[t] && slv_r_ready_tran[t]) begin
+            r_req_d.r       = '0  ;
+            r_req_d.r_valid = 1'b0;
+          end
+
+          // Request was accepted
+          if (!r_req_q.ar_valid)
+            // Our turn
+            if ((idqueue_id == t) && idqueue_valid)
+              // Ready to accept more data
+              if (!slv_r_valid_tran[t] || (slv_r_valid_tran[t] && slv_r_ready_tran[t])) begin
+                mst_r_ready_tran[t] = 1'b1;
+
+                if (mst_resp.r_valid) begin
+                  automatic addr_t mst_port_offset = r_req_q.ar.addr[(AxiMstPortStrbWidth == 1 ? 1 : $clog2(AxiMstPortStrbWidth)) - 1:0];
+                  automatic addr_t slv_port_offset = r_req_q.ar.addr[(AxiSlvPortStrbWidth == 1 ? 1 : $clog2(AxiSlvPortStrbWidth)) - 1:0];
+
+                  // Serialization
+                  for (int b = 0; b < AxiSlvPortStrbWidth; b++)
+                    if ((b >= slv_port_offset) &&
+                        (b - slv_port_offset < (1 << r_req_q.orig_ar_size)) &&
+                        (b + mst_port_offset - slv_port_offset < AxiMstPortStrbWidth)) begin
+                      r_req_d.r.data[8*b +: 8] = mst_resp.r.data[8*(b + mst_port_offset - slv_port_offset) +: 8];
+                    end
+
+                  r_req_d.burst_len = r_req_q.burst_len - 1                                                  ;
+                  r_req_d.ar.len    = r_req_q.ar.len - 1                                                     ;
+                  r_req_d.ar.addr   = aligned_addr(r_req_q.ar.addr, r_req_q.ar.size) + (1 << r_req_q.ar.size);
+                  r_req_d.r.last    = (r_req_q.burst_len == 0)                                               ;
+                  r_req_d.r.id      = mst_resp.r.id                                                          ;
+                  r_req_d.r.resp    = mst_resp.r.resp                                                        ;
+                  r_req_d.r.user    = mst_resp.r.user                                                        ;
+
+                  if (r_req_q.burst_len == 0)
+                    idqueue_pop[t] = 1'b1;
+
+                  case (r_state_q)
+                    R_PASSTHROUGH :
+                      // Forward data as soon as we can
+                      r_req_d.r_valid = 1'b1;
+
+                    R_INCR_DOWNSIZE, R_SPLIT_INCR_DOWNSIZE:
+                      // Forward when the burst is finished, or after filling up a word
+                      if (r_req_q.burst_len == 0 || (aligned_addr(r_req_d.ar.addr, r_req_q.orig_ar_size) != aligned_addr(r_req_q.ar.addr, r_req_q.orig_ar_size)))
+                        r_req_d.r_valid = 1'b1;
+                  endcase
+
+                  // Trigger another burst request, if needed
+                  if (r_state_q == R_SPLIT_INCR_DOWNSIZE)
+                    // Finished current burst, but whole transaction hasn't finished
+                    if (r_req_q.ar.len == '0 && r_req_q.burst_len != '0) begin
+                      r_req_d.ar_valid = 1'b1;
+                      r_req_d.ar.len   = (r_req_d.burst_len <= 255) ? r_req_d.burst_len : 255;
+                    end
+                end
+              end
+
+          if (slv_r_valid_tran[t] && slv_r_ready_tran[t])
+            if (r_req_q.burst_len == '1)
+              r_state_d = R_IDLE;
+        end
+      endcase
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+      if (!rst_ni) begin
+        r_state_q <= R_IDLE;
+        r_req_q   <= '0    ;
+      end else begin
+        r_state_q <= r_state_d;
+        r_req_q   <= r_req_d  ;
+      end
+    end
+  end : gen_read_downsizer
+
+  /***********
+   *  WRITE  *
+   ***********/
+  typedef enum logic [1:0] {
+    W_IDLE         ,
+    W_PASSTHROUGH  ,
+    W_INCR_DOWNSIZE,
+    W_SPLIT_INCR_DOWNSIZE
+  } w_state_e;
+
+  typedef struct packed {
+    aw_chan_t aw                ;
+    logic aw_valid              ;
+    logic aw_throw_error        ;
+    burst_len_t burst_len       ;
+    axi_pkg::size_t orig_aw_size;
+  } w_req_t;
+
+  w_state_e w_state_d, w_state_q;
+  w_req_t   w_req_d, w_req_q;
+
+  // This FIFO holds the number of bursts generated by each write transactions handled by this downsizer.
+  // This is used to forward only the correct B beats to the slave.
+  logic forward_b_beat_i;
+  logic forward_b_beat_o;
+  logic forward_b_beat_push;
+  logic forward_b_beat_pop;
+  logic forward_b_beat_full;
+
+  fifo_v3 #(
+    .DATA_WIDTH  (1          ),
+    .DEPTH       (AxiMaxReads),
+    .FALL_THROUGH(1'b1       )
+  ) i_forward_b_beats_queue (
+    .clk_i     (clk_i               ),
+    .rst_ni    (rst_ni              ),
+    .flush_i   (1'b0                ),
+    .testmode_i(1'b0                ),
+    .data_i    (forward_b_beat_i    ),
+    .push_i    (forward_b_beat_push ),
+    .full_o    (forward_b_beat_full ),
+    .data_o    (forward_b_beat_o    ),
+    .pop_i     (forward_b_beat_pop  ),
+    .empty_o   (/* Unused */        ),
+    .usage_o   (/* Unused */        )
+  );
+
+  always_comb begin
+    inject_aw_into_ar_req = 1'b0;
+
+    // i_num_b_beats default state
+    forward_b_beat_i    = '0  ;
+    forward_b_beat_push = 1'b0;
+    forward_b_beat_pop  = 1'b0;
+
+    // Maintain state
+    w_state_d = w_state_q;
+    w_req_d   = w_req_q  ;
+
+    // AW Channel
+    mst_req.aw          = w_req_q.aw      ;
+    mst_req.aw_valid    = w_req_q.aw_valid;
+    slv_resp_o.aw_ready = '0              ;
+
+    // Throw an error.
+    mst_req_aw_err = w_req_q.aw_throw_error;
+
+    // W Channel
+    mst_req.w          = '0;
+    mst_req.w_valid    = '0;
+    slv_resp_o.w_ready = '0;
+
+    // B Channel (No latency)
+    slv_resp_o.b = mst_resp.b;
+
+    // Each write transaction might trigger several B beats on the master (narrow) side.
+    // Only forward the last B beat of each transaction.
+    if (forward_b_beat_o) begin
+      slv_resp_o.b_valid = mst_resp.b_valid ;
+      mst_req.b_ready    = slv_req_i.b_ready;
+
+      // Got an ack on the B channel. Pop transaction.
+      if (mst_req.b_ready && mst_resp.b_valid)
+        forward_b_beat_pop = 1'b1;
+    end else begin
+      // Otherwise, just acknowlegde the B beats
+      slv_resp_o.b_valid = 1'b0            ;
+      mst_req.b_ready    = 1'b1            ;
+      forward_b_beat_pop = mst_resp.b_valid;
+    end
+
+    // Got a grant on the AW channel
+    if (mst_req.aw_valid & mst_resp.aw_ready) begin
+      w_req_d.aw_valid       = 1'b0;
+      w_req_d.aw_throw_error = 1'b0;
+    end
+
+    case (w_state_q)
+      W_PASSTHROUGH, W_INCR_DOWNSIZE, W_SPLIT_INCR_DOWNSIZE: begin
+        // Request was accepted
+        if (!w_req_q.aw_valid)
+          if (slv_req_i.w_valid) begin
+            automatic addr_t mst_port_offset = w_req_q.aw.addr[(AxiMstPortStrbWidth == 1 ? 1 : $clog2(AxiMstPortStrbWidth)) - 1:0];
+            automatic addr_t slv_port_offset = w_req_q.aw.addr[(AxiSlvPortStrbWidth == 1 ? 1 : $clog2(AxiSlvPortStrbWidth)) - 1:0];
+
+            // Valid output
+            mst_req.w_valid = 1'b1               ;
+            mst_req.w.last  = w_req_q.aw.len == 0;
+            mst_req.w.user  = slv_req_i.w.user   ;
+
+            // Lane steering
+            for (int b = 0; b < AxiSlvPortStrbWidth; b++)
+              if ((b >= slv_port_offset) &&
+                  (b - slv_port_offset < (1 << w_req_q.orig_aw_size)) &&
+                  (b + mst_port_offset - slv_port_offset < AxiMstPortStrbWidth)) begin
+                mst_req.w.data[8*(b + mst_port_offset - slv_port_offset) +: 8] = slv_req_i.w.data[8*b +: 8];
+                mst_req.w.strb[b + mst_port_offset - slv_port_offset]          = slv_req_i.w.strb[b]       ;
+              end
+          end
+
+        // Acknowledgment
+        if (mst_resp.w_ready && mst_req.w_valid) begin
+          w_req_d.burst_len = w_req_q.burst_len - 1                                                  ;
+          w_req_d.aw.len    = w_req_q.aw.len - 1                                                     ;
+          w_req_d.aw.addr   = aligned_addr(w_req_q.aw.addr, w_req_q.aw.size) + (1 << w_req_q.aw.size);
+
+          case (w_state_q)
+            W_PASSTHROUGH:
+              slv_resp_o.w_ready = 1'b1;
+
+            W_INCR_DOWNSIZE, W_SPLIT_INCR_DOWNSIZE:
+              if (w_req_q.burst_len == 0 || (aligned_addr(w_req_d.aw.addr, w_req_q.orig_aw_size) != aligned_addr(w_req_q.aw.addr, w_req_q.orig_aw_size)))
+                slv_resp_o.w_ready = 1'b1;
+          endcase
+
+          // Trigger another burst request, if needed
+          if (w_state_q == W_SPLIT_INCR_DOWNSIZE)
+            // Finished current burst, but whole transaction hasn't finished
+            if (w_req_q.aw.len == '0 && w_req_q.burst_len != '0 && !forward_b_beat_full) begin
+              w_req_d.aw_valid = 1'b1;
+              w_req_d.aw.len   = (w_req_d.burst_len <= 255) ? w_req_d.burst_len : 255;
+
+              // We will receive an extraneous B beat. Ignore it.
+              forward_b_beat_i    = 1'b0;
+              forward_b_beat_push = 1'b1;
+            end
+
+          if (w_req_q.burst_len == 0 && !forward_b_beat_full) begin
+            w_state_d = W_IDLE;
+
+            forward_b_beat_push = 1'b1;
+            forward_b_beat_i    = 1'b1;
+          end
+        end
+      end
+    endcase
+
+    // Can start a new request as soon as w_state_d is W_IDLE
+    if (w_state_d == W_IDLE) begin
+      // Reset channels
+      w_req_d.aw             = '0  ;
+      w_req_d.aw_valid       = 1'b0;
+      w_req_d.aw_throw_error = 1'b0;
+
+      if (slv_req_i.aw_valid && slv_req_i.aw.atop[5]) begin // ATOP with an R response
+        inject_aw_into_ar_req = 1'b1                 ;
+        slv_resp_o.aw_ready   = inject_aw_into_ar_gnt;
+      end else begin // Regular AW
+        slv_resp_o.aw_ready = 1'b1;
+      end
+
+      // New write request
+      if (slv_req_i.aw_valid && slv_resp_o.aw_ready && !forward_b_beat_full) begin
+        // Default state
+        w_state_d = W_PASSTHROUGH;
+
+        // Save beat
+        w_req_d.aw           = slv_req_i.aw     ;
+        w_req_d.aw_valid     = 1'b1             ;
+        w_req_d.burst_len    = slv_req_i.aw.len ;
+        w_req_d.orig_aw_size = slv_req_i.aw.size;
+
+        case (slv_req_i.aw.burst)
+          axi_pkg::BURST_INCR: begin
+            // Modifiable transaction
+            if (|(slv_req_i.aw.cache & axi_pkg::CACHE_MODIFIABLE)) begin
+              // Evaluate downsize ratio
+              automatic addr_t size_mask  = (1 << slv_req_i.aw.size) - 1                                              ;
+              automatic addr_t conv_ratio = ((1 << slv_req_i.aw.size) + AxiMstPortStrbWidth - 1) / AxiMstPortStrbWidth;
+
+              // Evaluate output burst length
+              automatic addr_t align_adj = (slv_req_i.aw.addr & size_mask & ~MstPortByteMask) / AxiMstPortStrbWidth;
+              w_req_d.burst_len          = (slv_req_i.aw.len + 1) * conv_ratio - align_adj - 1                     ;
+
+              if (conv_ratio != 1) begin
+                w_req_d.aw.size = AxiMstPortMaxSize;
+
+                if (w_req_d.burst_len <= 255) begin
+                  w_state_d      = W_INCR_DOWNSIZE  ;
+                  w_req_d.aw.len = w_req_d.burst_len;
+                end else begin
+                  w_state_d      = W_SPLIT_INCR_DOWNSIZE;
+                  w_req_d.aw.len = 255 - align_adj      ;
+                end
+              end
+            // Non-modifiable transaction.
+            end else begin
+              // Incoming transaction is wider than the master bus.
+              if (slv_req_i.aw.size > AxiMstPortMaxSize) begin
+                w_state_d              = W_PASSTHROUGH;
+                w_req_d.aw_throw_error = 1'b1         ;
+              end
+            end
+          end
+
+          axi_pkg::BURST_WRAP: begin
+            // The DW converter does not support this kind of burst ...
+            w_state_d              = W_PASSTHROUGH;
+            w_req_d.aw_throw_error = 1'b1         ;
+
+            // ... but might if this is a narrow single-beat transaction
+            if (slv_req_i.aw.size <= AxiSlvPortMaxSize && slv_req_i.aw.len == '0)
+              w_req_d.aw_throw_error = 1'b0;
+          end
+
+          axi_pkg::BURST_FIXED: begin
+            // The DW converter does not support this kind of burst ...
+            w_state_d              = W_PASSTHROUGH;
+            w_req_d.aw_throw_error = 1'b1         ;
+
+            // ... but might if this is a narrow single-beat transaction
+            if (slv_req_i.aw.size <= AxiSlvPortMaxSize && slv_req_i.aw.len == '0)
+              w_req_d.aw_throw_error = 1'b0;
+          end
+        endcase
+      end
+    end
+  end
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if (!rst_ni) begin
+      w_state_q <= W_IDLE;
+      w_req_q   <= '0    ;
+    end else begin
+      w_state_q <= w_state_d;
+      w_req_q   <= w_req_d  ;
+    end
+  end
+
+endmodule : axi_dw_downsizer
diff --git a/hw/deps/axi/src/axi_dw_upsizer.sv b/hw/deps/axi/src/axi_dw_upsizer.sv
new file mode 100644
index 0000000..08766cc
--- /dev/null
+++ b/hw/deps/axi/src/axi_dw_upsizer.sv
@@ -0,0 +1,645 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Matheus Cavalcante <matheusd@iis.ee.ethz.ch>
+
+// Description:
+// Data width upsize conversion.
+// Connects a narrow master to a wider slave.
+
+// NOTE: The upsizer does not support WRAP and FIXED bursts, and
+// will answer with SLVERR upon receiving a burst of such types.
+
+module axi_dw_upsizer #(
+    parameter int unsigned AxiMaxReads         = 1    , // Number of outstanding reads
+    parameter int unsigned AxiSlvPortDataWidth = 8    , // Data width of the slv port
+    parameter int unsigned AxiMstPortDataWidth = 8    , // Data width of the mst port
+    parameter int unsigned AxiAddrWidth        = 1    , // Address width
+    parameter int unsigned AxiIdWidth          = 1    , // ID width
+    parameter type aw_chan_t                   = logic, // AW Channel Type
+    parameter type mst_w_chan_t                = logic, //  W Channel Type for mst port
+    parameter type slv_w_chan_t                = logic, //  W Channel Type for slv port
+    parameter type b_chan_t                    = logic, //  B Channel Type
+    parameter type ar_chan_t                   = logic, // AR Channel Type
+    parameter type mst_r_chan_t                = logic, //  R Channel Type for mst port
+    parameter type slv_r_chan_t                = logic, //  R Channel Type for slv port
+    parameter type axi_mst_req_t               = logic, // AXI Request Type for mst ports
+    parameter type axi_mst_resp_t              = logic, // AXI Response Type for mst ports
+    parameter type axi_slv_req_t               = logic, // AXI Request Type for slv ports
+    parameter type axi_slv_resp_t              = logic  // AXI Response Type for slv ports
+  ) (
+    input  logic          clk_i,
+    input  logic          rst_ni,
+    // Slave interface
+    input  axi_slv_req_t  slv_req_i,
+    output axi_slv_resp_t slv_resp_o,
+    // Master interface
+    output axi_mst_req_t  mst_req_o,
+    input  axi_mst_resp_t mst_resp_i
+  );
+
+  /*****************
+   *  DEFINITIONS  *
+   *****************/
+  import axi_pkg::aligned_addr;
+  import axi_pkg::beat_addr   ;
+
+  // Type used to index which adapter is handling each outstanding transaction.
+  localparam TranIdWidth = AxiMaxReads > 1 ? $clog2(AxiMaxReads) : 1;
+  typedef logic [TranIdWidth-1:0] tran_id_t;
+
+  // Data width
+  localparam AxiSlvPortStrbWidth = AxiSlvPortDataWidth / 8;
+  localparam AxiMstPortStrbWidth = AxiMstPortDataWidth / 8;
+
+  localparam AxiSlvPortMaxSize = $clog2(AxiSlvPortStrbWidth);
+  localparam AxiMstPortMaxSize = $clog2(AxiMstPortStrbWidth);
+
+  // Address width
+  typedef logic [AxiAddrWidth-1:0] addr_t;
+
+  // ID width
+  typedef logic [AxiIdWidth-1:0] id_t;
+
+  // Length of burst after upsizing
+  typedef logic [$clog2(AxiMstPortStrbWidth/AxiSlvPortStrbWidth) + 7:0] burst_len_t;
+
+  // Internal AXI bus
+  axi_mst_req_t  mst_req;
+  axi_mst_resp_t mst_resp;
+
+  /**************
+   *  ARBITERS  *
+   **************/
+
+  // R
+
+  slv_r_chan_t [AxiMaxReads-1:0] slv_r_tran;
+  logic        [AxiMaxReads-1:0] slv_r_valid_tran;
+  logic        [AxiMaxReads-1:0] slv_r_ready_tran;
+
+  rr_arb_tree #(
+    .NumIn    (AxiMaxReads ),
+    .DataType (slv_r_chan_t),
+    .AxiVldRdy(1'b1        ),
+    .ExtPrio  (1'b0        ),
+    .LockIn   (1'b1        )
+  ) i_slv_r_arb (
+    .clk_i  (clk_i             ),
+    .rst_ni (rst_ni            ),
+    .flush_i(1'b0              ),
+    .rr_i   ('0                ),
+    .req_i  (slv_r_valid_tran  ),
+    .gnt_o  (slv_r_ready_tran  ),
+    .data_i (slv_r_tran        ),
+    .gnt_i  (slv_req_i.r_ready ),
+    .req_o  (slv_resp_o.r_valid),
+    .data_o (slv_resp_o.r      ),
+    .idx_o  (/* Unused */      )
+  );
+
+  logic [AxiMaxReads-1:0] mst_r_ready_tran;
+  assign mst_req.r_ready = |mst_r_ready_tran;
+
+  // AR
+
+  id_t                    arb_slv_ar_id;
+  logic                   arb_slv_ar_req;
+  logic                   arb_slv_ar_gnt;
+  logic [AxiMaxReads-1:0] arb_slv_ar_gnt_tran;
+  // Multiplex AR slave between AR and AW for the injection of atomic operations with an R response.
+  logic                   inject_aw_into_ar;
+  logic                   inject_aw_into_ar_req;
+  logic                   inject_aw_into_ar_gnt;
+
+  assign arb_slv_ar_gnt = |arb_slv_ar_gnt_tran;
+
+  rr_arb_tree #(
+    .NumIn     (2         ),
+    .DataWidth (AxiIdWidth),
+    .ExtPrio   (1'b0      ),
+    .AxiVldRdy (1'b1      ),
+    .LockIn    (1'b0      )
+  ) i_slv_ar_arb (
+    .clk_i  (clk_i                                       ),
+    .rst_ni (rst_ni                                      ),
+    .flush_i(1'b0                                        ),
+    .rr_i   ('0                                          ),
+    .req_i  ({inject_aw_into_ar_req, slv_req_i.ar_valid} ),
+    .gnt_o  ({inject_aw_into_ar_gnt, slv_resp_o.ar_ready}),
+    .data_i ({slv_req_i.aw.id, slv_req_i.ar.id}          ),
+    .req_o  (arb_slv_ar_req                              ),
+    .gnt_i  (arb_slv_ar_gnt                              ),
+    .data_o (arb_slv_ar_id                               ),
+    .idx_o  (inject_aw_into_ar                           )
+  );
+
+  ar_chan_t [AxiMaxReads-1:0] mst_ar_tran;
+  id_t      [AxiMaxReads-1:0] mst_ar_id;
+  logic     [AxiMaxReads-1:0] mst_ar_valid_tran;
+  logic     [AxiMaxReads-1:0] mst_ar_ready_tran;
+  tran_id_t                   mst_req_idx;
+
+  rr_arb_tree #(
+    .NumIn    (AxiMaxReads),
+    .DataType (ar_chan_t  ),
+    .AxiVldRdy(1'b1       ),
+    .ExtPrio  (1'b0       ),
+    .LockIn   (1'b1       )
+  ) i_mst_ar_arb (
+    .clk_i  (clk_i            ),
+    .rst_ni (rst_ni           ),
+    .flush_i(1'b0             ),
+    .rr_i   ('0               ),
+    .req_i  (mst_ar_valid_tran),
+    .gnt_o  (mst_ar_ready_tran),
+    .data_i (mst_ar_tran      ),
+    .gnt_i  (mst_resp.ar_ready),
+    .req_o  (mst_req.ar_valid ),
+    .data_o (mst_req.ar       ),
+    .idx_o  (mst_req_idx      )
+  );
+
+  /*****************
+   *  ERROR SLAVE  *
+   *****************/
+
+  axi_mst_req_t  axi_err_req;
+  axi_mst_resp_t axi_err_resp;
+
+  axi_err_slv #(
+    .AxiIdWidth(AxiIdWidth          ),
+    .Resp      (axi_pkg::RESP_SLVERR),
+    .req_t     (axi_mst_req_t       ),
+    .resp_t    (axi_mst_resp_t      )
+  ) i_axi_err_slv (
+    .clk_i     (clk_i       ),
+    .rst_ni    (rst_ni      ),
+    .test_i    (1'b0        ),
+    .slv_req_i (axi_err_req ),
+    .slv_resp_o(axi_err_resp)
+  );
+
+  /***********
+   *  DEMUX  *
+   ***********/
+
+  // Requests can be sent either to the error slave,
+  // or to the DWC's master port.
+
+  logic [AxiMaxReads-1:0] mst_req_ar_err;
+  logic                   mst_req_aw_err;
+
+  axi_demux #(
+    .AxiIdWidth (AxiIdWidth    ),
+    .AxiLookBits(AxiIdWidth    ),
+    .aw_chan_t  (aw_chan_t     ),
+    .w_chan_t   (mst_w_chan_t  ),
+    .b_chan_t   (b_chan_t      ),
+    .ar_chan_t  (ar_chan_t     ),
+    .r_chan_t   (mst_r_chan_t  ),
+    .req_t      (axi_mst_req_t ),
+    .resp_t     (axi_mst_resp_t),
+    .NoMstPorts (2             ),
+    .MaxTrans   (AxiMaxReads   ),
+    .SpillAw    (1'b1          ) // Required to break dependency between AW and W channels
+  ) i_axi_demux (
+    .clk_i          (clk_i                      ),
+    .rst_ni         (rst_ni                     ),
+    .test_i         (1'b0                       ),
+    .mst_reqs_o     ({axi_err_req, mst_req_o}   ),
+    .mst_resps_i    ({axi_err_resp, mst_resp_i} ),
+    .slv_ar_select_i(mst_req_ar_err[mst_req_idx]),
+    .slv_aw_select_i(mst_req_aw_err             ),
+    .slv_req_i      (mst_req                    ),
+    .slv_resp_o     (mst_resp                   )
+  );
+
+  /**********
+   *  READ  *
+   **********/
+
+  typedef enum logic [1:0] {
+    R_IDLE       ,
+    R_PASSTHROUGH,
+    R_INCR_UPSIZE
+  } r_state_e;
+
+  // Decide which upsizer will handle the incoming AXI transaction
+  logic     [AxiMaxReads-1:0] idle_read_upsizer;
+  tran_id_t                   idx_ar_upsizer ;
+
+  // Find an idle upsizer to handle this transaction
+  tran_id_t idx_idle_upsizer;
+  lzc #(
+    .WIDTH(AxiMaxReads)
+  ) i_idle_lzc (
+    .in_i   (idle_read_upsizer),
+    .cnt_o  (idx_idle_upsizer ),
+    .empty_o(/* Unused */     )
+  );
+
+  // Is there already another upsizer handling a transaction with the same id
+  logic     [AxiMaxReads-1:0] id_clash_upsizer;
+  tran_id_t                   idx_id_clash_upsizer ;
+  for (genvar t = 0; t < AxiMaxReads; t++) begin: gen_id_clash
+    assign id_clash_upsizer[t] = arb_slv_ar_id == mst_ar_id[t] && !idle_read_upsizer[t];
+  end
+
+  onehot_to_bin #(
+    .ONEHOT_WIDTH(AxiMaxReads)
+  ) i_id_clash_onehot_to_bin (
+    .onehot(id_clash_upsizer    ),
+    .bin   (idx_id_clash_upsizer)
+  );
+
+  // Choose an idle upsizer, unless there is an id clash
+  assign idx_ar_upsizer = (|id_clash_upsizer) ? idx_id_clash_upsizer : idx_idle_upsizer;
+
+  // This logic is used to resolve which upsizer is handling
+  // each outstanding read transaction
+
+  logic     r_upsizer_valid;
+  tran_id_t idx_r_upsizer;
+
+  logic [AxiMaxReads-1:0] rid_upsizer_match;
+
+  // Is there a upsizer handling this transaction?
+  assign r_upsizer_valid = |rid_upsizer_match;
+
+  for (genvar t = 0; t < AxiMaxReads; t++) begin: gen_rid_match
+    assign rid_upsizer_match[t] = (mst_resp.r.id == mst_ar_id[t]) && !idle_read_upsizer[t];
+  end
+
+  onehot_to_bin #(
+    .ONEHOT_WIDTH(AxiMaxReads)
+  ) i_rid_upsizer_lzc (
+    .onehot(rid_upsizer_match),
+    .bin   (idx_r_upsizer    )
+  );
+
+  typedef struct packed {
+    ar_chan_t ar                ;
+    logic ar_valid              ;
+    logic ar_throw_error        ;
+    axi_pkg::len_t burst_len    ;
+    axi_pkg::size_t orig_ar_size;
+  } r_req_t;
+
+  for (genvar t = 0; unsigned'(t) < AxiMaxReads; t++) begin: gen_read_upsizer
+    r_state_e r_state_d, r_state_q;
+    r_req_t r_req_d    , r_req_q  ;
+
+    // Are we idle?
+    assign idle_read_upsizer[t] = (r_state_q == R_IDLE);
+
+    always_comb begin
+      // Maintain state
+      r_state_d = r_state_q;
+      r_req_d   = r_req_q  ;
+
+      // AR Channel
+      mst_ar_tran[t]       = r_req_q.ar      ;
+      mst_ar_id[t]         = r_req_q.ar.id   ;
+      mst_ar_valid_tran[t] = r_req_q.ar_valid;
+
+      // Throw an error
+      mst_req_ar_err[t] = r_req_q.ar_throw_error;
+
+      // R Channel
+      // No latency
+      slv_r_tran[t]      = '0             ;
+      slv_r_tran[t].id   = mst_resp.r.id  ;
+      slv_r_tran[t].resp = mst_resp.r.resp;
+      slv_r_tran[t].user = mst_resp.r.user;
+
+      arb_slv_ar_gnt_tran[t] = 1'b0;
+
+      mst_r_ready_tran[t] = 1'b0;
+      slv_r_valid_tran[t] = 1'b0;
+
+      // Got a grant on the AR channel
+      if (mst_ar_valid_tran[t] && mst_ar_ready_tran[t]) begin
+        r_req_d.ar_valid       = 1'b0;
+        r_req_d.ar_throw_error = 1'b0;
+      end
+
+      case (r_state_q)
+        R_IDLE : begin
+          // Reset channels
+          r_req_d.ar = '0;
+
+          // New read request
+          if (arb_slv_ar_req && (idx_ar_upsizer == t)) begin
+            arb_slv_ar_gnt_tran[t] = 1'b1;
+
+            // Default state
+            r_state_d = R_PASSTHROUGH;
+
+            // Save beat
+            r_req_d.ar           = slv_req_i.ar     ;
+            r_req_d.ar_valid     = 1'b1             ;
+            r_req_d.burst_len    = slv_req_i.ar.len ;
+            r_req_d.orig_ar_size = slv_req_i.ar.size;
+            if (inject_aw_into_ar) begin
+              r_req_d.ar.id        = slv_req_i.aw.id    ;
+              r_req_d.ar.addr      = slv_req_i.aw.addr  ;
+              r_req_d.ar.size      = slv_req_i.aw.size  ;
+              r_req_d.ar.burst     = slv_req_i.aw.burst ;
+              r_req_d.ar.len       = slv_req_i.aw.len   ;
+              r_req_d.ar.lock      = slv_req_i.aw.lock  ;
+              r_req_d.ar.cache     = slv_req_i.aw.cache ;
+              r_req_d.ar.prot      = slv_req_i.aw.prot  ;
+              r_req_d.ar.qos       = slv_req_i.aw.qos   ;
+              r_req_d.ar.region    = slv_req_i.aw.region;
+              r_req_d.ar.user      = slv_req_i.aw.user  ;
+              r_req_d.ar_valid     = 1'b0               ; // Injected "AR"s from AW are not valid.
+              r_req_d.burst_len    = slv_req_i.aw.len   ;
+              r_req_d.orig_ar_size = slv_req_i.aw.size  ;
+            end
+
+            case (r_req_d.ar.burst)
+              axi_pkg::BURST_INCR : begin
+                // Modifiable transaction
+                if (|(r_req_d.ar.cache & axi_pkg::CACHE_MODIFIABLE)) begin
+                  // No need to upsize single-beat transactions.
+                  if (r_req_d.ar.len != '0) begin
+                    // Evaluate output burst length
+                    automatic addr_t start_addr = aligned_addr(r_req_d.ar.addr, AxiMstPortMaxSize)                                                    ;
+                    automatic addr_t end_addr   = aligned_addr(beat_addr(r_req_d.ar.addr, r_req_d.orig_ar_size, r_req_d.burst_len), AxiMstPortMaxSize);
+
+                    r_req_d.ar.len  = (end_addr - start_addr) >> AxiMstPortMaxSize;
+                    r_req_d.ar.size = AxiMstPortMaxSize                           ;
+                    r_state_d       = R_INCR_UPSIZE                               ;
+                  end
+                end
+              end
+
+              axi_pkg::BURST_WRAP: begin
+                // The DW converter does not support this kind of burst ...
+                r_state_d              = R_PASSTHROUGH;
+                r_req_d.ar_throw_error = 1'b1         ;
+
+                // ... but might if this is a single-beat transaction
+                if (r_req_d.ar.len == '0)
+                  r_req_d.ar_throw_error = 1'b0;
+              end
+
+              axi_pkg::BURST_FIXED: begin
+                // The DW converter does not support this kind of burst ...
+                r_state_d              = R_PASSTHROUGH;
+                r_req_d.ar_throw_error = 1'b1         ;
+
+                // ... but might if this is a single-beat transaction
+                if (r_req_d.ar.len == '0)
+                  r_req_d.ar_throw_error = 1'b0;
+              end
+            endcase
+          end
+        end
+
+        R_PASSTHROUGH, R_INCR_UPSIZE: begin
+          // Request was accepted
+          if (!r_req_q.ar_valid)
+            if (mst_resp.r_valid && (idx_r_upsizer == t) && r_upsizer_valid) begin
+              automatic addr_t mst_port_offset = r_req_q.ar.addr[(AxiMstPortStrbWidth == 1 ? 1 : $clog2(AxiMstPortStrbWidth)) - 1:0];
+              automatic addr_t slv_port_offset = r_req_q.ar.addr[(AxiSlvPortStrbWidth == 1 ? 1 : $clog2(AxiSlvPortStrbWidth)) - 1:0];
+
+              // Valid output
+              slv_r_valid_tran[t] = 1'b1                                       ;
+              slv_r_tran[t].last  = mst_resp.r.last && (r_req_q.burst_len == 0);
+
+              // Lane steering
+              for (int b = 0; b < AxiMstPortStrbWidth; b++) begin
+                if ((b >= mst_port_offset) &&
+                    (b - mst_port_offset < (1 << r_req_q.orig_ar_size)) &&
+                    (b + slv_port_offset - mst_port_offset < AxiSlvPortStrbWidth)) begin
+                  slv_r_tran[t].data[8*(b + slv_port_offset - mst_port_offset) +: 8] = mst_resp.r.data[8*b +: 8];
+                end
+              end
+
+              // Acknowledgment
+              if (slv_r_ready_tran[t]) begin
+                r_req_d.burst_len = r_req_q.burst_len - 1                                                            ;
+                r_req_d.ar.addr   = aligned_addr(r_req_q.ar.addr, r_req_q.orig_ar_size) + (1 << r_req_q.orig_ar_size);
+
+                case (r_state_q)
+                  R_PASSTHROUGH :
+                    mst_r_ready_tran[t] = 1'b1;
+
+                  R_INCR_UPSIZE :
+                    if (r_req_q.burst_len == 0 || (aligned_addr(r_req_d.ar.addr, AxiMstPortMaxSize) != aligned_addr(r_req_q.ar.addr, AxiMstPortMaxSize)))
+                      mst_r_ready_tran[t] = 1'b1;
+                endcase
+
+                if (r_req_q.burst_len == '0)
+                  r_state_d = R_IDLE;
+              end
+            end
+        end
+      endcase
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+      if (!rst_ni) begin
+        r_state_q <= R_IDLE;
+        r_req_q   <= '0    ;
+      end else begin
+        r_state_q <= r_state_d;
+        r_req_q   <= r_req_d  ;
+      end
+    end
+  end : gen_read_upsizer
+
+  /***********
+   *  WRITE  *
+   ***********/
+
+  typedef enum logic [1:0] {
+    W_IDLE       ,
+    W_PASSTHROUGH,
+    W_INCR_UPSIZE
+  } w_state_e;
+
+  typedef struct packed {
+    aw_chan_t aw                ;
+    logic aw_valid              ;
+    logic aw_throw_error        ;
+    mst_w_chan_t w              ;
+    logic w_valid               ;
+    axi_pkg::len_t burst_len    ;
+    axi_pkg::size_t orig_aw_size;
+  } w_req_t;
+
+  w_state_e w_state_d, w_state_q;
+  w_req_t   w_req_d , w_req_q ;
+
+  always_comb begin
+    inject_aw_into_ar_req = 1'b0;
+
+    // Maintain state
+    w_state_d = w_state_q;
+    w_req_d   = w_req_q  ;
+
+    // AW Channel
+    mst_req.aw          = w_req_q.aw      ;
+    mst_req.aw_valid    = w_req_q.aw_valid;
+    slv_resp_o.aw_ready = '0              ;
+
+    // Throw an error.
+    mst_req_aw_err = w_req_q.aw_throw_error;
+
+    // W Channel
+    mst_req.w          = w_req_q.w      ;
+    mst_req.w_valid    = w_req_q.w_valid;
+    slv_resp_o.w_ready = '0             ;
+
+    // B Channel (No latency)
+    slv_resp_o.b       = mst_resp.b       ;
+    slv_resp_o.b_valid = mst_resp.b_valid ;
+    mst_req.b_ready    = slv_req_i.b_ready;
+
+    // Got a grant on the AW channel
+    if (mst_req.aw_valid && mst_resp.aw_ready) begin
+      w_req_d.aw_valid       = 1'b0;
+      w_req_d.aw_throw_error = 1'b0;
+    end
+
+    case (w_state_q)
+      W_PASSTHROUGH, W_INCR_UPSIZE: begin
+        // Got a grant on the W channel
+        if (mst_req.w_valid && mst_resp.w_ready) begin
+          w_req_d.w       = '0  ;
+          w_req_d.w_valid = 1'b0;
+        end
+
+        // Request was accepted
+        if (!w_req_q.aw_valid) begin
+          // Ready if downstream interface is idle, or if it is ready
+          slv_resp_o.w_ready = ~mst_req.w_valid || mst_resp.w_ready;
+
+          if (slv_req_i.w_valid && slv_resp_o.w_ready) begin
+            automatic addr_t mst_port_offset = w_req_q.aw.addr[(AxiMstPortStrbWidth == 1 ? 1 : $clog2(AxiMstPortStrbWidth)) - 1:0];
+            automatic addr_t slv_port_offset = w_req_q.aw.addr[(AxiSlvPortStrbWidth == 1 ? 1 : $clog2(AxiSlvPortStrbWidth)) - 1:0];
+
+            // Serialization
+            for (int b = 0; b < AxiMstPortStrbWidth; b++)
+              if ((b >= mst_port_offset) &&
+                  (b - mst_port_offset < (1 << w_req_q.orig_aw_size)) &&
+                  (b + slv_port_offset - mst_port_offset < AxiSlvPortStrbWidth)) begin
+                w_req_d.w.data[8*b +: 8] = slv_req_i.w.data[8*(b + slv_port_offset - mst_port_offset) +: 8];
+                w_req_d.w.strb[b]        = slv_req_i.w.strb[b + slv_port_offset - mst_port_offset]         ;
+              end
+
+            w_req_d.burst_len = w_req_q.burst_len - 1                                                            ;
+            w_req_d.aw.addr   = aligned_addr(w_req_q.aw.addr, w_req_q.orig_aw_size) + (1 << w_req_q.orig_aw_size);
+            w_req_d.w.last    = (w_req_q.burst_len == 0)                                                         ;
+            w_req_d.w.user    = slv_req_i.w.user                                                                 ;
+
+            case (w_state_q)
+              W_PASSTHROUGH:
+                // Forward data as soon as we can
+                w_req_d.w_valid = 1'b1;
+
+              W_INCR_UPSIZE:
+                // Forward when the burst is finished, or after filling up a word
+                if (w_req_q.burst_len == 0 || (aligned_addr(w_req_d.aw.addr, AxiMstPortMaxSize) != aligned_addr(w_req_q.aw.addr, AxiMstPortMaxSize)))
+                  w_req_d.w_valid = 1'b1;
+            endcase
+          end
+        end
+
+        if (mst_req.w_valid && mst_resp.w_ready)
+          if (w_req_q.burst_len == '1) begin
+            slv_resp_o.w_ready = 1'b0  ;
+            w_state_d          = W_IDLE;
+          end
+      end
+    endcase
+
+    // Can start a new request as soon as w_state_d is W_IDLE
+    if (w_state_d == W_IDLE) begin
+      // Reset channels
+      w_req_d.aw             = '0  ;
+      w_req_d.aw_valid       = 1'b0;
+      w_req_d.aw_throw_error = 1'b0;
+      w_req_d.w              = '0  ;
+      w_req_d.w_valid        = 1'b0;
+
+      if (slv_req_i.aw_valid && slv_req_i.aw.atop[5]) begin // ATOP with an R response
+        inject_aw_into_ar_req = 1'b1                 ;
+        slv_resp_o.aw_ready   = inject_aw_into_ar_gnt;
+      end else begin // Regular AW
+        slv_resp_o.aw_ready = 1'b1;
+      end
+
+      // New write request
+      if (slv_req_i.aw_valid & slv_resp_o.aw_ready) begin
+        // Default state
+        w_state_d = W_PASSTHROUGH;
+
+        // Save beat
+        w_req_d.aw       = slv_req_i.aw;
+        w_req_d.aw_valid = 1'b1        ;
+
+        w_req_d.burst_len    = slv_req_i.aw.len ;
+        w_req_d.orig_aw_size = slv_req_i.aw.size;
+
+        case (slv_req_i.aw.burst)
+          axi_pkg::BURST_INCR: begin
+            // Modifiable transaction
+            if (|(slv_req_i.aw.cache & axi_pkg::CACHE_MODIFIABLE))
+              // No need to upsize single-beat transactions.
+              if (slv_req_i.aw.len != '0) begin
+                // Evaluate output burst length
+                automatic addr_t start_addr = aligned_addr(slv_req_i.aw.addr, AxiMstPortMaxSize)                                                ;
+                automatic addr_t end_addr   = aligned_addr(beat_addr(slv_req_i.aw.addr, slv_req_i.aw.size, slv_req_i.aw.len), AxiMstPortMaxSize);
+
+                w_req_d.aw.len  = (end_addr - start_addr) >> AxiMstPortMaxSize;
+                w_req_d.aw.size = AxiMstPortMaxSize                           ;
+                w_state_d       = W_INCR_UPSIZE                               ;
+              end
+          end
+
+          axi_pkg::BURST_WRAP: begin
+            // The DW converter does not support this kind of burst ...
+            w_state_d              = W_PASSTHROUGH;
+            w_req_d.aw_throw_error = 1'b1         ;
+
+            // ... but might if this is a single-beat transaction
+            if (slv_req_i.aw.len == '0)
+              w_req_d.aw_throw_error = 1'b0;
+          end
+
+          axi_pkg::BURST_FIXED: begin
+            // The DW converter does not support this kind of burst ...
+            w_state_d              = W_PASSTHROUGH;
+            w_req_d.aw_throw_error = 1'b1         ;
+
+            // ... but might if this is a single-beat transaction
+            if (slv_req_i.aw.len == '0)
+              w_req_d.aw_throw_error = 1'b0;
+          end
+        endcase
+      end
+    end
+  end
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if (!rst_ni) begin
+      w_state_q <= W_IDLE;
+      w_req_q   <= '0    ;
+    end else begin
+      w_state_q <= w_state_d;
+      w_req_q   <= w_req_d  ;
+    end
+  end
+
+endmodule : axi_dw_upsizer
diff --git a/hw/deps/axi/src/axi_err_slv.sv b/hw/deps/axi/src/axi_err_slv.sv
new file mode 100644
index 0000000..b3a8b9c
--- /dev/null
+++ b/hw/deps/axi/src/axi_err_slv.sv
@@ -0,0 +1,256 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+// AXI Error Slave: This module always responds with an AXI error for transactions that are sent to
+// it.  This module optionally supports ATOPs if the `ATOPs` parameter is set.
+
+module axi_err_slv #(
+  parameter int unsigned          AxiIdWidth  = 0,                    // AXI ID Width
+  parameter type                  req_t       = logic,                // AXI 4 request struct, with atop field
+  parameter type                  resp_t      = logic,                // AXI 4 response struct
+  parameter axi_pkg::resp_t       Resp        = axi_pkg::RESP_DECERR, // Error generated by this slave.
+  parameter int unsigned          RespWidth   = 32'd64,               // Data response width, gets zero extended or truncated to r.data.
+  parameter logic [RespWidth-1:0] RespData    = 64'hCA11AB1EBADCAB1E, // Hexvalue for data return value
+  parameter bit                   ATOPs       = 1'b1,                 // Activate support for ATOPs.  Set to 1 if this slave could ever get an atomic AXI transaction.
+  parameter int unsigned          MaxTrans    = 1                     // Maximum # of accepted transactions before stalling
+) (
+  input  logic  clk_i,   // Clock
+  input  logic  rst_ni,  // Asynchronous reset active low
+  input  logic  test_i,  // Testmode enable
+  // slave port
+  input  req_t  slv_req_i,
+  output resp_t slv_resp_o
+);
+  typedef logic [AxiIdWidth-1:0] id_t;
+  typedef struct packed {
+    id_t           id;
+    axi_pkg::len_t len;
+  } r_data_t;
+
+  req_t   err_req;
+  resp_t  err_resp;
+
+  if (ATOPs) begin
+    axi_atop_filter #(
+      .AxiIdWidth       ( AxiIdWidth  ),
+      .AxiMaxWriteTxns  ( MaxTrans    ),
+      .req_t            ( req_t       ),
+      .resp_t           ( resp_t      )
+    ) i_atop_filter (
+      .clk_i,
+      .rst_ni,
+      .slv_req_i  ( slv_req_i   ),
+      .slv_resp_o ( slv_resp_o  ),
+      .mst_req_o  ( err_req     ),
+      .mst_resp_i ( err_resp    )
+    );
+  end else begin
+    assign err_req    = slv_req_i;
+    assign slv_resp_o = err_resp;
+  end
+
+  // w fifo
+  logic    w_fifo_full, w_fifo_empty;
+  logic    w_fifo_push, w_fifo_pop;
+  id_t     w_fifo_data;
+  // b fifo
+  logic    b_fifo_full, b_fifo_empty;
+  logic    b_fifo_push, b_fifo_pop;
+  id_t     b_fifo_data;
+  // r fifo
+  r_data_t r_fifo_inp;
+  logic    r_fifo_full, r_fifo_empty;
+  logic    r_fifo_push, r_fifo_pop;
+  r_data_t r_fifo_data;
+  // r counter
+  logic    r_cnt_clear, r_cnt_en, r_cnt_load;
+  axi_pkg::len_t r_current_beat;
+  // r status
+  logic    r_busy_d, r_busy_q, r_busy_load;
+
+  //--------------------------------------
+  // Write Transactions
+  //--------------------------------------
+  // push, when there is room in the fifo
+  assign w_fifo_push        = err_req.aw_valid & ~w_fifo_full;
+  assign err_resp.aw_ready  = ~w_fifo_full;
+
+  fifo_v3 #(
+    .FALL_THROUGH ( 1'b1      ),
+    .DEPTH        ( MaxTrans  ),
+    .dtype        ( id_t      )
+  ) i_w_fifo (
+    .clk_i      ( clk_i             ),
+    .rst_ni     ( rst_ni            ),
+    .flush_i    ( 1'b0              ),
+    .testmode_i ( test_i            ),
+    .full_o     ( w_fifo_full       ),
+    .empty_o    ( w_fifo_empty      ),
+    .usage_o    (                   ),
+    .data_i     ( err_req.aw.id     ),
+    .push_i     ( w_fifo_push       ),
+    .data_o     ( w_fifo_data       ),
+    .pop_i      ( w_fifo_pop        )
+  );
+
+  always_comb begin : proc_w_channel
+    err_resp.w_ready  = 1'b0;
+    w_fifo_pop        = 1'b0;
+    b_fifo_push       = 1'b0;
+    if (!w_fifo_empty && !b_fifo_full) begin
+      // eat the beats
+      err_resp.w_ready = 1'b1;
+      // on the last w transaction
+      if (err_req.w_valid && err_req.w.last) begin
+        w_fifo_pop    = 1'b1;
+        b_fifo_push   = 1'b1;
+      end
+    end
+  end
+
+  fifo_v3 #(
+    .FALL_THROUGH ( 1'b0         ),
+    .DEPTH        ( unsigned'(2) ), // two placed so that w can eat beats if b is not sent
+    .dtype        ( id_t         )
+  ) i_b_fifo (
+    .clk_i      ( clk_i        ),
+    .rst_ni     ( rst_ni       ),
+    .flush_i    ( 1'b0         ),
+    .testmode_i ( test_i       ),
+    .full_o     ( b_fifo_full  ),
+    .empty_o    ( b_fifo_empty ),
+    .usage_o    (              ),
+    .data_i     ( w_fifo_data  ),
+    .push_i     ( b_fifo_push  ),
+    .data_o     ( b_fifo_data  ),
+    .pop_i      ( b_fifo_pop   )
+  );
+
+  always_comb begin : proc_b_channel
+    b_fifo_pop        = 1'b0;
+    err_resp.b        = '0;
+    err_resp.b.id     = b_fifo_data;
+    err_resp.b.resp   = Resp;
+    err_resp.b_valid  = 1'b0;
+    if (!b_fifo_empty) begin
+      err_resp.b_valid = 1'b1;
+      // b transaction
+      b_fifo_pop = err_req.b_ready;
+    end
+  end
+
+  //--------------------------------------
+  // Read Transactions
+  //--------------------------------------
+  // push if there is room in the fifo
+  assign r_fifo_push        = err_req.ar_valid & ~r_fifo_full;
+  assign err_resp.ar_ready  = ~r_fifo_full;
+
+  // fifo data assignment
+  assign r_fifo_inp.id  = err_req.ar.id;
+  assign r_fifo_inp.len = err_req.ar.len;
+
+  fifo_v3 #(
+    .FALL_THROUGH ( 1'b0      ),
+    .DEPTH        ( MaxTrans  ),
+    .dtype        ( r_data_t  )
+  ) i_r_fifo (
+    .clk_i     ( clk_i        ),
+    .rst_ni    ( rst_ni       ),
+    .flush_i   ( 1'b0         ),
+    .testmode_i( test_i       ),
+    .full_o    ( r_fifo_full  ),
+    .empty_o   ( r_fifo_empty ),
+    .usage_o   (              ),
+    .data_i    ( r_fifo_inp   ),
+    .push_i    ( r_fifo_push  ),
+    .data_o    ( r_fifo_data  ),
+    .pop_i     ( r_fifo_pop   )
+  );
+
+  always_comb begin : proc_r_channel
+    // default assignments
+    r_busy_d    = r_busy_q;
+    r_busy_load = 1'b0;
+    // r fifo signals
+    r_fifo_pop  = 1'b0;
+    // r counter signals
+    r_cnt_clear = 1'b0;
+    r_cnt_en    = 1'b0;
+    r_cnt_load  = 1'b0;
+    // r_channel
+    err_resp.r        = '0;
+    err_resp.r.id     = r_fifo_data.id;
+    err_resp.r.data   = RespData;
+    err_resp.r.resp   = Resp;
+    err_resp.r_valid  = 1'b0;
+    // control
+    if (r_busy_q) begin
+      err_resp.r_valid = 1'b1;
+      err_resp.r.last = (r_current_beat == '0);
+      // r transaction
+      if (err_req.r_ready) begin
+        r_cnt_en = 1'b1;
+        if (r_current_beat == '0) begin
+          r_busy_d    = 1'b0;
+          r_busy_load = 1'b1;
+          r_cnt_clear = 1'b1;
+          r_fifo_pop  = 1'b1;
+        end
+      end
+    end else begin
+      // when not busy and fifo not empty, start counter err gen
+      if (!r_fifo_empty) begin
+        r_busy_d    = 1'b1;
+        r_busy_load = 1'b1;
+        r_cnt_load  = 1'b1;
+      end
+    end
+  end
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      r_busy_q <= '0;
+    end else if (r_busy_load) begin
+      r_busy_q <= r_busy_d;
+    end
+  end
+
+  counter #(
+    .WIDTH     ($bits(axi_pkg::len_t))
+  ) i_r_counter (
+    .clk_i     ( clk_i           ),
+    .rst_ni    ( rst_ni          ),
+    .clear_i   ( r_cnt_clear     ),
+    .en_i      ( r_cnt_en        ),
+    .load_i    ( r_cnt_load      ),
+    .down_i    ( 1'b1            ),
+    .d_i       ( r_fifo_data.len ),
+    .q_o       ( r_current_beat  ),
+    .overflow_o(                 )
+  );
+
+  // pragma translate_off
+  `ifndef VERILATOR
+  initial begin
+    assert (Resp == axi_pkg::RESP_DECERR || Resp == axi_pkg::RESP_SLVERR) else
+      $fatal(1, "This module may only generate RESP_DECERR or RESP_SLVERR responses!");
+  end
+  default disable iff (!rst_ni);
+  if (!ATOPs) begin : gen_assert_atops_unsupported
+    assume property( @(posedge clk_i) (slv_req_i.aw_valid |-> slv_req_i.aw.atop == '0)) else
+     $fatal(1, "Got ATOP but not configured to support ATOPs!");
+  end
+  `endif
+  // pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi/src/axi_id_prepend.sv b/hw/deps/axi/src/axi_id_prepend.sv
new file mode 100644
index 0000000..317ae32
--- /dev/null
+++ b/hw/deps/axi/src/axi_id_prepend.sv
@@ -0,0 +1,159 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+// AXI ID Prepend: This module prepends/strips the MSB from the AXI IDs.
+// Constraints enforced through assertions: ID width of slave and master port
+
+module axi_id_prepend #(
+  parameter int unsigned NoBus             = 1,     // Can take multiple axi busses
+  parameter int unsigned AxiIdWidthSlvPort = 4,     // AXI ID Width of the Slave Ports
+  parameter int unsigned AxiIdWidthMstPort = 6,     // AXI ID Width of the Master Ports
+  parameter type         slv_aw_chan_t     = logic, // AW Channel Type for slv port
+  parameter type         slv_w_chan_t      = logic, //  W Channel Type for slv port
+  parameter type         slv_b_chan_t      = logic, //  B Channel Type for slv port
+  parameter type         slv_ar_chan_t     = logic, // AR Channel Type for slv port
+  parameter type         slv_r_chan_t      = logic, //  R Channel Type for slv port
+  parameter type         mst_aw_chan_t     = logic, // AW Channel Type for mst port
+  parameter type         mst_w_chan_t      = logic, //  W Channel Type for mst port
+  parameter type         mst_b_chan_t      = logic, //  B Channel Type for mst port
+  parameter type         mst_ar_chan_t     = logic, // AR Channel Type for mst port
+  parameter type         mst_r_chan_t      = logic, //  R Channel Type for mst port
+  // DEPENDENT PARAMETER DO NOT OVERWRITE!
+  parameter int unsigned PreIdWidth        = AxiIdWidthMstPort - AxiIdWidthSlvPort
+) (
+  input  logic [PreIdWidth-1:0] pre_id_i, // ID to be prepended
+  // slave port (input), connect master modules here
+  // AW channel
+  input  slv_aw_chan_t [NoBus-1:0] slv_aw_chans_i,
+  input  logic         [NoBus-1:0] slv_aw_valids_i,
+  output logic         [NoBus-1:0] slv_aw_readies_o,
+  //  W channel
+  input  slv_w_chan_t  [NoBus-1:0] slv_w_chans_i,
+  input  logic         [NoBus-1:0] slv_w_valids_i,
+  output logic         [NoBus-1:0] slv_w_readies_o,
+  //  B channel
+  output slv_b_chan_t  [NoBus-1:0] slv_b_chans_o,
+  output logic         [NoBus-1:0] slv_b_valids_o,
+  input  logic         [NoBus-1:0] slv_b_readies_i,
+  // AR channel
+  input  slv_ar_chan_t [NoBus-1:0] slv_ar_chans_i,
+  input  logic         [NoBus-1:0] slv_ar_valids_i,
+  output logic         [NoBus-1:0] slv_ar_readies_o,
+  //  R channel
+  output slv_r_chan_t  [NoBus-1:0] slv_r_chans_o,
+  output logic         [NoBus-1:0] slv_r_valids_o,
+  input  logic         [NoBus-1:0] slv_r_readies_i,
+  // master ports (output), connect slave modules here
+  // AW channel
+  output mst_aw_chan_t [NoBus-1:0] mst_aw_chans_o,
+  output logic         [NoBus-1:0] mst_aw_valids_o,
+  input  logic         [NoBus-1:0] mst_aw_readies_i,
+  //  W channel
+  output mst_w_chan_t  [NoBus-1:0] mst_w_chans_o,
+  output logic         [NoBus-1:0] mst_w_valids_o,
+  input  logic         [NoBus-1:0] mst_w_readies_i,
+  //  B channel
+  input  mst_b_chan_t  [NoBus-1:0] mst_b_chans_i,
+  input  logic         [NoBus-1:0] mst_b_valids_i,
+  output logic         [NoBus-1:0] mst_b_readies_o,
+  // AR channel
+  output mst_ar_chan_t [NoBus-1:0] mst_ar_chans_o,
+  output logic         [NoBus-1:0] mst_ar_valids_o,
+  input  logic         [NoBus-1:0] mst_ar_readies_i,
+  //  R channel
+  input  mst_r_chan_t  [NoBus-1:0] mst_r_chans_i,
+  input  logic         [NoBus-1:0] mst_r_valids_i,
+  output logic         [NoBus-1:0] mst_r_readies_o
+);
+
+  // prepend the ID
+  for (genvar i = 0; i < NoBus; i++) begin : gen_id_prepend
+    if (PreIdWidth == 0) begin : gen_no_prepend
+      assign mst_aw_chans_o[i] = slv_aw_chans_i[i];
+      assign mst_ar_chans_o[i] = slv_ar_chans_i[i];
+    end else begin : gen_prepend
+      always_comb begin
+        mst_aw_chans_o[i] = slv_aw_chans_i[i];
+        mst_ar_chans_o[i] = slv_ar_chans_i[i];
+        mst_aw_chans_o[i].id = {pre_id_i, slv_aw_chans_i[i].id[AxiIdWidthSlvPort-1:0]};
+        mst_ar_chans_o[i].id = {pre_id_i, slv_ar_chans_i[i].id[AxiIdWidthSlvPort-1:0]};
+      end
+    end
+    // The ID is in the highest bits of the struct, so an assignment from a channel with a wide ID
+    // to a channel with a shorter ID correctly cuts the prepended ID.
+    assign slv_b_chans_o[i] = mst_b_chans_i[i];
+    assign slv_r_chans_o[i] = mst_r_chans_i[i];
+  end
+
+  // assign the handshaking's and w channel
+  assign mst_w_chans_o    = slv_w_chans_i;
+  assign mst_aw_valids_o  = slv_aw_valids_i;
+  assign slv_aw_readies_o = mst_aw_readies_i;
+  assign mst_w_valids_o   = slv_w_valids_i;
+  assign slv_w_readies_o  = mst_w_readies_i;
+  assign slv_b_valids_o   = mst_b_valids_i;
+  assign mst_b_readies_o  = slv_b_readies_i;
+  assign mst_ar_valids_o  = slv_ar_valids_i;
+  assign slv_ar_readies_o = mst_ar_readies_i;
+  assign slv_r_valids_o   = mst_r_valids_i;
+  assign mst_r_readies_o  = slv_r_readies_i;
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin : p_assert
+    assert(NoBus > 0)
+      else $fatal(1, "Input must be at least one element wide.");
+    assert(PreIdWidth == ($bits(mst_aw_chans_o[0].id) - $bits(slv_aw_chans_i[0].id)))
+      else $fatal(1, "Prepend ID Width must be: $bits(mst_aw_chans_o.id)-$bits(slv_aw_chans_i.id)");
+    assert ($bits(mst_aw_chans_o[0].id) > $bits(slv_aw_chans_i[0].id))
+      else $fatal(1, "The master AXI port has to have a wider ID than the slave port.");
+  end
+
+  aw_id   : assert final(
+      mst_aw_chans_o[0].id[$bits(slv_aw_chans_i[0].id)-1:0] === slv_aw_chans_i[0].id)
+        else $fatal (1, "Something with the AW channel ID prepending went wrong.");
+  aw_addr : assert final(mst_aw_chans_o[0].addr === slv_aw_chans_i[0].addr)
+      else $fatal (1, "Something with the AW channel ID prepending went wrong.");
+  aw_len  : assert final(mst_aw_chans_o[0].len === slv_aw_chans_i[0].len)
+      else $fatal (1, "Something with the AW channel ID prepending went wrong.");
+  aw_size : assert final(mst_aw_chans_o[0].size === slv_aw_chans_i[0].size)
+      else $fatal (1, "Something with the AW channel ID prepending went wrong.");
+  aw_qos  : assert final(mst_aw_chans_o[0].qos === slv_aw_chans_i[0].qos)
+      else $fatal (1, "Something with the AW channel ID prepending went wrong.");
+
+  b_id    : assert final(
+      mst_b_chans_i[0].id[$bits(slv_b_chans_o[0].id)-1:0] === slv_b_chans_o[0].id)
+        else $fatal (1, "Something with the B channel ID stripping went wrong.");
+  b_resp  : assert final(mst_b_chans_i[0].resp === slv_b_chans_o[0].resp)
+      else $fatal (1, "Something with the B channel ID stripping went wrong.");
+
+  ar_id   : assert final(
+      mst_ar_chans_o[0].id[$bits(slv_ar_chans_i[0].id)-1:0] === slv_ar_chans_i[0].id)
+        else $fatal (1, "Something with the AR channel ID prepending went wrong.");
+  ar_addr : assert final(mst_ar_chans_o[0].addr === slv_ar_chans_i[0].addr)
+      else $fatal (1, "Something with the AR channel ID prepending went wrong.");
+  ar_len  : assert final(mst_ar_chans_o[0].len === slv_ar_chans_i[0].len)
+      else $fatal (1, "Something with the AR channel ID prepending went wrong.");
+  ar_size : assert final(mst_ar_chans_o[0].size === slv_ar_chans_i[0].size)
+      else $fatal (1, "Something with the AR channel ID prepending went wrong.");
+  ar_qos  : assert final(mst_ar_chans_o[0].qos === slv_ar_chans_i[0].qos)
+      else $fatal (1, "Something with the AR channel ID prepending went wrong.");
+
+  r_id    : assert final(mst_r_chans_i[0].id[$bits(slv_r_chans_o[0].id)-1:0] === slv_r_chans_o[0].id)
+      else $fatal (1, "Something with the R channel ID stripping went wrong.");
+  r_data  : assert final(mst_r_chans_i[0].data === slv_r_chans_o[0].data)
+      else $fatal (1, "Something with the R channel ID stripping went wrong.");
+  r_resp  : assert final(mst_r_chans_i[0].resp === slv_r_chans_o[0].resp)
+      else $fatal (1, "Something with the R channel ID stripping went wrong.");
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/axi/src/axi_id_remap.sv b/hw/deps/axi/src/axi_id_remap.sv
new file mode 100644
index 0000000..78033f2
--- /dev/null
+++ b/hw/deps/axi/src/axi_id_remap.sv
@@ -0,0 +1,640 @@
+// Copyright (c) 2014-2020 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Andreas Kurth <akurth@iis.ee.ethz.ch>
+// Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+// Wolfgang Roenninger <wroennin@iis.ee.ethz.ch>
+
+`include "common_cells/registers.svh"
+
+/// Remap AXI IDs from wide IDs at the slave port to narrower IDs at the master port.
+///
+/// This module is designed to remap an overly wide, sparsely used ID space to a narrower, densely
+/// used ID space.  This scenario occurs, for example, when an AXI master has wide ID ports but
+/// effectively only uses a (not necessarily contiguous) subset of IDs.
+///
+/// This module retains the independence of IDs.  That is, if two transactions have different IDs at
+/// the slave port of this module, they are guaranteed to have different IDs at the master port of
+/// this module.  This implies a lower bound on the [width of IDs on the master
+/// port](#parameter.AxiMstPortIdWidth).  If you require narrower master port IDs and can forgo ID
+/// independence, use [`axi_id_serialize`](module.axi_id_serialize) instead.
+///
+/// Internally, a [table is used for remapping IDs](module.axi_id_remap_table).
+module axi_id_remap #(
+  /// ID width of the AXI4+ATOP slave port.
+  parameter int unsigned AxiSlvPortIdWidth = 32'd0,
+  /// Maximum number of different IDs that can be in flight at the slave port.  Reads and writes are
+  /// counted separately (except for ATOPs, which count as both read and write).
+  ///
+  /// It is legal for upstream to have transactions with more unique IDs than the maximum given by
+  /// this parameter in flight, but a transaction exceeding the maximum will be stalled until all
+  /// transactions of another ID complete.
+  ///
+  /// The maximum value of this parameter is `2**AxiSlvPortIdWidth`.
+  parameter int unsigned AxiSlvPortMaxUniqIds = 32'd0,
+  /// Maximum number of in-flight transactions with the same ID.
+  ///
+  /// It is legal for upstream to have more transactions than the maximum given by this parameter in
+  /// flight for any ID, but a transaction exceeding the maximum will be stalled until another
+  /// transaction with the same ID completes.
+  parameter int unsigned AxiMaxTxnsPerId = 32'd0,
+  /// ID width of the AXI4+ATOP master port.
+  ///
+  /// The minimum value of this parameter is the ceiled binary logarithm of `AxiSlvPortMaxUniqIds`,
+  /// because IDs at the master port must be wide enough to represent IDs up to
+  /// `AxiSlvPortMaxUniqIds-1`.
+  ///
+  /// If master IDs are wider than the minimum, they are extended by prepending zeros.
+  parameter int unsigned AxiMstPortIdWidth = 32'd0,
+  /// Request struct type of the AXI4+ATOP slave port.
+  ///
+  /// The width of all IDs in this struct must match `AxiSlvPortIdWidth`.
+  parameter type slv_req_t = logic,
+  /// Response struct type of the AXI4+ATOP slave port.
+  ///
+  /// The width of all IDs in this struct must match `AxiSlvPortIdWidth`.
+  parameter type slv_resp_t = logic,
+  /// Request struct type of the AXI4+ATOP master port
+  ///
+  /// The width of all IDs in this struct must match `AxiMstPortIdWidth`.
+  parameter type mst_req_t = logic,
+  /// Response struct type of the AXI4+ATOP master port
+  ///
+  /// The width of all IDs in this struct must match `AxiMstPortIdWidth`.
+  parameter type mst_resp_t = logic
+) (
+  /// Rising-edge clock of all ports
+  input  logic      clk_i,
+  /// Asynchronous reset, active low
+  input  logic      rst_ni,
+  /// Slave port request
+  input  slv_req_t  slv_req_i,
+  /// Slave port response
+  output slv_resp_t slv_resp_o,
+  /// Master port request
+  output mst_req_t  mst_req_o,
+  /// Master port response
+  input  mst_resp_t mst_resp_i
+);
+
+  // Feed all signals that are not ID or flow control of AW and AR through.
+  assign mst_req_o.aw.addr   = slv_req_i.aw.addr;
+  assign mst_req_o.aw.len    = slv_req_i.aw.len;
+  assign mst_req_o.aw.size   = slv_req_i.aw.size;
+  assign mst_req_o.aw.burst  = slv_req_i.aw.burst;
+  assign mst_req_o.aw.lock   = slv_req_i.aw.lock;
+  assign mst_req_o.aw.cache  = slv_req_i.aw.cache;
+  assign mst_req_o.aw.prot   = slv_req_i.aw.prot;
+  assign mst_req_o.aw.qos    = slv_req_i.aw.qos;
+  assign mst_req_o.aw.region = slv_req_i.aw.region;
+  assign mst_req_o.aw.atop   = slv_req_i.aw.atop;
+  assign mst_req_o.aw.user   = slv_req_i.aw.user;
+
+  assign mst_req_o.w         = slv_req_i.w;
+  assign mst_req_o.w_valid   = slv_req_i.w_valid;
+  assign slv_resp_o.w_ready  = mst_resp_i.w_ready;
+
+  assign slv_resp_o.b.resp   = mst_resp_i.b.resp;
+  assign slv_resp_o.b.user   = mst_resp_i.b.user;
+  assign slv_resp_o.b_valid  = mst_resp_i.b_valid;
+  assign mst_req_o.b_ready   = slv_req_i.b_ready;
+
+  assign mst_req_o.ar.addr   = slv_req_i.ar.addr;
+  assign mst_req_o.ar.len    = slv_req_i.ar.len;
+  assign mst_req_o.ar.size   = slv_req_i.ar.size;
+  assign mst_req_o.ar.burst  = slv_req_i.ar.burst;
+  assign mst_req_o.ar.lock   = slv_req_i.ar.lock;
+  assign mst_req_o.ar.cache  = slv_req_i.ar.cache;
+  assign mst_req_o.ar.prot   = slv_req_i.ar.prot;
+  assign mst_req_o.ar.qos    = slv_req_i.ar.qos;
+  assign mst_req_o.ar.region = slv_req_i.ar.region;
+  assign mst_req_o.ar.user   = slv_req_i.ar.user;
+
+  assign slv_resp_o.r.data   = mst_resp_i.r.data;
+  assign slv_resp_o.r.resp   = mst_resp_i.r.resp;
+  assign slv_resp_o.r.last   = mst_resp_i.r.last;
+  assign slv_resp_o.r.user   = mst_resp_i.r.user;
+  assign slv_resp_o.r_valid  = mst_resp_i.r_valid;
+  assign mst_req_o.r_ready   = slv_req_i.r_ready;
+
+
+  // Remap tables keep track of in-flight bursts and their input and output IDs.
+  localparam int unsigned IdxWidth = cf_math_pkg::idx_width(AxiSlvPortMaxUniqIds);
+  typedef logic [AxiSlvPortMaxUniqIds-1:0]  field_t;
+  typedef logic [AxiSlvPortIdWidth-1:0]     id_inp_t;
+  typedef logic [IdxWidth-1:0]              idx_t;
+  field_t   wr_free,          rd_free,          both_free;
+  id_inp_t                    rd_push_inp_id;
+  idx_t     wr_free_oup_id,   rd_free_oup_id,   both_free_oup_id,
+            wr_push_oup_id,   rd_push_oup_id,
+            wr_exists_id,     rd_exists_id;
+  logic     wr_exists,        rd_exists,
+            wr_exists_full,   rd_exists_full,
+            wr_full,          rd_full,
+            wr_push,          rd_push;
+
+  logic     ar_must_pass_q,   ar_must_pass_d;
+
+  axi_id_remap_table #(
+    .InpIdWidth     ( AxiSlvPortIdWidth     ),
+    .MaxUniqInpIds  ( AxiSlvPortMaxUniqIds  ),
+    .MaxTxnsPerId   ( AxiMaxTxnsPerId       )
+  ) i_wr_table (
+    .clk_i,
+    .rst_ni,
+    .free_o          ( wr_free                                 ),
+    .free_oup_id_o   ( wr_free_oup_id                          ),
+    .full_o          ( wr_full                                 ),
+    .push_i          ( wr_push                                 ),
+    .push_inp_id_i   ( slv_req_i.aw.id                         ),
+    .push_oup_id_i   ( wr_push_oup_id                          ),
+    .exists_inp_id_i ( slv_req_i.aw.id                         ),
+    .exists_o        ( wr_exists                               ),
+    .exists_oup_id_o ( wr_exists_id                            ),
+    .exists_full_o   ( wr_exists_full                          ),
+    .pop_i           ( slv_resp_o.b_valid && slv_req_i.b_ready ),
+    .pop_oup_id_i    ( mst_resp_i.b.id[IdxWidth-1:0]           ),
+    .pop_inp_id_o    ( slv_resp_o.b.id                         )
+  );
+  axi_id_remap_table #(
+    .InpIdWidth     ( AxiSlvPortIdWidth     ),
+    .MaxUniqInpIds  ( AxiSlvPortMaxUniqIds  ),
+    .MaxTxnsPerId   ( AxiMaxTxnsPerId       )
+  ) i_rd_table (
+    .clk_i,
+    .rst_ni,
+    .free_o           ( rd_free                                                      ),
+    .free_oup_id_o    ( rd_free_oup_id                                               ),
+    .full_o           ( rd_full                                                      ),
+    .push_i           ( rd_push                                                      ),
+    .push_inp_id_i    ( rd_push_inp_id                                               ),
+    .push_oup_id_i    ( rd_push_oup_id                                               ),
+    .exists_inp_id_i  ( slv_req_i.ar.id                                              ),
+    .exists_o         ( rd_exists                                                    ),
+    .exists_oup_id_o  ( rd_exists_id                                                 ),
+    .exists_full_o    ( rd_exists_full                                               ),
+    .pop_i            ( slv_resp_o.r_valid && slv_req_i.r_ready && slv_resp_o.r.last ),
+    .pop_oup_id_i     ( mst_resp_i.r.id[IdxWidth-1:0]                                ),
+    .pop_inp_id_o     ( slv_resp_o.r.id                                              )
+  );
+  assign both_free = wr_free & rd_free;
+  lzc #(
+    .WIDTH  ( AxiSlvPortMaxUniqIds  ),
+    .MODE   ( 1'b0                  )
+  ) i_lzc (
+    .in_i     ( both_free        ),
+    .cnt_o    ( both_free_oup_id ),
+    .empty_o  ( /* unused */     )
+  );
+
+  // Zero-extend output IDs if the output IDs is are wider than the IDs from the tables.
+  localparam ZeroWidth = AxiMstPortIdWidth - IdxWidth;
+  assign mst_req_o.ar.id = {{ZeroWidth{1'b0}}, rd_push_oup_id};
+  assign mst_req_o.aw.id = {{ZeroWidth{1'b0}}, wr_push_oup_id};
+
+  // Handle requests.
+  enum logic [1:0] {Ready, HoldAR, HoldAW, HoldAx} state_d, state_q;
+  idx_t ar_id_d, ar_id_q,
+        aw_id_d, aw_id_q;
+  always_comb begin
+    mst_req_o.aw_valid  = 1'b0;
+    slv_resp_o.aw_ready = 1'b0;
+    wr_push             = 1'b0;
+    wr_push_oup_id      =   '0;
+    mst_req_o.ar_valid  = 1'b0;
+    slv_resp_o.ar_ready = 1'b0;
+    rd_push             = 1'b0;
+    rd_push_inp_id      =   '0;
+    rd_push_oup_id      =   '0;
+    ar_id_d             = ar_id_q;
+    aw_id_d             = aw_id_q;
+    state_d             = state_q;
+    ar_must_pass_d      = ar_must_pass_q;
+
+    unique case (state_q)
+      Ready: begin
+        // Reads
+        if (slv_req_i.ar_valid) begin
+          // If a burst with the same input ID is already in flight or there are free output IDs:
+          if ((rd_exists && !rd_exists_full) || (!rd_exists && !rd_full)) begin
+            // Determine the output ID: if another in-flight burst had the same input ID, we must
+            // reuse its output ID to maintain ordering; else, we assign the next free ID.
+            rd_push_inp_id     = slv_req_i.ar.id;
+            rd_push_oup_id     = rd_exists ? rd_exists_id : rd_free_oup_id;
+            // Forward the AR and push a new entry to the read table.
+            mst_req_o.ar_valid = 1'b1;
+            rd_push            = 1'b1;
+          end
+        end
+
+        // Writes
+        if (slv_req_i.aw_valid) begin
+          // If this is not an ATOP that gives rise to an R response, we can handle it in isolation
+          // on the write direction.
+          if (!slv_req_i.aw.atop[5]) begin
+            // If a burst with the same input ID is already in flight or there are free output IDs:
+            if ((wr_exists && !wr_exists_full) || (!wr_exists && !wr_full)) begin
+              // Determine the output ID: if another in-flight burst had the same input ID, we must
+              // reuse its output ID to maintain ordering; else, we assign the next free ID.
+              wr_push_oup_id     = wr_exists ? wr_exists_id : wr_free_oup_id;
+              // Forward the AW and push a new entry to the write table.
+              mst_req_o.aw_valid = 1'b1;
+              wr_push            = 1'b1;
+            end
+          // If this is an ATOP that gives rise to an R response, we must remap to an ID that is
+          // free on both read and write direction and push also to the read table.
+          end else if (ar_must_pass_q == 1'b0) begin
+            // Nullify a potential AR at our output.  This is legal in this state.
+            ar_must_pass_d      = mst_req_o.ar_valid;
+            mst_req_o.ar_valid  = 1'b0;
+            slv_resp_o.ar_ready = 1'b0;
+            rd_push             = 1'b0;
+            if ((|both_free)) begin
+              // Use an output ID that is free in both directions.
+              wr_push_oup_id = both_free_oup_id;
+              rd_push_inp_id = slv_req_i.aw.id;
+              rd_push_oup_id = both_free_oup_id;
+              // Forward the AW and push a new entry to both tables.
+              mst_req_o.aw_valid = 1'b1;
+              rd_push            = 1'b1;
+              wr_push            = 1'b1;
+            end
+          end
+        end
+
+        // Hold AR, AW, or both if they are valid but not yet ready.
+        if (mst_req_o.ar_valid) begin
+          ar_must_pass_d = 1'b0;
+          slv_resp_o.ar_ready = mst_resp_i.ar_ready;
+          if (!mst_resp_i.ar_ready) begin
+            ar_id_d = rd_push_oup_id;
+          end
+        end
+        if (mst_req_o.aw_valid) begin
+          slv_resp_o.aw_ready = mst_resp_i.aw_ready;
+          if (!mst_resp_i.aw_ready) begin
+            aw_id_d = wr_push_oup_id;
+          end
+        end
+        priority casez ({mst_req_o.ar_valid, mst_resp_i.ar_ready,
+                         mst_req_o.aw_valid, mst_resp_i.aw_ready})
+          4'b1010: state_d = HoldAx;
+          4'b10??: state_d = HoldAR;
+          4'b??10: state_d = HoldAW;
+          default: state_d = Ready;
+        endcase
+      end
+
+      HoldAR: begin
+        // Drive `mst_req_o.ar.id` through `rd_push_oup_id`.
+        rd_push_oup_id      = ar_id_q;
+        mst_req_o.ar_valid  = 1'b1;
+        slv_resp_o.ar_ready = mst_resp_i.ar_ready;
+        if (mst_resp_i.ar_ready) begin
+          state_d = Ready;
+        end
+      end
+
+      HoldAW: begin
+        // Drive mst_req_o.aw.id through `wr_push_oup_id`.
+        wr_push_oup_id      = aw_id_q;
+        mst_req_o.aw_valid  = 1'b1;
+        slv_resp_o.aw_ready = mst_resp_i.aw_ready;
+        if (mst_resp_i.aw_ready) begin
+          state_d = Ready;
+        end
+      end
+
+      HoldAx: begin
+        rd_push_oup_id      = ar_id_q;
+        mst_req_o.ar_valid  = 1'b1;
+        slv_resp_o.ar_ready = mst_resp_i.ar_ready;
+        wr_push_oup_id      = aw_id_q;
+        mst_req_o.aw_valid  = 1'b1;
+        slv_resp_o.aw_ready = mst_resp_i.aw_ready;
+        unique case ({mst_resp_i.ar_ready, mst_resp_i.aw_ready})
+          2'b01:   state_d = HoldAR;
+          2'b10:   state_d = HoldAW;
+          2'b11:   state_d = Ready;
+          default: /*do nothing / stay in this state*/;
+        endcase
+      end
+
+      default: state_d = Ready;
+    endcase
+  end
+
+  // Registers
+  `FFARN(ar_id_q, ar_id_d, '0, clk_i, rst_ni)
+  `FFARN(aw_id_q, aw_id_d, '0, clk_i, rst_ni)
+  `FFARN(ar_must_pass_q, ar_must_pass_d, '0, clk_i, rst_ni)
+  `FFARN(state_q, state_d, Ready, clk_i, rst_ni)
+
+  `ifndef VERILATOR
+  // pragma translate_off
+  initial begin : p_assert
+    assert(AxiSlvPortIdWidth > 32'd0)
+      else $fatal(1, "Parameter AxiSlvPortIdWidth has to be larger than 0!");
+    assert(AxiMstPortIdWidth >= IdxWidth)
+      else $fatal(1, "Parameter AxiMstPortIdWidth has to be at least IdxWidth!");
+    assert (AxiSlvPortMaxUniqIds > 0)
+      else $fatal(1, "Parameter AxiSlvPortMaxUniqIds has to be larger than 0!");
+    assert (AxiSlvPortMaxUniqIds <= 2**AxiSlvPortIdWidth)
+      else $fatal(1, "Parameter AxiSlvPortMaxUniqIds may be at most 2**AxiSlvPortIdWidth!");
+    assert (AxiMaxTxnsPerId > 0)
+      else $fatal(1, "Parameter AxiMaxTxnsPerId has to be larger than 0!");
+    assert($bits(slv_req_i.aw.addr) == $bits(mst_req_o.aw.addr))
+      else $fatal(1, "AXI AW address widths are not equal!");
+    assert($bits(slv_req_i.w.data) == $bits(mst_req_o.w.data))
+      else $fatal(1, "AXI W data widths are not equal!");
+    assert($bits(slv_req_i.ar.addr) == $bits(mst_req_o.ar.addr))
+      else $fatal(1, "AXI AR address widths are not equal!");
+    assert($bits(slv_resp_o.r.data) == $bits(mst_resp_i.r.data))
+      else $fatal(1, "AXI R data widths are not equal!");
+    assert ($bits(slv_req_i.aw.id) == AxiSlvPortIdWidth);
+    assert ($bits(slv_resp_o.b.id) == AxiSlvPortIdWidth);
+    assert ($bits(slv_req_i.ar.id) == AxiSlvPortIdWidth);
+    assert ($bits(slv_resp_o.r.id) == AxiSlvPortIdWidth);
+    assert ($bits(mst_req_o.aw.id) == AxiMstPortIdWidth);
+    assert ($bits(mst_resp_i.b.id) == AxiMstPortIdWidth);
+    assert ($bits(mst_req_o.ar.id) == AxiMstPortIdWidth);
+    assert ($bits(mst_resp_i.r.id) == AxiMstPortIdWidth);
+  end
+  
+  default disable iff (!rst_ni);
+  assert property (@(posedge clk_i) slv_req_i.aw_valid && slv_resp_o.aw_ready
+      |-> mst_req_o.aw_valid && mst_resp_i.aw_ready);
+  assert property (@(posedge clk_i) mst_resp_i.b_valid && mst_req_o.b_ready
+      |-> slv_resp_o.b_valid && slv_req_i.b_ready);
+  assert property (@(posedge clk_i) slv_req_i.ar_valid && slv_resp_o.ar_ready
+      |-> mst_req_o.ar_valid && mst_resp_i.ar_ready);
+  assert property (@(posedge clk_i) mst_resp_i.r_valid && mst_req_o.r_ready
+      |-> slv_resp_o.r_valid && slv_req_i.r_ready);
+  assert property (@(posedge clk_i) slv_resp_o.r_valid
+      |-> slv_resp_o.r.last == mst_resp_i.r.last);
+  assert property (@(posedge clk_i) mst_req_o.ar_valid && !mst_resp_i.ar_ready
+      |=> mst_req_o.ar_valid && $stable(mst_req_o.ar.id));
+  assert property (@(posedge clk_i) mst_req_o.aw_valid && !mst_resp_i.aw_ready
+      |=> mst_req_o.aw_valid && $stable(mst_req_o.aw.id));
+  // pragma translate_on
+  `endif
+endmodule
+
+/// Internal module of [`axi_id_remap`](module.axi_id_remap): Table to remap input to output IDs.
+///
+/// This module contains a table indexed by the output ID (type `idx_t`). Each table entry has two
+/// fields: the input ID and a counter that records how many transactions with the input and output
+/// ID of the entry are in-flight.
+///
+/// The mapping from input and output IDs is injective.  Therefore, when the table contains an entry
+/// for an input ID with non-zero counter value, subsequent input IDs must use the same entry and
+/// thus the same output ID.
+///
+/// ## Relation of types and table layout
+/// ![diagram of table](axi_id_remap_table.svg)
+///
+/// ## Complexity
+/// This module has:
+/// - `MaxUniqInpIds * InpIdWidth * clog2(MaxTxnsPerId)` flip flops;
+/// - `MaxUniqInpIds` comparators of width `InpIdWidth`;
+/// - 2 leading-zero counters of width `MaxUniqInpIds`.
+module axi_id_remap_table #(
+  /// Width of input IDs, therefore width of `id_inp_t`.
+  parameter int unsigned InpIdWidth = 32'd0,
+  /// Maximum number of different input IDs that can be in-flight. This defines the number of remap
+  /// table entries.
+  ///
+  /// The maximum value of this parameter is `2**InpIdWidth`.
+  parameter int unsigned MaxUniqInpIds = 32'd0,
+  /// Maximum number of in-flight transactions with the same ID.
+  parameter int unsigned MaxTxnsPerId = 32'd0,
+  /// Derived (**=do not override**) type of input IDs.
+  localparam type id_inp_t = logic [InpIdWidth-1:0],
+  /// Derived (**=do not override**) width of table index (ceiled binary logarithm of
+  /// `MaxUniqInpIds`).
+  localparam int unsigned IdxWidth = cf_math_pkg::idx_width(MaxUniqInpIds),
+  /// Derived (**=do not override**) type of table index (width = `IdxWidth`).
+  localparam type idx_t = logic [IdxWidth-1:0],
+  /// Derived (**=do not override**) type with one bit per table entry (thus also output ID).
+  localparam type field_t = logic [MaxUniqInpIds-1:0]
+) (
+  /// Rising-edge clock of all ports
+  input  logic    clk_i,
+  /// Asynchronous reset, active low
+  input  logic    rst_ni,
+
+  /// One bit per table entry / output ID that indicates whether the entry is free.
+  output field_t  free_o,
+  /// Lowest free output ID.  Only valid if the table is not full (i.e., `!full_o`).
+  output idx_t    free_oup_id_o,
+  /// Indicates whether the table is full.
+  output logic    full_o,
+
+  /// Push an input/output ID pair to the table.
+  input  logic    push_i,
+  /// Input ID to be pushed. If the table already contains this ID, its counter must be smaller than
+  /// `MaxTxnsPerId`.
+  input  id_inp_t push_inp_id_i,
+  /// Output ID to be pushed.  If the table already contains the input ID to be pushed, the output
+  /// ID **must** match the output ID of the existing entry with the same input ID.
+  input  idx_t    push_oup_id_i,
+
+  /// Input ID to look up in the table.
+  input  id_inp_t exists_inp_id_i,
+  /// Indicates whether the given input ID exists in the table.
+  output logic    exists_o,
+  /// The output ID of the given input ID.  Only valid if the input ID exists (i.e., `exists_o`).
+  output idx_t    exists_oup_id_o,
+  /// Indicates whether the maximum number of transactions for the given input ID is reached.  Only
+  /// valid if the input ID exists (i.e., `exists_o`).
+  output logic    exists_full_o,
+
+  /// Pop an output ID from the table.  This reduces the counter for the table index given in
+  /// `pop_oup_id_i` by one.
+  input  logic    pop_i,
+  /// Output ID to be popped.  The counter for this ID must be larger than `0`.
+  input  idx_t    pop_oup_id_i,
+  /// Input ID corresponding to the popped output ID.
+  output id_inp_t pop_inp_id_o
+);
+
+  /// Counter width, derived to hold numbers up to `MaxTxnsPerId`.
+  localparam int unsigned CntWidth = $clog2(MaxTxnsPerId+1);
+  /// Counter that tracks the number of in-flight transactions with an ID.
+  typedef logic [CntWidth-1:0] cnt_t;
+
+  /// Type of a table entry.
+  typedef struct packed {
+    id_inp_t  inp_id;
+    cnt_t     cnt;
+  } entry_t;
+
+  // Table indexed by output IDs that contains the corresponding input IDs
+  entry_t [MaxUniqInpIds-1:0] table_d, table_q;
+
+  // Determine lowest free output ID.
+  for (genvar i = 0; i < MaxUniqInpIds; i++) begin : gen_free_o
+    assign free_o[i] = table_q[i].cnt == '0;
+  end
+  lzc #(
+    .WIDTH ( MaxUniqInpIds  ),
+    .MODE  ( 1'b0           )
+  ) i_lzc_free (
+    .in_i    ( free_o        ),
+    .cnt_o   ( free_oup_id_o ),
+    .empty_o ( full_o        )
+  );
+
+  // Determine the input ID for a given output ID.
+  assign pop_inp_id_o = table_q[pop_oup_id_i].inp_id;
+
+  // Determine if given output ID is already used and, if it is, by which input ID.
+  field_t match;
+  for (genvar i = 0; i < MaxUniqInpIds; i++) begin : gen_match
+    assign match[i] = table_q[i].cnt > 0 && table_q[i].inp_id == exists_inp_id_i;
+  end
+  logic no_match;
+  lzc #(
+      .WIDTH ( MaxUniqInpIds  ),
+      .MODE  ( 1'b0           )
+  ) i_lzc_match (
+      .in_i     ( match           ),
+      .cnt_o    ( exists_oup_id_o ),
+      .empty_o  ( no_match        )
+  );
+  assign exists_o      = ~no_match;
+  assign exists_full_o = table_q[exists_oup_id_o].cnt == MaxTxnsPerId;
+
+  // Push and pop table entries.
+  always_comb begin
+    table_d = table_q;
+    if (push_i) begin
+      table_d[push_oup_id_i].inp_id  = push_inp_id_i;
+      table_d[push_oup_id_i].cnt    += 1;
+    end
+    if (pop_i) begin
+      table_d[pop_oup_id_i].cnt -= 1;
+    end
+  end
+
+  // Registers
+  `FFARN(table_q, table_d, '0, clk_i, rst_ni)
+
+  // Assertions
+  // pragma translate_off
+  `ifndef VERILATOR
+    default disable iff (!rst_ni);
+    assume property (@(posedge clk_i) push_i |->
+        table_q[push_oup_id_i].cnt == '0 || table_q[push_oup_id_i].inp_id == push_inp_id_i)
+      else $error("Push must be to empty output ID or match existing input ID!");
+    assume property (@(posedge clk_i) push_i |-> table_q[push_oup_id_i].cnt < MaxTxnsPerId)
+      else $error("Maximum number of in-flight bursts must not be exceeded!");
+    assume property (@(posedge clk_i) pop_i |-> table_q[pop_oup_id_i].cnt > 0)
+      else $error("Pop must target output ID with non-zero counter!");
+    assume property (@(posedge clk_i) $onehot0(match))
+      else $error("Input ID in table must be unique!");
+    initial begin
+      assert (InpIdWidth > 0);
+      assert (MaxUniqInpIds > 0);
+      assert (MaxUniqInpIds <= (1 << InpIdWidth));
+      assert (MaxTxnsPerId > 0);
+      assert (IdxWidth >= 1);
+    end
+  `endif
+  // pragma translate_on
+
+endmodule
+
+
+`include "axi/typedef.svh"
+`include "axi/assign.svh"
+/// Interface variant of [`axi_id_remap`](module.axi_id_remap).
+///
+/// See the documentation of the main module for the definition of ports and parameters.
+module axi_id_remap_intf #(
+  parameter int unsigned AXI_SLV_PORT_ID_WIDTH = 32'd0,
+  parameter int unsigned AXI_SLV_PORT_MAX_UNIQ_IDS = 32'd0,
+  parameter int unsigned AXI_MAX_TXNS_PER_ID = 32'd0,
+  parameter int unsigned AXI_MST_PORT_ID_WIDTH = 32'd0,
+  parameter int unsigned AXI_ADDR_WIDTH = 32'd0,
+  parameter int unsigned AXI_DATA_WIDTH = 32'd0,
+  parameter int unsigned AXI_USER_WIDTH = 32'd0
+) (
+  input logic     clk_i,
+  input logic     rst_ni,
+  AXI_BUS.Slave   slv,
+  AXI_BUS.Master  mst
+);
+  typedef logic [AXI_SLV_PORT_ID_WIDTH-1:0] slv_id_t;
+  typedef logic [AXI_MST_PORT_ID_WIDTH-1:0] mst_id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0]        axi_addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0]        axi_data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0]      axi_strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0]        axi_user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, axi_addr_t, slv_id_t, axi_user_t)
+  `AXI_TYPEDEF_W_CHAN_T(slv_w_chan_t, axi_data_t, axi_strb_t, axi_user_t)
+  `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, slv_id_t, axi_user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, axi_addr_t, slv_id_t, axi_user_t)
+  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, axi_data_t, slv_id_t, axi_user_t)
+  `AXI_TYPEDEF_REQ_T(slv_req_t, slv_aw_chan_t, slv_w_chan_t, slv_ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(slv_resp_t, slv_b_chan_t, slv_r_chan_t)
+
+  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, axi_addr_t, mst_id_t, axi_user_t)
+  `AXI_TYPEDEF_W_CHAN_T(mst_w_chan_t, axi_data_t, axi_strb_t, axi_user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, mst_id_t, axi_user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, axi_addr_t, mst_id_t, axi_user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, axi_data_t, mst_id_t, axi_user_t)
+  `AXI_TYPEDEF_REQ_T(mst_req_t, mst_aw_chan_t, mst_w_chan_t, mst_ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(mst_resp_t, mst_b_chan_t, mst_r_chan_t)
+
+  slv_req_t  slv_req;
+  slv_resp_t slv_resp;
+  mst_req_t  mst_req;
+  mst_resp_t mst_resp;
+
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    ( AXI_SLV_PORT_ID_WIDTH     ),
+    .AxiSlvPortMaxUniqIds ( AXI_SLV_PORT_MAX_UNIQ_IDS ),
+    .AxiMaxTxnsPerId      ( AXI_MAX_TXNS_PER_ID       ),
+    .AxiMstPortIdWidth    ( AXI_MST_PORT_ID_WIDTH     ),
+    .slv_req_t            ( slv_req_t                 ),
+    .slv_resp_t           ( slv_resp_t                ),
+    .mst_req_t            ( mst_req_t                 ),
+    .mst_resp_t           ( mst_resp_t                )
+  ) i_axi_id_remap (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+  // pragma translate_off
+  `ifndef VERILATOR
+    initial begin
+      assert (slv.AXI_ID_WIDTH   == AXI_SLV_PORT_ID_WIDTH);
+      assert (slv.AXI_ADDR_WIDTH == AXI_ADDR_WIDTH);
+      assert (slv.AXI_DATA_WIDTH == AXI_DATA_WIDTH);
+      assert (slv.AXI_USER_WIDTH == AXI_USER_WIDTH);
+      assert (mst.AXI_ID_WIDTH   == AXI_MST_PORT_ID_WIDTH);
+      assert (mst.AXI_ADDR_WIDTH == AXI_ADDR_WIDTH);
+      assert (mst.AXI_DATA_WIDTH == AXI_DATA_WIDTH);
+      assert (mst.AXI_USER_WIDTH == AXI_USER_WIDTH);
+    end
+  `endif
+  // pragma translate_on
+endmodule
diff --git a/hw/deps/axi/src/axi_intf.sv b/hw/deps/axi/src/axi_intf.sv
new file mode 100644
index 0000000..38047fc
--- /dev/null
+++ b/hw/deps/axi/src/axi_intf.sv
@@ -0,0 +1,434 @@
+// Copyright (c) 2014-2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Fabian Schuiki <fschuiki@iis.ee.ethz.ch>
+//
+// This file defines the interfaces we support.
+
+
+
+/// An AXI4 interface.
+interface AXI_BUS #(
+  parameter AXI_ADDR_WIDTH = -1,
+  parameter AXI_DATA_WIDTH = -1,
+  parameter AXI_ID_WIDTH   = -1,
+  parameter AXI_USER_WIDTH = -1
+);
+
+  localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;
+
+  typedef logic [AXI_ID_WIDTH-1:0]   id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
+  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0] user_t;
+
+  id_t              aw_id;
+  addr_t            aw_addr;
+  axi_pkg::len_t    aw_len;
+  axi_pkg::size_t   aw_size;
+  axi_pkg::burst_t  aw_burst;
+  logic             aw_lock;
+  axi_pkg::cache_t  aw_cache;
+  axi_pkg::prot_t   aw_prot;
+  axi_pkg::qos_t    aw_qos;
+  axi_pkg::region_t aw_region;
+  axi_pkg::atop_t   aw_atop;
+  user_t            aw_user;
+  logic             aw_valid;
+  logic             aw_ready;
+
+  data_t            w_data;
+  strb_t            w_strb;
+  logic             w_last;
+  user_t            w_user;
+  logic             w_valid;
+  logic             w_ready;
+
+  id_t              b_id;
+  axi_pkg::resp_t   b_resp;
+  user_t            b_user;
+  logic             b_valid;
+  logic             b_ready;
+
+  id_t              ar_id;
+  addr_t            ar_addr;
+  axi_pkg::len_t    ar_len;
+  axi_pkg::size_t   ar_size;
+  axi_pkg::burst_t  ar_burst;
+  logic             ar_lock;
+  axi_pkg::cache_t  ar_cache;
+  axi_pkg::prot_t   ar_prot;
+  axi_pkg::qos_t    ar_qos;
+  axi_pkg::region_t ar_region;
+  user_t            ar_user;
+  logic             ar_valid;
+  logic             ar_ready;
+
+  id_t              r_id;
+  data_t            r_data;
+  axi_pkg::resp_t   r_resp;
+  logic             r_last;
+  user_t            r_user;
+  logic             r_valid;
+  logic             r_ready;
+
+  modport Master (
+    output aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_valid, input aw_ready,
+    output w_data, w_strb, w_last, w_user, w_valid, input w_ready,
+    input b_id, b_resp, b_user, b_valid, output b_ready,
+    output ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_valid, input ar_ready,
+    input r_id, r_data, r_resp, r_last, r_user, r_valid, output r_ready
+  );
+
+  modport Slave (
+    input aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_valid, output aw_ready,
+    input w_data, w_strb, w_last, w_user, w_valid, output w_ready,
+    output b_id, b_resp, b_user, b_valid, input b_ready,
+    input ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_valid, output ar_ready,
+    output r_id, r_data, r_resp, r_last, r_user, r_valid, input r_ready
+  );
+
+endinterface
+
+
+/// A clocked AXI4 interface for use in design verification.
+interface AXI_BUS_DV #(
+  parameter AXI_ADDR_WIDTH = -1,
+  parameter AXI_DATA_WIDTH = -1,
+  parameter AXI_ID_WIDTH   = -1,
+  parameter AXI_USER_WIDTH = -1
+)(
+  input logic clk_i
+);
+
+  localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;
+
+  typedef logic [AXI_ID_WIDTH-1:0]   id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
+  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0] user_t;
+
+  id_t              aw_id;
+  addr_t            aw_addr;
+  axi_pkg::len_t    aw_len;
+  axi_pkg::size_t   aw_size;
+  axi_pkg::burst_t  aw_burst;
+  logic             aw_lock;
+  axi_pkg::cache_t  aw_cache;
+  axi_pkg::prot_t   aw_prot;
+  axi_pkg::qos_t    aw_qos;
+  axi_pkg::region_t aw_region;
+  axi_pkg::atop_t   aw_atop;
+  user_t            aw_user;
+  logic             aw_valid;
+  logic             aw_ready;
+
+  data_t            w_data;
+  strb_t            w_strb;
+  logic             w_last;
+  user_t            w_user;
+  logic             w_valid;
+  logic             w_ready;
+
+  id_t              b_id;
+  axi_pkg::resp_t   b_resp;
+  user_t            b_user;
+  logic             b_valid;
+  logic             b_ready;
+
+  id_t              ar_id;
+  addr_t            ar_addr;
+  axi_pkg::len_t    ar_len;
+  axi_pkg::size_t   ar_size;
+  axi_pkg::burst_t  ar_burst;
+  logic             ar_lock;
+  axi_pkg::cache_t  ar_cache;
+  axi_pkg::prot_t   ar_prot;
+  axi_pkg::qos_t    ar_qos;
+  axi_pkg::region_t ar_region;
+  user_t            ar_user;
+  logic             ar_valid;
+  logic             ar_ready;
+
+  id_t              r_id;
+  data_t            r_data;
+  axi_pkg::resp_t   r_resp;
+  logic             r_last;
+  user_t            r_user;
+  logic             r_valid;
+  logic             r_ready;
+
+  modport Master (
+    output aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_valid, input aw_ready,
+    output w_data, w_strb, w_last, w_user, w_valid, input w_ready,
+    input b_id, b_resp, b_user, b_valid, output b_ready,
+    output ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_valid, input ar_ready,
+    input r_id, r_data, r_resp, r_last, r_user, r_valid, output r_ready
+  );
+
+  modport Slave (
+    input aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_valid, output aw_ready,
+    input w_data, w_strb, w_last, w_user, w_valid, output w_ready,
+    output b_id, b_resp, b_user, b_valid, input b_ready,
+    input ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_valid, output ar_ready,
+    output r_id, r_data, r_resp, r_last, r_user, r_valid, input r_ready
+  );
+
+  // pragma translate_off
+  `ifndef VERILATOR
+  // Single-Channel Assertions: Signals including valid must not change between valid and handshake.
+  // AW
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_id)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_addr)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_len)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_size)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_burst)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_lock)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_cache)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_prot)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_qos)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_region)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_atop)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> $stable(aw_user)));
+  assert property (@(posedge clk_i) (aw_valid && !aw_ready |=> aw_valid));
+  // W
+  assert property (@(posedge clk_i) ( w_valid && ! w_ready |=> $stable(w_data)));
+  assert property (@(posedge clk_i) ( w_valid && ! w_ready |=> $stable(w_strb)));
+  assert property (@(posedge clk_i) ( w_valid && ! w_ready |=> $stable(w_last)));
+  assert property (@(posedge clk_i) ( w_valid && ! w_ready |=> $stable(w_user)));
+  assert property (@(posedge clk_i) ( w_valid && ! w_ready |=> w_valid));
+  // B
+  assert property (@(posedge clk_i) ( b_valid && ! b_ready |=> $stable(b_id)));
+  assert property (@(posedge clk_i) ( b_valid && ! b_ready |=> $stable(b_resp)));
+  assert property (@(posedge clk_i) ( b_valid && ! b_ready |=> $stable(b_user)));
+  assert property (@(posedge clk_i) ( b_valid && ! b_ready |=> b_valid));
+  // AR
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_id)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_addr)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_len)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_size)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_burst)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_lock)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_cache)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_prot)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_qos)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_region)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> $stable(ar_user)));
+  assert property (@(posedge clk_i) (ar_valid && !ar_ready |=> ar_valid));
+  // R
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> $stable(r_id)));
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> $stable(r_data)));
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> $stable(r_resp)));
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> $stable(r_last)));
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> $stable(r_user)));
+  assert property (@(posedge clk_i) ( r_valid && ! r_ready |=> r_valid));
+  `endif
+  // pragma translate_on
+
+endinterface
+
+/// An asynchronous AXI4 interface.
+interface AXI_BUS_ASYNC
+#(
+  parameter AXI_ADDR_WIDTH = -1,
+  parameter AXI_DATA_WIDTH = -1,
+  parameter AXI_ID_WIDTH   = -1,
+  parameter AXI_USER_WIDTH = -1,
+  parameter BUFFER_WIDTH   = -1
+);
+
+  localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;
+
+  typedef logic [AXI_ID_WIDTH-1:0]   id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
+  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0] user_t;
+  typedef logic [BUFFER_WIDTH-1:0]   buffer_t;
+
+  id_t              aw_id;
+  addr_t            aw_addr;
+  axi_pkg::len_t    aw_len;
+  axi_pkg::size_t   aw_size;
+  axi_pkg::burst_t  aw_burst;
+  logic             aw_lock;
+  axi_pkg::cache_t  aw_cache;
+  axi_pkg::prot_t   aw_prot;
+  axi_pkg::qos_t    aw_qos;
+  axi_pkg::region_t aw_region;
+  axi_pkg::atop_t   aw_atop;
+  user_t            aw_user;
+  buffer_t          aw_writetoken;
+  buffer_t          aw_readpointer;
+
+  data_t            w_data;
+  strb_t            w_strb;
+  logic             w_last;
+  user_t            w_user;
+  buffer_t          w_writetoken;
+  buffer_t          w_readpointer;
+
+  id_t              b_id;
+  axi_pkg::resp_t   b_resp;
+  user_t            b_user;
+  buffer_t          b_writetoken;
+  buffer_t          b_readpointer;
+
+  id_t              ar_id;
+  addr_t            ar_addr;
+  axi_pkg::len_t    ar_len;
+  axi_pkg::size_t   ar_size;
+  axi_pkg::burst_t  ar_burst;
+  logic             ar_lock;
+  axi_pkg::cache_t  ar_cache;
+  axi_pkg::prot_t   ar_prot;
+  axi_pkg::qos_t    ar_qos;
+  axi_pkg::region_t ar_region;
+  user_t            ar_user;
+  buffer_t          ar_writetoken;
+  buffer_t          ar_readpointer;
+
+  id_t              r_id;
+  data_t            r_data;
+  axi_pkg::resp_t   r_resp;
+  logic             r_last;
+  user_t            r_user;
+  buffer_t          r_writetoken;
+  buffer_t          r_readpointer;
+
+  modport Master (
+    output aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_writetoken, input aw_readpointer,
+    output w_data, w_strb, w_last, w_user, w_writetoken, input w_readpointer,
+    input b_id, b_resp, b_user, b_writetoken, output b_readpointer,
+    output ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_writetoken, input ar_readpointer,
+    input r_id, r_data, r_resp, r_last, r_user, r_writetoken, output r_readpointer
+  );
+
+  modport Slave (
+    input aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_user, aw_writetoken, output aw_readpointer,
+    input w_data, w_strb, w_last, w_user, w_writetoken, output w_readpointer,
+    output b_id, b_resp, b_user, b_writetoken, input b_readpointer,
+    input ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_user, ar_writetoken, output ar_readpointer,
+    output r_id, r_data, r_resp, r_last, r_user, r_writetoken, input r_readpointer
+  );
+
+endinterface
+
+
+/// An AXI4-Lite interface.
+interface AXI_LITE #(
+  parameter AXI_ADDR_WIDTH = -1,
+  parameter AXI_DATA_WIDTH = -1
+);
+
+  localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;
+
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
+  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
+
+  // AW channel
+  addr_t          aw_addr;
+  logic           aw_valid;
+  logic           aw_ready;
+
+  data_t          w_data;
+  strb_t          w_strb;
+  logic           w_valid;
+  logic           w_ready;
+
+  axi_pkg::resp_t b_resp;
+  logic           b_valid;
+  logic           b_ready;
+
+  addr_t          ar_addr;
+  logic           ar_valid;
+  logic           ar_ready;
+
+  data_t          r_data;
+  axi_pkg::resp_t r_resp;
+  logic           r_valid;
+  logic           r_ready;
+
+  modport Master (
+    output aw_addr, aw_valid, input aw_ready,
+    output w_data, w_strb, w_valid, input w_ready,
+    input b_resp, b_valid, output b_ready,
+    output ar_addr, ar_valid, input ar_ready,
+    input r_data, r_resp, r_valid, output r_ready
+  );
+
+  modport Slave (
+    input aw_addr, aw_valid, output aw_ready,
+    input w_data, w_strb, w_valid, output w_ready,
+    output b_resp, b_valid, input b_ready,
+    input ar_addr, ar_valid, output ar_ready,
+    output r_data, r_resp, r_valid, input r_ready
+  );
+
+endinterface
+
+/// A clocked AXI4-Lite interface for use in design verification.
+interface AXI_LITE_DV #(
+  parameter AXI_ADDR_WIDTH = -1,
+  parameter AXI_DATA_WIDTH = -1
+)(
+  input logic clk_i
+);
+
+  localparam AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;
+
+  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
+  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
+
+  // AW channel
+  addr_t          aw_addr;
+  logic           aw_valid;
+  logic           aw_ready;
+
+  data_t          w_data;
+  strb_t          w_strb;
+  logic           w_valid;
+  logic           w_ready;
+
+  axi_pkg::resp_t b_resp;
+  logic           b_valid;
+  logic           b_ready;
+
+  addr_t          ar_addr;
+  logic           ar_valid;
+  logic           ar_ready;
+
+  data_t          r_data;
+  axi_pkg::resp_t r_resp;
+  logic           r_valid;
+  logic           r_ready;
+
+  modport Master (
+    output aw_addr, aw_valid, input aw_ready,
+    output w_data, w_strb, w_valid, input w_ready,
+    input b_resp, b_valid, output b_ready,
+    output ar_addr, ar_valid, input ar_ready,
+    input r_data, r_resp, r_valid, output r_ready
+  );
+
+  modport Slave (
+    input aw_addr, aw_valid, output aw_ready,
+    input w_data, w_strb, w_valid, output w_ready,
+    output b_resp, b_valid, input b_ready,
+    input ar_addr, ar_valid, output ar_ready,
+    output r_data, r_resp, r_valid, input r_ready
+  );
+
+endinterface
diff --git a/hw/deps/axi/src/axi_mux.sv b/hw/deps/axi/src/axi_mux.sv
new file mode 100644
index 0000000..f6644ff
--- /dev/null
+++ b/hw/deps/axi/src/axi_mux.sv
@@ -0,0 +1,520 @@
+// Copyright (c) 2019 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+// AXI Multiplexer: This module multiplexes the AXI4 slave ports down to one master port.
+// The AXI IDs from the slave ports get extended with the respective slave port index.
+// The extension width can be calculated with `$clog2(NoSlvPorts)`. This means the AXI
+// ID for the master port has to be this `$clog2(NoSlvPorts)` wider than the ID for the
+// slave ports.
+// Responses are switched based on these bits. For example, with 4 slave ports
+// a response with ID `6'b100110` will be forwarded to slave port 2 (`2'b10`).
+
+// register macros
+`include "common_cells/registers.svh"
+
+module axi_mux #(
+  // AXI parameter and channel types
+  parameter int unsigned SlvAxiIDWidth = 32'd0, // AXI ID width, slave ports
+  parameter type         slv_aw_chan_t = logic, // AW Channel Type, slave ports
+  parameter type         mst_aw_chan_t = logic, // AW Channel Type, master port
+  parameter type         w_chan_t      = logic, //  W Channel Type, all ports
+  parameter type         slv_b_chan_t  = logic, //  B Channel Type, slave ports
+  parameter type         mst_b_chan_t  = logic, //  B Channel Type, master port
+  parameter type         slv_ar_chan_t = logic, // AR Channel Type, slave ports
+  parameter type         mst_ar_chan_t = logic, // AR Channel Type, master port
+  parameter type         slv_r_chan_t  = logic, //  R Channel Type, slave ports
+  parameter type         mst_r_chan_t  = logic, //  R Channel Type, master port
+  parameter type         slv_req_t     = logic, // Slave port request type
+  parameter type         slv_resp_t    = logic, // Slave port response type
+  parameter type         mst_req_t     = logic, // Master ports request type
+  parameter type         mst_resp_t    = logic, // Master ports response type
+  parameter int unsigned NoSlvPorts    = 32'd0, // Number of slave ports
+  // Maximum number of outstanding transactions per write
+  parameter int unsigned MaxWTrans     = 32'd8,
+  // If enabled, this multiplexer is purely combinatorial
+  parameter bit          FallThrough   = 1'b0,
+  // add spill register on write master ports, adds a cycle latency on write channels
+  parameter bit          SpillAw       = 1'b1,
+  parameter bit          SpillW        = 1'b0,
+  parameter bit          SpillB        = 1'b0,
+  // add spill register on read master ports, adds a cycle latency on read channels
+  parameter bit          SpillAr       = 1'b1,
+  parameter bit          SpillR        = 1'b0
+) (
+  input  logic                       clk_i,    // Clock
+  input  logic                       rst_ni,   // Asynchronous reset active low
+  input  logic                       test_i,   // Test Mode enable
+  // slave ports (AXI inputs), connect master modules here
+  input  slv_req_t  [NoSlvPorts-1:0] slv_reqs_i,
+  output slv_resp_t [NoSlvPorts-1:0] slv_resps_o,
+  // master port (AXI outputs), connect slave modules here
+  output mst_req_t                   mst_req_o,
+  input  mst_resp_t                  mst_resp_i
+);
+
+  localparam int unsigned MstIdxBits    = $clog2(NoSlvPorts);
+  localparam int unsigned MstAxiIDWidth = SlvAxiIDWidth + MstIdxBits;
+
+  // pass through if only one slave port
+  if (NoSlvPorts == 32'h1) begin : gen_no_mux
+    assign mst_req_o      = slv_reqs_i[0];
+    assign slv_resps_o[0] = mst_resp_i;
+  // other non degenerate cases
+  end else begin : gen_mux
+
+    typedef logic [MstIdxBits-1:0] switch_id_t;
+
+    // AXI channels between the ID prepend unit and the rest of the multiplexer
+    mst_aw_chan_t [NoSlvPorts-1:0] slv_aw_chans;
+    logic         [NoSlvPorts-1:0] slv_aw_valids, slv_aw_readies;
+    w_chan_t      [NoSlvPorts-1:0] slv_w_chans;
+    logic         [NoSlvPorts-1:0] slv_w_valids,  slv_w_readies;
+    mst_b_chan_t  [NoSlvPorts-1:0] slv_b_chans;
+    logic         [NoSlvPorts-1:0] slv_b_valids,  slv_b_readies;
+    mst_ar_chan_t [NoSlvPorts-1:0] slv_ar_chans;
+    logic         [NoSlvPorts-1:0] slv_ar_valids, slv_ar_readies;
+    mst_r_chan_t  [NoSlvPorts-1:0] slv_r_chans;
+    logic         [NoSlvPorts-1:0] slv_r_valids,  slv_r_readies;
+
+    // These signals are all ID prepended
+    // AW channel
+    mst_aw_chan_t   mst_aw_chan;
+    logic           mst_aw_valid, mst_aw_ready;
+
+    // AW master handshake internal, so that we are able to stall, if w_fifo is full
+    logic           aw_valid,     aw_ready;
+
+    // FF to lock the AW valid signal, when a new arbitration decision is made the decision
+    // gets pushed into the W FIFO, when it now stalls prevent subsequent pushing
+    // This FF removes AW to W dependency
+    logic           lock_aw_valid_d, lock_aw_valid_q;
+    logic           load_aw_lock;
+
+    // signals for the FIFO that holds the last switching decision of the AW channel
+    logic           w_fifo_full,  w_fifo_empty;
+    logic           w_fifo_push,  w_fifo_pop;
+    switch_id_t     w_fifo_data;
+
+    // W channel spill reg
+    w_chan_t        mst_w_chan;
+    logic           mst_w_valid,  mst_w_ready;
+
+    // master ID in the b_id
+    switch_id_t     switch_b_id;
+
+    // B channel spill reg
+    mst_b_chan_t    mst_b_chan;
+    logic           mst_b_valid;
+
+    // AR channel for when spill is enabled
+    mst_ar_chan_t   mst_ar_chan;
+    logic           ar_valid,     ar_ready;
+
+    // master ID in the r_id
+    switch_id_t     switch_r_id;
+
+    // R channel spill reg
+    mst_r_chan_t    mst_r_chan;
+    logic           mst_r_valid;
+
+    //--------------------------------------
+    // ID prepend for all slave ports
+    //--------------------------------------
+    for (genvar i = 0; i < NoSlvPorts; i++) begin : gen_id_prepend
+      axi_id_prepend #(
+        .NoBus            ( 32'd1               ), // one AXI bus per slave port
+        .AxiIdWidthSlvPort( SlvAxiIDWidth       ),
+        .AxiIdWidthMstPort( MstAxiIDWidth       ),
+        .slv_aw_chan_t    ( slv_aw_chan_t       ),
+        .slv_w_chan_t     ( w_chan_t            ),
+        .slv_b_chan_t     ( slv_b_chan_t        ),
+        .slv_ar_chan_t    ( slv_ar_chan_t       ),
+        .slv_r_chan_t     ( slv_r_chan_t        ),
+        .mst_aw_chan_t    ( mst_aw_chan_t       ),
+        .mst_w_chan_t     ( w_chan_t            ),
+        .mst_b_chan_t     ( mst_b_chan_t        ),
+        .mst_ar_chan_t    ( mst_ar_chan_t       ),
+        .mst_r_chan_t     ( mst_r_chan_t        )
+      ) i_id_prepend (
+        .pre_id_i         ( switch_id_t'(i)         ),
+        .slv_aw_chans_i   ( slv_reqs_i[i].aw        ),
+        .slv_aw_valids_i  ( slv_reqs_i[i].aw_valid  ),
+        .slv_aw_readies_o ( slv_resps_o[i].aw_ready ),
+        .slv_w_chans_i    ( slv_reqs_i[i].w         ),
+        .slv_w_valids_i   ( slv_reqs_i[i].w_valid   ),
+        .slv_w_readies_o  ( slv_resps_o[i].w_ready  ),
+        .slv_b_chans_o    ( slv_resps_o[i].b        ),
+        .slv_b_valids_o   ( slv_resps_o[i].b_valid  ),
+        .slv_b_readies_i  ( slv_reqs_i[i].b_ready   ),
+        .slv_ar_chans_i   ( slv_reqs_i[i].ar        ),
+        .slv_ar_valids_i  ( slv_reqs_i[i].ar_valid  ),
+        .slv_ar_readies_o ( slv_resps_o[i].ar_ready ),
+        .slv_r_chans_o    ( slv_resps_o[i].r        ),
+        .slv_r_valids_o   ( slv_resps_o[i].r_valid  ),
+        .slv_r_readies_i  ( slv_reqs_i[i].r_ready   ),
+        .mst_aw_chans_o   ( slv_aw_chans[i]         ),
+        .mst_aw_valids_o  ( slv_aw_valids[i]        ),
+        .mst_aw_readies_i ( slv_aw_readies[i]       ),
+        .mst_w_chans_o    ( slv_w_chans[i]          ),
+        .mst_w_valids_o   ( slv_w_valids[i]         ),
+        .mst_w_readies_i  ( slv_w_readies[i]        ),
+        .mst_b_chans_i    ( slv_b_chans[i]          ),
+        .mst_b_valids_i   ( slv_b_valids[i]         ),
+        .mst_b_readies_o  ( slv_b_readies[i]        ),
+        .mst_ar_chans_o   ( slv_ar_chans[i]         ),
+        .mst_ar_valids_o  ( slv_ar_valids[i]        ),
+        .mst_ar_readies_i ( slv_ar_readies[i]       ),
+        .mst_r_chans_i    ( slv_r_chans[i]          ),
+        .mst_r_valids_i   ( slv_r_valids[i]         ),
+        .mst_r_readies_o  ( slv_r_readies[i]        )
+      );
+    end
+
+    //--------------------------------------
+    // AW Channel
+    //--------------------------------------
+    rr_arb_tree #(
+      .NumIn    ( NoSlvPorts    ),
+      .DataType ( mst_aw_chan_t ),
+      .AxiVldRdy( 1'b1          ),
+      .LockIn   ( 1'b1          )
+    ) i_aw_arbiter (
+      .clk_i  ( clk_i           ),
+      .rst_ni ( rst_ni          ),
+      .flush_i( 1'b0            ),
+      .rr_i   ( '0              ),
+      .req_i  ( slv_aw_valids   ),
+      .gnt_o  ( slv_aw_readies  ),
+      .data_i ( slv_aw_chans    ),
+      .gnt_i  ( aw_ready        ),
+      .req_o  ( aw_valid        ),
+      .data_o ( mst_aw_chan     ),
+      .idx_o  (                 )
+    );
+
+    // control of the AW channel
+    always_comb begin
+      // default assignments
+      lock_aw_valid_d = lock_aw_valid_q;
+      load_aw_lock    = 1'b0;
+      w_fifo_push     = 1'b0;
+      mst_aw_valid    = 1'b0;
+      aw_ready        = 1'b0;
+      // had a downstream stall, be valid and send the AW along
+      if (lock_aw_valid_q) begin
+        mst_aw_valid = 1'b1;
+        // transaction
+        if (mst_aw_ready) begin
+          aw_ready        = 1'b1;
+          lock_aw_valid_d = 1'b0;
+          load_aw_lock    = 1'b1;
+        end
+      end else begin
+        if (!w_fifo_full && aw_valid) begin
+          mst_aw_valid = 1'b1;
+          w_fifo_push = 1'b1;
+          if (mst_aw_ready) begin
+            aw_ready = 1'b1;
+          end else begin
+            // go to lock if transaction not in this cycle
+            lock_aw_valid_d = 1'b1;
+            load_aw_lock    = 1'b1;
+          end
+        end
+      end
+    end
+
+    `FFLARN(lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni)
+
+    fifo_v3 #(
+      .FALL_THROUGH ( FallThrough ),
+      .DEPTH        ( MaxWTrans   ),
+      .dtype        ( switch_id_t )
+    ) i_w_fifo (
+      .clk_i     ( clk_i                                     ),
+      .rst_ni    ( rst_ni                                    ),
+      .flush_i   ( 1'b0                                      ),
+      .testmode_i( test_i                                    ),
+      .full_o    ( w_fifo_full                               ),
+      .empty_o   ( w_fifo_empty                              ),
+      .usage_o   (                                           ),
+      .data_i    ( mst_aw_chan.id[SlvAxiIDWidth+:MstIdxBits] ),
+      .push_i    ( w_fifo_push                               ),
+      .data_o    ( w_fifo_data                               ),
+      .pop_i     ( w_fifo_pop                                )
+    );
+
+    spill_register #(
+      .T       ( mst_aw_chan_t ),
+      .Bypass  ( ~SpillAw      ) // Param indicated that we want a spill reg
+    ) i_aw_spill_reg (
+      .clk_i   ( clk_i               ),
+      .rst_ni  ( rst_ni              ),
+      .valid_i ( mst_aw_valid        ),
+      .ready_o ( mst_aw_ready        ),
+      .data_i  ( mst_aw_chan         ),
+      .valid_o ( mst_req_o.aw_valid  ),
+      .ready_i ( mst_resp_i.aw_ready ),
+      .data_o  ( mst_req_o.aw        )
+    );
+
+    //--------------------------------------
+    // W Channel
+    //--------------------------------------
+    // multiplexer
+    assign mst_w_chan = slv_w_chans[w_fifo_data];
+    always_comb begin
+      // default assignments
+      mst_w_valid   = 1'b0;
+      slv_w_readies = '0;
+      w_fifo_pop    = 1'b0;
+      // control
+      if (!w_fifo_empty) begin
+        // connect the handshake
+        mst_w_valid                = slv_w_valids[w_fifo_data];
+        slv_w_readies[w_fifo_data] = mst_w_ready;
+        // pop FIFO on a last transaction
+        w_fifo_pop = slv_w_valids[w_fifo_data] & mst_w_ready & mst_w_chan.last;
+      end
+    end
+
+    spill_register #(
+      .T       ( w_chan_t ),
+      .Bypass  ( ~SpillW  )
+    ) i_w_spill_reg (
+      .clk_i   ( clk_i              ),
+      .rst_ni  ( rst_ni             ),
+      .valid_i ( mst_w_valid        ),
+      .ready_o ( mst_w_ready        ),
+      .data_i  ( mst_w_chan         ),
+      .valid_o ( mst_req_o.w_valid  ),
+      .ready_i ( mst_resp_i.w_ready ),
+      .data_o  ( mst_req_o.w        )
+    );
+
+    //--------------------------------------
+    // B Channel
+    //--------------------------------------
+    // replicate B channels
+    assign slv_b_chans  = {NoSlvPorts{mst_b_chan}};
+    // control B channel handshake
+    assign switch_b_id  = mst_b_chan.id[SlvAxiIDWidth+:MstIdxBits];
+    assign slv_b_valids = (mst_b_valid) ? (1 << switch_b_id) : '0;
+
+    spill_register #(
+      .T       ( mst_b_chan_t ),
+      .Bypass  ( ~SpillB      )
+    ) i_b_spill_reg (
+      .clk_i   ( clk_i                      ),
+      .rst_ni  ( rst_ni                     ),
+      .valid_i ( mst_resp_i.b_valid         ),
+      .ready_o ( mst_req_o.b_ready          ),
+      .data_i  ( mst_resp_i.b               ),
+      .valid_o ( mst_b_valid                ),
+      .ready_i ( slv_b_readies[switch_b_id] ),
+      .data_o  ( mst_b_chan                 )
+    );
+
+    //--------------------------------------
+    // AR Channel
+    //--------------------------------------
+    rr_arb_tree #(
+      .NumIn    ( NoSlvPorts    ),
+      .DataType ( mst_ar_chan_t ),
+      .AxiVldRdy( 1'b1          ),
+      .LockIn   ( 1'b1          )
+    ) i_ar_arbiter (
+      .clk_i  ( clk_i           ),
+      .rst_ni ( rst_ni          ),
+      .flush_i( 1'b0            ),
+      .rr_i   ( '0              ),
+      .req_i  ( slv_ar_valids   ),
+      .gnt_o  ( slv_ar_readies  ),
+      .data_i ( slv_ar_chans    ),
+      .gnt_i  ( ar_ready        ),
+      .req_o  ( ar_valid        ),
+      .data_o ( mst_ar_chan     ),
+      .idx_o  (                 )
+    );
+
+    spill_register #(
+      .T       ( mst_ar_chan_t ),
+      .Bypass  ( ~SpillAr      )
+    ) i_ar_spill_reg (
+      .clk_i   ( clk_i               ),
+      .rst_ni  ( rst_ni              ),
+      .valid_i ( ar_valid            ),
+      .ready_o ( ar_ready            ),
+      .data_i  ( mst_ar_chan         ),
+      .valid_o ( mst_req_o.ar_valid  ),
+      .ready_i ( mst_resp_i.ar_ready ),
+      .data_o  ( mst_req_o.ar        )
+    );
+
+    //--------------------------------------
+    // R Channel
+    //--------------------------------------
+    // replicate R channels
+    assign slv_r_chans  = {NoSlvPorts{mst_r_chan}};
+    // R channel handshake control
+    assign switch_r_id  = mst_r_chan.id[SlvAxiIDWidth+:MstIdxBits];
+    assign slv_r_valids = (mst_r_valid) ? (1 << switch_r_id) : '0;
+
+    spill_register #(
+      .T       ( mst_r_chan_t ),
+      .Bypass  ( ~SpillR      )
+    ) i_r_spill_reg (
+      .clk_i   ( clk_i                      ),
+      .rst_ni  ( rst_ni                     ),
+      .valid_i ( mst_resp_i.r_valid         ),
+      .ready_o ( mst_req_o.r_ready          ),
+      .data_i  ( mst_resp_i.r               ),
+      .valid_o ( mst_r_valid                ),
+      .ready_i ( slv_r_readies[switch_r_id] ),
+      .data_o  ( mst_r_chan                 )
+    );
+  end
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin
+    assert (SlvAxiIDWidth > 0) else $fatal(1, "AXI ID width of slave ports must be non-zero!");
+    assert (NoSlvPorts > 0) else $fatal(1, "Number of slave ports must be non-zero!");
+    assert (MaxWTrans > 0)
+      else $fatal(1, "Maximum number of outstanding writes must be non-zero!");
+    assert (MstAxiIDWidth >= SlvAxiIDWidth + $clog2(NoSlvPorts))
+      else $fatal(1, "AXI ID width of master ports must be wide enough to identify slave ports!");
+    // Assert ID widths (one slave is sufficient since they all have the same type).
+    assert ($unsigned($bits(slv_reqs_i[0].aw.id)) == SlvAxiIDWidth)
+      else $fatal(1, "ID width of AW channel of slave ports does not match parameter!");
+    assert ($unsigned($bits(slv_reqs_i[0].ar.id)) == SlvAxiIDWidth)
+      else $fatal(1, "ID width of AR channel of slave ports does not match parameter!");
+    assert ($unsigned($bits(slv_resps_o[0].b.id)) == SlvAxiIDWidth)
+      else $fatal(1, "ID width of B channel of slave ports does not match parameter!");
+    assert ($unsigned($bits(slv_resps_o[0].r.id)) == SlvAxiIDWidth)
+      else $fatal(1, "ID width of R channel of slave ports does not match parameter!");
+    assert ($unsigned($bits(mst_req_o.aw.id)) == MstAxiIDWidth)
+      else $fatal(1, "ID width of AW channel of master port is wrong!");
+    assert ($unsigned($bits(mst_req_o.ar.id)) == MstAxiIDWidth)
+      else $fatal(1, "ID width of AR channel of master port is wrong!");
+    assert ($unsigned($bits(mst_resp_i.b.id)) == MstAxiIDWidth)
+      else $fatal(1, "ID width of B channel of master port is wrong!");
+    assert ($unsigned($bits(mst_resp_i.r.id)) == MstAxiIDWidth)
+      else $fatal(1, "ID width of R channel of master port is wrong!");
+  end
+`endif
+// pragma translate_on
+endmodule
+
+// interface wrap
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+module axi_mux_intf #(
+  parameter int unsigned SLV_AXI_ID_WIDTH = 32'd0, // Synopsys DC requires default value for params
+  parameter int unsigned MST_AXI_ID_WIDTH = 32'd0,
+  parameter int unsigned AXI_ADDR_WIDTH   = 32'd0,
+  parameter int unsigned AXI_DATA_WIDTH   = 32'd0,
+  parameter int unsigned AXI_USER_WIDTH   = 32'd0,
+  parameter int unsigned NO_SLV_PORTS     = 32'd0, // Number of slave ports
+  // Maximum number of outstanding transactions per write
+  parameter int unsigned MAX_W_TRANS      = 32'd8,
+  // if enabled, this multiplexer is purely combinatorial
+  parameter bit          FALL_THROUGH     = 1'b0,
+  // add spill register on write master ports, adds a cycle latency on write channels
+  parameter bit          SPILL_AW         = 1'b1,
+  parameter bit          SPILL_W          = 1'b0,
+  parameter bit          SPILL_B          = 1'b0,
+  // add spill register on read master ports, adds a cycle latency on read channels
+  parameter bit          SPILL_AR         = 1'b1,
+  parameter bit          SPILL_R          = 1'b0
+) (
+  input  logic   clk_i,                  // Clock
+  input  logic   rst_ni,                 // Asynchronous reset active low
+  input  logic   test_i,                 // Testmode enable
+  AXI_BUS.Slave  slv [NO_SLV_PORTS-1:0], // slave ports
+  AXI_BUS.Master mst                     // master port
+);
+
+  typedef logic [SLV_AXI_ID_WIDTH-1:0] slv_id_t;
+  typedef logic [MST_AXI_ID_WIDTH-1:0] mst_id_t;
+  typedef logic [AXI_ADDR_WIDTH -1:0]  addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0]   data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0]   user_t;
+  // channels typedef
+  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, slv_id_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, mst_id_t, user_t)
+
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+
+  `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, slv_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, mst_id_t, user_t)
+
+  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, slv_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, mst_id_t, user_t)
+
+  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, slv_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, mst_id_t, user_t)
+
+  `AXI_TYPEDEF_REQ_T(slv_req_t, slv_aw_chan_t, w_chan_t, slv_ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(slv_resp_t, slv_b_chan_t, slv_r_chan_t)
+
+  `AXI_TYPEDEF_REQ_T(mst_req_t, mst_aw_chan_t, w_chan_t, mst_ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(mst_resp_t, mst_b_chan_t, mst_r_chan_t)
+
+  slv_req_t  [NO_SLV_PORTS-1:0] slv_reqs;
+  slv_resp_t [NO_SLV_PORTS-1:0] slv_resps;
+  mst_req_t                     mst_req;
+  mst_resp_t                    mst_resp;
+
+  for (genvar i = 0; i < NO_SLV_PORTS; i++) begin : gen_assign_slv_ports
+    `AXI_ASSIGN_TO_REQ(slv_reqs[i], slv[i])
+    `AXI_ASSIGN_FROM_RESP(slv[i], slv_resps[i])
+  end
+
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_mux #(
+    .SlvAxiIDWidth ( SLV_AXI_ID_WIDTH ),
+    .slv_aw_chan_t ( slv_aw_chan_t    ), // AW Channel Type, slave ports
+    .mst_aw_chan_t ( mst_aw_chan_t    ), // AW Channel Type, master port
+    .w_chan_t      ( w_chan_t         ), //  W Channel Type, all ports
+    .slv_b_chan_t  ( slv_b_chan_t     ), //  B Channel Type, slave ports
+    .mst_b_chan_t  ( mst_b_chan_t     ), //  B Channel Type, master port
+    .slv_ar_chan_t ( slv_ar_chan_t    ), // AR Channel Type, slave ports
+    .mst_ar_chan_t ( mst_ar_chan_t    ), // AR Channel Type, master port
+    .slv_r_chan_t  ( slv_r_chan_t     ), //  R Channel Type, slave ports
+    .mst_r_chan_t  ( mst_r_chan_t     ), //  R Channel Type, master port
+    .slv_req_t     ( slv_req_t        ),
+    .slv_resp_t    ( slv_resp_t       ),
+    .mst_req_t     ( mst_req_t        ),
+    .mst_resp_t    ( mst_resp_t       ),
+    .NoSlvPorts    ( NO_SLV_PORTS     ), // Number of slave ports
+    .MaxWTrans     ( MAX_W_TRANS      ),
+    .FallThrough   ( FALL_THROUGH     ),
+    .SpillAw       ( SPILL_AW         ),
+    .SpillW        ( SPILL_W          ),
+    .SpillB        ( SPILL_B          ),
+    .SpillAr       ( SPILL_AR         ),
+    .SpillR        ( SPILL_R          )
+  ) i_axi_mux (
+    .clk_i       ( clk_i     ), // Clock
+    .rst_ni      ( rst_ni    ), // Asynchronous reset active low
+    .test_i      ( test_i    ), // Test Mode enable
+    .slv_reqs_i  ( slv_reqs  ),
+    .slv_resps_o ( slv_resps ),
+    .mst_req_o   ( mst_req   ),
+    .mst_resp_i  ( mst_resp  )
+  );
+endmodule
diff --git a/hw/deps/axi/src/axi_pkg.sv b/hw/deps/axi/src/axi_pkg.sv
new file mode 100644
index 0000000..74e879d
--- /dev/null
+++ b/hw/deps/axi/src/axi_pkg.sv
@@ -0,0 +1,311 @@
+// Copyright (c) 2014-2020 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Fabian Schuiki <fschuiki@iis.ee.ethz.ch>
+// Andreas Kurth  <akurth@iis.ee.ethz.ch>
+
+//! AXI Package
+/// Contains all necessary type definitions, constants, and generally useful functions.
+package axi_pkg;
+  /// AXI Transaction Burst Type.
+  typedef logic [1:0] burst_t;
+  /// AXI Transaction Response Type.
+  typedef logic [1:0] resp_t;
+  /// AXI Transaction Cacheability Type.
+  typedef logic [3:0] cache_t;
+  /// AXI Transaction Protection Type.
+  typedef logic [2:0] prot_t;
+  /// AXI Transaction Quality of Service Type.
+  typedef logic [3:0] qos_t;
+  /// AXI Transaction Region Type.
+  typedef logic [3:0] region_t;
+  /// AXI Transaction Length Type.
+  typedef logic [7:0] len_t;
+  /// AXI Transaction Size Type.
+  typedef logic [2:0] size_t;
+  /// AXI5 Atomic Operation Type.
+  typedef logic [5:0] atop_t; // atomic operations
+  /// AXI5 Non-Secure Address Identifier.
+  typedef logic [3:0] nsaid_t;
+
+  /// In a fixed burst:
+  /// - The address is the same for every transfer in the burst.
+  /// - The byte lanes that are valid are constant for all beats in the burst.  However, within
+  ///   those byte lanes, the actual bytes that have `wstrb` asserted can differ for each beat in
+  ///   the burst.
+  /// This burst type is used for repeated accesses to the same location such as when loading or
+  /// emptying a FIFO.
+  localparam BURST_FIXED = 2'b00;
+  /// In an incrementing burst, the address for each transfer in the burst is an increment of the
+  /// address for the previous transfer.  The increment value depends on the size of the transfer.
+  /// For example, the address for each transfer in a burst with a size of 4 bytes is the previous
+  /// address plus four.
+  /// This burst type is used for accesses to normal sequential memory.
+  localparam BURST_INCR  = 2'b01;
+  /// A wrapping burst is similar to an incrementing burst, except that the address wraps around to
+  /// a lower address if an upper address limit is reached.
+  /// The following restrictions apply to wrapping bursts:
+  /// - The start address must be aligned to the size of each transfer.
+  /// - The length of the burst must be 2, 4, 8, or 16 transfers.
+  localparam BURST_WRAP  = 2'b10;
+
+  /// Normal access success.  Indicates that a normal access has been successful. Can also indicate
+  /// that an exclusive access has failed.
+  localparam RESP_OKAY   = 2'b00;
+  /// Exclusive access okay.  Indicates that either the read or write portion of an exclusive access
+  /// has been successful.
+  localparam RESP_EXOKAY = 2'b01;
+  /// Slave error.  Used when the access has reached the slave successfully, but the slave wishes to
+  /// return an error condition to the originating master.
+  localparam RESP_SLVERR = 2'b10;
+  /// Decode error.  Generated, typically by an interconnect component, to indicate that there is no
+  /// slave at the transaction address.
+  localparam RESP_DECERR = 2'b11;
+
+  /// When this bit is asserted, the interconnect, or any component, can delay the transaction
+  /// reaching its final destination for any number of cycles.
+  localparam CACHE_BUFFERABLE = 4'b0001;
+  /// When HIGH, Modifiable indicates that the characteristics of the transaction can be modified.
+  /// When Modifiable is LOW, the transaction is Non-modifiable.
+  localparam CACHE_MODIFIABLE = 4'b0010;
+  /// When this bit is asserted, read allocation of the transaction is recommended but is not
+  /// mandatory.
+  localparam CACHE_RD_ALLOC   = 4'b0100;
+  /// When this bit is asserted, write allocation of the transaction is recommended but is not
+  /// mandatory.
+  localparam CACHE_WR_ALLOC   = 4'b1000;
+
+  /// Maximum number of bytes per burst, as specified by `size` (see Table A3-2).
+  function automatic shortint unsigned num_bytes(size_t size);
+    return 1 << size;
+  endfunction
+
+  /// An overly long address type.
+  /// It lets us define functions that work generically for shorter addresses.  We rely on the
+  /// synthesizer to optimize the unused bits away.
+  typedef logic [127:0] largest_addr_t;
+
+  /// Aligned address of burst (see A3-51).
+  function automatic largest_addr_t aligned_addr(largest_addr_t addr, size_t size);
+    return (addr >> size) << size;
+  endfunction
+
+  /// Address of beat (see A3-51).
+  function automatic largest_addr_t
+  beat_addr(largest_addr_t addr, size_t size, shortint unsigned i_beat);
+    if (i_beat == 0) begin
+      return addr;
+    end else begin
+      return aligned_addr(addr, size) + i_beat * num_bytes(size);
+    end
+  endfunction
+
+  /// Index of lowest beat in byte (see A3-51).
+  function automatic shortint unsigned
+  beat_lower_byte(largest_addr_t addr, size_t size, shortint unsigned strobe_width,
+      shortint unsigned i_beat);
+    largest_addr_t _addr = beat_addr(addr, size, i_beat);
+    return _addr - (_addr / strobe_width) * strobe_width;
+  endfunction
+
+  /// Index of highest beat in byte (see A3-51).
+  function automatic shortint unsigned
+  beat_upper_byte(largest_addr_t addr, size_t size, shortint unsigned strobe_width,
+      shortint unsigned i_beat);
+    if (i_beat == 0) begin
+      return aligned_addr(addr, size) + (num_bytes(size) - 1) - (addr / strobe_width) * strobe_width;
+    end else begin
+      return beat_lower_byte(addr, size, strobe_width, i_beat) + num_bytes(size) - 1;
+    end
+  endfunction
+
+  /// Memory Type.
+  typedef enum logic [3:0] {
+    DEVICE_NONBUFFERABLE,
+    DEVICE_BUFFERABLE,
+    NORMAL_NONCACHEABLE_NONBUFFERABLE,
+    NORMAL_NONCACHEABLE_BUFFERABLE,
+    WTHRU_NOALLOCATE,
+    WTHRU_RALLOCATE,
+    WTHRU_WALLOCATE,
+    WTHRU_RWALLOCATE,
+    WBACK_NOALLOCATE,
+    WBACK_RALLOCATE,
+    WBACK_WALLOCATE,
+    WBACK_RWALLOCATE
+  } mem_type_t;
+
+  /// Create an `AR_CACHE` field from a `mem_type_t` type.
+  function automatic logic [3:0] get_arcache(mem_type_t mtype);
+    unique case (mtype)
+      DEVICE_NONBUFFERABLE              : return 4'b0000;
+      DEVICE_BUFFERABLE                 : return 4'b0001;
+      NORMAL_NONCACHEABLE_NONBUFFERABLE : return 4'b0010;
+      NORMAL_NONCACHEABLE_BUFFERABLE    : return 4'b0011;
+      WTHRU_NOALLOCATE                  : return 4'b1010;
+      WTHRU_RALLOCATE                   : return 4'b1110;
+      WTHRU_WALLOCATE                   : return 4'b1010;
+      WTHRU_RWALLOCATE                  : return 4'b1110;
+      WBACK_NOALLOCATE                  : return 4'b1011;
+      WBACK_RALLOCATE                   : return 4'b1111;
+      WBACK_WALLOCATE                   : return 4'b1011;
+      WBACK_RWALLOCATE                  : return 4'b1111;
+    endcase // mtype
+  endfunction
+
+  /// Create an `AW_CACHE` field from a `mem_type_t` type.
+  function automatic logic [3:0] get_awcache(mem_type_t mtype);
+    unique case (mtype)
+      DEVICE_NONBUFFERABLE              : return 4'b0000;
+      DEVICE_BUFFERABLE                 : return 4'b0001;
+      NORMAL_NONCACHEABLE_NONBUFFERABLE : return 4'b0010;
+      NORMAL_NONCACHEABLE_BUFFERABLE    : return 4'b0011;
+      WTHRU_NOALLOCATE                  : return 4'b0110;
+      WTHRU_RALLOCATE                   : return 4'b0110;
+      WTHRU_WALLOCATE                   : return 4'b1110;
+      WTHRU_RWALLOCATE                  : return 4'b1110;
+      WBACK_NOALLOCATE                  : return 4'b0111;
+      WBACK_RALLOCATE                   : return 4'b0111;
+      WBACK_WALLOCATE                   : return 4'b1111;
+      WBACK_RWALLOCATE                  : return 4'b1111;
+    endcase // mtype
+  endfunction
+
+  // ATOP[5:0]
+  /// - Sends a single data value with an address.
+  /// - The target swaps the value at the addressed location with the data value that is supplied in
+  ///   the transaction.
+  /// - The original data value at the addressed location is returned.
+  /// - Outbound data size is 1, 2, 4, or 8 bytes.
+  /// - Inbound data size is the same as the outbound data size.
+  localparam ATOP_ATOMICSWAP  = 6'b110000;
+  /// - Sends two data values, the compare value and the swap value, to the addressed location.
+  ///   The compare and swap values are of equal size.
+  /// - The data value at the addressed location is checked against the compare value:
+  ///   - If the values match, the swap value is written to the addressed location.
+  ///   - If the values do not match, the swap value is not written to the addressed location.
+  /// - The original data value at the addressed location is returned.
+  /// - Outbound data size is 2, 4, 8, 16, or 32 bytes.
+  /// - Inbound data size is half of the outbound data size because the outbound data contains both
+  ///   compare and swap values, whereas the inbound data has only the original data value.
+  localparam ATOP_ATOMICCMP   = 6'b110001;
+  // ATOP[5:4]
+  /// Perform no atomic operation.
+  localparam ATOP_NONE        = 2'b00;
+  /// - Sends a single data value with an address and the atomic operation to be performed.
+  /// - The target performs the operation using the sent data and value at the addressed location as
+  ///   operands.
+  /// - The result is stored in the address location.
+  /// - A single response is given without data.
+  /// - Outbound data size is 1, 2, 4, or 8 bytes.
+  localparam ATOP_ATOMICSTORE = 2'b01;
+  /// Sends a single data value with an address and the atomic operation to be performed.
+  /// - The original data value at the addressed location is returned.
+  /// - The target performs the operation using the sent data and value at the addressed location as
+  ///   operands.
+  /// - The result is stored in the address location.
+  /// - Outbound data size is 1, 2, 4, or 8 bytes.
+  /// - Inbound data size is the same as the outbound data size.
+  localparam ATOP_ATOMICLOAD  = 2'b10;
+  // ATOP[3]
+  /// For AtomicStore and AtomicLoad transactions `AWATOP[3]` indicates the endianness that is
+  /// required for the atomic operation.  The value of `AWATOP[3]` applies to arithmetic operations
+  /// only and is ignored for bitwise logical operations.
+  /// When deasserted, this bit indicates that the operation is little-endian.
+  localparam ATOP_LITTLE_END  = 1'b0;
+  /// When asserted, this bit indicates that the operation is big-endian.
+  localparam ATOP_BIG_END     = 1'b1;
+  // ATOP[2:0]
+  /// The value in memory is added to the sent data and the result stored in memory.
+  localparam ATOP_ADD   = 3'b000;
+  /// Every set bit in the sent data clears the corresponding bit of the data in memory.
+  localparam ATOP_CLR   = 3'b001;
+  /// Bitwise exclusive OR of the sent data and value in memory.
+  localparam ATOP_EOR   = 3'b010;
+  /// Every set bit in the sent data sets the corresponding bit of the data in memory.
+  localparam ATOP_SET   = 3'b011;
+  /// The value stored in memory is the maximum of the existing value and sent data. This operation
+  /// assumes signed data.
+  localparam ATOP_SMAX  = 3'b100;
+  /// The value stored in memory is the minimum of the existing value and sent data. This operation
+  /// assumes signed data.
+  localparam ATOP_SMIN  = 3'b101;
+  /// The value stored in memory is the maximum of the existing value and sent data. This operation
+  /// assumes unsigned data.
+  localparam ATOP_UMAX  = 3'b110;
+  /// The value stored in memory is the minimum of the existing value and sent data. This operation
+  /// assumes unsigned data.
+  localparam ATOP_UMIN  = 3'b111;
+  // ATOP[5] == 1'b1 indicated that an atomic transaction has a read response
+  // Ussage eg: if (req_i.aw.atop[axi_pkg::ATOP_R_RESP]) begin
+  localparam ATOP_R_RESP = 32'd5;
+
+  // `xbar_latency_e` and `xbar_cfg_t` are documented in `doc/axi_xbar.md`.
+  /// Slice on Demux AW channel.
+  localparam logic [9:0] DemuxAw = (1 << 9);
+  /// Slice on Demux W channel.
+  localparam logic [9:0] DemuxW  = (1 << 8);
+  /// Slice on Demux B channel.
+  localparam logic [9:0] DemuxB  = (1 << 7);
+  /// Slice on Demux AR channel.
+  localparam logic [9:0] DemuxAr = (1 << 6);
+  /// Slice on Demux R channel.
+  localparam logic [9:0] DemuxR  = (1 << 5);
+  /// Slice on Mux AW channel.
+  localparam logic [9:0] MuxAw   = (1 << 4);
+  /// Slice on Mux W channel.
+  localparam logic [9:0] MuxW    = (1 << 3);
+  /// Slice on Mux B channel.
+  localparam logic [9:0] MuxB    = (1 << 2);
+  /// Slice on Mux AR channel.
+  localparam logic [9:0] MuxAr   = (1 << 1);
+  /// Slice on Mux R channel.
+  localparam logic [9:0] MuxR    = (1 << 0);
+  /// Latency configuration for `axi_xbar`.
+  typedef enum logic [9:0] {
+    NO_LATENCY    = 10'b000_00_000_00,
+    CUT_SLV_AX    = DemuxAw | DemuxAr,
+    CUT_MST_AX    = MuxAw | MuxAr,
+    CUT_ALL_AX    = DemuxAw | DemuxAr | MuxAw | MuxAr,
+    CUT_SLV_PORTS = DemuxAw | DemuxW | DemuxB | DemuxAr | DemuxR,
+    CUT_MST_PORTS = MuxAw | MuxW | MuxB | MuxAr | MuxR,
+    CUT_ALL_PORTS = 10'b111_11_111_11
+  } xbar_latency_e;
+
+  /// Configuration for `axi_xbar`.
+  typedef struct packed {
+    int unsigned   NoSlvPorts;
+    int unsigned   NoMstPorts;
+    int unsigned   MaxMstTrans;
+    int unsigned   MaxSlvTrans;
+    bit            FallThrough;
+    xbar_latency_e LatencyMode;
+    int unsigned   AxiIdWidthSlvPorts;
+    int unsigned   AxiIdUsedSlvPorts;
+    int unsigned   AxiAddrWidth;
+    int unsigned   AxiDataWidth;
+    int unsigned   NoAddrRules;
+  } xbar_cfg_t;
+
+  /// Commonly used rule types for `axi_xbar` (64-bit addresses).
+  typedef struct packed {
+    int unsigned idx;
+    logic [63:0] start_addr;
+    logic [63:0] end_addr;
+  } xbar_rule_64_t;
+
+  /// Commonly used rule types for `axi_xbar` (32-bit addresses).
+  typedef struct packed {
+    int unsigned idx;
+    logic [31:0] start_addr;
+    logic [31:0] end_addr;
+  } xbar_rule_32_t;
+endpackage
diff --git a/hw/deps/axi/src/axi_serializer.sv b/hw/deps/axi/src/axi_serializer.sv
new file mode 100644
index 0000000..5ff0d91
--- /dev/null
+++ b/hw/deps/axi/src/axi_serializer.sv
@@ -0,0 +1,294 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Andreas Kurth <akurth@iis.ee.ethz.ch>
+//         Wolfgang Roenninger <wroennin@iis.ee.ethz.ch>
+
+`include "common_cells/registers.svh"
+
+/// Serialize all AXI transactions to a single ID (zero).
+///
+/// This module contains one queue with slave port IDs for the read direction and one for the write
+/// direction.  These queues are used to reconstruct the ID of responses at the slave port.  The
+/// depth of each queue is defined by `MaxReadTxns` and `MaxWriteTxns`, respectively.
+module axi_serializer #(
+  /// Maximum number of in flight read transactions.
+  parameter int unsigned MaxReadTxns  = 32'd0,
+  /// Maximum number of in flight write transactions.
+  parameter int unsigned MaxWriteTxns = 32'd0,
+  /// AXI4+ATOP ID width.
+  parameter int unsigned AxiIdWidth   = 32'd0,
+  /// AXI4+ATOP request struct definition.
+  parameter type         req_t        = logic,
+  /// AXI4+ATOP response struct definition.
+  parameter type         resp_t       = logic
+) (
+  /// Clock
+  input  logic  clk_i,
+  /// Asynchronous reset, active low
+  input  logic  rst_ni,
+  /// Slave port request
+  input  req_t  slv_req_i,
+  /// Slave port response
+  output resp_t slv_resp_o,
+  /// Master port request
+  output req_t  mst_req_o,
+  /// Master port response
+  input  resp_t mst_resp_i
+);
+
+  typedef logic [AxiIdWidth-1:0] id_t;
+  typedef enum logic [1:0] {
+    AtopIdle    = 2'b00,
+    AtopDrain   = 2'b01,
+    AtopExecute = 2'b10
+  } state_e;
+
+  logic   rd_fifo_full, rd_fifo_empty, rd_fifo_push, rd_fifo_pop,
+          wr_fifo_full, wr_fifo_empty, wr_fifo_push, wr_fifo_pop;
+  id_t    b_id,
+          r_id,         ar_id;
+  state_e state_q,      state_d;
+
+  always_comb begin
+    // Default assignments
+    state_d      = state_q;
+    rd_fifo_push = 1'b0;
+    wr_fifo_push = 1'b0;
+
+    // Default, connect the channels
+    mst_req_o  = slv_req_i;
+    slv_resp_o = mst_resp_i;
+
+    // Serialize transactions -> tie downstream IDs to zero.
+    mst_req_o.aw.id = '0;
+    mst_req_o.ar.id = '0;
+
+    // Reflect upstream ID in response.
+    ar_id           = slv_req_i.ar.id;
+    slv_resp_o.b.id = b_id;
+    slv_resp_o.r.id = r_id;
+
+    // Default, cut the AW/AR handshaking
+    mst_req_o.ar_valid  = 1'b0;
+    slv_resp_o.ar_ready = 1'b0;
+    mst_req_o.aw_valid  = 1'b0;
+    slv_resp_o.aw_ready = 1'b0;
+
+    unique case (state_q)
+      AtopIdle, AtopExecute: begin
+
+        // Wait until the ATOP response(s) have been sent back upstream.
+        if (state_q == AtopExecute) begin
+          if ((wr_fifo_empty && rd_fifo_empty) || (wr_fifo_pop && rd_fifo_pop) ||
+              (wr_fifo_empty && rd_fifo_pop)   || (wr_fifo_pop && rd_fifo_empty)) begin
+            state_d = AtopIdle;
+          end
+        end
+
+        // This part lets new Transactions through, if no ATOP is underway or the last ATOP
+        // response has been transmitted.
+        if ((state_q == AtopIdle) || (state_d == AtopIdle)) begin
+          // Gate AR handshake with ready output of Read FIFO.
+          mst_req_o.ar_valid  = slv_req_i.ar_valid  & ~rd_fifo_full;
+          slv_resp_o.ar_ready = mst_resp_i.ar_ready & ~rd_fifo_full;
+          rd_fifo_push        = mst_req_o.ar_valid  & mst_resp_i.ar_ready;
+          if (slv_req_i.aw_valid) begin
+            if (slv_req_i.aw.atop[5:4] == axi_pkg::ATOP_NONE) begin
+              // Normal operation
+              // Gate AW handshake with ready output of Write FIFO.
+              mst_req_o.aw_valid  = ~wr_fifo_full;
+              slv_resp_o.aw_ready = mst_resp_i.aw_ready & ~wr_fifo_full;
+              wr_fifo_push        = mst_req_o.aw_valid  & mst_resp_i.aw_ready;
+            end else begin
+              // Atomic Operation received, go to drain state, when both channels are ready
+              // Wait for finished or no AR beat
+              if (!mst_req_o.ar_valid || (mst_req_o.ar_valid && mst_resp_i.ar_ready)) begin
+                state_d = AtopDrain;
+              end
+            end
+          end
+        end
+      end
+      AtopDrain: begin
+        // Send the ATOP AW when the last open transaction terminates
+        if (wr_fifo_empty && rd_fifo_empty) begin
+          mst_req_o.aw_valid  = 1'b1;
+          slv_resp_o.aw_ready = mst_resp_i.aw_ready;
+          wr_fifo_push        = mst_resp_i.aw_ready;
+          if (slv_req_i.aw.atop[axi_pkg::ATOP_R_RESP]) begin
+            // Overwrite the read ID with the one from AW
+            ar_id        = slv_req_i.aw.id;
+            rd_fifo_push = mst_resp_i.aw_ready;
+          end
+          if (mst_resp_i.aw_ready) begin
+            state_d = AtopExecute;
+          end
+        end
+      end
+      default : /* do nothing */;
+    endcase
+
+    // Gate B handshake with empty flag output of Write FIFO.
+    slv_resp_o.b_valid = mst_resp_i.b_valid & ~wr_fifo_empty;
+    mst_req_o.b_ready  = slv_req_i.b_ready  & ~wr_fifo_empty;
+
+    // Gate R handshake with empty flag output of Read FIFO.
+    slv_resp_o.r_valid = mst_resp_i.r_valid & ~rd_fifo_empty;
+    mst_req_o.r_ready  = slv_req_i.r_ready  & ~rd_fifo_empty;
+  end
+
+  fifo_v3 #(
+    .FALL_THROUGH ( 1'b0        ), // No fall-through as response has to come a cycle later anyway
+    .DEPTH        ( MaxReadTxns ),
+    .dtype        ( id_t        )
+  ) i_rd_id_fifo (
+    .clk_i,
+    .rst_ni,
+    .flush_i    ( 1'b0          ),
+    .testmode_i ( 1'b0          ),
+    .data_i     ( ar_id         ),
+    .push_i     ( rd_fifo_push  ),
+    .full_o     ( rd_fifo_full  ),
+    .data_o     ( r_id          ),
+    .empty_o    ( rd_fifo_empty ),
+    .pop_i      ( rd_fifo_pop   ),
+    .usage_o    ( /*not used*/  )
+  );
+  // Assign as this condition is needed in FSM
+  assign rd_fifo_pop = slv_resp_o.r_valid & slv_req_i.r_ready & slv_resp_o.r.last;
+
+  fifo_v3 #(
+    .FALL_THROUGH ( 1'b0         ),
+    .DEPTH        ( MaxWriteTxns ),
+    .dtype        ( id_t         )
+  ) i_wr_id_fifo (
+    .clk_i,
+    .rst_ni,
+    .flush_i    ( 1'b0            ),
+    .testmode_i ( 1'b0            ),
+    .data_i     ( slv_req_i.aw.id ),
+    .push_i     ( wr_fifo_push    ),
+    .full_o     ( wr_fifo_full    ),
+    .data_o     ( b_id            ),
+    .empty_o    ( wr_fifo_empty   ),
+    .pop_i      ( wr_fifo_pop     ),
+    .usage_o    ( /*not used*/    )
+  );
+  // Assign as this condition is needed in FSM
+  assign wr_fifo_pop = slv_resp_o.b_valid & slv_req_i.b_ready;
+
+  `FFARN(state_q, state_d, AtopIdle, clk_i, rst_ni)
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AxiIdWidth    >= 1) else $fatal(1, "AXI ID width must be at least 1!");
+    assert (MaxReadTxns   >= 1)
+      else $fatal(1, "Maximum number of read transactions must be >= 1!");
+    assert (MaxWriteTxns  >= 1)
+      else $fatal(1, "Maximum number of write transactions must be >= 1!");
+  end
+  default disable iff (~rst_ni);
+  aw_lost : assert property( @(posedge clk_i)
+      (slv_req_i.aw_valid & slv_resp_o.aw_ready |-> mst_req_o.aw_valid & mst_resp_i.aw_ready))
+    else $error("AW beat lost.");
+  w_lost  : assert property( @(posedge clk_i)
+      (slv_req_i.w_valid & slv_resp_o.w_ready |-> mst_req_o.w_valid & mst_resp_i.w_ready))
+    else $error("W beat lost.");
+  b_lost  : assert property( @(posedge clk_i)
+      (mst_resp_i.b_valid & mst_req_o.b_ready |-> slv_resp_o.b_valid & slv_req_i.b_ready))
+    else $error("B beat lost.");
+  ar_lost : assert property( @(posedge clk_i)
+      (slv_req_i.ar_valid & slv_resp_o.ar_ready |-> mst_req_o.ar_valid & mst_resp_i.ar_ready))
+    else $error("AR beat lost.");
+  r_lost :  assert property( @(posedge clk_i)
+      (mst_resp_i.r_valid & mst_req_o.r_ready |-> slv_resp_o.r_valid & slv_req_i.r_ready))
+    else $error("R beat lost.");
+`endif
+// pragma translate_on
+endmodule
+
+`include "axi/typedef.svh"
+`include "axi/assign.svh"
+/// Serialize all AXI transactions to a single ID (zero), interface version.
+module axi_serializer_intf #(
+  /// AXI4+ATOP ID width.
+  parameter int unsigned AXI_ID_WIDTH   = 32'd0,
+  /// AXI4+ATOP address width.
+  parameter int unsigned AXI_ADDR_WIDTH = 32'd0,
+  /// AXI4+ATOP data width.
+  parameter int unsigned AXI_DATA_WIDTH = 32'd0,
+  /// AXI4+ATOP user width.
+  parameter int unsigned AXI_USER_WIDTH = 32'd0,
+  /// Maximum number of in flight read transactions.
+  parameter int unsigned MAX_READ_TXNS  = 32'd0,
+  /// Maximum number of in flight write transactions.
+  parameter int unsigned MAX_WRITE_TXNS = 32'd0
+) (
+  /// Clock
+  input  logic    clk_i,
+  /// Asynchronous reset, active low
+  input  logic    rst_ni,
+  /// AXI4+ATOP Slave modport
+  AXI_BUS.Slave   slv,
+  /// AXI4+ATOP Master modport
+  AXI_BUS.Master  mst
+);
+
+  typedef logic [AXI_ID_WIDTH    -1:0] id_t;
+  typedef logic [AXI_ADDR_WIDTH  -1:0] addr_t;
+  typedef logic [AXI_DATA_WIDTH  -1:0] data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH  -1:0] user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+  req_t  slv_req,  mst_req;
+  resp_t slv_resp, mst_resp;
+  `AXI_ASSIGN_TO_REQ(slv_req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, slv_resp)
+  `AXI_ASSIGN_FROM_REQ(mst, mst_req)
+  `AXI_ASSIGN_TO_RESP(mst_resp, mst)
+
+  axi_serializer #(
+    .MaxReadTxns  ( MAX_READ_TXNS  ),
+    .MaxWriteTxns ( MAX_WRITE_TXNS ),
+    .AxiIdWidth   ( AXI_ID_WIDTH   ),
+    .req_t        ( req_t          ),
+    .resp_t       ( resp_t         )
+  ) i_axi_serializer (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  ( slv_req  ),
+    .slv_resp_o ( slv_resp ),
+    .mst_req_o  ( mst_req  ),
+    .mst_resp_i ( mst_resp )
+  );
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AXI_ADDR_WIDTH  >= 1) else $fatal(1, "AXI address width must be at least 1!");
+    assert (AXI_DATA_WIDTH  >= 1) else $fatal(1, "AXI data width must be at least 1!");
+    assert (AXI_ID_WIDTH    >= 1) else $fatal(1, "AXI ID width must be at least 1!");
+    assert (AXI_USER_WIDTH  >= 1) else $fatal(1, "AXI user width must be at least 1!");
+    assert (MAX_READ_TXNS   >= 1)
+      else $fatal(1, "Maximum number of read transactions must be >= 1!");
+    assert (MAX_WRITE_TXNS  >= 1)
+      else $fatal(1, "Maximum number of write transactions must be >= 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/axi/src/axi_xbar.sv b/hw/deps/axi/src/axi_xbar.sv
new file mode 100644
index 0000000..5d0b79c
--- /dev/null
+++ b/hw/deps/axi/src/axi_xbar.sv
@@ -0,0 +1,312 @@
+// Copyright (c) 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+// axi_xbar: Fully-connected AXI4+ATOP crossbar with an arbitrary number of slave and master ports.
+// See `doc/axi_xbar.md` for the documentation, including the definition of parameters and ports.
+module axi_xbar #(
+  parameter axi_pkg::xbar_cfg_t Cfg = '0,
+  parameter type slv_aw_chan_t      = logic,
+  parameter type mst_aw_chan_t      = logic,
+  parameter type w_chan_t           = logic,
+  parameter type slv_b_chan_t       = logic,
+  parameter type mst_b_chan_t       = logic,
+  parameter type slv_ar_chan_t      = logic,
+  parameter type mst_ar_chan_t      = logic,
+  parameter type slv_r_chan_t       = logic,
+  parameter type mst_r_chan_t       = logic,
+  parameter type slv_req_t          = logic,
+  parameter type slv_resp_t         = logic,
+  parameter type mst_req_t          = logic,
+  parameter type mst_resp_t         = logic,
+  parameter type rule_t             = axi_pkg::xbar_rule_64_t
+) (
+  input  logic                                                       clk_i,
+  input  logic                                                       rst_ni,
+  input  logic                                                       test_i,
+  input  slv_req_t  [Cfg.NoSlvPorts-1:0]                             slv_ports_req_i,
+  output slv_resp_t [Cfg.NoSlvPorts-1:0]                             slv_ports_resp_o,
+  output mst_req_t  [Cfg.NoMstPorts-1:0]                             mst_ports_req_o,
+  input  mst_resp_t [Cfg.NoMstPorts-1:0]                             mst_ports_resp_i,
+  input  rule_t     [Cfg.NoAddrRules-1:0]                            addr_map_i,
+  input  logic      [Cfg.NoSlvPorts-1:0]                             en_default_mst_port_i,
+  input  logic      [Cfg.NoSlvPorts-1:0][$clog2(Cfg.NoMstPorts)-1:0] default_mst_port_i
+);
+
+  typedef logic [Cfg.AxiAddrWidth-1:0]           addr_t;
+  // to account for the decoding error slave
+  typedef logic [$clog2(Cfg.NoMstPorts + 1)-1:0] mst_port_idx_t;
+
+  // signals from the axi_demuxes, one index more for decode error
+  slv_req_t  [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts:0]  slv_reqs;
+  slv_resp_t [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts:0]  slv_resps;
+
+  // signals into the axi_muxes, are of type slave as the multiplexer extends the ID
+  slv_req_t  [Cfg.NoMstPorts-1:0][Cfg.NoSlvPorts-1:0] mst_reqs;
+  slv_resp_t [Cfg.NoMstPorts-1:0][Cfg.NoSlvPorts-1:0] mst_resps;
+
+  for (genvar i = 0; i < Cfg.NoSlvPorts; i++) begin : gen_slv_port_demux
+    logic [$clog2(Cfg.NoMstPorts)-1:0] dec_aw,        dec_ar;
+    mst_port_idx_t                     slv_aw_select, slv_ar_select;
+    logic                              dec_aw_valid,  dec_aw_error;
+    logic                              dec_ar_valid,  dec_ar_error;
+
+    addr_decode #(
+      .NoIndices  ( Cfg.NoMstPorts  ),
+      .NoRules    ( Cfg.NoAddrRules ),
+      .addr_t     ( addr_t          ),
+      .rule_t     ( rule_t          )
+    ) i_axi_aw_decode (
+      .addr_i           ( slv_ports_req_i[i].aw.addr ),
+      .addr_map_i       ( addr_map_i                 ),
+      .idx_o            ( dec_aw                     ),
+      .dec_valid_o      ( dec_aw_valid               ),
+      .dec_error_o      ( dec_aw_error               ),
+      .en_default_idx_i ( en_default_mst_port_i[i]   ),
+      .default_idx_i    ( default_mst_port_i[i]      )
+    );
+
+    addr_decode #(
+      .NoIndices  ( Cfg.NoMstPorts  ),
+      .addr_t     ( addr_t          ),
+      .NoRules    ( Cfg.NoAddrRules ),
+      .rule_t     ( rule_t          )
+    ) i_axi_ar_decode (
+      .addr_i           ( slv_ports_req_i[i].ar.addr ),
+      .addr_map_i       ( addr_map_i                 ),
+      .idx_o            ( dec_ar                     ),
+      .dec_valid_o      ( dec_ar_valid               ),
+      .dec_error_o      ( dec_ar_error               ),
+      .en_default_idx_i ( en_default_mst_port_i[i]   ),
+      .default_idx_i    ( default_mst_port_i[i]      )
+    );
+
+    assign slv_aw_select = (dec_aw_error) ?
+        mst_port_idx_t'(Cfg.NoMstPorts) : mst_port_idx_t'(dec_aw);
+    assign slv_ar_select = (dec_ar_error) ?
+        mst_port_idx_t'(Cfg.NoMstPorts) : mst_port_idx_t'(dec_ar);
+
+    // make sure that the default slave does not get changed, if there is an unserved Ax
+    // pragma translate_off
+    `ifndef VERILATOR
+    default disable iff (~rst_ni);
+    default_aw_mst_port_en: assert property(
+      @(posedge clk_i) (slv_ports_req_i[i].aw_valid && !slv_ports_resp_o[i].aw_ready)
+          |=> $stable(en_default_mst_port_i[i]))
+        else $fatal (1, $sformatf("It is not allowed to change the default mst port\
+                                   enable, when there is an unserved Aw beat. Slave Port: %0d", i));
+    default_aw_mst_port: assert property(
+      @(posedge clk_i) (slv_ports_req_i[i].aw_valid && !slv_ports_resp_o[i].aw_ready)
+          |=> $stable(default_mst_port_i[i]))
+        else $fatal (1, $sformatf("It is not allowed to change the default mst port\
+                                   when there is an unserved Aw beat. Slave Port: %0d", i));
+    default_ar_mst_port_en: assert property(
+      @(posedge clk_i) (slv_ports_req_i[i].ar_valid && !slv_ports_resp_o[i].ar_ready)
+          |=> $stable(en_default_mst_port_i[i]))
+        else $fatal (1, $sformatf("It is not allowed to change the enable, when\
+                                   there is an unserved Ar beat. Slave Port: %0d", i));
+    default_ar_mst_port: assert property(
+      @(posedge clk_i) (slv_ports_req_i[i].ar_valid && !slv_ports_resp_o[i].ar_ready)
+          |=> $stable(default_mst_port_i[i]))
+        else $fatal (1, $sformatf("It is not allowed to change the default mst port\
+                                   when there is an unserved Ar beat. Slave Port: %0d", i));
+    `endif
+    // pragma translate_on
+    axi_demux #(
+      .AxiIdWidth     ( Cfg.AxiIdWidthSlvPorts ),  // ID Width
+      .aw_chan_t      ( slv_aw_chan_t          ),  // AW Channel Type
+      .w_chan_t       ( w_chan_t               ),  //  W Channel Type
+      .b_chan_t       ( slv_b_chan_t           ),  //  B Channel Type
+      .ar_chan_t      ( slv_ar_chan_t          ),  // AR Channel Type
+      .r_chan_t       ( slv_r_chan_t           ),  //  R Channel Type
+      .req_t          ( slv_req_t              ),
+      .resp_t         ( slv_resp_t             ),
+      .NoMstPorts     ( Cfg.NoMstPorts + 1     ),
+      .MaxTrans       ( Cfg.MaxMstTrans        ),
+      .AxiLookBits    ( Cfg.AxiIdUsedSlvPorts  ),
+      .FallThrough    ( Cfg.FallThrough        ),
+      .SpillAw        ( Cfg.LatencyMode[9]     ),
+      .SpillW         ( Cfg.LatencyMode[8]     ),
+      .SpillB         ( Cfg.LatencyMode[7]     ),
+      .SpillAr        ( Cfg.LatencyMode[6]     ),
+      .SpillR         ( Cfg.LatencyMode[5]     )
+    ) i_axi_demux (
+      .clk_i,   // Clock
+      .rst_ni,  // Asynchronous reset active low
+      .test_i,  // Testmode enable
+      .slv_req_i       ( slv_ports_req_i[i]  ),
+      .slv_aw_select_i ( slv_aw_select       ),
+      .slv_ar_select_i ( slv_ar_select       ),
+      .slv_resp_o      ( slv_ports_resp_o[i] ),
+      .mst_reqs_o      ( slv_reqs[i]         ),
+      .mst_resps_i     ( slv_resps[i]        )
+    );
+
+    axi_err_slv #(
+      .AxiIdWidth  ( Cfg.AxiIdWidthSlvPorts ),
+      .req_t       ( slv_req_t              ),
+      .resp_t      ( slv_resp_t             ),
+      .Resp        ( axi_pkg::RESP_DECERR   ),
+      .ATOPs       ( 1'b1                   ),
+      .MaxTrans    ( 4                      )   // Transactions terminate at this slave, so minimize
+                                                // resource consumption by accepting only a few
+                                                // transactions at a time.
+    ) i_axi_err_slv (
+      .clk_i,   // Clock
+      .rst_ni,  // Asynchronous reset active low
+      .test_i,  // Testmode enable
+      // slave port
+      .slv_req_i  ( slv_reqs[i][Cfg.NoMstPorts]   ),
+      .slv_resp_o ( slv_resps[i][Cfg.NoMstPorts]  )
+    );
+  end
+
+  // cross all channels
+  for (genvar i = 0; i < Cfg.NoSlvPorts; i++) begin : gen_xbar_slv_cross
+    for (genvar j = 0; j < Cfg.NoMstPorts; j++) begin : gen_xbar_mst_cross
+      assign mst_reqs[j][i]  = slv_reqs[i][j];
+      assign slv_resps[i][j] = mst_resps[j][i];
+    end
+  end
+
+  for (genvar i = 0; i < Cfg.NoMstPorts; i++) begin : gen_mst_port_mux
+    axi_mux #(
+      .SlvAxiIDWidth ( Cfg.AxiIdWidthSlvPorts ), // ID width of the slave ports
+      .slv_aw_chan_t ( slv_aw_chan_t          ), // AW Channel Type, slave ports
+      .mst_aw_chan_t ( mst_aw_chan_t          ), // AW Channel Type, master port
+      .w_chan_t      ( w_chan_t               ), //  W Channel Type, all ports
+      .slv_b_chan_t  ( slv_b_chan_t           ), //  B Channel Type, slave ports
+      .mst_b_chan_t  ( mst_b_chan_t           ), //  B Channel Type, master port
+      .slv_ar_chan_t ( slv_ar_chan_t          ), // AR Channel Type, slave ports
+      .mst_ar_chan_t ( mst_ar_chan_t          ), // AR Channel Type, master port
+      .slv_r_chan_t  ( slv_r_chan_t           ), //  R Channel Type, slave ports
+      .mst_r_chan_t  ( mst_r_chan_t           ), //  R Channel Type, master port
+      .slv_req_t     ( slv_req_t              ),
+      .slv_resp_t    ( slv_resp_t             ),
+      .mst_req_t     ( mst_req_t              ),
+      .mst_resp_t    ( mst_resp_t             ),
+      .NoSlvPorts    ( Cfg.NoSlvPorts         ), // Number of Masters for the module
+      .MaxWTrans     ( Cfg.MaxSlvTrans        ),
+      .FallThrough   ( Cfg.FallThrough        ),
+      .SpillAw       ( Cfg.LatencyMode[4]     ),
+      .SpillW        ( Cfg.LatencyMode[3]     ),
+      .SpillB        ( Cfg.LatencyMode[2]     ),
+      .SpillAr       ( Cfg.LatencyMode[1]     ),
+      .SpillR        ( Cfg.LatencyMode[0]     )
+    ) i_axi_mux (
+      .clk_i,   // Clock
+      .rst_ni,  // Asynchronous reset active low
+      .test_i,  // Test Mode enable
+      .slv_reqs_i  ( mst_reqs[i]         ),
+      .slv_resps_o ( mst_resps[i]        ),
+      .mst_req_o   ( mst_ports_req_o[i]  ),
+      .mst_resp_i  ( mst_ports_resp_i[i] )
+    );
+  end
+
+  // pragma translate_off
+  `ifndef VERILATOR
+  initial begin : check_params
+    id_slv_req_ports: assert ($bits(slv_ports_req_i[0].aw.id ) == Cfg.AxiIdWidthSlvPorts) else
+      $fatal(1, $sformatf("Slv_req and aw_chan id width not equal."));
+    id_slv_resp_ports: assert ($bits(slv_ports_resp_o[0].r.id) == Cfg.AxiIdWidthSlvPorts) else
+      $fatal(1, $sformatf("Slv_req and aw_chan id width not equal."));
+  end
+  `endif
+  // pragma translate_on
+endmodule
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module axi_xbar_intf #(
+  parameter int unsigned AXI_USER_WIDTH =  0,
+  parameter axi_pkg::xbar_cfg_t Cfg     = '0,
+  parameter type rule_t                 = axi_pkg::xbar_rule_64_t
+) (
+  input  logic                                                    clk_i,
+  input  logic                                                    rst_ni,
+  input  logic                                                    test_i,
+  AXI_BUS.Slave                                                   slv_ports [Cfg.NoSlvPorts-1:0],
+  AXI_BUS.Master                                                  mst_ports [Cfg.NoMstPorts-1:0],
+  input  rule_t [Cfg.NoAddrRules-1:0]                             addr_map_i,
+  input  logic  [Cfg.NoSlvPorts-1:0]                              en_default_mst_port_i,
+  input  logic  [Cfg.NoSlvPorts-1:0][$clog2(Cfg.NoMstPorts)-1:0]  default_mst_port_i
+);
+
+  localparam int unsigned AxiIdWidthMstPorts = Cfg.AxiIdWidthSlvPorts + $clog2(Cfg.NoSlvPorts);
+
+  typedef logic [AxiIdWidthMstPorts     -1:0] id_mst_t;
+  typedef logic [Cfg.AxiIdWidthSlvPorts -1:0] id_slv_t;
+  typedef logic [Cfg.AxiAddrWidth       -1:0] addr_t;
+  typedef logic [Cfg.AxiDataWidth       -1:0] data_t;
+  typedef logic [Cfg.AxiDataWidth/8     -1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH         -1:0] user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_REQ_T(mst_req_t, mst_aw_chan_t, w_chan_t, mst_ar_chan_t)
+  `AXI_TYPEDEF_REQ_T(slv_req_t, slv_aw_chan_t, w_chan_t, slv_ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(mst_resp_t, mst_b_chan_t, mst_r_chan_t)
+  `AXI_TYPEDEF_RESP_T(slv_resp_t, slv_b_chan_t, slv_r_chan_t)
+
+  mst_req_t   [Cfg.NoMstPorts-1:0]  mst_reqs;
+  mst_resp_t  [Cfg.NoMstPorts-1:0]  mst_resps;
+  slv_req_t   [Cfg.NoSlvPorts-1:0]  slv_reqs;
+  slv_resp_t  [Cfg.NoSlvPorts-1:0]  slv_resps;
+
+  for (genvar i = 0; i < Cfg.NoMstPorts; i++) begin : gen_assign_mst
+    `AXI_ASSIGN_FROM_REQ(mst_ports[i], mst_reqs[i])
+    `AXI_ASSIGN_TO_RESP(mst_resps[i], mst_ports[i])
+  end
+
+  for (genvar i = 0; i < Cfg.NoSlvPorts; i++) begin : gen_assign_slv
+    `AXI_ASSIGN_TO_REQ(slv_reqs[i], slv_ports[i])
+    `AXI_ASSIGN_FROM_RESP(slv_ports[i], slv_resps[i])
+  end
+
+  axi_xbar #(
+    .Cfg  (Cfg),
+    .slv_aw_chan_t  ( slv_aw_chan_t ),
+    .mst_aw_chan_t  ( mst_aw_chan_t ),
+    .w_chan_t       ( w_chan_t      ),
+    .slv_b_chan_t   ( slv_b_chan_t  ),
+    .mst_b_chan_t   ( mst_b_chan_t  ),
+    .slv_ar_chan_t  ( slv_ar_chan_t ),
+    .mst_ar_chan_t  ( mst_ar_chan_t ),
+    .slv_r_chan_t   ( slv_r_chan_t  ),
+    .mst_r_chan_t   ( mst_r_chan_t  ),
+    .slv_req_t      ( slv_req_t     ),
+    .slv_resp_t     ( slv_resp_t    ),
+    .mst_req_t      ( mst_req_t     ),
+    .mst_resp_t     ( mst_resp_t    ),
+    .rule_t         ( rule_t        )
+  ) i_xbar (
+    .clk_i,
+    .rst_ni,
+    .test_i,
+    .slv_ports_req_i  (slv_reqs ),
+    .slv_ports_resp_o (slv_resps),
+    .mst_ports_req_o  (mst_reqs ),
+    .mst_ports_resp_i (mst_resps),
+    .addr_map_i,
+    .en_default_mst_port_i,
+    .default_mst_port_i
+  );
+
+endmodule
diff --git a/hw/deps/axi/src/dma/axi_dma_backend.sv b/hw/deps/axi/src/dma/axi_dma_backend.sv
new file mode 100644
index 0000000..1c072d9
--- /dev/null
+++ b/hw/deps/axi/src/dma/axi_dma_backend.sv
@@ -0,0 +1,588 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// The backend implements the generic 1D data transfer on an AXI BUS
+module axi_dma_backend #(
+    /// Data width of the AXI bus
+    parameter int unsigned DataWidth = -1,
+    /// Address width of the AXI bus
+    parameter int unsigned AddrWidth = -1,
+    /// ID width of the AXI bus
+    parameter int unsigned IdWidth = -1,
+    /// Number of AX beats that can be in-flight
+    parameter int unsigned AxReqFifoDepth = -1,
+    /// Number of generic 1D requests that can be buffered
+    parameter int unsigned TransFifoDepth = -1,
+    /// Number of elements the realignment buffer can hold. To achieve
+    /// full performance a depth of 3 is minimally required.
+    parameter int unsigned BufferDepth = -1,
+    /// AXI4+ATOP request struct definition.
+    parameter type         axi_req_t = logic,
+    /// AXI4+ATOP response struct definition.
+    parameter type         axi_res_t = logic,
+    /// Arbitrary 1D burst request definition:
+    /// - `id`: the AXI id used - this id should be constant, as the DMA does not support reordering
+    /// - `src`, `dst`: source and destination address, same width as the AXI 4 channels
+    /// - `num_bytes`: the length of the contiguous 1D transfer requested, can be up to 32/64 bit long
+    ///              num_bytes will be interpreted as an unsigned number
+    ///              A value of 0 will cause the backend to discard the transfer prematurely
+    /// - `src_cache`, `dst_cache`: the configuration of the cache fields in the AX beats
+    /// - `src_burst`, `dst_burst`: currently only incremental bursts are supported (`2'b01`)
+    /// - `decouple_rw`: if set to true, there is no longer exactly one AXI write_request issued for
+    ///   every read request. This mode can improve performance of unaligned transfers when crossing
+    ///   the AXI page boundaries.
+    /// - `deburst`: if set, the DMA will split all bursts in single transfers
+    /// - `serialize`: if set, the DMA will only send AX belonging to a given Arbitrary 1D burst request
+    ///              at a time. This is default behavior to prevent deadlocks.
+    parameter type         burst_req_t = logic,
+    /// Give each DMA backend a unique id
+    parameter int unsigned DmaIdWidth = -1,
+    /// Enable or disable tracing
+    parameter bit          DmaTracing = 0
+
+) (
+    /// Clock
+    input  logic                    clk_i,
+    /// Asynchronous reset, active low
+    input  logic                    rst_ni,
+    /// AXI4+ATOP master request
+    output axi_req_t                axi_dma_req_o,
+    /// AXI4+ATOP master response
+    input  axi_res_t                axi_dma_res_i,
+    /// Arbitrary 1D burst request
+    input  burst_req_t              burst_req_i,
+    /// Handshake: 1D burst request is valid
+    input  logic                    valid_i,
+    /// Handshake: 1D burst can be accepted
+    output logic                    ready_o,
+    /// High if the backend is idle
+    output logic                    backend_idle_o,
+    /// Event: a 1D burst request has completed
+    output logic                    trans_complete_o,
+    /// unique DMA id
+    input  logic [DmaIdWidth-1:0]   dma_id_i
+);
+
+    /// Number of bytes per word
+    localparam int unsigned StrobeWidth = DataWidth / 8;
+    /// Offset width
+    localparam int unsigned OffsetWidth = $clog2(StrobeWidth);
+    /// Offset type
+    typedef logic [OffsetWidth-1:0] offset_t;
+    /// Address Type
+    typedef logic [  AddrWidth-1:0] addr_t;
+    /// AXI ID Type
+    typedef logic [    IdWidth-1:0] axi_id_t;
+
+    /// id: AXI id
+    /// last: last transaction in burst
+    /// address: address of burst
+    /// length: burst length
+    /// size: bytes in each burst
+    /// burst: burst type; only INC supported
+    /// cache: cache type
+    typedef struct packed {
+        axi_id_t          id;
+        logic             last;
+        addr_t            addr;
+        axi_pkg::len_t    len;
+        axi_pkg::size_t   size;
+        axi_pkg::burst_t  burst;
+        axi_pkg::cache_t  cache;
+    } desc_ax_t;
+
+    /// offset: initial misalignment
+    /// tailer: final misalignment
+    /// shift: amount the data needs to be shifted to realign it
+    typedef struct packed {
+        offset_t offset;
+        offset_t tailer;
+        offset_t shift;
+    } desc_r_t;
+
+    /// offset: initial misalignment
+    /// tailer: final misalignment
+    /// num_beats: number of beats in the burst
+    /// is_single: burst length is 0
+    typedef struct packed {
+        offset_t       offset;
+        offset_t       tailer;
+        axi_pkg::len_t num_beats;
+        logic          is_single;
+    } desc_w_t;
+
+    /// Write request definition
+    typedef struct packed {
+        desc_ax_t aw;
+        desc_w_t  w;
+    } write_req_t;
+
+    /// Read request definition
+    typedef struct packed {
+        desc_ax_t ar;
+        desc_r_t  r;
+    } read_req_t;
+
+    //--------------------------------------
+    // Assertions
+    //--------------------------------------
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin
+        assert (DataWidth inside {16, 32, 64, 128, 256, 512, 1024})
+            else $fatal(1, "16 <= DataWidth <= 1024");
+        assert (AddrWidth >= 32 & AddrWidth <=   128) /* this is outside AXI4 specs -> be careful! */
+            else $fatal(1, " 32 <= AddrWidth <=   128");
+    end
+    `endif
+    // pragma translate_on
+
+    //--------------------------------------
+    // Request Fifo
+    //--------------------------------------
+    burst_req_t  burst_req;
+    logic        burst_req_empty;
+    logic        burst_req_pop;
+    logic        burst_req_full;
+
+    // buffer the input requests in a fifo
+    fifo_v3 #(
+        .dtype     ( burst_req_t        ),
+        .DEPTH     ( TransFifoDepth     )
+    ) i_burst_request_fifo (
+        .clk_i     ( clk_i              ),
+        .rst_ni    ( rst_ni             ),
+        .flush_i   ( 1'b0               ),
+        .testmode_i( 1'b0               ),
+        .full_o    ( burst_req_full     ),
+        .empty_o   ( burst_req_empty    ),
+        .usage_o   ( ),
+        .data_i    ( burst_req_i        ),
+        .push_i    ( valid_i && ready_o ),
+        .data_o    ( burst_req          ),
+        .pop_i     ( burst_req_pop      )
+    );
+
+    assign ready_o = !burst_req_full;
+
+    //--------------------------------------
+    // Burst reshaper
+    //--------------------------------------
+    write_req_t  write_req;
+    read_req_t   read_req;
+
+    logic        read_req_valid;
+    logic        read_req_ready;
+    logic        write_req_valid;
+    logic        write_req_ready;
+
+    // send the next burst either immediately or once the last burst
+    // has been completed. The former mode is not AXI4+ATOP spec
+    // conform and may result in deadlocks!
+    logic in_flight_d, in_flight_q;
+    logic burst_valid;
+    always_comb begin : proc_select_burst_valid
+        if (burst_req.serialize) begin
+            // AXI4-conform behavior. As both the buffer and the memory system
+            // assume in-order operation.
+            burst_valid = ~burst_req_empty & (~in_flight_q | trans_complete_o);
+        end else begin
+            // legacy, non-AXI4-conform behavior. Send as many AX as possible
+            // This can lead to deadlocks due to in-memory reordering
+            burst_valid = ~burst_req_empty;
+        end
+    end
+
+    // transforms arbitrary burst into AXI conform bursts
+    axi_dma_burst_reshaper #(
+        .DataWidth     ( DataWidth     ),
+        .AddrWidth     ( AddrWidth     ),
+        .IdWidth       ( IdWidth       ),
+        .burst_req_t   ( burst_req_t   ),
+        .read_req_t    ( read_req_t    ),
+        .write_req_t   ( write_req_t   )
+    ) i_axi_dma_burst_reshaper (
+        .clk_i         ( clk_i              ),
+        .rst_ni        ( rst_ni             ),
+        .burst_req_i   ( burst_req          ),
+        .valid_i       ( burst_valid        ),
+        .ready_o       ( burst_req_pop      ),
+        .write_req_o   ( write_req          ),
+        .read_req_o    ( read_req           ),
+        .r_valid_o     ( read_req_valid     ),
+        .r_ready_i     ( read_req_ready     ),
+        .w_valid_o     ( write_req_valid    ),
+        .w_ready_i     ( write_req_ready    )
+    );
+
+    //--------------------------------------
+    // Data mover
+    //--------------------------------------
+    axi_dma_data_mover #(
+        .DataWidth      ( DataWidth       ),
+        .ReqFifoDepth   ( AxReqFifoDepth  ),
+        .BufferDepth    ( BufferDepth     ),
+        .read_req_t     ( read_req_t      ),
+        .write_req_t    ( write_req_t     ),
+        .axi_req_t      ( axi_req_t       ),
+        .axi_res_t      ( axi_res_t       ),
+        .desc_ax_t      ( desc_ax_t       ),
+        .desc_r_t       ( desc_r_t        ),
+        .desc_w_t       ( desc_w_t        )
+    ) i_axi_dma_data_mover (
+        .clk_i             ( clk_i             ),
+        .rst_ni            ( rst_ni            ),
+        .axi_dma_req_o     ( axi_dma_req_o     ),
+        .axi_dma_res_i     ( axi_dma_res_i     ),
+        .read_req_i        ( read_req          ),
+        .write_req_i       ( write_req         ),
+        .r_valid_i         ( read_req_valid    ),
+        .r_ready_o         ( read_req_ready    ),
+        .w_valid_i         ( write_req_valid   ),
+        .w_ready_o         ( write_req_ready   ),
+        .data_mover_idle_o ( backend_idle_o    ),
+        .trans_complete_o  ( trans_complete_o  )
+    );
+
+    //--------------------------------------
+    // In-flight check
+    //--------------------------------------
+    // to conform to the AXI4+ATOP spec: only send a burst
+    // once the last one has been completed . This check can be overridden
+    always_comb begin : proc_in_flight_check
+
+        // default: last state
+        in_flight_d = in_flight_q;
+
+        // new transfer: set in-flight to one
+        if (burst_req_pop & ~burst_req_empty) begin
+            in_flight_d = 1;
+        end else begin
+            // no new transfer and the old retires -> idle
+            if (trans_complete_o) begin
+                in_flight_d = 0;
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_in_flight_check_state
+        if(~rst_ni) begin
+            in_flight_q <= 0;
+        end else begin
+            in_flight_q <= in_flight_d;
+        end
+    end
+
+    //--------------------------------------
+    // Tracer
+    //--------------------------------------
+    //pragma translate_off
+    `ifndef SYNTHESYS
+    `ifndef VERILATOR
+    generate if (DmaTracing) begin : gen_dma_tracer
+        string fn;
+        integer f;
+
+        logic [DataWidth/8-1:0][BufferDepth-1:0][7:0] buffer_mem;
+
+        // open file
+        initial begin
+            #1;
+            $sformat(fn, "dma_trace_%05x.log", dma_id_i);
+            f = $fopen(fn, "w");
+            $display("[Tracer] Logging DMA %d to %s", dma_id_i, fn);
+        end
+
+        // access buffer memory storage
+        for(genvar d = 0; d < BufferDepth; d++) begin
+            for(genvar i = 0; i < DataWidth/8-1; i++) begin
+                assign buffer_mem[i][d] =
+                    i_axi_dma_data_mover.i_axi_dma_data_path.fifo_buffer[i].i_fifo_buffer.mem_q[d];
+            end
+        end
+
+        // do the tracing
+        always_ff @(posedge clk_i) begin : proc_tracer
+            // dict
+            automatic longint               dma_meta        [string];
+            automatic longint               dma_backend     [string];
+            automatic longint               dma_burst_res   [string];
+            automatic longint               dma_data_mover  [string];
+            automatic logic [DataWidth-1:0] dma_data_path   [string];
+            automatic string                dma_string;
+
+            // start of python dict
+            dma_string = "{";
+
+            // we do not dump while reset
+            if (rst_ni) begin
+
+                // commented signals are currently not used by the python golden model :)
+
+                //--------------------------------------
+                // Metadata
+                //--------------------------------------
+                dma_meta = '{
+                    // time
+                    "time"           : $time(),
+                    "DataWidth"      : DataWidth,
+                    "AddrWidth"      : AddrWidth,
+                    "IdWidth"        : IdWidth,
+                    "AxReqFifoDepth" : AxReqFifoDepth,
+                    "TransFifoDepth" : TransFifoDepth,
+                    "BufferDepth"    : BufferDepth
+                };
+
+                //--------------------------------------
+                // Backend
+                //--------------------------------------
+                dma_backend = '{
+                    // dma backend interface
+                    "backend_burst_req_id"                : burst_req_i.id,
+                    "backend_burst_req_src"               : burst_req_i.src,
+                    "backend_burst_req_dst"               : burst_req_i.dst,
+                    "backend_burst_req_num_bytes"         : burst_req_i.num_bytes,
+                    // "backend_burst_req_cache_src"         : burst_req_i.cache_src,
+                    // "backend_burst_req_cache_dst"         : burst_req_i.cache_dst,
+                    // "backend_burst_req_burst_src"         : burst_req_i.burst_src,
+                    // "backend_burst_req_burst_dst"         : burst_req_i.burst_dst,
+                    "backend_burst_req_burst_decouple_rw" : burst_req_i.decouple_rw,
+                    "backend_burst_req_burst_deburst"     : burst_req_i.deburst,
+                    "backend_burst_req_valid"             : valid_i,
+                    "backend_burst_req_ready"             : ready_o,
+                    "backend_idle"                        : backend_idle_o,
+                    "transfer_completed"                  : trans_complete_o
+                };
+
+                //--------------------------------------
+                // Burst Reshaper
+                //--------------------------------------
+                dma_burst_res = '{
+                    // burst request
+                    "burst_reshaper_burst_req_id"          : i_axi_dma_burst_reshaper.burst_req_i.id,
+                    "burst_reshaper_burst_req_src"         : i_axi_dma_burst_reshaper.burst_req_i.src,
+                    "burst_reshaper_burst_req_dst"         : i_axi_dma_burst_reshaper.burst_req_i.dst,
+                    "burst_reshaper_burst_req_num_bytes"   : i_axi_dma_burst_reshaper.burst_req_i.num_bytes,
+                    // "burst_reshaper_burst_req_cache_src"   : i_axi_dma_burst_reshaper.burst_req_i.cache_src,
+                    // "burst_reshaper_burst_req_cache_dst"   : i_axi_dma_burst_reshaper.burst_req_i.cache_dst,
+                    // "burst_reshaper_burst_req_burst_src"   : i_axi_dma_burst_reshaper.burst_req_i.burst_src,
+                    // "burst_reshaper_burst_req_burst_dst"   : i_axi_dma_burst_reshaper.burst_req_i.burst_dst,
+                    "burst_reshaper_burst_req_decouple_rw" : i_axi_dma_burst_reshaper.burst_req_i.decouple_rw,
+                    "burst_reshaper_burst_req_deburst"     : i_axi_dma_burst_reshaper.burst_req_i.deburst,
+                    "burst_reshaper_burst_req_valid"       : i_axi_dma_burst_reshaper.valid_i,
+                    "burst_reshaper_burst_req_ready"       : i_axi_dma_burst_reshaper.ready_o,
+                    // write request
+                    "burst_reshaper_write_req_aw_id"       : i_axi_dma_burst_reshaper.write_req_o.aw.id,
+                    "burst_reshaper_write_req_aw_last"     : i_axi_dma_burst_reshaper.write_req_o.aw.last,
+                    "burst_reshaper_write_req_aw_addr"     : i_axi_dma_burst_reshaper.write_req_o.aw.addr,
+                    "burst_reshaper_write_req_aw_len"      : i_axi_dma_burst_reshaper.write_req_o.aw.len,
+                    "burst_reshaper_write_req_aw_size"     : i_axi_dma_burst_reshaper.write_req_o.aw.size,
+                    "burst_reshaper_write_req_aw_burst"    : i_axi_dma_burst_reshaper.write_req_o.aw.burst,
+                    "burst_reshaper_write_req_aw_cache"    : i_axi_dma_burst_reshaper.write_req_o.aw.cache,
+                    "burst_reshaper_write_req_w_offset"    : i_axi_dma_burst_reshaper.write_req_o.w.offset,
+                    "burst_reshaper_write_req_w_tailer"    : i_axi_dma_burst_reshaper.write_req_o.w.tailer,
+                    "burst_reshaper_write_req_w_num_beats" : i_axi_dma_burst_reshaper.write_req_o.w.num_beats,
+                    // "burst_reshaper_write_req_w_is_single" : i_axi_dma_burst_reshaper.write_req_o.w.is_single,
+                    "burst_reshaper_write_req_valid"       : i_axi_dma_burst_reshaper.w_valid_o,
+                    "burst_reshaper_write_req_ready"       : i_axi_dma_burst_reshaper.w_ready_i,
+                    // read request
+                    "burst_reshaper_read_req_ar_id"        : i_axi_dma_burst_reshaper.read_req_o.ar.id,
+                    "burst_reshaper_read_req_ar_last"      : i_axi_dma_burst_reshaper.read_req_o.ar.last,
+                    "burst_reshaper_read_req_ar_addr"      : i_axi_dma_burst_reshaper.read_req_o.ar.addr,
+                    "burst_reshaper_read_req_ar_len"       : i_axi_dma_burst_reshaper.read_req_o.ar.len,
+                    "burst_reshaper_read_req_ar_size"      : i_axi_dma_burst_reshaper.read_req_o.ar.size,
+                    "burst_reshaper_read_req_ar_burst"     : i_axi_dma_burst_reshaper.read_req_o.ar.burst,
+                    "burst_reshaper_read_req_ar_cache"     : i_axi_dma_burst_reshaper.read_req_o.ar.cache,
+                    "burst_reshaper_read_req_r_offset"     : i_axi_dma_burst_reshaper.read_req_o.r.offset,
+                    "burst_reshaper_read_req_r_tailer"     : i_axi_dma_burst_reshaper.read_req_o.r.tailer,
+                    "burst_reshaper_read_req_r_shift"      : i_axi_dma_burst_reshaper.read_req_o.r.shift,
+                    "burst_reshaper_read_req_valid"        : i_axi_dma_burst_reshaper.r_valid_o,
+                    "burst_reshaper_read_req_ready"        : i_axi_dma_burst_reshaper.r_ready_i// ,
+                    // current burst
+                    // "burst_reshaper_burst_src_id"          : i_axi_dma_burst_reshaper.burst_q.src.id,
+                    // "burst_reshaper_burst_src_addr"        : i_axi_dma_burst_reshaper.burst_q.src.addr,
+                    // "burst_reshaper_burst_src_num_bytes"   : i_axi_dma_burst_reshaper.burst_q.src.num_bytes,
+                    // "burst_reshaper_burst_src_cache"       : i_axi_dma_burst_reshaper.burst_q.src.cache,
+                    // "burst_reshaper_burst_src_burst"       : i_axi_dma_burst_reshaper.burst_q.src.burst,
+                    // "burst_reshaper_burst_src_valid"       : i_axi_dma_burst_reshaper.burst_q.src.valid,
+                    // "burst_reshaper_burst_dst_id"          : i_axi_dma_burst_reshaper.burst_q.dst.id,
+                    // "burst_reshaper_burst_dst_addr"        : i_axi_dma_burst_reshaper.burst_q.dst.addr,
+                    // "burst_reshaper_burst_dst_num_bytes"   : i_axi_dma_burst_reshaper.burst_q.dst.num_bytes,
+                    // "burst_reshaper_burst_dst_cache"       : i_axi_dma_burst_reshaper.burst_q.dst.cache,
+                    // "burst_reshaper_burst_dst_burst"       : i_axi_dma_burst_reshaper.burst_q.dst.burst,
+                    // "burst_reshaper_burst_dst_valid"       : i_axi_dma_burst_reshaper.burst_q.dst.valid,
+                    // "burst_reshaper_burst_shift"           : i_axi_dma_burst_reshaper.burst_q.shift,
+                    // "burst_reshaper_burst_decouple_rw"     : i_axi_dma_burst_reshaper.burst_q.decouple_rw,
+                    // "burst_reshaper_burst_deburst"         : i_axi_dma_burst_reshaper.burst_q.deburst,
+                    // page
+                    // "burst_reshaper_r_page_offset"         : i_axi_dma_burst_reshaper.r_page_offset,
+                    // "burst_reshaper_r_num_bytes_to_pb"     : i_axi_dma_burst_reshaper.r_num_bytes_to_pb,
+                    // "burst_reshaper_w_page_offset"         : i_axi_dma_burst_reshaper.w_page_offset,
+                    // "burst_reshaper_w_num_bytes_to_pb"     : i_axi_dma_burst_reshaper.w_num_bytes_to_pb,
+                    // "burst_reshaper_c_num_bytes_to_pb"     : i_axi_dma_burst_reshaper.c_num_bytes_to_pb,
+                    // issue process
+                    // "burst_reshaper_r_num_bytes_possible"  : i_axi_dma_burst_reshaper.r_num_bytes_possible,
+                    // "burst_reshaper_r_num_bytes"           : i_axi_dma_burst_reshaper.r_num_bytes,
+                    // "burst_reshaper_r_finish"              : i_axi_dma_burst_reshaper.r_finish,
+                    // "burst_reshaper_r_addr_offset"         : i_axi_dma_burst_reshaper.r_addr_offset,
+                    // "burst_reshaper_w_num_bytes_possible"  : i_axi_dma_burst_reshaper.w_num_bytes_possible,
+                    // "burst_reshaper_w_num_bytes"           : i_axi_dma_burst_reshaper.w_num_bytes,
+                    // "burst_reshaper_w_finish"              : i_axi_dma_burst_reshaper.w_finish,
+                    // "burst_reshaper_w_addr_offset"         : i_axi_dma_burst_reshaper.w_addr_offset
+                };
+
+                //--------------------------------------
+                // Data Mover
+                //--------------------------------------
+                dma_data_mover = '{
+                    // AR emitter
+                    // "data_mover_ar_emitter_full"                 : i_axi_dma_data_mover.ar_emitter_full,
+                    // "data_mover_ar_emitter_empty"                : i_axi_dma_data_mover.ar_emitter_empty,
+                    // "data_mover_ar_emitter_push"                 : i_axi_dma_data_mover.ar_emitter_push,
+                    // "data_mover_ar_emitter_pop"                  : i_axi_dma_data_mover.ar_emitter_pop,
+                    // AW emitter
+                    // "data_mover_aw_emitter_full"                 : i_axi_dma_data_mover.aw_emitter_full,
+                    // "data_mover_aw_emitter_empty"                : i_axi_dma_data_mover.aw_emitter_empty,
+                    // "data_mover_aw_emitter_push"                 : i_axi_dma_data_mover.aw_emitter_push,
+                    // "data_mover_aw_emitter_pop"                  : i_axi_dma_data_mover.aw_emitter_pop,
+                    // "data_mover_is_last_aw"                      : i_axi_dma_data_mover.is_last_aw,
+                    // R emitter
+                    // "data_mover_r_emitter_full"                  : i_axi_dma_data_mover.r_emitter_full,
+                    // "data_mover_r_emitter_empty"                 : i_axi_dma_data_mover.r_emitter_empty,
+                    // "data_mover_r_emitter_push"                  : i_axi_dma_data_mover.r_emitter_push,
+                    // "data_mover_r_emitter_pop"                   : i_axi_dma_data_mover.r_emitter_pop,
+                    // W emitter
+                    // "data_mover_w_emitter_full"                  : i_axi_dma_data_mover.w_emitter_full,
+                    // "data_mover_w_emitter_empty"                 : i_axi_dma_data_mover.w_emitter_empty,
+                    // "data_mover_w_emitter_push"                  : i_axi_dma_data_mover.w_emitter_push,
+                    // "data_mover_w_emitter_pop"                   : i_axi_dma_data_mover.w_emitter_pop,
+                    // AW AXI signals
+                    // "axi_dma_bus_aw_id"                          : i_axi_dma_data_mover.axi_dma_req_o.aw.id,
+                    // "axi_dma_bus_aw_addr"                        : i_axi_dma_data_mover.axi_dma_req_o.aw.addr,
+                    "axi_dma_bus_aw_len"                         : i_axi_dma_data_mover.axi_dma_req_o.aw.len,
+                    "axi_dma_bus_aw_size"                        : i_axi_dma_data_mover.axi_dma_req_o.aw.size,
+                    // "axi_dma_bus_aw_burst"                       : i_axi_dma_data_mover.axi_dma_req_o.aw.burst,
+                    // "axi_dma_bus_aw_cache"                       : i_axi_dma_data_mover.axi_dma_req_o.aw.cache,
+                    "axi_dma_bus_aw_valid"                       : i_axi_dma_data_mover.axi_dma_req_o.aw_valid,
+                    "axi_dma_bus_aw_ready"                       : i_axi_dma_data_mover.axi_dma_res_i.aw_ready,
+                    // B AXI signals
+                    "axi_dma_bus_b_ready"                        : i_axi_dma_data_mover.axi_dma_req_o.b_ready,
+                    "axi_dma_bus_b_valid"                        : i_axi_dma_data_mover.axi_dma_res_i.b_valid,
+                    // AR AXI signals
+                    // "axi_dma_bus_ar_id"                          : i_axi_dma_data_mover.axi_dma_req_o.ar.id,
+                    // "axi_dma_bus_ar_addr"                        : i_axi_dma_data_mover.axi_dma_req_o.ar.addr,
+                    "axi_dma_bus_ar_len"                         : i_axi_dma_data_mover.axi_dma_req_o.ar.len,
+                    "axi_dma_bus_ar_size"                        : i_axi_dma_data_mover.axi_dma_req_o.ar.size,
+                    // "axi_dma_bus_ar_burst"                       : i_axi_dma_data_mover.axi_dma_req_o.ar.burst,
+                    // "axi_dma_bus_ar_cache"                       : i_axi_dma_data_mover.axi_dma_req_o.ar.cache,
+                    "axi_dma_bus_ar_valid"                       : i_axi_dma_data_mover.axi_dma_req_o.ar_valid,
+                    "axi_dma_bus_ar_ready"                       : i_axi_dma_data_mover.axi_dma_res_i.ar_ready
+                };
+
+                //--------------------------------------
+                // Data Path
+                //--------------------------------------
+                dma_data_path = '{
+                    // r channel
+                    "data_path_r_dp_valid"                       : i_axi_dma_data_mover.i_axi_dma_data_path.r_dp_valid_i,
+                    "data_path_r_dp_ready"                       : i_axi_dma_data_mover.i_axi_dma_data_path.r_dp_ready_o,
+                    "data_path_r_tailer_i"                       : i_axi_dma_data_mover.i_axi_dma_data_path.r_tailer_i,
+                    "data_path_r_offset_i"                       : i_axi_dma_data_mover.i_axi_dma_data_path.r_offset_i,
+                    "data_path_r_shift_i"                        : i_axi_dma_data_mover.i_axi_dma_data_path.r_shift_i,
+                    "axi_dma_bus_r_valid"                        : i_axi_dma_data_mover.i_axi_dma_data_path.r_valid_i,
+                    // "axi_dma_bus_r_data"                         : i_axi_dma_data_mover.i_axi_dma_data_path.r_data_i,
+                    // "axi_dma_bus_r_last"                         : i_axi_dma_data_mover.i_axi_dma_data_path.r_last_i,
+                    // "axi_dma_bus_r_resp"                         : i_axi_dma_data_mover.i_axi_dma_data_path.r_resp_i,
+                    "axi_dma_bus_r_ready"                        : i_axi_dma_data_mover.i_axi_dma_data_path.r_ready_o,
+                    // w channel
+                    "data_path_w_dp_valid"                       : i_axi_dma_data_mover.i_axi_dma_data_path.w_dp_valid_i,
+                    "data_path_w_dp_ready"                       : i_axi_dma_data_mover.i_axi_dma_data_path.w_dp_ready_o,
+                    "data_path_w_tailer_i"                       : i_axi_dma_data_mover.i_axi_dma_data_path.w_tailer_i,
+                    "data_path_w_offset_i"                       : i_axi_dma_data_mover.i_axi_dma_data_path.w_offset_i,
+                    "data_path_w_num_beats"                      : i_axi_dma_data_mover.i_axi_dma_data_path.w_num_beats_i,
+                    "data_path_w_is_single"                      : i_axi_dma_data_mover.i_axi_dma_data_path.w_is_single_i,
+                    "axi_dma_bus_w_valid"                        : i_axi_dma_data_mover.i_axi_dma_data_path.w_valid_o,
+                    // "axi_dma_bus_w_data"                         : i_axi_dma_data_mover.i_axi_dma_data_path.w_data_o,
+                    "axi_dma_bus_w_strb"                         : i_axi_dma_data_mover.i_axi_dma_data_path.w_strb_o,
+                    // "axi_dma_bus_w_last"                         : i_axi_dma_data_mover.i_axi_dma_data_path.w_last_o,
+                    "axi_dma_bus_w_ready"                        : i_axi_dma_data_mover.i_axi_dma_data_path.w_ready_i,
+                    // mask pre-calculation
+                    "data_path_r_first_mask"                     : i_axi_dma_data_mover.i_axi_dma_data_path.r_first_mask,
+                    "data_path_r_last_mask"                      : i_axi_dma_data_mover.i_axi_dma_data_path.r_last_mask,
+                    "data_path_w_first_mask"                     : i_axi_dma_data_mover.i_axi_dma_data_path.w_first_mask,
+                    "data_path_w_last_mask"                      : i_axi_dma_data_mover.i_axi_dma_data_path.w_last_mask,
+                    // barrel shifter
+                    // "data_path_buffer_in"                        : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_in,
+                    "data_path_read_aligned_in_mask"             : i_axi_dma_data_mover.i_axi_dma_data_path.read_aligned_in_mask,
+                    "data_path_write_aligned_in_mask"            : i_axi_dma_data_mover.i_axi_dma_data_path.in_mask,
+                    // in mask generation
+                    // "data_path_is_first_r"                       : i_axi_dma_data_mover.i_axi_dma_data_path.is_first_r,
+                    // "data_path_is_first_r_d"                     : i_axi_dma_data_mover.i_axi_dma_data_path.is_first_r_d,
+                    // "data_path_is_first_r_d"                     : i_axi_dma_data_mover.i_axi_dma_data_path.is_first_r_d,
+                    // read control
+                    // "data_path_buffer_full"                      : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_full,
+                    // "data_path_buffer_push"                      : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_push,
+                    // "data_path_full"                             : i_axi_dma_data_mover.i_axi_dma_data_path.full,
+                    "data_path_push"                             : i_axi_dma_data_mover.i_axi_dma_data_path.push,
+                    // out mask generation
+                    "data_path_out_mask"                         : i_axi_dma_data_mover.i_axi_dma_data_path.out_mask,
+                    // "data_path_is_first_w"                       : i_axi_dma_data_mover.i_axi_dma_data_path.is_first_w,
+                    // "data_path_is_last_w"                        : i_axi_dma_data_mover.i_axi_dma_data_path.is_last_w,
+                    // write control
+                    // "data_path_buffer_out"                       : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_out,
+                    // "data_path_buffer_empty"                     : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_empty,
+                    // "data_path_buffer_pop"                       : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_pop,
+                    // "data_path_w_num_beats"                      : i_axi_dma_data_mover.i_axi_dma_data_path.w_num_beats_q,
+                    // "data_path_w_cnt_valid"                      : i_axi_dma_data_mover.i_axi_dma_data_path.w_cnt_valid_q,
+                    "data_path_pop"                              : i_axi_dma_data_mover.i_axi_dma_data_path.pop// ,
+                    // "data_path_write_happening"                  : i_axi_dma_data_mover.i_axi_dma_data_path.write_happening,
+                    // "data_path_ready_to_write"                   : i_axi_dma_data_mover.i_axi_dma_data_path.ready_to_write,
+                    // "data_path_first_possible"                   : i_axi_dma_data_mover.i_axi_dma_data_path.first_possible,
+                    // "data_path_buffer_clean"                     : i_axi_dma_data_mover.i_axi_dma_data_path.buffer_clean
+                };
+
+                // write dicts to string
+                foreach(dma_meta[key])       dma_string = $sformatf("%s'%s': 0x%0x, ", dma_string, key, dma_meta[key]);
+                // only write bulk of data if dma is actually active :)
+                if (!backend_idle_o | valid_i & ready_o | i_axi_dma_burst_reshaper.valid_i & i_axi_dma_burst_reshaper.ready_o |
+                    i_axi_dma_burst_reshaper.burst_q.src.valid | i_axi_dma_burst_reshaper.burst_q.dst.valid |  trans_complete_o) begin
+                    foreach(dma_backend[key])    dma_string = $sformatf("%s'%s': 0x%0x, ", dma_string, key, dma_backend[key]);
+                    foreach(dma_burst_res[key])  dma_string = $sformatf("%s'%s': 0x%0x, ", dma_string, key, dma_burst_res[key]);
+                    foreach(dma_data_mover[key]) dma_string = $sformatf("%s'%s': 0x%0x, ", dma_string, key, dma_data_mover[key]);
+                    foreach(dma_data_path[key])  dma_string = $sformatf("%s'%s': 0x%0x, ", dma_string, key, dma_data_path[key]);
+
+                    //--------------------------------------
+                    // Realign Buffer Data Store
+                    //--------------------------------------
+                    // for(int d = 0; d < BUFFER_DEPTH; d++) begin
+                    //     for(int i = 0; i < DATA_WIDTH/8; i++) begin
+                    //         dma_string = $sformatf("%s'buffer_mem_%0d_level_%0d': 0x%0x, ",
+                    //                      dma_string, i, d, buffer_mem[i][d]
+                    //         );
+                    //     end
+                    // end
+                end
+                dma_string = $sformatf("%s}", dma_string);
+                $fwrite(f, dma_string);
+                $fwrite(f, "\n");
+            end
+        end
+        // close the file
+        final begin
+            $fclose(f);
+        end
+    end
+    endgenerate
+    `endif
+    `endif
+    //pragma translate_on
+endmodule : axi_dma_backend
diff --git a/hw/deps/axi/src/dma/axi_dma_burst_reshaper.sv b/hw/deps/axi/src/dma/axi_dma_burst_reshaper.sv
new file mode 100644
index 0000000..c456984
--- /dev/null
+++ b/hw/deps/axi/src/dma/axi_dma_burst_reshaper.sv
@@ -0,0 +1,357 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// Splits a generic 1D transfer in AXI-conform transfers
+module axi_dma_burst_reshaper #(
+    /// Data width of the AXI bus
+    parameter int unsigned DataWidth = -1,
+    /// Address width of the AXI bus
+    parameter int unsigned AddrWidth = -1,
+    /// ID width of the AXI bus
+    parameter int unsigned IdWidth = -1,
+    /// Arbitrary 1D burst request definition:
+    /// - id: the AXI id used - this id should be constant, as the DMA does not support reordering
+    /// - src, dst: source and destination address, same width as the AXI 4 interface
+    /// - num_bytes: the length of the contiguous 1D transfer requested, can be up to 32/64 bit long
+    ///              num_bytes will be interpreted as an unsigned number
+    ///              A value of 0 will cause the backend to discard the transfer prematurely
+    /// - src_cache, dst_cache: the configuration of the cache fields in the AX beats
+    /// - src_burst, dst_burst: currently only incremental bursts are supported (2'b01)
+    /// - decouple_rw: if set to true, there is no longer exactly one AXI write_request issued for 
+    ///   every read request. This mode can improve performance of unaligned transfers when crossing
+    ///   the AXI page boundaries.
+    /// - deburst: if set, the DMA will split all bursts in single transfers
+    parameter type         burst_req_t = logic,
+    /// Read request definition. Includes:
+    /// - ax descriptor
+    ///  - id: AXI id
+    ///  - last: last transaction in burst
+    ///  - address: address of burst
+    ///  - length: burst length
+    ///  - size: bytes in each burst
+    ///  - burst: burst type; only INC supported
+    ///  - cache: cache type
+    /// - r descriptor
+    ///  - offset: initial misalignment
+    ///  - tailer: final misalignment
+    ///  - shift: amount the data needs to be shifted to realign it
+    parameter type         read_req_t = logic,
+    /// Write request definition. Includes:
+    /// - ax descriptor
+    ///  - id: AXI id
+    ///  - last: last transaction in burst
+    ///  - address: address of burst
+    ///  - length: burst length
+    ///  - size: bytes in each burst
+    ///  - burst: burst type; only INC supported
+    ///  - cache: cache type
+    /// - w descriptor
+    ///  - offset: initial misalignment
+    ///  - tailer: final misalignment
+    ///  - num_beats: number of beats in the burst
+    ///  - is_single: burst length is 0
+    parameter type         write_req_t = logic
+
+) (
+    /// Clock
+    input  logic          clk_i,
+    /// Asynchronous reset, active low
+    input  logic          rst_ni,
+    /// Arbitrary 1D burst request
+    input  burst_req_t    burst_req_i,
+
+    /// Handshake: burst request is valid
+    input  logic          valid_i,
+    /// Handshake: burst request can be accepted
+    output logic          ready_o,
+
+    /// Write transfer request
+    output write_req_t    write_req_o,
+    /// Read transfer request
+    output read_req_t     read_req_o,
+
+    /// Handshake: read transfer request valid
+    output logic          r_valid_o,
+    /// Handshake: read transfer request ready
+    input  logic          r_ready_i,
+    /// Handshake: write transfer request valid
+    output logic          w_valid_o,
+    /// Handshake: write transfer request ready
+    input  logic          w_ready_i
+);
+
+    localparam int unsigned StrbWidth     = DataWidth / 8;
+    localparam int unsigned OffsetWidth   = $clog2(StrbWidth);
+    localparam int unsigned PageSize      = (256 * StrbWidth > 4096) ? 4096 :  256 * StrbWidth;
+    localparam int unsigned PageAddrWidth = $clog2(PageSize);
+    /// Offset type
+    typedef logic [  OffsetWidth-1:0] offset_t;
+    /// Address Type
+    typedef logic [    AddrWidth-1:0] addr_t;
+    /// AXI ID Type
+    typedef logic [      IdWidth-1:0] axi_id_t;
+
+    /// Type containing burst description for each channel independently
+    typedef struct packed {
+        axi_id_t          id;
+        addr_t            addr;
+        addr_t            num_bytes;
+        axi_pkg::cache_t  cache;
+        axi_pkg::burst_t  burst;
+        logic             valid;
+    } burst_chan_t;
+
+    /// Type containing burst description 
+    typedef struct packed {
+        burst_chan_t  src;
+        burst_chan_t  dst;
+        offset_t      shift;
+        logic         decouple_rw;
+        logic         deburst;
+    } burst_decoupled_t;
+
+    //--------------------------------------
+    // state; internally hold one transfer
+    //-------------------------------------- 
+    burst_decoupled_t burst_d, burst_q;
+
+    //--------------------------------------
+    // page boundary check
+    //-------------------------------------- 
+    logic [PageAddrWidth-1:0] r_page_offset;
+    logic [PageAddrWidth  :0] r_num_bytes_to_pb;
+    logic [PageAddrWidth-1:0] w_page_offset;
+    logic [PageAddrWidth  :0] w_num_bytes_to_pb;
+    logic [PageAddrWidth  :0] c_num_bytes_to_pb;
+
+    always_comb begin : proc_write_page_boundry_check
+        // implement deburst operation
+        if (burst_q.deburst) begin
+            // deburst
+            // read pages
+            r_page_offset     = burst_q.src.addr[OffsetWidth-1:0];
+            // how many transfers are remaining until the end of the bus?
+            r_num_bytes_to_pb = (StrbWidth - r_page_offset) % (2 * StrbWidth);
+
+            // write pages
+            w_page_offset     = burst_q.dst.addr[OffsetWidth-1:0];
+            // how many transfers are remaining until the end of the bus?
+            w_num_bytes_to_pb = (StrbWidth - w_page_offset) % (2 * StrbWidth);
+        end else begin
+            // bursts allowed
+            // read pages
+            r_page_offset     = burst_q.src.addr[PageAddrWidth-1:0];
+            // how many transfers are remaining in current page?
+            r_num_bytes_to_pb = PageSize - r_page_offset;
+
+            // write pages
+            w_page_offset     = burst_q.dst.addr[PageAddrWidth-1:0];
+            // how many transfers are remaining in current page?
+            w_num_bytes_to_pb = PageSize - w_page_offset;
+        end
+        // how many transfers are remaining when concerning both r/w pages?
+        // take the boundary that is closer
+        c_num_bytes_to_pb = (r_num_bytes_to_pb > w_num_bytes_to_pb) ?
+                             w_num_bytes_to_pb : r_num_bytes_to_pb;
+                             
+    end
+
+    //--------------------------------------
+    // Synchronized R/W process
+    //-------------------------------------- 
+    logic [PageAddrWidth:0] r_num_bytes_possible;
+    logic [PageAddrWidth:0] r_num_bytes;
+    logic                   r_finish;
+    logic [OffsetWidth-1:0] r_addr_offset;
+
+    logic [PageAddrWidth:0] w_num_bytes_possible;
+    logic [PageAddrWidth:0] w_num_bytes;
+    logic                   w_finish;
+    logic [OffsetWidth-1:0] w_addr_offset;
+
+    always_comb begin : proc_read_write_transaction
+
+        // default: keep last state
+        burst_d = burst_q;
+
+        //--------------------------------------
+        // Specify read transaction
+        //-------------------------------------- 
+        // max num bytes according to page(s)
+        r_num_bytes_possible = (burst_q.decouple_rw == 1'b1) ?
+                                r_num_bytes_to_pb : c_num_bytes_to_pb;
+
+        // more bytes remaining than we can send
+        if (burst_q.src.num_bytes > r_num_bytes_possible) begin
+            r_num_bytes           = r_num_bytes_possible;
+            // calculate remainder
+            burst_d.src.num_bytes = burst_q.src.num_bytes - r_num_bytes_possible;
+            // not finished
+            r_finish              = 1'b0;
+            // next address, depends on burst type. only type 01 is supported yet
+            burst_d.src.addr      = (burst_q.src.burst == axi_pkg::BURST_INCR) ?
+                                    burst_q.src.addr + r_num_bytes : burst_q.src.addr;
+
+        // remaining bytes fit in one burst
+        // reset storage for the read channel to stop this channel
+        end else begin 
+            r_num_bytes   = burst_q.src.num_bytes[PageAddrWidth:0];
+            // default: when a transfer is finished, set it to 0
+            burst_d.src   = '0;
+            // finished
+            r_finish      = 1'b1;
+        end
+
+        // calculate the address offset aligned to transfer sizes.
+        r_addr_offset     = burst_q.src.addr[OffsetWidth-1:0];
+
+        // create the AR request
+        read_req_o.ar.addr     = { burst_q.src.addr[AddrWidth-1:OffsetWidth],
+                                   {{OffsetWidth}{1'b0}} };
+        read_req_o.ar.len      = ((r_num_bytes + r_addr_offset - 1) >> OffsetWidth);
+        read_req_o.ar.size     = axi_pkg::size_t'(OffsetWidth);
+        read_req_o.ar.id       = burst_q.src.id;
+        read_req_o.ar.last     = r_finish;
+        read_req_o.ar.burst    = burst_q.src.burst;
+        read_req_o.ar.cache    = burst_q.src.cache;
+        r_valid_o              = burst_q.decouple_rw ? 
+                                 burst_q.src.valid : burst_q.src.valid & w_ready_i;
+
+        // create the R request
+        read_req_o.r.offset = r_addr_offset;
+        read_req_o.r.tailer = OffsetWidth'(r_num_bytes + r_addr_offset);
+        // shift is determined on a per 1D request base
+        read_req_o.r.shift  = burst_q.shift;
+
+        //--------------------------------------
+        // Specify write transaction
+        //-------------------------------------- 
+        // max num bytes according to page(s)
+        w_num_bytes_possible = (burst_q.decouple_rw == 1'b1) ?
+                                w_num_bytes_to_pb : c_num_bytes_to_pb;
+
+        // more bytes remaining than we can send
+        if (burst_q.dst.num_bytes > w_num_bytes_possible) begin
+            w_num_bytes           = w_num_bytes_possible;
+            // calculate remainder
+            burst_d.dst.num_bytes = burst_q.dst.num_bytes - w_num_bytes_possible;
+            // not finished
+            w_finish              = 1'b0;
+            // next address, depends on burst type. only type 01 is supported yet
+            burst_d.dst.addr      = (burst_q.dst.burst == axi_pkg::BURST_INCR) ?
+                                     burst_q.dst.addr + w_num_bytes : burst_q.dst.addr;
+
+        // remaining bytes fit in one burst
+        // reset storage for the write channel to stop this channel
+        end else begin 
+            w_num_bytes   = burst_q.dst.num_bytes[PageAddrWidth:0];
+            // default: when a transfer is finished, set it to 0
+            burst_d.dst   = '0;
+            // finished
+            w_finish      = 1'b1;
+        end
+
+        // calculate the address offset aligned to transfer sizes.
+        w_addr_offset     = burst_q.dst.addr[OffsetWidth-1:0];
+
+        // create the AW request
+        write_req_o.aw.addr     = { burst_q.dst.addr[AddrWidth-1:OffsetWidth],
+                                    {{OffsetWidth}{1'b0}} };
+        write_req_o.aw.len      = ((w_num_bytes + w_addr_offset - 1) >> OffsetWidth);
+        write_req_o.aw.size     = axi_pkg::size_t'(OffsetWidth);
+        write_req_o.aw.id       = burst_q.dst.id;
+        // hand over internal transaction id
+        write_req_o.aw.last     = w_finish;
+        write_req_o.aw.burst    = burst_q.dst.burst;
+        write_req_o.aw.cache    = burst_q.dst.cache;
+        w_valid_o               = burst_q.decouple_rw ? 
+                                  burst_q.dst.valid : burst_q.dst.valid & r_ready_i;
+
+        // create the W request
+        write_req_o.w.offset    = w_addr_offset;
+        write_req_o.w.tailer    = OffsetWidth'(w_num_bytes + w_addr_offset);
+        write_req_o.w.num_beats = write_req_o.aw.len;
+        // is the transfer be only one beat in length? Counters don't have to be initialized then.
+        write_req_o.w.is_single = (write_req_o.aw.len == '0);
+
+        //--------------------------------------
+        // Module control
+        //-------------------------------------- 
+        ready_o = r_finish & w_finish & valid_i & r_ready_i & w_ready_i;
+
+        //--------------------------------------
+        // Refill
+        //-------------------------------------- 
+        // new request is taken in if both r and w machines are ready.
+        if (ready_o) begin
+            // unfortunately this is unpacked
+            burst_d.src.id          = burst_req_i.id;
+            burst_d.src.addr        = burst_req_i.src;
+            burst_d.src.num_bytes   = burst_req_i.num_bytes;
+            burst_d.src.cache       = burst_req_i.cache_src;
+            burst_d.src.burst       = burst_req_i.burst_src;
+            // check if transfer is possible -> num_bytes has to be larger than 0
+            burst_d.src.valid       = (burst_req_i.num_bytes == '0) ? 1'b0 : valid_i;
+
+            burst_d.dst.id          = burst_req_i.id;
+            burst_d.dst.addr        = burst_req_i.dst;
+            burst_d.dst.num_bytes   = burst_req_i.num_bytes;
+            burst_d.dst.cache       = burst_req_i.cache_dst;
+            burst_d.dst.burst       = burst_req_i.burst_dst;
+            // check if transfer is possible -> num_bytes has to be larger than 0
+            burst_d.dst.valid       = (burst_req_i.num_bytes == '0) ? 1'b0 : valid_i;
+
+            burst_d.decouple_rw     = burst_req_i.decouple_rw;
+            burst_d.deburst         = burst_req_i.deburst;
+            // shift is calculated for each 1D transfer
+            burst_d.shift           = burst_req_i.src[OffsetWidth-1:0] -
+                                      burst_req_i.dst[OffsetWidth-1:0];
+
+            // assertions
+            // pragma translate_off
+            `ifndef VERILATOR
+            assert property (@(posedge clk_i) disable iff (~rst_ni) 
+                    (valid_i |-> burst_req_i.burst_src inside {axi_pkg::BURST_INCR})) else
+                $fatal(1, "Unsupported DMA src_burst request..");
+            assert property (@(posedge clk_i) disable iff (~rst_ni) 
+                    (valid_i |-> burst_req_i.burst_dst inside {axi_pkg::BURST_INCR})) else
+                $fatal(1, "Unsupported DMA dst_burst request.");
+            `endif
+            // pragma translate_on
+        end
+    end
+
+    //--------------------------------------
+    // State
+    //--------------------------------------     
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if (!rst_ni) begin 
+            burst_q.decouple_rw        <= '0;
+            burst_q.deburst            <= '0;
+            burst_q.shift              <= '0;
+            burst_q.src                <= '0;
+            burst_q.dst                <= '0;
+        end else begin
+            burst_q.decouple_rw        <= burst_d.decouple_rw;
+            burst_q.deburst            <= burst_d.deburst;
+            burst_q.shift              <= burst_d.shift;
+            // couple read and write machines in the coupled test
+            if (burst_d.decouple_rw) begin
+                if (r_ready_i)              burst_q.src <= burst_d.src;
+                if (w_ready_i)              burst_q.dst <= burst_d.dst;
+            end else begin
+                if (r_ready_i & w_ready_i)  burst_q.src <= burst_d.src;
+                if (w_ready_i & r_ready_i)  burst_q.dst <= burst_d.dst; 
+            end               
+        end
+    end
+endmodule : axi_dma_burst_reshaper
diff --git a/hw/deps/axi/src/dma/axi_dma_data_mover.sv b/hw/deps/axi/src/dma/axi_dma_data_mover.sv
new file mode 100644
index 0000000..433fed0
--- /dev/null
+++ b/hw/deps/axi/src/dma/axi_dma_data_mover.sv
@@ -0,0 +1,370 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// Module, that controls the AXI bus. Takes two configuration structs (R/W) as an
+/// input. Implements the DMA functionality on the AXI bus.
+/// R and W config structs need to appear at the input simultaneously; sending a 
+/// R config w/o the corresponding W could lead to wrong AXI transfers.
+module axi_dma_data_mover #(
+    /// Data width of the AXI bus
+    parameter int unsigned DataWidth = -1,
+    /// Number of AX beats that can be in-flight
+    parameter int unsigned ReqFifoDepth = -1,
+    /// Number of elements the realignment buffer can hold. To achieve
+    /// full performance a depth of 3 is minimally required.
+    parameter int unsigned BufferDepth = -1,
+    /// AXI4+ATOP request struct definition.
+    parameter type         axi_req_t = logic,
+    /// AXI4+ATOP response struct definition.
+    parameter type         axi_res_t = logic,
+    /// ax descriptor
+    /// - `id`: AXI id
+    /// - `last`: last transaction in burst
+    /// - `address`: address of burst
+    /// - `length`: burst length
+    /// - `size`: bytes in each burst
+    /// - `burst`: burst type; only INC supported
+    /// - `cache`: cache type
+    parameter type         desc_ax_t = logic,
+    /// r descriptor
+    /// - `offset`: initial misalignment
+    /// - `tailer`: final misalignment
+    /// - `shift`: amount the data needs to be shifted to realign it
+    parameter type         desc_r_t = logic,
+    /// w descriptor
+    /// - `offset`: initial misalignment
+    /// - `tailer`: final misalignment
+    /// - `num_beats`: number of beats in the burst
+    /// - `is_single`: burst length is 0
+    parameter type         desc_w_t = logic,
+    /// Read request definition. Includes:
+    /// - ax descriptor
+    ///  - `id`: AXI id
+    ///  - `last`: last transaction in burst
+    ///  - `address`: address of burst
+    ///  - `length`: burst length
+    ///  - `size`: bytes in each burst
+    ///  - `burst`: burst type; only INC supported
+    ///  - `cache`: cache type
+    /// - r descriptor
+    ///  - `offset`: initial misalignment
+    ///  - `tailer`: final misalignment
+    ///  - `shift`: amount the data needs to be shifted to realign it
+    parameter type         read_req_t = logic,
+    /// Write request definition. Includes:
+    /// - ax descriptor
+    ///  - `id`: AXI id
+    ///  - `last`: last transaction in burst
+    ///  - `address`: address of burst
+    ///  - `length`: burst length
+    ///  - `size`: bytes in each burst
+    ///  - `burst`: burst type; only INC supported
+    ///  - `cache`: cache type
+    /// - w descriptor
+    ///  - `offset`: initial misalignment
+    ///  - `tailer`: final misalignment
+    ///  - `num_beats`: number of beats in the burst
+    ///  - `is_single`: burst length is 0
+    parameter type         write_req_t = logic
+) (
+    /// Clock
+    input  logic         clk_i,
+    /// Asynchronous reset, active low
+    input  logic         rst_ni,
+    /// AXI4+ATOP master request
+    output axi_req_t     axi_dma_req_o,
+    /// AXI4+ATOP master response
+    input  axi_res_t     axi_dma_res_i,
+    /// Read transfer request
+    input read_req_t     read_req_i,
+    /// Write transfer request
+    input write_req_t    write_req_i,
+    /// Handshake: read transfer request valid
+    input  logic         r_valid_i,
+    /// Handshake: read transfer request ready
+    output logic         r_ready_o,
+    /// Handshake: write transfer request valid
+    input  logic         w_valid_i,
+    /// Handshake: write transfer request ready
+    output logic         w_ready_o,
+    /// High if the data mover is idle
+    output logic         data_mover_idle_o,
+    /// Event: a transaction has completed
+    output logic         trans_complete_o
+);
+
+    localparam int unsigned StrbWidth = DataWidth / 8;
+    // local types
+    typedef logic [DataWidth-1:0] data_t;
+    typedef logic [StrbWidth-1:0] strb_t;
+
+    //--------------------------------------
+    // AR emitter
+    //-------------------------------------- 
+    // object currently at the tail of the fifo
+    desc_ax_t current_ar_req;
+    // control signals
+    logic ar_emitter_full;
+    logic ar_emitter_empty;
+    logic ar_emitter_push;
+    logic ar_emitter_pop;
+
+    // instanciate a fifo to buffer the address read requests
+    fifo_v3 #(
+        .FALL_THROUGH  ( 1'b0                 ), 
+        .DEPTH         ( ReqFifoDepth         ),
+        .dtype         ( desc_ax_t            )
+    ) i_fifo_ar_emitter (
+        .clk_i         ( clk_i                ),
+        .rst_ni        ( rst_ni               ),
+        .flush_i       ( 1'b0                 ),
+        .testmode_i    ( 1'b0                 ),
+        .full_o        ( ar_emitter_full      ),
+        .empty_o       ( ar_emitter_empty     ),
+        .usage_o       ( ),
+        .data_i        ( read_req_i.ar        ),
+        .push_i        ( ar_emitter_push      ),
+        .data_o        ( current_ar_req       ),
+        .pop_i         ( ar_emitter_pop       )
+    );
+
+    //--------------------------------------
+    // AW emitter
+    //-------------------------------------- 
+    // object currently at the tail of the fifo
+    desc_ax_t current_aw_req;
+    // control signals
+    logic aw_emitter_full;
+    logic aw_emitter_empty;
+    logic aw_emitter_push;
+    logic aw_emitter_pop;
+
+    // instantiate a fifo to buffer the address write requests
+    fifo_v3 #(
+        .FALL_THROUGH  ( 1'b0                  ), 
+        .dtype         ( desc_ax_t             ), 
+        .DEPTH         ( ReqFifoDepth          )
+    ) i_fifo_aw_emitter (
+        .clk_i         ( clk_i                 ),
+        .rst_ni        ( rst_ni                ),
+        .flush_i       ( 1'b0                  ),
+        .testmode_i    ( 1'b0                  ),
+        .full_o        ( aw_emitter_full       ),
+        .empty_o       ( aw_emitter_empty      ),
+        .usage_o       ( ),
+        .data_i        ( write_req_i.aw        ),
+        .push_i        ( aw_emitter_push       ),
+        .data_o        ( current_aw_req        ),
+        .pop_i         ( aw_emitter_pop        )
+    );
+
+    //--------------------------------------
+    // R emitter
+    //-------------------------------------- 
+    // object currently at the tail of the fifo
+    desc_r_t current_r_req;
+    // control signals
+    logic r_emitter_full;
+    logic r_emitter_empty;
+    logic r_emitter_push;
+    logic r_emitter_pop;
+
+    // instantiate a fifo to buffer the read requests
+    fifo_v3 #(
+        .FALL_THROUGH  ( 1'b0                 ), 
+        .dtype         ( desc_r_t             ),
+        .DEPTH         ( ReqFifoDepth         )
+    ) i_fifo_r_emitter (
+        .clk_i         ( clk_i                ),
+        .rst_ni        ( rst_ni               ),
+        .flush_i       ( 1'b0                 ),
+        .testmode_i    ( 1'b0                 ),
+        .full_o        ( r_emitter_full       ),
+        .empty_o       ( r_emitter_empty      ),
+        .usage_o       ( ),
+        .data_i        ( read_req_i.r         ),
+        .push_i        ( r_emitter_push       ),
+        .data_o        ( current_r_req        ),
+        .pop_i         ( r_emitter_pop        )
+    );
+
+    //--------------------------------------
+    // W emitter
+    //--------------------------------------
+    // object currently at the tail of the fifo 
+    desc_w_t current_w_req;
+    // control signals
+    logic w_emitter_full;
+    logic w_emitter_empty;
+    logic w_emitter_push;
+    logic w_emitter_pop;
+
+    // instanciate a fifo to buffer the read requests
+    fifo_v3 #(
+        .FALL_THROUGH  ( 1'b0                  ), 
+        .dtype         ( desc_w_t              ),
+        .DEPTH         ( ReqFifoDepth          )
+    ) i_fifo_w_emitter (
+        .clk_i         ( clk_i                 ),
+        .rst_ni        ( rst_ni                ),
+        .flush_i       ( 1'b0                  ),
+        .testmode_i    ( 1'b0                  ),
+        .full_o        ( w_emitter_full        ),
+        .empty_o       ( w_emitter_empty       ),
+        .usage_o       ( ),
+        .data_i        ( write_req_i.w         ),
+        .push_i        ( w_emitter_push        ),
+        .data_o        ( current_w_req         ),
+        .pop_i         ( w_emitter_pop         )
+    );
+
+    //--------------------------------------
+    // instantiate of the data path
+    //--------------------------------------
+    // AXI bus signals from and to the datapath 
+    data_t          r_data;
+    axi_pkg::resp_t r_resp;
+    logic           r_last;
+    logic           r_valid;
+    logic           r_ready;
+    data_t          w_data;
+    strb_t          w_strb;
+    logic           w_valid;
+    logic           w_last;
+    logic           w_ready;
+
+    logic           w_next;
+
+    axi_dma_data_path #(
+        .DataWidth     ( DataWidth         ),
+        .BufferDepth   ( BufferDepth       )
+    ) i_axi_dma_data_path (
+        .clk_i                ( clk_i                    ),
+        .rst_ni               ( rst_ni                   ),
+        .r_dp_valid_i         ( ~r_emitter_empty         ),
+        .r_dp_ready_o         ( r_emitter_pop            ),
+        .w_dp_valid_i         ( ~w_emitter_empty         ),
+        .w_dp_ready_o         ( w_emitter_pop            ),
+        .data_path_idle_o     ( data_mover_idle_o        ),
+        // AXI R signals
+        .r_data_i             ( r_data                   ),
+        .r_valid_i            ( r_valid                  ),
+        .r_last_i             ( r_last                   ),
+        .r_resp_i             ( r_resp                   ),
+        .r_ready_o            ( r_ready                  ),
+        // R control
+        .r_tailer_i           ( current_r_req.tailer     ),
+        .r_offset_i           ( current_r_req.offset     ),
+        .r_shift_i            ( current_r_req.shift      ),
+        // AXI W signals
+        .w_data_o             ( w_data                   ),
+        .w_strb_o             ( w_strb                   ),
+        .w_valid_o            ( w_valid                  ),
+        .w_last_o             ( w_last                   ),
+        .w_ready_i            ( w_ready                  ),
+        // W control
+        .w_offset_i           ( current_w_req.offset     ),
+        .w_tailer_i           ( current_w_req.tailer     ),
+        .w_num_beats_i        ( current_w_req.num_beats  ),
+        .w_is_single_i        ( current_w_req.is_single  )
+    );
+
+    //--------------------------------------
+    // Refill control
+    //-------------------------------------- 
+    // the ax and x fifos of both channels are filled
+    // together, as request come bundled.
+    always_comb begin : proc_refill
+        // Read related channels
+        r_ready_o          = ~ar_emitter_full & ~r_emitter_full;
+        r_emitter_push     = r_valid_i & r_ready_o;
+        ar_emitter_push    = r_valid_i & r_ready_o;
+
+        // Write related channels
+        w_ready_o          = ~aw_emitter_full & ~w_emitter_full;
+        w_emitter_push     = w_valid_i & w_ready_o;
+        aw_emitter_push    = w_valid_i & w_ready_o;
+    end
+
+    //--------------------------------------
+    // Bus control
+    //-------------------------------------- 
+    // here the AXI bus is unpacked/packed.
+    always_comb begin : proc_bus_packer
+        // defaults: not used signals -> 0
+        axi_dma_req_o = '0;
+
+        // assign R signals
+        r_data                 = axi_dma_res_i.r.data;
+        r_resp                 = axi_dma_res_i.r.resp;
+        r_last                 = axi_dma_res_i.r.last;
+        r_valid                = axi_dma_res_i.r_valid;
+        axi_dma_req_o.r_ready  = r_ready;
+
+        // assign W signals
+        axi_dma_req_o.w.data   = w_data;
+        axi_dma_req_o.w.strb   = w_strb;
+        axi_dma_req_o.w.last   = w_last;
+        axi_dma_req_o.w_valid  = w_valid;
+        w_ready                = axi_dma_res_i.w_ready;
+
+        // AW signals
+        axi_dma_req_o.aw.id    = current_aw_req.id;
+        axi_dma_req_o.aw.addr  = current_aw_req.addr;
+        axi_dma_req_o.aw.len   = current_aw_req.len;
+        axi_dma_req_o.aw.size  = current_aw_req.size;
+        axi_dma_req_o.aw.burst = current_aw_req.burst;
+        axi_dma_req_o.aw.cache = current_aw_req.cache;
+        // flow control
+        axi_dma_req_o.aw_valid = ~aw_emitter_empty;
+        aw_emitter_pop         = axi_dma_res_i.aw_ready & axi_dma_req_o.aw_valid;
+
+        // B signals
+        // we are always ready to accept b signals, as we do not need them
+        // inside the DMA (we don't care if write failed)
+        axi_dma_req_o.b_ready = 1'b1;
+
+        // AR signals
+        axi_dma_req_o.ar.id    = current_ar_req.id;
+        axi_dma_req_o.ar.addr  = current_ar_req.addr;
+        axi_dma_req_o.ar.len   = current_ar_req.len;
+        axi_dma_req_o.ar.size  = current_ar_req.size;
+        axi_dma_req_o.ar.burst = current_ar_req.burst;
+        axi_dma_req_o.ar.cache = current_ar_req.cache;
+        // flow control
+        axi_dma_req_o.ar_valid = ~ar_emitter_empty;
+        ar_emitter_pop         = axi_dma_res_i.ar_ready & axi_dma_req_o.ar_valid;
+    end
+
+    //--------------------------------------
+    // ID control
+    //-------------------------------------- 
+    logic is_last_aw;
+    fifo_v3 #(
+        .DEPTH       ( ReqFifoDepth + BufferDepth + 1 ),
+        .dtype       ( logic                          )
+    ) i_last_transaction_queue (
+        .clk_i       ( clk_i                 ),
+        .rst_ni      ( rst_ni                ),
+        .flush_i     ( 1'b0                  ),
+        .testmode_i  ( 1'b0                  ),
+        .full_o      ( ),
+        .empty_o     ( ),
+        .usage_o     ( ),
+        .data_i      ( current_aw_req.last   ),
+        .push_i      ( aw_emitter_pop        ),
+        .data_o      ( is_last_aw            ),
+        .pop_i       ( axi_dma_res_i.b_valid )
+    );
+    assign trans_complete_o = is_last_aw & axi_dma_res_i.b_valid;
+
+endmodule : axi_dma_data_mover
diff --git a/hw/deps/axi/src/dma/axi_dma_data_path.sv b/hw/deps/axi/src/dma/axi_dma_data_path.sv
new file mode 100644
index 0000000..73a197e
--- /dev/null
+++ b/hw/deps/axi/src/dma/axi_dma_data_path.sv
@@ -0,0 +1,393 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// Data path for the AXI DMA. This modules handles the R/W channel of the
+/// AXI protocol.
+/// Module gets read stream, realigns data and emits a write stream.
+/// AXI-like valid/ready handshaking is used to communicate with the rest 
+/// of the backend.
+module axi_dma_data_path #(
+    /// Data width of the AXI bus
+    parameter int DataWidth = -1,
+    /// Number of elements the realignment buffer can hold. To achieve
+    /// full performance a depth of 3 is minimally required.
+    parameter int BufferDepth = -1,
+    // DO NOT OVERWRITE THIS PARAMETER
+    parameter int StrbWidth = DataWidth / 8,
+    parameter int OffsetWidth = $clog2(StrbWidth)
+) (
+    // status signals
+    /// Clock
+    input  logic                   clk_i,
+    /// Asynchronous reset, active low
+    input  logic                   rst_ni,
+
+    // handshaking signals
+    /// Handshake: read side of data path is presented with a valid request
+    input  logic                   r_dp_valid_i,
+    /// Handshake: read side of data path is ready to accept new requests
+    output logic                   r_dp_ready_o,
+    /// Handshake: write side of data path is presented with a valid request
+    input  logic                   w_dp_valid_i,
+    /// Handshake: write side of data path is ready to accept new requests
+    output logic                   w_dp_ready_o,
+
+    // status signal
+    /// High if the data path is idle
+    output logic                   data_path_idle_o,
+
+    // r-channel
+    /// Read data from the AXI bus
+    input  logic [DataWidth-1:0]   r_data_i,
+    /// Valid signal of the AXI r channel
+    input  logic                   r_valid_i,
+    /// Last signal of the AXI r channel
+    input  logic                   r_last_i,
+    /// Response signal of the AXI r channel
+    input  logic [            1:0] r_resp_i,
+    /// Ready signal of the AXI r channel
+    output logic                   r_ready_o,
+
+    /// number of bytes the end of the read transfer is short to reach a 
+    /// Bus-aligned boundary
+    input  logic [OffsetWidth-1:0] r_tailer_i,
+    /// number of bytes the read transfers starts after a 
+    /// Bus-aligned boundary    
+    input  logic [OffsetWidth-1:0] r_offset_i,
+    /// The amount the read data has to be shifted to write-align it
+    input  logic [OffsetWidth-1:0] r_shift_i,
+
+    // w-channel
+    /// Write data of the AXI bus
+    output logic [DataWidth-1:0]   w_data_o,
+    /// Write strobe of the AXI bus
+    output logic [StrbWidth-1:0]   w_strb_o,
+    /// Valid signal of the AXI w channel
+    output logic                   w_valid_o,
+    /// Last signal of the AXI w channel
+    output logic                   w_last_o,
+    /// Ready signal of the AXI w channel
+    input  logic                   w_ready_i,
+
+    /// number of bytes the write transfers starts after a 
+    /// Bus-aligned boundary   
+    input  logic [OffsetWidth-1:0] w_offset_i,
+    /// number of bytes the end of the write transfer is short to reach a 
+    /// Bus-aligned boundary
+    input  logic [OffsetWidth-1:0] w_tailer_i,
+    /// Number of beats requested by this transfer
+    input  logic [            7:0] w_num_beats_i,
+    /// True if the transfer only consists of a single beat
+    input  logic                   w_is_single_i
+); 
+
+    // buffer contains 8 data bits per FIFO
+    // buffer is at least 3 deep to prevent stalls
+
+    // 64 bit DATA Width example:
+    // DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD <- head
+    // DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD
+    // DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD DDDDDDDD <- tail
+    // -byte7--|-byte6--|-byte5--|-byte4--|-byte3--|-byte2--|-byte1--|-byte0--|
+
+
+    //--------------------------------------
+    // Mask pre-calculation
+    //-------------------------------------- 
+    // in contiguous transfers that are unaligned, there will be some 
+    // invalid bytes at the beginning and the end of the stream
+    // example: 25B in 64 bit system
+    // iiiivvvv|vvvvvvvv|vvvvvvvv|vvvvviii
+    // last msk|----full mask----|first msk
+
+    // offsets needed for masks to fill/empty buffer
+    logic [StrbWidth-1:0] r_first_mask;
+    logic [StrbWidth-1:0] r_last_mask;
+    logic [StrbWidth-1:0] w_first_mask;
+    logic [StrbWidth-1:0] w_last_mask;
+
+    // read align masks
+    assign r_first_mask = '1 << r_offset_i;
+    assign r_last_mask  = '1 >> (StrbWidth - r_tailer_i);
+
+    // write align masks
+    assign w_first_mask = '1 << w_offset_i;
+    assign w_last_mask  = '1 >> (StrbWidth - w_tailer_i);
+
+
+    //--------------------------------------
+    // Barrel shifter
+    //-------------------------------------- 
+    // data arrives in chuncks of length DATA_WDITH, the buffer will be filled with
+    // the realigned data. StrbWidth bytes will be inserted starting from the
+    // provided address, overflows will naturally wrap
+
+    // signals connected to the buffer
+    logic [StrbWidth-1:0][7:0] buffer_in;
+
+    // read aligned in mask. needs to be rotated together with the data before 
+    // it can be used to fill in valid data into the buffer
+    logic [StrbWidth-1:0]      read_aligned_in_mask;
+
+    // in mask is write aligned, so it is the result of the read aligned in mask
+    // that is rotated together with the data in the barrel shifter
+    logic [StrbWidth-1:0]      in_mask;
+
+    // a barrel shifter is a concatenation of the same array with itself and a normal
+    // shift. 
+    assign buffer_in = {r_data_i, r_data_i} >> (r_shift_i * 8);
+    assign in_mask   = {read_aligned_in_mask, read_aligned_in_mask}  >> r_shift_i;
+
+    //--------------------------------------
+    // In mask generation
+    //-------------------------------------- 
+    // in the case of unaligned reads -> not all data is valid
+    logic is_first_r, is_first_r_d;
+
+    always_comb begin : proc_in_mask_generator
+        // default case: all ones
+        read_aligned_in_mask = '1;
+        // is first word: some bytes at the beginning may be invalid
+        read_aligned_in_mask = is_first_r ?
+            read_aligned_in_mask & r_first_mask : read_aligned_in_mask;
+        // is last word in write burst: some bytes at the end may be invalid
+        if (r_tailer_i != '0) begin
+            read_aligned_in_mask = r_last_i ?
+                read_aligned_in_mask & r_last_mask : read_aligned_in_mask;
+        end
+    end
+
+    //--------------------------------------
+    // Read control
+    //-------------------------------------- 
+    logic [StrbWidth-1:0] buffer_full;
+    logic [StrbWidth-1:0] buffer_push;
+    logic                 full;
+    // this signal is used for pushing data to the control fifo
+    logic                 push;
+
+    always_comb begin : proc_read_control
+        // sticky is first bit for read
+        if (r_valid_i & !r_last_i) begin
+            // new transfer has started
+            is_first_r_d = 1'b0;
+        end else if (r_last_i & r_valid_i) begin
+            // finish read burst
+            is_first_r_d = 1'b1;
+        end else begin
+            // no change
+            is_first_r_d = is_first_r;
+        end
+
+        // the buffer can be pushed to if all the masked fifo buffers (in_mask) are not full.
+        full = |(buffer_full & in_mask);
+        // the read can accept data if the buffer is not full
+        r_ready_o = ~full;
+
+        // once valid data is applied, it can be pushed in all the selected (in_mask) buffers
+        push        = r_valid_i && ~full;
+        buffer_push = push ? in_mask : '0;
+        
+        // r_dp_ready_o is triggered by the last element arriving from the read
+        r_dp_ready_o = r_dp_valid_i && r_last_i && r_valid_i && ~full;; 
+    end
+
+    //--------------------------------------
+    // Out mask generation -> wstrb mask
+    //-------------------------------------- 
+    // only pop the data actually needed for write from the buffer,
+    // determine valid data to pop by calculation the wstrb
+    logic [StrbWidth-1:0] out_mask;
+    logic                      is_first_w;
+    logic                      is_last_w;
+
+    always_comb begin : proc_out_mask_generator
+        // default case: all ones
+        out_mask = '1;
+        // is first word: some bytes at the beginning may be invalid
+        out_mask = is_first_w ? (out_mask & w_first_mask) : out_mask;
+        // is last word in write burst: some bytes at the end may be invalid
+        if (w_tailer_i != '0) begin
+            out_mask = is_last_w ? out_mask & w_last_mask : out_mask;
+        end
+    end
+
+    //--------------------------------------
+    // Write control
+    //-------------------------------------- 
+    // once buffer contains a full line -> all fifos are non-empty
+    // push it out.
+    // signals connected to the buffer
+    logic [StrbWidth-1:0][7:0] buffer_out;
+    logic [StrbWidth-1:0]      buffer_empty;
+    logic [StrbWidth-1:0]      buffer_pop;
+
+    // write is decoupled from read, due to misalignments in the read/write
+    // addresses, page crossing can be encountered at any time.
+    // To handle this efficiently, a 2-to-1 or 1-to-2 mapping of r/w beats
+    // is required. The write unit needs to keep track of progress through 
+    // a counter and cannot use `r_last` for that.
+    logic [7:0] w_num_beats_d, w_num_beats_q;
+    logic       w_cnt_valid_d, w_cnt_valid_q;
+
+    // data from buffer is popped
+    logic       pop;
+    // write happens                 
+    logic       write_happening;
+    // buffer is ready to write the requested data
+    logic       ready_to_write;
+    // first transfer is possible - this signal is used to detect
+    // the first write transfer in a burst
+    logic       first_possible;
+    // buffer is completely empty
+    logic       buffer_clean;
+
+    always_comb begin : proc_write_control
+        // counter
+        w_num_beats_d   = w_num_beats_q;
+        w_cnt_valid_d   = w_cnt_valid_q;
+        // buffer ctrl
+        pop             = 1'b0;
+        buffer_pop      =  'b0;
+        write_happening = 1'b0;
+        ready_to_write  = 1'b0;
+        first_possible  = 1'b0;
+        // bus signals
+        w_valid_o       = 1'b0;
+        w_data_o        =  '0;
+        w_strb_o        =  '0;
+        w_last_o        = 1'b0;
+        // mask control
+        is_first_w      = 1'b0;
+        is_last_w       = 1'b0;
+        // data flow
+        w_dp_ready_o    = 1'b0;
+
+
+        // all elements needed (defined by the mask) are in the buffer and the buffer is non-empty
+        ready_to_write  = ((~buffer_empty & out_mask) == out_mask) && (buffer_empty != '1);
+
+        // data needed by the first mask is available in the buffer -> r_first happened for sure
+        // this signal can be high during a transfer as well, it needs to be masked
+        first_possible  = ((~buffer_empty & w_first_mask) == w_first_mask) && (buffer_empty != '1);
+
+        // the buffer is completely empty (debug only signal)
+        buffer_clean    = &(buffer_empty);
+
+        // write happening: both the bus (w_ready) and the buffer (ready_to_write) is high
+        write_happening = ready_to_write & w_ready_i;
+
+        // signal the control fifo it could be popped
+        pop             = write_happening;
+
+        // the main buffer is conditionally to the write mask popped
+        buffer_pop      = write_happening ? out_mask : '0;
+
+        // signal the bus that we are ready
+        w_valid_o       = ready_to_write;
+
+        // control the write to the bus apply data to the bus only if data should be written
+        if (ready_to_write == 1'b1) begin
+            // assign data from buffers, mask out non valid entries
+            for (int i = 0; i < StrbWidth; i++) begin
+                w_data_o[i*8 +: 8] = out_mask[i] ? buffer_out[i] : 8'b0;   
+            end
+            // assign the out mask to the strobe
+            w_strb_o = out_mask;
+        end
+
+        // differentiate between the burst and non-burst case. If a transfer 
+        // consists just of one beat the counters are disabled
+        if (w_is_single_i) begin
+            // in the single case the transfer is both first and last.
+            is_first_w = 1'b1;
+            is_last_w  = 1'b1;
+
+        // in the bursted case the counters are needed to keep track of the progress of sending
+        // beats. The w_last_o depends on the state of the counter
+        end else begin
+            // first transfer happens as soon as a) the buffer is ready for a first transfer and b) 
+            // the counter is currently invalid 
+            is_first_w = first_possible & ~w_cnt_valid_q;
+
+            // last happens as soon as a) the counter is valid and b) the counter is now down to 1
+            is_last_w  = w_cnt_valid_q & (w_num_beats_q == 8'h01);
+
+            // load the counter with data in a first cycle, only modifying state if bus is ready
+            if (is_first_w && write_happening) begin
+                w_num_beats_d = w_num_beats_i;
+                w_cnt_valid_d = 1'b1;
+            end
+
+            // if we hit the last element, invalidate the counter, only modifying state
+            // if bus is ready
+            if (is_last_w && write_happening) begin
+                w_cnt_valid_d = 1'b0;
+            end
+
+            // count down the beats if the counter is valid and valid data is written to the bus
+            if (w_cnt_valid_q && write_happening) w_num_beats_d = w_num_beats_q - 8'h01;
+        end
+
+        // the w_last_o signal should only be applied to the bus if an actual transfer happens
+        w_last_o = is_last_w & ready_to_write;
+
+        // we are ready for the next transfer internally, once the w_last_o signal is applied
+        w_dp_ready_o = is_last_w & write_happening;
+    end
+
+
+    //--------------------------------------
+    // Buffer - implemented as fifo
+    //--------------------------------------
+    logic control_empty;
+
+    for (genvar i = 0; i < StrbWidth; i++) begin : fifo_buffer
+        fifo_v3 #(
+            .FALL_THROUGH   ( 1'b0         ),
+            .DATA_WIDTH     ( 8            ),
+            .DEPTH          ( BufferDepth  )
+        ) i_fifo_buffer (
+            .clk_i          ( clk_i           ),
+            .rst_ni         ( rst_ni          ),
+            .flush_i        ( 1'b0            ),
+            .testmode_i     ( 1'b0            ),
+            .full_o         ( buffer_full [i] ),
+            .empty_o        ( buffer_empty[i] ),
+            .usage_o        ( ),
+            .data_i         ( buffer_in   [i] ),
+            .push_i         ( buffer_push [i] ),
+            .data_o         ( buffer_out  [i] ),
+            .pop_i          ( buffer_pop  [i] )
+        );
+    end
+
+    //--------------------------------------
+    // Module Control
+    //-------------------------------------
+    assign data_path_idle_o = !(r_dp_valid_i | r_dp_ready_o |
+                                w_dp_valid_i | w_dp_ready_o | !buffer_clean);
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_ff
+        if (!rst_ni) begin
+            is_first_r    <= 1'b1;
+            w_cnt_valid_q <= 1'b0;
+            w_num_beats_q <= 8'h0;
+        end else begin
+            // running_q <= running_d;
+            if (r_valid_i & r_ready_o) is_first_r <= is_first_r_d;
+            w_cnt_valid_q <= w_cnt_valid_d;
+            w_num_beats_q <= w_num_beats_d;
+        end
+    end
+
+endmodule : axi_dma_data_path
diff --git a/hw/deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv b/hw/deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv
new file mode 100644
index 0000000..b7be8c6
--- /dev/null
+++ b/hw/deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv
@@ -0,0 +1,259 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// soc-level dma
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module pspin_soc_dma #(
+    /// id width of the DMA AXI Master port
+    parameter int unsigned DmaAxiIdWidth    = -1,
+    /// data width of the DMA AXI Master port
+    parameter int unsigned DmaDataWidth     = -1,
+    /// address width of the DMA AXI Master port
+    parameter int unsigned DmaAddrWidth     = -1,
+    /// user width
+    parameter int unsigned DmaUserWidth     = -1,
+    /// number of AX requests in-flight
+    parameter int unsigned AxiAxReqDepth    = -1,
+    /// number of 1D transfers buffered in backend
+    parameter int unsigned TfReqFifoDepth   = -1,
+    /// data request type
+    parameter type axi_req_t                = logic,
+    /// data response type
+    parameter type axi_res_t                = logic,
+    /// transfer descriptor for hw access to DMA
+    parameter type transf_descr_t           = logic,
+    parameter logic[DmaAddrWidth-1:0] PCIeStartAddr     = '0,
+    parameter logic[DmaAddrWidth-1:0] PCIeEndAddr       = '0,
+    parameter logic[DmaAddrWidth-1:0] NHIStartAddr      = '0,
+    parameter logic[DmaAddrWidth-1:0] NHIEndAddr        = '0
+) (
+    input  logic             clk_i,
+    input  logic             rst_ni,
+    /// direct hw port
+    input  logic             rx_req_valid_i,
+    output logic             rx_req_ready_o,
+    input  transf_descr_t    rx_req_i,
+    output logic             rx_rsp_valid_o,
+    /// direct hw port
+    input  logic             tx_req_valid_i,
+    output logic             tx_req_ready_o,
+    input  transf_descr_t    tx_req_i,
+    output logic             tx_rsp_valid_o,
+    /// wide AXI pcie ports
+    output axi_req_t         pcie_dma_req_o,
+    input  axi_res_t         pcie_dma_res_i,
+    /// wide AXI nhi ports
+    output axi_req_t         nhi_dma_req_o,
+    input  axi_res_t         nhi_dma_res_i,
+    /// status signal
+    output logic [1:0]       idle_o
+);
+
+    localparam int unsigned BaseDMAId = 'h10;
+
+    // 1D burst request
+    typedef logic [DmaAddrWidth-1 :0] addr_t;
+    typedef logic [DmaAxiIdWidth-1:0] axi_id_t;
+    typedef struct packed {
+        axi_id_t            id;
+        addr_t              src, dst, num_bytes;
+        axi_pkg::cache_t    cache_src, cache_dst;
+        axi_pkg::burst_t    burst_src, burst_dst;
+        logic               decouple_rw;
+        logic               deburst;
+        logic               serialize;
+    } burst_req_t;
+
+    // axi definition
+    localparam int unsigned DmaAxiIdWidthMst = DmaAxiIdWidth - 1;
+
+    typedef logic [DmaDataWidth-1    :0] data_t;
+    typedef logic [DmaAxiIdWidthMst-1:0] id_mst_t;
+    typedef logic [DmaAxiIdWidth-1   :0] id_slv_t;
+    typedef logic [DmaDataWidth/8-1  :0] strb_t;
+    typedef logic [DmaUserWidth-1    :0] user_t;
+
+    `AXI_TYPEDEF_AW_CHAN_T(aw_chan_mst_t, addr_t, id_mst_t, user_t);
+    `AXI_TYPEDEF_AW_CHAN_T(aw_chan_slv_t, addr_t, id_slv_t, user_t);
+    `AXI_TYPEDEF_W_CHAN_T (w_chan_t, data_t, strb_t, user_t);
+    `AXI_TYPEDEF_B_CHAN_T (b_chan_mst_t, id_mst_t, user_t);
+    `AXI_TYPEDEF_B_CHAN_T (b_chan_slv_t, id_slv_t, user_t);
+    `AXI_TYPEDEF_AR_CHAN_T(ar_chan_mst_t, addr_t, id_mst_t, user_t);
+    `AXI_TYPEDEF_AR_CHAN_T(ar_chan_slv_t, addr_t, id_slv_t, user_t);
+    `AXI_TYPEDEF_R_CHAN_T (r_chan_mst_t, data_t, id_mst_t, user_t);
+    `AXI_TYPEDEF_R_CHAN_T (r_chan_slv_t, data_t, id_slv_t, user_t);
+    `AXI_TYPEDEF_REQ_T    (axi_dma_req_mst_t, aw_chan_mst_t, w_chan_t, ar_chan_mst_t);
+    `AXI_TYPEDEF_REQ_T    (axi_dma_req_slv_t, aw_chan_slv_t, w_chan_t, ar_chan_slv_t);
+    `AXI_TYPEDEF_RESP_T   (axi_dma_resp_mst_t, b_chan_mst_t, r_chan_mst_t);
+    `AXI_TYPEDEF_RESP_T   (axi_dma_resp_slv_t, b_chan_slv_t, r_chan_slv_t);
+
+    axi_dma_req_mst_t  axi_dma_tx_req,  axi_dma_rx_req;
+    axi_dma_resp_mst_t axi_dma_tx_resp, axi_dma_rx_resp;
+
+    burst_req_t rx_burst_req, tx_burst_req;
+
+    always_comb begin : proc_map_rx_to_1D_burst
+        rx_burst_req.id          = BaseDMAId;
+        rx_burst_req.src         = rx_req_i.src_addr;
+        rx_burst_req.dst         = rx_req_i.dst_addr;
+        rx_burst_req.num_bytes   = rx_req_i.num_bytes;
+        rx_burst_req.burst_src   = axi_pkg::BURST_INCR;
+        rx_burst_req.burst_dst   = axi_pkg::BURST_INCR;
+        rx_burst_req.cache_src   = 4'h0;
+        rx_burst_req.cache_dst   = 4'h0;
+        rx_burst_req.deburst     = rx_req_i.deburst;
+        rx_burst_req.decouple_rw = rx_req_i.decouple;
+        rx_burst_req.serialize   = rx_req_i.serialize;
+    end
+
+    always_comb begin : proc_map_tx_to_1D_burst
+        tx_burst_req.id          = BaseDMAId;
+        tx_burst_req.src         = tx_req_i.src_addr;
+        tx_burst_req.dst         = tx_req_i.dst_addr;
+        tx_burst_req.num_bytes   = tx_req_i.num_bytes;
+        tx_burst_req.burst_src   = axi_pkg::BURST_INCR;
+        tx_burst_req.burst_dst   = axi_pkg::BURST_INCR;
+        tx_burst_req.cache_src   = 4'h0;
+        tx_burst_req.cache_dst   = 4'h0;
+        tx_burst_req.deburst     = tx_req_i.deburst;
+        tx_burst_req.decouple_rw = tx_req_i.decouple;
+        tx_burst_req.serialize   = tx_req_i.serialize;
+    end
+    axi_dma_backend #(
+        .DataWidth         ( DmaDataWidth        ),
+        .AddrWidth         ( DmaAddrWidth        ),
+        .IdWidth           ( DmaAxiIdWidthMst    ),
+        .AxReqFifoDepth    ( AxiAxReqDepth       ),
+        .TransFifoDepth    ( TfReqFifoDepth      ),
+        .BufferDepth       ( 3                   ), // minimal number giving full performance
+        .axi_req_t         ( axi_dma_req_mst_t   ),
+        .axi_res_t         ( axi_dma_resp_mst_t  ),
+        .burst_req_t       ( burst_req_t         ),
+        .DmaIdWidth        ( 32                  ), // the width of the internal id of the dma engine (debug only)
+        .DmaTracing        ( 0                   )
+    ) i_rx_dma_backend (
+        .clk_i            ( clk_i            ),
+        .rst_ni           ( rst_ni           ),
+        .dma_id_i         ( BaseDMAId + 0    ),
+        .axi_dma_req_o    ( axi_dma_rx_req   ),
+        .axi_dma_res_i    ( axi_dma_rx_resp  ),
+        .burst_req_i      ( rx_burst_req     ),
+        .valid_i          ( rx_req_valid_i   ),
+        .ready_o          ( rx_req_ready_o   ),
+        .backend_idle_o   ( idle_o [0]       ),
+        .trans_complete_o ( rx_rsp_valid_o   )
+    );
+
+    axi_dma_backend #(
+        .DataWidth         ( DmaDataWidth        ),
+        .AddrWidth         ( DmaAddrWidth        ),
+        .IdWidth           ( DmaAxiIdWidthMst    ),
+        .AxReqFifoDepth    ( AxiAxReqDepth       ),
+        .TransFifoDepth    ( TfReqFifoDepth      ),
+        .BufferDepth       ( 3                   ), // minimal number giving full performance
+        .axi_req_t         ( axi_dma_req_mst_t   ),
+        .axi_res_t         ( axi_dma_resp_mst_t  ),
+        .burst_req_t       ( burst_req_t         ),
+        .DmaIdWidth        ( 32                  ), // the width of the internal id of the dma engine (debug only)
+        .DmaTracing        ( 0                   )
+    ) i_tx_dma_backend (
+        .clk_i            ( clk_i            ),
+        .rst_ni           ( rst_ni           ),
+        .dma_id_i         ( BaseDMAId + 1    ),
+        .axi_dma_req_o    ( axi_dma_tx_req   ),
+        .axi_dma_res_i    ( axi_dma_tx_resp  ),
+        .burst_req_i      ( tx_burst_req     ),
+        .valid_i          ( tx_req_valid_i   ),
+        .ready_o          ( tx_req_ready_o   ),
+        .backend_idle_o   ( idle_o [1]       ),
+        .trans_complete_o ( tx_rsp_valid_o   )
+    );
+
+    // include a x-bar to allow full-duplex copy
+    localparam int unsigned NumRules = 2;
+    localparam int unsigned IdxPcie = 0;
+    localparam int unsigned IdxNhi  = 1;
+
+    typedef struct packed {
+    int unsigned idx;
+    logic [64:0] start_addr;
+    logic [64:0] end_addr;
+    } xbar_rule_65_t;
+
+    xbar_rule_65_t [NumRules-1:0] addr_map;
+
+    assign addr_map[IdxPcie] = '{
+        start_addr: PCIeStartAddr,
+        end_addr:   PCIeEndAddr,
+        idx:        IdxPcie
+    };
+
+    //I'm not being more detailed here because a detailed
+    //address map is already in the NHI interconnect
+    assign addr_map[IdxNhi] = '{
+        start_addr: NHIStartAddr,
+        end_addr:   NHIEndAddr,
+        idx:        IdxNhi
+    };
+
+    localparam NumMstPorts = 2;
+    localparam NumSlvPorts = 2;
+
+    /* verilator lint_off WIDTHCONCAT */
+    localparam axi_pkg::xbar_cfg_t XbarCfg = '{
+        NoSlvPorts:                    NumSlvPorts,
+        NoMstPorts:                    NumMstPorts,
+        MaxMstTrans:                            16,
+        MaxSlvTrans:                            32,
+        FallThrough:                          1'b0,
+        LatencyMode:        axi_pkg::CUT_ALL_PORTS,
+        AxiIdWidthSlvPorts:       DmaAxiIdWidthMst,
+        AxiIdUsedSlvPorts:        DmaAxiIdWidthMst,
+        AxiAddrWidth:                 DmaAddrWidth,
+        AxiDataWidth:                 DmaDataWidth,
+        NoAddrRules:                      NumRules
+    };
+    /* verilator lint_on WIDTHCONCAT */
+
+    axi_xbar #(
+        .Cfg              ( XbarCfg                  ),
+        .slv_aw_chan_t    ( aw_chan_mst_t            ),
+        .mst_aw_chan_t    ( aw_chan_slv_t            ),
+        .w_chan_t         ( w_chan_t                 ),
+        .slv_b_chan_t     ( b_chan_mst_t             ),
+        .mst_b_chan_t     ( b_chan_slv_t             ),
+        .slv_ar_chan_t    ( ar_chan_mst_t            ),
+        .mst_ar_chan_t    ( ar_chan_slv_t            ),
+        .slv_r_chan_t     ( r_chan_mst_t             ),
+        .mst_r_chan_t     ( r_chan_slv_t             ),
+        .slv_req_t        ( axi_dma_req_mst_t        ),
+        .slv_resp_t       ( axi_dma_resp_mst_t       ),
+        .mst_req_t        ( axi_dma_req_slv_t        ),
+        .mst_resp_t       ( axi_dma_resp_slv_t       ),
+        .rule_t           ( xbar_rule_65_t           )
+    ) i_soc_dma_xbar (
+        .clk_i                  ( clk_i                                  ),
+        .rst_ni                 ( rst_ni                                 ),
+        .test_i                 ( 1'b0                                   ),
+        .slv_ports_req_i        ( '{ axi_dma_rx_req,  axi_dma_tx_req  }  ),
+        .slv_ports_resp_o       ( '{ axi_dma_rx_resp, axi_dma_tx_resp }  ),
+        .mst_ports_req_o        ( '{ nhi_dma_req_o, pcie_dma_req_o }     ),
+        .mst_ports_resp_i       ( '{ nhi_dma_res_i, pcie_dma_res_i }     ),
+        .addr_map_i             ( addr_map                               ),
+        .en_default_mst_port_i  ( '0                                     ),
+        .default_mst_port_i     ( '0                                     )
+    );
+
+endmodule : pspin_soc_dma
diff --git a/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv
new file mode 100644
index 0000000..e40a9d2
--- /dev/null
+++ b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv
@@ -0,0 +1,425 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+/// replaces the mchan in the pulp cluster if the new AXI DMA should be used
+/// strictly 32 bit on the TCDM side.
+module pulp_cluster_frontend #(
+    /// number of cores in the cluster
+    parameter int unsigned NumCores       = -1,
+    /// id width of peripherals
+    parameter int unsigned PerifIdWidth   = -1,
+    /// id width of the DMA AXI Master port
+    parameter int unsigned DmaAxiIdWidth  = -1,
+    /// data width of the DMA AXI Master port
+    parameter int unsigned DmaDataWidth   = -1,
+    /// address width of the DMA AXI Master port
+    parameter int unsigned DmaAddrWidth   = -1,
+    /// number of AX requests in-flight
+    parameter int unsigned AxiAxReqDepth  = -1,
+    /// number of 1D transfers buffered in backend
+    parameter int unsigned TfReqFifoDepth = -1,
+    /// data request type
+    parameter type axi_req_t      = logic,
+    /// data response type
+    parameter type axi_res_t      = logic,
+    /// transfer descriptor for hw access to DMA
+    parameter type transf_descr_t = logic
+)(
+    input  logic                      clk_i,
+    input  logic                      rst_ni,
+    input logic [5:0]                 cluster_id_i,
+    /// x-bar
+    input  logic                      ctrl_pe_targ_req_i,
+    input  logic                      ctrl_pe_targ_type_i,
+    input  logic [3:0]                ctrl_pe_targ_be_i,
+    input  logic [31:0]               ctrl_pe_targ_add_i,
+    input  logic [31:0]               ctrl_pe_targ_data_i,
+    input  logic [PerifIdWidth-1:0]   ctrl_pe_targ_id_i,
+    output logic                      ctrl_pe_targ_gnt_o,
+    output logic                      ctrl_pe_targ_r_valid_o,
+    output logic [31:0]               ctrl_pe_targ_r_data_o,
+    output logic                      ctrl_pe_targ_r_opc_o,
+    output logic [PerifIdWidth-1:0]   ctrl_pe_targ_r_id_o,
+    /// from cores
+    input  logic [NumCores-1:0]       ctrl_targ_req_i,
+    input  logic [NumCores-1:0]       ctrl_targ_type_i,
+    input  logic [NumCores-1:0][3:0]  ctrl_targ_be_i,
+    input  logic [NumCores-1:0][31:0] ctrl_targ_add_i,
+    input  logic [NumCores-1:0][31:0] ctrl_targ_data_i,
+    output logic [NumCores-1:0]       ctrl_targ_gnt_o,
+    output logic [NumCores-1:0]       ctrl_targ_r_valid_o,
+    output logic [NumCores-1:0][31:0] ctrl_targ_r_data_o,
+    /// direct hw port
+    input  logic                      dma_req_valid_i,
+    output logic                      dma_req_ready_o,
+    input  transf_descr_t             dma_req_i,
+    output logic                      dma_rsp_valid_o,
+    /// wide AXI port
+    output axi_req_t                  axi_dma_req_o,
+    input  axi_res_t                  axi_dma_res_i,
+    /// status signal
+    output logic                      busy_o,
+    /// events and interrupts (cores)
+    output logic [NumCores-1:0]       term_event_o,
+    output logic [NumCores-1:0]       term_irq_o,
+    /// events and interrupts (peripherals)
+    output logic                      term_event_pe_o,
+    output logic                      term_irq_pe_o,
+    /// events and interrupts (cores)
+    output logic [NumCores-1:0]       no_req_pending_o
+);
+
+    // number of register sets in fe
+    localparam int unsigned NumRegs  = NumCores + 1;
+
+    // arbitration index width
+    localparam int unsigned IdxWidth = (NumRegs + 1 > 32'd1) ? unsigned'($clog2(NumRegs + 1)) : 32'd1;
+
+    // buffer depth
+    localparam int unsigned BufferDepth = 3; // + 64;
+
+    localparam int unsigned TfFifoDepth = TfReqFifoDepth + AxiAxReqDepth + BufferDepth + 1;
+
+    // 1D burst request
+    typedef logic [DmaAddrWidth-1 :0] addr_t;
+    typedef logic [DmaAxiIdWidth-1:0] axi_id_t;
+    typedef struct packed {
+        axi_id_t            id;
+        addr_t              src, dst, num_bytes;
+        axi_pkg::cache_t    cache_src, cache_dst;
+        axi_pkg::burst_t    burst_src, burst_dst;
+        logic               decouple_rw;
+        logic               deburst;
+        logic               serialize;
+    } burst_req_t;
+
+    // debug only: logfile
+    integer log_file;
+    string  log_file_name;
+
+    // rr input
+    transf_descr_t [NumRegs-1:0] transf_descr;
+    logic          [NumRegs-1:0] be_ready;
+    logic          [NumRegs-1:0] be_valid;
+    // rr output
+    transf_descr_t               transf_descr_arb;
+    logic                        be_ready_arb;
+    logic                        be_valid_arb;
+    // the index ob the chosen pe
+    logic [IdxWidth-1:0]         pe_idx_arb;
+
+    // burst request definition
+    burst_req_t burst_req;
+
+    // transaction id
+    logic [31:0] next_id, done_id;
+
+    // keep track of peripherals
+    logic [PerifIdWidth-1:0] peripherals_id_q;
+
+    // backend idle signal
+    logic be_idle;
+    logic trans_complete;
+
+    // information about most recent transfer
+    logic [IdxWidth-1:0] tf_head;
+    logic                tf_empty;
+
+    // define a counter to keep track of the cores individual requests
+    localparam int unsigned MaxNumRequests = TfReqFifoDepth + BufferDepth + 1;
+    localparam int unsigned MaxReqWidth = $clog2(MaxNumRequests);
+    logic [NumCores-1:0][MaxReqWidth-1:0] core_tf_num_d, core_tf_num_q;
+
+    // generate registers for cores
+    for (genvar i = 0; i < NumCores; i++) begin : gen_core_regs
+
+        pulp_cluster_frontend_regs #(
+            .transf_descr_t ( transf_descr_t    )
+        ) i_dma_conf_regs_cores (
+            .clk_i          ( clk_i                   ),
+            .rst_ni         ( rst_ni                  ),
+            .ctrl_req_i     ( ctrl_targ_req_i     [i] ),
+            .ctrl_type_i    ( ctrl_targ_type_i    [i] ),
+            .ctrl_be_i      ( ctrl_targ_be_i      [i] ),
+            .ctrl_add_i     ( ctrl_targ_add_i     [i] ),
+            .ctrl_data_i    ( ctrl_targ_data_i    [i] ),
+            .ctrl_gnt_o     ( ctrl_targ_gnt_o     [i] ),
+            .ctrl_valid_o   ( ctrl_targ_r_valid_o [i] ),
+            .ctrl_data_o    ( ctrl_targ_r_data_o  [i] ),
+            .next_id_i      ( next_id                 ),
+            .done_id_i      ( done_id                 ),
+            .be_ready_i     ( be_ready            [i] ),
+            .be_valid_o     ( be_valid            [i] ),
+            .be_busy_i      ( busy_o                  ),
+            .transf_descr_o ( transf_descr        [i] )
+        );
+    end // gen_core_regs
+
+    // generate registers for cores
+    for (genvar i = 0; i < NumCores; i++) begin : gen_req_counters
+        //increase counter if tf is started
+        always_comb begin : proc_counter
+            // default
+            core_tf_num_d[i] = core_tf_num_q[i];
+            // increase
+            if (be_ready[i] & be_valid[i] & transf_descr[i].num_bytes != 0) begin
+                core_tf_num_d[i] = core_tf_num_d[i] + 1;
+            end
+            // decrement
+            if ((tf_head == i) & !tf_empty & trans_complete) begin
+                core_tf_num_d[i] = core_tf_num_d[i] - 1;
+            end
+        end
+        // assign output
+        assign no_req_pending_o[i] = core_tf_num_d[i] == 0;
+    end // gen_req_counters
+
+    // generate registers for peripherals
+    pulp_cluster_frontend_regs #(
+        .transf_descr_t ( transf_descr_t    )
+    ) i_dma_conf_regs_periphs (
+        .clk_i          ( clk_i                             ),
+        .rst_ni         ( rst_ni                            ),
+        .ctrl_req_i     ( ctrl_pe_targ_req_i                ),
+        .ctrl_type_i    ( ctrl_pe_targ_type_i               ),
+        .ctrl_be_i      ( ctrl_pe_targ_be_i                 ),
+        .ctrl_add_i     ( ctrl_pe_targ_add_i                ),
+        .ctrl_data_i    ( ctrl_pe_targ_data_i               ),
+        .ctrl_gnt_o     ( ctrl_pe_targ_gnt_o                ),
+        .ctrl_valid_o   ( ctrl_pe_targ_r_valid_o            ),
+        .ctrl_data_o    ( ctrl_pe_targ_r_data_o             ),
+        .next_id_i      ( next_id                           ),
+        .done_id_i      ( done_id                           ),
+        .be_ready_i     ( be_ready               [NumCores] ),
+        .be_valid_o     ( be_valid               [NumCores] ),
+        .be_busy_i      ( busy_o                            ),
+        .transf_descr_o ( transf_descr           [NumCores] )
+    );
+
+    // set this to zero as it is done mchan
+    assign ctrl_pe_targ_r_opc_o = 1'b0;
+
+    // round robin to arbitrate
+    rr_arb_tree #(
+        .NumIn      ( NumRegs + 1      ), // +1 is the external unit
+        .DataWidth  ( -1               ),
+        .DataType   ( transf_descr_t   ),
+        .ExtPrio    ( 0                ),
+        .AxiVldRdy  ( 1                ),
+        .LockIn     ( 1                )
+    ) i_rr_arb_tree (
+        .clk_i      ( clk_i                             ),
+        .rst_ni     ( rst_ni                            ),
+        .flush_i    ( 1'b0                              ),
+        .rr_i       ( '0                                ),
+        .req_i      ( { dma_req_valid_i, be_valid     } ),
+        .gnt_o      ( { dma_req_ready_o, be_ready     } ),
+        .data_i     ( { dma_req_i,       transf_descr } ),
+        .gnt_i      ( be_ready_arb                      ),
+        .req_o      ( be_valid_arb                      ),
+        .data_o     ( transf_descr_arb                  ),
+        .idx_o      ( pe_idx_arb                        )
+    );
+
+    // global transfer id
+    transfer_id_gen #(
+        // keep this fixed at 32 bit as two 32 bit counters are
+        // relatively cheap
+        .ID_WIDTH     ( 32     )
+    ) i_transfer_id_gen (
+        .clk_i        ( clk_i                                                         ),
+        .rst_ni       ( rst_ni                                                        ),
+        .issue_i      ( be_ready_arb & be_valid_arb & transf_descr_arb.num_bytes != 0 ),
+        .retire_i     ( trans_complete                                                ),
+        .next_o       ( next_id                                                       ),
+        .completed_o  ( done_id                                                       )
+    );
+
+    // hold a bit for each launched transfer where it came from
+    fifo_v3 #(
+        .dtype     ( logic [IdxWidth-1:0]   ),
+        .DEPTH     ( TfFifoDepth )
+    ) i_tf_id_fifo (
+        .clk_i     ( clk_i                                                         ),
+        .rst_ni    ( rst_ni                                                        ),
+        .flush_i   ( 1'b0                                                          ),
+        .testmode_i( 1'b0                                                          ),
+        .full_o    ( ),
+        .empty_o   ( tf_empty                                                      ),
+        .usage_o   ( ),
+        .data_i    ( pe_idx_arb                                                    ), // we are external tf
+        .push_i    ( be_ready_arb & be_valid_arb & transf_descr_arb.num_bytes != 0 ),
+        .data_o    ( tf_head                                                       ),
+        .pop_i     ( trans_complete                                                )
+    );
+
+    assign dma_rsp_valid_o = (tf_head == NumRegs) & !tf_empty & trans_complete;
+    //     ack external tf    tf came from ext       valid       we are done :)
+
+    //---------NON SYNTHESIZABLE ---------------
+    `ifndef VERILATOR
+    //pragma translate_off
+    // log dma transfers to disk
+    initial begin
+        @(posedge rst_ni);
+        $sformat(log_file_name, "DMA_TRANSFERS_%2h.log", cluster_id_i);
+        log_file = $fopen(log_file_name, "w");
+        $fwrite(log_file, "queue_time pe_id tf_id src dst num_bytes launch_time completion_time\n");
+        $fclose(log_file);
+    end
+    // datatype to store arbitrated tf
+    typedef struct packed {
+        longint queue_time;
+        longint pe_id;
+        longint next_id;
+        longint src;
+        longint dst;
+        longint len;
+    } queued_tf_t;
+    // launch tf
+    typedef struct packed {
+        queued_tf_t queued_tf;
+        longint     launch_time;
+    } launched_tf_t;
+    // create queued tf
+    queued_tf_t queued_tf, queued_tf_head;
+    // pack queued tf
+    always_comb begin
+        queued_tf.queue_time = $time();
+        queued_tf.pe_id      = pe_idx_arb;
+        queued_tf.next_id    = next_id;
+        queued_tf.src        = transf_descr_arb.src_addr;
+        queued_tf.dst        = transf_descr_arb.dst_addr;
+        queued_tf.len        = transf_descr_arb.num_bytes;
+    end
+    // use a fifo to model queuing
+    fifo_v3 #(
+        .dtype     ( queued_tf_t        ),
+        .DEPTH     ( TfReqFifoDepth     )
+    ) i_queue_fifo (
+        .clk_i     ( clk_i                            ),
+        .rst_ni    ( rst_ni                           ),
+        .flush_i   ( 1'b0                             ),
+        .testmode_i( 1'b0                             ),
+        .full_o    ( ),
+        .empty_o   ( ),
+        .usage_o   ( ),
+        .data_i    ( queued_tf                        ),
+        .push_i    ( be_valid_arb && be_ready_arb     ),
+        .data_o    ( queued_tf_head                   ),
+        .pop_i     ( i_axi_dma_backend.burst_req_pop  )
+    );
+    // launched tf
+    launched_tf_t launched_tf, launched_tf_head;
+    // pack launched tf
+    always_comb begin
+        launched_tf.queued_tf   = queued_tf_head;
+        launched_tf.launch_time = $time();
+    end
+    // use a fifo to hold tf info while it goes through the backend
+    fifo_v3 #(
+        .dtype     ( launched_tf_t                   ),
+        .DEPTH     ( AxiAxReqDepth + BufferDepth + 1 )
+    ) i_launch_fifo (
+        .clk_i     ( clk_i                            ),
+        .rst_ni    ( rst_ni                           ),
+        .flush_i   ( 1'b0                             ),
+        .testmode_i( 1'b0                             ),
+        .full_o    ( ),
+        .empty_o   ( ),
+        .usage_o   ( ),
+        .data_i    ( launched_tf                      ),
+        .push_i    ( i_axi_dma_backend.burst_req_pop  ),
+        .data_o    ( launched_tf_head                 ),
+        .pop_i     ( trans_complete                   )
+    );
+    // write info to file
+    always @(posedge clk_i) begin
+        #0;
+        if(trans_complete) begin
+            log_file = $fopen(log_file_name, "a");
+            $fwrite(log_file, "%0d %0d %0d 0x%0x 0x%0x %0d %0d %0d\n",
+                               launched_tf_head.queued_tf.queue_time, launched_tf_head.queued_tf.pe_id,
+                               launched_tf_head.queued_tf.next_id, launched_tf_head.queued_tf.src,
+                               launched_tf_head.queued_tf.dst, launched_tf_head.queued_tf.len,
+                               launched_tf_head.launch_time, $time()
+                    );
+            $fclose(log_file);
+        end
+    end
+    //pragma translate_on
+    `endif
+    //---------NON SYNTHESIZABLE ---------------
+
+    // map arbitrated transfer descriptor onto generic burst request
+    always_comb begin : proc_map_to_1D_burst
+        burst_req             = '0;
+        burst_req.src         =  transf_descr_arb.src_addr;
+        burst_req.dst         =  transf_descr_arb.dst_addr;
+        burst_req.num_bytes   =  transf_descr_arb.num_bytes;
+        burst_req.burst_src   = axi_pkg::BURST_INCR;
+        burst_req.burst_dst   = axi_pkg::BURST_INCR;
+        burst_req.decouple_rw = transf_descr_arb.decouple;
+        burst_req.deburst     = transf_descr_arb.deburst;
+        burst_req.serialize   = transf_descr_arb.serialize;
+    end
+
+    // instantiate backend :)
+    axi_dma_backend #(
+        .DataWidth         ( DmaDataWidth    ),
+        .AddrWidth         ( DmaAddrWidth    ),
+        .IdWidth           ( DmaAxiIdWidth   ),
+        .AxReqFifoDepth    ( AxiAxReqDepth   ),
+        .TransFifoDepth    ( TfReqFifoDepth  ),
+        .BufferDepth       ( BufferDepth     ), // minimal 3 for giving full performance
+        .axi_req_t         ( axi_req_t       ),
+        .axi_res_t         ( axi_res_t       ),
+        .burst_req_t       ( burst_req_t     ),
+        .DmaIdWidth        ( 6               ),
+        .DmaTracing        ( 0               )
+    ) i_axi_dma_backend (
+        .clk_i            ( clk_i             ),
+        .rst_ni           ( rst_ni            ),
+        .dma_id_i         ( cluster_id_i      ),
+        .axi_dma_req_o    ( axi_dma_req_o     ),
+        .axi_dma_res_i    ( axi_dma_res_i     ),
+        .burst_req_i      ( burst_req         ),
+        .valid_i          ( be_valid_arb      ),
+        .ready_o          ( be_ready_arb      ),
+        .backend_idle_o   ( be_idle           ),
+        .trans_complete_o ( trans_complete    )
+    );
+
+    // busy if not idle
+    assign busy_o = ~be_idle;
+
+    // interrupts and events (unconditionally)
+    assign term_event_o    = trans_complete ? '1 : '0;
+    assign term_irq_o      = trans_complete ? '1 : '0;
+    assign term_event_pe_o = trans_complete ? '1 : '0;
+    assign term_irq_pe_o   = trans_complete ? '1 : '0;
+
+    // keep id for peripherals
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_id_peripherals
+        if(~rst_ni) begin
+            peripherals_id_q <= 0;
+            core_tf_num_q    <= 0;
+        end else begin
+            peripherals_id_q <= ctrl_pe_targ_id_i;
+            core_tf_num_q    <= core_tf_num_d;
+        end
+    end
+
+    // id is returned
+    assign ctrl_pe_targ_r_id_o = peripherals_id_q;
+
+endmodule : pulp_cluster_frontend
diff --git a/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv
new file mode 100644
index 0000000..bd3de44
--- /dev/null
+++ b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv
@@ -0,0 +1,205 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+// register file for one pe in the pulp_cluster_frontend
+// strictly 32 bit on TCDM side.
+
+module pulp_cluster_frontend_regs #(
+    parameter type transf_descr_t = logic
+)(
+    input  logic          clk_i,
+    input  logic          rst_ni,
+    // tcdm forwards channel
+    input  logic          ctrl_req_i,
+    input  logic          ctrl_type_i,
+    input  logic [3:0]    ctrl_be_i,
+    input  logic [31:0]   ctrl_add_i,
+    input  logic [31:0]   ctrl_data_i,
+    output logic          ctrl_gnt_o,
+    // return channel
+    output logic          ctrl_valid_o,
+    output logic [31:0]   ctrl_data_o,
+    // transfer ids
+    input  logic [31:0]   next_id_i,
+    input  logic [31:0]   done_id_i,
+    // backend handshake
+    input  logic          be_ready_i,
+    output logic          be_valid_o,
+    input  logic          be_busy_i,
+    output transf_descr_t transf_descr_o
+);
+
+    // DMA transfer descriptor
+    typedef struct packed {
+        logic [31:0] num_bytes;
+        logic [31:0] dst_addr;
+        logic [31:0] src_addr;
+    } transf_descr_regular_t;
+
+    // data stored
+    typedef union packed {
+        logic [2:0][31:0]      words;
+        logic [2:0][ 3:0][7:0] bytes;
+        transf_descr_regular_t transfer;
+    } dma_data_store_t;
+
+    // have 8 registers per PE
+    logic [5:0] reg_addr;
+    // 6 registers are r/w so we need to keep a state
+    dma_data_store_t data_store_d, data_store_q;
+    logic [2:0]      conf_store_d, conf_store_q;
+    // data is delayed one cycle
+    logic [31:0] rdata_d, rdata_q;
+    logic        valid_d, valid_q;
+
+    // assign address to register address
+    assign reg_addr = ctrl_add_i[5:0];
+
+    // address decode
+    always_comb begin : proc_address_decode
+
+        // defaults
+        ctrl_gnt_o   = 1'b0;
+        rdata_d      =   '0;
+        valid_d      = 1'b0;
+        be_valid_o   = 1'b0;
+        data_store_d = data_store_q;
+        conf_store_d = conf_store_q;
+
+        // if we have access
+        if (ctrl_req_i) begin
+
+            // only grant if a request is here
+            ctrl_gnt_o = 1'b1;
+
+            // address decoding
+            case(reg_addr)
+                // source address (low)
+                6'h00 : begin
+                    valid_d = 1'b1;
+                    if (ctrl_type_i) begin // read
+                        rdata_d = data_store_q.words[0];
+                    end else begin // write
+                        for (int i = 0; i < 4; i++) begin
+                            if (ctrl_be_i[i])
+                                data_store_d.bytes[0][i] = ctrl_data_i[8 * i +: 8];
+                        end
+                    end
+                end
+                //// source address (high)
+                //6'h04 : begin
+                //    valid_d = 1'b1;
+                //    if (ctrl_type_i) begin // read
+                //        rdata_d = data_store_q.words[1];
+                //    end else begin // write
+                //        for (int i = 0; i < 4; i++) begin
+                //            if (ctrl_be_i[i])
+                //                data_store_d.bytes[1][i] = ctrl_data_i[8 * i +: 8];
+                //        end
+                //    end
+                //end
+                // destination address (low)
+                6'h08 : begin
+                    valid_d = 1'b1;
+                    if (ctrl_type_i) begin // read
+                        rdata_d = data_store_q.words[1];
+                    end else begin // write
+                        for (int i = 0; i < 4; i++) begin
+                            if (ctrl_be_i[i])
+                                data_store_d.bytes[1][i] = ctrl_data_i[8 * i +: 8];
+                        end
+                    end
+                end
+                //// destination address (high)
+                //6'h0c : begin
+                //    valid_d = 1'b1;
+                //    if (ctrl_type_i) begin // read
+                //        rdata_d = data_store_q.words[3];
+                //    end else begin // write
+                //        for (int i = 0; i < 4; i++) begin
+                //            if (ctrl_be_i[i])
+                //                data_store_d.bytes[3][i] = ctrl_data_i[8 * i +: 8];
+                //        end
+                //    end
+                //end
+                // num bytes
+                6'h10 : begin
+                    valid_d = 1'b1;
+                    if (ctrl_type_i) begin // read
+                        rdata_d = data_store_q.words[2];
+                    end else begin // write
+                        for (int i = 0; i < 4; i++) begin
+                            if (ctrl_be_i[i])
+                                data_store_d.bytes[2][i] = ctrl_data_i[8 * i +: 8];
+                        end
+                    end
+                end
+                // next_id
+                6'h18 : begin
+                    valid_d    = be_ready_i;
+                    if (ctrl_type_i) begin // read
+                        ctrl_gnt_o = be_ready_i;
+                        rdata_d    = next_id_i;
+                        be_valid_o = 1'b1;
+                    end
+                end
+                // completed id
+                6'h20 : begin
+                    valid_d = 1'b1;
+                    if (ctrl_type_i) begin // read
+                        rdata_d = done_id_i;
+                    end
+                end
+                // status / conf
+                6'h28 : begin
+                    valid_d = 1'b1;
+                    if (ctrl_type_i) begin // read
+                        rdata_d = {15'h0000, be_busy_i, 13'h0000, conf_store_q};
+                    end else begin // write
+                        conf_store_d = ctrl_data_i[2:0];
+                    end
+                end
+                // default case
+                default : begin
+                    rdata_d = '0;
+                    valid_d = 1'b1;
+                end
+            endcase
+        end
+    end
+
+    // data store
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_data_store
+        if(~rst_ni) begin
+            data_store_q <= '0;
+            conf_store_q <= 3'b001;
+            rdata_q      <= '0;
+            valid_q      <= '0;
+        end else begin
+            data_store_q <= data_store_d;
+            conf_store_q <= conf_store_d;
+            rdata_q      <= rdata_d;
+            valid_q      <= valid_d;
+        end
+    end
+
+    assign ctrl_valid_o = valid_q;
+    assign ctrl_data_o  = rdata_q;
+
+    assign transf_descr_o.num_bytes = data_store_q.transfer.num_bytes;
+    assign transf_descr_o.dst_addr  = data_store_q.transfer.dst_addr;
+    assign transf_descr_o.src_addr  = data_store_q.transfer.src_addr;
+    assign transf_descr_o.decouple  = conf_store_q[0];
+    assign transf_descr_o.deburst   = conf_store_q[1];
+    assign transf_descr_o.serialize = conf_store_q[2];
+
+endmodule : pulp_cluster_frontend_regs
diff --git a/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv
new file mode 100644
index 0000000..2fa6008
--- /dev/null
+++ b/hw/deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv
@@ -0,0 +1,58 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+// transaction id generator. just increase the transaction id on every request
+
+module transfer_id_gen #(
+    parameter int unsigned  ID_WIDTH  = -1
+) (
+    input  logic                clk_i,
+    input  logic                rst_ni,
+    // new request is pushed
+    input  logic                issue_i,
+    // request is popped
+    input  logic                retire_i,
+    // next id is
+    output logic [ID_WIDTH-1:0] next_o,
+    // last id completed is
+    output logic [ID_WIDTH-1:0] completed_o
+);
+
+    //--------------------------------------
+    // counters
+    //-------------------------------------- 
+    logic [ID_WIDTH-1:0] next_d,      next_q;
+    logic [ID_WIDTH-1:0] completed_d, completed_q;
+
+    // count up on events
+    assign next_d      = (issue_i  == 1'b1) ? next_q + 'h1      : next_q;
+    assign completed_d = (retire_i == 1'b1) ? completed_q + 'h1 : completed_q;
+
+    // assign outputs
+    assign next_o      = next_q;
+    assign completed_o = completed_q;
+
+    //--------------------------------------
+    // state
+    //-------------------------------------- 
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_id_gen
+        if(~rst_ni) begin
+            next_q      <=  1;
+            completed_q <= 0;
+        end else begin
+            next_q      <= next_d;
+            completed_q <= completed_d;
+        end
+    end
+
+endmodule : transfer_id_gen
+
diff --git a/hw/deps/axi2apb/src/axi2apb_64_32.sv b/hw/deps/axi2apb/src/axi2apb_64_32.sv
new file mode 100644
index 0000000..7c7343b
--- /dev/null
+++ b/hw/deps/axi2apb/src/axi2apb_64_32.sv
@@ -0,0 +1,756 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the “License”); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Igor Loi <igor.loi@unibo.it>
+// Davide Rossi <davide.rossi@unibo.it>
+// Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+
+`define OKAY   2'b00
+`define EXOKAY 2'b01
+`define SLVERR 2'b10
+`define DECERR 2'b11
+
+module axi2apb_64_32 #(
+    parameter int unsigned AXI4_ADDRESS_WIDTH = 32,
+    parameter int unsigned AXI4_RDATA_WIDTH   = 64,
+    parameter int unsigned AXI4_WDATA_WIDTH   = 64,
+    parameter int unsigned AXI4_ID_WIDTH      = 16,
+    parameter int unsigned AXI4_USER_WIDTH    = 10,
+    parameter int unsigned AXI_NUMBYTES       = AXI4_WDATA_WIDTH/8,
+
+    parameter int unsigned BUFF_DEPTH_SLAVE   = 4,
+    parameter int unsigned APB_NUM_SLAVES     = 8,
+    parameter int unsigned APB_ADDR_WIDTH     = 12
+)
+(
+    input logic                           ACLK,
+    input logic                           ARESETn,
+    input logic                           test_en_i,
+    // ---------------------------------------------------------
+    // AXI TARG Port Declarations ------------------------------
+    // ---------------------------------------------------------
+    //AXI write address bus -------------- // USED// -----------
+    input  logic [AXI4_ID_WIDTH-1:0]       AWID_i     ,
+    input  logic [AXI4_ADDRESS_WIDTH-1:0]  AWADDR_i   ,
+    input  logic [ 7:0]                    AWLEN_i    ,
+    input  logic [ 2:0]                    AWSIZE_i   ,
+    input  logic [ 1:0]                    AWBURST_i  ,
+    input  logic                           AWLOCK_i   ,
+    input  logic [ 3:0]                    AWCACHE_i  ,
+    input  logic [ 2:0]                    AWPROT_i   ,
+    input  logic [ 3:0]                    AWREGION_i ,
+    input  logic [ 5:0]                    AWATOP_i   ,
+    input  logic [ AXI4_USER_WIDTH-1:0]    AWUSER_i   ,
+    input  logic [ 3:0]                    AWQOS_i    ,
+    input  logic                           AWVALID_i  ,
+    output logic                           AWREADY_o  ,
+    // ---------------------------------------------------------
+
+    //AXI write data bus -------------- // USED// --------------
+    input  logic [AXI_NUMBYTES-1:0][7:0]   WDATA_i    ,
+    input  logic [AXI_NUMBYTES-1:0]        WSTRB_i    ,
+    input  logic                           WLAST_i    ,
+    input  logic [AXI4_USER_WIDTH-1:0]     WUSER_i    ,
+    input  logic                           WVALID_i   ,
+    output logic                           WREADY_o   ,
+    // ---------------------------------------------------------
+
+    //AXI write response bus -------------- // USED// ----------
+    output logic   [AXI4_ID_WIDTH-1:0]     BID_o      ,
+    output logic   [ 1:0]                  BRESP_o    ,
+    output logic                           BVALID_o   ,
+    output logic   [AXI4_USER_WIDTH-1:0]   BUSER_o    ,
+    input  logic                           BREADY_i   ,
+    // ---------------------------------------------------------
+
+    //AXI read address bus -------------------------------------
+    input  logic [AXI4_ID_WIDTH-1:0]       ARID_i     ,
+    input  logic [AXI4_ADDRESS_WIDTH-1:0]  ARADDR_i   ,
+    input  logic [ 7:0]                    ARLEN_i    ,
+    input  logic [ 2:0]                    ARSIZE_i   ,
+    input  logic [ 1:0]                    ARBURST_i  ,
+    input  logic                           ARLOCK_i   ,
+    input  logic [ 3:0]                    ARCACHE_i  ,
+    input  logic [ 2:0]                    ARPROT_i   ,
+    input  logic [ 3:0]                    ARREGION_i ,
+    input  logic [ AXI4_USER_WIDTH-1:0]    ARUSER_i   ,
+    input  logic [ 3:0]                    ARQOS_i    ,
+    input  logic                           ARVALID_i  ,
+    output logic                           ARREADY_o  ,
+    // ---------------------------------------------------------
+
+    //AXI read data bus ----------------------------------------
+    output  logic [AXI4_ID_WIDTH-1:0]      RID_o      ,
+    output  logic [AXI4_RDATA_WIDTH-1:0]   RDATA_o    ,
+    output  logic [ 1:0]                   RRESP_o    ,
+    output  logic                          RLAST_o    ,
+    output  logic [AXI4_USER_WIDTH-1:0]    RUSER_o    ,
+    output  logic                          RVALID_o   ,
+    input   logic                          RREADY_i   ,
+    // ---------------------------------------------------------
+
+    output logic                           PENABLE    ,
+    output logic                           PWRITE     ,
+    output logic [APB_ADDR_WIDTH-1:0]      PADDR      ,
+    output logic                           PSEL       ,
+    output logic [31:0]                    PWDATA     ,
+    input  logic [31:0]                    PRDATA     ,
+    input  logic                           PREADY     ,
+    input  logic                           PSLVERR
+);
+
+    // --------------------
+    // AXI write address bus
+    // --------------------
+    logic [AXI4_ID_WIDTH-1:0]      AWID;
+    logic [AXI4_ADDRESS_WIDTH-1:0] AWADDR;
+    logic [ 7:0]                   AWLEN;
+    logic [ 2:0]                   AWSIZE;
+    logic [ 1:0]                   AWBURST;
+    logic                          AWLOCK;
+    logic [ 3:0]                   AWCACHE;
+    logic [ 2:0]                   AWPROT;
+    logic [ 3:0]                   AWREGION;
+    logic [ AXI4_USER_WIDTH-1:0]   AWUSER;
+    logic [ 3:0]                   AWQOS;
+    logic                          AWVALID;
+    logic                          AWREADY;
+    // --------------------
+    // AXI write data bus
+    // --------------------
+    logic [1:0][31:0]              WDATA;  // from FIFO
+    logic [AXI_NUMBYTES-1:0]       WSTRB;  // from FIFO
+    logic                          WLAST;  // from FIFO
+    logic [AXI4_USER_WIDTH-1:0]    WUSER;  // from FIFO
+    logic                          WVALID; // from FIFO
+    logic                          WREADY; // TO FIFO
+    // --------------------
+    // AXI write response bus
+    // --------------------
+    logic [AXI4_ID_WIDTH-1:0]      BID;
+    logic [ 1:0]                   BRESP;
+    logic                          BVALID;
+    logic [AXI4_USER_WIDTH-1:0]    BUSER;
+    logic                          BREADY;
+    // --------------------
+    // AXI read address bus
+    // --------------------
+    logic [AXI4_ID_WIDTH-1:0]      ARID;
+    logic [AXI4_ADDRESS_WIDTH-1:0] ARADDR;
+    logic [ 7:0]                   ARLEN;
+    logic [ 2:0]                   ARSIZE;
+    logic [ 1:0]                   ARBURST;
+    logic                          ARLOCK;
+    logic [ 3:0]                   ARCACHE;
+    logic [ 2:0]                   ARPROT;
+    logic [ 3:0]                   ARREGION;
+    logic [ AXI4_USER_WIDTH-1:0]   ARUSER;
+    logic [ 3:0]                   ARQOS;
+    logic                          ARVALID;
+    logic                          ARREADY;
+    // --------------------
+    // AXI read data bus
+    // --------------------
+    logic [AXI4_ID_WIDTH-1:0]    RID;
+    logic [1:0][31:0]            RDATA;
+    logic [ 1:0]                 RRESP;
+    logic                        RLAST;
+    logic [AXI4_USER_WIDTH-1:0]  RUSER;
+    logic                        RVALID;
+    logic                        RREADY;
+
+    enum logic [3:0] { IDLE,
+                       SINGLE_RD, SINGLE_RD_64,
+                       BURST_RD_1, BURST_RD, BURST_RD_64,
+                       BURST_WR, BURST_WR_64,
+                       SINGLE_WR,SINGLE_WR_64,
+                       WAIT_R_PREADY, WAIT_W_PREADY
+                      } CS, NS;
+
+    logic        W_word_sel;
+
+    logic [APB_ADDR_WIDTH-1:0] address;
+
+    logic        read_req;
+    logic        write_req;
+
+    logic        sample_AR;
+    logic [8:0]  ARLEN_Q;
+    logic        decr_ARLEN;
+
+    logic        sample_AW;
+    logic [8:0]  AWLEN_Q;
+    logic        decr_AWLEN;
+
+    logic [AXI4_ADDRESS_WIDTH-1:0] ARADDR_Q;
+    logic                          incr_ARADDR;
+
+    logic [AXI4_ADDRESS_WIDTH-1:0] AWADDR_Q;
+    logic                          incr_AWADDR;
+
+    logic        sample_RDATA_0; // sample the first 32 bit chunk to be aggregated in 64 bit rdata
+    logic        sample_RDATA_1; // sample the second 32 bit chunk to be aggregated in 64 bit rdata
+    logic [31:0] RDATA_Q_0;
+    logic [31:0] RDATA_Q_1;
+
+    assign PENABLE = write_req | read_req;
+    assign PWRITE  = write_req;
+    assign PADDR   = address[APB_ADDR_WIDTH-1:0];
+
+    assign PWDATA  = WDATA[W_word_sel];
+    assign PSEL    = 1'b1;
+
+    // AXI WRITE ADDRESS CHANNEL BUFFER
+    axi_aw_buffer #(
+        .ID_WIDTH     ( AXI4_ID_WIDTH      ),
+        .ADDR_WIDTH   ( AXI4_ADDRESS_WIDTH ),
+        .USER_WIDTH   ( AXI4_USER_WIDTH    ),
+        .BUFFER_DEPTH ( BUFF_DEPTH_SLAVE   )
+    ) slave_aw_buffer_i (
+       .clk_i           ( ACLK        ),
+       .rst_ni          ( ARESETn     ),
+       .test_en_i       ( test_en_i   ),
+       .slave_valid_i   ( AWVALID_i   ),
+       .slave_addr_i    ( AWADDR_i    ),
+       .slave_prot_i    ( AWPROT_i    ),
+       .slave_region_i  ( AWREGION_i  ),
+       .slave_atop_i    ( '0          ),
+       .slave_len_i     ( AWLEN_i     ),
+       .slave_size_i    ( AWSIZE_i    ),
+       .slave_burst_i   ( AWBURST_i   ),
+       .slave_lock_i    ( AWLOCK_i    ),
+       .slave_cache_i   ( AWCACHE_i   ),
+       .slave_qos_i     ( AWQOS_i     ),
+       .slave_id_i      ( AWID_i      ),
+       .slave_user_i    ( AWUSER_i    ),
+       .slave_ready_o   ( AWREADY_o   ),
+       .master_valid_o  ( AWVALID     ),
+       .master_addr_o   ( AWADDR      ),
+       .master_prot_o   ( AWPROT      ),
+       .master_region_o ( AWREGION    ),
+       .master_atop_o   (             ),
+       .master_len_o    ( AWLEN       ),
+       .master_size_o   ( AWSIZE      ),
+       .master_burst_o  ( AWBURST     ),
+       .master_lock_o   ( AWLOCK      ),
+       .master_cache_o  ( AWCACHE     ),
+       .master_qos_o    ( AWQOS       ),
+       .master_id_o     ( AWID        ),
+       .master_user_o   ( AWUSER      ),
+       .master_ready_i  ( AWREADY     )
+    );
+    // AXI WRITE ADDRESS CHANNEL BUFFER
+    axi_ar_buffer #(
+        .ID_WIDTH       ( AXI4_ID_WIDTH      ),
+        .ADDR_WIDTH     ( AXI4_ADDRESS_WIDTH ),
+        .USER_WIDTH     ( AXI4_USER_WIDTH    ),
+        .BUFFER_DEPTH   ( BUFF_DEPTH_SLAVE   )
+    ) slave_ar_buffer_i (
+       .clk_i           ( ACLK       ),
+       .rst_ni          ( ARESETn    ),
+       .test_en_i       ( test_en_i  ),
+       .slave_valid_i   ( ARVALID_i  ),
+       .slave_addr_i    ( ARADDR_i   ),
+       .slave_prot_i    ( ARPROT_i   ),
+       .slave_region_i  ( ARREGION_i ),
+       .slave_len_i     ( ARLEN_i    ),
+       .slave_size_i    ( ARSIZE_i   ),
+       .slave_burst_i   ( ARBURST_i  ),
+       .slave_lock_i    ( ARLOCK_i   ),
+       .slave_cache_i   ( ARCACHE_i  ),
+       .slave_qos_i     ( ARQOS_i    ),
+       .slave_id_i      ( ARID_i     ),
+       .slave_user_i    ( ARUSER_i   ),
+       .slave_ready_o   ( ARREADY_o  ),
+       .master_valid_o  ( ARVALID    ),
+       .master_addr_o   ( ARADDR     ),
+       .master_prot_o   ( ARPROT     ),
+       .master_region_o ( ARREGION   ),
+       .master_len_o    ( ARLEN      ),
+       .master_size_o   ( ARSIZE     ),
+       .master_burst_o  ( ARBURST    ),
+       .master_lock_o   ( ARLOCK     ),
+       .master_cache_o  ( ARCACHE    ),
+       .master_qos_o    ( ARQOS      ),
+       .master_id_o     ( ARID       ),
+       .master_user_o   ( ARUSER     ),
+       .master_ready_i  ( ARREADY    )
+    );
+    axi_w_buffer #(
+        .DATA_WIDTH   ( AXI4_WDATA_WIDTH ),
+        .USER_WIDTH   ( AXI4_USER_WIDTH  ),
+        .BUFFER_DEPTH ( BUFF_DEPTH_SLAVE )
+    ) slave_w_buffer_i (
+         .clk_i          ( ACLK      ),
+         .rst_ni         ( ARESETn   ),
+         .test_en_i      ( test_en_i ),
+         .slave_valid_i  ( WVALID_i  ),
+         .slave_data_i   ( WDATA_i   ),
+         .slave_strb_i   ( WSTRB_i   ),
+         .slave_user_i   ( WUSER_i   ),
+         .slave_last_i   ( WLAST_i   ),
+         .slave_ready_o  ( WREADY_o  ),
+         .master_valid_o ( WVALID    ),
+         .master_data_o  ( WDATA     ),
+         .master_strb_o  ( WSTRB     ),
+         .master_user_o  ( WUSER     ),
+         .master_last_o  ( WLAST     ),
+         .master_ready_i ( WREADY    )
+    );
+    axi_r_buffer #(
+         .ID_WIDTH     ( AXI4_ID_WIDTH    ),
+         .DATA_WIDTH   ( AXI4_RDATA_WIDTH ),
+         .USER_WIDTH   ( AXI4_USER_WIDTH  ),
+         .BUFFER_DEPTH ( BUFF_DEPTH_SLAVE )
+    ) slave_r_buffer_i (
+         .clk_i          ( ACLK       ),
+         .rst_ni         ( ARESETn    ),
+         .test_en_i      ( test_en_i  ),
+         .slave_valid_i  ( RVALID     ),
+         .slave_data_i   ( RDATA      ),
+         .slave_resp_i   ( RRESP      ),
+         .slave_user_i   ( RUSER      ),
+         .slave_id_i     ( RID        ),
+         .slave_last_i   ( RLAST      ),
+         .slave_ready_o  ( RREADY     ),
+         .master_valid_o ( RVALID_o   ),
+         .master_data_o  ( RDATA_o    ),
+         .master_resp_o  ( RRESP_o    ),
+         .master_user_o  ( RUSER_o    ),
+         .master_id_o    ( RID_o      ),
+         .master_last_o  ( RLAST_o    ),
+         .master_ready_i ( RREADY_i   )
+    );
+
+    axi_b_buffer #(
+        .ID_WIDTH       ( AXI4_ID_WIDTH    ),
+        .USER_WIDTH     ( AXI4_USER_WIDTH  ),
+        .BUFFER_DEPTH   ( BUFF_DEPTH_SLAVE )
+    ) slave_b_buffer_i (
+        .clk_i          ( ACLK      ),
+        .rst_ni         ( ARESETn   ),
+        .test_en_i      ( test_en_i ),
+
+        .slave_valid_i  ( BVALID    ),
+        .slave_resp_i   ( BRESP     ),
+        .slave_id_i     ( BID       ),
+        .slave_user_i   ( BUSER     ),
+        .slave_ready_o  ( BREADY    ),
+
+        .master_valid_o ( BVALID_o  ),
+        .master_resp_o  ( BRESP_o   ),
+        .master_id_o    ( BID_o     ),
+        .master_user_o  ( BUSER_o   ),
+        .master_ready_i ( BREADY_i  )
+    );
+
+    always_comb begin
+        read_req   = 1'b0;
+        write_req  = 1'b0;
+        W_word_sel = 1'b0; // Write Word Selector
+
+        sample_AW  = 1'b0;
+        decr_AWLEN = 1'b0;
+        sample_AR  = 1'b0;
+        decr_ARLEN = 1'b0;
+
+        incr_AWADDR = 1'b0;
+        incr_ARADDR = 1'b0;
+
+        sample_RDATA_0 = 1'b0;
+        sample_RDATA_1 = 1'b0;
+
+        ARREADY = 1'b0;
+        AWREADY = 1'b0;
+        WREADY  = 1'b0;
+        RDATA   = '0;
+
+        BVALID = 1'b0;
+        BRESP  = `OKAY;
+        BID    = AWID;
+        BUSER  = AWUSER;
+
+        RVALID = 1'b0;
+        RLAST  = 1'b0;
+        RID    = ARID;
+        RUSER  = ARUSER;
+        RRESP  = `OKAY;
+
+        case(CS)
+
+            WAIT_R_PREADY: begin
+                sample_AR = 1'b0;
+                read_req  = 1'b1;
+                address   = ARADDR;
+
+                if (PREADY == 1'b1) begin// APB is READY --> RDATA is AVAILABLE
+                    if (ARLEN == 0) begin
+                        case (ARSIZE)
+                            3'h3: begin
+                                NS = SINGLE_RD_64;
+                                if (ARADDR[2:0] == 3'h4)
+                                    sample_RDATA_1 = 1'b1;
+                                else  sample_RDATA_0 = 1'b1;
+                            end
+
+                            default: begin
+                                NS = SINGLE_RD;
+                                if (ARADDR[2:0] == 3'h4)
+                                    sample_RDATA_1 = 1'b1;
+                                else
+                                    sample_RDATA_0 = 1'b1;
+                                end
+                            endcase
+                    end else begin // ARLEN > 0 --> BURST
+                       NS             = BURST_RD_64;
+                       sample_RDATA_0 = 1'b1;
+                       decr_ARLEN     = 1'b1;
+                       incr_ARADDR    = 1'b1;
+                    end
+                end else begin // APB not ready
+                    NS = WAIT_R_PREADY;
+                end
+            end
+
+            WAIT_W_PREADY: begin
+                address   = AWADDR;
+                write_req = 1'b1;
+
+                if (AWADDR[2:0] == 3'h4)
+                    W_word_sel = 1'b1;
+                else
+                    W_word_sel = 1'b0;
+
+                // There is a Pending WRITE!!
+                if (PREADY == 1'b1) begin // APB is READY --> WDATA is LAtched
+                    if (AWLEN == 0) begin // single write
+                        case (AWSIZE)
+                            3'h3: NS = SINGLE_WR_64;
+                            default: NS = SINGLE_WR;
+                        endcase
+                    end else begin // BURST WRITE
+                        sample_AW = 1'b1;
+                        NS        = BURST_WR_64;
+                    end
+                end else begin // APB not READY
+                    NS = WAIT_W_PREADY;
+                end
+            end
+
+            IDLE: begin
+                if (ARVALID == 1'b1)  begin
+                    sample_AR = 1'b1;
+                    read_req  = 1'b1;
+                    address   = ARADDR;
+
+                    if (PREADY == 1'b1) begin // APB is READY --> RDATA is AVAILABLE
+                        if (ARLEN == 0) begin
+                            case (ARSIZE)
+                                3'h3: begin
+                                    NS = SINGLE_RD_64;
+                                    if (ARADDR[2:0] == 4)
+                                        sample_RDATA_1 = 1'b1;
+                                    else
+                                        sample_RDATA_0 = 1'b1;
+                                end
+                                default: begin
+                                    NS = SINGLE_RD;
+                                    if (ARADDR[2:0] == 4)
+                                        sample_RDATA_1 = 1'b1;
+                                    else
+                                        sample_RDATA_0 = 1'b1;
+                                    end
+                            endcase end else begin //ARLEN > 0 --> BURST
+                            NS             = BURST_RD_64;
+                            sample_RDATA_0 = 1'b1;
+                        end
+                    end else begin // APB not ready
+                        NS = WAIT_R_PREADY;
+                    end
+                end else begin
+
+                    if (AWVALID) begin //: _VALID_AW_REQ_
+                        if (WVALID) begin // : _VALID_W_REQ_
+                            write_req = 1'b1;
+                            address   = AWADDR;
+
+                            if (AWADDR[2:0] == 3'h4)
+                                W_word_sel = 1'b1;
+                            else
+                                W_word_sel = 1'b0;
+
+                          // There is a Pending WRITE!!
+                            if (PREADY == 1'b1) begin// APB is READY --> WDATA is LAtched _APB_SLAVE_READY_
+                                  if(AWLEN == 0) begin //: _SINGLE_WRITE_
+                                        case(AWSIZE)
+                                            3'h3: NS = SINGLE_WR_64;
+                                            default: NS = SINGLE_WR;
+                                        endcase
+                                  end else begin // BURST WRITE
+                                        sample_AW   = 1'b1;
+                                        if ((AWADDR[2:0] == 3'h4) && (WSTRB[7:4] == 0))
+                                          incr_AWADDR = 1'b0;
+                                        else
+                                          incr_AWADDR = 1'b1;
+                                        NS = BURST_WR_64;
+                                  end
+                            end else begin// APB not READY
+                                NS = WAIT_W_PREADY;
+                            end
+                        end else begin // GOT ADDRESS WRITE, not DATA
+                            write_req = 1'b0;
+                            address   = '0;
+                            NS        = IDLE;
+                        end
+                    end else begin// No requests
+                        NS = IDLE;
+                        address =  '0;
+                    end
+                end
+            end
+
+            SINGLE_WR_64: begin
+                address    = AWADDR + 4;
+                W_word_sel = 1'b1; // write the Second data chunk
+                write_req  = WVALID;
+                if (WVALID) begin
+                    if (PREADY == 1'b1)
+                        NS = SINGLE_WR;
+                    else
+                        NS = SINGLE_WR_64;
+                end else begin
+                    NS = SINGLE_WR_64;
+                end
+            end
+
+            SINGLE_WR:  begin
+                BVALID   = 1'b1;
+                address  = '0;
+                if (BREADY)  begin
+                    NS      = IDLE;
+                    AWREADY = 1'b1;
+                    WREADY  = 1'b1;
+                end else begin
+                    NS = SINGLE_WR;
+                end
+            end
+
+            BURST_WR_64: begin
+                W_word_sel = 1'b1; // write the Second data chunk first
+                write_req  = WVALID & (|WSTRB[7:4]);
+                address    = AWADDR_Q; // second Chunk, Fixzed Burst
+
+                if (WVALID) begin
+                    if (&WSTRB[7:4]) begin
+                        if(PREADY == 1'b1) begin
+                            NS          = BURST_WR;
+                            WREADY      = 1'b1; // pop onother data from the WDATA fifo
+                            decr_AWLEN  = 1'b1; // decrement the remaining BURST beat
+                            incr_AWADDR = 1'b1; // increment address
+                        end else begin
+                            NS = BURST_WR_64;
+                        end
+                    end else begin
+                        NS = BURST_WR;
+                        WREADY      = 1'b1; // pop onother data from the WDATA fifo
+                        decr_AWLEN  = 1'b1; // decrement the remaining BURST beat
+                        incr_AWADDR = 1'b1; // increment address
+                    end
+                end else begin
+                    NS = BURST_WR_64;
+                end
+            end
+
+            BURST_WR: begin
+                address = AWADDR_Q; // second Chunk, Fixzed Burst
+                if (AWLEN_Q == 0) begin // last : _BURST_COMPLETED_
+                    BVALID = 1'b1;
+                    if (BREADY) begin
+                      NS      = IDLE;
+                      AWREADY = 1'b1;
+                    end else
+                      NS = BURST_WR;
+                end else begin //: _BUSRST_NOT_COMPLETED_
+                    W_word_sel = 1'b0; // write the Second data chunk first
+                    write_req  = WVALID & (&WSTRB[3:0]);
+                    if (WVALID) begin
+                        if (PREADY == 1'b1) begin
+                            NS          = BURST_WR_64;
+                            incr_AWADDR = 1'b1;
+                            decr_AWLEN  = 1'b1; //decrement the remaining BURST beat
+                          end else
+                            NS = BURST_WR;
+                    end else begin
+                        NS = BURST_WR_64;
+                    end
+              end
+            end
+
+            BURST_RD_64: begin
+               read_req = 1'b1;
+               address  = ARADDR_Q;
+
+                if (ARLEN_Q == 0) begin // burst completed
+                    NS      = IDLE;
+                    ARREADY = 1'b1;
+                end else begin
+                    if (PREADY == 1'b1) begin // APB is READY --> RDATA is AVAILABLE
+                        decr_ARLEN     = 1'b1;
+                        sample_RDATA_1 = 1'b1;
+                        NS = BURST_RD;
+
+                        if (ARADDR_Q[2:0] == 3'h4)
+                          incr_ARADDR = 1'b1;
+                        else
+                          incr_ARADDR = 1'b0;
+                      end
+                    else  begin
+                        NS = BURST_RD_64;
+                    end
+                 end
+            end
+
+            BURST_RD: begin
+                RVALID   = 1'b1;
+                RDATA[0] = RDATA_Q_0;
+                RDATA[1] = RDATA_Q_1;
+                RLAST    = (ARLEN_Q == 0) ? 1'b1 : 1'b0;
+                address  = ARADDR_Q;
+
+                if (RREADY) begin // ready to send back the rdata
+                    if (ARLEN_Q == 0) begin // burst completed
+                        NS      = IDLE;
+                        ARREADY = 1'b1;
+                    end else begin //: _READ_BUSRST_NOT_COMPLETED_
+                        read_req = 1'b1;
+                        if (PREADY == 1'b1) begin // APB is READY --> RDATA is AVAILABLE
+                            sample_RDATA_0 = 1'b1;
+                            NS             = BURST_RD_64;
+                            incr_ARADDR    = 1'b1;
+                            decr_ARLEN     = 1'b1;
+                        end else begin
+                            NS = BURST_RD_1;
+                        end
+                    end
+                end else begin // NOT ready to send back the rdata
+                    NS = BURST_RD;
+                end
+            end
+
+            BURST_RD_1: begin
+                read_req = 1'b1;
+                address  = ARADDR_Q;
+
+                if (PREADY == 1'b1) begin // APB is READY --> RDATA is AVAILABLE
+                    sample_RDATA_0 = 1'b1;
+                    NS             = BURST_RD_64;
+                    incr_ARADDR    = 1'b1;
+                    decr_ARLEN     = 1'b1;
+                end else begin
+                    NS = BURST_RD_1;
+                end
+            end
+
+            SINGLE_RD: begin
+                RVALID   = 1'b1;
+                RDATA[0] = RDATA_Q_0;
+                RDATA[1] = RDATA_Q_1;
+                RLAST    = 1;
+                address  = '0;
+
+                if (RREADY) begin // ready to send back the rdata
+                    NS      = IDLE;
+                    ARREADY = 1'b1;
+                end else begin // NOT ready to send back the rdata
+                    NS = SINGLE_RD;
+                end
+            end
+
+            SINGLE_RD_64: begin
+                read_req       = 1'b1;
+                address        = ARADDR + 4;
+                if (PREADY == 1'b1) begin // APB is READY --> RDATA is AVAILABLE
+                    NS = SINGLE_RD;
+                    if(ARADDR[2:0] == 3'h4)
+                        sample_RDATA_0 = 1'b1;
+                    else
+                        sample_RDATA_1 = 1'b1;
+                end else begin
+                  NS = SINGLE_RD_64;
+                end
+            end
+
+            default: begin
+                NS      = IDLE;
+                address = '0;
+            end
+        endcase
+    end
+
+    // -----------
+    // Registers
+    // -----------
+    always_ff @(posedge ACLK, negedge ARESETn) begin
+        if (ARESETn == 1'b0) begin
+            CS        <= IDLE;
+            //Read Channel
+            ARLEN_Q   <= '0;
+            AWADDR_Q  <= '0;
+            //Write Channel
+            AWLEN_Q   <= '0;
+            RDATA_Q_0 <= '0;
+            RDATA_Q_1 <= '0;
+            ARADDR_Q  <= '0;
+        end else  begin
+            CS <= NS;
+
+            if (sample_AR) begin
+                ARLEN_Q <= {ARLEN,1'b0} + 2;
+            end else if (decr_ARLEN) begin
+                ARLEN_Q <= ARLEN_Q - 1;
+            end
+
+            if (sample_RDATA_0)
+                RDATA_Q_0 <= PRDATA;
+
+            if (sample_RDATA_1)
+                RDATA_Q_1 <= PRDATA;
+
+            case ({sample_AW, decr_AWLEN})
+                2'b00: AWLEN_Q <= AWLEN_Q;
+                2'b01: AWLEN_Q <= AWLEN_Q - 1;
+                2'b10: AWLEN_Q <= {AWLEN, 1'b0} + 1;
+                2'b11: AWLEN_Q <= {AWLEN, 1'b0};
+            endcase
+
+            case ({sample_AW, incr_AWADDR})
+                2'b00: AWADDR_Q <= AWADDR_Q;
+                2'b01: AWADDR_Q <= AWADDR_Q + 4;
+                2'b10: AWADDR_Q <= {AWADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000};
+                2'b11: AWADDR_Q <= {AWADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000} + 4;
+            endcase
+
+            case({sample_AR, incr_ARADDR})
+                2'b00: ARADDR_Q <= ARADDR_Q;
+                2'b01: ARADDR_Q <= ARADDR_Q + 4;
+                2'b10: ARADDR_Q <= {ARADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000};
+                2'b11: ARADDR_Q <= {ARADDR[AXI4_ADDRESS_WIDTH-1:3], 3'b000} + 4;
+            endcase
+        end
+    end
+
+    `ifndef VERILATOR
+    //pragma translate_off
+    assert property (@(posedge ACLK) (ARESETn && AWVALID_i |-> AWATOP_i == '0))
+        else $error("This module does not support atomic operations!");
+    //pragma translate_on
+    `endif
+
+endmodule
diff --git a/hw/deps/axi2apb/src/axi2apb_wrap.sv b/hw/deps/axi2apb/src/axi2apb_wrap.sv
new file mode 100644
index 0000000..8ccde3a
--- /dev/null
+++ b/hw/deps/axi2apb/src/axi2apb_wrap.sv
@@ -0,0 +1,180 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the “License”); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module axi2apb_wrap #(
+    parameter int unsigned AXI_ADDR_WIDTH   = 32,
+    parameter int unsigned AXI_DATA_WIDTH   = 32,
+    parameter int unsigned AXI_USER_WIDTH   = 6,
+    parameter int unsigned AXI_ID_WIDTH     = 6,
+    parameter int unsigned APB_ADDR_WIDTH   = 32,
+    parameter int unsigned APB_DATA_WIDTH   = 32
+)(
+    input logic     clk_i,
+    input logic     rst_ni,
+    input logic     test_en_i,
+
+    AXI_BUS.Slave   axi_slave,
+    APB_BUS.Master  apb_master
+);
+
+    // ----------------
+    // AXI2APB WRAPER
+    // ----------------
+    generate if (AXI_DATA_WIDTH == APB_DATA_WIDTH) begin
+        axi2apb #(
+            .AXI4_ADDRESS_WIDTH ( AXI_ADDR_WIDTH ),
+            .AXI4_RDATA_WIDTH   ( AXI_DATA_WIDTH ),
+            .AXI4_WDATA_WIDTH   ( AXI_DATA_WIDTH ),
+            .AXI4_ID_WIDTH      ( AXI_ID_WIDTH   ),
+            .AXI4_USER_WIDTH    ( AXI_USER_WIDTH ),
+
+            .BUFF_DEPTH_SLAVE   ( 2              ),
+            .APB_ADDR_WIDTH     ( APB_ADDR_WIDTH )
+        ) axi2apb_i (
+            .ACLK       ( clk_i                  ),
+            .ARESETn    ( rst_ni                 ),
+            .test_en_i  ( test_en_i              ),
+
+            .AWID_i     ( axi_slave.aw_id        ),
+            .AWADDR_i   ( axi_slave.aw_addr      ),
+            .AWLEN_i    ( axi_slave.aw_len       ),
+            .AWSIZE_i   ( axi_slave.aw_size      ),
+            .AWBURST_i  ( axi_slave.aw_burst     ),
+            .AWLOCK_i   ( axi_slave.aw_lock      ),
+            .AWCACHE_i  ( axi_slave.aw_cache     ),
+            .AWPROT_i   ( axi_slave.aw_prot      ),
+            .AWREGION_i ( axi_slave.aw_region    ),
+            .AWATOP_i   ( axi_slave.aw_atop      ),
+            .AWUSER_i   ( axi_slave.aw_user      ),
+            .AWQOS_i    ( axi_slave.aw_qos       ),
+            .AWVALID_i  ( axi_slave.aw_valid     ),
+            .AWREADY_o  ( axi_slave.aw_ready     ),
+
+            .WDATA_i    ( axi_slave.w_data       ),
+            .WSTRB_i    ( axi_slave.w_strb       ),
+            .WLAST_i    ( axi_slave.w_last       ),
+            .WUSER_i    ( axi_slave.w_user       ),
+            .WVALID_i   ( axi_slave.w_valid      ),
+            .WREADY_o   ( axi_slave.w_ready      ),
+
+            .BID_o      ( axi_slave.b_id         ),
+            .BRESP_o    ( axi_slave.b_resp       ),
+            .BVALID_o   ( axi_slave.b_valid      ),
+            .BUSER_o    ( axi_slave.b_user       ),
+            .BREADY_i   ( axi_slave.b_ready      ),
+
+            .ARID_i     ( axi_slave.ar_id        ),
+            .ARADDR_i   ( axi_slave.ar_addr      ),
+            .ARLEN_i    ( axi_slave.ar_len       ),
+            .ARSIZE_i   ( axi_slave.ar_size      ),
+            .ARBURST_i  ( axi_slave.ar_burst     ),
+            .ARLOCK_i   ( axi_slave.ar_lock      ),
+            .ARCACHE_i  ( axi_slave.ar_cache     ),
+            .ARPROT_i   ( axi_slave.ar_prot      ),
+            .ARREGION_i ( axi_slave.ar_region    ),
+            .ARUSER_i   ( axi_slave.ar_user      ),
+            .ARQOS_i    ( axi_slave.ar_qos       ),
+            .ARVALID_i  ( axi_slave.ar_valid     ),
+            .ARREADY_o  ( axi_slave.ar_ready     ),
+
+            .RID_o      ( axi_slave.r_id         ),
+            .RDATA_o    ( axi_slave.r_data       ),
+            .RRESP_o    ( axi_slave.r_resp       ),
+            .RLAST_o    ( axi_slave.r_last       ),
+            .RUSER_o    ( axi_slave.r_user       ),
+            .RVALID_o   ( axi_slave.r_valid      ),
+            .RREADY_i   ( axi_slave.r_ready      ),
+
+            .PENABLE    ( apb_master.penable     ),
+            .PWRITE     ( apb_master.pwrite      ),
+            .PADDR      ( apb_master.paddr       ),
+            .PSEL       ( apb_master.psel        ),
+            .PWDATA     ( apb_master.pwdata      ),
+            .PRDATA     ( apb_master.prdata      ),
+            .PREADY     ( apb_master.pready      ),
+            .PSLVERR    ( apb_master.pslverr     )
+        );
+        end else if (AXI_DATA_WIDTH == 64 && APB_DATA_WIDTH == 32) begin
+            axi2apb_64_32  #(
+                .AXI4_ADDRESS_WIDTH ( AXI_ADDR_WIDTH ),
+                .AXI4_RDATA_WIDTH   ( AXI_DATA_WIDTH ),
+                .AXI4_WDATA_WIDTH   ( AXI_DATA_WIDTH ),
+                .AXI4_ID_WIDTH      ( AXI_ID_WIDTH   ),
+                .AXI4_USER_WIDTH    ( AXI_USER_WIDTH ),
+
+                .BUFF_DEPTH_SLAVE   ( 2              ),
+                .APB_ADDR_WIDTH     ( APB_ADDR_WIDTH )
+            ) axi2apb_i (
+                .ACLK       ( clk_i                  ),
+                .ARESETn    ( rst_ni                 ),
+                .test_en_i  ( test_en_i              ),
+
+                .AWID_i     ( axi_slave.aw_id        ),
+                .AWADDR_i   ( axi_slave.aw_addr      ),
+                .AWLEN_i    ( axi_slave.aw_len       ),
+                .AWSIZE_i   ( axi_slave.aw_size      ),
+                .AWBURST_i  ( axi_slave.aw_burst     ),
+                .AWLOCK_i   ( axi_slave.aw_lock      ),
+                .AWCACHE_i  ( axi_slave.aw_cache     ),
+                .AWPROT_i   ( axi_slave.aw_prot      ),
+                .AWREGION_i ( axi_slave.aw_region    ),
+                .AWATOP_i   ( axi_slave.aw_atop      ),
+                .AWUSER_i   ( axi_slave.aw_user      ),
+                .AWQOS_i    ( axi_slave.aw_qos       ),
+                .AWVALID_i  ( axi_slave.aw_valid     ),
+                .AWREADY_o  ( axi_slave.aw_ready     ),
+
+                .WDATA_i    ( axi_slave.w_data       ),
+                .WSTRB_i    ( axi_slave.w_strb       ),
+                .WLAST_i    ( axi_slave.w_last       ),
+                .WUSER_i    ( axi_slave.w_user       ),
+                .WVALID_i   ( axi_slave.w_valid      ),
+                .WREADY_o   ( axi_slave.w_ready      ),
+
+                .BID_o      ( axi_slave.b_id         ),
+                .BRESP_o    ( axi_slave.b_resp       ),
+                .BVALID_o   ( axi_slave.b_valid      ),
+                .BUSER_o    ( axi_slave.b_user       ),
+                .BREADY_i   ( axi_slave.b_ready      ),
+
+                .ARID_i     ( axi_slave.ar_id        ),
+                .ARADDR_i   ( axi_slave.ar_addr      ),
+                .ARLEN_i    ( axi_slave.ar_len       ),
+                .ARSIZE_i   ( axi_slave.ar_size      ),
+                .ARBURST_i  ( axi_slave.ar_burst     ),
+                .ARLOCK_i   ( axi_slave.ar_lock      ),
+                .ARCACHE_i  ( axi_slave.ar_cache     ),
+                .ARPROT_i   ( axi_slave.ar_prot      ),
+                .ARREGION_i ( axi_slave.ar_region    ),
+                .ARUSER_i   ( axi_slave.ar_user      ),
+                .ARQOS_i    ( axi_slave.ar_qos       ),
+                .ARVALID_i  ( axi_slave.ar_valid     ),
+                .ARREADY_o  ( axi_slave.ar_ready     ),
+
+                .RID_o      ( axi_slave.r_id         ),
+                .RDATA_o    ( axi_slave.r_data       ),
+                .RRESP_o    ( axi_slave.r_resp       ),
+                .RLAST_o    ( axi_slave.r_last       ),
+                .RUSER_o    ( axi_slave.r_user       ),
+                .RVALID_o   ( axi_slave.r_valid      ),
+                .RREADY_i   ( axi_slave.r_ready      ),
+
+                .PENABLE    ( apb_master.penable     ),
+                .PWRITE     ( apb_master.pwrite      ),
+                .PADDR      ( apb_master.paddr       ),
+                .PSEL       ( apb_master.psel        ),
+                .PWDATA     ( apb_master.pwdata      ),
+                .PRDATA     ( apb_master.prdata      ),
+                .PREADY     ( apb_master.pready      ),
+                .PSLVERR    ( apb_master.pslverr     )
+            );
+        end
+  endgenerate
+endmodule
diff --git a/hw/deps/axi2mem/src/axi_to_mem.sv b/hw/deps/axi2mem/src/axi_to_mem.sv
new file mode 100644
index 0000000..bc93220
--- /dev/null
+++ b/hw/deps/axi2mem/src/axi_to_mem.sv
@@ -0,0 +1,782 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+module axi_to_mem #(
+  parameter type         axi_req_t  = logic, // AXI request type
+  parameter type         axi_resp_t = logic, // AXI response type
+  parameter int unsigned AddrWidth  = 0,     // address width
+  parameter int unsigned DataWidth  = 0,     // AXI data width
+  parameter int unsigned IdWidth    = 0,     // AXI ID width
+  parameter int unsigned NumBanks   = 0,     // number of banks at output
+  parameter int unsigned BufDepth   = 1,     // depth of memory response buffer
+  // Dependent parameters, do not override.
+  localparam type addr_t     = logic [AddrWidth-1:0],
+  localparam type mem_atop_t = logic [5:0],
+  localparam type mem_data_t = logic [DataWidth/NumBanks-1:0],
+  localparam type mem_strb_t = logic [DataWidth/NumBanks/8-1:0]
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  output logic                      busy_o,
+
+  input  axi_req_t                  axi_req_i,
+  output axi_resp_t                 axi_resp_o,
+
+  output logic      [NumBanks-1:0]  mem_req_o,
+  input  logic      [NumBanks-1:0]  mem_gnt_i,
+  output addr_t     [NumBanks-1:0]  mem_addr_o,   // byte address
+  output mem_data_t [NumBanks-1:0]  mem_wdata_o,  // write data
+  output mem_strb_t [NumBanks-1:0]  mem_strb_o,   // byte-wise strobe
+  output mem_atop_t [NumBanks-1:0]  mem_atop_o,   // atomic operation
+  output logic      [NumBanks-1:0]  mem_we_o,     // write enable
+  input  logic      [NumBanks-1:0]  mem_rvalid_i, // response valid
+  input  mem_data_t [NumBanks-1:0]  mem_rdata_i   // read data
+);
+
+  typedef logic [DataWidth-1:0]   axi_data_t;
+  typedef logic [DataWidth/8-1:0] axi_strb_t;
+  typedef logic [IdWidth-1:0]     axi_id_t;
+
+  typedef struct packed {
+    addr_t      addr;
+    mem_atop_t  atop;
+    axi_strb_t  strb;
+    axi_data_t  wdata;
+    logic       we;
+  } mem_req_t;
+
+  typedef struct packed {
+    addr_t          addr;
+    axi_pkg::len_t  len;
+    axi_pkg::atop_t atop;
+    axi_id_t        id;
+    logic           last;
+    axi_pkg::qos_t  qos;
+    axi_pkg::size_t size;
+    logic           write;
+  } meta_t;
+
+  axi_data_t      mem_rdata,
+                  m2s_resp;
+  axi_pkg::len_t  r_cnt_d,            r_cnt_q,
+                  w_cnt_d,            w_cnt_q;
+  logic           arb_valid,          arb_ready,
+                  rd_valid,           rd_ready,
+                  rd_buf_valid,       rd_buf_ready,
+                  wr_valid,           wr_ready,
+                  rd_mux_valid,       rd_mux_ready,
+                  rd_prio_demux,
+                  rd_prio_inp_valid,  rd_prio_inp_ready,
+                  rd_regu_inp_valid,  rd_regu_inp_ready,
+                  rd_prio_mux,
+                  rd_prio_valid,      rd_prio_ready,
+                  rd_regu_valid,      rd_regu_ready,
+                  sel_b,              sel_buf_b,
+                  sel_r,              sel_buf_r,
+                  sel_valid,          sel_ready,
+                  sel_buf_valid,      sel_buf_ready,
+                  sel_lock_d,         sel_lock_q,
+                  meta_valid,         meta_ready,
+                  meta_buf_valid,     meta_buf_ready,
+                  meta_sel_d,         meta_sel_q,
+                  m2s_req_valid,      m2s_req_ready,
+                  m2s_resp_valid,     m2s_resp_ready,
+                  mem_req_valid,      mem_req_ready,
+                  mem_rvalid;
+  mem_req_t       m2s_req,
+                  mem_req;
+  meta_t          rd_meta,
+                  rd_meta_d,          rd_meta_q,
+                  rd_buf_meta,
+                  rd_mux_meta,
+                  rd_prio_meta,
+                  rd_regu_meta,
+                  wr_meta,
+                  wr_meta_d,          wr_meta_q,
+                  meta,               meta_buf;
+
+  assign busy_o = axi_req_i.aw_valid | axi_req_i.ar_valid | axi_req_i.w_valid |
+                    axi_resp_o.b_valid | axi_resp_o.r_valid |
+                    (r_cnt_q > 0) | (w_cnt_q > 0);
+
+  // This is not ready for upstreaming; for that, we would have to compare the incoming ID against
+  // all IDs in both queues to ensure ordering.
+  stream_demux #(
+    .N_OUP  (2)
+  ) i_rd_prio_demux (
+    .inp_valid_i  (axi_req_i.ar_valid),
+    .inp_ready_o  (axi_resp_o.ar_ready),
+    .oup_sel_i    (rd_prio_demux),
+    .oup_valid_o  ({rd_prio_inp_valid, rd_regu_inp_valid}),
+    .oup_ready_i  ({rd_prio_inp_ready, rd_regu_inp_ready})
+  );
+  assign rd_prio_demux = axi_req_i.ar_valid & axi_req_i.ar.len == '0 & axi_req_i.ar.qos != '0;
+  stream_fifo #(
+    .FALL_THROUGH (1'b1),
+    .DEPTH        (16),
+    .T            (meta_t)
+  ) i_rd_regu_fifo (
+    .clk_i,
+    .rst_ni,
+    .flush_i    (1'b0),
+    .testmode_i (1'b0),
+    .data_i     ('{
+      addr:   axi_req_i.ar.addr,
+      len:    axi_req_i.ar.len,
+      atop:   '0,
+      id:     axi_req_i.ar.id,
+      last:   (axi_req_i.ar.len == '0),
+      qos:    axi_req_i.ar.qos,
+      size:   axi_req_i.ar.size,
+      write:  1'b0
+    }),
+    .valid_i  (rd_regu_inp_valid),
+    .ready_o  (rd_regu_inp_ready),
+    .data_o   (rd_regu_meta),
+    .valid_o  (rd_regu_valid),
+    .ready_i  (rd_regu_ready),
+    .usage_o  (/* unused */)
+  );
+  stream_fifo #(
+    .FALL_THROUGH (1'b1),
+    .DEPTH        (4),
+    .T            (meta_t)
+  ) i_rd_prio_fifo (
+    .clk_i,
+    .rst_ni,
+    .flush_i    (1'b0),
+    .testmode_i (1'b0),
+    .data_i     ('{
+      addr:   axi_req_i.ar.addr,
+      len:    axi_req_i.ar.len,
+      atop:   '0,
+      id:     axi_req_i.ar.id,
+      last:   (axi_req_i.ar.len == '0),
+      qos:    axi_req_i.ar.qos,
+      size:   axi_req_i.ar.size,
+      write:  1'b0
+    }),
+    .valid_i  (rd_prio_inp_valid),
+    .ready_o  (rd_prio_inp_ready),
+    .data_o   (rd_prio_meta),
+    .valid_o  (rd_prio_valid),
+    .ready_i  (rd_prio_ready),
+    .usage_o  (/* unused */)
+  );
+  stream_mux #(
+    .DATA_T (meta_t),
+    .N_INP  (2)
+  ) i_rd_prio_mux (
+    .inp_data_i   ({rd_prio_meta, rd_regu_meta}),
+    .inp_valid_i  ({rd_prio_valid, rd_regu_valid}),
+    .inp_ready_o  ({rd_prio_ready, rd_regu_ready}),
+    .inp_sel_i    (rd_prio_mux),
+    .oup_data_o   (rd_mux_meta),
+    .oup_valid_o  (rd_mux_valid),
+    .oup_ready_i  (rd_mux_ready)
+  );
+  assign rd_prio_mux = rd_prio_valid;
+
+  // Handle reads.
+  always_comb begin
+    // Default assignments
+    rd_mux_ready = 1'b0;
+    rd_meta_d = rd_meta_q;
+    r_cnt_d = r_cnt_q;
+    rd_meta = '{ default: 'x };
+    rd_valid = 1'b0;
+    // Prioritize single-beat read with QoS > 0 over in-progress bursts.
+    if (rd_mux_valid && rd_mux_meta.len == '0 && rd_mux_meta.qos != '0 &&
+        // Additionally, we may only handle this request if we are not currently handling a burst
+        // with the same ID.
+        (r_cnt_q == '0 || rd_meta_q.id != rd_mux_meta.id)) begin
+      rd_meta = rd_mux_meta;
+      rd_valid = 1'b1;
+      rd_mux_ready = rd_ready;
+    // Handle R burst in progress.
+    end else if (r_cnt_q > '0) begin
+      rd_meta_d.last = (r_cnt_q == 8'd1);
+      rd_meta = rd_meta_d;
+      rd_meta.addr = rd_meta_q.addr + axi_pkg::num_bytes(rd_meta_q.size);
+      rd_valid = 1'b1;
+      if (rd_ready) begin
+        r_cnt_d--;
+        rd_meta_d.addr = rd_meta.addr;
+      end
+    // Handle new AR if there is one.
+    end else if (rd_mux_valid) begin
+      rd_meta_d = rd_mux_meta;
+      rd_meta_d.addr = axi_pkg::aligned_addr(rd_mux_meta.addr, rd_mux_meta.size);
+      rd_meta = rd_meta_d;
+      rd_meta.addr = rd_mux_meta.addr;
+      rd_valid = 1'b1;
+      if (rd_ready) begin
+        r_cnt_d = rd_mux_meta.len;
+        rd_mux_ready = 1'b1;
+      end
+    end
+  end
+
+  // FT register required to absorb changes to `rd_meta` while `rd_valid` but not yet `rd_ready`.
+  fall_through_register #(
+    .T  (meta_t)
+  ) i_rd_ft_reg (
+    .clk_i,
+    .rst_ni,
+    .clr_i      (1'b0),
+    .testmode_i (1'b0),
+    .valid_i    (rd_valid),
+    .ready_o    (rd_ready),
+    .data_i     (rd_meta),
+    .valid_o    (rd_buf_valid),
+    .ready_i    (rd_buf_ready),
+    .data_o     (rd_buf_meta)
+  );
+
+  // Handle writes.
+  always_comb begin
+    // Default assignments
+    axi_resp_o.aw_ready = 1'b0;
+    axi_resp_o.w_ready = 1'b0;
+    wr_meta_d = wr_meta_q;
+    wr_meta = 'x;
+    wr_valid = 1'b0;
+    w_cnt_d = w_cnt_q;
+    // Handle W bursts in progress.
+    if (w_cnt_q > '0) begin
+      wr_meta_d.last = (w_cnt_q == 8'd1);
+      wr_meta = wr_meta_d;
+      wr_meta.addr = wr_meta_q.addr + axi_pkg::num_bytes(wr_meta_q.size);
+      if (axi_req_i.w_valid) begin
+        wr_valid = 1'b1;
+        if (wr_ready) begin
+          axi_resp_o.w_ready = 1'b1;
+          w_cnt_d--;
+          wr_meta_d.addr = wr_meta.addr;
+        end
+      end
+    // Handle new AW if there is one.
+    end else if (axi_req_i.aw_valid && axi_req_i.w_valid) begin
+      wr_meta_d = '{
+        addr:   axi_pkg::aligned_addr(axi_req_i.aw.addr, axi_req_i.aw.size),
+        len:    axi_req_i.aw.len,
+        atop:   axi_req_i.aw.atop,
+        id:     axi_req_i.aw.id,
+        last:   (axi_req_i.aw.len == '0),
+        qos:    axi_req_i.aw.qos,
+        size:   axi_req_i.aw.size,
+        write:  1'b1
+      };
+      wr_meta = wr_meta_d;
+      wr_meta.addr = axi_req_i.aw.addr;
+      wr_valid = 1'b1;
+      if (wr_ready) begin
+        w_cnt_d = axi_req_i.aw.len;
+        axi_resp_o.aw_ready = 1'b1;
+        axi_resp_o.w_ready = 1'b1;
+      end
+    end
+  end
+
+  // Arbitrate between reads and writes.
+  
+  /* verilator lint_off UNOPTFLAT */
+  logic [1:0] ax_mux_inp_ready;
+   /* verilator lint_on UNOPTFLAT */
+
+  assign rd_buf_ready = ax_mux_inp_ready[0];
+  assign wr_ready = ax_mux_inp_ready[1];
+ 
+  stream_mux #(
+    .DATA_T (meta_t),
+    .N_INP  (2)
+  ) i_ax_mux (
+    .inp_data_i   ({wr_meta, rd_buf_meta}),
+    .inp_valid_i  ({wr_valid, rd_buf_valid}),
+    .inp_ready_o  (ax_mux_inp_ready),
+    .inp_sel_i    (meta_sel_d),
+    .oup_data_o   (meta),
+    .oup_valid_o  (arb_valid),
+    .oup_ready_i  (arb_ready)
+  );
+  always_comb begin
+    meta_sel_d = meta_sel_q;
+    sel_lock_d = sel_lock_q;
+    if (sel_lock_q) begin
+      meta_sel_d = meta_sel_q;
+      if (arb_valid && arb_ready) begin
+        sel_lock_d = 1'b0;
+      end
+    end else begin
+      if (wr_valid ^ rd_buf_valid) begin
+        // If either write or read is valid but not both, select the valid one.
+        meta_sel_d = wr_valid;
+      end else if (wr_valid && rd_buf_valid) begin
+        // If both write and read are valid, decide according to QoS then burst properties.
+        // Priorize higher QoS.
+        if (wr_meta.qos > rd_buf_meta.qos) begin
+          meta_sel_d = 1'b1;
+        end else if (rd_buf_meta.qos > wr_meta.qos) begin
+          meta_sel_d = 1'b0;
+        // Decide requests with identical QoS.
+        end else if (wr_meta.qos == rd_buf_meta.qos) begin
+          // 1. Priorize individual writes over read bursts.
+          // Rationale: Read bursts can be interleaved on AXI but write bursts cannot.  However,
+          // progress of read bursts must still be guaranteed, so this condition only applies if the
+          // last beat granted was a read.
+          if (wr_meta.last && !rd_buf_meta.last && !meta_sel_q) begin
+            meta_sel_d = 1'b1;
+          // 2. Prioritize ongoing burst.
+          // Rationale: Stalled bursts create backpressure or require costly buffers.
+          end else if (w_cnt_q > '0) begin
+            meta_sel_d = 1'b1;
+          end else if (r_cnt_q > '0) begin
+            meta_sel_d = 1'b0;
+          // 3. Otherwise arbitrate round robin to prevent starvation.
+          end else begin
+            meta_sel_d = ~meta_sel_q;
+          end
+        end
+      end
+      // Lock arbitration if valid but not yet ready.
+      if (arb_valid && !arb_ready) begin
+        sel_lock_d = 1'b1;
+      end
+    end
+  end
+
+  // Fork arbitrated stream to meta data, memory requests, and R/B channel selection.
+  stream_fork #(
+    .N_OUP (3)
+  ) i_fork (
+    .clk_i,
+    .rst_ni,
+    .valid_i  (arb_valid),
+    .ready_o  (arb_ready),
+    .valid_o  ({sel_valid, meta_valid, m2s_req_valid}),
+    .ready_i  ({sel_ready, meta_ready, m2s_req_ready})
+  );
+
+  assign sel_b = meta.write & meta.last;
+  assign sel_r = ~meta.write | meta.atop[5];
+
+  stream_fifo #(
+    .FALL_THROUGH (1'b0),
+    .DEPTH        (1 + BufDepth),
+    .T            (logic[1:0])
+  ) i_sel_buf (
+    .clk_i,
+    .rst_ni,
+    .flush_i    (1'b0),
+    .testmode_i (1'b0),
+    .data_i     ({sel_b, sel_r}),
+    .valid_i    (sel_valid),
+    .ready_o    (sel_ready),
+    .data_o     ({sel_buf_b, sel_buf_r}),
+    .valid_o    (sel_buf_valid),
+    .ready_i    (sel_buf_ready),
+    .usage_o    (/* unused */)
+  );
+
+  stream_fifo #(
+    .FALL_THROUGH (1'b0),
+    .DEPTH        (1 + BufDepth),
+    .T            (meta_t)
+  ) i_meta_buf (
+    .clk_i,
+    .rst_ni,
+    .flush_i    (1'b0),
+    .testmode_i (1'b0),
+    .data_i     (meta),
+    .valid_i    (meta_valid),
+    .ready_o    (meta_ready),
+    .data_o     (meta_buf),
+    .valid_o    (meta_buf_valid),
+    .ready_i    (meta_buf_ready),
+    .usage_o    (/* unused */)
+  );
+
+  // Map AXI ATOPs to RI5CY AMOs.
+  always_comb begin
+    m2s_req.atop = '0;
+    m2s_req.wdata = axi_req_i.w.data;
+    if (arb_valid && meta.atop[5:4] != axi_pkg::ATOP_NONE) begin
+      m2s_req.atop[5] = 1'b1;
+      if (meta.atop == axi_pkg::ATOP_ATOMICSWAP) begin
+        m2s_req.atop[4:0] = riscv_defines::AMO_SWAP;
+      end else begin
+        case (meta.atop[2:0])
+          axi_pkg::ATOP_ADD:  m2s_req.atop[4:0] = riscv_defines::AMO_ADD;
+          axi_pkg::ATOP_CLR: begin
+            m2s_req.atop[4:0] = riscv_defines::AMO_AND;
+            m2s_req.wdata = ~axi_req_i.w.data;
+          end
+          axi_pkg::ATOP_EOR:  m2s_req.atop[4:0] = riscv_defines::AMO_XOR;
+          axi_pkg::ATOP_SET:  m2s_req.atop[4:0] = riscv_defines::AMO_OR;
+          axi_pkg::ATOP_SMAX: m2s_req.atop[4:0] = riscv_defines::AMO_MAX;
+          axi_pkg::ATOP_SMIN: m2s_req.atop[4:0] = riscv_defines::AMO_MIN;
+          axi_pkg::ATOP_UMAX: m2s_req.atop[4:0] = riscv_defines::AMO_MAXU;
+          axi_pkg::ATOP_UMIN: m2s_req.atop[4:0] = riscv_defines::AMO_MINU;
+        endcase
+      end
+    end
+  end
+  assign m2s_req.addr = meta.addr;
+  assign m2s_req.strb = axi_req_i.w.strb;
+  assign m2s_req.we = meta.write;
+
+  // Interface memory as stream.
+  stream_to_mem #(
+    .mem_req_t  (mem_req_t),
+    .mem_resp_t (axi_data_t),
+    .BufDepth   (BufDepth)
+  ) i_stream_to_mem (
+    .clk_i,
+    .rst_ni,
+    .req_i            (m2s_req),
+    .req_valid_i      (m2s_req_valid),
+    .req_ready_o      (m2s_req_ready),
+    .resp_o           (m2s_resp),
+    .resp_valid_o     (m2s_resp_valid),
+    .resp_ready_i     (m2s_resp_ready),
+    .mem_req_o        (mem_req),
+    .mem_req_valid_o  (mem_req_valid),
+    .mem_req_ready_i  (mem_req_ready),
+    .mem_resp_i       (mem_rdata),
+    .mem_resp_valid_i (mem_rvalid)
+  );
+
+  // Split single memory request to desired number of banks.
+  mem_to_banks #(
+    .AddrWidth  (AddrWidth),
+    .DataWidth  (DataWidth),
+    .NumBanks   (NumBanks)
+  ) i_mem_to_banks (
+    .clk_i,
+    .rst_ni,
+    .req_i          (mem_req_valid),
+    .gnt_o          (mem_req_ready),
+    .addr_i         (mem_req.addr),
+    .wdata_i        (mem_req.wdata),
+    .strb_i         (mem_req.strb),
+    .atop_i         (mem_req.atop),
+    .we_i           (mem_req.we),
+    .rvalid_o       (mem_rvalid),
+    .rdata_o        (mem_rdata),
+    .bank_req_o     (mem_req_o),
+    .bank_gnt_i     (mem_gnt_i),
+    .bank_addr_o    (mem_addr_o),
+    .bank_wdata_o   (mem_wdata_o),
+    .bank_strb_o    (mem_strb_o),
+    .bank_atop_o    (mem_atop_o),
+    .bank_we_o      (mem_we_o),
+    .bank_rvalid_i  (mem_rvalid_i),
+    .bank_rdata_i   (mem_rdata_i)
+  );
+
+  // Join memory read data and meta data stream.
+  logic mem_join_valid, mem_join_ready;
+  stream_join #(
+    .N_INP (2)
+  ) i_join (
+    .inp_valid_i  ({m2s_resp_valid, meta_buf_valid}),
+    .inp_ready_o  ({m2s_resp_ready, meta_buf_ready}),
+    .oup_valid_o  (mem_join_valid),
+    .oup_ready_i  (mem_join_ready)
+  );
+
+  // Dynamically fork the joined stream to B and R channels.
+  stream_fork_dynamic #(
+    .N_OUP  (2)
+  ) i_fork_dynamic (
+    .clk_i,
+    .rst_ni,
+    .valid_i      (mem_join_valid),
+    .ready_o      (mem_join_ready),
+    .sel_i        ({sel_buf_b, sel_buf_r}),
+    .sel_valid_i  (sel_buf_valid),
+    .sel_ready_o  (sel_buf_ready),
+    .valid_o      ({axi_resp_o.b_valid, axi_resp_o.r_valid}),
+    .ready_i      ({axi_req_i.b_ready, axi_req_i.r_ready})
+  );
+
+  // Compose B responses.
+  assign axi_resp_o.b = '{
+    id: meta_buf.id,
+    resp: axi_pkg::RESP_OKAY,
+    user: '0
+  };
+
+  // Compose R responses.
+  assign axi_resp_o.r = '{
+    data: m2s_resp,
+    id: meta_buf.id,
+    last: meta_buf.last,
+    resp: axi_pkg::RESP_OKAY,
+    user: '0
+  };
+
+  // Registers
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      meta_sel_q  <= 1'b0;
+      sel_lock_q  <= 1'b0;
+      rd_meta_q   <= '{default: '0};
+      wr_meta_q   <= '{default: '0};
+      r_cnt_q     <= '0;
+      w_cnt_q     <= '0;
+    end else begin
+      meta_sel_q  <= meta_sel_d;
+      sel_lock_q  <= sel_lock_d;
+      rd_meta_q   <= rd_meta_d;
+      wr_meta_q   <= wr_meta_d;
+      r_cnt_q     <= r_cnt_d;
+      w_cnt_q     <= w_cnt_d;
+    end
+  end
+
+  // Assertions
+  `ifndef VERILATOR
+  `ifndef TARGET_SYNTHESIS
+    default disable iff (!rst_ni);
+    assume property (@(posedge clk_i)
+        axi_req_i.ar_valid && !axi_resp_o.ar_ready |=> $stable(axi_req_i.ar))
+      else $error("AR must remain stable until handshake has happened!");
+    assert property (@(posedge clk_i)
+        axi_resp_o.r_valid && !axi_req_i.r_ready |=> $stable(axi_resp_o.r))
+      else $error("R must remain stable until handshake has happened!");
+    assume property (@(posedge clk_i)
+        axi_req_i.aw_valid && !axi_resp_o.aw_ready |=> $stable(axi_req_i.aw))
+      else $error("AW must remain stable until handshake has happened!");
+    assume property (@(posedge clk_i)
+        axi_req_i.w_valid && !axi_resp_o.w_ready |=> $stable(axi_req_i.w))
+      else $error("W must remain stable until handshake has happened!");
+    assert property (@(posedge clk_i)
+        axi_resp_o.b_valid && !axi_req_i.b_ready |=> $stable(axi_resp_o.b))
+      else $error("B must remain stable until handshake has happened!");
+    assert property (@(posedge clk_i) axi_req_i.ar_valid && axi_req_i.ar.len > 0 |->
+        axi_req_i.ar.burst == axi_pkg::BURST_INCR)
+      else $error("Non-incrementing bursts are not supported!");
+    assert property (@(posedge clk_i) axi_req_i.aw_valid && axi_req_i.aw.len > 0 |->
+        axi_req_i.aw.burst == axi_pkg::BURST_INCR)
+      else $error("Non-incrementing bursts are not supported!");
+    assert property (@(posedge clk_i) meta_valid && meta.atop != '0 |-> meta.write)
+      else $warning("Unexpected atomic operation on read.");
+  `endif
+  `endif
+
+endmodule
+
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+// Interface wrapper for axi_to_mem
+module axi_to_mem_intf #(
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter int unsigned NumBanks = 0,
+  parameter int unsigned BufDepth = 1,  // depth of memory response buffer
+  // Dependent parameters, do not override.
+  localparam type addr_t = logic [AddrWidth-1:0],
+  localparam type mem_atop_t = logic [5:0],
+  localparam type mem_data_t = logic [DataWidth/NumBanks-1:0],
+  localparam type mem_strb_t = logic [DataWidth/NumBanks/8-1:0]
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  output logic                      busy_o,
+
+  AXI_BUS.Slave                     slv,
+
+  output logic      [NumBanks-1:0]  mem_req_o,
+  input  logic      [NumBanks-1:0]  mem_gnt_i,
+  output addr_t     [NumBanks-1:0]  mem_addr_o,   // byte address
+  output mem_data_t [NumBanks-1:0]  mem_wdata_o,  // write data
+  output mem_strb_t [NumBanks-1:0]  mem_strb_o,   // byte-wise strobe
+  output mem_atop_t [NumBanks-1:0]  mem_atop_o,   // atomic operation
+  output logic      [NumBanks-1:0]  mem_we_o,     // write enable
+  input  logic      [NumBanks-1:0]  mem_rvalid_i, // response valid
+  input  mem_data_t [NumBanks-1:0]  mem_rdata_i   // read data
+);
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)
+  req_t   req;
+  resp_t  resp;
+  `AXI_ASSIGN_TO_REQ(req, slv)
+  `AXI_ASSIGN_FROM_RESP(slv, resp)
+  axi_to_mem #(
+    .axi_req_t  (req_t),
+    .axi_resp_t (resp_t),
+    .AddrWidth  (AddrWidth),
+    .DataWidth  (DataWidth),
+    .IdWidth    (IdWidth),
+    .NumBanks   (NumBanks),
+    .BufDepth   (BufDepth)
+  ) i_axi_to_mem (
+    .clk_i,
+    .rst_ni,
+    .busy_o,
+    .axi_req_i  (req),
+    .axi_resp_o (resp),
+    .mem_req_o,
+    .mem_gnt_i,
+    .mem_addr_o,
+    .mem_wdata_o,
+    .mem_strb_o,
+    .mem_atop_o,
+    .mem_we_o,
+    .mem_rvalid_i,
+    .mem_rdata_i
+  );
+endmodule
+
+
+// Split memory access over multiple parallel banks, where each bank has its own req/gnt request and
+// valid response direction.
+module mem_to_banks #(
+  parameter int unsigned AddrWidth = 0, // input address width
+  parameter int unsigned DataWidth = 0, // input data width, must be a power of two
+  parameter int unsigned NumBanks = 0,  // number of banks at output, must evenly divide the data
+                                        // width
+  // Dependent parameters, do not override.
+  localparam type addr_t = logic [AddrWidth-1:0],
+  localparam type atop_t = logic [5:0],
+  localparam type inp_data_t = logic [DataWidth-1:0],
+  localparam type inp_strb_t = logic [DataWidth/8-1:0],
+  localparam type oup_data_t = logic [DataWidth/NumBanks-1:0],
+  localparam type oup_strb_t = logic [DataWidth/NumBanks/8-1:0]
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  input  logic                      req_i,
+  output logic                      gnt_o,
+  input  addr_t                     addr_i,
+  input  inp_data_t                 wdata_i,
+  input  inp_strb_t                 strb_i,
+  input  atop_t                     atop_i,
+  input  logic                      we_i,
+  output logic                      rvalid_o,
+  output inp_data_t                 rdata_o,
+
+  output logic      [NumBanks-1:0]  bank_req_o,
+  input  logic      [NumBanks-1:0]  bank_gnt_i,
+  output addr_t     [NumBanks-1:0]  bank_addr_o,
+  output oup_data_t [NumBanks-1:0]  bank_wdata_o,
+  output oup_strb_t [NumBanks-1:0]  bank_strb_o,
+  output atop_t     [NumBanks-1:0]  bank_atop_o,
+  output logic      [NumBanks-1:0]  bank_we_o,
+  input  logic      [NumBanks-1:0]  bank_rvalid_i,
+  input  oup_data_t [NumBanks-1:0]  bank_rdata_i
+);
+
+  localparam DataBytes = $bits(inp_strb_t);
+  localparam BitsPerBank  = $bits(oup_data_t);
+  localparam BytesPerBank = $bits(oup_strb_t);
+
+  typedef struct packed {
+    addr_t      addr;
+    oup_data_t  wdata;
+    oup_strb_t  strb;
+    atop_t      atop;
+    logic       we;
+  } req_t;
+
+  logic                 req_valid;
+  logic [NumBanks-1:0]              req_ready,
+                        resp_valid, resp_ready;
+  req_t [NumBanks-1:0]  bank_req,
+                        bank_oup;
+
+  function automatic addr_t align_addr(input addr_t addr);
+    return (addr >> $clog2(DataBytes)) << $clog2(DataBytes);
+  endfunction
+
+  // Handle requests.
+  assign req_valid = req_i & gnt_o;
+  for (genvar i = 0; i < NumBanks; i++) begin : gen_reqs
+    assign bank_req[i].addr   = align_addr(addr_i) + i * BytesPerBank;
+    assign bank_req[i].wdata  = wdata_i[i*BitsPerBank+:BitsPerBank];
+    assign bank_req[i].strb   = strb_i[i*BytesPerBank+:BytesPerBank];
+    assign bank_req[i].atop   = atop_i;
+    assign bank_req[i].we     = we_i;
+    fall_through_register #(
+      .T  (req_t)
+    ) i_ft_reg (
+      .clk_i,
+      .rst_ni,
+      .clr_i      (1'b0),
+      .testmode_i (1'b0),
+      .valid_i    (req_valid),
+      .ready_o    (req_ready[i]),
+      .data_i     (bank_req[i]),
+      .valid_o    (bank_req_o[i]),
+      .ready_i    (bank_gnt_i[i]),
+      .data_o     (bank_oup[i])
+    );
+    assign bank_addr_o[i]   = bank_oup[i].addr;
+    assign bank_wdata_o[i]  = bank_oup[i].wdata;
+    assign bank_strb_o[i]   = bank_oup[i].strb;
+    assign bank_atop_o[i]   = bank_oup[i].atop;
+    assign bank_we_o[i]     = bank_oup[i].we;
+  end
+
+  // Grant output if all our requests have been granted.
+  assign gnt_o = (&req_ready) & (&resp_ready);
+
+  // Handle responses.
+  for (genvar i = 0; i < NumBanks; i++) begin : gen_resp_regs
+    fall_through_register #(
+      .T  (oup_data_t)
+    ) i_ft_reg (
+      .clk_i,
+      .rst_ni,
+      .clr_i      (1'b0),
+      .testmode_i (1'b0),
+      .valid_i    (bank_rvalid_i[i]),
+      .ready_o    (resp_ready[i]),
+      .data_i     (bank_rdata_i[i]),
+      .data_o     (rdata_o[i*BitsPerBank+:BitsPerBank]),
+      .ready_i    (rvalid_o),
+      .valid_o    (resp_valid[i])
+    );
+  end
+  assign rvalid_o = &resp_valid;
+
+  // Assertions
+  `ifndef VERILATOR
+  `ifndef TARGET_SYNTHESIS
+    initial begin
+      assume (DataWidth != 0 && (DataWidth & (DataWidth - 1)) == 0)
+        else $fatal(1, "Data width must be a power of two!");
+      assume (DataWidth % NumBanks == 0)
+        else $fatal(1, "Data width must be evenly divisible over banks!");
+      assume ((DataWidth / NumBanks) % 8 == 0)
+        else $fatal(1, "Data width of each bank must be divisible into 8-bit bytes!");
+    end
+  `endif
+  `endif
+
+endmodule
diff --git a/hw/deps/axi2mem/src/axi_to_mem_banked_mp.sv b/hw/deps/axi2mem/src/axi_to_mem_banked_mp.sv
new file mode 100644
index 0000000..573d9da
--- /dev/null
+++ b/hw/deps/axi2mem/src/axi_to_mem_banked_mp.sv
@@ -0,0 +1,373 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Wolfgang Rönninger <wroennin@iis.ee.ethz.ch>
+
+/// AXI4+ATOP to banked SRAM memory slave. Allows for parallel read and write transactions. Multi-port extension.
+module axi_to_mem_banked_mp #(
+  /// AXI4+ATOP ID width
+  parameter int unsigned                  AxiIdWidth    = 32'd0,
+  /// AXI4+ATOP address width
+  parameter int unsigned                  AxiAddrWidth  = 32'd0,
+  /// AXI4+ATOP data width
+  parameter int unsigned                  AxiDataWidth  = 32'd0,
+  /// AXI4+ATOP AW channel struct
+  parameter type                          axi_aw_chan_t = logic,
+  /// AXI4+ATOP  W channel struct
+  parameter type                          axi_w_chan_t  = logic,
+  /// AXI4+ATOP  B channel struct
+  parameter type                          axi_b_chan_t  = logic,
+  /// AXI4+ATOP AR channel struct
+  parameter type                          axi_ar_chan_t = logic,
+  /// AXI4+ATOP  R channel struct
+  parameter type                          axi_r_chan_t  = logic,
+  /// AXI4+ATOP request struct
+  parameter type                          axi_req_t     = logic,
+  /// AXI4+ATOP response struct
+  parameter type                          axi_resp_t    = logic,
+  // Number of slave ports
+  parameter int unsigned                  NumSlvPorts   = 1,
+  /// Number of memory banks / macros
+  /// Has to satisfy:
+  /// - MemNumBanks >= 2 * AxiDataWidth / MemDataWidth
+  /// - MemNumBanks is a power of 2.
+  parameter int unsigned                  MemNumBanks   = 32'd4,
+  /// Address width of an individual memory bank.
+  parameter int unsigned                  MemAddrWidth  = 32'd11,
+  /// Data width of the memory macros.
+  /// Has to satisfy:
+  /// - AxiDataWidth % MemDataWidth = 0
+  parameter int unsigned                  MemDataWidth  = 32'd32,
+  /// Read latency of the connected memory in cycles
+  parameter int unsigned                  MemLatency    = 32'd1,
+  /// TCDM topology can be: LIC, BFLY2, BFLY4, CLOS
+  parameter tcdm_interconnect_pkg::topo_e Topology      = tcdm_interconnect_pkg::LIC,
+  /// DEPENDENT PARAMETERS, DO NOT OVERWRITE!
+  parameter type mem_addr_t = logic [MemAddrWidth-1:0],
+  parameter type mem_atop_t = logic [5:0],
+  parameter type mem_data_t = logic [MemDataWidth-1:0],
+  parameter type mem_strb_t = logic [MemDataWidth/8-1:0]
+) (
+  /// Clock
+  input  logic                              clk_i,
+  /// Asynchronous reset, active low
+  input  logic                              rst_ni,
+  /// Testmode enable
+  input  logic                              test_i,
+  /// AXI4+ATOP slave port, request struct
+  input  axi_req_t  [NumSlvPorts-1:0]       axi_req_i,
+  /// AXI4+ATOP slave port, response struct
+  output axi_resp_t [NumSlvPorts-1:0]       axi_resp_o,
+  /// Memory bank request
+  output logic      [MemNumBanks-1:0]       mem_req_o,
+  /// Memory request grant
+  input  logic      [MemNumBanks-1:0]       mem_gnt_i,
+  /// Request address
+  output mem_addr_t [MemNumBanks-1:0]       mem_add_o,
+  /// Write request enable, active high
+  output logic      [MemNumBanks-1:0]       mem_wen_o,
+  /// Write data
+  output mem_data_t [MemNumBanks-1:0]       mem_wdata_o,
+  /// Write data byte enable, active high
+  output mem_strb_t [MemNumBanks-1:0]       mem_be_o,
+  /// Atomic operation
+  output mem_atop_t [MemNumBanks-1:0]       mem_atop_o,
+  /// Read data response
+  input  mem_data_t [MemNumBanks-1:0]       mem_rdata_i,
+  /// Status output, busy flag of `axi_to_mem`
+  output logic      [NumSlvPorts-1:0][1:0]  axi_to_mem_busy_o
+);
+  localparam int unsigned BanksPerAxiChannel = AxiDataWidth / MemDataWidth;
+  // atop signal is piggybacked on tcdm_data
+  localparam int unsigned TcdmDataWidth = MemDataWidth + 6;
+
+  // Typedef for defining the channels
+  typedef enum logic {
+    ReadAccess  = 1'b0,
+    WriteAccess = 1'b1
+  } access_type_e;
+  typedef logic [AxiAddrWidth-1:0]   axi_addr_t;
+  typedef logic [TcdmDataWidth-1:0] tcdm_data_t;
+
+  axi_req_t  [NumSlvPorts-1:0][1:0] mem_axi_reqs;
+  axi_resp_t [NumSlvPorts-1:0][1:0] mem_axi_resps;
+
+  for (genvar i=0; i<NumSlvPorts; i++) begin : gen_axi_demux_mp
+    // Fixed select `axi_demux` to split reads and writes to the two `axi_to_mem`
+    axi_demux #(
+      .AxiIdWidth  ( AxiIdWidth    ),
+      .aw_chan_t   ( axi_aw_chan_t ),
+      .w_chan_t    ( axi_w_chan_t  ),
+      .b_chan_t    ( axi_b_chan_t  ),
+      .ar_chan_t   ( axi_ar_chan_t ),
+      .r_chan_t    ( axi_r_chan_t  ),
+      .req_t       ( axi_req_t     ),
+      .resp_t      ( axi_resp_t    ),
+      .NoMstPorts  ( 32'd2         ),
+      .MaxTrans    ( 32'd4         ), // allow multiple Ax vectors to not starve W channel
+      .AxiLookBits ( 32'd1         ), // select is fixed, do not need it
+      .FallThrough ( 1'b1          ),
+      .SpillAw     ( 1'b1          ),
+      .SpillW      ( 1'b1          ),
+      .SpillB      ( 1'b1          ),
+      .SpillAr     ( 1'b1          ),
+      .SpillR      ( 1'b1          )
+    ) i_axi_demux (
+      .clk_i,
+      .rst_ni,
+      .test_i,
+      .slv_req_i       ( axi_req_i[i]     ),
+      .slv_aw_select_i ( WriteAccess      ),
+      .slv_ar_select_i ( ReadAccess       ),
+      .slv_resp_o      ( axi_resp_o[i]    ),
+      .mst_reqs_o      ( mem_axi_reqs[i]  ),
+      .mst_resps_i     ( mem_axi_resps[i] )
+
+    );
+  end
+
+  //I can't use [NumSlvPorts-1:0][1:0][BanksPerAxiChannel-1:0] because
+  //then tcdm_interconnect wants a 2d array. Maybe we could cast?
+  logic       [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_req;
+  logic       [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_gnt;
+  axi_addr_t  [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_addr;
+  tcdm_data_t [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_wdata;
+  mem_strb_t  [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_strb;
+  logic       [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_we;
+  logic       [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_rvalid;
+  tcdm_data_t [NumSlvPorts*2-1:0][BanksPerAxiChannel-1:0] inter_rdata;
+  
+  // axi_to_mem protocol converter
+  for (genvar slv_idx = 0; slv_idx < NumSlvPorts; slv_idx++) begin : gen_axi_to_mem_mp
+    for (genvar i = 0; i < 2; i++) begin : gen_axi_to_mem
+      mem_data_t [BanksPerAxiChannel-1:0] wdata, rdata;
+      mem_atop_t [BanksPerAxiChannel-1:0] atop;
+      localparam int unsigned idx = slv_idx * 2 + i;
+      axi_to_mem #(
+        .axi_req_t ( axi_req_t          ),
+        .axi_resp_t( axi_resp_t         ),
+        .AddrWidth ( AxiAddrWidth       ),
+        .DataWidth ( AxiDataWidth       ),
+        .IdWidth   ( AxiIdWidth         ),
+        .NumBanks  ( BanksPerAxiChannel ),
+        .BufDepth  ( MemLatency         )
+      ) i_axi_to_mem (
+        .clk_i,
+        .rst_ni,
+        .busy_o       ( axi_to_mem_busy_o[slv_idx][i] ),
+        .axi_req_i    ( mem_axi_reqs[slv_idx][i]      ),
+        .axi_resp_o   ( mem_axi_resps[slv_idx][i]     ),
+        .mem_req_o    ( inter_req[idx]                ),
+        .mem_gnt_i    ( inter_gnt[idx]                ),
+        .mem_addr_o   ( inter_addr[idx]               ),
+        .mem_wdata_o  ( wdata                         ),
+        .mem_strb_o   ( inter_strb[idx]               ),
+        .mem_atop_o   ( atop                          ),
+        .mem_we_o     ( inter_we[idx]                 ),
+        .mem_rvalid_i ( inter_rvalid[idx]             ),
+        .mem_rdata_i  ( rdata                         )
+      );
+      
+      // atomic data is feed through the TCDM together with the write data
+      for (genvar j = 0; j < BanksPerAxiChannel; j++) begin : gen_inter_wdata_rdata
+        assign inter_wdata[idx][j] = {atop[j], wdata[j]};
+        // discard the padding zeros (atop) on the response data
+        assign rdata[j]          = mem_data_t'(inter_rdata[idx][j]);
+      end
+    end
+  end
+
+  tcdm_data_t [MemNumBanks-1:0] tcdm_wdata, tcdm_rdata;
+  tcdm_interconnect #(
+    .NumIn        ( NumSlvPorts * 2 * BanksPerAxiChannel   ),
+    .NumOut       ( MemNumBanks                            ),
+    .AddrWidth    ( AxiAddrWidth                           ),
+    .DataWidth    ( TcdmDataWidth                          ),
+    .BeWidth      ( MemDataWidth / 8                       ),
+    .AddrMemWidth ( MemAddrWidth                           ),
+    .ByteOffWidth ( $clog2(MemDataWidth-1)-3               ), // explicit offset as atop is in data
+    .WriteRespOn  ( 1'b1                                   ), // `axi_to_mem` expects a write response
+    .RespLat      ( MemLatency                             ),
+    .Topology     ( Topology                               ),
+    .NumPar       ( 1                                      )
+  ) i_tcdm_interconnect (
+    .clk_i,
+    .rst_ni,
+    .req_i   ( inter_req    ),
+    .add_i   ( inter_addr   ),
+    .wen_i   ( inter_we     ),
+    .wdata_i ( inter_wdata  ),
+    .be_i    ( inter_strb   ),
+    .gnt_o   ( inter_gnt    ),
+    .vld_o   ( inter_rvalid ),
+    .rdata_o ( inter_rdata  ),
+    .req_o   ( mem_req_o    ),
+    .gnt_i   ( mem_gnt_i    ),
+    .add_o   ( mem_add_o    ),
+    .wen_o   ( mem_wen_o    ),
+    .wdata_o ( tcdm_wdata   ),
+    .be_o    ( mem_be_o     ),
+    .rdata_i ( tcdm_rdata   )
+  );
+  for (genvar i = 0; i < MemNumBanks; i++) begin : gen_deaggregate_data
+    assign {mem_atop_o[i], mem_wdata_o[i]} = tcdm_wdata[i];
+    // response data appended with zeros as there is no atomic on the return path
+    assign tcdm_rdata[i]                   = {6'b0, mem_rdata_i[i]};
+  end
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AxiIdWidth   >= 1) else $fatal(1, "AxiIdWidth must be at least 1!");
+    assert (AxiAddrWidth >= 1) else $fatal(1, "AxiAddrWidth must be at least 1!");
+    assert (AxiDataWidth >= 1) else $fatal(1, "AxiDataWidth must be at least 1!");
+    assert (MemNumBanks  >= 2 * AxiDataWidth / MemDataWidth) else
+        $fatal(1, "MemNumBanks has to be >= 2 * AxiDataWidth / MemDataWidth");
+    assert ($onehot(MemNumBanks)) else $fatal(1, "MemNumBanks has to be a power of 2.");
+    assert (MemAddrWidth >= 1) else $fatal(1, "MemAddrWidth must be at least 1!");
+    assert (MemDataWidth >= 1) else $fatal(1, "MemDataWidth must be at least 1!");
+    assert (AxiDataWidth % MemDataWidth == 0) else
+        $fatal(1, "MemDataWidth has to be a divisor of AxiDataWidth.");
+  end
+`endif
+// pragma translate_on
+endmodule
+
+`include "axi/typedef.svh"
+`include "axi/assign.svh"
+/// AXI4+ATOP interface wrapper for `axi_to_mem`
+module axi_to_mem_banked_2p_intf #(
+  /// AXI4+ATOP ID width
+  parameter int unsigned                  AXI_ID_WIDTH   = 32'd0,
+  /// AXI4+ATOP address width
+  parameter int unsigned                  AXI_ADDR_WIDTH = 32'd0,
+  /// AXI4+ATOP data width
+  parameter int unsigned                  AXI_DATA_WIDTH = 32'd0,
+  /// AXI4+ATOP user width
+  parameter int unsigned                  AXI_USER_WIDTH = 32'd0,
+  /// Number of memory banks / macros
+  /// Has to satisfy:
+  /// - MemNumBanks >= 2 * AxiDataWidth / MemDataWidth
+  /// - MemNumBanks is a power of 2.
+  parameter int unsigned                  MEM_NUM_BANKS  = 32'd4,
+  /// Address width of an individual memory bank.
+  parameter int unsigned                  MEM_ADDR_WIDTH = 32'd11,
+  /// Data width of the memory macros.
+  /// Has to satisfy:
+  /// - AxiDataWidth % MemDataWidth = 0
+  parameter int unsigned                  MEM_DATA_WIDTH = 32'd32,
+  /// Read latency of the connected memory in cycles
+  parameter int unsigned                  MEM_LATENCY    = 32'd1,
+  /// TCDM topology can be: LIC, BFLY2, BFLY4, CLOS
+  parameter tcdm_interconnect_pkg::topo_e TOPOLOGY       = tcdm_interconnect_pkg::LIC,
+  // DEPENDENT PARAMETERS, DO NOT OVERWRITE!
+  parameter type mem_addr_t = logic [MEM_ADDR_WIDTH-1:0],
+  parameter type mem_atop_t = logic [5:0],
+  parameter type mem_data_t = logic [MEM_DATA_WIDTH-1:0],
+  parameter type mem_strb_t = logic [MEM_DATA_WIDTH/8-1:0]
+) (
+  /// Clock
+  input  logic                                clk_i,
+  /// Asynchronous reset, active low
+  input  logic                                rst_ni,
+  /// Testmode enable
+  input  logic                                test_i,
+  /// AXI4+ATOP slave ports
+  // seems that array of interfaces are not supported?
+  AXI_BUS.Slave                               slv_a,
+  AXI_BUS.Slave                               slv_b,
+  /// Memory bank request
+  output logic      [MEM_NUM_BANKS-1:0]       mem_req_o,
+  /// Memory request grant
+  input  logic      [MEM_NUM_BANKS-1:0]       mem_gnt_i,
+  /// Request address
+  output mem_addr_t [MEM_NUM_BANKS-1:0]       mem_add_o,
+  /// Write request enable, active high
+  output logic      [MEM_NUM_BANKS-1:0]       mem_wen_o,
+  /// Write data
+  output mem_data_t [MEM_NUM_BANKS-1:0]       mem_wdata_o,
+  /// Write data byte enable, active high
+  output mem_strb_t [MEM_NUM_BANKS-1:0]       mem_be_o,
+  /// Atomic operation
+  output mem_atop_t [MEM_NUM_BANKS-1:0]       mem_atop_o,
+  /// Read data response
+  input  mem_data_t [MEM_NUM_BANKS-1:0]       mem_rdata_i,
+  /// Status output, busy flag of `axi_to_mem`
+  output logic      [1:0]                     axi_to_mem_busy_a_o,
+  output logic      [1:0]                     axi_to_mem_busy_b_o
+);
+  typedef logic [AXI_ID_WIDTH-1:0]     id_t;
+  typedef logic [AXI_ADDR_WIDTH-1:0]   addr_t;
+  typedef logic [AXI_DATA_WIDTH-1:0]   data_t;
+  typedef logic [AXI_DATA_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(axi_req_t, aw_chan_t, w_chan_t, ar_chan_t)
+  `AXI_TYPEDEF_RESP_T(axi_resp_t, b_chan_t, r_chan_t)
+
+  axi_req_t  [1:0]  mem_axi_req;
+  axi_resp_t [1:0]  mem_axi_resp;
+
+  `AXI_ASSIGN_TO_REQ(mem_axi_req[0], slv_a)
+  `AXI_ASSIGN_FROM_RESP(slv_a, mem_axi_resp[0])
+
+  `AXI_ASSIGN_TO_REQ(mem_axi_req[1], slv_b)
+  `AXI_ASSIGN_FROM_RESP(slv_b, mem_axi_resp[1])
+
+  axi_to_mem_banked_mp #(
+    .AxiIdWidth    ( AXI_ID_WIDTH               ),
+    .AxiAddrWidth  ( AXI_ADDR_WIDTH             ),
+    .AxiDataWidth  ( AXI_DATA_WIDTH             ),
+    .axi_aw_chan_t ( aw_chan_t                  ),
+    .axi_w_chan_t  (  w_chan_t                  ),
+    .axi_b_chan_t  (  b_chan_t                  ),
+    .axi_ar_chan_t ( ar_chan_t                  ),
+    .axi_r_chan_t  (  r_chan_t                  ),
+    .axi_req_t     ( axi_req_t                  ),
+    .axi_resp_t    ( axi_resp_t                 ),
+    .NumSlvPorts   ( 2                          ),
+    .MemNumBanks   ( MEM_NUM_BANKS              ),
+    .MemAddrWidth  ( MEM_ADDR_WIDTH             ),
+    .MemDataWidth  ( MEM_DATA_WIDTH             ),
+    .MemLatency    ( MEM_LATENCY                ),
+    .Topology      ( tcdm_interconnect_pkg::LIC )
+  ) i_axi_to_mem_banked (
+    .clk_i,
+    .rst_ni,
+    .test_i,
+    .axi_to_mem_busy_o ( {axi_to_mem_busy_a_o, axi_to_mem_busy_b_o}),
+    .axi_req_i         ( mem_axi_req                               ),
+    .axi_resp_o        ( mem_axi_resp                              ),
+    .mem_req_o,
+    .mem_gnt_i,
+    .mem_add_o,
+    .mem_wdata_o,
+    .mem_be_o,
+    .mem_atop_o,
+    .mem_wen_o,
+    .mem_rdata_i
+  );
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (AXI_ADDR_WIDTH  >= 1) else $fatal(1, "AXI address width must be at least 1!");
+    assert (AXI_DATA_WIDTH  >= 1) else $fatal(1, "AXI data width must be at least 1!");
+    assert (AXI_ID_WIDTH    >= 1) else $fatal(1, "AXI ID   width must be at least 1!");
+    assert (AXI_USER_WIDTH  >= 1) else $fatal(1, "AXI user width must be at least 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
+
diff --git a/hw/deps/axi2mem/src/axi_to_mem_interleaved.sv b/hw/deps/axi2mem/src/axi_to_mem_interleaved.sv
new file mode 100644
index 0000000..9e87787
--- /dev/null
+++ b/hw/deps/axi2mem/src/axi_to_mem_interleaved.sv
@@ -0,0 +1,209 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module axi_to_mem_interleaved #(
+  parameter type         axi_req_t  = logic, // AXI request type
+  parameter type         axi_resp_t = logic, // AXI response type
+  parameter int unsigned AddrWidth  = 0,     // address width
+  parameter int unsigned DataWidth  = 0,     // AXI data width
+  parameter int unsigned IdWidth    = 0,     // AXI ID width
+  parameter int unsigned NumBanks   = 0,     // number of banks at output
+  parameter int unsigned BufDepth   = 1,     // depth of memory response buffer
+  // Dependent parameters, do not override.
+  localparam type addr_t     = logic [AddrWidth-1:0],
+  localparam type mem_atop_t = logic [5:0],
+  localparam type mem_data_t = logic [DataWidth/NumBanks-1:0],
+  localparam type mem_strb_t = logic [DataWidth/NumBanks/8-1:0]
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  output logic                      busy_o,
+
+  input  axi_req_t                  axi_req_i,
+  output axi_resp_t                 axi_resp_o,
+
+  output logic      [NumBanks-1:0]  mem_req_o,
+  input  logic      [NumBanks-1:0]  mem_gnt_i,
+  output addr_t     [NumBanks-1:0]  mem_addr_o,   // byte address
+  output mem_data_t [NumBanks-1:0]  mem_wdata_o,  // write data
+  output mem_strb_t [NumBanks-1:0]  mem_strb_o,   // byte-wise strobe
+  output mem_atop_t [NumBanks-1:0]  mem_atop_o,   // atomic operation
+  output logic      [NumBanks-1:0]  mem_we_o,     // write enable
+  input  logic      [NumBanks-1:0]  mem_rvalid_i, // response valid
+  input  mem_data_t [NumBanks-1:0]  mem_rdata_i   // read data
+);
+
+  // internal signals
+  logic w_busy, r_busy;
+  logic arb_outcome, arb_outcome_head;
+
+  // internal AXI buses
+  axi_req_t  r_axi_req,  w_axi_req;
+  axi_resp_t r_axi_resp, w_axi_resp;
+
+  // internal TCDM buses
+  logic      [NumBanks-1:0]  r_mem_req,    w_mem_req;
+  logic      [NumBanks-1:0]  r_mem_gnt,    w_mem_gnt;
+  addr_t     [NumBanks-1:0]  r_mem_addr,   w_mem_addr;
+  mem_data_t [NumBanks-1:0]  r_mem_wdata,  w_mem_wdata;
+  mem_strb_t [NumBanks-1:0]  r_mem_strb,   w_mem_strb;
+  mem_atop_t [NumBanks-1:0]  r_mem_atop,   w_mem_atop;
+  logic      [NumBanks-1:0]  r_mem_we,     w_mem_we;
+  logic      [NumBanks-1:0]  r_mem_rvalid, w_mem_rvalid;
+  mem_data_t [NumBanks-1:0]  r_mem_rdata,  w_mem_rdata;
+
+  // split AXI bus in read and write
+  always_comb begin : proc_axi_rw_split
+    axi_resp_o.r          = r_axi_resp.r;
+    axi_resp_o.r_valid    = r_axi_resp.r_valid;
+    axi_resp_o.ar_ready   = r_axi_resp.ar_ready;
+    axi_resp_o.b          = w_axi_resp.b;
+    axi_resp_o.b_valid    = w_axi_resp.b_valid;
+    axi_resp_o.w_ready    = w_axi_resp.w_ready;
+    axi_resp_o.aw_ready   = w_axi_resp.aw_ready;
+
+    w_axi_req             = '0;
+    w_axi_req.aw          = axi_req_i.aw;
+    w_axi_req.aw_valid    = axi_req_i.aw_valid;
+    w_axi_req.w           = axi_req_i.w;
+    w_axi_req.w_valid     = axi_req_i.w_valid;
+    w_axi_req.b_ready     = axi_req_i.b_ready;
+
+    r_axi_req             = '0;
+    r_axi_req.ar          = axi_req_i.ar;
+    r_axi_req.ar_valid    = axi_req_i.ar_valid;
+    r_axi_req.r_ready     = axi_req_i.r_ready;
+  end
+
+  axi_to_mem #(
+    .axi_req_t   ( axi_req_t  ),
+    .axi_resp_t  ( axi_resp_t ),
+    .AddrWidth   ( AddrWidth  ),
+    .DataWidth   ( DataWidth  ),
+    .IdWidth     ( IdWidth    ),
+    .NumBanks    ( NumBanks   ),
+    .BufDepth    ( BufDepth   )
+  ) i_axi_to_mem_write (
+    .clk_i        ( clk_i         ),
+    .rst_ni       ( rst_ni        ),
+    .busy_o       ( w_busy        ),
+    .axi_req_i    ( w_axi_req     ),
+    .axi_resp_o   ( w_axi_resp    ),
+    .mem_req_o    ( w_mem_req     ),
+    .mem_gnt_i    ( w_mem_gnt     ),
+    .mem_addr_o   ( w_mem_addr    ),
+    .mem_wdata_o  ( w_mem_wdata   ),
+    .mem_strb_o   ( w_mem_strb    ),
+    .mem_atop_o   ( w_mem_atop    ),
+    .mem_we_o     ( w_mem_we      ),
+    .mem_rvalid_i ( w_mem_rvalid  ),
+    .mem_rdata_i  ( w_mem_rdata   )
+  );
+
+  axi_to_mem #(
+    .axi_req_t   ( axi_req_t  ),
+    .axi_resp_t  ( axi_resp_t ),
+    .AddrWidth   ( AddrWidth  ),
+    .DataWidth   ( DataWidth  ),
+    .IdWidth     ( IdWidth    ),
+    .NumBanks    ( NumBanks   ),
+    .BufDepth    ( BufDepth   )
+  ) i_axi_to_mem_read (
+    .clk_i        ( clk_i         ),
+    .rst_ni       ( rst_ni        ),
+    .busy_o       ( r_busy        ),
+    .axi_req_i    ( r_axi_req     ),
+    .axi_resp_o   ( r_axi_resp    ),
+    .mem_req_o    ( r_mem_req     ),
+    .mem_gnt_i    ( r_mem_gnt     ),
+    .mem_addr_o   ( r_mem_addr    ),
+    .mem_wdata_o  ( r_mem_wdata   ),
+    .mem_strb_o   ( r_mem_strb    ),
+    .mem_atop_o   ( r_mem_atop    ),
+    .mem_we_o     ( r_mem_we      ),
+    .mem_rvalid_i ( r_mem_rvalid  ),
+    .mem_rdata_i  ( r_mem_rdata   )
+  );
+
+  // create a struct for the rr-arb-tree
+  typedef struct packed {
+    addr_t     addr;
+    mem_data_t wdata;
+    mem_strb_t strb;
+    logic      we;
+    mem_atop_t atop;
+  } mem_req_payload_t;
+
+  mem_req_payload_t r_payload, w_payload, payload;
+
+  // pack the mem
+  assign r_payload.addr  = r_mem_addr;
+  assign r_payload.wdata = r_mem_wdata;
+  assign r_payload.strb  = r_mem_strb;
+  assign r_payload.we    = r_mem_we;
+  assign r_payload.atop  = r_mem_atop;
+
+  assign w_payload.addr  = w_mem_addr;
+  assign w_payload.wdata = w_mem_wdata;
+  assign w_payload.strb  = w_mem_strb;
+  assign w_payload.we    = w_mem_we;
+  assign w_payload.atop  = w_mem_atop;
+
+  assign mem_addr_o  = payload.addr;
+  assign mem_wdata_o = payload.wdata;
+  assign mem_strb_o  = payload.strb;
+  assign mem_we_o    = payload.we;
+  assign mem_atop_o  = payload.atop;
+
+  // route data back to both channels
+  assign w_mem_rdata  = mem_rdata_i;
+  assign r_mem_rdata  = mem_rdata_i;
+
+  assign w_mem_rvalid = mem_rvalid_i & !arb_outcome_head;
+  assign r_mem_rvalid = mem_rvalid_i &  arb_outcome_head;
+
+  // fine-grain arbitration
+  rr_arb_tree #(
+    .NumIn     ( 2                 ),
+    .DataType  ( mem_req_payload_t )
+  ) i_rr_arb_tree (
+    .clk_i    ( clk_i                    ),
+    .rst_ni   ( rst_ni                   ),
+    .flush_i  ( 1'b0                     ),
+    .rr_i     (  '0                      ),
+    .req_i    ( { r_mem_req, w_mem_req } ),
+    .gnt_o    ( { r_mem_gnt, w_mem_gnt } ),
+    .data_i   ( { r_payload, w_payload } ),
+    .req_o    ( mem_req_o                ),
+    .gnt_i    ( mem_gnt_i                ),
+    .data_o   ( payload                  ),
+    .idx_o    ( arb_outcome              )
+  );
+
+  // back-routing store
+  fifo_v3 #(
+    .DATA_WIDTH ( 1            ),
+    .DEPTH      ( BufDepth + 1 )
+  ) i_fifo_v3_response_trgt_store (
+    .clk_i      ( clk_i                 ),
+    .rst_ni     ( rst_ni                ),
+    .flush_i    ( 1'b0                  ),
+    .testmode_i ( 1'b0                  ),
+    .full_o     ( ),
+    .empty_o    ( ),
+    .usage_o    ( ),
+    .data_i     ( arb_outcome           ),
+    .push_i     ( mem_req_o & mem_gnt_i ),
+    .data_o     ( arb_outcome_head      ),
+    .pop_i      ( mem_rvalid_i          )
+  );
+
+endmodule : axi_to_mem_interleaved
diff --git a/hw/deps/axi2per/axi2per.sv b/hw/deps/axi2per/axi2per.sv
new file mode 100644
index 0000000..a8d0656
--- /dev/null
+++ b/hw/deps/axi2per/axi2per.sv
@@ -0,0 +1,467 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi2per
+#(
+   parameter PER_ADDR_WIDTH = 32,
+   parameter PER_ID_WIDTH   = 5,
+   parameter AXI_ADDR_WIDTH = 32,
+   parameter AXI_DATA_WIDTH = 64,
+   parameter AXI_USER_WIDTH = 6,
+   parameter AXI_ID_WIDTH   = 3,
+   parameter BUFFER_DEPTH   = 2,
+   parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8
+)
+(
+   input  logic                      clk_i,
+   input  logic                      rst_ni,
+   input  logic                      test_en_i,
+
+   input  logic [5:0]                cluster_id_i,
+
+   // AXI4 SLAVE
+   //***************************************
+   // WRITE ADDRESS CHANNEL
+   input  logic                      axi_slave_aw_valid_i,
+   input  logic [AXI_ADDR_WIDTH-1:0] axi_slave_aw_addr_i,
+   input  logic [2:0]                axi_slave_aw_prot_i,
+   input  logic [3:0]                axi_slave_aw_region_i,
+   input  logic [7:0]                axi_slave_aw_len_i,
+   input  logic [2:0]                axi_slave_aw_size_i,
+   input  logic [1:0]                axi_slave_aw_burst_i,
+   input  logic                      axi_slave_aw_lock_i,
+   input  logic [5:0]                axi_slave_aw_atop_i,
+   input  logic [3:0]                axi_slave_aw_cache_i,
+   input  logic [3:0]                axi_slave_aw_qos_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_slave_aw_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_slave_aw_user_i,
+   output logic                      axi_slave_aw_ready_o,
+
+   // READ ADDRESS CHANNEL
+   input  logic                      axi_slave_ar_valid_i,
+   input  logic [AXI_ADDR_WIDTH-1:0] axi_slave_ar_addr_i,
+   input  logic [2:0]                axi_slave_ar_prot_i,
+   input  logic [3:0]                axi_slave_ar_region_i,
+   input  logic [7:0]                axi_slave_ar_len_i,
+   input  logic [2:0]                axi_slave_ar_size_i,
+   input  logic [1:0]                axi_slave_ar_burst_i,
+   input  logic                      axi_slave_ar_lock_i,
+   input  logic [3:0]                axi_slave_ar_cache_i,
+   input  logic [3:0]                axi_slave_ar_qos_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_slave_ar_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_slave_ar_user_i,
+   output logic                      axi_slave_ar_ready_o,
+
+   // WRITE DATA CHANNEL
+   input  logic                      axi_slave_w_valid_i,
+   input  logic [AXI_DATA_WIDTH-1:0] axi_slave_w_data_i,
+   input  logic [AXI_STRB_WIDTH-1:0] axi_slave_w_strb_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_slave_w_user_i,
+   input  logic                      axi_slave_w_last_i,
+   output logic                      axi_slave_w_ready_o,
+
+   // READ DATA CHANNEL
+   output logic                      axi_slave_r_valid_o,
+   output logic [AXI_DATA_WIDTH-1:0] axi_slave_r_data_o,
+   output logic [1:0]                axi_slave_r_resp_o,
+   output logic                      axi_slave_r_last_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_slave_r_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_slave_r_user_o,
+   input  logic                      axi_slave_r_ready_i,
+
+   // WRITE RESPONSE CHANNEL
+   output logic                      axi_slave_b_valid_o,
+   output logic [1:0]                axi_slave_b_resp_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_slave_b_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_slave_b_user_o,
+   input  logic                      axi_slave_b_ready_i,
+
+   // PERIPHERAL INTERCONNECT MASTER
+   //***************************************
+   //REQUEST CHANNEL
+   output logic                      per_master_req_o,
+   output logic [PER_ADDR_WIDTH-1:0] per_master_add_o,
+   output logic                      per_master_we_no,
+   output logic [5:0]                per_master_atop_o,
+   output logic [31:0]               per_master_wdata_o,
+   output logic [3:0]                per_master_be_o,
+   input  logic                      per_master_gnt_i,
+
+   //RESPONSE CHANNEL
+   input logic                       per_master_r_valid_i,
+   input logic                       per_master_r_opc_i,
+   input logic [31:0]                per_master_r_rdata_i,
+
+   // BUSY SIGNAL
+   output logic                      busy_o
+);
+
+   // SIGNAL DECLARATION
+   logic                              s_aw_valid;
+   logic [AXI_ADDR_WIDTH-1:0]         s_aw_addr;
+   logic [2:0]                        s_aw_prot;
+   logic [3:0]                        s_aw_region;
+   logic [7:0]                        s_aw_len;
+   logic [2:0]                        s_aw_size;
+   logic [1:0]                        s_aw_burst;
+   logic                              s_aw_lock;
+   logic [5:0]                        s_aw_atop;
+   logic [3:0]                        s_aw_cache;
+   logic [3:0]                        s_aw_qos;
+   logic [AXI_ID_WIDTH-1:0]           s_aw_id;
+   logic [AXI_USER_WIDTH-1:0]         s_aw_user;
+   logic                              s_aw_ready;
+
+   logic                              s_ar_valid;
+   logic [AXI_ADDR_WIDTH-1:0]         s_ar_addr;
+   logic [2:0]                        s_ar_prot;
+   logic [3:0]                        s_ar_region;
+   logic [7:0]                        s_ar_len;
+   logic [2:0]                        s_ar_size;
+   logic [1:0]                        s_ar_burst;
+   logic                              s_ar_lock;
+   logic [3:0]                        s_ar_cache;
+   logic [3:0]                        s_ar_qos;
+   logic [AXI_ID_WIDTH-1:0]           s_ar_id;
+   logic [AXI_USER_WIDTH-1:0]         s_ar_user;
+   logic                              s_ar_ready;
+
+   logic                              s_w_valid;
+   logic [AXI_DATA_WIDTH-1:0]         s_w_data;
+   logic [AXI_STRB_WIDTH-1:0]         s_w_strb;
+   logic [AXI_USER_WIDTH-1:0]         s_w_user;
+   logic                              s_w_last;
+   logic                              s_w_ready;
+
+   logic                              s_r_valid;
+   logic [AXI_DATA_WIDTH-1:0]         s_r_data;
+   logic [1:0]                        s_r_resp;
+   logic                              s_r_last;
+   logic [AXI_ID_WIDTH-1:0]           s_r_id;
+   logic [AXI_USER_WIDTH-1:0]         s_r_user;
+   logic                              s_r_ready;
+
+   logic                              s_b_valid;
+   logic [1:0]                        s_b_resp;
+   logic [AXI_ID_WIDTH-1:0]           s_b_id;
+   logic [AXI_USER_WIDTH-1:0]         s_b_user;
+   logic                              s_b_ready;
+
+   logic                              s_trans_req;
+   logic                              s_trans_we,
+                                      s_trans_atop_r;
+   logic [AXI_ID_WIDTH-1:0]           s_trans_id;
+   logic [AXI_ADDR_WIDTH-1:0]         s_trans_add;
+   logic                              s_trans_r_valid;
+
+   // AXI2PER REQUEST CHANNEL
+   axi2per_req_channel
+   #(
+      .PER_ADDR_WIDTH        ( PER_ADDR_WIDTH      ),
+      .AXI_ADDR_WIDTH        ( AXI_ADDR_WIDTH      ),
+      .AXI_DATA_WIDTH        ( AXI_DATA_WIDTH      ),
+      .AXI_USER_WIDTH        ( AXI_USER_WIDTH      ),
+      .AXI_ID_WIDTH          ( AXI_ID_WIDTH        )
+   )
+   req_channel_i
+   (
+      .clk_i                 ( clk_i               ),
+      .rst_ni                ( rst_ni              ),
+
+      .cluster_id_i          ( cluster_id_i        ),
+
+      .axi_slave_aw_valid_i  ( s_aw_valid          ),
+      .axi_slave_aw_addr_i   ( s_aw_addr           ),
+      .axi_slave_aw_prot_i   ( s_aw_prot           ),
+      .axi_slave_aw_region_i ( s_aw_region         ),
+      .axi_slave_aw_len_i    ( s_aw_len            ),
+      .axi_slave_aw_size_i   ( s_aw_size           ),
+      .axi_slave_aw_burst_i  ( s_aw_burst          ),
+      .axi_slave_aw_lock_i   ( s_aw_lock           ),
+      .axi_slave_aw_atop_i   ( s_aw_atop           ),
+      .axi_slave_aw_cache_i  ( s_aw_cache          ),
+      .axi_slave_aw_qos_i    ( s_aw_qos            ),
+      .axi_slave_aw_id_i     ( s_aw_id             ),
+      .axi_slave_aw_user_i   ( s_aw_user           ),
+      .axi_slave_aw_ready_o  ( s_aw_ready          ),
+
+      .axi_slave_ar_valid_i  ( s_ar_valid          ),
+      .axi_slave_ar_addr_i   ( s_ar_addr           ),
+      .axi_slave_ar_prot_i   ( s_ar_prot           ),
+      .axi_slave_ar_region_i ( s_ar_region         ),
+      .axi_slave_ar_len_i    ( s_ar_len            ),
+      .axi_slave_ar_size_i   ( s_ar_size           ),
+      .axi_slave_ar_burst_i  ( s_ar_burst          ),
+      .axi_slave_ar_lock_i   ( s_ar_lock           ),
+      .axi_slave_ar_cache_i  ( s_ar_cache          ),
+      .axi_slave_ar_qos_i    ( s_ar_qos            ),
+      .axi_slave_ar_id_i     ( s_ar_id             ),
+      .axi_slave_ar_user_i   ( s_ar_user           ),
+      .axi_slave_ar_ready_o  ( s_ar_ready          ),
+
+      .axi_slave_w_valid_i   ( s_w_valid           ),
+      .axi_slave_w_data_i    ( s_w_data            ),
+      .axi_slave_w_strb_i    ( s_w_strb            ),
+      .axi_slave_w_user_i    ( s_w_user            ),
+      .axi_slave_w_last_i    ( s_w_last            ),
+      .axi_slave_w_ready_o   ( s_w_ready           ),
+
+      .per_master_req_o      ( per_master_req_o    ),
+      .per_master_add_o      ( per_master_add_o    ),
+      .per_master_we_o       ( per_master_we_no    ),
+      .per_master_atop_o     ( per_master_atop_o   ),
+      .per_master_wdata_o    ( per_master_wdata_o  ),
+      .per_master_be_o       ( per_master_be_o     ),
+      .per_master_gnt_i      ( per_master_gnt_i    ),
+
+      .trans_req_o           ( s_trans_req         ),
+      .trans_we_o            ( s_trans_we          ),
+      .trans_atop_r_o        ( s_trans_atop_r      ),
+      .trans_id_o            ( s_trans_id          ),
+      .trans_add_o           ( s_trans_add         ),
+      .trans_r_valid_i       ( s_trans_r_valid     ),
+
+      .busy_o                ( busy_o              )
+   );
+
+   // AXI2PER RESPONSE CHANNEL
+   axi2per_res_channel
+   #(
+      .PER_ADDR_WIDTH       ( PER_ADDR_WIDTH       ),
+      .AXI_ADDR_WIDTH       ( AXI_ADDR_WIDTH       ),
+      .AXI_DATA_WIDTH       ( AXI_DATA_WIDTH       ),
+      .AXI_USER_WIDTH       ( AXI_USER_WIDTH       ),
+      .AXI_ID_WIDTH         ( AXI_ID_WIDTH         )
+   )
+   res_channel_i
+   (
+      .clk_i                ( clk_i                ),
+      .rst_ni               ( rst_ni               ),
+
+      .axi_slave_r_valid_o  ( s_r_valid            ),
+      .axi_slave_r_data_o   ( s_r_data             ),
+      .axi_slave_r_resp_o   ( s_r_resp             ),
+      .axi_slave_r_last_o   ( s_r_last             ),
+      .axi_slave_r_id_o     ( s_r_id               ),
+      .axi_slave_r_user_o   ( s_r_user             ),
+      .axi_slave_r_ready_i  ( s_r_ready            ),
+
+      .axi_slave_b_valid_o  ( s_b_valid            ),
+      .axi_slave_b_resp_o   ( s_b_resp             ),
+      .axi_slave_b_id_o     ( s_b_id               ),
+      .axi_slave_b_user_o   ( s_b_user             ),
+      .axi_slave_b_ready_i  ( s_b_ready            ),
+
+      .per_master_r_valid_i ( per_master_r_valid_i ),
+      .per_master_r_opc_i   ( per_master_r_opc_i   ),
+      .per_master_r_rdata_i ( per_master_r_rdata_i ),
+
+      .trans_req_i          ( s_trans_req          ),
+      .trans_we_i           ( s_trans_we           ),
+      .trans_atop_r_i       ( s_trans_atop_r       ),
+      .trans_id_i           ( s_trans_id           ),
+      .trans_add_i          ( s_trans_add          ),
+      .trans_r_valid_o      ( s_trans_r_valid      )
+   );
+
+
+
+
+   // AXI WRITE ADDRESS CHANNEL BUFFER
+   axi_aw_buffer
+   #(
+      .ID_WIDTH        ( AXI_ID_WIDTH           ),
+      .ADDR_WIDTH      ( AXI_ADDR_WIDTH         ),
+      .USER_WIDTH      ( AXI_USER_WIDTH         ),
+      .BUFFER_DEPTH    ( BUFFER_DEPTH           )
+   )
+   aw_buffer_i
+   (
+      .clk_i           ( clk_i                  ),
+      .rst_ni          ( rst_ni                 ),
+      .test_en_i       ( test_en_i              ),
+
+      .slave_valid_i   ( axi_slave_aw_valid_i   ),
+      .slave_addr_i    ( axi_slave_aw_addr_i    ),
+      .slave_prot_i    ( axi_slave_aw_prot_i    ),
+      .slave_region_i  ( axi_slave_aw_region_i  ),
+      .slave_len_i     ( axi_slave_aw_len_i     ),
+      .slave_size_i    ( axi_slave_aw_size_i    ),
+      .slave_burst_i   ( axi_slave_aw_burst_i   ),
+      .slave_lock_i    ( axi_slave_aw_lock_i    ),
+      .slave_atop_i    ( axi_slave_aw_atop_i    ),
+      .slave_cache_i   ( axi_slave_aw_cache_i   ),
+      .slave_qos_i     ( axi_slave_aw_qos_i     ),
+      .slave_id_i      ( axi_slave_aw_id_i      ),
+      .slave_user_i    ( axi_slave_aw_user_i    ),
+      .slave_ready_o   ( axi_slave_aw_ready_o   ),
+
+      .master_valid_o  ( s_aw_valid             ),
+      .master_addr_o   ( s_aw_addr              ),
+      .master_prot_o   ( s_aw_prot              ),
+      .master_region_o ( s_aw_region            ),
+      .master_len_o    ( s_aw_len               ),
+      .master_size_o   ( s_aw_size              ),
+      .master_burst_o  ( s_aw_burst             ),
+      .master_lock_o   ( s_aw_lock              ),
+      .master_atop_o   ( s_aw_atop              ),
+      .master_cache_o  ( s_aw_cache             ),
+      .master_qos_o    ( s_aw_qos               ),
+      .master_id_o     ( s_aw_id                ),
+      .master_user_o   ( s_aw_user              ),
+      .master_ready_i  ( s_aw_ready             )
+   );
+
+   // AXI READ ADDRESS CHANNEL BUFFER
+   axi_ar_buffer
+   #(
+      .ID_WIDTH        ( AXI_ID_WIDTH       ),
+      .ADDR_WIDTH      ( AXI_ADDR_WIDTH     ),
+      .USER_WIDTH      ( AXI_USER_WIDTH     ),
+      .BUFFER_DEPTH    ( BUFFER_DEPTH       )
+   )
+   ar_buffer_i
+   (
+      .clk_i            ( clk_i                   ),
+      .rst_ni           ( rst_ni                  ),
+      .test_en_i        ( test_en_i               ),
+
+      .slave_valid_i    ( axi_slave_ar_valid_i    ),
+      .slave_addr_i     ( axi_slave_ar_addr_i     ),
+      .slave_prot_i     ( axi_slave_ar_prot_i     ),
+      .slave_region_i   ( axi_slave_ar_region_i   ),
+      .slave_len_i      ( axi_slave_ar_len_i      ),
+      .slave_size_i     ( axi_slave_ar_size_i     ),
+      .slave_burst_i    ( axi_slave_ar_burst_i    ),
+      .slave_lock_i     ( axi_slave_ar_lock_i     ),
+      .slave_cache_i    ( axi_slave_ar_cache_i    ),
+      .slave_qos_i      ( axi_slave_ar_qos_i      ),
+      .slave_id_i       ( axi_slave_ar_id_i       ),
+      .slave_user_i     ( axi_slave_ar_user_i     ),
+      .slave_ready_o    ( axi_slave_ar_ready_o    ),
+
+      .master_valid_o   ( s_ar_valid              ),
+      .master_addr_o    ( s_ar_addr               ),
+      .master_prot_o    ( s_ar_prot               ),
+      .master_region_o  ( s_ar_region             ),
+      .master_len_o     ( s_ar_len                ),
+      .master_size_o    ( s_ar_size               ),
+      .master_burst_o   ( s_ar_burst              ),
+      .master_lock_o    ( s_ar_lock               ),
+      .master_cache_o   ( s_ar_cache              ),
+      .master_qos_o     ( s_ar_qos                ),
+      .master_id_o      ( s_ar_id                 ),
+      .master_user_o    ( s_ar_user               ),
+      .master_ready_i   ( s_ar_ready              )
+   );
+
+   // WRITE DATA CHANNEL BUFFER
+   axi_w_buffer
+   #(
+      .DATA_WIDTH    ( AXI_DATA_WIDTH  ),
+      .USER_WIDTH    ( AXI_USER_WIDTH  ),
+      .BUFFER_DEPTH  ( BUFFER_DEPTH    )
+   )
+   w_buffer_i
+   (
+      .clk_i           ( clk_i                ),
+      .rst_ni          ( rst_ni               ),
+      .test_en_i       ( test_en_i            ),
+
+      .slave_valid_i   ( axi_slave_w_valid_i  ),
+      .slave_data_i    ( axi_slave_w_data_i   ),
+      .slave_strb_i    ( axi_slave_w_strb_i   ),
+      .slave_user_i    ( axi_slave_w_user_i   ),
+      .slave_last_i    ( axi_slave_w_last_i   ),
+      .slave_ready_o   ( axi_slave_w_ready_o  ),
+
+      .master_valid_o  ( s_w_valid            ),
+      .master_data_o   ( s_w_data             ),
+      .master_strb_o   ( s_w_strb             ),
+      .master_user_o   ( s_w_user             ),
+      .master_last_o   ( s_w_last             ),
+      .master_ready_i  ( s_w_ready            )
+   );
+
+   // READ DATA CHANNEL BUFFER
+   axi_r_buffer
+   #(
+      .ID_WIDTH      ( AXI_ID_WIDTH    ),
+      .DATA_WIDTH    ( AXI_DATA_WIDTH  ),
+      .USER_WIDTH    ( AXI_USER_WIDTH  ),
+      .BUFFER_DEPTH  ( BUFFER_DEPTH    )
+   )
+   r_buffer_i
+   (
+      .clk_i           ( clk_i                ),
+      .rst_ni          ( rst_ni               ),
+      .test_en_i       ( test_en_i            ),
+
+      .slave_valid_i   ( s_r_valid            ),
+      .slave_data_i    ( s_r_data             ),
+      .slave_resp_i    ( s_r_resp             ),
+      .slave_user_i    ( s_r_user             ),
+      .slave_id_i      ( s_r_id               ),
+      .slave_last_i    ( s_r_last             ),
+      .slave_ready_o   ( s_r_ready            ),
+
+      .master_valid_o  ( axi_slave_r_valid_o  ),
+      .master_data_o   ( axi_slave_r_data_o   ),
+      .master_resp_o   ( axi_slave_r_resp_o   ),
+      .master_user_o   ( axi_slave_r_user_o   ),
+      .master_id_o     ( axi_slave_r_id_o     ),
+      .master_last_o   ( axi_slave_r_last_o   ),
+      .master_ready_i  ( axi_slave_r_ready_i  )
+   );
+
+   // WRITE RESPONSE CHANNEL BUFFER
+   axi_b_buffer
+   #(
+      .ID_WIDTH        ( AXI_ID_WIDTH         ),
+      .USER_WIDTH      ( AXI_USER_WIDTH       ),
+      .BUFFER_DEPTH    ( BUFFER_DEPTH         )
+   )
+   b_buffer_i
+   (
+      .clk_i           ( clk_i                ),
+      .rst_ni          ( rst_ni               ),
+      .test_en_i       ( test_en_i            ),
+
+      .slave_valid_i   ( s_b_valid            ),
+      .slave_resp_i    ( s_b_resp             ),
+      .slave_id_i      ( s_b_id               ),
+      .slave_user_i    ( s_b_user             ),
+      .slave_ready_o   ( s_b_ready            ),
+
+      .master_valid_o  ( axi_slave_b_valid_o  ),
+      .master_resp_o   ( axi_slave_b_resp_o   ),
+      .master_id_o     ( axi_slave_b_id_o     ),
+      .master_user_o   ( axi_slave_b_user_o   ),
+      .master_ready_i  ( axi_slave_b_ready_i  )
+   );
+
+   `ifndef TARGET_SYNTHESIS
+      assert property (@(posedge clk_i) disable iff (!rst_ni)
+            axi_slave_aw_valid_i |-> axi_slave_aw_len_i == '0)
+         else $error("This module does not support bursts!");
+      assert property (@(posedge clk_i) disable iff (!rst_ni)
+            axi_slave_ar_valid_i |-> axi_slave_ar_len_i == '0)
+         else $error("This module does not support bursts!");
+      assert property (@(posedge clk_i) disable iff (!rst_ni)
+            axi_slave_aw_valid_i |-> axi_slave_aw_size_i <= 3'd2)
+         else $error("This module does not support beats wider than 32 bit!");
+      assert property (@(posedge clk_i) disable iff (!rst_ni)
+            axi_slave_ar_valid_i |-> axi_slave_ar_size_i <= 3'd2)
+         else $error("This module does not support beats wider than 32 bit!");
+   `endif
+
+endmodule
diff --git a/hw/deps/axi2per/axi2per_req_channel.sv b/hw/deps/axi2per/axi2per_req_channel.sv
new file mode 100644
index 0000000..0437673
--- /dev/null
+++ b/hw/deps/axi2per/axi2per_req_channel.sv
@@ -0,0 +1,215 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi2per_req_channel #(
+  // PARAMETERS
+  parameter PER_ADDR_WIDTH = 32,
+  parameter PER_ID_WIDTH   = 5,
+  parameter AXI_ADDR_WIDTH = 32,
+  parameter AXI_DATA_WIDTH = 64,
+  parameter AXI_USER_WIDTH = 6,
+  parameter AXI_ID_WIDTH   = 3,
+  // LOCAL PARAMETERS --> DO NOT OVERRIDE
+  parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8 // DO NOT OVERRIDE
+) (
+  input logic                       clk_i,
+  input logic                       rst_ni,
+
+  input  logic [5:0]                cluster_id_i,
+
+  input  logic                      axi_slave_aw_valid_i,
+  input  logic [AXI_ADDR_WIDTH-1:0] axi_slave_aw_addr_i,
+  input  logic [2:0]                axi_slave_aw_prot_i,
+  input  logic [3:0]                axi_slave_aw_region_i,
+  input  logic [7:0]                axi_slave_aw_len_i,
+  input  logic [2:0]                axi_slave_aw_size_i,
+  input  logic [1:0]                axi_slave_aw_burst_i,
+  input  logic                      axi_slave_aw_lock_i,
+  input  logic [5:0]                axi_slave_aw_atop_i,
+  input  logic [3:0]                axi_slave_aw_cache_i,
+  input  logic [3:0]                axi_slave_aw_qos_i,
+  input  logic [AXI_ID_WIDTH-1:0]   axi_slave_aw_id_i,
+  input  logic [AXI_USER_WIDTH-1:0] axi_slave_aw_user_i,
+  output logic                      axi_slave_aw_ready_o,
+
+  // READ ADDRESS CHANNEL
+  input  logic                      axi_slave_ar_valid_i,
+  input  logic [AXI_ADDR_WIDTH-1:0] axi_slave_ar_addr_i,
+  input  logic [2:0]                axi_slave_ar_prot_i,
+  input  logic [3:0]                axi_slave_ar_region_i,
+  input  logic [7:0]                axi_slave_ar_len_i,
+  input  logic [2:0]                axi_slave_ar_size_i,
+  input  logic [1:0]                axi_slave_ar_burst_i,
+  input  logic                      axi_slave_ar_lock_i,
+  input  logic [3:0]                axi_slave_ar_cache_i,
+  input  logic [3:0]                axi_slave_ar_qos_i,
+  input  logic [AXI_ID_WIDTH-1:0]   axi_slave_ar_id_i,
+  input  logic [AXI_USER_WIDTH-1:0] axi_slave_ar_user_i,
+  output logic                      axi_slave_ar_ready_o,
+
+  // WRITE DATA CHANNEL
+  input  logic                      axi_slave_w_valid_i,
+  input  logic [AXI_DATA_WIDTH-1:0] axi_slave_w_data_i,
+  input  logic [AXI_STRB_WIDTH-1:0] axi_slave_w_strb_i,
+  input  logic [AXI_USER_WIDTH-1:0] axi_slave_w_user_i,
+  input  logic                      axi_slave_w_last_i,
+  output logic                      axi_slave_w_ready_o,
+
+  // PERIPHERAL REQUEST CHANNEL
+  output logic                      per_master_req_o,
+  output logic [PER_ADDR_WIDTH-1:0] per_master_add_o,
+  output logic                      per_master_we_o,
+  output logic [5:0]                per_master_atop_o,
+  output logic [31:0]               per_master_wdata_o,
+  output logic [3:0]                per_master_be_o,
+  input  logic                      per_master_gnt_i,
+
+  // CONTROL SIGNALS
+  output logic                      trans_req_o,
+  output logic                      trans_we_o,
+  output logic                      trans_atop_r_o,
+  output logic [AXI_ID_WIDTH-1:0]   trans_id_o,
+  output logic [AXI_ADDR_WIDTH-1:0] trans_add_o,
+  input  logic                      trans_r_valid_i,
+
+  // BUSY SIGNAL
+  output logic                      busy_o
+);
+
+  enum logic {TransIdle, TransPending} state_d, state_q;
+
+  logic inv_wdata;
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      state_q <= TransIdle;
+    end else begin
+      state_q <= state_d;
+    end
+  end
+
+  // COMPUTE NEXT STATE
+  always_comb begin
+    axi_slave_aw_ready_o = 1'b0;
+    axi_slave_ar_ready_o = 1'b0;
+    axi_slave_w_ready_o  = 1'b0;
+
+    per_master_req_o     = 1'b0;
+    per_master_add_o     =   '0;
+    per_master_we_o      = 1'b0;
+    per_master_wdata_o   =   '0;
+    per_master_be_o      =   '0;
+
+    trans_req_o          = 1'b0;
+    trans_id_o           =   '0;
+    trans_add_o          =   '0;
+
+    busy_o               = 1'b0;
+
+    state_d              = state_q;
+
+    case (state_q)
+      TransIdle: begin
+        // Handle request on AR
+        if (axi_slave_ar_valid_i) begin
+          per_master_req_o = 1'b1;
+          per_master_we_o  = 1'b1; // write enable is active low
+          per_master_add_o = axi_slave_ar_addr_i;
+
+          if (per_master_gnt_i) begin
+            axi_slave_ar_ready_o = 1'b1;
+
+            trans_req_o          = 1'b1;
+            trans_id_o           = axi_slave_ar_id_i;
+            trans_add_o          = axi_slave_ar_addr_i;
+
+            state_d              = TransPending;
+          end
+        // Handle request on AW and W
+        end else if (axi_slave_aw_valid_i && axi_slave_w_valid_i) begin
+          per_master_req_o = 1'b1;
+          per_master_we_o  = 1'b0; // write enable is active low
+          per_master_add_o = axi_slave_aw_addr_i;
+
+          // Multiplex 64-bit W channel to 32-bit peripheral data channel based on the address.
+          if (axi_slave_aw_addr_i[2]) begin
+            per_master_be_o     = axi_slave_w_strb_i[7:4];
+            per_master_wdata_o  = axi_slave_w_data_i[63:32];
+          end else begin
+            per_master_be_o     = axi_slave_w_strb_i[3:0];
+            per_master_wdata_o  = axi_slave_w_data_i[31:0];
+          end
+
+          if (inv_wdata) begin
+            per_master_wdata_o = ~per_master_wdata_o;
+          end
+
+          if (per_master_gnt_i) begin
+            axi_slave_aw_ready_o = 1'b1;
+            axi_slave_w_ready_o  = 1'b1;
+
+            trans_req_o          = 1'b1;
+            trans_id_o           = axi_slave_aw_id_i;
+            trans_add_o          = axi_slave_aw_addr_i;
+
+            state_d              = TransPending;
+          end
+        end
+        per_master_add_o = per_master_add_o - (32'h0040_0000 * cluster_id_i);
+      end
+
+      TransPending: begin
+        busy_o = 1'b1;
+        if (trans_r_valid_i) begin
+          // Received notification from response channel -> transaction completed.
+          state_d = TransIdle;
+        end
+      end
+    endcase
+  end
+  assign trans_we_o = per_master_we_o;
+
+  always_comb begin
+    inv_wdata = 1'b0;
+    per_master_atop_o = '0;
+    trans_atop_r_o = 1'b0;
+    if (!per_master_we_o && axi_slave_aw_atop_i[5:4] != axi_pkg::ATOP_NONE) begin
+      if (axi_slave_aw_atop_i == axi_pkg::ATOP_ATOMICSWAP) begin
+        per_master_atop_o = riscv_defines::AMO_SWAP;
+      end else begin
+        case (axi_slave_aw_atop_i[2:0])
+          axi_pkg::ATOP_ADD:  per_master_atop_o = riscv_defines::AMO_ADD;
+          axi_pkg::ATOP_CLR: begin
+            inv_wdata = 1'b1;
+            per_master_atop_o = riscv_defines::AMO_AND;
+          end
+          axi_pkg::ATOP_EOR:  per_master_atop_o = riscv_defines::AMO_XOR;
+          axi_pkg::ATOP_SET:  per_master_atop_o = riscv_defines::AMO_OR;
+          axi_pkg::ATOP_SMAX: per_master_atop_o = riscv_defines::AMO_MAX;
+          axi_pkg::ATOP_SMIN: per_master_atop_o = riscv_defines::AMO_MIN;
+          axi_pkg::ATOP_UMAX: per_master_atop_o = riscv_defines::AMO_MAXU;
+          axi_pkg::ATOP_UMIN: per_master_atop_o = riscv_defines::AMO_MINU;
+        endcase
+        if (axi_slave_aw_atop_i[5:4] == axi_pkg::ATOP_ATOMICLOAD) begin
+          trans_atop_r_o = 1'b1;
+        end
+      end
+    end
+  end
+
+  `ifndef TARGET_SYNTHESIS
+    assert property (@(posedge clk_i) disable iff (!rst_ni)
+        axi_slave_aw_atop_i != axi_pkg::ATOP_ATOMICCMP)
+      else $error("Atomic compare-and-swap not supported!");
+  `endif
+
+endmodule
diff --git a/hw/deps/axi2per/axi2per_res_channel.sv b/hw/deps/axi2per/axi2per_res_channel.sv
new file mode 100644
index 0000000..4c7700e
--- /dev/null
+++ b/hw/deps/axi2per/axi2per_res_channel.sv
@@ -0,0 +1,183 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi2per_res_channel #(
+  // PARAMETERS
+  parameter PER_ADDR_WIDTH = 32,
+  parameter PER_ID_WIDTH   = 5,
+  parameter AXI_ADDR_WIDTH = 32,
+  parameter AXI_DATA_WIDTH = 64,
+  parameter AXI_USER_WIDTH = 6,
+  parameter AXI_ID_WIDTH   = 3
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  // PERIPHERAL INTERCONNECT MASTER
+  //***************************************
+  //RESPONSE CHANNEL
+  input logic                       per_master_r_valid_i,
+  input logic                       per_master_r_opc_i,
+  input logic [31:0]                per_master_r_rdata_i,
+
+  // AXI4 MASTER
+  //***************************************
+  // READ DATA CHANNEL
+  output logic                      axi_slave_r_valid_o,
+  output logic [AXI_DATA_WIDTH-1:0] axi_slave_r_data_o,
+  output logic [1:0]                axi_slave_r_resp_o,
+  output logic                      axi_slave_r_last_o,
+  output logic [AXI_ID_WIDTH-1:0]   axi_slave_r_id_o,
+  output logic [AXI_USER_WIDTH-1:0] axi_slave_r_user_o,
+  input  logic                      axi_slave_r_ready_i,
+
+  // WRITE RESPONSE CHANNEL
+  output logic                      axi_slave_b_valid_o,
+  output logic [1:0]                axi_slave_b_resp_o,
+  output logic [AXI_ID_WIDTH-1:0]   axi_slave_b_id_o,
+  output logic [AXI_USER_WIDTH-1:0] axi_slave_b_user_o,
+  input  logic                      axi_slave_b_ready_i,
+
+  // CONTROL SIGNALS
+  input logic                       trans_req_i,
+  input logic                       trans_we_i,
+  input logic                       trans_atop_r_i,
+  input logic [AXI_ID_WIDTH-1:0]    trans_id_i,
+  input logic [AXI_ADDR_WIDTH-1:0]  trans_add_i,
+  output logic                      trans_r_valid_o
+);
+
+  logic [AXI_DATA_WIDTH-1:0]  s_axi_slave_r_data;
+
+  logic [31:0]                s_per_master_r_data;
+
+  logic                       s_trans_add_alignment,  //0 --> aligned to 64bit, 1--> not aligned to 64bit
+                              s_trans_atop_r_buf,
+                              s_trans_we_buf;
+  logic [AXI_ID_WIDTH-1:0]    s_trans_id_buf;
+
+  enum logic [1:0] {Idle, Pending, HoldB, HoldR} state_d, state_q;
+
+  always_comb begin
+    axi_slave_r_valid_o = 1'b0;
+    axi_slave_r_data_o  =   '0;
+    axi_slave_r_last_o  = 1'b0;
+
+    axi_slave_b_valid_o = 1'b0;
+
+    state_d             = state_q;
+
+    unique case (state_q)
+      Idle: begin
+        if (per_master_r_valid_i) begin
+          state_d = Pending;
+        end
+      end
+
+      Pending: begin
+        if (s_trans_we_buf) begin // read
+          axi_slave_r_data_o  = s_axi_slave_r_data;
+          axi_slave_r_last_o  = 1'b1;
+          axi_slave_r_valid_o = 1'b1;
+          if (axi_slave_r_ready_i) begin
+            state_d = Idle;
+          end
+        end else begin // write
+          axi_slave_b_valid_o = 1'b1;
+          if (axi_slave_b_ready_i) begin
+            state_d = Idle;
+          end
+          if (s_trans_atop_r_buf) begin // ATOP with R response
+            axi_slave_r_data_o  = s_axi_slave_r_data;
+            axi_slave_r_last_o  = 1'b1;
+            axi_slave_r_valid_o = 1'b1;
+            case ({axi_slave_b_ready_i, axi_slave_r_ready_i})
+              2'b01: state_d = HoldB;
+              2'b10: state_d = HoldR;
+              2'b11: state_d = Idle;
+            endcase
+          end
+        end
+      end
+
+      HoldB: begin
+        axi_slave_b_valid_o = 1'b1;
+        if (axi_slave_b_ready_i) begin
+          state_d = Idle;
+        end
+      end
+
+      HoldR: begin
+        axi_slave_r_data_o  = s_axi_slave_r_data;
+        axi_slave_r_last_o  = 1'b1;
+        axi_slave_r_valid_o = 1'b1;
+        if (axi_slave_r_ready_i) begin
+          state_d = Idle;
+        end
+      end
+
+      default: state_d = Idle;
+    endcase
+  end
+
+  assign trans_r_valid_o = axi_slave_b_valid_o | axi_slave_r_valid_o;
+  assign axi_slave_b_id_o = s_trans_id_buf;
+  assign axi_slave_r_id_o = s_trans_id_buf;
+
+  // Demultiplex the 32-bit data of the peripheral bus to the 64-bit AXI R channel.
+  always_comb begin
+    if (!s_trans_add_alignment) begin
+      s_axi_slave_r_data = {32'b0, s_per_master_r_data};
+    end else begin
+      s_axi_slave_r_data = {s_per_master_r_data, 32'b0};
+    end
+  end
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      s_per_master_r_data   <=   '0;
+      s_trans_add_alignment <= 1'b0;
+      s_trans_atop_r_buf    <= 1'b0;
+      s_trans_id_buf        <=   '0;
+      s_trans_we_buf        <= 1'b0;
+      state_q               <= Idle;
+    end else begin
+      if (per_master_r_valid_i) begin
+        s_per_master_r_data <= per_master_r_rdata_i;
+      end
+      if (trans_req_i) begin
+        s_trans_add_alignment <= trans_add_i[2];
+        s_trans_atop_r_buf    <= trans_atop_r_i;
+        s_trans_id_buf        <= trans_id_i;
+        s_trans_we_buf        <= trans_we_i;
+      end
+      state_q <= state_d;
+    end
+  end
+
+  // UNUSED SIGNALS
+  assign axi_slave_r_resp_o = '0;
+  assign axi_slave_r_user_o = '0;
+  assign axi_slave_b_resp_o = '0;
+  assign axi_slave_b_user_o = '0;
+
+  `ifndef VERILATOR
+  `ifndef TARGET_SYNTHESIS
+    default disable iff (!rst_ni);
+    assert property (@(posedge clk_i) per_master_r_valid_i |-> state_q == Idle)
+      else $error("Lost response on peripheral bus!");
+    assert property (@(posedge clk_i) trans_req_i |-> state_q == Idle)
+      else $error("Lost transfer request!");
+  `endif
+  `endif
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_res_tbl.sv b/hw/deps/axi_riscv_atomics/src/axi_res_tbl.sv
new file mode 100644
index 0000000..657e6f5
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_res_tbl.sv
@@ -0,0 +1,89 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// AXI Reservation Table
+module axi_res_tbl #(
+    parameter int unsigned AXI_ADDR_WIDTH = 0,
+    parameter int unsigned AXI_ID_WIDTH = 0
+) (
+    input  logic                        clk_i,
+    input  logic                        rst_ni,
+    input  logic [AXI_ADDR_WIDTH-1:0]   check_clr_addr_i,
+    input  logic [AXI_ID_WIDTH-1:0]     check_id_i,
+    input  logic                        check_clr_excl_i,
+    output logic                        check_res_o,
+    input  logic                        check_clr_req_i,
+    output logic                        check_clr_gnt_o,
+    input  logic [AXI_ADDR_WIDTH-1:0]   set_addr_i,
+    input  logic [AXI_ID_WIDTH-1:0]     set_id_i,
+    input  logic                        set_req_i,
+    output logic                        set_gnt_o
+);
+
+    localparam integer N_IDS = 2**AXI_ID_WIDTH;
+
+    // Declarations of Signals and Types
+    logic [N_IDS-1:0][AXI_ADDR_WIDTH-1:0]   tbl_d,                      tbl_q;
+    logic                                   clr,
+                                            set;
+
+    generate for (genvar i = 0; i < N_IDS; ++i) begin: gen_tbl
+        always_comb begin
+            tbl_d[i] = tbl_q[i];
+            if (set && i == set_id_i) begin
+                tbl_d[i] = set_addr_i;
+            end else if (clr && tbl_q[i] == check_clr_addr_i) begin
+                tbl_d[i] = '0;
+            end
+        end
+    end endgenerate
+
+    // Table-Managing Logic
+    always_comb begin
+        clr             = 1'b0;
+        set             = 1'b0;
+        set_gnt_o       = 1'b0;
+        check_res_o     = 1'b0;
+        check_clr_gnt_o = 1'b0;
+
+        if (check_clr_req_i) begin
+            automatic logic match = (tbl_q[check_id_i] == check_clr_addr_i);
+            check_clr_gnt_o = 1'b1;
+            check_res_o     = match;
+            clr             = !(check_clr_excl_i && !match);
+        end else if (set_req_i) begin
+            set         = 1'b1;
+            set_gnt_o   = 1'b1;
+        end
+    end
+
+    // Registers
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            tbl_q   <= '0;
+        end else begin
+            tbl_q   <= tbl_d;
+        end
+    end
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (AXI_ADDR_WIDTH > 0)
+            else $fatal(1, "AXI_ADDR_WIDTH must be greater than 0!");
+        assert (AXI_ID_WIDTH > 0)
+            else $fatal(1, "AXI_ID_WIDTH must be greater than 0!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_riscv_amos.sv b/hw/deps/axi_riscv_atomics/src/axi_riscv_amos.sv
new file mode 100644
index 0000000..98b3a73
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_riscv_amos.sv
@@ -0,0 +1,1075 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// AXI RISC-V Atomic Operations (AMOs) Adapter
+//
+// This adapter implements atomic memory operations in accordance with the RVWMO memory consistency
+// model.
+//
+// Interface notes:
+// -  This module has combinational paths between AXI inputs and outputs for minimum latency. Add
+//    slices upstream or downstream or in both directions if combinatorial paths become too long.
+//    The module adheres to the AXI ready/valid dependency specification to prevent combinatorial
+//    loops.
+
+module axi_riscv_amos #(
+    // AXI Parameters
+    parameter int unsigned AXI_ADDR_WIDTH       = 0,
+    parameter int unsigned AXI_DATA_WIDTH       = 0,
+    parameter int unsigned AXI_ID_WIDTH         = 0,
+    parameter int unsigned AXI_USER_WIDTH       = 0,
+    // Maximum number of AXI write transactions outstanding at the same time
+    parameter int unsigned AXI_MAX_WRITE_TXNS   = 0,
+    // Word width of the widest RISC-V processor that can issue requests to this module.
+    // 32 for RV32; 64 for RV64, where both 32-bit (.W suffix) and 64-bit (.D suffix) AMOs are
+    // supported if `aw_strb` is set correctly.
+    parameter int unsigned RISCV_WORD_WIDTH     = 0,
+    /// Derived Parameters (do NOT change manually!)
+    localparam int unsigned AXI_STRB_WIDTH      = AXI_DATA_WIDTH / 8
+) (
+    input  logic                        clk_i,
+    input  logic                        rst_ni,
+
+    /// Slave Interface
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_aw_addr_i,
+    input  logic [2:0]                  slv_aw_prot_i,
+    input  logic [3:0]                  slv_aw_region_i,
+    input  logic [5:0]                  slv_aw_atop_i,
+    input  logic [7:0]                  slv_aw_len_i,
+    input  logic [2:0]                  slv_aw_size_i,
+    input  logic [1:0]                  slv_aw_burst_i,
+    input  logic                        slv_aw_lock_i,
+    input  logic [3:0]                  slv_aw_cache_i,
+    input  logic [3:0]                  slv_aw_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_aw_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_aw_user_i,
+    output logic                        slv_aw_ready_o,
+    input  logic                        slv_aw_valid_i,
+
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_ar_addr_i,
+    input  logic [2:0]                  slv_ar_prot_i,
+    input  logic [3:0]                  slv_ar_region_i,
+    input  logic [7:0]                  slv_ar_len_i,
+    input  logic [2:0]                  slv_ar_size_i,
+    input  logic [1:0]                  slv_ar_burst_i,
+    input  logic                        slv_ar_lock_i,
+    input  logic [3:0]                  slv_ar_cache_i,
+    input  logic [3:0]                  slv_ar_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_ar_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_ar_user_i,
+    output logic                        slv_ar_ready_o,
+    input  logic                        slv_ar_valid_i,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   slv_w_data_i,
+    input  logic [AXI_STRB_WIDTH-1:0]   slv_w_strb_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_w_user_i,
+    input  logic                        slv_w_last_i,
+    output logic                        slv_w_ready_o,
+    input  logic                        slv_w_valid_i,
+
+    output logic [AXI_DATA_WIDTH-1:0]   slv_r_data_o,
+    output logic [1:0]                  slv_r_resp_o,
+    output logic                        slv_r_last_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_r_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_r_user_o,
+    input  logic                        slv_r_ready_i,
+    output logic                        slv_r_valid_o,
+
+    output logic [1:0]                  slv_b_resp_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_b_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_b_user_o,
+    input  logic                        slv_b_ready_i,
+    output logic                        slv_b_valid_o,
+
+    /// Master Interface
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_aw_addr_o,
+    output logic [2:0]                  mst_aw_prot_o,
+    output logic [3:0]                  mst_aw_region_o,
+    output logic [5:0]                  mst_aw_atop_o,
+    output logic [7:0]                  mst_aw_len_o,
+    output logic [2:0]                  mst_aw_size_o,
+    output logic [1:0]                  mst_aw_burst_o,
+    output logic                        mst_aw_lock_o,
+    output logic [3:0]                  mst_aw_cache_o,
+    output logic [3:0]                  mst_aw_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_aw_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_aw_user_o,
+    input  logic                        mst_aw_ready_i,
+    output logic                        mst_aw_valid_o,
+
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_ar_addr_o,
+    output logic [2:0]                  mst_ar_prot_o,
+    output logic [3:0]                  mst_ar_region_o,
+    output logic [7:0]                  mst_ar_len_o,
+    output logic [2:0]                  mst_ar_size_o,
+    output logic [1:0]                  mst_ar_burst_o,
+    output logic                        mst_ar_lock_o,
+    output logic [3:0]                  mst_ar_cache_o,
+    output logic [3:0]                  mst_ar_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_ar_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_ar_user_o,
+    input  logic                        mst_ar_ready_i,
+    output logic                        mst_ar_valid_o,
+
+    output logic [AXI_DATA_WIDTH-1:0]   mst_w_data_o,
+    output logic [AXI_STRB_WIDTH-1:0]   mst_w_strb_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_w_user_o,
+    output logic                        mst_w_last_o,
+    input  logic                        mst_w_ready_i,
+    output logic                        mst_w_valid_o,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   mst_r_data_i,
+    input  logic [1:0]                  mst_r_resp_i,
+    input  logic                        mst_r_last_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_r_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_r_user_i,
+    output logic                        mst_r_ready_o,
+    input  logic                        mst_r_valid_i,
+
+    input  logic [1:0]                  mst_b_resp_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_b_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_b_user_i,
+    output logic                        mst_b_ready_o,
+    input  logic                        mst_b_valid_i
+);
+
+    localparam int unsigned OUTSTND_BURSTS_WIDTH = $clog2(AXI_MAX_WRITE_TXNS+1);
+    localparam int unsigned AXI_ALU_RATIO        = AXI_DATA_WIDTH/RISCV_WORD_WIDTH;
+
+    // State types
+    typedef enum logic [1:0] { FEEDTHROUGH_AW, WAIT_RESULT_AW, SEND_AW } aw_state_t;
+    aw_state_t   aw_state_d, aw_state_q;
+
+    typedef enum logic [2:0] { FEEDTHROUGH_W, WAIT_DATA_W, WAIT_RESULT_W, WAIT_CHANNEL_W, SEND_W } w_state_t;
+    w_state_t    w_state_d, w_state_q;
+
+    typedef enum logic [1:0] { FEEDTHROUGH_B, WAIT_COMPLETE_B, WAIT_CHANNEL_B, SEND_B } b_state_t;
+    b_state_t    b_state_d, b_state_q;
+
+    typedef enum logic [1:0] { FEEDTHROUGH_AR, WAIT_CHANNEL_AR, SEND_AR } ar_state_t;
+    ar_state_t   ar_state_d, ar_state_q;
+
+    typedef enum logic [1:0] { FEEDTHROUGH_R, WAIT_DATA_R, WAIT_CHANNEL_R, SEND_R } r_state_t;
+    r_state_t    r_state_d, r_state_q;
+
+    typedef enum logic [1:0] { NONE, INVALID, LOAD, STORE } atop_req_t;
+    atop_req_t   atop_valid_d, atop_valid_q;
+
+    // Signal declarations
+    // Transaction FF
+    logic [AXI_ADDR_WIDTH-1:0]          addr_d,         addr_q;
+    logic [AXI_ID_WIDTH-1:0]            id_d,           id_q;
+    logic [AXI_STRB_WIDTH-1:0]          strb_d,         strb_q;
+    logic [2:0]                         size_d,         size_q;
+    logic [5:0]                         atop_d,         atop_q;
+    logic [3:0]                         cache_d,        cache_q;
+    logic [2:0]                         prot_d,         prot_q;
+    logic [3:0]                         qos_d,          qos_q;
+    logic [3:0]                         region_d,       region_q;
+    logic [1:0]                         r_resp_d,       r_resp_q;
+    logic [AXI_USER_WIDTH-1:0]          aw_user_d,      aw_user_q,
+                                        w_user_d,       w_user_q,
+                                        r_user_d,       r_user_q;
+    // Data FF
+    logic [AXI_DATA_WIDTH-1:0]          w_data_d,       w_data_q;       // AMO operand
+    logic [AXI_DATA_WIDTH-1:0]          r_data_d,       r_data_q;       // Data from memory
+    logic [AXI_DATA_WIDTH-1:0]          result_d,       result_q;       // Result of AMO operation
+    logic                               w_d_valid_d,    w_d_valid_q,    // AMO operand valid
+                                        r_d_valid_d,    r_d_valid_q;    // Data from memory valid
+    // Counters
+    logic [OUTSTND_BURSTS_WIDTH-1:0]    aw_trans_d,     aw_trans_q;     // AW transaction in flight downstream
+    logic [OUTSTND_BURSTS_WIDTH-1:0]    w_cnt_d,        w_cnt_q;        // Outstanding W beats
+    logic [OUTSTND_BURSTS_WIDTH-1:0]    w_cnt_req_d,    w_cnt_req_q;    // W beats until AMO can read W
+    logic [OUTSTND_BURSTS_WIDTH-1:0]    w_cnt_inj_d,    w_cnt_inj_q;    // W beats until AMO can insert its W
+    // States
+    logic                               adapter_ready;
+    logic                               transaction_collision;
+    logic                               force_wf_d,     force_wf_q;
+    logic                               start_wf_d,     start_wf_q;
+    logic                               b_resp_valid;
+    logic                               aw_valid,       aw_ready,       aw_free,
+                                        w_valid,        w_ready,        w_free,
+                                        b_valid,        b_ready,        b_free,
+                                        ar_valid,       ar_ready,       ar_free,
+                                        r_valid,        r_ready,        r_free;
+    // ALU Signals
+    logic [RISCV_WORD_WIDTH-1:0]                        alu_operand_a;
+    logic [RISCV_WORD_WIDTH-1:0]                        alu_operand_b;
+    logic [RISCV_WORD_WIDTH-1:0]                        alu_result;
+    logic [AXI_DATA_WIDTH-1:0]                          alu_result_ext;
+    logic [AXI_ALU_RATIO-1:0][RISCV_WORD_WIDTH-1:0]     op_a;
+    logic [AXI_ALU_RATIO-1:0][RISCV_WORD_WIDTH-1:0]     op_b;
+    logic [AXI_ALU_RATIO-1:0][RISCV_WORD_WIDTH-1:0]     op_a_sign_ext;
+    logic [AXI_ALU_RATIO-1:0][RISCV_WORD_WIDTH-1:0]     op_b_sign_ext;
+    logic [AXI_ALU_RATIO-1:0][RISCV_WORD_WIDTH-1:0]     res;
+    logic [AXI_STRB_WIDTH-1:0][7:0]                     strb_ext;
+    logic                                               sign_a;
+    logic                                               sign_b;
+
+    /**
+     * Calculate ready signals and channel states
+     */
+
+    // Check if all state machines are ready for the next atomic request
+    assign adapter_ready = (aw_state_q == FEEDTHROUGH_AW) &&
+                           ( w_state_q == FEEDTHROUGH_W ) &&
+                           ( b_state_q == FEEDTHROUGH_B ) &&
+                           (ar_state_q == FEEDTHROUGH_AR) &&
+                           ( r_state_q == FEEDTHROUGH_R );
+
+    // Calculate if the channels are free
+    assign aw_free = ~aw_valid | aw_ready;
+    assign  w_free = ~ w_valid |  w_ready;
+    assign  b_free = ~ b_valid |  b_ready;
+    assign ar_free = ~ar_valid | ar_ready;
+    assign  r_free = ~ r_valid |  r_ready;
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if(~rst_ni) begin
+            aw_valid <= 0;
+            aw_ready <= 0;
+            w_valid  <= 0;
+            w_ready  <= 0;
+            b_valid  <= 0;
+            b_ready  <= 0;
+            ar_valid <= 0;
+            ar_ready <= 0;
+            r_valid  <= 0;
+            r_ready  <= 0;
+        end else begin
+            aw_valid <= mst_aw_valid_o;
+            aw_ready <= mst_aw_ready_i;
+            w_valid  <= mst_w_valid_o;
+            w_ready  <= mst_w_ready_i;
+            b_valid  <= slv_b_valid_o;
+            b_ready  <= slv_b_ready_i;
+            ar_valid <= mst_ar_valid_o;
+            ar_ready <= mst_ar_ready_i;
+            r_valid  <= slv_r_valid_o;
+            r_ready  <= slv_r_ready_i;
+        end
+    end
+
+    // Calculate if the request interferes with the ongoing atomic transaction
+    // The protected bytes go from addr_q up to addr_q + (1 << size_q) - 1
+    // TODO Bursts need special treatment
+    assign transaction_collision = (slv_aw_addr_i < (     addr_q + (8'h01 <<      size_q))) &
+                                   (     addr_q < (slv_aw_addr_i + (8'h01 << slv_aw_size_i)));
+
+    always_comb begin : calc_atop_valid
+        atop_valid_d = atop_valid_q;
+        if (adapter_ready) begin
+            atop_valid_d = NONE;
+            if (slv_aw_valid_i && slv_aw_atop_i) begin
+                // Default is invalid request
+                atop_valid_d = INVALID;
+                // Valid load operation
+                if ((slv_aw_atop_i      ==  axi_pkg::ATOP_ATOMICSWAP) ||
+                    (slv_aw_atop_i[5:3] == {axi_pkg::ATOP_ATOMICLOAD , axi_pkg::ATOP_LITTLE_END})) begin
+                    atop_valid_d = LOAD;
+                end
+                // Valid store operation
+                if (slv_aw_atop_i[5:3] == {axi_pkg::ATOP_ATOMICSTORE, axi_pkg::ATOP_LITTLE_END}) begin
+                    atop_valid_d = STORE;
+                end
+                // Invalidate valid request if control signals do not match
+                // Burst or exclusive access
+                if (slv_aw_len_i | slv_aw_lock_i) begin
+                    atop_valid_d = INVALID;
+                end
+                // Unsupported size
+                if (slv_aw_size_i > $clog2(RISCV_WORD_WIDTH/8)) begin
+                    atop_valid_d = INVALID;
+                end
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : proc_atop_valid
+        if(~rst_ni) begin
+            atop_valid_q <= NONE;
+        end else begin
+            atop_valid_q <= atop_valid_d;
+        end
+    end
+
+    /**
+     * Write Channel: AW, W, B
+     */
+
+    /*====================================================================
+    =                                 AW                                 =
+    ====================================================================*/
+    always_comb begin : axi_aw_channel
+        // Defaults AXI Bus
+        mst_aw_id_o     = slv_aw_id_i;
+        mst_aw_addr_o   = slv_aw_addr_i;
+        mst_aw_len_o    = slv_aw_len_i;
+        mst_aw_size_o   = slv_aw_size_i;
+        mst_aw_burst_o  = slv_aw_burst_i;
+        mst_aw_lock_o   = slv_aw_lock_i;
+        mst_aw_cache_o  = slv_aw_cache_i;
+        mst_aw_prot_o   = slv_aw_prot_i;
+        mst_aw_qos_o    = slv_aw_qos_i;
+        mst_aw_region_o = slv_aw_region_i;
+        mst_aw_atop_o   = 6'b0;
+        mst_aw_user_o   = slv_aw_user_i;
+        // Defaults FF
+        addr_d          = addr_q;
+        id_d            = id_q;
+        size_d          = size_q;
+        atop_d          = atop_q;
+        cache_d         = cache_q;
+        prot_d          = prot_q;
+        qos_d           = qos_q;
+        region_d        = region_q;
+        aw_user_d       = aw_user_q;
+        w_cnt_inj_d     = w_cnt_inj_q;
+        // State Machine
+        aw_state_d      = aw_state_q;
+
+        // Default control: Block AW channel if...
+        if (slv_aw_valid_i && slv_aw_atop_i) begin
+            // Block if atomic request
+            mst_aw_valid_o = 1'b0;
+            slv_aw_ready_o = 1'b0;
+        end else if (w_cnt_q == AXI_MAX_WRITE_TXNS || aw_trans_q == AXI_MAX_WRITE_TXNS) begin
+            // Block if counter is overflowing
+            mst_aw_valid_o = 1'b0;
+            slv_aw_ready_o = 1'b0;
+        end else if (force_wf_q && aw_free) begin // TODO: no not instantly block the channel but only if its free
+            // Block if the adapter is in force wait-free mode
+            mst_aw_valid_o = 1'b0;
+            slv_aw_ready_o = 1'b0;
+        end else if (slv_aw_valid_i && transaction_collision && !adapter_ready) begin
+            // Block requests to the same address as current atomic transaction
+            mst_aw_valid_o = 1'b0;
+            slv_aw_ready_o = 1'b0;
+        end else begin
+            // Forward
+            mst_aw_valid_o = slv_aw_valid_i;
+            slv_aw_ready_o = mst_aw_ready_i;
+        end
+
+        // Count W burst to know when to inject the W data
+        if (w_cnt_inj_q && mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
+            w_cnt_inj_d = w_cnt_inj_q - 1;
+        end
+
+        unique case (aw_state_q)
+
+            FEEDTHROUGH_AW: begin
+                // Feedthrough slave to master until atomic operation is detected
+                if (slv_aw_valid_i && slv_aw_atop_i && adapter_ready) begin
+                    // Acknowledge atomic transaction
+                    slv_aw_ready_o = 1'b1;
+                    // Remember request
+                    atop_d    = slv_aw_atop_i;
+                    addr_d    = slv_aw_addr_i;
+                    id_d      = slv_aw_id_i;
+                    size_d    = slv_aw_size_i;
+                    cache_d   = slv_aw_cache_i;
+                    prot_d    = slv_aw_prot_i;
+                    qos_d     = slv_aw_qos_i;
+                    region_d  = slv_aw_region_i;
+                    aw_user_d = slv_aw_user_i;
+                    // If valid AMO --> wait for result
+                    if (atop_valid_d != INVALID) begin
+                        aw_state_d = WAIT_RESULT_AW;
+                    end
+                end
+
+                if (start_wf_q) begin
+                    // Forced wait-free state --> wait for ALU once more
+                    aw_state_d = WAIT_RESULT_AW;
+                end
+
+
+            end // FEEDTHROUGH_AW
+
+            WAIT_RESULT_AW, SEND_AW: begin
+                // If the result is ready and the channel is free --> inject AW request
+                if ((r_d_valid_q && w_d_valid_q && aw_free) || (aw_state_q == SEND_AW)) begin
+                    // Block
+                    slv_aw_ready_o  = 1'b0;
+                    // Make write request
+                    mst_aw_valid_o  = 1'b1;
+                    mst_aw_addr_o   = addr_q;
+                    mst_aw_len_o    = 8'h00;
+                    mst_aw_id_o     = id_q;
+                    mst_aw_size_o   = size_q;
+                    mst_aw_burst_o  = 2'b00;
+                    mst_aw_lock_o   = ~force_wf_q;
+                    mst_aw_cache_o  = cache_q;
+                    mst_aw_prot_o   = prot_q;
+                    mst_aw_qos_o    = qos_q;
+                    mst_aw_region_o = region_q;
+                    mst_aw_user_o   = aw_user_q;
+                    // Check if request is acknowledged
+                    if (mst_aw_ready_i) begin
+                        aw_state_d = FEEDTHROUGH_AW;
+                    end else begin
+                        aw_state_d = SEND_AW;
+                    end
+                    // Remember outstanding W beats before injected request
+                    if (aw_state_q == WAIT_RESULT_AW) begin
+                        if (w_cnt_q && mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
+                            w_cnt_inj_d = w_cnt_q - 1;
+                        end else begin
+                            w_cnt_inj_d = w_cnt_q;
+                        end
+                    end
+                end
+            end // WAIT_RESULT_AW, SEND_AW
+
+            default: aw_state_d = FEEDTHROUGH_AW;
+
+        endcase
+    end // axi_aw_channel
+
+    /*====================================================================
+    =                                 W                                  =
+    ====================================================================*/
+    always_comb begin : axi_w_channel
+        // Defaults AXI Bus
+        mst_w_data_o = slv_w_data_i;
+        mst_w_strb_o = slv_w_strb_i;
+        mst_w_last_o = slv_w_last_i;
+        mst_w_user_o = slv_w_user_i;
+        // Defaults FF
+        strb_d       = strb_q;
+        w_user_d     = w_user_q;
+        w_data_d     = w_data_q;
+        result_d     = result_q;
+        w_d_valid_d  = w_d_valid_q;
+        w_cnt_req_d  = w_cnt_req_q;
+        // State Machine
+        w_state_d    = w_state_q;
+
+        // Default control
+        // Make sure no data is sent without knowing if it's atomic
+        if (w_cnt_q == 0) begin
+            // Stall W as it precedes the AW request
+            slv_w_ready_o = 1'b0;
+            mst_w_valid_o = 1'b0;
+        end else begin
+            mst_w_valid_o = slv_w_valid_i;
+            slv_w_ready_o = mst_w_ready_i;
+        end
+
+        unique case (w_state_q)
+
+            FEEDTHROUGH_W: begin
+                if (adapter_ready) begin
+                    // Reset read flag
+                    w_d_valid_d = 1'b0;
+                    result_d    = '0;
+
+                    if (atop_valid_d != NONE) begin
+                        // Check if data is also available and does not belong to previous request
+                        if (w_cnt_q == 0) begin
+                            // Block downstream
+                            mst_w_valid_o = 1'b0;
+                            // Fetch data and wait for all data
+                            slv_w_ready_o  = 1'b1;
+                            if (slv_w_valid_i) begin
+                                if (atop_valid_d != INVALID) begin
+                                    w_data_d    = slv_w_data_i;
+                                    strb_d      = slv_w_strb_i;
+                                    w_user_d    = slv_w_user_i;
+                                    w_d_valid_d = 1'b1;
+                                    w_state_d   = WAIT_RESULT_W;
+                                end
+                            end else begin
+                                w_cnt_req_d = '0;
+                                w_state_d   = WAIT_DATA_W;
+                            end
+                        end else begin
+                            // Remember the amount of outstanding bursts and count down
+                            if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
+                                w_cnt_req_d = w_cnt_q - 1;
+                            end else begin
+                                w_cnt_req_d = w_cnt_q;
+                            end
+                            w_state_d   = WAIT_DATA_W;
+                        end
+                    end
+                end
+
+                if (start_wf_q) begin
+                    // Forced wait-free state --> wait for ALU once more
+                    w_state_d = WAIT_RESULT_W;
+                end
+
+            end // FEEDTHROUGH_W
+
+            WAIT_DATA_W: begin
+                // Count W beats until data arrives that belongs to the AMO request
+                if (w_cnt_req_q == 0) begin
+                    // Block downstream
+                    mst_w_valid_o = 1'b0;
+                    // Ready upstream
+                    slv_w_ready_o = 1'b1;
+
+                    if (slv_w_valid_i) begin
+                        if (atop_valid_q == INVALID) begin
+                            w_state_d    = FEEDTHROUGH_W;
+                        end else begin
+                            w_data_d    = slv_w_data_i;
+                            strb_d      = slv_w_strb_i;
+                            w_user_d    = slv_w_user_i;
+                            w_d_valid_d = 1'b1;
+                            w_state_d   = WAIT_RESULT_W;
+                        end
+                    end
+                end else if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
+                    w_cnt_req_d = w_cnt_req_q - 1;
+                end
+            end // WAIT_DATA_W
+
+            WAIT_RESULT_W: begin
+                // If the result is ready, try to write it
+                if (r_d_valid_q && w_d_valid_q && aw_free) begin
+                    // Check if W channel is free and make sure data is not interleaved
+                    result_d = alu_result_ext;
+                    if (w_free && w_cnt_q == 0) begin
+                        // Block
+                        slv_w_ready_o = 1'b0;
+                        // Send write data
+                        mst_w_valid_o = 1'b1;
+                        mst_w_data_o  = alu_result_ext;
+                        mst_w_last_o  = 1'b1;
+                        mst_w_strb_o  = strb_q;
+                        mst_w_user_o  = w_user_q;
+                        if (mst_w_ready_i) begin
+                            w_state_d = FEEDTHROUGH_W;
+                        end else begin
+                            w_state_d = SEND_W;
+                        end
+                    end else begin
+                        w_state_d = WAIT_CHANNEL_W;
+                    end
+                end
+            end // WAIT_RESULT_W
+
+            WAIT_CHANNEL_W, SEND_W: begin
+                // Wait to not interleave the data
+                if ((w_free && w_cnt_inj_q == 0) || (w_state_q == SEND_W)) begin
+                    // Block
+                    slv_w_ready_o = 1'b0;
+                    // Send write data
+                    mst_w_valid_o = 1'b1;
+                    mst_w_data_o  = result_q;
+                    mst_w_last_o  = 1'b1;
+                    mst_w_strb_o  = strb_q;
+                    mst_w_user_o  = w_user_q;
+                    if (mst_w_ready_i) begin
+                        w_state_d = FEEDTHROUGH_W;
+                    end else begin
+                        w_state_d = SEND_W;
+                    end
+                end
+            end // WAIT_CHANNEL_W, SEND_W
+
+            default: w_state_d = FEEDTHROUGH_W;
+
+        endcase
+    end // axi_w_channel
+
+    /*====================================================================
+    =                                 B                                  =
+    ====================================================================*/
+    always_comb begin : axi_b_channel
+        // Defaults AXI Bus
+        mst_b_ready_o = slv_b_ready_i;
+        slv_b_id_o    = mst_b_id_i;
+        slv_b_resp_o  = mst_b_resp_i;
+        slv_b_user_o  = mst_b_user_i;
+        slv_b_valid_o = mst_b_valid_i;
+        // Defaults FF
+        force_wf_d    = force_wf_q;
+        start_wf_d    = 1'b0;
+        b_resp_valid  = 1'b0;
+        // State Machine
+        b_state_d     = b_state_q;
+
+        unique case (b_state_q)
+
+            FEEDTHROUGH_B: begin
+                if (adapter_ready) begin
+                    if (atop_valid_d == LOAD || atop_valid_d == STORE) begin
+                        // Wait until write is complete
+                        b_state_d = WAIT_COMPLETE_B;
+                    end else if (atop_valid_d == INVALID) begin
+                        // Inject B error resp once the channel is free
+                        if (b_free) begin
+                            // Block downstream
+                            mst_b_ready_o = 1'b0;
+                            // Write B response
+                            slv_b_valid_o = 1'b1;
+                            slv_b_id_o    = slv_aw_id_i;
+                            slv_b_resp_o  = axi_pkg::RESP_SLVERR;
+                            slv_b_user_o  = '0;
+                            if (!slv_b_ready_i) begin
+                                b_state_d = SEND_B;
+                            end
+                        end else begin
+                            b_state_d = WAIT_CHANNEL_B;
+                        end
+                    end
+                end
+            end // FEEDTHROUGH_B
+
+            WAIT_CHANNEL_B, SEND_B: begin
+                if (b_free || (b_state_q == SEND_B)) begin
+                    // Block downstream
+                    mst_b_ready_o = 1'b0;
+                    // Write B response
+                    slv_b_valid_o = 1'b1;
+                    slv_b_id_o    = id_q;
+                    slv_b_resp_o  = axi_pkg::RESP_SLVERR;
+                    slv_b_user_o  = '0;
+                    if (slv_b_ready_i) begin
+                        b_state_d = FEEDTHROUGH_B;
+                    end else begin
+                        b_state_d = SEND_B;
+                    end
+                end
+            end // WAIT_CHANNEL_B, SEND_B
+
+            WAIT_COMPLETE_B: begin
+                if (mst_b_valid_i && (mst_b_id_i == id_q)) begin
+                    // Check if store-conditional was successful
+                    if (mst_b_resp_i == axi_pkg::RESP_OKAY) begin
+                        if (force_wf_q) begin
+                            // We were in wf mode so now we are done
+                            force_wf_d    = 1'b0;
+                            b_resp_valid  = 1'b1;
+                            b_state_d     = FEEDTHROUGH_B;
+                        end else begin
+                            // We were not in wf mode --> catch response
+                            mst_b_ready_o = 1'b1;
+                            slv_b_valid_o = 1'b0;
+                            // Go into wf mode
+                            start_wf_d    = 1'b1;
+                            force_wf_d    = 1'b1;
+                        end
+                    end else if (mst_b_resp_i == axi_pkg::RESP_EXOKAY) begin
+                        // Modify the B response to regular OK.
+                        b_resp_valid = 1'b1;
+                        slv_b_resp_o = axi_pkg::RESP_OKAY;
+                        if (slv_b_ready_i) begin
+                            b_state_d = FEEDTHROUGH_B;
+                        end
+                    end else begin
+                        b_resp_valid = 1'b1;
+                        b_state_d    = FEEDTHROUGH_B;
+                    end
+                end
+            end // WAIT_COMPLETE_B
+
+            default: b_state_d = FEEDTHROUGH_B;
+
+        endcase
+    end // axi_b_channel
+
+    // Keep track of AW requests missing a W and of downstream transactions
+    always_comb begin
+        w_cnt_d    = w_cnt_q;
+        aw_trans_d = aw_trans_q;
+        if (mst_aw_valid_o && mst_aw_ready_i) begin
+            w_cnt_d    += 1;
+            aw_trans_d += 1;
+        end
+        if (mst_w_valid_o && mst_w_ready_i && mst_w_last_o) begin
+            w_cnt_d    -= 1;
+        end
+        if (mst_b_valid_i && mst_b_ready_o) begin
+            aw_trans_d -= 1;
+        end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : axi_write_channel_ff
+        if(~rst_ni) begin
+            aw_state_q  <= FEEDTHROUGH_AW;
+            w_state_q   <= FEEDTHROUGH_W;
+            b_state_q   <= FEEDTHROUGH_B;
+            aw_trans_q  <= '0;
+            w_cnt_q     <= '0;
+            w_cnt_req_q <= '0;
+            w_cnt_inj_q <= '0;
+            force_wf_q  <= 1'b0;
+            start_wf_q  <= 1'b0;
+            addr_q      <= '0;
+            id_q        <= '0;
+            size_q      <= '0;
+            strb_q      <= '0;
+            cache_q     <= '0;
+            prot_q      <= '0;
+            qos_q       <= '0;
+            region_q    <= '0;
+            aw_user_q   <= '0;
+            w_user_q    <= '0;
+            w_data_q    <= '0;
+            result_q    <= '0;
+            w_d_valid_q <= '0;
+            atop_q      <= 6'b0;
+        end else begin
+            aw_state_q  <= aw_state_d;
+            w_state_q   <= w_state_d;
+            b_state_q   <= b_state_d;
+            aw_trans_q  <= aw_trans_d;
+            w_cnt_q     <= w_cnt_d;
+            w_cnt_req_q <= w_cnt_req_d;
+            w_cnt_inj_q <= w_cnt_inj_d;
+            force_wf_q  <= force_wf_d;
+            start_wf_q  <= start_wf_d;
+            addr_q      <= addr_d;
+            id_q        <= id_d;
+            size_q      <= size_d;
+            strb_q      <= strb_d;
+            cache_q     <= cache_d;
+            prot_q      <= prot_d;
+            qos_q       <= qos_d;
+            region_q    <= region_d;
+            aw_user_q   <= aw_user_d;
+            w_user_q    <= w_user_d;
+            w_data_q    <= w_data_d;
+            result_q    <= result_d;
+            w_d_valid_q <= w_d_valid_d;
+            atop_q      <= atop_d;
+        end
+    end
+
+    /**
+    * Read Channel: AR, R
+    */
+
+    /*====================================================================
+    =                                AR                                  =
+    ====================================================================*/
+    always_comb begin : axi_ar_channel
+        // Defaults AXI Bus
+        mst_ar_id_o     = slv_ar_id_i;
+        mst_ar_addr_o   = slv_ar_addr_i;
+        mst_ar_len_o    = slv_ar_len_i;
+        mst_ar_size_o   = slv_ar_size_i;
+        mst_ar_burst_o  = slv_ar_burst_i;
+        mst_ar_lock_o   = slv_ar_lock_i;
+        mst_ar_cache_o  = slv_ar_cache_i;
+        mst_ar_prot_o   = slv_ar_prot_i;
+        mst_ar_qos_o    = slv_ar_qos_i;
+        mst_ar_region_o = slv_ar_region_i;
+        mst_ar_user_o   = slv_ar_user_i;
+        mst_ar_valid_o  = 1'b0;
+        slv_ar_ready_o  = 1'b0;
+        // State Machine
+        ar_state_d      = ar_state_q;
+
+        unique case (ar_state_q)
+
+            FEEDTHROUGH_AR: begin
+                // Feed through
+                mst_ar_valid_o = slv_ar_valid_i;
+                slv_ar_ready_o = mst_ar_ready_i;
+
+                if (adapter_ready && (atop_valid_d == LOAD || atop_valid_d == STORE)) begin
+                    if (ar_free) begin
+                        // Acquire channel
+                        slv_ar_ready_o  = 1'b0;
+                        // Immediately start read request
+                        mst_ar_valid_o  = 1'b1;
+                        mst_ar_addr_o   = slv_aw_addr_i;
+                        mst_ar_id_o     = slv_aw_id_i;
+                        mst_ar_len_o    = 8'h00;
+                        mst_ar_size_o   = slv_aw_size_i;
+                        mst_ar_burst_o  = 2'b00;
+                        mst_ar_lock_o   = ~force_wf_q;
+                        mst_ar_cache_o  = slv_aw_cache_i;
+                        mst_ar_prot_o   = slv_aw_prot_i;
+                        mst_ar_qos_o    = slv_aw_qos_i;
+                        mst_ar_region_o = slv_aw_region_i;
+                        mst_ar_user_o   = slv_aw_user_i;
+                        if (!mst_ar_ready_i) begin
+                            // Hold read request but do not depend on AW
+                            ar_state_d = SEND_AR;
+                        end
+                    end else begin
+                        // Wait until AR is free
+                        ar_state_d   = WAIT_CHANNEL_AR;
+                    end
+                end
+
+                if (start_wf_q) begin
+                    ar_state_d = WAIT_CHANNEL_AR;
+                end
+            end // FEEDTHROUGH_AR
+
+            WAIT_CHANNEL_AR, SEND_AR: begin
+                // Issue read request
+                if ((ar_free  && (aw_trans_q == 0 || force_wf_q == 0)) || (ar_state_q == SEND_AR)) begin
+                    // Inject read request
+                    mst_ar_valid_o  = 1'b1;
+                    mst_ar_addr_o   = addr_q;
+                    mst_ar_id_o     = id_q;
+                    mst_ar_len_o    = 8'h00;
+                    mst_ar_size_o   = size_q;
+                    mst_ar_burst_o  = 2'b00;
+                    mst_ar_lock_o   = ~force_wf_q;
+                    mst_ar_cache_o  = cache_q;
+                    mst_ar_prot_o   = prot_q;
+                    mst_ar_qos_o    = qos_q;
+                    mst_ar_region_o = region_q;
+                    mst_ar_user_o   = aw_user_q;
+                    if (mst_ar_ready_i) begin
+                        // Request acknowledged
+                        ar_state_d = FEEDTHROUGH_AR;
+                    end else begin
+                        // Hold read request
+                        ar_state_d = SEND_AR;
+                    end
+                end else begin
+                    // Wait until AR is free
+                    mst_ar_valid_o = slv_ar_valid_i;
+                    slv_ar_ready_o = mst_ar_ready_i;
+                end
+            end // WAIT_CHANNEL_AR, SEND_AR
+
+            default: ar_state_d = FEEDTHROUGH_AR;
+
+        endcase
+    end // axi_ar_channel
+
+    /*====================================================================
+    =                                 R                                  =
+    ====================================================================*/
+    always_comb begin : axi_r_channel
+        // Defaults AXI Bus
+        mst_r_ready_o = slv_r_ready_i;
+        slv_r_id_o    = mst_r_id_i;
+        slv_r_data_o  = mst_r_data_i;
+        slv_r_resp_o  = mst_r_resp_i;
+        slv_r_last_o  = mst_r_last_i;
+        slv_r_user_o  = mst_r_user_i;
+        slv_r_valid_o = mst_r_valid_i;
+        // Defaults FF
+        r_data_d      = r_data_q;
+        r_resp_d      = r_resp_q;
+        r_user_d      = r_user_q;
+        r_d_valid_d   = r_d_valid_q;
+        // State Machine
+        r_state_d     = r_state_q;
+
+        unique case (r_state_q)
+
+            FEEDTHROUGH_R: begin
+                if (adapter_ready) begin
+                    // Reset read flag
+                    r_d_valid_d = 1'b0;
+
+                    if (atop_valid_d == LOAD || atop_valid_d == STORE) begin
+                        // Wait for R response to read data
+                        r_state_d = WAIT_DATA_R;
+                    end else if (atop_valid_d == INVALID) begin
+                        // Send R response once channel is free
+                        if (r_free) begin
+                            // Acquire the R channel
+                            // Block downstream
+                            mst_r_ready_o = 1'b0;
+                            // Send R error response
+                            slv_r_valid_o = 1'b1;
+                            slv_r_data_o  = '0;
+                            slv_r_id_o    = slv_aw_id_i;
+                            slv_r_last_o  = 1'b1;
+                            slv_r_resp_o  = axi_pkg::RESP_SLVERR;
+                            slv_r_user_o  = '0;
+                            if (!slv_r_ready_i) begin
+                                // Hold R response
+                                r_state_d = SEND_R;
+                            end
+                        end else begin
+                            r_state_d = WAIT_CHANNEL_R;
+                        end
+                    end
+                end
+
+                if (start_wf_q) begin
+                    r_d_valid_d = 1'b0;
+                    r_state_d   = WAIT_DATA_R;
+                end
+            end // FEEDTHROUGH_R
+
+            WAIT_DATA_R: begin
+                // Read data
+                if (mst_r_valid_i && (mst_r_id_i == id_q)) begin
+                    // Acknowledge downstream and block upstream
+                    mst_r_ready_o = 1'b1;
+                    slv_r_valid_o = 1'b0;
+                    // Store data
+                    r_data_d    = mst_r_data_i;
+                    r_resp_d    = mst_r_resp_i;
+                    r_user_d    = mst_r_user_i;
+                    r_d_valid_d = 1'b1;
+                    if (atop_valid_q == STORE) begin
+                        r_state_d = FEEDTHROUGH_R;
+                    end else begin
+                        // Wait for B resp before injecting R
+                        r_state_d = WAIT_CHANNEL_R;
+                    end
+                end
+            end // WAIT_DATA_R
+
+            WAIT_CHANNEL_R, SEND_R: begin
+                // Wait for the R channel to become free and B response to be valid
+                if ((r_free && (b_resp_valid || b_state_q != WAIT_COMPLETE_B)) || (r_state_q == SEND_R)) begin
+                    // Block downstream
+                    mst_r_ready_o = 1'b0;
+                    // Send R response
+                    slv_r_valid_o = 1'b1;
+                    slv_r_data_o  = r_data_q;
+                    slv_r_id_o    = id_q;
+                    slv_r_last_o  = 1'b1;
+                    slv_r_resp_o  = r_resp_q;
+                    slv_r_user_o  = r_user_q;
+                    if (atop_valid_q == INVALID) begin
+                        slv_r_data_o = '0;
+                        slv_r_resp_o = axi_pkg::RESP_SLVERR;
+                        slv_r_user_o = '0;
+                    end
+                    if (slv_r_ready_i) begin
+                        r_state_d = FEEDTHROUGH_R;
+                    end else begin
+                        r_state_d = SEND_R;
+                    end
+                end
+
+                if (start_wf_q) begin
+                    r_d_valid_d = 1'b0;
+                    r_state_d   = WAIT_DATA_R;
+                end
+            end // WAIT_CHANNEL_R, SEND_R
+
+            default: r_state_d = FEEDTHROUGH_R;
+
+        endcase
+    end // axi_r_channel
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : axi_read_channel_ff
+        if(~rst_ni) begin
+            ar_state_q  <= FEEDTHROUGH_AR;
+            r_state_q   <= FEEDTHROUGH_R;
+            r_data_q    <= '0;
+            r_resp_q    <= '0;
+            r_user_q    <= '0;
+            r_d_valid_q <= 1'b0;
+        end else begin
+            ar_state_q  <= ar_state_d;
+            r_state_q   <= r_state_d;
+            r_data_q    <= r_data_d;
+            r_resp_q    <= r_resp_d;
+            r_user_q    <= r_user_d;
+            r_d_valid_q <= r_d_valid_d;
+        end
+    end
+
+    /**
+     * ALU
+     */
+
+    assign op_a           = r_data_q & strb_ext;
+    assign op_b           = w_data_q & strb_ext;
+    assign sign_a         = |(op_a & ~(strb_ext >> 1));
+    assign sign_b         = |(op_b & ~(strb_ext >> 1));
+    assign alu_result_ext = res;
+
+    generate
+        if (AXI_ALU_RATIO == 1 && RISCV_WORD_WIDTH == 32) begin
+            assign alu_operand_a  = op_a;
+            assign alu_operand_b  = op_b;
+            assign res            = alu_result;
+        end else if (AXI_ALU_RATIO == 1 && RISCV_WORD_WIDTH == 64) begin
+            assign res        = alu_result;
+            always_comb begin
+                op_a_sign_ext = op_a | ({AXI_ALU_RATIO*RISCV_WORD_WIDTH{sign_a}} & ~strb_ext);
+                op_b_sign_ext = op_b | ({AXI_ALU_RATIO*RISCV_WORD_WIDTH{sign_b}} & ~strb_ext);
+
+                if (atop_q[2:0] == axi_pkg::ATOP_SMAX || atop_q[2:0] == axi_pkg::ATOP_SMIN) begin
+                    // Sign extend
+                    alu_operand_a = op_a_sign_ext;
+                    alu_operand_b = op_b_sign_ext;
+                end else begin
+                    // No sign extension necessary
+                    alu_operand_a = op_a;
+                    alu_operand_b = op_b;
+                end
+            end
+        end else begin
+            always_comb begin
+                op_a_sign_ext = op_a | ({AXI_ALU_RATIO*RISCV_WORD_WIDTH{sign_a}} & ~strb_ext);
+                op_b_sign_ext = op_b | ({AXI_ALU_RATIO*RISCV_WORD_WIDTH{sign_b}} & ~strb_ext);
+
+                if (atop_q[2:0] == axi_pkg::ATOP_SMAX || atop_q[2:0] == axi_pkg::ATOP_SMIN) begin
+                    // Sign extend
+                    alu_operand_a = op_a_sign_ext[addr_q[$clog2(AXI_DATA_WIDTH/8)-1:$clog2(RISCV_WORD_WIDTH/8)]];
+                    alu_operand_b = op_b_sign_ext[addr_q[$clog2(AXI_DATA_WIDTH/8)-1:$clog2(RISCV_WORD_WIDTH/8)]];
+                end else begin
+                    // No sign extension necessary
+                    alu_operand_a = op_a[addr_q[$clog2(AXI_DATA_WIDTH/8)-1:$clog2(RISCV_WORD_WIDTH/8)]];
+                    alu_operand_b = op_b[addr_q[$clog2(AXI_DATA_WIDTH/8)-1:$clog2(RISCV_WORD_WIDTH/8)]];
+                end
+                res = '0;
+                res[addr_q[$clog2(AXI_DATA_WIDTH/8)-1:$clog2(RISCV_WORD_WIDTH/8)]] = alu_result;
+            end
+        end
+    endgenerate
+
+    generate
+        for (genvar i = 0; i < AXI_STRB_WIDTH; i++) begin
+            always_comb begin
+                if (strb_q[i]) begin
+                    strb_ext[i] = 8'hFF;
+                end else begin
+                    strb_ext[i] = 8'h00;
+                end
+            end
+        end
+    endgenerate
+
+    axi_riscv_amos_alu #(
+        .DATA_WIDTH ( RISCV_WORD_WIDTH )
+    ) i_amo_alu (
+        .amo_op_i           ( atop_q        ),
+        .amo_operand_a_i    ( alu_operand_a ),
+        .amo_operand_b_i    ( alu_operand_b ),
+        .amo_result_o       ( alu_result    )
+    );
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (AXI_ADDR_WIDTH > 0)
+            else $fatal(1, "AXI_ADDR_WIDTH must be greater than 0!");
+        assert (AXI_DATA_WIDTH > 0)
+            else $fatal(1, "AXI_DATA_WIDTH must be greater than 0!");
+        assert (AXI_ID_WIDTH > 0)
+            else $fatal(1, "AXI_ID_WIDTH must be greater than 0!");
+        assert (AXI_MAX_WRITE_TXNS > 0)
+            else $fatal(1, "AXI_MAX_WRITE_TXNS must be greater than 0!");
+        assert (RISCV_WORD_WIDTH == 32 || RISCV_WORD_WIDTH == 64)
+            else $fatal(1, "RISCV_WORD_WIDTH must be 32 or 64!");
+        assert (RISCV_WORD_WIDTH <= AXI_DATA_WIDTH)
+            else $fatal(1, "RISCV_WORD_WIDTH must not be greater than AXI_DATA_WIDTH!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv b/hw/deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
new file mode 100644
index 0000000..40a52b0
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
@@ -0,0 +1,78 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// AXI RISC-V Atomic Operations (AMOs) ALU
+module axi_riscv_amos_alu # (
+    parameter int unsigned DATA_WIDTH = 0
+) (
+    input  logic [5:0]              amo_op_i,
+    input  logic [DATA_WIDTH-1:0]   amo_operand_a_i,
+    input  logic [DATA_WIDTH-1:0]   amo_operand_b_i,
+    output logic [DATA_WIDTH-1:0]   amo_result_o
+);
+
+    logic [DATA_WIDTH:0] adder_sum;
+    logic [DATA_WIDTH:0] adder_operand_a, adder_operand_b;
+
+    assign adder_sum = adder_operand_a + adder_operand_b;
+
+    always_comb begin
+
+        adder_operand_a = $signed(amo_operand_a_i);
+        adder_operand_b = $signed(amo_operand_b_i);
+
+        amo_result_o = amo_operand_a_i;
+
+        if (amo_op_i == axi_pkg::ATOP_ATOMICSWAP) begin
+            // Swap operation
+            amo_result_o = amo_operand_b_i;
+        end else if ((amo_op_i[5:4] == axi_pkg::ATOP_ATOMICLOAD) | (amo_op_i[5:4] == axi_pkg::ATOP_ATOMICSTORE)) begin
+            // Load operation
+            unique case (amo_op_i[2:0])
+                // the default is to output operand_a
+                axi_pkg::ATOP_ADD: amo_result_o = adder_sum[DATA_WIDTH-1:0];
+                axi_pkg::ATOP_CLR: amo_result_o = amo_operand_a_i & (~amo_operand_b_i);
+                axi_pkg::ATOP_SET: amo_result_o = amo_operand_a_i | amo_operand_b_i;
+                axi_pkg::ATOP_EOR: amo_result_o = amo_operand_a_i ^ amo_operand_b_i;
+                axi_pkg::ATOP_SMAX: begin
+                    adder_operand_b = -$signed(amo_operand_b_i);
+                    amo_result_o = adder_sum[DATA_WIDTH] ? amo_operand_b_i : amo_operand_a_i;
+                end
+                axi_pkg::ATOP_SMIN: begin
+                    adder_operand_b = -$signed(amo_operand_b_i);
+                    amo_result_o = adder_sum[DATA_WIDTH] ? amo_operand_a_i : amo_operand_b_i;
+                end
+                axi_pkg::ATOP_UMAX: begin
+                    adder_operand_a = $unsigned(amo_operand_a_i);
+                    adder_operand_b = -$unsigned(amo_operand_b_i);
+                    amo_result_o = adder_sum[DATA_WIDTH] ? amo_operand_b_i : amo_operand_a_i;
+                end
+                axi_pkg::ATOP_UMIN: begin
+                    adder_operand_a = $unsigned(amo_operand_a_i);
+                    adder_operand_b = -$unsigned(amo_operand_b_i);
+                    amo_result_o = adder_sum[DATA_WIDTH] ? amo_operand_a_i : amo_operand_b_i;
+                end
+                default: amo_result_o = '0;
+            endcase
+        end
+    end
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (DATA_WIDTH > 0)
+            else $fatal(1, "DATA_WIDTH must be greater than 0!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics.sv b/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics.sv
new file mode 100644
index 0000000..464f3a0
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics.sv
@@ -0,0 +1,404 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// AXI RISC-V Atomics ("A" Extension) Adapter
+//
+// This AXI adapter implements the RISC-V "A" extension and adheres to the RVWMO memory consistency
+// model.
+//
+// Maintainer: Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+module axi_riscv_atomics #(
+    /// AXI Parameters
+    parameter int unsigned AXI_ADDR_WIDTH = 0,
+    parameter int unsigned AXI_DATA_WIDTH = 0,
+    parameter int unsigned AXI_ID_WIDTH = 0,
+    parameter int unsigned AXI_USER_WIDTH = 0,
+    // Maximum number of AXI read bursts outstanding at the same time
+    parameter int unsigned AXI_MAX_READ_TXNS = 0,
+    // Maximum number of AXI write bursts outstanding at the same time
+    parameter int unsigned AXI_MAX_WRITE_TXNS = 0,
+    // Word width of the widest RISC-V processor that can issue requests to this module.
+    // 32 for RV32; 64 for RV64, where both 32-bit (.W suffix) and 64-bit (.D suffix) AMOs are
+    // supported if `aw_strb` is set correctly.
+    parameter int unsigned RISCV_WORD_WIDTH = 0,
+    /// Derived Parameters (do NOT change manually!)
+    localparam int unsigned AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8
+) (
+    input logic                         clk_i,
+    input logic                         rst_ni,
+
+    /// Slave Interface
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_aw_addr_i,
+    input  logic [2:0]                  slv_aw_prot_i,
+    input  logic [3:0]                  slv_aw_region_i,
+    input  logic [5:0]                  slv_aw_atop_i,
+    input  logic [7:0]                  slv_aw_len_i,
+    input  logic [2:0]                  slv_aw_size_i,
+    input  logic [1:0]                  slv_aw_burst_i,
+    input  logic                        slv_aw_lock_i,
+    input  logic [3:0]                  slv_aw_cache_i,
+    input  logic [3:0]                  slv_aw_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_aw_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_aw_user_i,
+    output logic                        slv_aw_ready_o,
+    input  logic                        slv_aw_valid_i,
+
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_ar_addr_i,
+    input  logic [2:0]                  slv_ar_prot_i,
+    input  logic [3:0]                  slv_ar_region_i,
+    input  logic [7:0]                  slv_ar_len_i,
+    input  logic [2:0]                  slv_ar_size_i,
+    input  logic [1:0]                  slv_ar_burst_i,
+    input  logic                        slv_ar_lock_i,
+    input  logic [3:0]                  slv_ar_cache_i,
+    input  logic [3:0]                  slv_ar_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_ar_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_ar_user_i,
+    output logic                        slv_ar_ready_o,
+    input  logic                        slv_ar_valid_i,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   slv_w_data_i,
+    input  logic [AXI_STRB_WIDTH-1:0]   slv_w_strb_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_w_user_i,
+    input  logic                        slv_w_last_i,
+    output logic                        slv_w_ready_o,
+    input  logic                        slv_w_valid_i,
+
+    output logic [AXI_DATA_WIDTH-1:0]   slv_r_data_o,
+    output logic [1:0]                  slv_r_resp_o,
+    output logic                        slv_r_last_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_r_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_r_user_o,
+    input  logic                        slv_r_ready_i,
+    output logic                        slv_r_valid_o,
+
+    output logic [1:0]                  slv_b_resp_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_b_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_b_user_o,
+    input  logic                        slv_b_ready_i,
+    output logic                        slv_b_valid_o,
+
+    /// Master Interface
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_aw_addr_o,
+    output logic [2:0]                  mst_aw_prot_o,
+    output logic [3:0]                  mst_aw_region_o,
+    output logic [5:0]                  mst_aw_atop_o,
+    output logic [7:0]                  mst_aw_len_o,
+    output logic [2:0]                  mst_aw_size_o,
+    output logic [1:0]                  mst_aw_burst_o,
+    output logic                        mst_aw_lock_o,
+    output logic [3:0]                  mst_aw_cache_o,
+    output logic [3:0]                  mst_aw_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_aw_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_aw_user_o,
+    input  logic                        mst_aw_ready_i,
+    output logic                        mst_aw_valid_o,
+
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_ar_addr_o,
+    output logic [2:0]                  mst_ar_prot_o,
+    output logic [3:0]                  mst_ar_region_o,
+    output logic [7:0]                  mst_ar_len_o,
+    output logic [2:0]                  mst_ar_size_o,
+    output logic [1:0]                  mst_ar_burst_o,
+    output logic                        mst_ar_lock_o,
+    output logic [3:0]                  mst_ar_cache_o,
+    output logic [3:0]                  mst_ar_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_ar_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_ar_user_o,
+    input  logic                        mst_ar_ready_i,
+    output logic                        mst_ar_valid_o,
+
+    output logic [AXI_DATA_WIDTH-1:0]   mst_w_data_o,
+    output logic [AXI_STRB_WIDTH-1:0]   mst_w_strb_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_w_user_o,
+    output logic                        mst_w_last_o,
+    input  logic                        mst_w_ready_i,
+    output logic                        mst_w_valid_o,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   mst_r_data_i,
+    input  logic [1:0]                  mst_r_resp_i,
+    input  logic                        mst_r_last_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_r_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_r_user_i,
+    output logic                        mst_r_ready_o,
+    input  logic                        mst_r_valid_i,
+
+    input  logic [1:0]                  mst_b_resp_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_b_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_b_user_i,
+    output logic                        mst_b_ready_o,
+    input  logic                        mst_b_valid_i
+);
+
+    // Make the entire address range exclusively accessible. Since the AMO adapter does not support
+    // address ranges, it would not make sense to expose the address range as a parameter of this
+    // module.
+    localparam longint unsigned ADDR_BEGIN  = '0;
+    localparam longint unsigned ADDR_END    = {AXI_ADDR_WIDTH{1'b1}};
+
+    logic [AXI_ADDR_WIDTH-1:0]   int_axi_aw_addr;
+    logic [2:0]                  int_axi_aw_prot;
+    logic [3:0]                  int_axi_aw_region;
+    logic [5:0]                  int_axi_aw_atop;
+    logic [7:0]                  int_axi_aw_len;
+    logic [2:0]                  int_axi_aw_size;
+    logic [1:0]                  int_axi_aw_burst;
+    logic                        int_axi_aw_lock;
+    logic [3:0]                  int_axi_aw_cache;
+    logic [3:0]                  int_axi_aw_qos;
+    logic [AXI_ID_WIDTH-1:0]     int_axi_aw_id;
+    logic [AXI_USER_WIDTH-1:0]   int_axi_aw_user;
+    logic                        int_axi_aw_ready;
+    logic                        int_axi_aw_valid;
+
+    logic [AXI_ADDR_WIDTH-1:0]   int_axi_ar_addr;
+    logic [2:0]                  int_axi_ar_prot;
+    logic [3:0]                  int_axi_ar_region;
+    logic [7:0]                  int_axi_ar_len;
+    logic [2:0]                  int_axi_ar_size;
+    logic [1:0]                  int_axi_ar_burst;
+    logic                        int_axi_ar_lock;
+    logic [3:0]                  int_axi_ar_cache;
+    logic [3:0]                  int_axi_ar_qos;
+    logic [AXI_ID_WIDTH-1:0]     int_axi_ar_id;
+    logic [AXI_USER_WIDTH-1:0]   int_axi_ar_user;
+    logic                        int_axi_ar_ready;
+    logic                        int_axi_ar_valid;
+
+    logic [AXI_DATA_WIDTH-1:0]   int_axi_w_data;
+    logic [AXI_STRB_WIDTH-1:0]   int_axi_w_strb;
+    logic [AXI_USER_WIDTH-1:0]   int_axi_w_user;
+    logic                        int_axi_w_last;
+    logic                        int_axi_w_ready;
+    logic                        int_axi_w_valid;
+
+    logic [AXI_DATA_WIDTH-1:0]   int_axi_r_data;
+    logic [1:0]                  int_axi_r_resp;
+    logic                        int_axi_r_last;
+    logic [AXI_ID_WIDTH-1:0]     int_axi_r_id;
+    logic [AXI_USER_WIDTH-1:0]   int_axi_r_user;
+    logic                        int_axi_r_ready;
+    logic                        int_axi_r_valid;
+
+    logic [1:0]                  int_axi_b_resp;
+    logic [AXI_ID_WIDTH-1:0]     int_axi_b_id;
+    logic [AXI_USER_WIDTH-1:0]   int_axi_b_user;
+    logic                        int_axi_b_ready;
+    logic                        int_axi_b_valid;
+
+    axi_riscv_amos #(
+        .AXI_ADDR_WIDTH     (AXI_ADDR_WIDTH),
+        .AXI_DATA_WIDTH     (AXI_DATA_WIDTH),
+        .AXI_ID_WIDTH       (AXI_ID_WIDTH),
+        .AXI_USER_WIDTH     (AXI_USER_WIDTH),
+        .AXI_MAX_WRITE_TXNS (AXI_MAX_WRITE_TXNS),
+        .RISCV_WORD_WIDTH   (RISCV_WORD_WIDTH)
+    ) i_amos (
+        .clk_i              ( clk_i             ),
+        .rst_ni             ( rst_ni            ),
+        .slv_aw_addr_i      ( slv_aw_addr_i     ),
+        .slv_aw_prot_i      ( slv_aw_prot_i     ),
+        .slv_aw_region_i    ( slv_aw_region_i   ),
+        .slv_aw_atop_i      ( slv_aw_atop_i     ),
+        .slv_aw_len_i       ( slv_aw_len_i      ),
+        .slv_aw_size_i      ( slv_aw_size_i     ),
+        .slv_aw_burst_i     ( slv_aw_burst_i    ),
+        .slv_aw_lock_i      ( slv_aw_lock_i     ),
+        .slv_aw_cache_i     ( slv_aw_cache_i    ),
+        .slv_aw_qos_i       ( slv_aw_qos_i      ),
+        .slv_aw_id_i        ( slv_aw_id_i       ),
+        .slv_aw_user_i      ( slv_aw_user_i     ),
+        .slv_aw_ready_o     ( slv_aw_ready_o    ),
+        .slv_aw_valid_i     ( slv_aw_valid_i    ),
+        .slv_ar_addr_i      ( slv_ar_addr_i     ),
+        .slv_ar_prot_i      ( slv_ar_prot_i     ),
+        .slv_ar_region_i    ( slv_ar_region_i   ),
+        .slv_ar_len_i       ( slv_ar_len_i      ),
+        .slv_ar_size_i      ( slv_ar_size_i     ),
+        .slv_ar_burst_i     ( slv_ar_burst_i    ),
+        .slv_ar_lock_i      ( slv_ar_lock_i     ),
+        .slv_ar_cache_i     ( slv_ar_cache_i    ),
+        .slv_ar_qos_i       ( slv_ar_qos_i      ),
+        .slv_ar_id_i        ( slv_ar_id_i       ),
+        .slv_ar_user_i      ( slv_ar_user_i     ),
+        .slv_ar_ready_o     ( slv_ar_ready_o    ),
+        .slv_ar_valid_i     ( slv_ar_valid_i    ),
+        .slv_w_data_i       ( slv_w_data_i      ),
+        .slv_w_strb_i       ( slv_w_strb_i      ),
+        .slv_w_user_i       ( slv_w_user_i      ),
+        .slv_w_last_i       ( slv_w_last_i      ),
+        .slv_w_ready_o      ( slv_w_ready_o     ),
+        .slv_w_valid_i      ( slv_w_valid_i     ),
+        .slv_r_data_o       ( slv_r_data_o      ),
+        .slv_r_resp_o       ( slv_r_resp_o      ),
+        .slv_r_last_o       ( slv_r_last_o      ),
+        .slv_r_id_o         ( slv_r_id_o        ),
+        .slv_r_user_o       ( slv_r_user_o      ),
+        .slv_r_ready_i      ( slv_r_ready_i     ),
+        .slv_r_valid_o      ( slv_r_valid_o     ),
+        .slv_b_resp_o       ( slv_b_resp_o      ),
+        .slv_b_id_o         ( slv_b_id_o        ),
+        .slv_b_user_o       ( slv_b_user_o      ),
+        .slv_b_ready_i      ( slv_b_ready_i     ),
+        .slv_b_valid_o      ( slv_b_valid_o     ),
+        .mst_aw_addr_o      ( int_axi_aw_addr   ),
+        .mst_aw_prot_o      ( int_axi_aw_prot   ),
+        .mst_aw_region_o    ( int_axi_aw_region ),
+        .mst_aw_atop_o      ( int_axi_aw_atop   ),
+        .mst_aw_len_o       ( int_axi_aw_len    ),
+        .mst_aw_size_o      ( int_axi_aw_size   ),
+        .mst_aw_burst_o     ( int_axi_aw_burst  ),
+        .mst_aw_lock_o      ( int_axi_aw_lock   ),
+        .mst_aw_cache_o     ( int_axi_aw_cache  ),
+        .mst_aw_qos_o       ( int_axi_aw_qos    ),
+        .mst_aw_id_o        ( int_axi_aw_id     ),
+        .mst_aw_user_o      ( int_axi_aw_user   ),
+        .mst_aw_ready_i     ( int_axi_aw_ready  ),
+        .mst_aw_valid_o     ( int_axi_aw_valid  ),
+        .mst_ar_addr_o      ( int_axi_ar_addr   ),
+        .mst_ar_prot_o      ( int_axi_ar_prot   ),
+        .mst_ar_region_o    ( int_axi_ar_region ),
+        .mst_ar_len_o       ( int_axi_ar_len    ),
+        .mst_ar_size_o      ( int_axi_ar_size   ),
+        .mst_ar_burst_o     ( int_axi_ar_burst  ),
+        .mst_ar_lock_o      ( int_axi_ar_lock   ),
+        .mst_ar_cache_o     ( int_axi_ar_cache  ),
+        .mst_ar_qos_o       ( int_axi_ar_qos    ),
+        .mst_ar_id_o        ( int_axi_ar_id     ),
+        .mst_ar_user_o      ( int_axi_ar_user   ),
+        .mst_ar_ready_i     ( int_axi_ar_ready  ),
+        .mst_ar_valid_o     ( int_axi_ar_valid  ),
+        .mst_w_data_o       ( int_axi_w_data    ),
+        .mst_w_strb_o       ( int_axi_w_strb    ),
+        .mst_w_user_o       ( int_axi_w_user    ),
+        .mst_w_last_o       ( int_axi_w_last    ),
+        .mst_w_ready_i      ( int_axi_w_ready   ),
+        .mst_w_valid_o      ( int_axi_w_valid   ),
+        .mst_r_data_i       ( int_axi_r_data    ),
+        .mst_r_resp_i       ( int_axi_r_resp    ),
+        .mst_r_last_i       ( int_axi_r_last    ),
+        .mst_r_id_i         ( int_axi_r_id      ),
+        .mst_r_user_i       ( int_axi_r_user    ),
+        .mst_r_ready_o      ( int_axi_r_ready   ),
+        .mst_r_valid_i      ( int_axi_r_valid   ),
+        .mst_b_resp_i       ( int_axi_b_resp    ),
+        .mst_b_id_i         ( int_axi_b_id      ),
+        .mst_b_user_i       ( int_axi_b_user    ),
+        .mst_b_ready_o      ( int_axi_b_ready   ),
+        .mst_b_valid_i      ( int_axi_b_valid   )
+    );
+
+    axi_riscv_lrsc #(
+        .ADDR_BEGIN         (ADDR_BEGIN),
+        .ADDR_END           (ADDR_END),
+        .AXI_ADDR_WIDTH     (AXI_ADDR_WIDTH),
+        .AXI_DATA_WIDTH     (AXI_DATA_WIDTH),
+        .AXI_ID_WIDTH       (AXI_ID_WIDTH),
+        .AXI_USER_WIDTH     (AXI_USER_WIDTH),
+        .AXI_MAX_READ_TXNS  (AXI_MAX_READ_TXNS),
+        .AXI_MAX_WRITE_TXNS (AXI_MAX_WRITE_TXNS)
+    ) i_lrsc (
+        .clk_i              ( clk_i             ),
+        .rst_ni             ( rst_ni            ),
+        .slv_aw_addr_i      ( int_axi_aw_addr   ),
+        .slv_aw_prot_i      ( int_axi_aw_prot   ),
+        .slv_aw_region_i    ( int_axi_aw_region ),
+        .slv_aw_atop_i      ( int_axi_aw_atop   ),
+        .slv_aw_len_i       ( int_axi_aw_len    ),
+        .slv_aw_size_i      ( int_axi_aw_size   ),
+        .slv_aw_burst_i     ( int_axi_aw_burst  ),
+        .slv_aw_lock_i      ( int_axi_aw_lock   ),
+        .slv_aw_cache_i     ( int_axi_aw_cache  ),
+        .slv_aw_qos_i       ( int_axi_aw_qos    ),
+        .slv_aw_id_i        ( int_axi_aw_id     ),
+        .slv_aw_user_i      ( int_axi_aw_user   ),
+        .slv_aw_ready_o     ( int_axi_aw_ready  ),
+        .slv_aw_valid_i     ( int_axi_aw_valid  ),
+        .slv_ar_addr_i      ( int_axi_ar_addr   ),
+        .slv_ar_prot_i      ( int_axi_ar_prot   ),
+        .slv_ar_region_i    ( int_axi_ar_region ),
+        .slv_ar_len_i       ( int_axi_ar_len    ),
+        .slv_ar_size_i      ( int_axi_ar_size   ),
+        .slv_ar_burst_i     ( int_axi_ar_burst  ),
+        .slv_ar_lock_i      ( int_axi_ar_lock   ),
+        .slv_ar_cache_i     ( int_axi_ar_cache  ),
+        .slv_ar_qos_i       ( int_axi_ar_qos    ),
+        .slv_ar_id_i        ( int_axi_ar_id     ),
+        .slv_ar_user_i      ( int_axi_ar_user   ),
+        .slv_ar_ready_o     ( int_axi_ar_ready  ),
+        .slv_ar_valid_i     ( int_axi_ar_valid  ),
+        .slv_w_data_i       ( int_axi_w_data    ),
+        .slv_w_strb_i       ( int_axi_w_strb    ),
+        .slv_w_user_i       ( int_axi_w_user    ),
+        .slv_w_last_i       ( int_axi_w_last    ),
+        .slv_w_ready_o      ( int_axi_w_ready   ),
+        .slv_w_valid_i      ( int_axi_w_valid   ),
+        .slv_r_data_o       ( int_axi_r_data    ),
+        .slv_r_resp_o       ( int_axi_r_resp    ),
+        .slv_r_last_o       ( int_axi_r_last    ),
+        .slv_r_id_o         ( int_axi_r_id      ),
+        .slv_r_user_o       ( int_axi_r_user    ),
+        .slv_r_ready_i      ( int_axi_r_ready   ),
+        .slv_r_valid_o      ( int_axi_r_valid   ),
+        .slv_b_resp_o       ( int_axi_b_resp    ),
+        .slv_b_id_o         ( int_axi_b_id      ),
+        .slv_b_user_o       ( int_axi_b_user    ),
+        .slv_b_ready_i      ( int_axi_b_ready   ),
+        .slv_b_valid_o      ( int_axi_b_valid   ),
+        .mst_aw_addr_o      ( mst_aw_addr_o     ),
+        .mst_aw_prot_o      ( mst_aw_prot_o     ),
+        .mst_aw_region_o    ( mst_aw_region_o   ),
+        .mst_aw_atop_o      ( mst_aw_atop_o     ),
+        .mst_aw_len_o       ( mst_aw_len_o      ),
+        .mst_aw_size_o      ( mst_aw_size_o     ),
+        .mst_aw_burst_o     ( mst_aw_burst_o    ),
+        .mst_aw_lock_o      ( mst_aw_lock_o     ),
+        .mst_aw_cache_o     ( mst_aw_cache_o    ),
+        .mst_aw_qos_o       ( mst_aw_qos_o      ),
+        .mst_aw_id_o        ( mst_aw_id_o       ),
+        .mst_aw_user_o      ( mst_aw_user_o     ),
+        .mst_aw_ready_i     ( mst_aw_ready_i    ),
+        .mst_aw_valid_o     ( mst_aw_valid_o    ),
+        .mst_ar_addr_o      ( mst_ar_addr_o     ),
+        .mst_ar_prot_o      ( mst_ar_prot_o     ),
+        .mst_ar_region_o    ( mst_ar_region_o   ),
+        .mst_ar_len_o       ( mst_ar_len_o      ),
+        .mst_ar_size_o      ( mst_ar_size_o     ),
+        .mst_ar_burst_o     ( mst_ar_burst_o    ),
+        .mst_ar_lock_o      ( mst_ar_lock_o     ),
+        .mst_ar_cache_o     ( mst_ar_cache_o    ),
+        .mst_ar_qos_o       ( mst_ar_qos_o      ),
+        .mst_ar_id_o        ( mst_ar_id_o       ),
+        .mst_ar_user_o      ( mst_ar_user_o     ),
+        .mst_ar_ready_i     ( mst_ar_ready_i    ),
+        .mst_ar_valid_o     ( mst_ar_valid_o    ),
+        .mst_w_data_o       ( mst_w_data_o      ),
+        .mst_w_strb_o       ( mst_w_strb_o      ),
+        .mst_w_user_o       ( mst_w_user_o      ),
+        .mst_w_last_o       ( mst_w_last_o      ),
+        .mst_w_ready_i      ( mst_w_ready_i     ),
+        .mst_w_valid_o      ( mst_w_valid_o     ),
+        .mst_r_data_i       ( mst_r_data_i      ),
+        .mst_r_resp_i       ( mst_r_resp_i      ),
+        .mst_r_last_i       ( mst_r_last_i      ),
+        .mst_r_id_i         ( mst_r_id_i        ),
+        .mst_r_user_i       ( mst_r_user_i      ),
+        .mst_r_ready_o      ( mst_r_ready_o     ),
+        .mst_r_valid_i      ( mst_r_valid_i     ),
+        .mst_b_resp_i       ( mst_b_resp_i      ),
+        .mst_b_id_i         ( mst_b_id_i        ),
+        .mst_b_user_i       ( mst_b_user_i      ),
+        .mst_b_ready_o      ( mst_b_ready_o     ),
+        .mst_b_valid_i      ( mst_b_valid_i     )
+    );
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv b/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
new file mode 100644
index 0000000..024f5d5
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
@@ -0,0 +1,154 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Wrapper for the AXI RISC-V Atomics Adapter that exposes AXI SystemVerilog interfaces.
+//
+// See the header of `axi_riscv_atomics` for a description.
+//
+// Maintainer: Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+module axi_riscv_atomics_wrap #(
+    /// AXI Parameters
+    parameter int unsigned AXI_ADDR_WIDTH = 0,
+    parameter int unsigned AXI_DATA_WIDTH = 0,
+    parameter int unsigned AXI_ID_WIDTH = 0,
+    parameter int unsigned AXI_USER_WIDTH = 0,
+    // Maximum number of AXI read bursts outstanding at the same time
+    parameter int unsigned AXI_MAX_READ_TXNS = 0,
+    // Maximum number of AXI write bursts outstanding at the same time
+    parameter int unsigned AXI_MAX_WRITE_TXNS = 0,
+    // Word width of the widest RISC-V processor that can issue requests to this module.
+    // 32 for RV32; 64 for RV64, where both 32-bit (.W suffix) and 64-bit (.D suffix) AMOs are
+    // supported if `aw_strb` is set correctly.
+    parameter int unsigned RISCV_WORD_WIDTH = 0,
+    /// Derived Parameters (do NOT change manually!)
+    localparam int unsigned AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8
+) (
+    input  logic    clk_i,
+    input  logic    rst_ni,
+    AXI_BUS.Master  mst,
+    AXI_BUS.Slave   slv
+);
+
+    axi_riscv_atomics #(
+        .AXI_ADDR_WIDTH     (AXI_ADDR_WIDTH),
+        .AXI_DATA_WIDTH     (AXI_DATA_WIDTH),
+        .AXI_ID_WIDTH       (AXI_ID_WIDTH),
+        .AXI_USER_WIDTH     (AXI_USER_WIDTH),
+        .AXI_MAX_READ_TXNS  (AXI_MAX_READ_TXNS),
+        .AXI_MAX_WRITE_TXNS (AXI_MAX_WRITE_TXNS),
+        .RISCV_WORD_WIDTH   (RISCV_WORD_WIDTH)
+    ) i_atomics (
+        .clk_i           ( clk_i         ),
+        .rst_ni          ( rst_ni        ),
+        .slv_aw_addr_i   ( slv.aw_addr   ),
+        .slv_aw_prot_i   ( slv.aw_prot   ),
+        .slv_aw_region_i ( slv.aw_region ),
+        .slv_aw_atop_i   ( slv.aw_atop   ),
+        .slv_aw_len_i    ( slv.aw_len    ),
+        .slv_aw_size_i   ( slv.aw_size   ),
+        .slv_aw_burst_i  ( slv.aw_burst  ),
+        .slv_aw_lock_i   ( slv.aw_lock   ),
+        .slv_aw_cache_i  ( slv.aw_cache  ),
+        .slv_aw_qos_i    ( slv.aw_qos    ),
+        .slv_aw_id_i     ( slv.aw_id     ),
+        .slv_aw_user_i   ( slv.aw_user   ),
+        .slv_aw_ready_o  ( slv.aw_ready  ),
+        .slv_aw_valid_i  ( slv.aw_valid  ),
+        .slv_ar_addr_i   ( slv.ar_addr   ),
+        .slv_ar_prot_i   ( slv.ar_prot   ),
+        .slv_ar_region_i ( slv.ar_region ),
+        .slv_ar_len_i    ( slv.ar_len    ),
+        .slv_ar_size_i   ( slv.ar_size   ),
+        .slv_ar_burst_i  ( slv.ar_burst  ),
+        .slv_ar_lock_i   ( slv.ar_lock   ),
+        .slv_ar_cache_i  ( slv.ar_cache  ),
+        .slv_ar_qos_i    ( slv.ar_qos    ),
+        .slv_ar_id_i     ( slv.ar_id     ),
+        .slv_ar_user_i   ( slv.ar_user   ),
+        .slv_ar_ready_o  ( slv.ar_ready  ),
+        .slv_ar_valid_i  ( slv.ar_valid  ),
+        .slv_w_data_i    ( slv.w_data    ),
+        .slv_w_strb_i    ( slv.w_strb    ),
+        .slv_w_user_i    ( slv.w_user    ),
+        .slv_w_last_i    ( slv.w_last    ),
+        .slv_w_ready_o   ( slv.w_ready   ),
+        .slv_w_valid_i   ( slv.w_valid   ),
+        .slv_r_data_o    ( slv.r_data    ),
+        .slv_r_resp_o    ( slv.r_resp    ),
+        .slv_r_last_o    ( slv.r_last    ),
+        .slv_r_id_o      ( slv.r_id      ),
+        .slv_r_user_o    ( slv.r_user    ),
+        .slv_r_ready_i   ( slv.r_ready   ),
+        .slv_r_valid_o   ( slv.r_valid   ),
+        .slv_b_resp_o    ( slv.b_resp    ),
+        .slv_b_id_o      ( slv.b_id      ),
+        .slv_b_user_o    ( slv.b_user    ),
+        .slv_b_ready_i   ( slv.b_ready   ),
+        .slv_b_valid_o   ( slv.b_valid   ),
+        .mst_aw_addr_o   ( mst.aw_addr   ),
+        .mst_aw_prot_o   ( mst.aw_prot   ),
+        .mst_aw_region_o ( mst.aw_region ),
+        .mst_aw_atop_o   ( mst.aw_atop   ),
+        .mst_aw_len_o    ( mst.aw_len    ),
+        .mst_aw_size_o   ( mst.aw_size   ),
+        .mst_aw_burst_o  ( mst.aw_burst  ),
+        .mst_aw_lock_o   ( mst.aw_lock   ),
+        .mst_aw_cache_o  ( mst.aw_cache  ),
+        .mst_aw_qos_o    ( mst.aw_qos    ),
+        .mst_aw_id_o     ( mst.aw_id     ),
+        .mst_aw_user_o   ( mst.aw_user   ),
+        .mst_aw_ready_i  ( mst.aw_ready  ),
+        .mst_aw_valid_o  ( mst.aw_valid  ),
+        .mst_ar_addr_o   ( mst.ar_addr   ),
+        .mst_ar_prot_o   ( mst.ar_prot   ),
+        .mst_ar_region_o ( mst.ar_region ),
+        .mst_ar_len_o    ( mst.ar_len    ),
+        .mst_ar_size_o   ( mst.ar_size   ),
+        .mst_ar_burst_o  ( mst.ar_burst  ),
+        .mst_ar_lock_o   ( mst.ar_lock   ),
+        .mst_ar_cache_o  ( mst.ar_cache  ),
+        .mst_ar_qos_o    ( mst.ar_qos    ),
+        .mst_ar_id_o     ( mst.ar_id     ),
+        .mst_ar_user_o   ( mst.ar_user   ),
+        .mst_ar_ready_i  ( mst.ar_ready  ),
+        .mst_ar_valid_o  ( mst.ar_valid  ),
+        .mst_w_data_o    ( mst.w_data    ),
+        .mst_w_strb_o    ( mst.w_strb    ),
+        .mst_w_user_o    ( mst.w_user    ),
+        .mst_w_last_o    ( mst.w_last    ),
+        .mst_w_ready_i   ( mst.w_ready   ),
+        .mst_w_valid_o   ( mst.w_valid   ),
+        .mst_r_data_i    ( mst.r_data    ),
+        .mst_r_resp_i    ( mst.r_resp    ),
+        .mst_r_last_i    ( mst.r_last    ),
+        .mst_r_id_i      ( mst.r_id      ),
+        .mst_r_user_i    ( mst.r_user    ),
+        .mst_r_ready_o   ( mst.r_ready   ),
+        .mst_r_valid_i   ( mst.r_valid   ),
+        .mst_b_resp_i    ( mst.b_resp    ),
+        .mst_b_id_i      ( mst.b_id      ),
+        .mst_b_user_i    ( mst.b_user    ),
+        .mst_b_ready_o   ( mst.b_ready   ),
+        .mst_b_valid_i   ( mst.b_valid   )
+    );
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (AXI_STRB_WIDTH == AXI_DATA_WIDTH/8)
+            else $fatal(1, "AXI_STRB_WIDTH must equal AXI_DATA_WIDTH/8!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv b/hw/deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv
new file mode 100644
index 0000000..2c5df0e
--- /dev/null
+++ b/hw/deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv
@@ -0,0 +1,987 @@
+// Copyright (c) 2018 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// AXI RISC-V LR/SC Adapter
+//
+// This adapter adds support for AXI4 exclusive accesses to a slave that natively does not support
+// exclusive accesses.  It is to be placed between that slave and the upstream master port, so that
+// the `mst` port of this module drives the slave and the `slv` port of this module is driven by
+// the upstream master.
+//
+// Exclusive accesses are only enabled for a range of addresses specified through parameters.  All
+// addresses within that range are guaranteed to fulfill the constraints described in A7.2 of the
+// AXI4 standard, both for normal and exclusive memory accesses.  Addresses outside that range
+// behave like a slave that does not support exclusive memory accesses (see AXI4, A7.2.5).
+//
+// Limitations:
+//  -   The adapter does not support bursts in exclusive accessing.  Only single words can be
+//      reserved.
+//
+// Maintainer: Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+module axi_riscv_lrsc #(
+    /// Exclusively-accessible address range (closed interval from ADDR_BEGIN to ADDR_END)
+    parameter longint unsigned ADDR_BEGIN = 0,
+    parameter longint unsigned ADDR_END = 0,
+    /// AXI Parameters
+    parameter int unsigned AXI_ADDR_WIDTH = 0,
+    parameter int unsigned AXI_DATA_WIDTH = 0,
+    parameter int unsigned AXI_ID_WIDTH = 0,
+    parameter int unsigned AXI_USER_WIDTH = 0,
+    parameter int unsigned AXI_MAX_READ_TXNS = 0,  // Maximum number of in-flight read transactions
+    parameter int unsigned AXI_MAX_WRITE_TXNS = 0, // Maximum number of in-flight write transactions
+    /// Enable debug prints (not synthesizable).
+    parameter bit DEBUG = 1'b0,
+    /// Derived Parameters (do NOT change manually!)
+    localparam int unsigned AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8
+) (
+    input logic                         clk_i,
+    input logic                         rst_ni,
+
+    /// Slave Interface
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_aw_addr_i,
+    input  logic [2:0]                  slv_aw_prot_i,
+    input  logic [3:0]                  slv_aw_region_i,
+    input  logic [5:0]                  slv_aw_atop_i,
+    input  logic [7:0]                  slv_aw_len_i,
+    input  logic [2:0]                  slv_aw_size_i,
+    input  logic [1:0]                  slv_aw_burst_i,
+    input  logic                        slv_aw_lock_i,
+    input  logic [3:0]                  slv_aw_cache_i,
+    input  logic [3:0]                  slv_aw_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_aw_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_aw_user_i,
+    output logic                        slv_aw_ready_o,
+    input  logic                        slv_aw_valid_i,
+
+    input  logic [AXI_ADDR_WIDTH-1:0]   slv_ar_addr_i,
+    input  logic [2:0]                  slv_ar_prot_i,
+    input  logic [3:0]                  slv_ar_region_i,
+    input  logic [7:0]                  slv_ar_len_i,
+    input  logic [2:0]                  slv_ar_size_i,
+    input  logic [1:0]                  slv_ar_burst_i,
+    input  logic                        slv_ar_lock_i,
+    input  logic [3:0]                  slv_ar_cache_i,
+    input  logic [3:0]                  slv_ar_qos_i,
+    input  logic [AXI_ID_WIDTH-1:0]     slv_ar_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_ar_user_i,
+    output logic                        slv_ar_ready_o,
+    input  logic                        slv_ar_valid_i,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   slv_w_data_i,
+    input  logic [AXI_STRB_WIDTH-1:0]   slv_w_strb_i,
+    input  logic [AXI_USER_WIDTH-1:0]   slv_w_user_i,
+    input  logic                        slv_w_last_i,
+    output logic                        slv_w_ready_o,
+    input  logic                        slv_w_valid_i,
+
+    output logic [AXI_DATA_WIDTH-1:0]   slv_r_data_o,
+    output logic [1:0]                  slv_r_resp_o,
+    output logic                        slv_r_last_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_r_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_r_user_o,
+    input  logic                        slv_r_ready_i,
+    output logic                        slv_r_valid_o,
+
+    output logic [1:0]                  slv_b_resp_o,
+    output logic [AXI_ID_WIDTH-1:0]     slv_b_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   slv_b_user_o,
+    input  logic                        slv_b_ready_i,
+    output logic                        slv_b_valid_o,
+
+    /// Master Interface
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_aw_addr_o,
+    output logic [2:0]                  mst_aw_prot_o,
+    output logic [3:0]                  mst_aw_region_o,
+    output logic [5:0]                  mst_aw_atop_o,
+    output logic [7:0]                  mst_aw_len_o,
+    output logic [2:0]                  mst_aw_size_o,
+    output logic [1:0]                  mst_aw_burst_o,
+    output logic                        mst_aw_lock_o,
+    output logic [3:0]                  mst_aw_cache_o,
+    output logic [3:0]                  mst_aw_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_aw_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_aw_user_o,
+    input  logic                        mst_aw_ready_i,
+    output logic                        mst_aw_valid_o,
+
+    output logic [AXI_ADDR_WIDTH-1:0]   mst_ar_addr_o,
+    output logic [2:0]                  mst_ar_prot_o,
+    output logic [3:0]                  mst_ar_region_o,
+    output logic [7:0]                  mst_ar_len_o,
+    output logic [2:0]                  mst_ar_size_o,
+    output logic [1:0]                  mst_ar_burst_o,
+    output logic                        mst_ar_lock_o,
+    output logic [3:0]                  mst_ar_cache_o,
+    output logic [3:0]                  mst_ar_qos_o,
+    output logic [AXI_ID_WIDTH-1:0]     mst_ar_id_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_ar_user_o,
+    input  logic                        mst_ar_ready_i,
+    output logic                        mst_ar_valid_o,
+
+    output logic [AXI_DATA_WIDTH-1:0]   mst_w_data_o,
+    output logic [AXI_STRB_WIDTH-1:0]   mst_w_strb_o,
+    output logic [AXI_USER_WIDTH-1:0]   mst_w_user_o,
+    output logic                        mst_w_last_o,
+    input  logic                        mst_w_ready_i,
+    output logic                        mst_w_valid_o,
+
+    input  logic [AXI_DATA_WIDTH-1:0]   mst_r_data_i,
+    input  logic [1:0]                  mst_r_resp_i,
+    input  logic                        mst_r_last_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_r_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_r_user_i,
+    output logic                        mst_r_ready_o,
+    input  logic                        mst_r_valid_i,
+
+    input  logic [1:0]                  mst_b_resp_i,
+    input  logic [AXI_ID_WIDTH-1:0]     mst_b_id_i,
+    input  logic [AXI_USER_WIDTH-1:0]   mst_b_user_i,
+    output logic                        mst_b_ready_o,
+    input  logic                        mst_b_valid_i
+);
+
+    // Declarations of Signals and Types
+
+    typedef logic [AXI_ADDR_WIDTH-1:0]  axi_addr_t;
+    typedef logic [AXI_DATA_WIDTH-1:0]  axi_data_t;
+    typedef logic [AXI_ID_WIDTH-1:0]    axi_id_t;
+    typedef logic [1:0]                 axi_resp_t;
+    typedef logic [AXI_USER_WIDTH-1:0]  axi_user_t;
+    typedef logic [AXI_ADDR_WIDTH-3:0]  res_addr_t; // Track reservations word wise.
+
+    typedef enum logic [1:0] {
+        B_U='x, B_REGULAR='0, B_EXCLUSIVE, B_INJECT
+    } b_cmd_t;
+
+    typedef struct packed {
+        axi_id_t    id;
+        axi_user_t  user;
+    } b_inj_t;
+
+    typedef struct packed {
+        axi_id_t    id;
+        axi_user_t  user;
+        axi_resp_t  resp;
+    } b_chan_t;
+
+    typedef struct packed {
+        axi_id_t    id;
+        axi_data_t  data;
+        axi_resp_t  resp;
+        axi_user_t  user;
+        logic       last;
+    } r_chan_t;
+
+    typedef struct packed {
+        logic   excl;
+    } r_flight_t;
+
+    typedef struct packed {
+        logic       forward;
+        axi_id_t    id;
+        axi_user_t  user;
+    } w_cmd_t;
+
+    typedef struct packed {
+        res_addr_t  addr;
+        logic       excl;
+    } w_flight_t;
+
+    typedef struct packed {
+        w_flight_t                      data;
+        logic [$bits(w_flight_t)-1:0]   mask;
+    } wifq_exists_t;
+
+    typedef enum logic {
+        AR_IDLE, AR_WAIT
+    } ar_state_t;
+
+    typedef enum logic {
+        AW_IDLE, AW_WAIT
+    } aw_state_t;
+
+    typedef struct packed {
+        axi_addr_t  addr;
+        logic [2:0] prot;
+        logic [3:0] region;
+        logic [5:0] atop;
+        logic [7:0] len;
+        logic [2:0] size;
+        logic [1:0] burst;
+        logic [3:0] cache;
+        logic [3:0] qos;
+        axi_id_t    id;
+        axi_user_t  user;
+    } aw_chan_t;
+
+    typedef enum logic {
+        B_NORMAL, B_FORWARD
+    } b_state_t;
+
+    axi_id_t        ar_push_id,
+                    art_check_id,
+                    b_status_inp_id,
+                    b_status_oup_id,
+                    rifq_oup_id;
+
+    res_addr_t      ar_push_addr,
+                    art_check_clr_addr;
+
+    logic           ar_push_excl,
+                    ar_push_res;
+
+    logic           art_check_clr_excl;
+
+    logic           ar_push_valid,              ar_push_ready,
+                    art_check_clr_req,          art_check_clr_gnt,
+                    art_filter_valid,           art_filter_ready,
+                    art_set_req,                art_set_gnt;
+
+    logic           rifq_inp_req,               rifq_inp_gnt,
+                    rifq_oup_req,               rifq_oup_gnt,
+                    rifq_oup_pop,
+                    rifq_oup_data_valid;
+
+    r_flight_t      rifq_inp_data,
+                    rifq_oup_data;
+
+    logic           wifq_exists,
+                    ar_wifq_exists_req,         ar_wifq_exists_gnt,
+                    aw_wifq_exists_req,         aw_wifq_exists_gnt,
+                    wifq_exists_req,            wifq_exists_gnt,
+                                                wifq_inp_gnt,
+                    wifq_oup_req,               wifq_oup_gnt,
+                    wifq_oup_data_valid;
+
+    wifq_exists_t   ar_wifq_exists_inp,
+                    aw_wifq_exists_inp,
+                    wifq_exists_inp;
+
+    b_chan_t        slv_b;
+
+    logic           slv_b_valid,                slv_b_ready;
+
+    r_chan_t        slv_r;
+
+    logic           slv_r_valid,                slv_r_ready;
+
+    logic           mst_b_valid,                mst_b_ready;
+
+    w_cmd_t         w_cmd_inp,                  w_cmd_oup;
+
+    logic           w_cmd_push,                 w_cmd_pop,
+                    w_cmd_full,                 w_cmd_empty;
+
+    b_inj_t         b_inj_inp,                  b_inj_oup;
+
+    logic           b_inj_push,                 b_inj_pop,
+                    b_inj_full,                 b_inj_empty;
+
+    b_cmd_t         b_status_inp_cmd,           b_status_oup_cmd;
+
+    logic           b_status_inp_req,           b_status_oup_req,
+                    b_status_inp_gnt,           b_status_oup_gnt,
+                    b_status_oup_pop,
+                    b_status_oup_valid;
+
+    logic           art_check_res;
+
+    ar_state_t      ar_state_d,                 ar_state_q;
+
+    aw_state_t      aw_state_d,                 aw_state_q;
+
+    b_state_t       b_state_d,                  b_state_q;
+
+    aw_chan_t       slv_aw,                     mst_aw;
+
+    logic           mst_aw_valid,               mst_aw_ready;
+
+    // AR and R Channel
+
+    // IQ Queue to track in-flight reads
+    id_queue #(
+        .ID_WIDTH   (AXI_ID_WIDTH),
+        .CAPACITY   (AXI_MAX_READ_TXNS),
+        .data_t     (r_flight_t)
+    ) i_read_in_flight_queue (
+        .clk_i              (clk_i),
+        .rst_ni             (rst_ni),
+        .inp_id_i           (ar_push_id),
+        .inp_data_i         (rifq_inp_data),
+        .inp_req_i          (rifq_inp_req),
+        .inp_gnt_o          (rifq_inp_gnt),
+        .exists_data_i      (),
+        .exists_mask_i      (),
+        .exists_req_i       (1'b0),
+        .exists_o           (),
+        .exists_gnt_o       (),
+        .oup_id_i           (rifq_oup_id),
+        .oup_pop_i          (rifq_oup_pop),
+        .oup_req_i          (rifq_oup_req),
+        .oup_data_o         (rifq_oup_data),
+        .oup_data_valid_o   (rifq_oup_data_valid),
+        .oup_gnt_o          (rifq_oup_gnt)
+    );
+    assign rifq_inp_data.excl = ar_push_excl;
+
+    // Fork requests from AR into reservation table and queue of in-flight reads.
+    stream_fork #(
+        .N_OUP  (2)
+    ) i_ar_push_fork (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .valid_i    (ar_push_valid),
+        .ready_o    (ar_push_ready),
+        .valid_o    ({art_filter_valid, rifq_inp_req}),
+        .ready_i    ({art_filter_ready, rifq_inp_gnt})
+    );
+
+    stream_filter i_art_filter (
+        .valid_i    (art_filter_valid),
+        .ready_o    (art_filter_ready),
+        .drop_i     (!ar_push_res),
+        .valid_o    (art_set_req),
+        .ready_i    (art_set_gnt)
+    );
+
+    // Time-Invariant Signal Assignments
+    assign mst_ar_addr_o    = slv_ar_addr_i;
+    assign mst_ar_prot_o    = slv_ar_prot_i;
+    assign mst_ar_region_o  = slv_ar_region_i;
+    assign mst_ar_len_o     = slv_ar_len_i;
+    assign mst_ar_size_o    = slv_ar_size_i;
+    assign mst_ar_burst_o   = slv_ar_burst_i;
+    assign mst_ar_lock_o    = 1'b0;
+    assign mst_ar_cache_o   = slv_ar_cache_i;
+    assign mst_ar_qos_o     = slv_ar_qos_i;
+    assign mst_ar_id_o      = slv_ar_id_i;
+    assign mst_ar_user_o    = slv_ar_user_i;
+    assign slv_r.data       = mst_r_data_i;
+    assign slv_r.last       = mst_r_last_i;
+    assign slv_r.id         = mst_r_id_i;
+    assign slv_r.user       = mst_r_user_i;
+
+    // Control R Channel
+    always_comb begin
+        mst_r_ready_o   = 1'b0;
+        slv_r.resp      = 'x;
+        slv_r_valid     = 1'b0;
+        rifq_oup_id     = 'x;
+        rifq_oup_pop    = 1'b0;
+        rifq_oup_req    = 1'b0;
+        if (mst_r_valid_i && slv_r_ready) begin
+            rifq_oup_id     = mst_r_id_i;
+            rifq_oup_pop    = mst_r_last_i;
+            rifq_oup_req    = 1'b1;
+            if (rifq_oup_gnt) begin
+                mst_r_ready_o = 1'b1;
+                if (mst_r_resp_i[1] == 1'b0) begin
+                    slv_r.resp = {1'b0, rifq_oup_data.excl};
+                end else begin
+                    slv_r.resp = mst_r_resp_i;
+                end
+                slv_r_valid = 1'b1;
+            end
+        end
+    end
+
+// pragma translate_off
+    always @(posedge clk_i) begin
+        if (~rst_ni) begin
+            if (rifq_oup_req && rifq_oup_gnt) begin
+                assert (rifq_oup_data_valid) else $error("Unexpected R with ID %0x!", mst_r_id_i);
+            end
+        end
+    end
+// pragma translate_on
+
+    // Control AR Channel
+    always_comb begin
+        mst_ar_valid_o                  = 1'b0;
+        slv_ar_ready_o                  = 1'b0;
+        ar_push_addr                    = 'x;
+        ar_push_excl                    = 'x;
+        ar_push_id                      = 'x;
+        ar_push_res                     = 'x;
+        ar_push_valid                   = 1'b0;
+        ar_wifq_exists_inp.data.addr    = 'x;
+        ar_wifq_exists_inp.data.excl    = 1'b0;
+        ar_wifq_exists_inp.mask         = '1;
+        ar_wifq_exists_inp.mask[0]      = 1'b0; // Don't care on `excl` bit.
+        ar_wifq_exists_req              = 1'b0;
+        ar_state_d                      = ar_state_q;
+
+        case (ar_state_q)
+
+            AR_IDLE: begin
+                if (slv_ar_valid_i) begin
+                    ar_push_addr = slv_ar_addr_i[AXI_ADDR_WIDTH-1:2];
+                    ar_push_id = slv_ar_id_i;
+                    ar_push_excl = (slv_ar_addr_i >= ADDR_BEGIN && slv_ar_addr_i <= ADDR_END &&
+                            slv_ar_lock_i && slv_ar_len_i == 8'h00);
+                    if (ar_push_excl) begin
+                        ar_wifq_exists_inp.data.addr = slv_ar_addr_i[AXI_ADDR_WIDTH-1:2];
+                        ar_wifq_exists_req = 1'b1;
+                        if (ar_wifq_exists_gnt) begin
+                            ar_push_res = !wifq_exists;
+                            ar_push_valid = 1'b1;
+                        end
+                    end else begin
+                        ar_push_res = 1'b0;
+                        ar_push_valid = 1'b1;
+                    end
+                    if (ar_push_ready) begin
+                        mst_ar_valid_o = 1'b1;
+                        if (mst_ar_ready_i) begin
+                            slv_ar_ready_o = 1'b1;
+                        end else begin
+                            ar_state_d = AR_WAIT;
+                        end
+                    end
+                end
+            end
+
+            AR_WAIT: begin
+                mst_ar_valid_o = slv_ar_valid_i;
+                slv_ar_ready_o = mst_ar_ready_i;
+                if (mst_ar_ready_i && mst_ar_valid_o) begin
+                    ar_state_d = AR_IDLE;
+                end
+            end
+
+            default: begin
+                ar_state_d = AR_IDLE;
+            end
+        endcase
+    end
+
+    // AW, W and B Channel
+
+    // FIFO to track commands for W bursts.
+    fifo_v3 #(
+        .FALL_THROUGH   (1'b0), // TODO: Why is there a combinatorial loop if this is fall-through?
+        .dtype          (w_cmd_t),
+        .DEPTH          (AXI_MAX_WRITE_TXNS)
+    ) i_w_cmd_fifo (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .testmode_i (1'b0),
+        .full_o     (w_cmd_full),
+        .empty_o    (w_cmd_empty),
+        .usage_o    (),
+        .data_i     (w_cmd_inp),
+        .push_i     (w_cmd_push),
+        .data_o     (w_cmd_oup),
+        .pop_i      (w_cmd_pop)
+    );
+
+    // ID Queue to track downstream W bursts and their pending B responses.
+    id_queue #(
+        .ID_WIDTH   (AXI_ID_WIDTH),
+        .CAPACITY   (AXI_MAX_WRITE_TXNS),
+        .data_t     (b_cmd_t)
+    ) i_b_status_queue (
+        .clk_i              (clk_i),
+        .rst_ni             (rst_ni),
+        .inp_id_i           (b_status_inp_id),
+        .inp_data_i         (b_status_inp_cmd),
+        .inp_req_i          (b_status_inp_req),
+        .inp_gnt_o          (b_status_inp_gnt),
+        .exists_data_i      (),
+        .exists_mask_i      (),
+        .exists_req_i       (1'b0),
+        .exists_o           (),
+        .exists_gnt_o       (),
+        .oup_id_i           (b_status_oup_id),
+        .oup_pop_i          (b_status_oup_pop),
+        .oup_req_i          (b_status_oup_req),
+        .oup_data_o         (b_status_oup_cmd),
+        .oup_data_valid_o   (b_status_oup_valid),
+        .oup_gnt_o          (b_status_oup_gnt)
+    );
+
+    // ID Queue to track in-flight writes.
+    id_queue #(
+        .ID_WIDTH   (AXI_ID_WIDTH),
+        .CAPACITY   (AXI_MAX_WRITE_TXNS),
+        .data_t     (w_flight_t)
+    ) i_write_in_flight_queue (
+        .clk_i              (clk_i),
+        .rst_ni             (rst_ni),
+        .inp_id_i           (mst_aw_id_o),
+        .inp_data_i         ({mst_aw_addr_o[AXI_ADDR_WIDTH-1:2], slv_aw_lock_i}),
+        .inp_req_i          (mst_aw_valid && mst_aw_ready),
+        .inp_gnt_o          (wifq_inp_gnt),
+        .exists_data_i      (wifq_exists_inp.data),
+        .exists_mask_i      (wifq_exists_inp.mask),
+        .exists_req_i       (wifq_exists_req),
+        .exists_o           (wifq_exists),
+        .exists_gnt_o       (wifq_exists_gnt),
+        .oup_id_i           (mst_b_id_i),
+        .oup_pop_i          (1'b1),
+        .oup_req_i          (wifq_oup_req),
+        .oup_data_o         (),
+        .oup_data_valid_o   (wifq_oup_data_valid),
+        .oup_gnt_o          (wifq_oup_gnt)
+    );
+
+// pragma translate_off
+    always @(posedge clk_i) begin
+        if (~rst_ni) begin
+            if (mst_aw_valid && mst_aw_ready) begin
+                assert (wifq_inp_gnt) else $error("Missed enqueuing of in-flight write!");
+            end
+            if (wifq_oup_req && wifq_oup_gnt) begin
+                assert (wifq_oup_data_valid) else $error("Unexpected B!");
+            end
+        end
+    end
+// pragma translate_on
+
+    stream_arbiter #(
+        .DATA_T (wifq_exists_t),
+        .N_INP  (2)
+    ) i_wifq_exists_arb (
+        .clk_i          (clk_i),
+        .rst_ni         (rst_ni),
+        .inp_data_i     ({ar_wifq_exists_inp,   aw_wifq_exists_inp}),
+        .inp_valid_i    ({ar_wifq_exists_req,   aw_wifq_exists_req}),
+        .inp_ready_o    ({ar_wifq_exists_gnt,   aw_wifq_exists_gnt}),
+        .oup_data_o     (wifq_exists_inp),
+        .oup_valid_o    (wifq_exists_req),
+        .oup_ready_i    (wifq_exists_gnt)
+    );
+
+    stream_fork #(
+        .N_OUP  (2)
+    ) i_mst_b_fork (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .valid_i    (mst_b_valid_i),
+        .ready_o    (mst_b_ready_o),
+        .valid_o    ({mst_b_valid, wifq_oup_req}),
+        .ready_i    ({mst_b_ready, wifq_oup_gnt})
+    );
+
+    // FIFO to track B responses that are to be injected.
+    fifo_v3 #(
+        .FALL_THROUGH   (1'b0),
+        .dtype          (b_inj_t),
+        .DEPTH          (AXI_MAX_WRITE_TXNS)
+    ) i_b_inj_fifo (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .testmode_i (1'b0),
+        .full_o     (b_inj_full),
+        .empty_o    (b_inj_empty),
+        .usage_o    (),
+        .data_i     (b_inj_inp),
+        .push_i     (b_inj_push),
+        .data_o     (b_inj_oup),
+        .pop_i      (b_inj_pop)
+    );
+
+    // Fall-through register to hold AW transactin that passed
+    assign slv_aw = {slv_aw_addr_i,
+                     slv_aw_prot_i,
+                     slv_aw_region_i,
+                     slv_aw_atop_i,
+                     slv_aw_len_i,
+                     slv_aw_size_i,
+                     slv_aw_burst_i,
+                     slv_aw_cache_i,
+                     slv_aw_qos_i,
+                     slv_aw_id_i,
+                     slv_aw_user_i};
+    assign {mst_aw_addr_o,
+            mst_aw_prot_o,
+            mst_aw_region_o,
+            mst_aw_atop_o,
+            mst_aw_len_o,
+            mst_aw_size_o,
+            mst_aw_burst_o,
+            mst_aw_cache_o,
+            mst_aw_qos_o,
+            mst_aw_id_o,
+            mst_aw_user_o} = mst_aw;
+
+
+    fall_through_register #(
+        .T (aw_chan_t)
+    ) i_aw_trans_reg (
+        .clk_i       (clk_i),
+        .rst_ni      (rst_ni),
+        .clr_i       (1'b0),
+        .testmode_i  (1'b0),
+        // Input
+        .valid_i     (mst_aw_valid),
+        .ready_o     (mst_aw_ready),
+        .data_i      (slv_aw),
+        // Output
+        .valid_o     (mst_aw_valid_o),
+        .ready_i     (mst_aw_ready_i),
+        .data_o      (mst_aw)
+    );
+
+    // Time-Invariant Signal Assignments
+    assign mst_aw_lock_o    = 1'b0;
+    assign mst_w_data_o     = slv_w_data_i;
+    assign mst_w_strb_o     = slv_w_strb_i;
+    assign mst_w_user_o     = slv_w_user_i;
+    assign mst_w_last_o     = slv_w_last_i;
+
+    // Control AW Channel
+    always_comb begin
+        mst_aw_valid            = 1'b0;
+        slv_aw_ready_o          = 1'b0;
+        art_check_clr_addr      = 'x;
+        art_check_id            = 'x;
+        art_check_clr_excl      = 'x;
+        art_check_clr_req       = 1'b0;
+        aw_wifq_exists_inp.data = 'x;
+        aw_wifq_exists_inp.mask = '1;
+        aw_wifq_exists_req      = 1'b0;
+        b_status_inp_id         = '0;
+        b_status_inp_cmd        = B_U;
+        b_status_inp_req        = 1'b0;
+        w_cmd_inp               = 'x;
+        w_cmd_push              = 1'b0;
+        aw_state_d              = aw_state_q;
+
+        case (aw_state_q)
+            AW_IDLE: begin
+                if (slv_aw_valid_i && !w_cmd_full && b_status_inp_gnt && wifq_inp_gnt) begin
+                    // New AW and we are ready to handle it.
+                    if (slv_aw_addr_i >= ADDR_BEGIN && slv_aw_addr_i <= ADDR_END) begin
+                        // Inside exclusively-accessible range.
+                        // Make sure no exclusive AR to the same address is currently waiting.
+                        if (!(slv_ar_valid_i && slv_ar_lock_i &&
+                                slv_ar_addr_i[AXI_ADDR_WIDTH-1:2] == slv_aw_addr_i[AXI_ADDR_WIDTH-1:2])) begin
+                            // Make sure no exclusive write to the same address is currently in
+                            // flight.
+                            aw_wifq_exists_inp.data.addr = slv_aw_addr_i[AXI_ADDR_WIDTH-1:2];
+                            aw_wifq_exists_inp.data.excl = 1'b1;
+                            aw_wifq_exists_req = 1'b1;
+                            if (aw_wifq_exists_gnt && !wifq_exists) begin
+                                // Check reservation and clear identical addresses.
+                                art_check_clr_addr  = slv_aw_addr_i[AXI_ADDR_WIDTH-1:2];
+                                art_check_id        = slv_aw_id_i;
+                                art_check_clr_excl  = slv_aw_lock_i;
+                                if (mst_aw_ready) begin
+                                    art_check_clr_req = 1'b1;
+                                end
+                                if (art_check_clr_gnt) begin
+                                    if (slv_aw_lock_i && slv_aw_len_i == 8'h00) begin
+                                        // Exclusive access and no burst, so check reservation.
+                                        if (art_check_res) begin
+                                            // Reservation exists, so forward downstream.
+                                            mst_aw_valid   = 1'b1;
+                                            slv_aw_ready_o = mst_aw_ready;
+                                            if (!mst_aw_ready) begin
+                                                aw_state_d = AW_WAIT;
+                                            end
+                                        end else begin
+                                            // No reservation exists, so drop AW.
+                                            slv_aw_ready_o = 1'b1;
+                                        end
+                                        // Store command to forward or drop W burst.
+                                        w_cmd_inp = '{forward: art_check_res, id: slv_aw_id_i,
+                                                user: slv_aw_user_i};
+                                        w_cmd_push = 1'b1;
+                                        // Add B status for this ID (exclusive if there is a
+                                        // reservation, inject otherwise).
+                                        b_status_inp_cmd = art_check_res ? B_EXCLUSIVE : B_INJECT;
+                                    end else begin
+                                        // Non-exclusive access or burst, so forward downstream.
+                                        mst_aw_valid   = 1'b1;
+                                        slv_aw_ready_o = mst_aw_ready;
+                                        // Store command to forward W burst.
+                                        w_cmd_inp  = '{forward: 1'b1, id: 'x, user: 'x};
+                                        w_cmd_push = 1'b1;
+                                        // Track B response as regular-okay.
+                                        b_status_inp_cmd = B_REGULAR;
+                                        if (!mst_aw_ready) begin
+                                            aw_state_d = AW_WAIT;
+                                        end
+                                    end
+                                    b_status_inp_id = slv_aw_id_i;
+                                    b_status_inp_req = 1'b1;
+                                end
+                            end
+                        end
+                    end else begin
+                        // Outside exclusively-accessible address range, so bypass any
+                        // modifications.
+                        mst_aw_valid   = 1'b1;
+                        slv_aw_ready_o = mst_aw_ready;
+                        if (mst_aw_ready) begin
+                            // Store command to forward W burst.
+                            w_cmd_inp = '{forward: 1'b1, id: 'x, user: 'x};
+                            w_cmd_push = 1'b1;
+                            // Track B response as regular-okay.
+                            b_status_inp_id  = slv_aw_id_i;
+                            b_status_inp_cmd = B_REGULAR;
+                            b_status_inp_req = 1'b1;
+                        end
+                    end
+                end
+            end
+
+            AW_WAIT: begin
+                mst_aw_valid   = 1'b1;
+                slv_aw_ready_o = mst_aw_ready;
+                if (mst_aw_ready) begin
+                    aw_state_d = AW_IDLE;
+                end
+            end
+
+            default:
+                aw_state_d = AW_IDLE;
+        endcase
+    end
+
+// pragma translate_off
+    if (DEBUG) begin
+        always @(posedge clk_i) begin
+            if (b_status_inp_req && b_status_inp_gnt) begin
+                $display("%0t: AW added %0x as %0d", $time, b_status_inp_id, b_status_inp_cmd);
+            end
+        end
+    end
+// pragma translate_on
+
+    // Control W Channel
+    always_comb begin
+        mst_w_valid_o   = 1'b0;
+        slv_w_ready_o   = 1'b0;
+        b_inj_inp       = 'x;
+        b_inj_push      = 1'b0;
+        w_cmd_pop       = 1'b0;
+        if (slv_w_valid_i && !w_cmd_empty && !b_inj_full) begin
+            if (w_cmd_oup.forward) begin
+                // Forward
+                mst_w_valid_o = 1'b1;
+                slv_w_ready_o = mst_w_ready_i;
+            end else begin
+                // Drop
+                slv_w_ready_o = 1'b1;
+            end
+            if (slv_w_ready_o && slv_w_last_i) begin
+                w_cmd_pop = 1'b1;
+                if (!w_cmd_oup.forward) begin
+                    // Add command to inject B response.
+                    b_inj_inp = '{id: w_cmd_oup.id, user: w_cmd_oup.user};
+                    b_inj_push = 1'b1;
+                end
+            end
+        end
+    end
+
+// pragma translate_off
+    if (DEBUG) begin
+        always @(posedge clk_i) begin
+            if (b_inj_push) begin
+                $display("%0t: W added inject for %0x", $time, b_inj_inp.id);
+            end
+        end
+    end
+// pragma translate_on
+
+    // Control B Channel
+    always_comb begin
+        slv_b.id            = mst_b_id_i;
+        slv_b.resp          = mst_b_resp_i;
+        slv_b.user          = mst_b_user_i;
+        slv_b_valid         = 1'b0;
+        mst_b_ready         = 1'b0;
+        b_inj_pop           = 1'b0;
+        b_status_oup_id     = 'x;
+        b_status_oup_req    = 1'b0;
+        b_state_d           = b_state_q;
+
+        case (b_state_q)
+            B_NORMAL: begin
+                if (!b_inj_empty) begin
+                    // There is a response to be injected ..
+                    b_status_oup_id = b_inj_oup.id;
+                    b_status_oup_req = 1'b1;
+                    if (b_status_oup_gnt && b_status_oup_valid) begin
+                        if (b_status_oup_cmd == B_INJECT) begin
+                            // .. and the next B for that ID is indeed an injection, so go ahead and
+                            // inject it.
+                            slv_b.id    = b_inj_oup.id;
+                            slv_b.resp  = axi_pkg::RESP_OKAY;
+                            slv_b.user  = b_inj_oup.user;
+                            slv_b_valid = 1'b1;
+                            b_inj_pop   = slv_b_ready;
+                        end else begin
+                            // .. but the next B for that ID is *not* an injection, so try to
+                            // forward a B.
+                            b_state_d = B_FORWARD;
+                        end
+                    end
+                end else if (mst_b_valid) begin
+                    // There is currently no response to be injected, so try to forward a B.
+                    b_status_oup_id = mst_b_id_i;
+                    b_status_oup_req = 1'b1;
+                    if (b_status_oup_gnt && b_status_oup_valid) begin
+                        if (mst_b_resp_i[1] == 1'b0) begin
+                            slv_b.resp = {1'b0, (b_status_oup_cmd == B_EXCLUSIVE)};
+                        end else begin
+                            slv_b.resp = mst_b_resp_i;
+                        end
+                        slv_b_valid = 1'b1;
+                        mst_b_ready = slv_b_ready;
+                    end
+                end
+            end
+
+            B_FORWARD: begin
+                if (mst_b_valid) begin
+                    b_status_oup_id = mst_b_id_i;
+                    b_status_oup_req = 1'b1;
+                    if (b_status_oup_gnt && b_status_oup_valid) begin
+                        if (mst_b_resp_i[1] == 1'b0) begin
+                            slv_b.resp = {1'b0, (b_status_oup_cmd == B_EXCLUSIVE)};
+                        end else begin
+                            slv_b.resp = mst_b_resp_i;
+                        end
+                        slv_b_valid = 1'b1;
+                        mst_b_ready = slv_b_ready;
+                        if (slv_b_ready) begin
+                            b_state_d = B_NORMAL;
+                        end
+                    end
+                end
+            end
+
+            default:
+                b_state_d = B_NORMAL;
+        endcase
+    end
+
+// pragma translate_off
+    always @(posedge clk_i) begin
+        if (b_status_oup_req && b_status_oup_gnt) begin
+            assert (b_status_oup_valid);
+            if ((b_state_q == B_NORMAL && b_inj_empty) || b_state_q == B_FORWARD) begin
+                assert (b_status_oup_cmd != B_INJECT);
+            end
+        end
+    end
+// pragma translate_on
+
+// pragma translate_off
+    if (DEBUG) begin
+        always @(posedge clk_i) begin
+            if (slv_b_valid && slv_b_ready) begin
+                if (mst_b_ready) begin
+                    $display("%0t: B forwarded %0x", $time, slv_b.id);
+                end else begin
+                    $display("%0t: B injected  %0x", $time, slv_b.id);
+                end
+            end
+        end
+    end
+// pragma translate_on
+
+    assign b_status_oup_pop = slv_b_valid && slv_b_ready;
+
+    // Register in front of slv_b to prevent changes by FSM while valid and not yet ready.
+    fall_through_register #(
+        .T  (b_chan_t)
+    ) slv_b_reg (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .clr_i      (1'b0),
+        .testmode_i (1'b0),
+
+        .valid_i    (slv_b_valid),
+        .ready_o    (slv_b_ready),
+        .data_i     (slv_b),
+
+        .valid_o    (slv_b_valid_o),
+        .ready_i    (slv_b_ready_i),
+        .data_o     ({slv_b_id_o, slv_b_user_o, slv_b_resp_o})
+    );
+
+    // Fall-through register in front of slv_r to remove mutual dependency.
+    spill_register #( // TODO: Why is there a combinatorial loop if this is a `fall_through_register`?
+        .T  (r_chan_t)
+    ) slv_r_reg (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+
+        .valid_i    (slv_r_valid),
+        .ready_o    (slv_r_ready),
+        .data_i     (slv_r),
+
+        .valid_o    (slv_r_valid_o),
+        .ready_i    (slv_r_ready_i),
+        .data_o     ({slv_r_id_o, slv_r_data_o, slv_r_resp_o, slv_r_user_o, slv_r_last_o})
+    );
+
+    // AXI Reservation Table
+    axi_res_tbl #(
+        .AXI_ADDR_WIDTH (AXI_ADDR_WIDTH-2), // Track reservations word-wise.
+        .AXI_ID_WIDTH   (AXI_ID_WIDTH)
+    ) i_art (
+        .clk_i                  (clk_i),
+        .rst_ni                 (rst_ni),
+        .check_clr_addr_i       (art_check_clr_addr),
+        .check_id_i             (art_check_id),
+        .check_clr_excl_i       (art_check_clr_excl),
+        .check_res_o            (art_check_res),
+        .check_clr_req_i        (art_check_clr_req),
+        .check_clr_gnt_o        (art_check_clr_gnt),
+        .set_addr_i             (ar_push_addr),
+        .set_id_i               (ar_push_id),
+        .set_req_i              (art_set_req),
+        .set_gnt_o              (art_set_gnt)
+    );
+
+    // Registers
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            ar_state_q = AR_IDLE;
+            aw_state_q = AW_IDLE;
+            b_state_q  = B_NORMAL;
+        end else begin
+            ar_state_q = ar_state_d;
+            aw_state_q = aw_state_d;
+            b_state_q  = b_state_d;
+        end
+    end
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (ADDR_END > ADDR_BEGIN)
+            else $fatal(1, "ADDR_END must be greater than ADDR_BEGIN!");
+        assert (AXI_ADDR_WIDTH > 0)
+            else $fatal(1, "AXI_ADDR_WIDTH must be greater than 0!");
+        assert (AXI_DATA_WIDTH > 0)
+            else $fatal(1, "AXI_DATA_WIDTH must be greater than 0!");
+        assert (AXI_ID_WIDTH > 0)
+            else $fatal(1, "AXI_ID_WIDTH must be greater than 0!");
+        assert (AXI_MAX_READ_TXNS > 0)
+            else $fatal(1, "AXI_MAX_READ_TXNS must be greater than 0!");
+        assert (AXI_MAX_WRITE_TXNS > 0)
+            else $fatal(1, "AXI_MAX_WRITE_TXNS must be greater than 0!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_ar_buffer.sv b/hw/deps/axi_slice/src/axi_ar_buffer.sv
new file mode 100644
index 0000000..e133693
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_ar_buffer.sv
@@ -0,0 +1,74 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi_ar_buffer #(
+    parameter int ID_WIDTH     = -1,
+    parameter int ADDR_WIDTH   = -1,
+    parameter int USER_WIDTH   = -1,
+    parameter int BUFFER_DEPTH = -1
+)(
+
+    input logic                   clk_i,
+    input logic                   rst_ni,
+    input logic                   test_en_i,
+
+    input  logic                  slave_valid_i,
+    input  logic [ADDR_WIDTH-1:0] slave_addr_i,
+    input  logic [2:0]            slave_prot_i,
+    input  logic [3:0]            slave_region_i,
+    input  logic [7:0]            slave_len_i,
+    input  logic [2:0]            slave_size_i,
+    input  logic [1:0]            slave_burst_i,
+    input  logic                  slave_lock_i,
+    input  logic [3:0]            slave_cache_i,
+    input  logic [3:0]            slave_qos_i,
+    input  logic [ID_WIDTH-1:0]   slave_id_i,
+    input  logic [USER_WIDTH-1:0] slave_user_i,
+    output logic                  slave_ready_o,
+
+    output logic                  master_valid_o,
+    output logic [ADDR_WIDTH-1:0] master_addr_o,
+    output logic [2:0]            master_prot_o,
+    output logic [3:0]            master_region_o,
+    output logic [7:0]            master_len_o,
+    output logic [2:0]            master_size_o,
+    output logic [1:0]            master_burst_o,
+    output logic                  master_lock_o,
+    output logic [3:0]            master_cache_o,
+    output logic [3:0]            master_qos_o,
+    output logic [ID_WIDTH-1:0]   master_id_o,
+    output logic [USER_WIDTH-1:0] master_user_o,
+    input  logic                  master_ready_i
+);
+
+   logic [29+ADDR_WIDTH+USER_WIDTH+ID_WIDTH-1:0] s_data_in;
+   logic [29+ADDR_WIDTH+USER_WIDTH+ID_WIDTH-1:0] s_data_out;
+
+   assign s_data_in = {slave_cache_i,  slave_prot_i,  slave_lock_i,  slave_burst_i,  slave_size_i,  slave_len_i,  slave_qos_i,  slave_region_i,  slave_addr_i,  slave_user_i,  slave_id_i} ;
+   assign             {master_cache_o, master_prot_o, master_lock_o, master_burst_o, master_size_o, master_len_o, master_qos_o, master_region_o, master_addr_o, master_user_o, master_id_o} =  s_data_out;
+
+
+
+  axi_single_slice #(.BUFFER_DEPTH(BUFFER_DEPTH), .DATA_WIDTH(29+ADDR_WIDTH+USER_WIDTH+ID_WIDTH)) i_axi_single_slice (
+    .clk_i      ( clk_i          ),
+    .rst_ni     ( rst_ni         ),
+    .testmode_i ( test_en_i      ),
+    .valid_i    ( slave_valid_i  ),
+    .ready_o    ( slave_ready_o  ),
+    .data_i     ( s_data_in      ),
+    .ready_i    ( master_ready_i ),
+    .valid_o    ( master_valid_o ),
+    .data_o     ( s_data_out     )
+  );
+
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_aw_buffer.sv b/hw/deps/axi_slice/src/axi_aw_buffer.sv
new file mode 100644
index 0000000..da8ab41
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_aw_buffer.sv
@@ -0,0 +1,78 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi_aw_buffer #(
+    parameter int ID_WIDTH     = -1,
+    parameter int ADDR_WIDTH   = -1,
+    parameter int USER_WIDTH   = -1,
+    parameter int BUFFER_DEPTH = -1
+)(
+
+    input logic                   clk_i,
+    input logic                   rst_ni,
+    input logic                   test_en_i,
+
+    input  logic                  slave_valid_i,
+    input  logic [ADDR_WIDTH-1:0] slave_addr_i,
+    input  logic [2:0]            slave_prot_i,
+    input  logic [3:0]            slave_region_i,
+    input  logic [7:0]            slave_len_i,
+    input  logic [2:0]            slave_size_i,
+    input  logic [1:0]            slave_burst_i,
+    input  logic                  slave_lock_i,
+    input  logic [5:0]            slave_atop_i,
+    input  logic [3:0]            slave_cache_i,
+    input  logic [3:0]            slave_qos_i,
+    input  logic [ID_WIDTH-1:0]   slave_id_i,
+    input  logic [USER_WIDTH-1:0] slave_user_i,
+    output logic                  slave_ready_o,
+
+    output logic                  master_valid_o,
+    output logic [ADDR_WIDTH-1:0] master_addr_o,
+    output logic [2:0]            master_prot_o,
+    output logic [3:0]            master_region_o,
+    output logic [7:0]            master_len_o,
+    output logic [2:0]            master_size_o,
+    output logic [1:0]            master_burst_o,
+    output logic                  master_lock_o,
+    output logic [5:0]            master_atop_o,
+    output logic [3:0]            master_cache_o,
+    output logic [3:0]            master_qos_o,
+    output logic [ID_WIDTH-1:0]   master_id_o,
+    output logic [USER_WIDTH-1:0] master_user_o,
+    input  logic                  master_ready_i
+);
+
+   localparam int unsigned DATA_WIDTH = 29+6+ADDR_WIDTH+USER_WIDTH+ID_WIDTH;
+
+   logic [DATA_WIDTH-1:0] s_data_in;
+   logic [DATA_WIDTH-1:0] s_data_out;
+
+
+
+   assign s_data_in = {slave_cache_i,  slave_prot_i,  slave_lock_i,  slave_atop_i,  slave_burst_i,  slave_size_i,  slave_len_i,  slave_qos_i,  slave_region_i,  slave_addr_i,  slave_user_i,  slave_id_i};
+   assign             {master_cache_o, master_prot_o, master_lock_o, master_atop_o, master_burst_o, master_size_o, master_len_o, master_qos_o, master_region_o, master_addr_o, master_user_o, master_id_o} = s_data_out;
+
+
+    axi_single_slice #(.BUFFER_DEPTH(BUFFER_DEPTH), .DATA_WIDTH(DATA_WIDTH)) i_axi_single_slice (
+      .clk_i      ( clk_i          ),
+      .rst_ni     ( rst_ni         ),
+      .testmode_i ( test_en_i      ),
+      .valid_i    ( slave_valid_i  ),
+      .ready_o    ( slave_ready_o  ),
+      .data_i     ( s_data_in      ),
+      .ready_i    ( master_ready_i ),
+      .valid_o    ( master_valid_o ),
+      .data_o     ( s_data_out     )
+    );
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_b_buffer.sv b/hw/deps/axi_slice/src/axi_b_buffer.sv
new file mode 100644
index 0000000..d2576bb
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_b_buffer.sv
@@ -0,0 +1,54 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi_b_buffer #(
+    parameter int ID_WIDTH     = -1,
+    parameter int USER_WIDTH   = -1,
+    parameter int BUFFER_DEPTH = -1
+)(
+   input logic                   clk_i,
+   input logic                   rst_ni,
+   input logic                   test_en_i,
+
+   input logic                   slave_valid_i,
+   input logic  [1:0]            slave_resp_i,
+   input logic  [ID_WIDTH-1:0]   slave_id_i,
+   input logic  [USER_WIDTH-1:0] slave_user_i,
+   output logic                  slave_ready_o,
+
+   output logic                  master_valid_o,
+   output logic [1:0]            master_resp_o,
+   output logic [ID_WIDTH-1:0]   master_id_o,
+   output logic [USER_WIDTH-1:0] master_user_o,
+   input  logic                  master_ready_i
+);
+
+    logic [2+USER_WIDTH+ID_WIDTH-1:0] s_data_in;
+    logic [2+USER_WIDTH+ID_WIDTH-1:0] s_data_out;
+
+    assign s_data_in = {slave_id_i,  slave_user_i,  slave_resp_i};
+    assign             {master_id_o, master_user_o, master_resp_o} = s_data_out;
+
+
+    axi_single_slice #(.BUFFER_DEPTH(BUFFER_DEPTH), .DATA_WIDTH(2+USER_WIDTH+ID_WIDTH)) i_axi_single_slice (
+      .clk_i      ( clk_i          ),
+      .rst_ni     ( rst_ni         ),
+      .testmode_i ( test_en_i      ),
+      .valid_i    ( slave_valid_i  ),
+      .ready_o    ( slave_ready_o  ),
+      .data_i     ( s_data_in      ),
+      .ready_i    ( master_ready_i ),
+      .valid_o    ( master_valid_o ),
+      .data_o     ( s_data_out     )
+    );
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_r_buffer.sv b/hw/deps/axi_slice/src/axi_r_buffer.sv
new file mode 100644
index 0000000..3c92b25
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_r_buffer.sv
@@ -0,0 +1,60 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi_r_buffer #(
+   parameter ID_WIDTH      = 4,
+   parameter DATA_WIDTH    = 64,
+   parameter USER_WIDTH    = 6,
+   parameter BUFFER_DEPTH  = 8,
+   parameter STRB_WIDTH    = DATA_WIDTH/8   // DO NOT OVERRIDE
+)(
+   input logic                   clk_i,
+   input logic                   rst_ni,
+   input logic                   test_en_i,
+
+   input logic                   slave_valid_i,
+   input logic  [DATA_WIDTH-1:0] slave_data_i,
+   input logic  [1:0]            slave_resp_i,
+   input logic  [USER_WIDTH-1:0] slave_user_i,
+   input logic  [ID_WIDTH-1:0]   slave_id_i,
+   input logic                   slave_last_i,
+   output logic                  slave_ready_o,
+
+   output logic                  master_valid_o,
+   output logic [DATA_WIDTH-1:0] master_data_o,
+   output logic [1:0]            master_resp_o,
+   output logic [USER_WIDTH-1:0] master_user_o,
+   output logic [ID_WIDTH-1:0]   master_id_o,
+   output logic                  master_last_o,
+   input  logic                  master_ready_i
+);
+
+   logic [2+DATA_WIDTH+USER_WIDTH+ID_WIDTH:0] s_data_in;
+   logic [2+DATA_WIDTH+USER_WIDTH+ID_WIDTH:0] s_data_out;
+
+
+   assign s_data_in =  {slave_id_i,  slave_user_i,  slave_data_i,  slave_resp_i,  slave_last_i};
+   assign              {master_id_o, master_user_o, master_data_o, master_resp_o, master_last_o} = s_data_out;
+
+   axi_single_slice #(.BUFFER_DEPTH(BUFFER_DEPTH), .DATA_WIDTH(3+DATA_WIDTH+USER_WIDTH+ID_WIDTH)) i_axi_single_slice (
+     .clk_i      ( clk_i          ),
+     .rst_ni     ( rst_ni         ),
+     .testmode_i ( test_en_i      ),
+     .valid_i    ( slave_valid_i  ),
+     .ready_o    ( slave_ready_o  ),
+     .data_i     ( s_data_in      ),
+     .ready_i    ( master_ready_i ),
+     .valid_o    ( master_valid_o ),
+     .data_o     ( s_data_out     )
+   );
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_single_slice.sv b/hw/deps/axi_slice/src/axi_single_slice.sv
new file mode 100644
index 0000000..fe7fbbc
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_single_slice.sv
@@ -0,0 +1,51 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// Wrapper for a generic fifo
+module axi_single_slice #(
+    parameter int BUFFER_DEPTH = -1,
+    parameter int DATA_WIDTH   = -1
+) (
+    input  logic                  clk_i,    // Clock
+    input  logic                  rst_ni,  // Asynchronous reset active low
+    input  logic                  testmode_i,
+    input  logic                  valid_i,
+    output logic                  ready_o,
+    input  logic [DATA_WIDTH-1:0] data_i,
+
+    input  logic                  ready_i,
+    output logic                  valid_o,
+    output logic [DATA_WIDTH-1:0] data_o
+);
+
+    logic full, empty;
+
+    assign ready_o = ~full;
+    assign valid_o = ~empty;
+
+    fifo #(
+        .FALL_THROUGH ( 1'b0         ),
+        .DATA_WIDTH   ( DATA_WIDTH   ),
+        .DEPTH        ( BUFFER_DEPTH )
+    ) i_fifo (
+        .clk_i      ( clk_i             ),
+        .rst_ni     ( rst_ni            ),
+        .flush_i    ( 1'b0              ),
+        .threshold_o (), // NC
+        .testmode_i ( testmode_i        ),
+        .full_o     ( full              ),
+        .empty_o    ( empty             ),
+        .data_i     ( data_i            ),
+        .push_i     ( valid_i & ready_o ),
+        .data_o     ( data_o            ),
+        .pop_i      ( ready_i & valid_o )
+    );
+
+endmodule
diff --git a/hw/deps/axi_slice/src/axi_w_buffer.sv b/hw/deps/axi_slice/src/axi_w_buffer.sv
new file mode 100644
index 0000000..0e89a47
--- /dev/null
+++ b/hw/deps/axi_slice/src/axi_w_buffer.sv
@@ -0,0 +1,55 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module axi_w_buffer #(
+    parameter int DATA_WIDTH   = -1,
+    parameter int USER_WIDTH   = -1,
+    parameter int BUFFER_DEPTH = -1,
+    parameter int STRB_WIDTH   = DATA_WIDTH/8   // DO NOT OVERRIDE
+)(
+    input logic                   clk_i,
+    input logic                   rst_ni,
+    input logic                   test_en_i,
+
+    input logic                   slave_valid_i,
+    input logic  [DATA_WIDTH-1:0] slave_data_i,
+    input logic  [STRB_WIDTH-1:0] slave_strb_i,
+    input logic  [USER_WIDTH-1:0] slave_user_i,
+    input logic                   slave_last_i,
+    output logic                  slave_ready_o,
+
+    output logic                  master_valid_o,
+    output logic [DATA_WIDTH-1:0] master_data_o,
+    output logic [STRB_WIDTH-1:0] master_strb_o,
+    output logic [USER_WIDTH-1:0] master_user_o,
+    output logic                  master_last_o,
+    input  logic                  master_ready_i
+);
+
+    logic [DATA_WIDTH+STRB_WIDTH+USER_WIDTH:0] s_data_in;
+    logic [DATA_WIDTH+STRB_WIDTH+USER_WIDTH:0] s_data_out;
+
+    assign s_data_in = { slave_user_i,  slave_strb_i,  slave_data_i,  slave_last_i  };
+    assign             { master_user_o, master_strb_o, master_data_o, master_last_o } = s_data_out;
+
+    axi_single_slice #(.BUFFER_DEPTH(BUFFER_DEPTH), .DATA_WIDTH(1+DATA_WIDTH+STRB_WIDTH+USER_WIDTH)) i_axi_single_slice (
+      .clk_i      ( clk_i          ),
+      .rst_ni     ( rst_ni         ),
+      .testmode_i ( test_en_i      ),
+      .valid_i    ( slave_valid_i  ),
+      .ready_o    ( slave_ready_o  ),
+      .data_i     ( s_data_in      ),
+      .ready_i    ( master_ready_i ),
+      .valid_o    ( master_valid_o ),
+      .data_o     ( s_data_out     )
+    );
+endmodule
diff --git a/hw/deps/axi_slice_dc/src/dc_synchronizer.v b/hw/deps/axi_slice_dc/src/dc_synchronizer.v
new file mode 100644
index 0000000..8be6034
--- /dev/null
+++ b/hw/deps/axi_slice_dc/src/dc_synchronizer.v
@@ -0,0 +1,38 @@
+// Copyright 2015-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module dc_synchronizer (clk, rstn, d_in, d_out);
+
+    parameter WIDTH       = 1;
+    parameter RESET_VALUE = 'h0;
+
+    input                  clk;
+    input                  rstn;
+    input  [WIDTH - 1 : 0] d_in;
+    output [WIDTH - 1 : 0] d_out;
+
+    reg [WIDTH - 1 : 0]    d_middle;
+    reg [WIDTH - 1 : 0]    d_out;
+
+    always @(posedge clk  or negedge rstn)
+    begin: update_state
+        if (rstn == 1'b0)
+        begin
+            d_middle <= RESET_VALUE;
+            d_out    <= RESET_VALUE;
+        end
+        else
+        begin
+            d_middle <= d_in;
+            d_out    <= d_middle;
+        end
+    end
+
+endmodule
diff --git a/hw/deps/axi_slice_dc/src/dc_token_ring.v b/hw/deps/axi_slice_dc/src/dc_token_ring.v
new file mode 100644
index 0000000..4c35237
--- /dev/null
+++ b/hw/deps/axi_slice_dc/src/dc_token_ring.v
@@ -0,0 +1,40 @@
+// Copyright 2015-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module dc_token_ring(clk, rstn, enable, state);
+
+    parameter                     BUFFER_DEPTH = 8;
+    parameter                     RESET_VALUE = 'h3;
+
+    input                         clk;
+    input                         rstn;
+    input                         enable;
+    output [BUFFER_DEPTH - 1 : 0] state;
+
+    reg [BUFFER_DEPTH - 1 : 0]    state;
+    reg [BUFFER_DEPTH - 1 : 0]    next_state;
+
+    always @(posedge clk or negedge rstn)
+    begin: update_state
+        if (rstn == 1'b0)
+            state <= RESET_VALUE;
+        else
+            state <= next_state;
+    end
+
+    always @(enable, state)
+    begin
+        if (enable)
+            next_state = {state[BUFFER_DEPTH - 2 : 0], state[BUFFER_DEPTH - 1]};
+        else
+            next_state = state;
+    end
+
+endmodule
diff --git a/hw/deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v b/hw/deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v
new file mode 100644
index 0000000..66deeb2
--- /dev/null
+++ b/hw/deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v
@@ -0,0 +1,77 @@
+// Copyright 2015-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module dc_token_ring_fifo_dout(clk, rstn, data_async, write_token, read_pointer, data, valid, ready);
+
+    parameter                   DATA_WIDTH = 10;
+    parameter                   BUFFER_DEPTH = 8;
+
+    input [DATA_WIDTH - 1 : 0]  data_async;
+
+    input                       clk;
+    input                       rstn;
+    output [DATA_WIDTH - 1 : 0] data;
+    output                      valid;
+    input                       ready;
+
+    input  [BUFFER_DEPTH - 1 : 0] write_token;
+    output [BUFFER_DEPTH - 1 : 0] read_pointer;
+
+    wire                        read_enable;
+    wire                        stall;
+    // Pointers to the write, read addresses (two-hot encoding)
+    wire [BUFFER_DEPTH - 1 : 0] read_token;
+
+    wire [BUFFER_DEPTH - 1 : 0]  write_token_dn;
+    wire [BUFFER_DEPTH - 1 : 0]  empty;
+
+    assign data = data_async;
+
+    assign stall = ~ready;
+
+    // FIFO read/write enable
+    assign read_enable = (valid & ~stall);
+
+    // Logic to compute the read, write pointers
+    dc_token_ring
+    #(
+      .BUFFER_DEPTH ( BUFFER_DEPTH ),
+      .RESET_VALUE  ( 'h3          )
+    )
+    read_tr
+    (
+      .clk    ( clk         ),
+      .rstn   ( rstn        ),
+      .enable ( read_enable ),
+      .state  ( read_token  )
+    );
+
+    // Pointers to the write, read addresses (semi-accurate, leveraging the two-hot encoding for extra robustness)
+    assign read_pointer  = {read_token[BUFFER_DEPTH - 3 : 0], read_token[BUFFER_DEPTH - 1 : BUFFER_DEPTH - 2]} &
+                           {read_token[BUFFER_DEPTH - 4 : 0], read_token[BUFFER_DEPTH - 1 : BUFFER_DEPTH - 3]};
+
+    // Empty detector; if any of the bits is 1, the synchronizer is empty
+    dc_synchronizer
+    #(
+      .WIDTH       ( BUFFER_DEPTH ),
+      .RESET_VALUE ( 'hc          )
+    )
+    empty_synch
+    (
+      .clk   ( clk            ),
+      .rstn  ( rstn           ),
+      .d_in  ( write_token    ),
+      .d_out ( write_token_dn )
+    );
+
+    assign empty = ~write_token_dn & {write_token_dn[0], write_token_dn[BUFFER_DEPTH - 1 : 1]} & {read_pointer[1 : 0], read_pointer[BUFFER_DEPTH - 1 : 2]};
+    assign valid = ~(|empty);
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv b/hw/deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv
new file mode 100644
index 0000000..ed9dfe5
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv
@@ -0,0 +1,30 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface TCDM_BANK_MEM_BUS;
+
+  logic [31:0] wdata;
+  logic [31:0] add;
+  logic        req;
+  logic        wen;
+  logic  [3:0] be;
+  logic [31:0] rdata;
+
+  modport Master (
+    output wdata, add, req, wen, be,
+    input  rdata
+  );
+
+  modport Slave (
+    input  wdata, add, req, wen, be,
+    output rdata
+  );
+
+endinterface
diff --git a/hw/deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv b/hw/deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv
new file mode 100644
index 0000000..fd122c1
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv
@@ -0,0 +1,39 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface WIDE_DMA_TCDM_BUS #(
+  parameter int unsigned ADDR_WIDTH = -1,
+  parameter int unsigned DATA_WIDTH = -1
+);
+
+  // Request Channel
+  logic                    req;
+  logic [ADDR_WIDTH-1:0]   add;
+  logic                    wen;
+  logic [DATA_WIDTH-1:0]   wdata;
+  logic [DATA_WIDTH/8-1:0] be;
+  logic                    gnt;
+
+  // Response Channel
+  logic                    r_opc;
+  logic [DATA_WIDTH-1:0]   r_rdata;
+  logic                    r_valid;
+
+  modport Master (
+    output req,add, wen, wdata, be,
+    input  gnt, r_rdata, r_opc, r_valid
+  );
+
+  modport Slave (
+    input  req,add, wen, wdata, be,
+    output gnt, r_rdata, r_opc, r_valid
+  );
+
+endinterface
diff --git a/hw/deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv
new file mode 100644
index 0000000..ad6e529
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv
@@ -0,0 +1,41 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface XBAR_DEMUX_BUS;
+
+  // Request Channel
+  logic        barrier;
+  logic        busy;
+  logic        exec_cancel;
+  logic        exec_stall;
+  logic        req;
+  logic [31:0] add;
+  logic        we;
+  logic  [5:0] atop;
+  logic [31:0] wdata;
+  logic  [3:0] be;
+  logic        gnt;
+
+  // Response Channel
+  logic        r_gnt;
+  logic        r_valid;
+  logic [31:0] r_rdata;
+
+  modport Master (
+    output barrier, exec_cancel, exec_stall, req, add, we, atop, wdata, be, r_gnt,
+    input  busy, gnt, r_rdata, r_valid
+  );
+
+  modport Slave (
+    input  barrier, exec_cancel, exec_stall, req, add, we, atop, wdata, be, r_gnt,
+    output busy, gnt, r_rdata, r_valid
+  );
+
+endinterface
diff --git a/hw/deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv
new file mode 100644
index 0000000..446b141
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv
@@ -0,0 +1,40 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface XBAR_PERIPH_BUS #(
+  parameter int ID_WIDTH = 9  // typically number of cores plus one
+);
+
+  // Request Channel
+  logic                req;
+  logic         [31:0] add;
+  logic                wen;
+  logic         [31:0] wdata;
+  logic          [3:0] be;
+  logic                gnt;
+  logic [ID_WIDTH-1:0] id;
+
+  // Response Channel
+  logic                r_valid;
+  logic                r_opc;
+  logic [ID_WIDTH-1:0] r_id;
+  logic         [31:0] r_rdata;
+
+  modport Master (
+    output req, add, wen, wdata, be, id,
+    input  gnt, r_rdata, r_opc, r_id, r_valid
+  );
+
+  modport Slave (
+    input  req, add, wen, wdata, be, id,
+    output gnt, r_rdata, r_opc, r_id, r_valid
+  );
+
+endinterface
diff --git a/hw/deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv
new file mode 100644
index 0000000..06f0b5b
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv
@@ -0,0 +1,36 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface XBAR_TCDM_BUS;
+
+  // Request Channel
+  logic        req;
+  logic [31:0] add;
+  logic        wen;
+  logic [31:0] wdata;
+  logic  [3:0] be;
+  logic        gnt;
+
+  // Response Channel
+  logic        r_opc;
+  logic [31:0] r_rdata;
+  logic        r_valid;
+
+  modport Master (
+    output req,add, wen, wdata, be,
+    input  gnt, r_rdata, r_opc, r_valid
+  );
+
+  modport Slave (
+    input  req,add, wen, wdata, be,
+    output gnt, r_rdata, r_opc, r_valid
+  );
+
+endinterface
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
new file mode 100644
index 0000000..c424ed0
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
@@ -0,0 +1,113 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    29/06/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    AddressDecoder_PE_Req                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Address Decoder used to generate the individual requests   //
+//                 for all the available memory cuts. It backroutes the       //
+//                 grants from the Arbitration tree to the processor          //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Code Restyling (19/02/2015)                                //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+module AddressDecoder_PE_Req 
+#(
+    parameter int ID_WIDTH             = 17,    // ID WIDTH (number of bits) --> see ID comment
+    parameter int ID                   = 1,     // ID routed with REQUEST used to backroute response
+    parameter int N_SLAVE              = 16,    // Number of Memory cuts
+    parameter int LOG_CLUSTER          = 5,
+    parameter int ADDR_WIDTH           = 32,
+    parameter int PE_ROUTING_LSB       = 16,
+    parameter int PE_ROUTING_MSB       = 19,
+    parameter bit CLUSTER_ALIAS        = 1'b0,
+    parameter int CLUSTER_ALIAS_BASE   = 12'h000
+) 
+(
+    input  logic [LOG_CLUSTER-1:0]               CLUSTER_ID,
+    // MASTER SIDE
+    input  logic                                 data_req_i,    // Request from Master
+    input  logic [ADDR_WIDTH-1:0]                data_add_i,    // Address from Master
+`ifdef GNT_BASED_FC
+    output logic                                 data_gnt_o,    // Grant delivered to Master
+    input  logic [N_SLAVE-1:0]                   data_gnt_i,    // Grant Array: one for each memory on ARB TREE SIDE
+`else
+    output logic                                 data_stall_o,  // Stall delivered to Master
+    input  logic [N_SLAVE-1:0]                   data_stall_i,  // Stall Array: one for each memory on ARB TREE SIDE
+`endif
+    // ARB TREE SIDE
+    output logic [N_SLAVE-1:0]                   data_req_o,    // Request Array: one for each memory
+    output logic [ID_WIDTH-1:0]                  data_ID_o      // data_ID_o is sent whit the request (like a PID)
+);
+
+      localparam LOG_SLAVE  = `log2(N_SLAVE-1);
+
+      logic      [LOG_SLAVE-1:0]                  ROUTING_ADDR;      // M = Number of memory cuts
+
+      logic [11:0]                            PE_END;
+      logic [11:0]                            PE_START;
+
+      assign data_ID_o = ID;            // ID is simply attached to the ID_OUT
+
+      assign PE_START   = 12'h100 + (CLUSTER_ID << 2) + 2;
+      assign PE_END     = 12'h100 + (CLUSTER_ID << 2) + 3;
+
+      always_comb begin
+         if (data_add_i[31:20] >= PE_START && data_add_i[31:20] < PE_END
+            || (CLUSTER_ALIAS
+               && data_add_i[31:20] >= CLUSTER_ALIAS_BASE+2
+               && data_add_i[31:20] < (CLUSTER_ALIAS_BASE+3)
+            )
+         ) begin
+            ROUTING_ADDR = data_add_i[PE_ROUTING_MSB:PE_ROUTING_LSB];
+         end else begin
+            ROUTING_ADDR = '1;
+         end
+      end
+   
+      always_comb
+      begin : Combinational_ADDR_DEC_REQ
+         //DEFAULT VALUES
+         data_req_o = '0;
+         // Apply the rigth value
+         data_req_o[ROUTING_ADDR] = data_req_i;
+      `ifdef GNT_BASED_FC
+         data_gnt_o = data_gnt_i[ROUTING_ADDR];
+      `else
+         data_stall_o = data_stall_i[ROUTING_ADDR];
+      `endif
+      end
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
new file mode 100644
index 0000000..5e94d3d
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
@@ -0,0 +1,63 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    06/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    AddressDecoder_Resp                                        //
+// Project Name:   MegaLEON                                                   //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Address Decoder used to generate the individual requests   //
+//                 for all the available masters . It routes the read data    //
+//                 from the memory to the processor                           //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Code Restyling (19/02/2015)                                //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+module AddressDecoder_Resp_PE
+#(
+    parameter ID_WIDTH   = 20,                        // ID WIDTH (number of bits) --> see ID comment
+    parameter N_MASTER   = 20                        // Number of Master
+) 
+(
+    // FROM Test And Set Interface
+    input  logic                         data_r_valid_i,
+    input  logic [ID_WIDTH-1:0]          data_ID_i,
+
+    // To Response Network
+    output logic [N_MASTER-1:0]          data_r_valid_o
+);
+
+  assign data_r_valid_o = {ID_WIDTH{data_r_valid_i}} & data_ID_i; 
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
new file mode 100644
index 0000000..b9d7cfe
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
@@ -0,0 +1,347 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    06/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    ArbitrationTree                                            //
+// Project Name:   MegaLEON                                                   //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Arbitration tree: This block performs the arbitration      //
+//                 between the N_MASTER requests. The arbitration is          //
+//                 distributed in the several arbitration primitives that     //
+//                 compose this routing block. The arbistrtion is round robin //
+//                 and the round robin flag generator is embedded inside this //
+//                 block. Flag updating happens only when requests are grant  //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Code Restyling (19/02/2015)                                //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+
+module ArbitrationTree_PE
+#(
+    parameter ADDR_WIDTH = 32,
+    parameter ID_WIDTH   = 20,
+    parameter N_MASTER   = 16,
+    parameter DATA_WIDTH = 32,
+    parameter BE_WIDTH   = DATA_WIDTH/8,
+    parameter MAX_COUNT  = N_MASTER
+) 
+(
+    input  logic                                 clk,
+    input  logic                                 rst_n,
+
+    // ---------------- REQ_SIDE --------------------------
+    input  logic [N_MASTER-1:0]                  data_req_i,
+    input  logic [N_MASTER-1:0][ADDR_WIDTH-1:0]  data_add_i,
+    input  logic [N_MASTER-1:0]                  data_wen_i,
+    input  logic [N_MASTER-1:0][5:0]             data_atop_i,
+    input  logic [N_MASTER-1:0][DATA_WIDTH-1:0]  data_wdata_i,
+    input  logic [N_MASTER-1:0][BE_WIDTH-1:0]    data_be_i,
+    input  logic [N_MASTER-1:0][ID_WIDTH-1:0]    data_ID_i,
+`ifdef GNT_BASED_FC
+    output logic [N_MASTER-1:0]                  data_gnt_o,
+`else
+    output logic [N_MASTER-1:0]                  data_stall_o,
+`endif
+    // Outputs
+    output logic                                 data_req_o,
+    output logic [ADDR_WIDTH-1:0]                data_add_o,
+    output logic                                 data_wen_o,
+    output logic [5:0]                           data_atop_o,
+    output logic [DATA_WIDTH-1:0]                data_wdata_o,
+    output logic [BE_WIDTH-1:0]                  data_be_o,
+    output logic [ID_WIDTH-1:0]                  data_ID_o,
+`ifdef GNT_BASED_FC
+    input  logic                                 data_gnt_i
+`else
+    input  logic                                 data_stall_i
+`endif
+);
+
+    localparam LOG_MASTER       = `log2(N_MASTER-1);
+    localparam N_WIRE           =  N_MASTER - 2;
+
+    logic [LOG_MASTER-1:0]      RR_FLAG;
+
+    genvar j,k;
+
+    generate
+      if(N_MASTER == 2)
+      begin : INCR // START of  MASTER  == 2
+                // ---------------- FAN IN PRIMITIVE  -------------------------
+                FanInPrimitive_Req_PE 
+                #( 
+                        .ADDR_WIDTH ( ADDR_WIDTH ), 
+                        .ID_WIDTH   ( ID_WIDTH   ),
+                        .DATA_WIDTH ( DATA_WIDTH ),
+                        .BE_WIDTH   ( BE_WIDTH   )
+                )
+                i_FanInPrimitive_Req_PE
+                (
+                  .RR_FLAG(RR_FLAG),
+                  // LEFT SIDE"
+                  .data_wdata0_i(data_wdata_i[0]),
+                  .data_wdata1_i(data_wdata_i[1]),
+                  .data_add0_i(data_add_i[0]),
+                  .data_add1_i(data_add_i[1]),    
+                  .data_req0_i(data_req_i[0]),
+                  .data_req1_i(data_req_i[1]),
+                  .data_wen0_i(data_wen_i[0]),
+                  .data_wen1_i(data_wen_i[1]),
+                  .data_atop0_i(data_atop_i[0]),
+                  .data_atop1_i(data_atop_i[1]),
+                  .data_ID0_i(data_ID_i[0]),
+                  .data_ID1_i(data_ID_i[1]),
+                  .data_be0_i(data_be_i[0]),
+                  .data_be1_i(data_be_i[1]),
+            `ifdef GNT_BASED_FC
+                  .data_gnt0_o(data_gnt_o[0]),
+                  .data_gnt1_o(data_gnt_o[1]),
+            `else
+                  .data_stall0_o(data_stall_o[0]),
+                  .data_stall1_o(data_stall_o[1]),
+            `endif
+                  // RIGTH SIDE"
+                  .data_wdata_o(data_wdata_o),
+                  .data_add_o(data_add_o),
+                  .data_req_o(data_req_o),
+                  .data_wen_o(data_wen_o),
+                  .data_atop_o(data_atop_o),
+                  .data_ID_o(data_ID_o),
+                  .data_be_o(data_be_o),
+            `ifdef GNT_BASED_FC
+                  .data_gnt_i(data_gnt_i)
+            `else
+                  .data_stall_i(data_stall_i)
+            `endif
+                  );
+      end // END OF MASTER  == 2
+      else // More than two master
+      begin : BINARY_TREE
+          //// ---------------------------------------------------------------------- ////
+          //// -------               REQ ARBITRATION TREE WIRES           ----------- ////
+          //// ---------------------------------------------------------------------- ////      
+          logic [DATA_WIDTH-1:0]      data_wdata_LEVEL[N_WIRE-1:0];
+          logic [ADDR_WIDTH-1:0]      data_add_LEVEL[N_WIRE-1:0];
+          logic                       data_req_LEVEL[N_WIRE-1:0];
+          logic                       data_wen_LEVEL[N_WIRE-1:0];
+          logic [5:0]                 data_atop_LEVEL[N_WIRE-1:0];
+          logic [ID_WIDTH-1:0]        data_ID_LEVEL[N_WIRE-1:0];
+          logic [BE_WIDTH-1:0]        data_be_LEVEL[N_WIRE-1:0];
+      `ifdef GNT_BASED_FC
+          logic                       data_gnt_LEVEL[N_WIRE-1:0];
+      `else
+          logic                       data_stall_LEVEL[N_WIRE-1:0];
+      `endif
+
+            for(j=0; j < LOG_MASTER; j++) // Iteration for the number of the stages minus one
+            begin : STAGE
+              for(k=0; k<2**j; k=k+1) // Iteration needed to create the binary tree
+                begin : INCR_VERT
+                  if (j == 0 )  // LAST NODE, drives the module outputs
+                  begin : LAST_NODE
+                    FanInPrimitive_Req_PE 
+                    #( 
+                        .ADDR_WIDTH ( ADDR_WIDTH ), 
+                        .ID_WIDTH   ( ID_WIDTH   ),
+                        .DATA_WIDTH ( DATA_WIDTH ),
+                        .BE_WIDTH   ( BE_WIDTH   )
+                    )
+                    i_FanInPrimitive_Req_PE
+                    (
+                        .RR_FLAG(RR_FLAG[LOG_MASTER-j-1]),
+                        // LEFT SIDE
+                        .data_wdata0_i(data_wdata_LEVEL[2*k]),
+                        .data_wdata1_i(data_wdata_LEVEL[2*k+1]),
+                        .data_add0_i(data_add_LEVEL[2*k]),
+                        .data_add1_i(data_add_LEVEL[2*k+1]),
+                        .data_req0_i(data_req_LEVEL[2*k]),
+                        .data_req1_i(data_req_LEVEL[2*k+1]),
+                        .data_wen0_i(data_wen_LEVEL[2*k]),
+                        .data_wen1_i(data_wen_LEVEL[2*k+1]),
+                        .data_atop0_i(data_atop_LEVEL[2*k]),
+                        .data_atop1_i(data_atop_LEVEL[2*k+1]),
+                        .data_ID0_i(data_ID_LEVEL[2*k]),
+                        .data_ID1_i(data_ID_LEVEL[2*k+1]),
+                        .data_be0_i(data_be_LEVEL[2*k]),
+                        .data_be1_i(data_be_LEVEL[2*k+1]),
+                    `ifdef GNT_BASED_FC
+                        .data_gnt0_o(data_gnt_LEVEL[2*k]),
+                        .data_gnt1_o(data_gnt_LEVEL[2*k+1]),
+                    `else
+                        .data_stall0_o(data_stall_LEVEL[2*k]),
+                        .data_stall1_o(data_stall_LEVEL[2*k+1]),
+                    `endif
+                        // RIGTH SIDE
+                        .data_wdata_o(data_wdata_o),
+                        .data_add_o(data_add_o),
+                        .data_req_o(data_req_o),
+                        .data_wen_o(data_wen_o),
+                        .data_atop_o(data_atop_o),
+                        .data_ID_o(data_ID_o),
+                        .data_be_o(data_be_o),
+                    `ifdef GNT_BASED_FC
+                        .data_gnt_i(data_gnt_i)
+                    `else
+                        .data_stall_i(data_stall_i)
+                    `endif
+                    );
+                  end 
+                  else if ( j < LOG_MASTER - 1) // Middle Nodes
+                        begin : MIDDLE_NODES // START of MIDDLE LEVELS Nodes   
+                          FanInPrimitive_Req_PE 
+                          #( 
+                              .ADDR_WIDTH ( ADDR_WIDTH ), 
+                              .ID_WIDTH   ( ID_WIDTH   ),
+                              .DATA_WIDTH ( DATA_WIDTH ),
+                              .BE_WIDTH   ( BE_WIDTH   )
+                          )
+                          i_FanInPrimitive_Req_PE 
+                          (
+                              .RR_FLAG(RR_FLAG[LOG_MASTER-j-1]),
+                              // LEFT SIDE
+                              .data_wdata0_i (data_wdata_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_wdata1_i (data_wdata_LEVEL[((2**j)*2-2) + 2*k +1]),
+                              .data_add0_i   (data_add_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_add1_i   (data_add_LEVEL[((2**j)*2-2) + 2*k+1]),
+                              .data_req0_i   (data_req_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_req1_i   (data_req_LEVEL[((2**j)*2-2) + 2*k+1]),
+                              .data_wen0_i   (data_wen_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_wen1_i   (data_wen_LEVEL[((2**j)*2-2) + 2*k+1]),
+                              .data_atop0_i  (data_atop_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_atop1_i  (data_atop_LEVEL[((2**j)*2-2) + 2*k+1]),
+                              .data_ID0_i    (data_ID_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_ID1_i    (data_ID_LEVEL[((2**j)*2-2) + 2*k+1]),
+                              .data_be0_i    (data_be_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_be1_i    (data_be_LEVEL[((2**j)*2-2) + 2*k+1]),
+                        `ifdef GNT_BASED_FC
+                              .data_gnt0_o   (data_gnt_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_gnt1_o   (data_gnt_LEVEL[((2**j)*2-2) + 2*k+1]),
+                        `else
+                              .data_stall0_o (data_stall_LEVEL[((2**j)*2-2) + 2*k]),
+                              .data_stall1_o (data_stall_LEVEL[((2**j)*2-2) + 2*k+1]),
+                        `endif
+
+                              // RIGTH SIDE
+                              .data_wdata_o(data_wdata_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_add_o(data_add_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_req_o(data_req_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_wen_o(data_wen_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_atop_o(data_atop_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_ID_o(data_ID_LEVEL[((2**(j-1))*2-2) + k]),
+                              .data_be_o(data_be_LEVEL[((2**(j-1))*2-2) + k]),
+                        `ifdef GNT_BASED_FC
+                              .data_gnt_i(data_gnt_LEVEL[((2**(j-1))*2-2) + k])
+                        `else
+                              .data_stall_i(data_stall_LEVEL[((2**(j-1))*2-2) + k])
+                        `endif
+                          );
+                        end  // END of MIDDLE LEVELS Nodes   
+                     else // First stage (connected with the Main inputs ) --> ( j == N_MASTER - 1 )
+                        begin : LEAF_NODES  // START of FIRST LEVEL Nodes (LEAF)
+                            FanInPrimitive_Req_PE 
+                            #( 
+                                .ADDR_WIDTH ( ADDR_WIDTH ), 
+                                .ID_WIDTH   ( ID_WIDTH   ),
+                                .DATA_WIDTH ( DATA_WIDTH ),
+                                .BE_WIDTH   ( BE_WIDTH   )
+                            )
+                            i_FanInPrimitive_Req_PE
+                            (
+                                .RR_FLAG(RR_FLAG[LOG_MASTER-j-1]),
+                                // LEFT SIDE
+                                .data_wdata0_i(data_wdata_i[2*k]),
+                                .data_wdata1_i(data_wdata_i[2*k+1]),
+                                .data_add0_i(data_add_i[2*k]),
+                                .data_add1_i(data_add_i[2*k+1]),
+                                .data_req0_i(data_req_i[2*k]),
+                                .data_req1_i(data_req_i[2*k+1]),
+                                .data_wen0_i(data_wen_i[2*k]),
+                                .data_wen1_i(data_wen_i[2*k+1]),
+                                .data_atop0_i(data_atop_i[2*k]),
+                                .data_atop1_i(data_atop_i[2*k+1]),
+                                .data_ID0_i(data_ID_i[2*k]),
+                                .data_ID1_i(data_ID_i[2*k+1]),
+                                .data_be0_i(data_be_i[2*k]),
+                                .data_be1_i(data_be_i[2*k+1]),
+                          `ifdef GNT_BASED_FC
+                                .data_gnt0_o(data_gnt_o[2*k]),
+                                .data_gnt1_o(data_gnt_o[2*k+1]),
+                          `else
+                                .data_stall0_o(data_stall_o[2*k]),
+                                .data_stall1_o(data_stall_o[2*k+1]),
+                          `endif
+
+                                // RIGTH SIDE
+                                .data_wdata_o(data_wdata_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_add_o(data_add_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_req_o(data_req_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_wen_o(data_wen_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_atop_o(data_atop_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_ID_o(data_ID_LEVEL[((2**(j-1))*2-2) + k]),
+                                .data_be_o(data_be_LEVEL[((2**(j-1))*2-2) + k]),
+                          `ifdef GNT_BASED_FC
+                                .data_gnt_i(data_gnt_LEVEL[((2**(j-1))*2-2) + k])
+                          `else
+                                .data_stall_i(data_stall_LEVEL[((2**(j-1))*2-2) + k])
+                          `endif
+                            );
+                        end // End of FIRST LEVEL Nodes (LEAF)
+                end
+
+            end
+
+    end
+    endgenerate
+
+    //COUNTER USED TO SWITCH PERIODICALLY THE PRIORITY FLAG"
+    RR_Flag_Req_PE 
+    #( 
+        .WIDTH(LOG_MASTER),
+        .MAX_COUNT(MAX_COUNT)
+    )  
+    RR_REQ
+    (
+      .clk(clk),
+      .rst_n(rst_n),
+      .RR_FLAG_o(RR_FLAG),
+      .data_req_i(data_req_o),
+    `ifdef GNT_BASED_FC
+      .data_gnt_i(data_gnt_i)
+    `else
+      .data_stall_i(data_stall_i)
+    `endif
+    );
+
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
new file mode 100644
index 0000000..9959c99
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
@@ -0,0 +1,87 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    29/06/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    FanInPrimitive_Resp                                        //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Routing primitives used to build the Routing trees.        //
+//                 They are part of the response network                      //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 02/07/2011  - File Created                                   //
+//           v0.2 15/08/2012  - Improved the Interface Structure,              //
+//                             Changed the routing mechanism                  //
+// Revision v0.3 19/02/2015  - Code Restyling                                 //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+`include "parameters.v"
+
+module FanInPrimitive_PE_Resp
+#(
+    parameter DATA_WIDTH = 32
+)
+(
+    // UPSTREAM SIDE 
+    input  logic [DATA_WIDTH-1:0]        data_r_rdata0_i,
+    input  logic [DATA_WIDTH-1:0]        data_r_rdata1_i,
+    input  logic                         data_r_valid0_i,
+    input  logic                         data_r_valid1_i,
+    input  logic                         data_r_opc0_i,
+    input  logic                         data_r_opc1_i,
+
+    // DOWNSTREAM SIDE
+    output logic [DATA_WIDTH-1:0]        data_r_rdata_o,
+    output logic                         data_r_valid_o,
+    output logic                         data_r_opc_o
+);
+
+    // Selector for the FanOut multiplexer
+    logic                  SEL;
+
+    // VAlid is simply the or of the two requests
+    assign data_r_valid_o = data_r_valid1_i | data_r_valid0_i;
+
+    // FIXME: (req0 & req1) must be always 0
+    assign SEL = data_r_valid1_i;
+
+
+    // SEL CONTROLLER
+    always_comb
+    begin : FanOut_MUX2
+        case(SEL) 
+          1'b0: begin data_r_rdata_o  = data_r_rdata0_i; data_r_opc_o = data_r_opc0_i; end
+          1'b1: begin data_r_rdata_o  = data_r_rdata1_i; data_r_opc_o = data_r_opc1_i; end
+        endcase
+    end
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
new file mode 100644
index 0000000..5f51062
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
@@ -0,0 +1,137 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    29/06/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    FanInPrimitive_Req                                         //
+// Project Name:   MegaLEON                                                   //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Arbitration primitives used to build the arbitration trees.//
+//                 They are part of the request network with a distributed    //
+//                 arbiter. The arbitration Algorithm is ROUND ROBIN          //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Code Restyling (19/02/2015)                                //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+
+module FanInPrimitive_Req_PE
+#(
+    parameter ADDR_WIDTH = 32, 
+    parameter ID_WIDTH   = 16,
+    parameter DATA_WIDTH = 32,
+    parameter BE_WIDTH   = DATA_WIDTH/8
+)
+(
+    input logic                                  RR_FLAG,
+
+    // LEFT SIDE
+    input  logic [DATA_WIDTH-1:0]                data_wdata0_i,
+    input  logic [DATA_WIDTH-1:0]                data_wdata1_i,
+    input  logic [ADDR_WIDTH-1:0]                data_add0_i,
+    input  logic [ADDR_WIDTH-1:0]                data_add1_i,
+    input  logic                                 data_req0_i,
+    input  logic                                 data_req1_i,
+    input  logic                                 data_wen0_i,
+    input  logic                                 data_wen1_i,
+    input  logic [5:0]                           data_atop0_i,
+    input  logic [5:0]                           data_atop1_i,
+    input  logic [BE_WIDTH-1:0]                  data_be0_i,
+    input  logic [BE_WIDTH-1:0]                  data_be1_i,
+    input  logic [ID_WIDTH-1:0]                  data_ID0_i,
+    input  logic [ID_WIDTH-1:0]                  data_ID1_i,
+`ifdef GNT_BASED_FC
+    output logic                                 data_gnt0_o,
+    output logic                                 data_gnt1_o,
+`else
+    output logic                                 data_stall0_o,
+    output logic                                 data_stall1_o, 
+`endif
+    // RIGTH SIDE
+    output logic [DATA_WIDTH-1:0]                data_wdata_o,
+    output logic [ADDR_WIDTH-1:0]                data_add_o,
+    output logic                                 data_req_o,
+    output logic [ID_WIDTH-1:0]                  data_ID_o,
+    output logic                                 data_wen_o,
+    output logic [5:0]                           data_atop_o,
+    output logic [BE_WIDTH-1:0]                  data_be_o,
+`ifdef GNT_BASED_FC
+    input  logic                                 data_gnt_i
+`else
+    input  logic                                 data_stall_i
+`endif
+);
+
+      logic      SEL;
+
+      assign data_req_o    =     data_req0_i | data_req1_i;
+      assign SEL           =    ~data_req0_i | ( RR_FLAG & data_req1_i);      // SEL FOR ROUND ROBIN MUX
+
+  `ifdef GNT_BASED_FC
+      // Grant gnt0 and gnt1
+      assign data_gnt0_o   =    (( data_req0_i & ~data_req1_i) | ( data_req0_i & ~RR_FLAG)) & data_gnt_i;
+      assign data_gnt1_o   =    ((~data_req0_i &  data_req1_i) | ( data_req1_i &  RR_FLAG)) & data_gnt_i;    
+  `else
+      // Data stall0 and stall1
+      assign data_stall0_o =   (data_req0_i & data_req1_i & RR_FLAG)  |  ((( data_req0_i & ~data_req1_i) | ( data_req0_i & ~RR_FLAG)) & data_stall_i);
+      assign data_stall1_o =   (data_req0_i & data_req1_i & ~RR_FLAG) |  (((~data_req0_i &  data_req1_i) | ( data_req1_i &  RR_FLAG)) & data_stall_i);
+  `endif
+
+      //MUXES AND DEMUXES 
+      always_comb
+      begin : FanIn_MUX2
+          case(SEL) //synopsys full_case
+          1'b0:
+          begin //PRIORITY ON CH_0
+              data_wdata_o = data_wdata0_i;
+              data_add_o   = data_add0_i;
+              data_wen_o   = data_wen0_i;
+              data_atop_o  = data_atop0_i;
+              data_ID_o    = data_ID0_i;
+              data_be_o    = data_be0_i;
+          end
+
+          1'b1:
+          begin //PRIORITY ON CH_1
+              data_wdata_o = data_wdata1_i;
+              data_add_o   = data_add1_i;
+              data_wen_o   = data_wen1_i;
+              data_atop_o  = data_atop1_i;
+              data_ID_o    = data_ID1_i;
+              data_be_o    = data_be1_i;
+          end
+
+          endcase
+      end
+ 
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
new file mode 100644
index 0000000..0cfd973
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
@@ -0,0 +1,147 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    29/06/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    MUX2_REQ                                                   //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    two input multiplxer whith custom ports used to multiplex  //
+//                 the datapath request data. It includes an embeddedd        //
+//                 Fixed Priory arbiter with max priority to Channel 0 (CH0)  //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Code Restyling (19/02/2015)                                //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+`include "parameters.v"
+
+module MUX2_REQ_PE 
+#(
+    parameter ID_WIDTH   = 20,
+    parameter ADDR_WIDTH = 32,
+    parameter DATA_WIDTH = 32,
+    parameter BE_WIDTH   = DATA_WIDTH/8
+) 
+(
+    input  logic                              data_req_CH0_i,
+    input  logic [ADDR_WIDTH-1:0]             data_add_CH0_i,
+    input  logic                              data_wen_CH0_i,
+    input  logic [5:0]                        data_atop_CH0_i,
+    input  logic [DATA_WIDTH-1:0]             data_wdata_CH0_i,
+    input  logic [BE_WIDTH-1:0]               data_be_CH0_i,
+    input  logic [ID_WIDTH-1:0]               data_ID_CH0_i,
+`ifdef GNT_BASED_FC
+    output logic                              data_gnt_CH0_o,
+`else
+    output logic                              data_stall_CH0_o,
+`endif
+
+
+    input  logic                              data_req_CH1_i,
+    input  logic [ADDR_WIDTH-1:0]             data_add_CH1_i,
+    input  logic                              data_wen_CH1_i,
+    input  logic [5:0]                        data_atop_CH1_i,
+    input  logic [DATA_WIDTH-1:0]             data_wdata_CH1_i,
+    input  logic [BE_WIDTH-1:0]               data_be_CH1_i,
+    input  logic [ID_WIDTH-1:0]               data_ID_CH1_i,
+`ifdef GNT_BASED_FC
+    output logic                              data_gnt_CH1_o,
+`else
+    output logic                              data_stall_CH1_o,
+`endif
+
+    output  logic                             data_req_o,
+    output  logic [ADDR_WIDTH-1:0]            data_add_o,
+    output  logic                             data_wen_o,
+    output  logic [5:0]                       data_atop_o,
+    output  logic [DATA_WIDTH-1:0]            data_wdata_o,
+    output  logic [BE_WIDTH-1:0]              data_be_o,
+    output  logic [ID_WIDTH-1:0]              data_ID_o,
+`ifdef GNT_BASED_FC
+    input   logic                             data_gnt_i,
+`else
+    input   logic                             data_stall_i,
+`endif
+
+    input   logic                             clk,
+    input   logic                             rst_n
+);
+
+    logic                               SEL; // Mux Selector
+    logic                              RR_FLAG;
+
+    // Request is simply an or between indoming request
+    assign data_req_o = data_req_CH0_i | data_req_CH1_i;
+  
+      // FIXED PRIORITY ENCODER
+    assign SEL               =   ~data_req_CH0_i | ( RR_FLAG & data_req_CH1_i);      // SEL FOR ROUND ROBIN MUX
+`ifdef GNT_BASED_FC
+    assign data_gnt_CH0_o    =    (( data_req_CH0_i & ~data_req_CH1_i) | ( data_req_CH0_i & ~RR_FLAG)) & data_gnt_i;
+    assign data_gnt_CH1_o    =    ((~data_req_CH0_i &  data_req_CH1_i) | ( data_req_CH1_i &  RR_FLAG)) & data_gnt_i;
+`else
+    assign data_stall_CH0_o  =   (data_req_CH0_i & data_req_CH1_i & RR_FLAG)  |  ((( data_req_CH0_i & ~data_req_CH1_i) | ( data_req_CH0_i & ~RR_FLAG)) & data_stall_i);
+    assign data_stall_CH1_o  =   (data_req_CH0_i & data_req_CH1_i & ~RR_FLAG) |  (((~data_req_CH0_i &  data_req_CH1_i) | ( data_req_CH1_i &  RR_FLAG)) & data_stall_i);
+`endif
+
+    always_ff @(posedge clk, negedge rst_n)
+    begin
+    if(rst_n == 1'b0)
+        RR_FLAG <= 1'b0;
+    else if((data_req_o == 1'b1) && `ifdef GNT_BASED_FC (data_gnt_i == 1'b1) `else (data_stall_i == 1'b0) `endif)
+          RR_FLAG <= ~RR_FLAG;
+    end
+
+    always_comb
+    begin : MUX2_REQ_COMB
+        case(SEL) // synopsys full_case
+        1'b0: 
+        begin
+              data_add_o   = data_add_CH0_i;
+              data_wen_o   = data_wen_CH0_i;
+              data_atop_o  = data_atop_CH0_i;
+              data_wdata_o = data_wdata_CH0_i;
+              data_be_o    = data_be_CH0_i;
+              data_ID_o    = data_ID_CH0_i;
+        end
+
+        1'b1:
+        begin
+              data_add_o   = data_add_CH1_i;
+              data_wen_o   = data_wen_CH1_i;
+              data_atop_o  = data_atop_CH1_i;
+              data_wdata_o = data_wdata_CH1_i;
+              data_be_o    = data_be_CH1_i;
+              data_ID_o    = data_ID_CH1_i;
+        end
+        endcase
+    end
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
new file mode 100644
index 0000000..b2c03be
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
@@ -0,0 +1,87 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    29/06/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    RR_Flag_Req                                                //
+// Project Name:   MegaLEON                                                   //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Round Robing FLAG generator for the arbitration trees.     //
+//                 The values ( RR_FLAG_REQ ) is update only when request and //
+//                 grant are high. This allow to avoid high sw activity when  //
+//                 there is no valid traffic. Allows for clock gating         //
+//                 insertion                                                  //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+
+module RR_Flag_Req_PE
+#(
+    parameter WIDTH     = 3,
+    parameter MAX_COUNT = 2**WIDTH-1
+)
+(
+    input  logic                clk,
+    input  logic                rst_n,
+    output logic [WIDTH-1:0]    RR_FLAG_o,
+    input  logic                data_req_i,
+`ifdef GNT_BASED_FC
+    input  logic                data_gnt_i
+`else
+    input  logic                data_stall_i
+`endif
+);
+  
+  
+  
+  
+    always_ff @(posedge clk, negedge rst_n)
+    begin : RR_Flag_Req_SEQ
+        if(rst_n == 1'b0)
+           RR_FLAG_o <= '0;
+        else
+        `ifdef GNT_BASED_FC
+          if( data_req_i  & data_gnt_i )
+        `else
+          if( data_req_i  & ~data_stall_i )
+        `endif
+          begin
+                if(RR_FLAG_o < MAX_COUNT)
+                  RR_FLAG_o <= RR_FLAG_o + 1'b1;
+               else
+                  RR_FLAG_o <= '0;
+          end
+    end
+    
+    
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
new file mode 100644
index 0000000..f4783fc
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
@@ -0,0 +1,637 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    02/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    RequestBlock2CH_PE                                         //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Request Block: it embed inside the routing trees and the   //
+//                 Multiplexer to mix the request from two channels (one      //
+//                 distributed in the several arbitration primitives that     //
+//                 compose this routing block. The arbistrtion is round robin //
+//                 and the round robin flag generator is embedded inside this //
+//                 block. Flag updating happens only when requests are grant  //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 02/07/2011  - File Created                                   //
+//           v0.2 14/08/2012  - Improved the Interface Structure,              //
+//                             Changed the routing mechanism                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+// FOR TWO INPUTS
+module RequestBlock2CH_PE
+#(
+    parameter ADDR_WIDTH = 32,
+    parameter N_CH0      = 16, // Example Number of cores
+    parameter N_CH1      = 1, // Example Number of DMAs
+    parameter ID_WIDTH   = N_CH0+N_CH1,
+    parameter DATA_WIDTH = 32,
+    parameter BE_WIDTH   = DATA_WIDTH/8
+)
+(
+    // CHANNEL CH0 --> (example: Used for cores) 
+    input  logic [N_CH0-1:0]                     data_req_CH0_i,
+    input  logic [N_CH0-1:0][ADDR_WIDTH-1:0]     data_add_CH0_i,
+    input  logic [N_CH0-1:0]                     data_wen_CH0_i,
+    input  logic [N_CH0-1:0][5:0]                data_atop_CH0_i,
+    input  logic [N_CH0-1:0][DATA_WIDTH-1:0]     data_wdata_CH0_i,
+    input  logic [N_CH0-1:0][BE_WIDTH-1:0]       data_be_CH0_i,
+    input  logic [N_CH0-1:0][ID_WIDTH-1:0]       data_ID_CH0_i,
+`ifdef GNT_BASED_FC
+    output logic [N_CH0-1:0]                     data_gnt_CH0_o,
+`else
+    output logic [N_CH0-1:0]                     data_stall_CH0_o,
+`endif
+
+    // CHANNEL CH1 --> (example: Used for DMAs)
+    input  logic [N_CH1-1:0]                     data_req_CH1_i,
+    input  logic [N_CH1-1:0][ADDR_WIDTH-1:0]     data_add_CH1_i,
+    input  logic [N_CH1-1:0]                     data_wen_CH1_i,
+    input  logic [N_CH1-1:0][5:0]                data_atop_CH1_i,
+    input  logic [N_CH1-1:0][DATA_WIDTH-1:0]     data_wdata_CH1_i,
+    input  logic [N_CH1-1:0][BE_WIDTH-1:0]       data_be_CH1_i,
+    input  logic [N_CH1-1:0][ID_WIDTH-1:0]       data_ID_CH1_i,
+`ifdef GNT_BASED_FC
+    output logic [N_CH1-1:0]                     data_gnt_CH1_o,
+`else
+    output logic [N_CH1-1:0]                     data_stall_CH1_o,
+`endif
+
+    // -----------------             MEMORY                    -------------------
+    // ---------------- RequestBlock OUTPUT (Connected to MEMORY) ----------------
+    output logic                                 data_req_o,
+    output logic [ADDR_WIDTH-1:0]                data_add_o,
+    output logic                                 data_wen_o,
+    output logic [5:0]                           data_atop_o,
+    output logic [DATA_WIDTH-1:0]                data_wdata_o,
+    output logic [BE_WIDTH-1:0]                  data_be_o,
+    output logic [ID_WIDTH-1:0]                  data_ID_o,
+`ifdef GNT_BASED_FC
+    input  logic                                 data_gnt_i,
+`else
+    input  logic                                 data_stall_i,
+`endif
+    input   logic                                data_r_valid_i,
+    input   logic [ID_WIDTH-1:0]                 data_r_ID_i,
+
+
+
+    // GEN VALID_SIGNALS in the response path
+    output logic [N_CH0-1:0]                      data_r_valid_CH0_o,
+    output logic [N_CH1-1:0]                      data_r_valid_CH1_o,
+
+    input  logic                                  clk,
+    input  logic                                  rst_n
+
+   );
+   
+       // OUT CHANNEL CH0 --> (example: Used for cores) 
+      logic                                                data_req_CH0;
+      logic [ADDR_WIDTH-1:0]                               data_add_CH0;
+      logic                                                data_wen_CH0;
+      logic [5:0]                                          data_atop_CH0;
+      logic [DATA_WIDTH-1:0]                               data_wdata_CH0;
+      logic [BE_WIDTH-1:0]                                 data_be_CH0;
+      logic [ID_WIDTH-1:0]                                 data_ID_CH0;
+    `ifdef GNT_BASED_FC            
+      logic                                                data_gnt_CH0;
+    `else
+      logic                                                data_stall_CH0;    
+    `endif
+    
+      // OUT CHANNEL CH1 --> (example: Used for DMAs)
+      logic                                               data_req_CH1;
+      logic [ADDR_WIDTH-1:0]                              data_add_CH1;
+      logic                                               data_wen_CH1;
+      logic [5:0]                                         data_atop_CH1;
+      logic [DATA_WIDTH-1:0]                              data_wdata_CH1;
+      logic [BE_WIDTH-1:0]                                data_be_CH1;
+      logic [ID_WIDTH-1:0]                                data_ID_CH1;
+    `ifdef GNT_BASED_FC            
+      logic                                               data_gnt_CH1;
+    `else 
+      logic                                               data_stall_CH1;    
+    `endif
+
+  
+      // CHANNEL CH0 --> (example: Used for Processing Elements / CORES) 
+    logic [2**$clog2(N_CH0)-1:0]                                data_req_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0][ADDR_WIDTH-1:0]                data_add_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0]                                data_wen_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0][5:0]                           data_atop_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0][DATA_WIDTH-1:0]                data_wdata_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0][BE_WIDTH-1:0]                  data_be_CH0_int;
+    logic [2**$clog2(N_CH0)-1:0][ID_WIDTH-1:0]                  data_ID_CH0_int;
+`ifdef GNT_BASED_FC
+    logic [2**$clog2(N_CH0)-1:0]                                data_gnt_CH0_int;
+`else
+    logic [2**$clog2(N_CH0)-1:0]                                data_stall_CH0_int;
+`endif
+
+
+
+    // CHANNEL CH0 --> (example: Used for Processing Elements / CORES) 
+    logic [2**$clog2(N_CH1)-1:0]                                data_req_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0][ADDR_WIDTH-1:0]                data_add_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0]                                data_wen_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0][5:0]                           data_atop_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0][DATA_WIDTH-1:0]                data_wdata_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0][BE_WIDTH-1:0]                  data_be_CH1_int;
+    logic [2**$clog2(N_CH1)-1:0][ID_WIDTH-1:0]                  data_ID_CH1_int;
+`ifdef GNT_BASED_FC
+    logic [2**$clog2(N_CH1)-1:0]                                data_gnt_CH1_int;
+`else
+    logic [2**$clog2(N_CH1)-1:0]                                data_stall_CH1_int;
+`endif
+
+
+
+
+      generate
+
+
+              if(2**$clog2(N_CH0) != N_CH0) // if N_CH0 is not power of 2 --> then use power 2 ports
+              begin : _DUMMY_CH0_PORTS_
+                
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0]                                data_req_CH0_dummy;
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0][ADDR_WIDTH-1:0]                data_add_CH0_dummy; // Memory address + T&S bit
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0]                                data_wen_CH0_dummy;
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0][5:0]                           data_atop_CH0_dummy;
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0][DATA_WIDTH-1:0]                data_wdata_CH0_dummy;
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0][BE_WIDTH-1:0]                  data_be_CH0_dummy;
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0][ID_WIDTH-1:0]                  data_ID_CH0_dummy;
+            `ifdef GNT_BASED_FC
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0]                                data_gnt_CH0_dummy;
+            `else
+                logic [2**$clog2(N_CH0)-N_CH0 -1 :0]                                data_stall_CH0_dummy;
+            `endif
+
+                assign data_req_CH0_dummy    = '0 ;  
+                assign data_add_CH0_dummy    = '0 ;   
+                assign data_wen_CH0_dummy    = '0 ;  
+                assign data_atop_CH0_dummy   = '0 ;
+                assign data_wdata_CH0_dummy  = '0 ;
+                assign data_be_CH0_dummy     = '0 ;   
+                assign data_ID_CH0_dummy     = '0 ;
+
+                assign data_req_CH0_int      = {  data_req_CH0_dummy  ,     data_req_CH0_i     };
+                assign data_add_CH0_int      = {  data_add_CH0_dummy  ,     data_add_CH0_i     };
+                assign data_wen_CH0_int      = {  data_wen_CH0_dummy  ,     data_wen_CH0_i     };
+                assign data_atop_CH0_int     = {  data_atop_CH0_dummy ,     data_atop_CH0_i    };
+                assign data_wdata_CH0_int    = {  data_wdata_CH0_dummy  ,   data_wdata_CH0_i   };
+                assign data_be_CH0_int       = {  data_be_CH0_dummy  ,      data_be_CH0_i      };
+                assign data_ID_CH0_int       = {  data_ID_CH0_dummy  ,      data_ID_CH0_i      };        
+
+
+                for(genvar j=0; j<N_CH0; j++)
+                begin : _MERGING_CH0_DUMMY_PORTS_OUT_
+          `ifdef GNT_BASED_FC           
+                  assign data_gnt_CH0_o[j]     = data_gnt_CH0_int[j];
+          `else
+                  assign data_stall_CH0_o[j]   = data_stall_CH0_int[j];
+          `endif        
+                end
+            end
+            else // N_CH0 is power of 2
+            begin
+                  assign data_req_CH0_int   = data_req_CH0_i;
+                  assign data_add_CH0_int   = data_add_CH0_i;
+                  assign data_wen_CH0_int   = data_wen_CH0_i;
+                  assign data_atop_CH0_int  = data_atop_CH0_i;
+                  assign data_wdata_CH0_int = data_wdata_CH0_i;
+                  assign data_be_CH0_int    = data_be_CH0_i;
+                  assign data_ID_CH0_int    = data_ID_CH0_i;
+              `ifdef GNT_BASED_FC    
+                  assign data_gnt_CH0_o     = data_gnt_CH0_int;
+              `else 
+                  assign data_stall_CH0_o   = data_stall_CH0_int;
+              `endif
+            end
+
+
+
+
+            if(2**$clog2(N_CH1) != N_CH1) // if N_CH1 is not power of 2 --> then use power 2 ports
+            begin : _DUMMY_CH1_PORTS_
+              
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0]                                data_req_CH1_dummy;
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0][ADDR_WIDTH-1:0]                data_add_CH1_dummy; // Memory address + T&S bit
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0]                                data_wen_CH1_dummy;
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0][5:0]                           data_atop_CH1_dummy;
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0][DATA_WIDTH-1:0]                data_wdata_CH1_dummy;
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0][BE_WIDTH-1:0]                  data_be_CH1_dummy;
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0][ID_WIDTH-1:0]                  data_ID_CH1_dummy;
+          `ifdef GNT_BASED_FC
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0]                                data_gnt_CH1_dummy;
+          `else
+              logic [2**$clog2(N_CH1)-N_CH1 -1 :0]                                data_stall_CH1_dummy;
+          `endif
+
+              assign data_req_CH1_dummy    = '0 ;  
+              assign data_add_CH1_dummy    = '0 ;   
+              assign data_wen_CH1_dummy    = '0 ;  
+              assign data_atop_CH1_dummy   = '0 ;
+              assign data_wdata_CH1_dummy  = '0 ;
+              assign data_be_CH1_dummy     = '0 ;   
+              assign data_ID_CH1_dummy     = '0 ;
+
+              assign data_req_CH1_int      = {  data_req_CH1_dummy  ,     data_req_CH1_i     };
+              assign data_add_CH1_int      = {  data_add_CH1_dummy  ,     data_add_CH1_i     };
+              assign data_wen_CH1_int      = {  data_wen_CH1_dummy  ,     data_wen_CH1_i     };
+              assign data_atop_CH1_int     = {  data_atop_CH1_dummy ,     data_atop_CH1_i    };
+              assign data_wdata_CH1_int    = {  data_wdata_CH1_dummy  ,   data_wdata_CH1_i   };
+              assign data_be_CH1_int       = {  data_be_CH1_dummy  ,      data_be_CH1_i      };
+              assign data_ID_CH1_int       = {  data_ID_CH1_dummy  ,      data_ID_CH1_i      };        
+
+
+              for(genvar j=0; j<N_CH1; j++)
+              begin : _MERGING_CH1_DUMMY_PORTS_OUT_
+        `ifdef GNT_BASED_FC           
+                assign data_gnt_CH1_o[j]     = data_gnt_CH1_int[j];
+        `else
+                assign data_stall_CH1_o[j]   = data_stall_CH1_int[j];
+        `endif        
+              end
+
+
+          end
+          else // N_CH1 is power of 2
+          begin
+                assign data_req_CH1_int   = data_req_CH1_i;
+                assign data_add_CH1_int   = data_add_CH1_i;
+                assign data_wen_CH1_int   = data_wen_CH1_i;
+                assign data_atop_CH1_int  = data_atop_CH1_i;
+                assign data_wdata_CH1_int = data_wdata_CH1_i;
+                assign data_be_CH1_int    = data_be_CH1_i;
+                assign data_ID_CH1_int    = data_ID_CH1_i;
+            `ifdef GNT_BASED_FC    
+                assign data_gnt_CH1_o     = data_gnt_CH1_int;
+            `else 
+                assign data_stall_CH1_o   = data_stall_CH1_int;
+            `endif
+          end
+
+
+
+
+
+
+        if(N_CH0 > 1)
+        begin : CH0_ARB_TREE
+            ArbitrationTree_PE 
+            #(
+                  .ADDR_WIDTH ( ADDR_WIDTH ), 
+                  .ID_WIDTH   ( ID_WIDTH   ), 
+                  .N_MASTER   ( N_CH0      ),
+                  .DATA_WIDTH ( DATA_WIDTH ),
+                  .BE_WIDTH   ( BE_WIDTH   ),
+                  .MAX_COUNT  ( N_CH0 - 1  )
+            )
+            i_ArbitrationTree_PE
+            (
+              .clk           ( clk                ),
+              .rst_n         ( rst_n              ),
+              // INPUTS
+              .data_req_i    ( data_req_CH0_int   ),
+              .data_add_i    ( data_add_CH0_int   ),
+              .data_wen_i    ( data_wen_CH0_int   ),
+              .data_atop_i   ( data_atop_CH0_int  ),
+              .data_wdata_i  ( data_wdata_CH0_int ),
+              .data_be_i     ( data_be_CH0_int    ),
+              .data_ID_i     ( data_ID_CH0_int    ),
+            `ifdef GNT_BASED_FC                    
+              .data_gnt_o    ( data_gnt_CH0_int   ),
+            `else
+              .data_stall_o  ( data_stall_CH0_int ),
+            `endif
+              // OUTPUTS
+              .data_req_o    ( data_req_CH0       ),
+              .data_add_o    ( data_add_CH0       ),
+              .data_wen_o    ( data_wen_CH0       ),
+              .data_atop_o   ( data_atop_CH0      ),
+              .data_wdata_o  ( data_wdata_CH0     ),
+              .data_be_o     ( data_be_CH0        ),
+              .data_ID_o     ( data_ID_CH0        ),
+            `ifdef GNT_BASED_FC              
+              .data_gnt_i    ( data_gnt_CH0       )
+            `else
+              .data_stall_i  ( data_stall_CH0     )            
+            `endif
+          );   
+        end
+
+        if(N_CH1 > 1)
+        begin : CH1_ARB_TREE
+            ArbitrationTree_PE 
+              #(
+                  .ADDR_WIDTH    ( ADDR_WIDTH ), 
+                  .ID_WIDTH      ( ID_WIDTH   ), 
+                  .N_MASTER      ( N_CH1      ),
+                  .DATA_WIDTH    ( DATA_WIDTH ),
+                  .BE_WIDTH      ( BE_WIDTH   ),
+                  .MAX_COUNT     ( N_CH1 - 1  )
+              )
+              i_ArbitrationTree_PE
+              (
+                  .clk            ( clk                ),
+                  .rst_n          ( rst_n              ),
+                  // INPUTS
+                  .data_req_i     ( data_req_CH1_int   ),
+                  .data_add_i     ( data_add_CH1_int   ),
+                  .data_wen_i     ( data_wen_CH1_int   ),
+                  .data_atop_i    ( data_atop_CH1_int  ),
+                  .data_wdata_i   ( data_wdata_CH1_int ),
+                  .data_be_i      ( data_be_CH1_int    ),
+                  .data_ID_i      ( data_ID_CH1_int    ),
+                `ifdef GNT_BASED_FC                    
+                  .data_gnt_o     ( data_gnt_CH1_int   ),
+                `else
+                  .data_stall_o   ( data_stall_CH1_int ),
+                `endif
+                  // OUTPUTS
+                  .data_req_o     ( data_req_CH1       ),
+                  .data_add_o     ( data_add_CH1       ),
+                  .data_wen_o     ( data_wen_CH1       ),
+                  .data_atop_o    ( data_atop_CH1      ),
+                  .data_wdata_o   ( data_wdata_CH1     ),
+                  .data_be_o      ( data_be_CH1        ),
+                  .data_ID_o      ( data_ID_CH1        ),
+                `ifdef GNT_BASED_FC
+                  .data_gnt_i     ( data_gnt_CH1       )
+                `else
+                  .data_stall_i   ( data_stall_CH1     )
+                `endif
+          );
+        end
+
+        if(N_CH1 == 1)
+        begin : MONO_CH1
+          if(N_CH0 == 1)
+            begin : MONO_CH0
+                MUX2_REQ_PE 
+                #(
+                    .ID_WIDTH   ( ID_WIDTH     ), 
+                    .ADDR_WIDTH ( ADDR_WIDTH   ),
+                    .DATA_WIDTH ( DATA_WIDTH   ),
+                    .BE_WIDTH   ( DATA_WIDTH/8 )
+                )
+                i_MUX2_REQ_PE
+                (
+                    // CH0 input
+                    .data_req_CH0_i   (  data_req_CH0_int   ),
+                    .data_add_CH0_i   (  data_add_CH0_int   ),
+                    .data_wen_CH0_i   (  data_wen_CH0_int   ),
+                    .data_atop_CH0_i  (  data_atop_CH0_int  ),
+                    .data_wdata_CH0_i (  data_wdata_CH0_int ),
+                    .data_be_CH0_i    (  data_be_CH0_int    ),
+                    .data_ID_CH0_i    (  data_ID_CH0_int    ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_CH0_o   (  data_gnt_CH0_int   ),
+                `else
+                    .data_stall_CH0_o (  data_stall_CH0_int ),
+                `endif
+                    // CH1 input
+                    .data_req_CH1_i   (  data_req_CH1_int   ),
+                    .data_add_CH1_i   (  data_add_CH1_int   ),
+                    .data_wen_CH1_i   (  data_wen_CH1_int   ),
+                    .data_atop_CH1_i  (  data_atop_CH1_int  ),
+                    .data_wdata_CH1_i (  data_wdata_CH1_int ),
+                    .data_be_CH1_i    (  data_be_CH1_int    ),
+                    .data_ID_CH1_i    (  data_ID_CH1_int    ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_CH1_o   (  data_gnt_CH1_int   ),
+                `else
+                    .data_stall_CH1_o (  data_stall_CH1_int ),
+                `endif
+                    // MUX output
+                    .data_req_o       (  data_req_o        ),
+                    .data_add_o       (  data_add_o        ),
+                    .data_wen_o       (  data_wen_o        ),
+                    .data_atop_o      (  data_atop_o       ),
+                    .data_wdata_o     (  data_wdata_o      ),
+                    .data_be_o        (  data_be_o         ),
+                    .data_ID_o        (  data_ID_o         ), 
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_i       (  data_gnt_i        ),
+                `else
+                    .data_stall_i     (  data_stall_i      ),
+                `endif
+                    .clk              (  clk               ),
+                    .rst_n            (  rst_n             )
+            );
+            end // END MONO_CH0
+          else
+              begin : POLY_CH0
+                  MUX2_REQ_PE 
+                  #(
+                      .ID_WIDTH   ( ID_WIDTH     ), 
+                      .ADDR_WIDTH ( ADDR_WIDTH   ),
+                      .DATA_WIDTH ( DATA_WIDTH   ),
+                      .BE_WIDTH   ( DATA_WIDTH/8 )
+                  )
+                  i_MUX2_REQ_PE
+                  (
+                      // CH0 input
+                      .data_req_CH0_i   ( data_req_CH0       ),
+                      .data_add_CH0_i   ( data_add_CH0       ),
+                      .data_wen_CH0_i   ( data_wen_CH0       ),
+                      .data_atop_CH0_i  ( data_atop_CH0      ),
+                      .data_wdata_CH0_i ( data_wdata_CH0     ),
+                      .data_be_CH0_i    ( data_be_CH0        ),
+                      .data_ID_CH0_i    ( data_ID_CH0        ),
+                  `ifdef GNT_BASED_FC      
+                      .data_gnt_CH0_o   ( data_gnt_CH0       ),
+                  `else
+                      .data_stall_CH0_o ( data_stall_CH0     ),
+                  `endif              
+                      // CH1 input
+                      .data_req_CH1_i   ( data_req_CH1_int   ),
+                      .data_add_CH1_i   ( data_add_CH1_int   ),
+                      .data_wen_CH1_i   ( data_wen_CH1_int   ),
+                      .data_atop_CH1_i  ( data_atop_CH1_int  ),
+                      .data_wdata_CH1_i ( data_wdata_CH1_int ),
+                      .data_be_CH1_i    ( data_be_CH1_int    ),
+                      .data_ID_CH1_i    ( data_ID_CH1_int    ),
+                `ifdef GNT_BASED_FC                
+                      .data_gnt_CH1_o   ( data_gnt_CH1_int   ),
+                `else
+                      .data_stall_CH1_o ( data_stall_CH1_int ),
+                `endif                  
+                      // MUX output
+                      .data_req_o       ( data_req_o        ),
+                      .data_add_o       ( data_add_o        ),
+                      .data_wen_o       ( data_wen_o        ),
+                      .data_atop_o      ( data_atop_o       ),
+                      .data_wdata_o     ( data_wdata_o      ),
+                      .data_be_o        ( data_be_o         ),
+                      .data_ID_o        ( data_ID_o         ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_i         ( data_gnt_i        ),
+                `else
+                    .data_stall_i       ( data_stall_i      ),
+                `endif
+                      .clk              ( clk               ),
+                      .rst_n            ( rst_n             )
+              );
+              end // END POLY_CH0
+        end 
+        else  
+        begin : POLY_CH1
+          if(N_CH0 == 1)
+          begin : MONO_CH0
+                MUX2_REQ_PE 
+                #(
+                    .ID_WIDTH   ( ID_WIDTH     ), 
+                    .ADDR_WIDTH ( ADDR_WIDTH   ),
+                    .DATA_WIDTH ( DATA_WIDTH   ),
+                    .BE_WIDTH   ( DATA_WIDTH/8 )
+                )
+                i_MUX2_REQ_PE
+                (
+                    // CH0 input
+                    .data_req_CH0_i    ( data_req_CH0_int     ),
+                    .data_add_CH0_i    ( data_add_CH0_int     ),
+                    .data_wen_CH0_i    ( data_wen_CH0_int     ),
+                    .data_atop_CH0_i   ( data_atop_CH0_int    ),
+                    .data_wdata_CH0_i  ( data_wdata_CH0_int   ),
+                    .data_be_CH0_i     ( data_be_CH0_int      ),
+                    .data_ID_CH0_i     ( data_ID_CH0_int      ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_CH0_o    ( data_gnt_CH0_int     ),
+                `else
+                    .data_stall_CH0_o  ( data_stall_CH0_int   ),
+                `endif                
+                    // CH1 input
+                    .data_req_CH1_i    ( data_req_CH1       ),
+                    .data_add_CH1_i    ( data_add_CH1       ),
+                    .data_wen_CH1_i    ( data_wen_CH1       ),
+                    .data_atop_CH1_i   ( data_atop_CH1      ),
+                    .data_wdata_CH1_i  ( data_wdata_CH1     ),
+                    .data_be_CH1_i     ( data_be_CH1        ),
+                    .data_ID_CH1_i     ( data_ID_CH1        ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_CH1_o    ( data_gnt_CH1       ),
+                `else
+                    .data_stall_CH1_o  ( data_stall_CH1     ),
+                `endif                
+                    // MUX output
+                    .data_req_o        ( data_req_o         ),
+                    .data_add_o        ( data_add_o         ),
+                    .data_wen_o        ( data_wen_o         ),
+                    .data_atop_o       ( data_atop_o        ),
+                    .data_wdata_o      ( data_wdata_o       ),
+                    .data_be_o         ( data_be_o          ),
+                    .data_ID_o         ( data_ID_o          ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_i        ( data_gnt_i         ),
+                `else
+                    .data_stall_i      ( data_stall_i       ),
+                `endif
+                    .clk               ( clk                ),
+                    .rst_n             ( rst_n              )
+            );          
+          end
+          else
+          begin : POLY_CH0
+                MUX2_REQ_PE 
+                #(
+                    .ID_WIDTH   ( ID_WIDTH     ), 
+                    .ADDR_WIDTH ( ADDR_WIDTH   ),
+                    .DATA_WIDTH ( DATA_WIDTH   ),
+                    .BE_WIDTH   ( DATA_WIDTH/8 )
+                )
+                i_MUX2_REQ_PE
+                (
+                    // CH0 input
+                    .data_req_CH0_i     ( data_req_CH0     ),
+                    .data_add_CH0_i     ( data_add_CH0     ),
+                    .data_wen_CH0_i     ( data_wen_CH0     ),
+                    .data_atop_CH0_i    ( data_atop_CH0    ),
+                    .data_wdata_CH0_i   ( data_wdata_CH0   ),
+                    .data_be_CH0_i      ( data_be_CH0      ),
+                    .data_ID_CH0_i      ( data_ID_CH0      ),
+                  `ifdef GNT_BASED_FC      
+                      .data_gnt_CH0_o   ( data_gnt_CH0     ),
+                  `else
+                      .data_stall_CH0_o ( data_stall_CH0   ),
+                  `endif
+                    // CH1 input
+                    .data_req_CH1_i     ( data_req_CH1     ),
+                    .data_add_CH1_i     ( data_add_CH1     ),
+                    .data_wen_CH1_i     ( data_wen_CH1     ),
+                    .data_atop_CH1_i    ( data_atop_CH1    ),
+                    .data_wdata_CH1_i   ( data_wdata_CH1   ),
+                    .data_be_CH1_i      ( data_be_CH1      ),
+                    .data_ID_CH1_i      ( data_ID_CH1      ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_CH1_o     ( data_gnt_CH1     ),
+                `else
+                    .data_stall_CH1_o   ( data_stall_CH1   ),
+                `endif      
+                    // MUX output
+                    .data_req_o         ( data_req_o       ),
+                    .data_add_o         ( data_add_o       ),
+                    .data_wen_o         ( data_wen_o       ),
+                    .data_atop_o        ( data_atop_o      ),
+                    .data_wdata_o       ( data_wdata_o     ),
+                    .data_be_o          ( data_be_o        ),
+                    .data_ID_o          ( data_ID_o        ),
+                `ifdef GNT_BASED_FC                
+                    .data_gnt_i         ( data_gnt_i       ),
+                `else
+                    .data_stall_i       ( data_stall_i     ),
+                `endif
+                    .clk                ( clk              ),
+                    .rst_n              ( rst_n            )
+                );          
+          end
+    end        
+    endgenerate
+   
+
+
+
+    AddressDecoder_Resp_PE 
+    #( 
+        .ID_WIDTH(ID_WIDTH), 
+        .N_MASTER(N_CH0+N_CH1)
+    ) 
+    i_AddressDecoder_Resp_PE
+    (
+      // FROM Test And Set Interface
+      .data_r_valid_i(data_r_valid_i),
+      .data_ID_i(data_r_ID_i),
+      // To Response Network
+      .data_r_valid_o({data_r_valid_CH1_o,data_r_valid_CH0_o})
+    );
+
+
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
new file mode 100644
index 0000000..b45141e
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
@@ -0,0 +1,150 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    02/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    ResponseBlock_PE                                           //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Response block that embeds address request address decoder //
+//                 and Response tree.                                         //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 02/07/2011  - File Created                                   //
+//          v0.2 15/08/2012  - Improved the Interface Structure,              //
+//                             Changed the routing mechanism                  //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+
+`include "parameters.v"
+
+module ResponseBlock_PE
+#(
+    parameter int ID                    = 1,
+    parameter int ID_WIDTH              = 17,
+    parameter int N_SLAVE               = 16,
+
+    parameter int DATA_WIDTH            = 32,
+
+    parameter int LOG_CLUSTER           = 5,
+    parameter int ADDR_WIDTH            = 32,
+    parameter int PE_ROUTING_LSB        = 16,
+    parameter int PE_ROUTING_MSB        = 19,
+    parameter bit CLUSTER_ALIAS         = 1'b0,
+    parameter int CLUSTER_ALIAS_BASE    = 12'h000
+)
+(
+        input  logic [LOG_CLUSTER-1:0]                  CLUSTER_ID,
+        // -----------------------------------------------------------//
+        //                      Response HANDLING
+        // -----------------------------------------------------------//
+        // Signals from Memory cuts
+        input logic [N_SLAVE-1:0]                       data_r_valid_i,
+        input logic [N_SLAVE-1:0][DATA_WIDTH-1:0]       data_r_rdata_i,
+        input logic [N_SLAVE-1:0]                       data_r_opc_i,
+        
+        // Output of the ResponseTree Block
+        output logic                                    data_r_valid_o,
+        output logic [DATA_WIDTH-1:0]                   data_r_rdata_o,
+        output logic                                    data_r_opc_o,
+
+        // -----------------------------------------------------------//
+        //                      Request HANDLING
+        // -----------------------------------------------------------//
+        input logic                                     data_req_i,
+        input logic [ADDR_WIDTH-1:0]                    data_add_i,
+    `ifdef GNT_BASED_FC
+        output logic                                    data_gnt_o,
+    `else
+        output logic                                    data_stall_o,
+    `endif              
+
+        
+        output logic [N_SLAVE-1:0]                      data_req_o,
+    `ifdef GNT_BASED_FC 
+        input  logic [N_SLAVE-1:0]                      data_gnt_i,
+    `else
+        input  logic [N_SLAVE-1:0]                      data_stall_i,
+    `endif 
+        output logic [ID_WIDTH-1:0]                     data_ID_o    
+);
+        
+
+
+      // Response Tree
+      ResponseTree_PE 
+      #( 
+          .N_SLAVE(N_SLAVE), 
+          .DATA_WIDTH(DATA_WIDTH)
+      )  
+      i_ResponseTree_PE
+      (
+            // Response Input Channel
+            .data_r_valid_i(data_r_valid_i),
+            .data_r_rdata_i(data_r_rdata_i),
+            .data_r_opc_i(data_r_opc_i),
+            // Response Output Channel
+            .data_r_valid_o(data_r_valid_o),
+            .data_r_rdata_o(data_r_rdata_o),
+            .data_r_opc_o(data_r_opc_o)
+      );
+
+
+      AddressDecoder_PE_Req 
+      #( 
+          .ID_WIDTH        ( ID_WIDTH        ), 
+          .ID              ( ID              ), 
+          .N_SLAVE         ( N_SLAVE         ),
+          .LOG_CLUSTER     ( LOG_CLUSTER     ),
+          .ADDR_WIDTH      ( ADDR_WIDTH      ),
+          .PE_ROUTING_LSB  ( PE_ROUTING_LSB  ),
+          .PE_ROUTING_MSB  ( PE_ROUTING_MSB  ),
+          .CLUSTER_ALIAS   ( CLUSTER_ALIAS   ),
+          .CLUSTER_ALIAS_BASE (CLUSTER_ALIAS_BASE)
+      )
+      i_AddressDecoder_PE_Req
+      (
+        .CLUSTER_ID(CLUSTER_ID),                // CLUSTER_ID is an input!! no Longer a parameter!!!
+        // MASTER SIDE
+        .data_req_i(data_req_i),                // Request from MASTER
+        .data_add_i(data_add_i),                // Address from MASTER
+    `ifdef GNT_BASED_FC 
+        .data_gnt_o(data_gnt_o),                // Grant delivered to MASTER
+        .data_gnt_i(data_gnt_i),                // Grant Array: one for each memory on ARB TREE SIDE
+    `else
+        .data_stall_o(data_stall_o),            // Stall delivered to MASTER
+        .data_stall_i(data_stall_i),            // Stall Array: one for each memory on ARB TREE SIDE
+    `endif    
+        // ARB TREE SIDE
+        .data_req_o(data_req_o),                // Request Array: one for each memory
+        .data_ID_o(data_ID_o)                   // ID is sent whit the request (like a PID)
+      );
+
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
new file mode 100644
index 0000000..d737bd7
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
@@ -0,0 +1,177 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    02/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    ResponseTree_PE                                            //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Peripheral Response tree: This block performs the Routing  //
+//                 between N_SLAVE requests. There is no arbitration in this  //
+//                 block. Since there is no chanche of request collision on   //
+//                 same master. Response latencies are deterministic therefore//
+//                 the response arrive always in the same order they are sent.//
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 02/07/2011  - File Created                                   //
+//          v0.2 15/08/2012  - Improved the Interface Structure,              //
+//                             Changed the routing mechanism                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+
+module ResponseTree_PE 
+#(
+   parameter N_SLAVE     = 16,
+   parameter DATA_WIDTH  = 32
+) 
+(
+   // Response Input Channel 0
+   input logic [N_SLAVE-1:0]                   data_r_valid_i,
+   input logic [N_SLAVE-1:0][DATA_WIDTH-1:0]   data_r_rdata_i,
+   input logic [N_SLAVE-1:0]                   data_r_opc_i,
+   // Response Output Channel
+   output logic                                data_r_valid_o,
+   output logic [DATA_WIDTH-1:0]               data_r_rdata_o,
+   output logic                                data_r_opc_o
+);
+
+   localparam LOG_SLAVE        = `log2(N_SLAVE-1);
+   localparam N_WIRE           =  N_SLAVE - 2;
+
+   genvar j,k;
+
+   generate
+
+      if(N_SLAVE == 2)
+      begin : INCR // START of  N_SLAVE  == 2
+         // ---------------- FAN IN PRIMITIVE RESP -------------------------
+         FanInPrimitive_PE_Resp 
+         #(
+            .DATA_WIDTH(DATA_WIDTH)
+         )
+         i_FanInPrimitive_PE_Resp
+         (
+            // RIGTH SIDE
+            .data_r_rdata0_i ( data_r_rdata_i[0] ),
+            .data_r_rdata1_i ( data_r_rdata_i[1] ),
+            .data_r_valid0_i ( data_r_valid_i[0] ),
+            .data_r_valid1_i ( data_r_valid_i[1] ),
+            .data_r_opc0_i   ( data_r_opc_i[0]   ),
+            .data_r_opc1_i   ( data_r_opc_i[1]   ),
+            // LEFT SIDE
+            .data_r_rdata_o  ( data_r_rdata_o    ),
+            .data_r_valid_o  ( data_r_valid_o    ),
+            .data_r_opc_o    ( data_r_opc_o      )
+         );
+      end // END OF N_SLAVE  == 2
+      else // More than two master
+      begin : BINARY_TREE
+            //// ---------------------------------------------------------------------- ////
+            //// -------               REQ ARBITRATION TREE WIRES           ----------- ////
+            //// ---------------------------------------------------------------------- ////    
+            logic [DATA_WIDTH-1:0]              data_r_rdata_LEVEL[N_WIRE-1:0];
+            logic                               data_r_valid_LEVEL[N_WIRE-1:0];
+            logic                               data_r_opc_LEVEL[N_WIRE-1:0];
+          
+              for(j=0; j < LOG_SLAVE; j++) // Iteration for the number of the stages minus one
+                begin : STAGE
+                  for(k=0; k<2**j; k=k+1) // Iteration needed to create the binary tree
+                    begin : INCR_VERT
+                    
+                      if (j == 0 )  // LAST NODE, drives the module outputs
+                      begin : LAST_NODE
+                          FanInPrimitive_PE_Resp 
+                          #(
+                              .DATA_WIDTH(DATA_WIDTH)
+                          )
+                          i_FanInPrimitive_PE_Resp
+                          (
+                             // RIGTH SIDE
+                             .data_r_rdata0_i(data_r_rdata_LEVEL[2*k]),
+                             .data_r_rdata1_i(data_r_rdata_LEVEL[2*k+1]),
+                             .data_r_valid0_i(data_r_valid_LEVEL[2*k]),
+                             .data_r_valid1_i(data_r_valid_LEVEL[2*k+1]),
+                             .data_r_opc0_i(data_r_opc_LEVEL[2*k]),
+                             .data_r_opc1_i(data_r_opc_LEVEL[2*k+1]),                        
+                             // RIGTH SIDE
+                             .data_r_rdata_o(data_r_rdata_o),
+                             .data_r_valid_o(data_r_valid_o),
+                             .data_r_opc_o(data_r_opc_o)
+                          );
+                      end 
+                      else if ( j < LOG_SLAVE - 1) // Middle Nodes
+                              begin : MIDDLE_NODES // START of MIDDLE LEVELS Nodes   
+                                  FanInPrimitive_PE_Resp 
+                                  #(
+                                      .DATA_WIDTH(DATA_WIDTH)
+                                  )
+                                  i_FanInPrimitive_PE_Resp
+                                  (
+                                     // RIGTH SIDE                           
+                                     .data_r_rdata0_i(data_r_rdata_LEVEL[((2**j)*2-2) + 2*k]),
+                                     .data_r_rdata1_i(data_r_rdata_LEVEL[((2**j)*2-2) + 2*k +1]),
+                                     .data_r_valid0_i(data_r_valid_LEVEL[((2**j)*2-2) + 2*k]),
+                                     .data_r_valid1_i(data_r_valid_LEVEL[((2**j)*2-2) + 2*k+1]),
+                                     .data_r_opc0_i(data_r_opc_LEVEL[((2**j)*2-2) + 2*k]),
+                                     .data_r_opc1_i(data_r_opc_LEVEL[((2**j)*2-2) + 2*k+1]),                                                         
+                                     // LEFT SIDE
+                                     .data_r_rdata_o(data_r_rdata_LEVEL[((2**(j-1))*2-2) + k]),
+                                     .data_r_valid_o(data_r_valid_LEVEL[((2**(j-1))*2-2) + k]),
+                                     .data_r_opc_o(data_r_opc_LEVEL[((2**(j-1))*2-2) + k])
+                                  );
+                              end  // END of MIDDLE LEVELS Nodes   
+                           else // First stage (connected with the Main inputs ) --> ( j == N_SLAVE - 1 )
+                              begin : LEAF_NODES  // START of FIRST LEVEL Nodes (LEAF)
+                                  FanInPrimitive_PE_Resp 
+                                  #(
+                                      .DATA_WIDTH(DATA_WIDTH)
+                                  )
+                                  i_FanInPrimitive_PE_Resp
+                                  (
+                                     // RIGTH SIDE 
+                                     .data_r_rdata0_i(data_r_rdata_i[2*k]),
+                                     .data_r_rdata1_i(data_r_rdata_i[2*k+1]),
+                                     .data_r_valid0_i(data_r_valid_i[2*k]),
+                                     .data_r_valid1_i(data_r_valid_i[2*k+1]),
+                                     .data_r_opc0_i(data_r_opc_i[2*k]),
+                                     .data_r_opc1_i(data_r_opc_i[2*k+1]),  
+                                     // LEFT SIDE
+                                     .data_r_rdata_o(data_r_rdata_LEVEL[((2**(j-1))*2-2) + k]),
+                                     .data_r_valid_o(data_r_valid_LEVEL[((2**(j-1))*2-2) + k]),
+                                     .data_r_opc_o(data_r_opc_LEVEL[((2**(j-1))*2-2) + k])
+                                  );
+                              end // End of FIRST LEVEL Nodes (LEAF)
+                    end
+                  
+                end
+   end
+   endgenerate
+
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv b/hw/deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv
new file mode 100644
index 0000000..5cc119d
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv
@@ -0,0 +1,316 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //  
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    03/07/2011                                                 // 
+// Design Name:    LOG_INTERCONNECT                                           // 
+// Module Name:    XBAR_PE                                                    //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Top level for the PERIPH Crossbar. It includes both the    //
+//                 Request and response Blocks.                               //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 02/07/2011  - File Created                                   //
+//          v0.2 15/08/2012  - Improved the Interface Structure,              //
+//                             Changed the routing mechanism                  //
+//          v0.3 09/03/2015  - Improved identation                            //
+//                                                                            //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "parameters.v"
+
+module XBAR_PE 
+#(
+    parameter int N_CH0                 = 16, //--> CH0
+    parameter int N_CH1                 = 0,  //--> CH1
+    parameter int N_SLAVE               = 16,
+    parameter int ID_WIDTH              = N_CH0+N_CH1,
+
+    parameter int PE_LSB                = 2,
+    parameter int PE_MSB                = 31,
+
+    parameter int LOG_CLUSTER           = 5,
+    parameter int ADDR_WIDTH            = 32,
+    parameter int DATA_WIDTH            = 32,
+    parameter int BE_WIDTH              = DATA_WIDTH/8,
+
+    parameter int PE_ROUTING_LSB        = 16,
+    parameter int PE_ROUTING_MSB        = 19,
+
+    parameter bit CLUSTER_ALIAS         = 1'b0,
+    parameter int CLUSTER_ALIAS_BASE    = 12'h000,
+
+    parameter int ADDR_PE_WIDTH         = PE_MSB - PE_LSB + 1
+)
+(
+    input [LOG_CLUSTER-1:0]                                CLUSTER_ID,
+    // ---------------- MASTER CH0+CH1 SIDE  --------------------------
+    // Req
+    input  logic [N_CH0+N_CH1-1:0]                         data_req_i,                // Data request
+    input  logic [N_CH0+N_CH1-1:0][ADDR_WIDTH-1:0]         data_add_i,                // Data request Address
+    input  logic [N_CH0+N_CH1-1:0]                         data_wen_i,                // Data request type : 0--> Store, 1 --> Load
+    input  logic [N_CH0+N_CH1-1:0][5:0]                    data_atop_i,               // Data request atomic operation
+    input  logic [N_CH0+N_CH1-1:0][DATA_WIDTH-1:0]         data_wdata_i,              // Data request Write data
+    input  logic [N_CH0+N_CH1-1:0][BE_WIDTH-1:0]           data_be_i,                 // Data request Byte enable
+`ifdef GNT_BASED_FC
+    output logic [N_CH0+N_CH1-1:0]                         data_gnt_o,                // Data request Grant
+`else
+    output logic [N_CH0+N_CH1-1:0]                         data_stall_o,              // Data request stall
+`endif
+    // Resp
+    output logic [N_CH0+N_CH1-1:0]                         data_r_valid_o,            // Data Response Valid (For LOAD/STORE commands)
+    output logic [N_CH0+N_CH1-1:0][DATA_WIDTH-1:0]         data_r_rdata_o,            // Data Response DATA (For LOAD commands)
+    output logic [N_CH0+N_CH1-1:0]                         data_r_opc_o,              // Response Error
+
+
+    // ---------------- MM_SIDE (Interleaved) -------------------------- 
+    // Req --> to Mem
+    output  logic [N_SLAVE-1:0]                            data_req_o,                // Data request
+    output  logic [N_SLAVE-1:0][ADDR_PE_WIDTH-1:0]         data_add_o,                // Data request Address
+    output  logic [N_SLAVE-1:0]                            data_wen_o,                // Data request type : 0--> Store, 1 --> Load
+    output  logic [N_SLAVE-1:0][5:0]                       data_atop_o,               // Data request atomic operation
+    output  logic [N_SLAVE-1:0][DATA_WIDTH-1:0]            data_wdata_o,              // Data request Wrire data
+    output  logic [N_SLAVE-1:0][BE_WIDTH-1:0]              data_be_o,                 // Data request Byte enable 
+    output  logic [N_SLAVE-1:0][ID_WIDTH-1:0]              data_ID_o,
+`ifdef GNT_BASED_FC
+    input   logic [N_SLAVE-1:0]                            data_gnt_i,                // Data request : input on slave side 
+`else
+    input   logic [N_SLAVE-1:0]                            data_stall_i,              // Data request stall : input on slave side     
+`endif
+    // Resp        --> From Mem
+    input  logic [N_SLAVE-1:0][DATA_WIDTH-1:0]            data_r_rdata_i,            // Data Response DATA (For LOAD commands)
+    input  logic [N_SLAVE-1:0]                            data_r_valid_i,            // Data Response: Command is Committed
+    input  logic [N_SLAVE-1:0][ID_WIDTH-1:0]              data_r_ID_i,               // Data Response ID: To backroute Response
+    input  logic [N_SLAVE-1:0]                            data_r_opc_i,              // Data Response: Error
+
+    input  logic                                           clk,                       // Clock
+    input  logic                                           rst_n                      // Active Low Reset
+);
+
+    // DATA ID array FORM address decoders to Request tree.
+    logic  [N_CH0+N_CH1-1:0][ID_WIDTH-1:0]           data_ID;
+
+`ifdef GNT_BASED_FC
+    logic   [N_CH0+N_CH1-1:0]                        data_gnt_from_MEM[N_SLAVE-1:0];
+`else
+    logic   [N_CH0+N_CH1-1:0]                        data_stall_from_MEM[N_SLAVE-1:0];
+`endif
+    logic   [N_SLAVE-1:0]                            data_req_from_MASTER[N_CH0+N_CH1-1:0];
+    logic   [N_CH0+N_CH1-1:0]                        data_r_valid_from_MEM[N_SLAVE-1:0];
+
+    logic [N_SLAVE-1:0]                              data_r_valid_to_MASTER[N_CH0+N_CH1-1:0];
+    logic [N_CH0+N_CH1-1:0]                          data_req_to_MEM[N_SLAVE-1:0];
+`ifdef GNT_BASED_FC
+    logic [N_SLAVE-1:0]                              data_gnt_to_MASTER[N_CH0+N_CH1-1:0];
+`else
+    logic [N_SLAVE-1:0]                              data_stall_to_MASTER[N_CH0+N_CH1-1:0];
+`endif
+
+    logic [N_CH0+N_CH1-1:0][ADDR_PE_WIDTH-1:0]       data_add;
+
+
+    genvar j,k;
+
+    generate
+
+        for (k=0; k<N_CH0+N_CH1; k++)
+        begin
+          assign data_add[k] = data_add_i[k][PE_MSB:PE_LSB];
+
+          for (j=0; j<N_SLAVE; j++)
+            begin
+              assign data_r_valid_to_MASTER[k][j] = data_r_valid_from_MEM[j][k];
+              assign data_req_to_MEM[j][k]        = data_req_from_MASTER[k][j];
+          `ifdef GNT_BASED_FC
+              assign data_gnt_to_MASTER[k][j]     = data_gnt_from_MEM[j][k];
+          `else
+              assign data_stall_to_MASTER[k][j]    = data_stall_from_MEM[j][k];          
+          `endif
+            end
+        end
+
+
+        for (j=0; j<  N_SLAVE; j++)
+        begin : RequestBlock
+           if(N_CH1 != 0)
+           begin : CH0_CH1
+              RequestBlock2CH_PE   
+              #( 
+                  .ADDR_WIDTH(ADDR_PE_WIDTH), 
+                  .N_CH0(N_CH0),
+                  .N_CH1(N_CH1),
+                  .ID_WIDTH(ID_WIDTH),
+                  .DATA_WIDTH(DATA_WIDTH),
+                  .BE_WIDTH(DATA_WIDTH/8)
+              )
+              i_RequestBlock2CH_PE
+              (
+                // CHANNEL CH0 --> (example: Used for cores) 
+                .data_req_CH0_i(data_req_to_MEM[j][N_CH0-1:0]),
+                .data_add_CH0_i(data_add[N_CH0-1:0]),
+                .data_wen_CH0_i(data_wen_i[N_CH0-1:0]),
+                .data_atop_CH0_i(data_atop_i[N_CH0-1:0]),
+                .data_wdata_CH0_i(data_wdata_i[N_CH0-1:0]),
+                .data_be_CH0_i(data_be_i[N_CH0-1:0]),
+                .data_ID_CH0_i(data_ID[N_CH0-1:0]),
+          `ifdef GNT_BASED_FC
+                .data_gnt_CH0_o(data_gnt_from_MEM[j][N_CH0-1:0]),
+          `else
+                 .data_stall_CH0_o(data_stall_from_MEM[j][N_CH0-1:0]),
+          `endif                 
+                // CHANNEL CH1 --> (example: Used for DMAs)
+                .data_req_CH1_i(data_req_to_MEM[j][N_CH1+N_CH0-1:N_CH0]),
+                .data_add_CH1_i(data_add[N_CH1+N_CH0-1:N_CH0]),
+                .data_wen_CH1_i(data_wen_i[N_CH1+N_CH0-1:N_CH0]),
+                .data_atop_CH1_i(data_atop_i[N_CH1+N_CH0-1:N_CH0]),
+                .data_wdata_CH1_i(data_wdata_i[N_CH1+N_CH0-1:N_CH0]),
+                .data_be_CH1_i(data_be_i[N_CH1+N_CH0-1:N_CH0]),
+                .data_ID_CH1_i(data_ID[N_CH1+N_CH0-1:N_CH0]),
+          `ifdef GNT_BASED_FC
+                 .data_gnt_CH1_o(data_gnt_from_MEM[j][N_CH1+N_CH0-1:N_CH0]),
+          `else
+                .data_stall_CH1_o(data_stall_from_MEM[j][N_CH1+N_CH0-1:N_CH0]),
+          `endif                  
+                // -----------------             MEMORY                    -------------------
+                // ---------------- RequestBlock OUTPUT (Connected to MEMORY) ----------------
+                .data_req_o(data_req_o[j]),
+                .data_add_o(data_add_o[j]),
+                .data_wen_o(data_wen_o[j]),
+                .data_atop_o(data_atop_o[j]),
+                .data_wdata_o(data_wdata_o[j]),
+                .data_be_o(data_be_o[j]),
+                .data_ID_o(data_ID_o[j]),
+          `ifdef GNT_BASED_FC
+                .data_gnt_i(data_gnt_i[j]),          
+          `else
+                 .data_stall_i(data_stall_i[j]),         
+          `endif   
+                .data_r_valid_i(data_r_valid_i[j]),
+                .data_r_ID_i(data_r_ID_i[j]),
+
+                // GEN VALID_SIGNALS in the response path
+                .data_r_valid_CH0_o(data_r_valid_from_MEM[j][N_CH0-1:0]), // N_CH0 Bit
+                .data_r_valid_CH1_o(data_r_valid_from_MEM[j][N_CH0+N_CH1-1:N_CH0]), // N_CH1 Bit
+                .clk(clk),
+                .rst_n(rst_n)
+            );
+           end
+           else
+           begin : CH0_ONLY
+              RequestBlock1CH_PE  
+              #( 
+                  .ADDR_WIDTH(ADDR_PE_WIDTH), 
+                  .N_CH0(N_CH0), 
+                  .ID_WIDTH(ID_WIDTH),
+                  .DATA_WIDTH(DATA_WIDTH),
+                  .BE_WIDTH(DATA_WIDTH/8)
+              ) 
+              i_RequestBlock1CH_PE
+              (
+                // CHANNEL CH0 --> (example: Used for cores) 
+                .data_req_CH0_i(data_req_to_MEM[j]),
+                .data_add_CH0_i(data_add),
+                .data_wen_CH0_i(data_wen_i),
+                .data_atop_CH0_i(data_atop_i),
+                .data_wdata_CH0_i(data_wdata_i),
+                .data_be_CH0_i(data_be_i),
+                .data_ID_CH0_i(data_ID),
+          `ifdef GNT_BASED_FC
+                 .data_gnt_CH0_o(data_gnt_from_MEM[j]),
+          `else
+                .data_stall_CH0_o(data_stall_from_MEM[j]),
+          `endif
+                // -----------------             MEMORY                    -------------------
+                // ---------------- RequestBlock OUTPUT (Connected to MEMORY) ----------------
+                .data_req_o(data_req_o[j]),
+                .data_add_o(data_add_o[j]),
+                .data_wen_o(data_wen_o[j]),
+                .data_atop_o(data_atop_o[j]),
+                .data_wdata_o(data_wdata_o[j]),
+                .data_be_o(data_be_o[j]),
+                .data_ID_o(data_ID_o[j]),
+          `ifdef GNT_BASED_FC
+                .data_gnt_i(data_gnt_i[j]),
+          `else
+                .data_stall_i(data_stall_i[j]),
+          `endif
+                .data_r_valid_i(data_r_valid_i[j]),
+                .data_r_ID_i(data_r_ID_i[j]),
+                // GEN VALID_SIGNALS in the response path
+                .data_r_valid_CH0_o(data_r_valid_from_MEM[j]), // N_CH0 Bit
+                .clk(clk),
+                .rst_n(rst_n)
+            );
+           end
+        end
+
+        for (j=0; j<  N_CH0+N_CH1; j++)
+        begin : ResponseBlock_PE_Block
+            ResponseBlock_PE 
+            #( 
+                .ID             ( 2**j           ), 
+                .ID_WIDTH       ( ID_WIDTH       ), 
+                .N_SLAVE        ( N_SLAVE        ),
+                .DATA_WIDTH     ( DATA_WIDTH     ),
+                .LOG_CLUSTER    ( LOG_CLUSTER    ),
+                .ADDR_WIDTH     ( ADDR_WIDTH     ),
+                .PE_ROUTING_LSB ( PE_ROUTING_LSB ),
+                .PE_ROUTING_MSB ( PE_ROUTING_MSB ),
+                .CLUSTER_ALIAS  ( CLUSTER_ALIAS  ),
+                .CLUSTER_ALIAS_BASE (CLUSTER_ALIAS_BASE)
+            ) 
+            i_ResponseBlock_PE
+            (
+                .CLUSTER_ID(CLUSTER_ID),
+                // Signals from Memory cuts
+                .data_r_valid_i(data_r_valid_to_MASTER[j]),
+                .data_r_rdata_i(data_r_rdata_i),
+                .data_r_opc_i(data_r_opc_i),
+                // Output of the ResponseTree Block
+                .data_r_valid_o(data_r_valid_o[j]),
+                .data_r_rdata_o(data_r_rdata_o[j]),
+                .data_r_opc_o(data_r_opc_o[j]),
+                // Inputs form MAsters
+                .data_req_i(data_req_i[j]),
+                .data_add_i(data_add_i[j]),
+      `ifdef GNT_BASED_FC
+                  .data_gnt_o(data_gnt_o[j]),  // grant to master port
+                  .data_gnt_i(data_gnt_to_MASTER[j]), // Signal from Request Block
+      `else
+                  .data_stall_o(data_stall_o[j]),         // stall to master port
+                  .data_stall_i(data_stall_to_MASTER[j]), // Signal from Request Block
+      `endif
+                // Signal to/from Request Block
+                .data_req_o(data_req_from_MASTER[j]),
+                // Generated ID
+                .data_ID_o(data_ID[j])
+            );
+          end
+
+    endgenerate
+
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
new file mode 100644
index 0000000..1bbc5f7
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
@@ -0,0 +1,184 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
+// Date: 06.03.2019
+// Description: address decoder and response mux for full crossbar.
+
+module addr_dec_resp_mux #(
+    parameter int unsigned NumOut        = 32,
+    parameter int unsigned ReqDataWidth  = 32,
+    parameter int unsigned RespDataWidth = 32,
+    parameter int unsigned RespLat       = 1,    // response latency of slaves
+    parameter bit          WriteRespOn   = 1'b1, // determines whether writes should return a response or not
+    parameter bit          BroadCastOn   = 1'b0  // perform broadcast
+) (
+  input  logic                                  clk_i,
+  input  logic                                  rst_ni,
+  // master side
+  input  logic                                  req_i,    // request from this master
+  input  logic [$clog2(NumOut)-1:0]             add_i,    // bank selection index to be decoded
+  input  logic                                  wen_i,    // write enable
+  input  logic [ReqDataWidth-1:0]               data_i,   // data to be transported to slaves
+  output logic                                  gnt_o,    // grant to master
+  output logic                                  vld_o,    // read/write response
+  output logic [RespDataWidth-1:0]              rdata_o,  // read response
+  // slave side
+  /* verilator lint_off UNOPTFLAT */
+  output logic [NumOut-1:0]                     req_o,    // request signals after decoding
+  /* verilator lint_on UNOPTFLAT */
+  input  logic [NumOut-1:0]                     gnt_i,    // grants from slaves
+  output logic [NumOut-1:0][ReqDataWidth-1:0]   data_o,   // data to be transported to slaves
+  input  logic [NumOut-1:0][RespDataWidth-1:0]  rdata_i   // read responses from slaves
+);
+
+logic [RespLat-1:0] vld_d, vld_q;
+
+////////////////////////////////////////////////////////////////////////
+// degenerate case
+////////////////////////////////////////////////////////////////////////
+if (NumOut == unsigned'(1)) begin : gen_one_output
+
+  assign data_o[0] = data_i;
+  assign gnt_o     = gnt_i[0];
+  assign req_o[0]  = req_i;
+  assign rdata_o   = rdata_i[0];
+  assign vld_o     = vld_q[$high(vld_q)];
+
+  if (RespLat > unsigned'(1)) begin : gen_lat_gt1
+    assign vld_d      = {vld_q[$high(vld_q)-1:0], gnt_o & (~wen_i | WriteRespOn)};
+  end else begin : gen_lat_le1
+    assign vld_d      = gnt_o & (~wen_i | WriteRespOn);
+  end
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin : p_reg
+    if (!rst_ni) begin
+      vld_q      <= '0;
+    end else begin
+      vld_q      <= vld_d;
+    end
+  end
+
+////////////////////////////////////////////////////////////////////////
+// normal case
+////////////////////////////////////////////////////////////////////////
+end else begin : gen_several_outputs
+
+  // address decoder
+  always_comb begin : p_addr_dec
+    req_o        = '0;
+    if (BroadCastOn) begin
+      if (req_i) begin
+        req_o      = '1;
+      end
+    end else begin
+      req_o[add_i] = req_i;
+    end
+  end
+
+  // connect data outputs
+  assign data_o = {NumOut{data_i}};
+
+  // aggregate grant signals
+  assign gnt_o = |gnt_i;
+  assign vld_o = vld_q[$high(vld_q)];
+
+  // response path in case of broadcasts
+  if (BroadCastOn) begin : gen_bcast
+    logic [NumOut-1:0] gnt_d, gnt_q;
+    logic [$clog2(NumOut)-1:0] bank_sel;
+
+    assign gnt_d = gnt_i;
+
+    // determine index from
+    // one-hot grant vector
+    lzc #(
+      .WIDTH(NumOut)
+    ) lzc_i (
+      .in_i(gnt_q),
+      .cnt_o(bank_sel),
+      .empty_o()
+    );
+
+    if (RespLat > unsigned'(1)) begin : gen_lat_gt1
+      logic [RespLat-2:0][$clog2(NumOut)-1:0] bank_sel_d, bank_sel_q;
+
+      assign rdata_o = rdata_i[bank_sel_q[$high(bank_sel_q)]];
+      assign vld_d   = {vld_q[$high(vld_q)-1:0], gnt_o & (~wen_i | WriteRespOn)};
+
+      if (RespLat == unsigned'(2)) begin : gen_lat_eq2
+        assign bank_sel_d = {bank_sel_q[$high(bank_sel_q)-2:0], bank_sel, bank_sel};
+      end else begin : gen_lat_le2
+        assign bank_sel_d = bank_sel;
+      end
+
+      always_ff @(posedge clk_i or negedge rst_ni) begin : p_reg
+        if (!rst_ni) begin
+          bank_sel_q <= '0;
+        end else begin
+          bank_sel_q <= bank_sel_d;
+        end
+      end
+
+    end else begin : gen_lat_eq1
+      assign rdata_o    = rdata_i[bank_sel];
+      assign vld_d      = gnt_o & (~wen_i | WriteRespOn);
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : p_reg
+      if (!rst_ni) begin
+        gnt_q      <= '0;
+        vld_q      <= '0;
+      end else begin
+        gnt_q      <= gnt_d;
+        vld_q      <= vld_d;
+      end
+    end
+
+  // non-broadcast case
+  end else begin : gen_no_broadcast
+    logic [RespLat-1:0][$clog2(NumOut)-1:0] bank_sel_d, bank_sel_q;
+
+    assign rdata_o = rdata_i[bank_sel_q[$high(bank_sel_q)]];
+
+    if (RespLat > unsigned'(1)) begin : gen_lat_gt1
+      assign bank_sel_d = {bank_sel_q[$high(bank_sel_q)-1:0], add_i};
+      assign vld_d      = {vld_q[$high(vld_q)-1:0], gnt_o & (~wen_i | WriteRespOn)};
+    end else begin : gen_lat_le1
+      assign bank_sel_d = add_i;
+      assign vld_d      = gnt_o & (~wen_i | WriteRespOn);
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : p_reg
+      if (!rst_ni) begin
+        bank_sel_q <= '0;
+        vld_q      <= '0;
+      end else begin
+        bank_sel_q <= bank_sel_d;
+        vld_q      <= vld_d;
+      end
+    end
+  end
+end
+
+////////////////////////////////////////////////////////////////////////
+// assertions
+////////////////////////////////////////////////////////////////////////
+
+// pragma translate_off
+initial begin
+  assert (RespLat > 0) else
+    $fatal(1,"RespLat must be greater than 0");
+  assert (NumOut > 0) else
+    $fatal(1,"NumOut must be greater than 0");
+end
+// pragma translate_on
+
+endmodule // addr_dec_resp_mux
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
new file mode 100644
index 0000000..cdd439c
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
@@ -0,0 +1,333 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// Description: Governs atomic memory oeprations. This module needs to be instantiated
+/// in front of an SRAM. It needs to have exclusive access over it.
+
+/// Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+/// Superbank Patches: Thomas Benz <tbenz@iis.ee.ethz.ch>
+module amo_shim #(
+    parameter  int unsigned AddrMemWidth = -1,
+    parameter  int unsigned DataWidth    = -1
+) (
+    input   logic                     clk_i,
+    input   logic                     rst_ni,
+    // master side
+    input   logic                     in_req_i,     // Bank request
+    output  logic                     in_gnt_o,     // Bank grant
+    input   logic [AddrMemWidth-1:0]  in_add_i,     // Address
+    input   logic [3:0]               in_amo_i,     // Atomic Memory Operation
+    input   logic                     in_wen_i,     // 1: Store, 0: Load
+    input   logic [DataWidth-1:0]     in_wdata_i,   // Write data
+    input   logic [DataWidth/8-1:0]   in_be_i,      // Byte enable
+    output  logic [DataWidth-1:0]     in_rdata_o,   // Read data
+    // slave side
+    output  logic                     out_req_o,    // Bank request
+    output  logic [AddrMemWidth-1:0]  out_add_o,    // Address
+    output  logic                     out_wen_o,    // 1: Store, 0: Load
+    output  logic [DataWidth-1:0]     out_wdata_o,  // Write data
+    output  logic [DataWidth/8-1:0]   out_be_o,     // Byte enable
+    input   logic [DataWidth-1:0]     out_rdata_i,   // Read data
+    // dma ports  
+    input   logic                     dma_access_i,   // Current Access is a DMA access -> bypass amo, abort current op
+    output  logic                     amo_conflict_o  // Throw an error if DMA access occured on amo mem location
+);
+
+    typedef enum logic [3:0] {
+        AMONone = 4'h0,
+        AMOSwap = 4'h1,
+        AMOAdd  = 4'h2,
+        AMOAnd  = 4'h3,
+        AMOOr   = 4'h4,
+        AMOXor  = 4'h5,
+        AMOMax  = 4'h6,
+        AMOMaxu = 4'h7,
+        AMOMin  = 4'h8,
+        AMOMinu = 4'h9,
+        AMOCAS  = 4'hA
+    } amo_op_t;
+
+    enum logic [1:0] {
+        Idle, DoAMO, ProlongAMO
+    } state_q, state_d, state_qq;
+
+    amo_op_t     amo_op_q, amo_op_qq;
+
+    logic        load_amo;
+
+    logic [AddrMemWidth-1:0] addr_q;
+
+    logic [31:0] amo_operand_a;
+    logic [31:0] amo_operand_a_d, amo_operand_a_q;
+    logic [31:0] amo_operand_b_q;
+    // requested amo should be performed on upper 32 bit
+    logic        upper_word_q;
+    logic [DataWidth/8-1:0] be_q;
+    logic [31:0] swap_value_q;
+    logic [31:0] amo_result;
+  
+    logic                     out_req_d,   out_req_q;
+    logic [AddrMemWidth-1:0]  out_add_d,   out_add_q;
+    logic                     out_wen_d,   out_wen_q;
+    logic [DataWidth/8-1:0]   out_be_d,    out_be_q;
+    logic [DataWidth-1:0]     out_wdata_d, out_wdata_q;
+    logic [DataWidth-1:0]     in_rdata_d,  in_rdata_q;
+
+    always_comb begin
+        // feed-through
+        out_req_o   = in_req_i;
+        in_gnt_o    = in_req_i;
+        out_add_o   = in_add_i;
+        out_wen_o   = in_wen_i;
+        out_wdata_o = in_wdata_i;
+        out_be_o    = in_be_i;
+        in_rdata_o  = out_rdata_i;
+
+        // default
+        out_req_d      = out_req_q;
+        out_add_d      = out_add_q;
+        out_wen_d      = out_wen_q;
+        out_be_d       = out_be_q;
+        out_wdata_d    = out_wdata_q;
+        in_rdata_d     = in_rdata_q;
+
+        // assume no error happened
+        if (DataWidth == 64) begin : gen_op_a_64
+            /* verilator lint_off SELRANGE */
+            amo_operand_a = upper_word_q ? out_rdata_i[63:32] : out_rdata_i[31:0];
+            /* verilator lint_on SELRANGE */
+        end else begin : gen_op_a_32
+            amo_operand_a = out_rdata_i[31:0];
+        end
+        amo_conflict_o = 1'b0;
+        state_d     = state_q;
+        load_amo = 1'b0;
+        amo_operand_a_d = amo_operand_a;
+
+        unique case (state_q)
+            Idle: begin
+                if (in_req_i && amo_op_t'(in_amo_i) != AMONone) begin
+                    load_amo = 1'b1;
+                    state_d = DoAMO;
+                    out_wen_o = 1'b0;
+                end
+            end
+            // Claim the memory interface
+            DoAMO: begin
+
+                // check if amo op was prolonged, if so use previous results
+                if(state_qq == ProlongAMO) begin
+                    amo_operand_a = amo_operand_a_q;
+                end
+
+                in_gnt_o    = 1'b0;
+                state_d     = Idle;
+                // Commit AMO
+                out_req_o   = 1'b1;
+                out_be_o    = be_q;
+                out_wen_o   = |be_q;
+                out_add_o   = addr_q;
+                // shift up if the address was pointing to the upper 32 bits
+                if (DataWidth == 64) begin
+                    if (upper_word_q) begin
+                        out_wdata_o = {amo_result, 32'b0};
+                        in_rdata_o = {amo_operand_a, 32'b0};
+                    end else begin
+                        out_wdata_o = {32'b0, amo_result};
+                        in_rdata_o = {32'b0, amo_operand_a};
+                    end
+                end else begin
+                    out_wdata_o = amo_result;
+                    in_rdata_o = amo_operand_a;
+                end
+
+                // overrule amo shim if dma is active
+                if (dma_access_i) begin
+                    // store output of shim
+                    out_req_d      = out_req_o;
+                    out_add_d      = out_add_o;
+                    out_wen_d      = out_wen_o;
+                    out_be_d       = out_be_o;
+                    out_wdata_d    = out_wdata_o;
+                    in_rdata_d     = in_rdata_o;
+
+                    // dma data
+                    out_req_o      = in_req_i;
+                    in_gnt_o       = in_req_i;
+                    out_add_o      = in_add_i;
+                    out_wen_o      = in_wen_i;
+                    out_wdata_o    = in_wdata_i;
+                    out_be_o       = in_be_i;
+                    in_rdata_o     = out_rdata_i;
+                    // something dangerous happend, inform programmer
+                    amo_conflict_o = (addr_q == in_add_i);
+                    // prolong the amo state
+                    state_d        = ProlongAMO;
+                end
+            end
+            // AMO was interrupted by DMA transfer and therefore prolonged
+            ProlongAMO: begin
+                state_d         = dma_access_i ? ProlongAMO : Idle;
+                in_gnt_o        = dma_access_i;
+                amo_operand_a_d = amo_operand_a_q;
+                // prolong
+                out_req_d      = out_req_q;
+                out_add_d      = out_add_q;
+                out_wen_d      = out_wen_q;
+                out_be_d       = out_be_q;
+                out_wdata_d    = out_wdata_q;
+                in_rdata_d     = in_rdata_q;
+
+                if (~dma_access_i) begin
+                    // replay
+                    out_req_o   = out_req_q;  
+                    out_add_o   = out_add_q;  
+                    out_wen_o   = out_wen_q;  
+                    out_be_o    = out_be_q;   
+                    out_wdata_o = out_wdata_q;
+                    in_rdata_o  = in_rdata_q; 
+                end
+
+            end
+
+            default:;
+        endcase
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if (!rst_ni) begin
+            state_q         <= Idle;
+            amo_op_q        <= amo_op_t'('0);
+            addr_q          <= '0;
+            amo_operand_b_q <= '0;
+            amo_operand_a_q <= '0;
+            be_q            <= '0;
+            swap_value_q    <= '0;
+            upper_word_q    <= '0;
+            amo_op_qq       <= amo_op_t'('0);
+
+            out_req_q       <= '0;
+            out_add_q       <= '0;
+            out_wen_q       <= '0;
+            out_be_q        <= '0;
+            out_wdata_q     <= '0;
+            in_rdata_q      <= '0;
+        end else begin
+
+            out_req_q       <= out_req_d;
+            out_add_q       <= out_add_d;
+            out_wen_q       <= out_wen_d;
+            out_be_q        <= out_be_d;
+            out_wdata_q     <= out_wdata_d;
+            in_rdata_q      <= in_rdata_d;
+
+            state_q         <= state_d;
+            state_qq        <= state_q;
+            amo_op_qq       <= amo_op_q;
+            amo_operand_a_q <= amo_operand_a_d;
+            if (load_amo) begin
+                amo_op_q        <= amo_op_t'(in_amo_i);
+                addr_q          <= in_add_i;
+                be_q            <= in_be_i;
+                if (DataWidth == 64) begin
+                    if (!in_be_i[0]) begin
+                        /* verilator lint_off SELRANGE */
+                        amo_operand_b_q <= in_wdata_i[63:32];
+                        /* verilator lint_on SELRANGE */
+                    end
+                    /* verilator lint_off SELRANGE */
+                    upper_word_q    <= in_be_i[4];
+                    /* verilator lint_on SELRANGE */
+                    // swap value is located in the upper word
+                    /* verilator lint_off SELRANGE */
+                    swap_value_q <= in_wdata_i[63:32];
+                    /* verilator lint_on SELRANGE */
+                end else begin
+                    amo_operand_b_q <= in_wdata_i[31:0];
+                end
+            // on DMA access, keep last op in memory
+            end else if(dma_access_i) begin
+                amo_op_q        <= amo_op_q;
+            end else begin
+                amo_op_q        <= AMONone;
+            end
+        end
+    end
+
+    // ----------------
+    // AMO ALU
+    // ----------------
+    logic [33:0] adder_sum;
+    logic [32:0] adder_operand_a, adder_operand_b;
+
+    assign adder_sum = adder_operand_a + adder_operand_b;
+    /* verilator lint_off WIDTH */
+    always_comb begin : amo_alu
+
+        adder_operand_a = 33'($signed(amo_operand_a));
+        adder_operand_b = 33'($signed(amo_operand_b_q));
+
+        amo_result = amo_operand_b_q;
+
+        unique case (state_qq == ProlongAMO ? amo_op_qq : amo_op_q)
+            // the default is to output operand_b
+            AMOSwap:;
+            AMOAdd: amo_result = adder_sum[31:0];
+            AMOAnd: amo_result = amo_operand_a & amo_operand_b_q;
+            AMOOr:  amo_result = amo_operand_a | amo_operand_b_q;
+            AMOXor: amo_result = amo_operand_a ^ amo_operand_b_q;
+            AMOMax: begin
+                adder_operand_b = -$signed(amo_operand_b_q);
+                amo_result = adder_sum[32] ? amo_operand_b_q : amo_operand_a;
+            end
+            AMOMin: begin
+                adder_operand_b = -$signed(amo_operand_b_q);
+                amo_result = adder_sum[32] ? amo_operand_a : amo_operand_b_q;
+            end
+            AMOMaxu: begin
+                adder_operand_a = 33'($unsigned(amo_operand_a));
+                adder_operand_b = -$unsigned(amo_operand_b_q);
+                amo_result = adder_sum[32] ? amo_operand_b_q : amo_operand_a;
+            end
+            AMOMinu: begin
+                adder_operand_a = 33'($unsigned(amo_operand_a));
+                adder_operand_b = -$unsigned(amo_operand_b_q);
+                amo_result = adder_sum[32] ? amo_operand_a : amo_operand_b_q;
+            end
+            AMOCAS: begin
+                if (DataWidth == 64) begin
+                    adder_operand_b = -$signed(amo_operand_b_q);
+                    // values are equal -> update
+                    if (adder_sum == '0) begin
+                        amo_result =  swap_value_q;
+                    // values are not euqal -> don't update
+                    end else begin
+                        /* verilator lint_off SELRANGE */
+                        amo_result =  upper_word_q ? out_rdata_i[63:32] : out_rdata_i[31:0];
+                        /* verilator lint_on SELRANGE */
+                    end
+                end else begin
+                    $error("AMOCAS not supported for DataWidth = 32 bit");
+                end
+            end
+            default: amo_result = '0;
+        endcase
+    end
+    /* verilator lint_on WIDTH */
+
+    `ifndef VERILATOR
+    // pragma translate_off
+    initial begin
+        assert (DataWidth == 32 || DataWidth == 64)
+            else $fatal(1, "Unsupported data width!");
+    end
+    // pragma translate_on
+    `endif
+endmodule
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv
new file mode 100644
index 0000000..d1d35e5
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv
@@ -0,0 +1,114 @@
+/// Copyright (c) 2020 ETH Zurich, University of Bologna
+/// All rights reserved.
+///
+/// This code is under development and not yet released to the public.
+/// Until it is released, the code is under the copyright of ETH Zurich and
+/// the University of Bologna, and may contain confidential and/or unpublished
+/// work. Any reuse/redistribution is strictly forbidden without written
+/// permission from ETH Zurich.
+///
+/// Superbank address decoder
+/// groups a number of banks in the TCDM to superbanks. One superbank can be served by the DMA
+/// in one cycle.
+
+/// Author: Thomas Benz <tbenz@iis.ee.ethz.ch>
+
+module superbank_addr_decoder #(
+  parameter int unsigned TCDMAddrWidth     = -1,
+  parameter int unsigned DMAAddrWidth      = -1,
+  parameter int unsigned BanksPerSuperbank = -1,
+  parameter int unsigned NrSuperBanks      = -1,
+  parameter int unsigned DMADataWidth      = -1,
+  parameter int unsigned AmoWidth          = -1,
+  parameter int unsigned MemoryLatency     = -1
+) (
+
+  input   logic                                           clk_i,
+  input   logic                                           rst_i,
+
+  // single port towards dma
+  input   logic                                           dma_req_i,          // Bank request
+  output  logic                                           dma_gnt_o,          // Bank grant
+  input   logic                   [DMAAddrWidth-1:0   ]   dma_add_i,          // Address
+  input   logic                   [AmoWidth-1:0       ]   dma_amo_i,          // Atomic Memory Operation
+  input   logic                                           dma_wen_i,          // 1: Store, 0: Load
+  input   logic                   [DMADataWidth-1:0   ]   dma_wdata_i,        // Write data
+  input   logic                   [DMADataWidth/8-1:0 ]   dma_be_i,           // Byte enable
+  output  logic                   [DMADataWidth-1:0   ]   dma_rdata_o,        // Read data
+
+    // dma side
+  output  logic [NrSuperBanks-1:0]                        super_bank_req_o,   // Bank request
+  input   logic [NrSuperBanks-1:0]                        super_bank_gnt_i,   // Bank grant
+  output  logic [NrSuperBanks-1:0][TCDMAddrWidth-1:0  ]   super_bank_add_o,   // Address
+  output  logic [NrSuperBanks-1:0][AmoWidth-1:0       ]   super_bank_amo_o,   // Atomic Memory Operation
+  output  logic [NrSuperBanks-1:0]                        super_bank_wen_o,   // 1: Store, 0: Load
+  output  logic [NrSuperBanks-1:0][DMADataWidth-1:0   ]   super_bank_wdata_o, // Write data
+  output  logic [NrSuperBanks-1:0][DMADataWidth/8-1:0 ]   super_bank_be_o,    // Byte enable
+  input   logic [NrSuperBanks-1:0][DMADataWidth-1:0   ]   super_bank_rdata_i  // Read data
+);
+
+  localparam SBWidth           = $clog2(NrSuperBanks);
+  localparam DMADataWidthBytes = DMADataWidth / 8;
+  localparam NumBitsDMATrans   = $clog2(DMADataWidthBytes); // example case: 6
+
+  // case for 512 bits, 32 banks, 4 superbanks, 1024 words per bank, 256kiB, 64bit system
+  // 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
+  // 00000000000000000000000000000000000000000|-----------------------------|-----|--------|--------|
+  // zero or ignored                            tcdm line address            superbank      byte in bank
+  //                                                                               subbank
+
+  localparam TCDMUpper = SBWidth + NumBitsDMATrans + TCDMAddrWidth;
+
+  // super bank address
+  logic [SBWidth-1:0]                    super_bank;
+  logic [TCDMAddrWidth-1:0]              tcdm_line_address;
+  // have to keep the last choosen bank to correctly route response (rdata back)
+  // the memory can have a parametrizable amount of delay.
+  logic [MemoryLatency-1:0][SBWidth-1:0] super_bank_q;
+
+  // divide the address
+  assign super_bank        = dma_add_i[SBWidth+NumBitsDMATrans-1:NumBitsDMATrans];
+  assign tcdm_line_address = dma_add_i[TCDMUpper-1:TCDMUpper-TCDMAddrWidth];
+
+
+  // create the mux inthe forward and backwords direction
+  always_comb begin : proc_dma_addr_decoder
+
+    // unused ports are set to 0
+    super_bank_req_o   = '0;
+    super_bank_add_o   = '0;
+    super_bank_amo_o   = '0;
+    super_bank_wen_o   = '0;
+    super_bank_wdata_o = '0;
+    super_bank_be_o    = '0;
+
+    // mux
+    super_bank_req_o   [super_bank] = dma_req_i;
+    super_bank_add_o   [super_bank] = tcdm_line_address;
+    super_bank_amo_o   [super_bank] = dma_amo_i;
+    super_bank_wen_o   [super_bank] = dma_wen_i;
+    super_bank_wdata_o [super_bank] = dma_wdata_i;
+    super_bank_be_o    [super_bank] = dma_be_i;
+
+    dma_gnt_o                       = super_bank_gnt_i   [super_bank];
+
+    // backwards path has be delayed by one, as memory has one cycle latency
+    dma_rdata_o                     = super_bank_rdata_i [super_bank_q[MemoryLatency-1]];
+
+  end
+
+  always_ff @(posedge clk_i) begin : proc_delay_bank_choice
+    if (rst_i) begin
+       super_bank_q<= 0;
+    end else begin
+      super_bank_q[0] <= super_bank;
+      // implement the shift for the delay
+      if (MemoryLatency > 1) begin
+        for (int i = 1; i < MemoryLatency; i++) begin
+          super_bank_q[i] <= super_bank_q[i-1];
+        end
+      end
+    end
+  end
+
+endmodule : superbank_addr_decoder
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
new file mode 100644
index 0000000..0b4025f
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
@@ -0,0 +1,323 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
+// Date: 06.03.2019
+// Description: TCDM interconnect with different network topologies. Currently
+// supported are: full crossbar, radix-2/4 butterflies and clos networks.
+// Note that only the full crossbar allows NumIn/NumOut configurations that are not
+// aligned to a power of 2.
+
+module tcdm_interconnect #(
+  ///////////////////////////
+  // global parameters
+  parameter int unsigned                  NumIn           = 32,           // number of initiator ports (must be aligned with power of 2 for bfly and clos)
+  parameter int unsigned                  NumOut          = 64,           // number of TCDM banks (must be aligned with power of 2 for bfly and clos)
+  parameter int unsigned                  AddrWidth       = 32,           // address width on initiator side
+  parameter int unsigned                  DataWidth       = 32,           // word width of data
+  parameter int unsigned                  BeWidth         = DataWidth/8,  // width of corresponding byte enables
+  parameter int unsigned                  AddrMemWidth    = 12,           // number of address bits per TCDM bank
+  parameter bit                           WriteRespOn     = 1,            // defines whether the interconnect returns a write response
+  parameter int unsigned                  RespLat         = 1,            // TCDM read latency, usually 1 cycle
+  // determines the width of the byte offset in a memory word. normally this can be left at the default vaule,
+  // but sometimes it needs to be overridden (e.g. when meta-data is supplied to the memory via the wdata signal).
+  parameter int unsigned                  ByteOffWidth    = $clog2(DataWidth-1)-3,
+
+  // topology can be: LIC, BFLY2, BFLY4, CLOS
+  parameter tcdm_interconnect_pkg::topo_e Topology        = tcdm_interconnect_pkg::LIC,
+  // number of parallel butterfly's to use, only relevant for BFLY topologies
+  parameter int unsigned                  NumPar          = 1,
+  // this detemines which Clos config to use, only relevant for CLOS topologies
+  // 1: m=0.50*n, 2: m=1.00*n, 3: m=2.00*n
+  parameter int unsigned                  ClosConfig      = 2
+  ///////////////////////////
+) (
+  input  logic                                  clk_i,
+  input  logic                                  rst_ni,
+  // master side
+  input  logic [NumIn-1:0]                      req_i,     // request signal
+  input  logic [NumIn-1:0][AddrWidth-1:0]       add_i,     // tcdm address
+  input  logic [NumIn-1:0]                      wen_i,     // 1: store, 0: load
+  input  logic [NumIn-1:0][DataWidth-1:0]       wdata_i,   // write data
+  input  logic [NumIn-1:0][BeWidth-1:0]         be_i,      // byte enable
+  output logic [NumIn-1:0]                      gnt_o,     // grant (combinationally dependent on req_i and add_i
+  output logic [NumIn-1:0]                      vld_o,     // response valid, also asserted if write responses ar
+  output logic [NumIn-1:0][DataWidth-1:0]       rdata_o,   // data response (for load commands)
+  // slave side
+  output  logic [NumOut-1:0]                    req_o,     // request out
+  input   logic [NumOut-1:0]                    gnt_i,     // grant input
+  output  logic [NumOut-1:0][AddrMemWidth-1:0]  add_o,     // address within bank
+  output  logic [NumOut-1:0]                    wen_o,     // write enable
+  output  logic [NumOut-1:0][DataWidth-1:0]     wdata_o,   // write data
+  output  logic [NumOut-1:0][BeWidth-1:0]       be_o,      // byte enable
+  input   logic [NumOut-1:0][DataWidth-1:0]     rdata_i    // data response (for load commands)
+);
+
+////////////////////////////////////////////////////////////////////////
+// localparams and stacking of address, wen and payload data
+////////////////////////////////////////////////////////////////////////
+
+localparam int unsigned NumOutLog2    = $clog2(NumOut);
+localparam int unsigned AggDataWidth  = 1+BeWidth+AddrMemWidth+DataWidth;
+logic [NumIn-1:0][AggDataWidth-1:0]  data_agg_in;
+logic [NumOut-1:0][AggDataWidth-1:0] data_agg_out;
+logic [NumIn-1:0][NumOutLog2-1:0] bank_sel;
+
+for (genvar j = 0; unsigned'(j) < NumIn; j++) begin : gen_inputs
+  // extract bank index
+  assign bank_sel[j] = add_i[j][ByteOffWidth+NumOutLog2-1:ByteOffWidth];
+  // aggregate data to be routed to slaves
+  assign data_agg_in[j] = {wen_i[j], be_i[j], add_i[j][ByteOffWidth+NumOutLog2+AddrMemWidth-1:ByteOffWidth+NumOutLog2], wdata_i[j]};
+end
+
+// disaggregate data
+for (genvar k = 0; unsigned'(k) < NumOut; k++) begin : gen_outputs
+  assign {wen_o[k], be_o[k], add_o[k], wdata_o[k]} = data_agg_out[k];
+end
+
+////////////////////////////////////////////////////////////////////////
+// tuned logarithmic interconnect architecture, based on rr_arb_tree primitives
+////////////////////////////////////////////////////////////////////////
+if (Topology == tcdm_interconnect_pkg::LIC) begin : gen_lic
+  xbar #(
+    .NumIn         ( NumIn        ),
+    .NumOut        ( NumOut       ),
+    .ReqDataWidth  ( AggDataWidth ),
+    .RespDataWidth ( DataWidth    ),
+    .RespLat       ( RespLat      ),
+    .WriteRespOn   ( WriteRespOn  )
+  ) i_xbar (
+    .clk_i   ( clk_i        ),
+    .rst_ni  ( rst_ni       ),
+    .req_i   ( req_i        ),
+    .add_i   ( bank_sel     ),
+    .wen_i   ( wen_i        ),
+    .wdata_i ( data_agg_in  ),
+    .gnt_o   ( gnt_o        ),
+    .rdata_o ( rdata_o      ),
+    .rr_i    ( '0           ),
+    .vld_o   ( vld_o        ),
+    .gnt_i   ( gnt_i        ),
+    .req_o   ( req_o        ),
+    .wdata_o ( data_agg_out ),
+    .rdata_i ( rdata_i      )
+  );
+////////////////////////////////////////////////////////////////////////
+// butterfly network (radix 2 or 4) with parallelization option
+// (NumPar>1 results in a hybrid between lic and bfly)
+////////////////////////////////////////////////////////////////////////
+end else if (Topology == tcdm_interconnect_pkg::BFLY2 || Topology == tcdm_interconnect_pkg::BFLY4) begin : gen_bfly
+  localparam int unsigned NumPerSlice = NumIn/NumPar;
+  localparam int unsigned Radix       = 2**Topology;
+  logic [NumOut-1:0][NumPar-1:0][AggDataWidth-1:0]  data1;
+  logic [NumOut-1:0][NumPar-1:0][DataWidth-1:0]     rdata1;
+  logic [NumOut-1:0][NumPar-1:0] gnt1, req1;
+
+  logic [NumPar-1:0][NumOut-1:0][AggDataWidth-1:0]  data1_trsp;
+  logic [NumPar-1:0][NumOut-1:0][DataWidth-1:0]     rdata1_trsp;
+  logic [NumPar-1:0][NumOut-1:0] gnt1_trsp, req1_trsp;
+
+  logic [$clog2(NumIn)-1:0] rr;
+  logic [NumOutLog2-1:0] rr1;
+
+  // Although round robin arbitration works in some cases, it
+  // it is quite likely that it interferes with linear access patterns
+  // hence we use a relatively long LFSR + block cipher here to create a
+  // pseudo random sequence with good randomness. the block cipher layers
+  // are used to break shift register linearity.
+  lfsr #(
+    .LfsrWidth(64),
+    .OutWidth($clog2(NumIn)),
+    .CipherLayers(3),
+    .CipherReg(1'b1)
+  ) lfsr_i (
+    .clk_i,
+    .rst_ni,
+    .en_i(|(gnt_i & req_o)),
+    .out_o(rr)
+  );
+
+  // // this performs a density estimation of the lfsr output
+  // // in order to assess the quality of the pseudo random sequence
+  // // ideally this should be flat
+  // // pragma translate_off
+  // int unsigned cnt [0:NumOut-1];
+  // int unsigned cycle;
+  // always_ff @(posedge clk_i or negedge rst_ni) begin : p_stats
+  //   if(!rst_ni) begin
+  //      cnt <= '{default:0};
+  //      cycle <= 0;
+  //   end else begin
+  //     if (|(gnt_i & req_o)) begin
+  //       cnt[rr] <= cnt[rr]+1;
+  //       cycle   <= cycle + 1;
+  //      if ((cycle % 9500) == 0 && (cycle>0)) begin
+  //         $display("------------------------");
+  //         $display("--- LFSR Binning:    ---");
+  //         $display("------------------------");
+  //         for (int unsigned k=0; k<NumOut; k++) begin
+  //           $display("Bin[%d] = %6f", k, real'(cnt[k]) / real'(cycle));
+  //         end
+  //         $display("------------------------");
+  //       end
+  //     end
+  //   end
+  // end
+  // // pragma translate_on
+
+  // Round Robin arbitration alternative
+  // logic [NumOutLog2-1:0] rr_d, rr_q;
+  // assign rr_d = (|(gnt_i & req_o)) ? rr_q + 1'b1 : rr_q;
+  // assign rr = rr_q;
+
+  // always_ff @(posedge clk_i or negedge rst_ni) begin : p_rr
+  //   if(!rst_ni) begin
+  //     rr_q <= '0;
+  //   end else begin
+  //     rr_q  <= rr_d;
+  //   end
+  // end
+
+
+  // this sets the uppermost bits to zero in case of parallel
+  // stages, since these are not needed anymore (i.e. these
+  // butterfly layers are collision free and do not need
+  // arbitration).
+  assign rr1 = NumOutLog2'(rr[$high(rr):$clog2(NumPar)]);
+
+  for (genvar j = 0; unsigned'(j) < NumPar; j++) begin : gen_bfly2_net
+    bfly_net #(
+      .NumIn         ( NumPerSlice  ),
+      .NumOut        ( NumOut       ),
+      .ReqDataWidth  ( AggDataWidth ),
+      .RespDataWidth ( DataWidth    ),
+      .RespLat       ( RespLat      ),
+      .Radix         ( Radix        ),
+      .WriteRespOn   ( WriteRespOn  ),
+      .ExtPrio       ( 1'b1         )
+    ) i_bfly_net (
+      .clk_i    ( clk_i             ),
+      .rst_ni   ( rst_ni            ),
+      .rr_i     ( rr1               ),
+      .req_i    ( req_i[j*NumPerSlice +: NumPerSlice  ]      ),
+      .gnt_o    ( gnt_o[j*NumPerSlice +: NumPerSlice ]       ),
+      .add_i    ( bank_sel[j*NumPerSlice +: NumPerSlice ]    ),
+      .wen_i    ( wen_i[j*NumPerSlice +: NumPerSlice  ]      ),
+      .wdata_i  ( data_agg_in[j*NumPerSlice +: NumPerSlice ] ),
+      .rdata_o  ( rdata_o[j*NumPerSlice +: NumPerSlice ]     ),
+      .vld_o    ( vld_o[j*NumPerSlice +: NumPerSlice  ]      ),
+      .req_o    ( req1_trsp[j]      ),
+      .gnt_i    ( gnt1_trsp[j]      ),
+      .wdata_o  ( data1_trsp[j]     ),
+      .rdata_i  ( rdata1_trsp[j]    )
+    );
+  end
+
+  // transpose between rr arbiters and parallel butterflies
+  for (genvar k = 0; unsigned'(k) < NumOut; k++) begin : gen_trsp1
+    assign rdata1[k] = {NumPar{rdata_i[k]}};
+    for (genvar j = 0; unsigned'(j) < NumPar; j++) begin : gen_trsp2
+      // request
+      assign data1[k][j] = data1_trsp[j][k];
+      assign req1[k][j]  = req1_trsp[j][k];
+      // return
+      assign rdata1_trsp[j][k] = rdata1[k][j];
+      assign gnt1_trsp[j][k]   = gnt1[k][j];
+    end
+  end
+
+  if (NumPar > unsigned'(1)) begin : gen_rr_arb
+
+    logic [$clog2(NumPar)-1:0] rr2;
+    assign rr2 = $clog2(NumPar)'(rr[$clog2(NumPar)-1:0]);
+
+    for (genvar k = 0; unsigned'(k) < NumOut; k++) begin : gen_par
+      rr_arb_tree #(
+        .NumIn     ( NumPar       ),
+        .DataWidth ( AggDataWidth ),
+        .ExtPrio   ( 1'b1         )
+      ) i_rr_arb_tree (
+        .clk_i   ( clk_i           ),
+        .rst_ni  ( rst_ni          ),
+        .flush_i ( 1'b0            ),
+        .rr_i    ( rr2             ),
+        .req_i   ( req1[k]         ),
+        .gnt_o   ( gnt1[k]         ),
+        .data_i  ( data1[k]        ),
+        .gnt_i   ( gnt_i[k]        ),
+        .req_o   ( req_o[k]        ),
+        .data_o  ( data_agg_out[k] ),
+        .idx_o   (                 )// disabled
+      );
+    end
+  end else begin : gen_no_rr_arb
+      // just connect through in this case
+      assign data_agg_out = data1;
+      assign req_o        = req1;
+      assign gnt1         = gnt_i;
+  end
+  // pragma translate_off
+  initial begin
+    assert(NumPar >= unsigned'(1)) else
+      $fatal(1,"NumPar must be greater or equal 1.");
+  end
+  // pragma translate_on
+////////////////////////////////////////////////////////////////////////
+// clos network
+////////////////////////////////////////////////////////////////////////
+end else if (Topology == tcdm_interconnect_pkg::CLOS) begin : gen_clos
+  clos_net #(
+    .NumIn         ( NumIn        ),
+    .NumOut        ( NumOut       ),
+    .ReqDataWidth  ( AggDataWidth ),
+    .RespDataWidth ( DataWidth    ),
+    .RespLat       ( RespLat      ),
+    .WriteRespOn   ( WriteRespOn  ),
+    .ClosConfig    ( ClosConfig   )
+  ) i_clos_net (
+    .clk_i    ( clk_i        ),
+    .rst_ni   ( rst_ni       ),
+    .req_i    ( req_i        ),
+    .gnt_o    ( gnt_o        ),
+    .add_i    ( bank_sel     ),
+    .wen_i    ( wen_i        ),
+    .wdata_i  ( data_agg_in  ),
+    .rdata_o  ( rdata_o      ),
+    .vld_o    ( vld_o        ),
+    .req_o    ( req_o        ),
+    .gnt_i    ( gnt_i        ),
+    .wdata_o  ( data_agg_out ),
+    .rdata_i  ( rdata_i      )
+  );
+////////////////////////////////////////////////////////////////////////
+end else begin : gen_unknown
+  // pragma translate_off
+  initial begin
+    $fatal(1,"Unknown TCDM configuration %d.", Topology);
+  end
+  // pragma translate_on
+end
+////////////////////////////////////////////////////////////////////////
+
+
+////////////////////////////////////////////////////////////////////////
+// assertions
+////////////////////////////////////////////////////////////////////////
+
+// pragma translate_off
+initial begin
+	assert(AddrMemWidth+NumOutLog2 <= AddrWidth) else
+    $fatal(1,"Address not wide enough to accomodate the requested TCDM configuration.");
+  assert(NumOut >= NumIn) else
+    $fatal(1,"NumOut < NumIn is not supported.");
+end
+// pragma translate_on
+
+endmodule // tcdm_interconnect
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
new file mode 100644
index 0000000..7bdd0ed
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
@@ -0,0 +1,73 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
+// Date: 28.05.2019
+// Description: Package with important constants and lookup tables for TCDM
+// interconnect.
+
+package tcdm_interconnect_pkg;
+
+typedef enum logic [1:0] { LIC, BFLY2, BFLY4, CLOS } topo_e;
+
+////////////////////////////////////////////////////////////////////////
+// LUT params for Clos net with configs: 1: m=0.50*n, 2: m=1.00*n, 3: m=2.00*n,
+// to be indexed with [config_idx][$clog2(BankingFact)][$clog2(NumBanks)]
+// generated with MATLAB script gen_clos_params.m
+////////////////////////////////////////////////////////////////////////
+localparam logic [3:1][4:0][12:2][15:0] ClosNLut = {16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2};
+localparam logic [3:1][4:0][12:2][15:0] ClosMLut = {16'd128,16'd128,16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,
+                                                    16'd128,16'd128,16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,
+                                                    16'd128,16'd128,16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,
+                                                    16'd128,16'd128,16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,
+                                                    16'd128,16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,16'd1,
+                                                    16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,16'd1,
+                                                    16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,16'd1,
+                                                    16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,16'd1,
+                                                    16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,16'd1,16'd1};
+localparam logic [3:1][4:0][12:2][15:0] ClosRLut = {16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2,16'd2,
+                                                    16'd64,16'd64,16'd32,16'd32,16'd16,16'd16,16'd8,16'd8,16'd4,16'd4,16'd2};
+
+
+
+endpackage : tcdm_interconnect_pkg
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv
new file mode 100644
index 0000000..418e183
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv
@@ -0,0 +1,184 @@
+/// Copyright (c) 2020 ETH Zurich, University of Bologna
+/// All rights reserved.
+///
+/// This code is under development and not yet released to the public.
+/// Until it is released, the code is under the copyright of ETH Zurich and
+/// the University of Bologna, and may contain confidential and/or unpublished
+/// work. Any reuse/redistribution is strictly forbidden without written
+/// permission from ETH Zurich.
+///
+/// Description: Mux between the DMA and the interconnect. 1 DMA access
+/// occupies N banks.
+
+/// Author: Thomas Benz <tbenz@iis.ee.ethz.ch>
+
+module tcdm_superbank_mux #(
+
+  parameter int unsigned AddrMemWidth      = -1,
+  parameter int unsigned BanksPerSuperbank = -1,
+  parameter int unsigned DMADataWidth      = -1,
+  parameter int unsigned DataWidth         = -1,
+  parameter int unsigned AmoWidth          = -1
+) (
+
+  input   logic                                                clk_i,
+  input   logic                                                rst_i,
+
+  // interconnect side
+  input   logic [BanksPerSuperbank-1:0]                        ic_req_i,        // Bank request
+  output  logic [BanksPerSuperbank-1:0]                        ic_gnt_o,        // Bank grant
+  input   logic [BanksPerSuperbank-1:0][AddrMemWidth-1:0   ]   ic_add_i,        // Address
+  input   logic [BanksPerSuperbank-1:0][AmoWidth-1:0       ]   ic_amo_i,        // Atomic Memory Operation
+  input   logic [BanksPerSuperbank-1:0]                        ic_wen_i,        // 1: Store, 0: Load
+  input   logic [BanksPerSuperbank-1:0][DataWidth-1:0      ]   ic_wdata_i,      // Write data
+  input   logic [BanksPerSuperbank-1:0][DataWidth/8-1:0    ]   ic_be_i,         // Byte enable
+  output  logic [BanksPerSuperbank-1:0][DataWidth-1:0      ]   ic_rdata_o,      // Read data
+
+  // dma a side
+  input   logic                                                dma_a_req_i,     // Bank request
+  output  logic                                                dma_a_gnt_o,     // Bank grant
+  input   logic                        [AddrMemWidth-1:0   ]   dma_a_add_i,     // Address
+  input   logic                        [AmoWidth-1:0       ]   dma_a_amo_i,     // Atomic Memory Operation
+  input   logic                                                dma_a_wen_i,     // 1: Store, 0: Load
+  input   logic                        [DMADataWidth-1:0   ]   dma_a_wdata_i,   // Write data
+  input   logic                        [DMADataWidth/8-1:0 ]   dma_a_be_i,      // Byte enable
+  output  logic                        [DMADataWidth-1:0   ]   dma_a_rdata_o,   // Read data
+
+  // dma b side
+  input   logic                                                dma_b_req_i,     // Bank request
+  output  logic                                                dma_b_gnt_o,     // Bank grant
+  input   logic                        [AddrMemWidth-1:0   ]   dma_b_add_i,     // Address
+  input   logic                        [AmoWidth-1:0       ]   dma_b_amo_i,     // Atomic Memory Operation
+  input   logic                                                dma_b_wen_i,     // 1: Store, 0: Load
+  input   logic                        [DMADataWidth-1:0   ]   dma_b_wdata_i,   // Write data
+  input   logic                        [DMADataWidth/8-1:0 ]   dma_b_be_i,      // Byte enable
+  output  logic                        [DMADataWidth-1:0   ]   dma_b_rdata_o,   // Read data
+
+  // to memory/amo ports
+  output  logic [BanksPerSuperbank-1:0]                        amo_req_o,       // Bank request
+  input   logic [BanksPerSuperbank-1:0]                        amo_gnt_i,       // Bank grant
+  output  logic [BanksPerSuperbank-1:0][AddrMemWidth-1:0]      amo_add_o,       // Address
+  output  logic [BanksPerSuperbank-1:0][AmoWidth-1:0    ]      amo_amo_o,       // Atomic Memory Operation
+  output  logic [BanksPerSuperbank-1:0]                        amo_wen_o,       // 1: Store, 0: Load
+  output  logic [BanksPerSuperbank-1:0][DataWidth-1:0   ]      amo_wdata_o,     // Write data
+  output  logic [BanksPerSuperbank-1:0][DataWidth/8-1:0 ]      amo_be_o,        // Byte enable
+  input   logic [BanksPerSuperbank-1:0][DataWidth-1:0   ]      amo_rdata_i,     // Read data
+
+  // general inputs
+  input   logic                                                sel_dma_a_i,     // 0: use ic port, 1: use dma port
+  input   logic                                                sel_dma_b_i      // 0: use ic port, 1: use dma port
+);
+
+  typedef struct packed {
+    logic [AddrMemWidth-1:0   ] add;
+    logic [AmoWidth-1:0       ] amo;
+    logic                       wen;
+    logic [DMADataWidth-1:0   ] wdata;
+    logic [DMADataWidth/8-1:0 ] be;
+  } payload_t;
+
+  // arbitrated signals
+  logic     dma_rr_req, dma_rr_gnt;
+  payload_t dma_payload_a, dma_payload_b, dma_payload_rr;
+  logic     dma_port_used;
+
+  // dma active signal
+  logic sel_dma;
+
+  // response is always delayed:
+  logic sel_dma_q;
+
+  // arbitrate the two DMA ports
+  rr_arb_tree #(
+    .NumIn    ( 2         ),
+    .DataType ( payload_t )
+  ) i_rr_arb_tree (
+    .clk_i    ( clk_i                            ),
+    .rst_ni   ( ~rst_i                           ),
+    .flush_i  ( '0                               ),
+    .rr_i     ( '0                               ),
+    .req_i    ( { dma_a_req_i,   dma_b_req_i }   ),
+    .gnt_o    ( { dma_a_gnt_o,   dma_b_gnt_o }   ),
+    .data_i   ( { dma_payload_a, dma_payload_b } ),
+    .req_o    ( dma_rr_req                       ),
+    .gnt_i    ( dma_rr_gnt                       ),
+    .data_o   ( dma_payload_rr                   ),
+    .idx_o    ( )
+  );
+
+  // one of the two DMA ports is active
+  assign sel_dma = sel_dma_a_i | sel_dma_b_i;
+
+  // pack a and b ports
+  assign dma_payload_a.add   = dma_a_add_i;
+  assign dma_payload_a.amo   = dma_a_amo_i;
+  assign dma_payload_a.wen   = dma_a_wen_i;
+  assign dma_payload_a.wdata = dma_a_wdata_i;
+  assign dma_payload_a.be    = dma_a_be_i;
+
+  assign dma_payload_b.add   = dma_b_add_i;
+  assign dma_payload_b.amo   = dma_b_amo_i;
+  assign dma_payload_b.wen   = dma_b_wen_i;
+  assign dma_payload_b.wdata = dma_b_wdata_i;
+  assign dma_payload_b.be    = dma_b_be_i;
+
+  // forwards channel DMA to memory.
+  always_comb begin : proc_tcdm_mux
+
+    // default -> feed trough ic requests
+    ic_gnt_o       = amo_gnt_i;
+    amo_req_o      = ic_req_i;
+    amo_add_o      = ic_add_i;
+    amo_amo_o      = ic_amo_i;
+    amo_wen_o      = ic_wen_i;
+    amo_wdata_o    = ic_wdata_i;
+    amo_be_o       = ic_be_i;
+
+    // tie dma gnt port to 0
+    dma_rr_gnt      = 'b0;
+
+
+    if(sel_dma) begin
+      // block access from tcdm
+      ic_gnt_o       = 'b0;
+      amo_req_o      = {{BanksPerSuperbank}{dma_rr_req}};
+      amo_add_o      = {{BanksPerSuperbank}{dma_payload_rr.add}};
+      amo_amo_o      = {{BanksPerSuperbank}{dma_payload_rr.amo}};
+      amo_wen_o      = {{BanksPerSuperbank}{dma_payload_rr.wen}};
+      amo_wdata_o    = dma_payload_rr.wdata;
+      amo_be_o       = dma_payload_rr.be;
+
+      // we need permission from all banks
+      dma_rr_gnt = 1'b1;
+      for(int i = 0; i < BanksPerSuperbank; i++) begin
+        dma_rr_gnt    = dma_rr_gnt & amo_gnt_i;
+      end
+    end
+  end
+
+  // backwards channel memory to DMA, this will be one cycle delayed.
+  always_comb begin : proc_tcdm_mux_backwards_channel
+
+    // default: get response from DMA
+    ic_rdata_o     = amo_rdata_i;
+    dma_a_rdata_o = 'b0;
+    dma_b_rdata_o = 'b0;
+
+    // dma did last request -> get now the response
+    if(sel_dma_q) begin
+      ic_rdata_o    = 'b0;
+      dma_a_rdata_o = amo_rdata_i;
+      dma_b_rdata_o = amo_rdata_i;
+    end
+  end
+
+  // delay dma accesses by one for the response channel
+  always_ff @(posedge clk_i) begin : proc_delay_dma_sel
+    if(rst_i) begin
+      sel_dma_q <= 1'b0;
+    end else begin
+      sel_dma_q <= sel_dma;
+    end
+  end
+
+endmodule : tcdm_superbank_mux
diff --git a/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
new file mode 100644
index 0000000..428f1c6
--- /dev/null
+++ b/hw/deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
@@ -0,0 +1,132 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
+// Date: 07.03.2019
+// Description: Full crossbar, implemented as logarithmic interconnect.
+
+module xbar #(
+  parameter int unsigned NumIn           = 4,    // number of requestors
+  parameter int unsigned NumOut          = 4,    // number of targets
+  parameter int unsigned ReqDataWidth    = 32,   // word width of data
+  parameter int unsigned RespDataWidth   = 32,   // word width of data
+  parameter int unsigned RespLat         = 1,    // response latency of slaves
+  parameter bit          WriteRespOn     = 1'b1, // defines whether the interconnect returns a write response
+  parameter bit          BroadCastOn     = 1'b0, // perform broadcast
+  parameter bit          ExtPrio         = 1'b0  // use external arbiter priority flags
+) (
+  input  logic                                  clk_i,
+  input  logic                                  rst_ni,
+  // external prio flag input
+  input  logic [NumOut-1:0][$clog2(NumIn)-1:0]  rr_i,      // external prio input
+  // master side
+  input  logic [NumIn-1:0]                      req_i,     // request signal
+  input  logic [NumIn-1:0][$clog2(NumOut)-1:0]  add_i,     // bank Address
+  input  logic [NumIn-1:0]                      wen_i,     // 1: store, 0: load
+  input  logic [NumIn-1:0][ReqDataWidth-1:0]    wdata_i,   // write data
+  output logic [NumIn-1:0]                      gnt_o,     // grant (combinationally dependent on req_i and add_i)
+  output logic [NumIn-1:0]                      vld_o,     // response valid, also asserted if write responses are enabled
+  output logic [NumIn-1:0][RespDataWidth-1:0]   rdata_o,   // data response (for load commands)
+  // slave side
+  input  logic [NumOut-1:0]                     gnt_i,     // request out
+  output logic [NumOut-1:0]                     req_o,     // grant input
+  /* verilator lint_off UNOPTFLAT */
+  output logic [NumOut-1:0][ReqDataWidth-1:0]   wdata_o,   // write data
+  /* verilator lint_on UNOPTFLAT */
+  input  logic [NumOut-1:0][RespDataWidth-1:0]  rdata_i    // data response (for load commands)
+);
+
+////////////////////////////////////////////////////////////////////////
+// inter-level wires
+////////////////////////////////////////////////////////////////////////
+
+logic [NumOut-1:0][NumIn-1:0][ReqDataWidth-1:0] sl_data;
+logic [NumIn-1:0][NumOut-1:0][ReqDataWidth-1:0] ma_data;
+logic [NumOut-1:0][NumIn-1:0] sl_gnt, sl_req;
+logic [NumIn-1:0][NumOut-1:0] ma_gnt, ma_req;
+
+////////////////////////////////////////////////////////////////////////
+// instantiate bank address decoder/resp mux for each master
+////////////////////////////////////////////////////////////////////////
+for (genvar j = 0; unsigned'(j) < NumIn; j++) begin : gen_inputs
+  addr_dec_resp_mux #(
+    .NumOut        ( NumOut        ),
+    .ReqDataWidth  ( ReqDataWidth  ),
+    .RespDataWidth ( RespDataWidth ),
+    .RespLat       ( RespLat       ),
+    .BroadCastOn   ( BroadCastOn   ),
+    .WriteRespOn   ( WriteRespOn   )
+  ) i_addr_dec_resp_mux (
+    .clk_i   ( clk_i      ),
+    .rst_ni  ( rst_ni     ),
+    .req_i   ( req_i[j]   ),
+    .add_i   ( add_i[j]   ),
+    .wen_i   ( wen_i[j]   ),
+    .data_i  ( wdata_i[j] ),
+    .gnt_o   ( gnt_o[j]   ),
+    .vld_o   ( vld_o[j]   ),
+    .rdata_o ( rdata_o[j] ),
+    .req_o   ( ma_req[j]  ),
+    .gnt_i   ( ma_gnt[j]  ),
+    .data_o  ( ma_data[j] ),
+    .rdata_i ( rdata_i    )
+  );
+
+  // reshape connections between M/S
+  for (genvar k = 0; unsigned'(k) < NumOut; k++) begin : gen_reshape
+    assign sl_req[k][j]  = ma_req[j][k];
+    assign ma_gnt[j][k]  = sl_gnt[k][j];
+    assign sl_data[k][j] = ma_data[j][k];
+  end
+end
+
+////////////////////////////////////////////////////////////////////////
+// instantiate an RR arbiter for each endpoint
+////////////////////////////////////////////////////////////////////////
+for (genvar k = 0; unsigned'(k) < NumOut; k++) begin : gen_outputs
+  if (NumIn == unsigned'(1)) begin
+    assign req_o[k]      = sl_req[k][0];
+    assign sl_gnt[k][0]  = gnt_i[k];
+    assign wdata_o[k]    = sl_data[k][0];
+  end else begin : gen_rr_arb_tree
+    rr_arb_tree #(
+      .NumIn     ( NumIn        ),
+      .DataWidth ( ReqDataWidth ),
+      .ExtPrio   ( ExtPrio      )
+    ) i_rr_arb_tree (
+      .clk_i   ( clk_i      ),
+      .rst_ni  ( rst_ni     ),
+      .flush_i ( 1'b0       ),
+      .rr_i    ( rr_i[k]    ),
+      .req_i   ( sl_req[k]  ),
+      .gnt_o   ( sl_gnt[k]  ),
+      .data_i  ( sl_data[k] ),
+      .gnt_i   ( gnt_i[k]   ),
+      .req_o   ( req_o[k]   ),
+      .data_o  ( wdata_o[k] ),
+      .idx_o   (            )// disabled
+    );
+  end
+end
+
+////////////////////////////////////////////////////////////////////////
+// assertion
+////////////////////////////////////////////////////////////////////////
+
+// pragma translate_off
+initial begin
+  assert(NumIn > 0) else
+    $fatal(1,"NumIn needs to be larger than 0.");
+  assert(NumOut > 0) else
+    $fatal(1,"NumOut needs to be larger than 0.");
+end
+// pragma translate_on
+
+endmodule // xbar
diff --git a/hw/deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv b/hw/deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv
new file mode 100644
index 0000000..f046e68
--- /dev/null
+++ b/hw/deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv
@@ -0,0 +1,393 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Company:        Multitherman Laboratory @ DEIS - University of Bologna     //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Davide Rossi - davide.rossi@unibo.it                       //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                 Stefan Mach - smach@iis.ee.ethz.ch                         //
+//                                                                            //
+// Create Date:    13/02/2013                                                 //
+// Design Name:    ULPSoC                                                     //
+// Module Name:    ulpcluster_top                                             //
+// Project Name:   ULPSoC                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    ULPSoC cluster                                             //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - File Created                                               //
+// Revision v0.2 - Added DVS-DVSE support for memories                        //
+// Revision v0.3 - Cleand Code, added non-blocking assign in the always_ff    //
+// Revision v0.4 - Updated the address range from [4:3] to[3:2]               //
+// Revision v0.5 - Restored Back Addr range [4:3], because of TB issues       //
+// Revision v0.6 - 29/05/15 : removed DVS-DVSE, added HS,LS,RM,WM             //
+//                 LS is default 1, other are '0 by default                   //
+// Revision v?   - Added fregfile_disable to the cluster control register     //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+////////////////////////////////////////////////////////////////////////////////
+// Memory Map
+//
+// 0x000:        EoC. Write to bit 0 sets the eoc signal
+// 0x008:        Fetch Enable. Each core has its own bit, starts from LSB
+// 0x010:        Event. Bit 0 triggers an event. Usually not connected
+// 0x018:        Cluster Config. RM, WM, HS, LS, HWPE_SEL, FREGFILE_DIS
+// 0x020:        Cluster Clock Gate. Bit 0 enables it
+// 0x028:        Debug Status/Resume. Each core has its own bit, starts from LSB
+//               On read: Bit is set when core is halted
+//               On write: Resume core x when bit x is set
+// 0x038:        Debug Halt Mask. Each core has its own bit, starts from LSB
+//               When bit is set, core will be part of mask group and stopped
+//               when one of the members of the group stops
+// 0x040-0x07F:  Boot Addresses. Each core has its own 32-bit boot address
+// 0x80:         TCDM arbitration configuration CH0 (CORE)
+// 0x88:         TCDM arbitration configuration CH1 (DMA HWCE)
+////////////////////////////////////////////////////////////////////////////////
+
+module cluster_control_unit
+#(
+    parameter NB_CORES      = 4,
+    parameter PER_ID_WIDTH  = 5,
+    parameter ROM_BOOT_ADDR = 32'h1A000000,
+    parameter BOOT_ADDR     = 32'h1C000000
+)
+(
+    input logic                       clk_i,
+    input logic                       rst_ni,
+    input logic                       en_sa_boot_i,
+    input logic                       fetch_en_i,
+    XBAR_PERIPH_BUS.Slave             speriph_slave,
+
+    output logic                      event_o,
+    output logic                      eoc_o,
+
+    output logic                      cluster_cg_en_o,
+
+    output logic                      hwpe_sel_o,
+    output logic                      hwpe_en_o,
+
+    output logic                      fregfile_disable_o,
+
+    input  logic [NB_CORES-1:0]       core_halted_i,  // cores are in halted mode (which means debugging)
+    output logic [NB_CORES-1:0]       core_halt_o,    // halt the core
+    output logic [NB_CORES-1:0]       core_resume_o,  // resume the core
+
+    output logic [NB_CORES-1:0]       fetch_enable_o,
+    output logic [NB_CORES-1:0][31:0] boot_addr_o,
+    output logic [1:0]                TCDM_arb_policy_o
+);
+
+  localparam OFFSET_1      = 4; // It was RM
+  localparam OFFSET_2      = 4; // It was WM
+
+  logic                               rvalid_q, rvalid_n;
+  logic [PER_ID_WIDTH-1:0]            id_q, id_n;
+  logic [31:0]                        rdata_q, rdata_n;
+  logic [NB_CORES-1:0]                fetch_en_q, fetch_en_n;
+
+  logic [NB_CORES-1:0]                dbg_halt_mask_q, dbg_halt_mask_n;
+  logic                               core_halted_any_q, core_halted_any_n;
+
+  logic                               eoc_n;
+  logic                               event_n;
+
+  logic                               hwpe_sel_n;
+  logic                               hwpe_en_n;
+
+  logic                               fregfile_disable_n;
+
+  logic [NB_CORES-1:0][31:0]          boot_addr_n;
+
+  logic [1:0]                         fetch_en_sync;
+  logic                               start_fetch;
+  logic                               start_boot;
+  logic                               cluster_cg_en_n;
+
+  logic [1:0]                         TCDM_arb_policy_n;
+
+  logic                               core_halt_rising_edge;
+
+  enum logic [1:0] { RESET, BOOT, WAIT_FETCH, LIMBO } boot_cs, boot_ns;
+
+  assign fetch_enable_o  = fetch_en_q;
+
+  always_comb
+  begin
+    boot_ns     = boot_cs;
+    start_boot  = 1'b0;
+    start_fetch = 1'b0;
+
+    case (boot_cs)
+      RESET: begin
+        boot_ns = BOOT;
+      end
+
+      BOOT: begin
+        boot_ns = WAIT_FETCH;
+        if (en_sa_boot_i)
+          start_boot = 1'b1;
+      end
+
+      WAIT_FETCH: begin
+        if (fetch_en_sync[1]) begin
+          start_fetch = 1'b1;
+          boot_ns     = LIMBO;
+        end
+      end
+
+      LIMBO: begin
+        boot_ns = LIMBO;
+      end
+    endcase
+  end
+
+  ////////ASYNCH SIGNAL SYNCHRONIZER + EDGE DETECTOR\\\\\\\\
+  always_ff @(posedge clk_i, negedge rst_ni)
+  begin
+    if(rst_ni == 1'b0)
+    begin
+      fetch_en_sync <= 2'b0;
+      boot_cs       <= RESET;
+    end
+    else
+    begin
+      fetch_en_sync <= {fetch_en_sync[0],fetch_en_i};
+      boot_cs       <= boot_ns;
+    end
+  end
+
+  // read logic
+  always_comb
+  begin
+    rdata_n  = '0;
+
+    if (speriph_slave.req && speriph_slave.wen)
+    begin
+
+      case (speriph_slave.add[7:6])
+      2'b00: begin
+        case (speriph_slave.add[5:3])
+          3'b000:
+          begin
+            rdata_n[0] = eoc_o;
+          end
+
+          3'b001:
+          begin
+            rdata_n[NB_CORES-1:0] = fetch_en_q;
+          end
+
+          3'b011:
+          //      +---------------------------------------------------------+
+          // ADDR |   unused   | fregfile_dis | hwpe_en | hwpe_sel | unused |
+          // 0x18 |   31..13   |      12      |   11    |    10    |  9..0  |
+          //      +---------------------------------------------------------+
+          begin
+            rdata_n[OFFSET_2+OFFSET_1+1]          = 0;
+            rdata_n[OFFSET_2+OFFSET_1  ]          = 0;
+            rdata_n[OFFSET_2+OFFSET_1-1:OFFSET_1] = 0;
+            rdata_n[OFFSET_1-1:0]                 = 0;
+            rdata_n[OFFSET_2+OFFSET_1+2]          = hwpe_sel_o;
+            rdata_n[OFFSET_2+OFFSET_1+3]          = hwpe_en_o;
+            rdata_n[OFFSET_2+OFFSET_1+4]          = fregfile_disable_o;
+          end
+
+          3'b100: rdata_n[0] = cluster_cg_en_o;
+          3'b101: rdata_n[NB_CORES-1:0] = core_halted_i[NB_CORES-1:0];
+          3'b111: rdata_n[NB_CORES-1:0] = dbg_halt_mask_q[NB_CORES-1:0];
+
+          default:;
+        endcase
+      end
+
+      2'b01:
+      begin
+        rdata_n = boot_addr_n[speriph_slave.add[5:2]];
+      end
+
+      2'b10, 2'b11:
+      begin
+          case(speriph_slave.add[3])
+          1'b0:
+          begin
+            rdata_n[0] = TCDM_arb_policy_o[0];
+          end
+
+          1'b1:
+          begin
+            rdata_n[0] = TCDM_arb_policy_o[1];
+          end
+          endcase // speriph_slave.add[3]
+      end
+
+    endcase // speriph_slave.add[7:6]
+    end
+  end
+
+  // write logic
+  always_comb
+  begin
+    hwpe_sel_n  = hwpe_sel_o;
+    hwpe_en_n   = hwpe_en_o;
+
+    fregfile_disable_n = fregfile_disable_o;
+
+    fetch_en_n  = fetch_en_q;
+    eoc_n       = eoc_o;
+    event_n     = event_o;
+
+    boot_addr_n     = boot_addr_o;
+    cluster_cg_en_n = cluster_cg_en_o;
+
+    TCDM_arb_policy_n = TCDM_arb_policy_o;
+
+    core_resume_o   = '0;
+    dbg_halt_mask_n = dbg_halt_mask_q;
+
+    if (speriph_slave.req && (~speriph_slave.wen))
+    begin
+
+      case (speriph_slave.add[7:6])
+      2'b00:
+      begin
+        case (speriph_slave.add[5:3])
+          3'b000: begin
+            eoc_n = speriph_slave.wdata[0];
+          end
+
+          3'b001: begin
+            fetch_en_n[NB_CORES-1:0] = speriph_slave.wdata[NB_CORES-1:0];
+          end
+
+          3'b010: begin
+            event_n = speriph_slave.wdata[0];
+          end
+
+          3'b011: begin
+            hwpe_sel_n = speriph_slave.wdata[OFFSET_2+OFFSET_1+2];
+            hwpe_en_n = speriph_slave.wdata[OFFSET_2+OFFSET_1+3];
+            fregfile_disable_n = speriph_slave.wdata[OFFSET_2+OFFSET_1+4];
+          end
+          3'b100: begin
+            cluster_cg_en_n = speriph_slave.wdata[0];
+          end
+          3'b101: begin // Debug Status/Resume
+            core_resume_o   = speriph_slave.wdata[NB_CORES-1:0];
+          end
+          3'b111: begin // Debug Halt Mask
+            dbg_halt_mask_n = speriph_slave.wdata[NB_CORES-1:0];
+          end
+        endcase
+      end
+      2'b01:
+      begin
+        boot_addr_n[speriph_slave.add[5:2]] = speriph_slave.wdata;
+      end
+
+      2'b11,2'b10:
+      begin
+        case (speriph_slave.add[5:3])
+        3'b000:  TCDM_arb_policy_n[0] = speriph_slave.wdata[0];
+        3'b001:  TCDM_arb_policy_n[1] = speriph_slave.wdata[0];
+        endcase
+      end
+    endcase // speriph_slave.add[7:6]
+    end
+  end
+
+
+  always_ff @(posedge clk_i, negedge rst_ni)
+  begin
+    if(rst_ni == 1'b0)
+    begin
+      rdata_q           <= '0;
+      id_q              <= '0;
+      rvalid_q          <= 1'b0;
+       
+      hwpe_sel_o        <= 1'b1;
+      hwpe_en_o         <= 1'b0;
+
+      fregfile_disable_o<= 1'b0;
+
+      fetch_en_q        <= '0;
+      eoc_o             <= 1'b0;
+      event_o           <= 1'b0;
+
+      dbg_halt_mask_q   <= '0;
+      core_halted_any_q <= 1'b0;
+
+      cluster_cg_en_o   <= 1'b0;
+      TCDM_arb_policy_o <= 2'b00;
+
+      boot_addr_o       <= '{default: BOOT_ADDR};
+    end
+    else
+    begin
+      rvalid_q <= rvalid_n;
+
+      if (rvalid_n)
+      begin
+        rdata_q <= rdata_n;
+        id_q    <= id_n;
+      end
+      
+      hwpe_sel_o        <= hwpe_sel_n;
+      hwpe_en_o         <= hwpe_en_n;
+
+      fregfile_disable_o<= fregfile_disable_n;
+
+      cluster_cg_en_o   <= cluster_cg_en_n;
+
+      eoc_o             <= eoc_n;
+      event_o           <= event_n;
+
+      dbg_halt_mask_q   <= dbg_halt_mask_n;
+      core_halted_any_q <= core_halted_any_n;
+
+      boot_addr_o       <= boot_addr_n;
+
+      TCDM_arb_policy_o <= TCDM_arb_policy_n;
+
+      if (start_fetch)
+        fetch_en_q <= '1;
+      else
+        fetch_en_q <= fetch_en_n;
+
+      if (start_boot) begin
+        boot_addr_o[0] <= ROM_BOOT_ADDR;
+        fetch_en_q[0]  <= 1'b1;
+      end
+    end
+  end
+
+  // debug halt mode handling
+  assign core_halted_any_n = (|(core_halted_i & dbg_halt_mask_q)) & (~core_resume_o);
+  assign core_halt_rising_edge = (~core_halted_any_q) & core_halted_any_n;
+
+  assign core_halt_o = {NB_CORES{core_halt_rising_edge}} & dbg_halt_mask_q;
+
+  // to check with igor
+  assign speriph_slave.gnt     = 1'b1;
+  assign speriph_slave.r_valid = rvalid_q;
+  assign speriph_slave.r_opc   = 1'b0;
+  assign speriph_slave.r_id    = id_q;
+  assign speriph_slave.r_rdata = rdata_q;
+
+  assign rvalid_n = speriph_slave.req;
+  assign id_n     = speriph_slave.id;
+
+endmodule
diff --git a/hw/deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv b/hw/deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv
new file mode 100644
index 0000000..975ad28
--- /dev/null
+++ b/hw/deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv
@@ -0,0 +1,55 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface MP_PF_ICACHE_CTRL_UNIT_BUS #(
+  parameter int NB_CORES = 4
+);
+
+  logic                       bypass_req;
+  logic    [NB_CORES:0]       bypass_ack; // NB_CORES + 1
+  logic                       flush_req;
+  logic                       flush_ack;
+
+  logic                       sel_flush_req;
+  logic                [31:0] sel_flush_addr;
+  logic                       sel_flush_ack;
+
+  logic                [31:0] pf_addr;
+  logic                 [7:0] pf_size;
+  logic                       pf_req;
+  logic                       pf_ack;
+  logic                       pf_done;
+
+  logic                [31:0] global_hit_count;
+  logic                [31:0] global_trans_count;
+  logic                [31:0] global_miss_count;
+
+  logic  [NB_CORES-1:0][31:0] bank_hit_count;
+  logic  [NB_CORES-1:0][31:0] bank_trans_count;
+  logic  [NB_CORES-1:0][31:0] bank_miss_count;
+
+  logic                       ctrl_clear_regs;
+  logic                       ctrl_enable_regs;
+
+  modport Master (
+    output bypass_req, flush_req, sel_flush_req, sel_flush_addr, pf_addr, pf_size, pf_req,
+           ctrl_clear_regs, ctrl_enable_regs,
+    input  bypass_ack, flush_ack, sel_flush_ack, pf_ack, pf_done, global_hit_count,
+           global_trans_count, global_miss_count, bank_hit_count, bank_trans_count, bank_miss_count
+  );
+
+  modport Slave (
+    input  bypass_req, flush_req, sel_flush_req, sel_flush_addr, pf_addr, pf_size, pf_req,
+           ctrl_clear_regs, ctrl_enable_regs,
+    output bypass_ack, flush_ack, sel_flush_ack, pf_ack, pf_done, global_hit_count,
+           global_trans_count, global_miss_count, bank_hit_count, bank_trans_count, bank_miss_count
+  );
+
+endinterface
diff --git a/hw/deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv b/hw/deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
new file mode 100644
index 0000000..72adb04
--- /dev/null
+++ b/hw/deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
@@ -0,0 +1,432 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// ============================================================================= //
+// Company:        Multitherman Laboratory @ DEIS - University of Bologna        //
+//                    Viale Risorgimento 2 40136                                 //
+//                    Bologna - fax 0512093785 -                                 //
+//                                                                               //
+// Engineer:       Igor Loi - igor.loi@unibo.it                                  //
+//                                                                               //
+// Additional contributions by:                                                  //
+//                                                                               //
+// Create Date:    18/08/2014                                                    // 
+// Design Name:    icache_ctrl_unit                                              // 
+// Module Name:    icache_ctrl_unit                                              //
+// Project Name:   PULP                                                          //
+// Language:       SystemVerilog                                                 //
+//                                                                               //
+// Description:    ICACHE control Unit, used to enable/disable icache banks      //
+//                 flush operations, and to debug the status og cache banks      //
+//                                                                               //
+// Revision:                                                                     //
+// Revision v0.1 - File Created                                                  //
+//                                                                               //
+// ============================================================================= //
+
+    `define ENABLE_ICACHE     6'b00_0000
+    `define FLUSH_ICACHE      6'b00_0001
+    `define SEL_FLUSH_ICACHE  6'b00_0011
+
+    `define PF_SIZE           6'b00_1000
+    `define PF_ADDR           6'b00_1001
+
+    `define CLEAR_CNTS        6'b00_0100
+    `define ENABLE_CNTS       6'b00_0101
+
+    `define READ_ICACHE_HIT_CORES     6'b01_0000 // R Only
+    `define READ_ICACHE_TRANS_CORES   6'b01_0001 // R Only
+    `define READ_ICACHE_MISS_CORES    6'b01_0001 // R Only
+
+//-----------------------------------//
+
+
+module mp_pf_icache_ctrl_unit
+#(
+    parameter int NB_CACHE_BANKS  = 4,
+    parameter int NB_CORES        = 4,
+    parameter int ID_WIDTH        = 5,
+    parameter bit FEATURE_STAT    = 1'b0
+)
+(
+    input logic                                 clk_i,
+    input logic                                 rst_ni,
+
+    XBAR_PERIPH_BUS.Slave                       speriph_slave,
+    MP_PF_ICACHE_CTRL_UNIT_BUS.Master           IC_ctrl_unit_master_if,
+
+    output logic                                pf_event_o
+);
+
+    int unsigned                             i,j,k,x,y;
+
+    localparam NUM_REGS = 16;
+
+    logic                                icache_bypass_req_o;
+    logic [NB_CORES:0]                   icache_bypass_ack_i;
+
+    logic                                icache_flush_req_o;
+    logic                                icache_flush_ack_i;
+
+    logic                                icache_sel_flush_req_o;
+    logic [31:0]                         icache_sel_flush_addr_o;
+    logic                                icache_sel_flush_ack_i;
+
+    logic [31:0]                         pf_addr_o;
+    logic [7:0]                          pf_size_o;
+    logic                                pf_req_o;
+    logic                                pf_ack_i;
+    logic                                pf_done_i;
+
+
+    logic [31:0]                ICACHE_CTRL_REGS[NUM_REGS];
+
+    // State of the main FSM
+    enum logic [2:0] { IDLE, ENABLE_ICACHE,  DISABLE_ICACHE, FLUSH_ICACHE_CHECK, SEL_FLUSH_ICACHE,
+      CLEAR_STAT_REGS, ENABLE_STAT_REGS, TRIGGER_PF } CS, NS;
+
+    // Exploded Interface --> PERIPHERAL INTERFACE
+    logic                req;
+    logic [31:0]         addr;
+    logic                wen;
+    logic [31:0]         wdata;
+    logic [3:0]          be;
+    logic                gnt;
+    logic [ID_WIDTH-1:0] id;
+    logic                r_valid;
+    logic                r_opc;
+    logic [ID_WIDTH-1:0] r_id;
+    logic [31:0]         r_rdata;
+
+
+    // Internal FSM signals --> responses
+    logic                                       r_valid_int;
+    logic [31:0]                                r_rdata_int;
+
+    logic [NB_CORES-1:0] [31:0]                 hit_count;
+    logic [NB_CORES-1:0] [31:0]                 trans_count;
+    logic [NB_CORES-1:0] [31:0]                 miss_count;
+    logic [NB_CORES-1:0]                        clear_regs;
+    logic [NB_CORES-1:0]                        enable_regs;
+
+    logic [31:0]                                global_hit_count;
+    logic [31:0]                                global_trans_count;
+    logic [31:0]                                global_miss_count;
+
+    logic [7:0][31:0]                           bank_hit_count;
+    logic [7:0][31:0]                           bank_trans_count;
+    logic [7:0][31:0]                           bank_miss_count;
+
+    logic                                       is_write;
+    logic                                       deliver_response;
+    logic                                       clear_flush_reg;
+
+
+    // Interface binding
+    assign speriph_slave.gnt                    = gnt;
+    assign req                                  = speriph_slave.req;
+    assign addr                                 = speriph_slave.add;
+    assign wen                                  = speriph_slave.wen;
+    assign wdata                                = speriph_slave.wdata;
+    assign be                                   = speriph_slave.be;
+    assign id                                   = speriph_slave.id;
+    assign speriph_slave.r_valid                = r_valid;
+    assign speriph_slave.r_opc                  = r_opc;
+    assign speriph_slave.r_id                   = r_id;
+    assign speriph_slave.r_rdata                = r_rdata;
+
+
+
+
+   genvar index;
+
+    assign IC_ctrl_unit_master_if.pf_addr  = pf_addr_o;
+    assign IC_ctrl_unit_master_if.pf_size  = pf_size_o;
+    assign IC_ctrl_unit_master_if.pf_req   = pf_req_o;
+    assign pf_ack_i  = IC_ctrl_unit_master_if.pf_ack;
+    assign pf_done_i = IC_ctrl_unit_master_if.pf_done;
+
+    assign IC_ctrl_unit_master_if.bypass_req       = icache_bypass_req_o;
+    assign icache_bypass_ack_i                     = IC_ctrl_unit_master_if.bypass_ack;
+    assign IC_ctrl_unit_master_if.flush_req        = icache_flush_req_o;
+    assign icache_flush_ack_i                      = IC_ctrl_unit_master_if.flush_ack;
+
+    assign IC_ctrl_unit_master_if.sel_flush_req    = icache_sel_flush_req_o;
+    assign IC_ctrl_unit_master_if.sel_flush_addr   = icache_sel_flush_addr_o;
+    assign icache_sel_flush_ack_i                  = IC_ctrl_unit_master_if.sel_flush_ack;
+
+
+    if (FEATURE_STAT) begin
+      assign IC_ctrl_unit_master_if.ctrl_clear_regs  = clear_regs;
+      assign IC_ctrl_unit_master_if.ctrl_enable_regs = enable_regs;
+
+      assign global_hit_count    = IC_ctrl_unit_master_if.global_hit_count;
+      assign global_trans_count  = IC_ctrl_unit_master_if.global_trans_count;
+      assign global_miss_count   = IC_ctrl_unit_master_if.global_miss_count;
+
+      assign bank_hit_count[NB_CORES-1:0]    = IC_ctrl_unit_master_if.bank_hit_count;
+      assign bank_trans_count[NB_CORES-1:0]  = IC_ctrl_unit_master_if.bank_trans_count;
+      assign bank_miss_count[NB_CORES-1:0]   = IC_ctrl_unit_master_if.bank_miss_count;
+    end
+
+ 
+   always_comb
+   begin : REGISTER_BIND_OUT
+      icache_bypass_req_o     =  ~ICACHE_CTRL_REGS[`ENABLE_ICACHE];
+      icache_flush_req_o      =   ICACHE_CTRL_REGS[`FLUSH_ICACHE];
+      icache_sel_flush_addr_o =   ICACHE_CTRL_REGS[`SEL_FLUSH_ICACHE];
+
+      pf_addr_o               =   ICACHE_CTRL_REGS[`PF_ADDR][31:0];
+      pf_size_o               =   ICACHE_CTRL_REGS[`PF_SIZE][7:0];
+
+      if (FEATURE_STAT) begin
+        enable_regs =   ICACHE_CTRL_REGS[`ENABLE_CNTS][NB_CACHE_BANKS-1:0];
+      end
+   end
+
+
+
+   always_ff @(posedge clk_i, negedge rst_ni)
+   begin : SEQ_PROC
+      if(rst_ni == 1'b0)
+      begin
+              CS                  <= IDLE;
+              r_id                <= '0;
+              r_valid             <= 1'b0;
+              r_rdata             <= '0;
+              r_opc               <= '0;
+
+              for(i=0;i<NUM_REGS;i++)
+              begin
+                ICACHE_CTRL_REGS[i] <= '0;
+              end
+      end
+      else
+      begin
+
+        CS                  <= NS;
+
+        if (is_write) begin
+          casex ({addr[7:2], FEATURE_STAT})
+            {`ENABLE_ICACHE, 1'bx}: ICACHE_CTRL_REGS[`ENABLE_ICACHE] <= {31'h0000_0000, wdata[0]};
+            {`FLUSH_ICACHE, 1'bx}: ICACHE_CTRL_REGS[`FLUSH_ICACHE]  <= {31'h0000_0000, wdata[0]};
+            {`SEL_FLUSH_ICACHE, 1'bx}: ICACHE_CTRL_REGS[`SEL_FLUSH_ICACHE] <= wdata;
+            {`PF_SIZE, 1'bx}: ICACHE_CTRL_REGS[`PF_SIZE] <= {28'h00_0000,wdata[7:0]};
+            {`PF_ADDR, 1'bx}: ICACHE_CTRL_REGS[`PF_ADDR] <= wdata[31:0];
+            {`CLEAR_CNTS, 1'b1}: ICACHE_CTRL_REGS[`CLEAR_CNTS] <= wdata;
+            {`ENABLE_CNTS, 1'b1}: ICACHE_CTRL_REGS[`ENABLE_CNTS] <= wdata;
+          endcase
+        end else begin
+          if (clear_flush_reg) begin
+            ICACHE_CTRL_REGS[`FLUSH_ICACHE] <= 32'h0000_0000;
+          end
+        end
+
+        // sample the ID
+        if(req & gnt)
+        begin
+          r_id    <= id;
+        end
+
+        //Handle register read
+        if (deliver_response == 1'b1) begin
+          r_valid <= 1'b1;
+          casex ({addr[7:2], FEATURE_STAT})
+            {`ENABLE_ICACHE,  1'bx}:  r_rdata <= ICACHE_CTRL_REGS[`ENABLE_ICACHE];
+            {`FLUSH_ICACHE,   1'bx}:  r_rdata <= ICACHE_CTRL_REGS[`FLUSH_ICACHE];
+            {`PF_SIZE,        1'bx}:  r_rdata <= ICACHE_CTRL_REGS[`PF_SIZE];
+            {`PF_ADDR,        1'bx}:  r_rdata <= ICACHE_CTRL_REGS[`PF_ADDR];
+
+            {`CLEAR_CNTS,     1'b1}:  r_rdata <= ICACHE_CTRL_REGS[`CLEAR_CNTS];
+            {`ENABLE_CNTS,    1'b1}:  r_rdata <= ICACHE_CTRL_REGS[`ENABLE_CNTS];
+
+            {6'd16,           1'b1}:  r_rdata <= global_hit_count;
+            {6'd17,           1'b1}:  r_rdata <= global_trans_count;
+            {6'd18,           1'b1}:  r_rdata <= global_miss_count;
+            {6'd19,           1'b1}:  r_rdata <= 32'hFFFF_FFFF;
+
+            default:                  r_rdata <= 32'hDEAD_CACE;
+          endcase
+          r_opc   <= 1'b0;
+        end else begin
+          r_valid <= 1'b0;
+          r_opc   <= 1'b0;
+        end
+      end
+   end
+
+
+
+
+   always_comb
+   begin
+        is_write               = 1'b0;
+        deliver_response       = 1'b0;
+        gnt                    = 1'b0;
+        icache_sel_flush_req_o = 1'b0;
+        clear_flush_reg        = 1'b0;
+
+        pf_req_o               = 1'b0;
+
+        clear_regs             = '0;
+
+        case(CS)
+
+          IDLE:
+          begin
+              gnt = 1'b1;
+
+              if(req)
+              begin
+                if(wen == 1'b1) // read
+                begin
+                      NS               = IDLE;
+                      deliver_response = 1'b1;
+                end
+                else // Write registers
+                begin
+
+                  is_write = 1'b1;
+
+                  casex ({addr[7:2], FEATURE_STAT})
+                    {`ENABLE_ICACHE,    1'bx}:  NS = (wdata == 0) ? DISABLE_ICACHE : ENABLE_ICACHE;
+                    {`FLUSH_ICACHE,     1'bx}:  NS = FLUSH_ICACHE_CHECK;
+                    {`SEL_FLUSH_ICACHE, 1'bx}:  NS = SEL_FLUSH_ICACHE;
+                    {`PF_SIZE,          1'bx}: begin
+                      deliver_response = 1'b1;
+                      NS = IDLE;
+                    end
+                    {`PF_ADDR,          1'bx}:  NS = TRIGGER_PF;
+
+                    {`CLEAR_CNTS,       1'b1}:  NS = CLEAR_STAT_REGS;
+                    {`ENABLE_CNTS,      1'b1}:  NS = ENABLE_STAT_REGS;
+
+                    default:                    NS = IDLE;
+                  endcase
+                end
+              end
+              else // no request
+              begin
+                  NS = IDLE;
+              end
+
+          end //~IDLE
+
+          CLEAR_STAT_REGS: begin
+            if (FEATURE_STAT) begin
+              for (x=0; x<NB_CACHE_BANKS; x++) begin
+                clear_regs[x] = ICACHE_CTRL_REGS[`CLEAR_CNTS][x];
+              end
+              deliver_response = 1'b1;
+            end
+            NS = IDLE;
+          end
+
+          ENABLE_STAT_REGS: begin
+            if (FEATURE_STAT) begin
+              deliver_response = 1'b1;
+            end
+            NS = IDLE;
+          end
+
+
+          ENABLE_ICACHE: 
+          begin
+            gnt = 1'b0;
+            if(|icache_bypass_ack_i == 1'b0) //11111 --> all bypassed; 00000 --> all enabled
+            begin
+              NS = IDLE;
+              deliver_response = 1'b1;
+            end
+            else
+            begin
+              NS = ENABLE_ICACHE;
+            end
+          end //~ENABLE_ICACHE
+
+
+
+          DISABLE_ICACHE: 
+          begin
+            gnt = 1'b0;
+
+            if(&icache_bypass_ack_i == 1'b1) //11111 --> all bypassed; 00000 --> all enabled
+            begin
+              NS = IDLE;
+              deliver_response = 1'b1;
+            end
+            else
+            begin
+              NS = DISABLE_ICACHE;
+            end
+          end //~DIABLE_ICACHE
+
+
+
+
+          FLUSH_ICACHE_CHECK:
+          begin
+              gnt = 1'b0;
+
+              if(icache_flush_ack_i)
+              begin
+                NS = IDLE;
+                deliver_response = 1'b1;
+                 clear_flush_reg  = 1'b1;
+              end
+              else
+              begin
+                NS = FLUSH_ICACHE_CHECK;
+              end
+          end
+
+
+          SEL_FLUSH_ICACHE:
+          begin
+
+              if(icache_sel_flush_ack_i)
+              begin
+                gnt = 1'b1;
+                NS  = IDLE;
+               
+                deliver_response = 1'b1;
+              end
+              else
+              begin
+                NS = SEL_FLUSH_ICACHE;
+              end
+          end
+
+          TRIGGER_PF:
+          begin
+              pf_req_o = 1'b1;
+
+              if(pf_ack_i)
+              begin
+                NS = IDLE;
+                deliver_response = 1'b1;
+              end
+              else
+              begin
+                NS = TRIGGER_PF;
+              end
+          end
+
+
+        default :
+        begin
+                NS = IDLE;
+        end
+        endcase
+   end
+
+   assign pf_event_o = pf_done_i;
+
+endmodule
diff --git a/hw/deps/common_cells/src/addr_decode.sv b/hw/deps/common_cells/src/addr_decode.sv
new file mode 100644
index 0000000..0b25a89
--- /dev/null
+++ b/hw/deps/common_cells/src/addr_decode.sv
@@ -0,0 +1,159 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+/// Address Decoder: Maps the input address combinatorially to an index.
+/// The address map `addr_map_i` is a packed array of rule_t structs.
+/// The ranges of any two rules may overlap. If so, the rule at the higher (more significant)
+/// position in `addr_map_i` prevails.
+///
+/// There can be an arbitrary number of address rules. There can be multiple
+/// ranges defined for the same index. The start address has to be less than the end address.
+///
+/// There is the possibility to add a default mapping:
+/// `en_default_idx_i`: Driving this port to `1'b1` maps all input addresses
+/// for which no rule in `addr_map_i` exists to the default index specified by
+/// `default_idx_i`. In this case, `dec_error_o` is always `1'b0`.
+///
+/// Assertions: The module checks every time there is a change in the address mapping
+/// if the resulting map is valid. It fatals if `start_addr` is higher than `end_addr`
+/// or if a mapping targets an index that is outside the number of allowed indices.
+/// It issues warnings if the address regions of any two mappings overlap.
+module addr_decode #(
+  /// Highest index which can happen in a rule.
+  parameter int unsigned NoIndices = 32'd0,
+  /// Total number of rules.
+  parameter int unsigned NoRules   = 32'd0,
+  /// Address type inside the rules and to decode.
+  parameter type         addr_t    = logic,
+  /// Rule packed struct type.
+  /// The address decoder expects three fields in `rule_t`:
+  ///
+  /// typedef struct packed {
+  ///   int unsigned idx;
+  ///   addr_t       start_addr;
+  ///   addr_t       end_addr;
+  /// } rule_t;
+  ///
+  ///  - `idx`:        index of the rule, has to be < `NoIndices`
+  ///  - `start_addr`: start address of the range the rule describes, value is included in range
+  ///  - `end_addr`:   end address of the range the rule describes, value is NOT included in range
+  parameter type         rule_t    = logic,
+  /// Dependent parameter, do **not** overwite!
+  ///
+  /// Width of the `idx_o` output port.
+  parameter int unsigned IdxWidth  = cf_math_pkg::idx_width(NoIndices),
+  /// Dependent parameter, do **not** overwite!
+  ///
+  /// Type of the `idx_o` output port.
+  parameter type         idx_t     = logic [IdxWidth-1:0]
+) (
+  /// Address to decode.
+  input  addr_t               addr_i,
+  /// Address map: rule with the highest array position wins on collision
+  input  rule_t [NoRules-1:0] addr_map_i,
+  /// Decoded index.
+  output idx_t                idx_o,
+  /// Decode is valid.
+  output logic                dec_valid_o,
+  /// Decode is not valid, no matching rule found.
+  output logic                dec_error_o,
+  /// Enable default port mapping.
+  ///
+  /// When not used, tie to `0`.
+  input  logic                en_default_idx_i,
+  /// Default port index.
+  ///
+  /// When `en_default_idx_i` is `1`, this will be the index when no rule matches.
+  ///
+  /// When not used, tie to `0`.
+  input  idx_t                default_idx_i
+);
+
+  logic [NoRules-1:0] matched_rules; // purely for address map debugging
+
+  always_comb begin
+    // default assignments
+    matched_rules = '0;
+    dec_valid_o   = 1'b0;
+    dec_error_o   = (en_default_idx_i) ? 1'b0 : 1'b1;
+    idx_o         = (en_default_idx_i) ? default_idx_i : '0;
+
+    // match the rules
+    for (int unsigned i = 0; i < NoRules; i++) begin
+      if ((addr_i >= addr_map_i[i].start_addr) && (addr_i < addr_map_i[i].end_addr)) begin
+        matched_rules[i] = 1'b1;
+        dec_valid_o      = 1'b1;
+        dec_error_o      = 1'b0;
+        idx_o            = idx_t'(addr_map_i[i].idx);
+      end
+    end
+  end
+
+  // Assumptions and assertions
+  `ifndef VERILATOR
+  // pragma translate_off
+  initial begin : proc_check_parameters
+    assume ($bits(addr_i) == $bits(addr_map_i[0].start_addr)) else
+      $warning($sformatf("Input address has %d bits and address map has %d bits.",
+        $bits(addr_i), $bits(addr_map_i[0].start_addr)));
+    assume (NoRules > 0) else
+      $fatal(1, $sformatf("At least one rule needed"));
+    assume (NoIndices > 0) else
+      $fatal(1, $sformatf("At least one index needed"));
+  end
+
+  assert final ($onehot0(matched_rules)) else
+    $warning("More than one bit set in the one-hot signal, matched_rules");
+
+  // These following assumptions check the validity of the address map.
+  // The assumptions gets generated for each distinct pair of rules.
+  // Each assumption is present two times, as they rely on one rules being
+  // effectively ordered. Only one of the rules with the same function is
+  // active at a time for a given pair.
+  // check_start:        Enforces a smaller start than end address.
+  // check_idx:          Enforces a valid index in the rule.
+  // check_overlap:      Warns if there are overlapping address regions.
+  always @(addr_map_i) #0 begin : proc_check_addr_map
+    if (!$isunknown(addr_map_i)) begin
+      for (int unsigned i = 0; i < NoRules; i++) begin
+        check_start : assume (addr_map_i[i].start_addr < addr_map_i[i].end_addr) else
+          $fatal(1, $sformatf("This rule has a higher start than end address!!!\n\
+              Violating rule %d.\n\
+              Rule> IDX: %h START: %h END: %h\n\
+              #####################################################",
+              i ,addr_map_i[i].idx, addr_map_i[i].start_addr, addr_map_i[i].end_addr));
+        // check the SLV ids
+        check_idx : assume (addr_map_i[i].idx < NoIndices) else
+            $fatal(1, $sformatf("This rule has a IDX that is not allowed!!!\n\
+            Violating rule %d.\n\
+            Rule> IDX: %h START: %h END: %h\n\
+            Rule> MAX_IDX: %h\n\
+            #####################################################",
+            i, addr_map_i[i].idx, addr_map_i[i].start_addr, addr_map_i[i].end_addr,
+            (NoIndices-1)));
+        for (int unsigned j = i + 1; j < NoRules; j++) begin
+          // overlap check
+          check_overlap : assume (!((addr_map_i[j].start_addr < addr_map_i[i].end_addr) &&
+                                    (addr_map_i[j].end_addr > addr_map_i[i].start_addr)))   else
+               $warning($sformatf("Overlapping address region found!!!\n\
+              Rule %d: IDX: %h START: %h END: %h\n\
+              Rule %d: IDX: %h START: %h END: %h\n\
+              #####################################################",
+              i, addr_map_i[i].idx, addr_map_i[i].start_addr, addr_map_i[i].end_addr,
+              j, addr_map_i[j].idx, addr_map_i[j].start_addr, addr_map_i[j].end_addr));
+        end
+      end
+    end
+  end
+  // pragma translate_on
+  `endif
+endmodule
diff --git a/hw/deps/common_cells/src/cf_math_pkg.sv b/hw/deps/common_cells/src/cf_math_pkg.sv
new file mode 100644
index 0000000..c957dcf
--- /dev/null
+++ b/hw/deps/common_cells/src/cf_math_pkg.sv
@@ -0,0 +1,85 @@
+// Copyright 2016 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// cf_math_pkg: Constant Function Implementations of Mathematical Functions for HDL Elaboration
+///
+/// This package contains a collection of mathematical functions that are commonly used when defining
+/// the value of constants in HDL code.  These functions are implemented as Verilog constants
+/// functions.  Introduced in Verilog 2001 (IEEE Std 1364-2001), a constant function (§ 10.3.5) is a
+/// function whose value can be evaluated at compile time or during elaboration.  A constant function
+/// must be called with arguments that are constants.
+package cf_math_pkg;
+
+    /// Ceiled Division of Two Natural Numbers
+    ///
+    /// Returns the quotient of two natural numbers, rounded towards plus infinity.
+    function automatic integer ceil_div (input longint dividend, input longint divisor);
+        automatic longint remainder;
+
+        // pragma translate_off
+        `ifndef VERILATOR
+        if (dividend < 0) begin
+            $fatal(1, "Dividend %0d is not a natural number!", dividend);
+        end
+
+        if (divisor < 0) begin
+            $fatal(1, "Divisor %0d is not a natural number!", divisor);
+        end
+
+        if (divisor == 0) begin
+            $fatal(1, "Division by zero!");
+        end
+        `endif
+        // pragma translate_on
+
+        remainder = dividend;
+        for (ceil_div = 0; remainder > 0; ceil_div++) begin
+            remainder = remainder - divisor;
+        end
+    endfunction
+
+    /// Index width required to be able to represent up to `num_idx` indices as a binary
+    /// encoded signal.
+    /// Ensures that the minimum width if an index signal is `1`, regardless of parametrization.
+    ///
+    /// Sample usage in type definition:
+    /// As parameter:
+    ///   `parameter type idx_t = logic[cf_math_pkg::idx_width(NumIdx)-1:0]`
+    /// As typedef:
+    ///   `typedef logic [cf_math_pkg::idx_width(NumIdx)-1:0] idx_t`
+    function automatic integer unsigned idx_width (input integer unsigned num_idx);
+        return (num_idx > 32'd1) ? unsigned'($clog2(num_idx)) : 32'd1;
+    endfunction
+
+    /// Ceiled Binary Logarithm of a Natural Number
+    ///
+    /// Returns the binary logarithm (i.e., the logarithm to the base 2) of a natural number rounded
+    /// towards plus infinity.
+    ///
+    /// Use this as drop-in replacement for the `$clog2` system function where the latter is not
+    /// supported by your toolchain.
+    function integer clog2 (input longint unsigned val);
+        automatic longint unsigned tmp;
+
+        // pragma translate_off
+        `ifndef VERILATOR
+        if (val == 0) begin
+            $fatal(1, "Logarithm of 0 cannot be represented!");
+        end
+        `endif
+        // pragma translate_on
+
+        tmp = val - 1;
+        for (clog2 = 0; tmp > 0; clog2++) begin
+            tmp = tmp >> 1;
+        end
+    endfunction
+
+endpackage
diff --git a/hw/deps/common_cells/src/counter.sv b/hw/deps/common_cells/src/counter.sv
new file mode 100644
index 0000000..43392e4
--- /dev/null
+++ b/hw/deps/common_cells/src/counter.sv
@@ -0,0 +1,43 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Florian Zaruba
+// Description: Generic up/down counter
+
+module counter #(
+    parameter int unsigned WIDTH = 4,
+    parameter bit STICKY_OVERFLOW = 1'b0
+)(
+    input  logic             clk_i,
+    input  logic             rst_ni,
+    input  logic             clear_i, // synchronous clear
+    input  logic             en_i,    // enable the counter
+    input  logic             load_i,  // load a new value
+    input  logic             down_i,  // downcount, default is up
+    input  logic [WIDTH-1:0] d_i,
+    output logic [WIDTH-1:0] q_o,
+    output logic             overflow_o
+);
+    delta_counter #(
+        .WIDTH          (WIDTH),
+        .STICKY_OVERFLOW (STICKY_OVERFLOW)
+    ) i_counter (
+        .clk_i,
+        .rst_ni,
+        .clear_i,
+        .en_i,
+        .load_i,
+        .down_i,
+        .delta_i({{WIDTH-1{1'b0}}, 1'b1}),
+        .d_i,
+        .q_o,
+        .overflow_o
+    );
+endmodule
diff --git a/hw/deps/common_cells/src/delta_counter.sv b/hw/deps/common_cells/src/delta_counter.sv
new file mode 100644
index 0000000..90b5cff
--- /dev/null
+++ b/hw/deps/common_cells/src/delta_counter.sv
@@ -0,0 +1,74 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Up/down counter with variable delta
+
+module delta_counter #(
+    parameter int unsigned WIDTH = 4,
+    parameter bit STICKY_OVERFLOW = 1'b0
+)(
+    input  logic             clk_i,
+    input  logic             rst_ni,
+    input  logic             clear_i, // synchronous clear
+    input  logic             en_i,    // enable the counter
+    input  logic             load_i,  // load a new value
+    input  logic             down_i,  // downcount, default is up
+    input  logic [WIDTH-1:0] delta_i,
+    input  logic [WIDTH-1:0] d_i,
+    output logic [WIDTH-1:0] q_o,
+    output logic             overflow_o
+);
+    logic [WIDTH:0] counter_q, counter_d;
+    if (STICKY_OVERFLOW) begin : gen_sticky_overflow
+        logic overflow_d, overflow_q;
+        always_ff @(posedge clk_i or negedge rst_ni) overflow_q <= ~rst_ni ? 1'b0 : overflow_d;
+        always_comb begin
+            overflow_d = overflow_q;
+            if (clear_i || load_i) begin
+                overflow_d = 1'b0;
+            end else if (!overflow_q && en_i) begin
+                if (down_i) begin
+                    overflow_d = delta_i > counter_q[WIDTH-1:0];
+                end else begin
+                    overflow_d = counter_q[WIDTH-1:0] > ({WIDTH{1'b1}} - delta_i);
+                end
+            end
+        end
+        assign overflow_o = overflow_q;
+    end else begin : gen_transient_overflow
+        // counter overflowed if the MSB is set
+        assign overflow_o = counter_q[WIDTH];
+    end
+    assign q_o = counter_q[WIDTH-1:0];
+
+    always_comb begin
+        counter_d = counter_q;
+
+        if (clear_i) begin
+            counter_d = '0;
+        end else if (load_i) begin
+            counter_d = {1'b0, d_i};
+        end else if (en_i) begin
+            if (down_i) begin
+                counter_d = counter_q - delta_i;
+            end else begin
+                counter_d = counter_q + delta_i;
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if (!rst_ni) begin
+           counter_q <= '0;
+        end else begin
+           counter_q <= counter_d;
+        end
+    end
+endmodule
diff --git a/hw/deps/common_cells/src/deprecated/fifo_v1.sv b/hw/deps/common_cells/src/deprecated/fifo_v1.sv
new file mode 100644
index 0000000..31295e8
--- /dev/null
+++ b/hw/deps/common_cells/src/deprecated/fifo_v1.sv
@@ -0,0 +1,57 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+
+/* verilator lint_off DECLFILENAME */
+module fifo #(
+    parameter bit          FALL_THROUGH = 1'b0, // fifo is in fall-through mode
+    parameter int unsigned DATA_WIDTH   = 32,   // default data width if the fifo is of type logic
+    parameter int unsigned DEPTH        = 8,    // depth can be arbitrary from 0 to 2**32
+    parameter int unsigned THRESHOLD    = 1,    // fill count until when to assert threshold_o
+    parameter type dtype                = logic [DATA_WIDTH-1:0]
+)(
+    input  logic  clk_i,            // Clock
+    input  logic  rst_ni,           // Asynchronous reset active low
+    input  logic  flush_i,          // flush the queue
+    input  logic  testmode_i,       // test_mode to bypass clock gating
+    // status flags
+    output logic  full_o,           // queue is full
+    output logic  empty_o,          // queue is empty
+    output logic  threshold_o,      // the FIFO is above the specified threshold
+    // as long as the queue is not full we can push new data
+    input  dtype  data_i,           // data to push into the queue
+    input  logic  push_i,           // data is valid and can be pushed to the queue
+    // as long as the queue is not empty we can pop new elements
+    output dtype  data_o,           // output data
+    input  logic  pop_i             // pop head from queue
+);
+    fifo_v2 #(
+        .FALL_THROUGH ( FALL_THROUGH ),
+        .DATA_WIDTH   ( DATA_WIDTH   ),
+        .DEPTH        ( DEPTH        ),
+        .ALM_FULL_TH  ( THRESHOLD    ),
+        .dtype        ( dtype        )
+    ) impl (
+        .clk_i       ( clk_i       ),
+        .rst_ni      ( rst_ni      ),
+        .flush_i     ( flush_i     ),
+        .testmode_i  ( testmode_i  ),
+        .full_o      ( full_o      ),
+        .empty_o     ( empty_o     ),
+        .alm_full_o  ( threshold_o ),
+        .alm_empty_o (             ),
+        .data_i      ( data_i      ),
+        .push_i      ( push_i      ),
+        .data_o      ( data_o      ),
+        .pop_i       ( pop_i       )
+    );
+endmodule
+/* verilator lint_on DECLFILENAME */
diff --git a/hw/deps/common_cells/src/deprecated/fifo_v2.sv b/hw/deps/common_cells/src/deprecated/fifo_v2.sv
new file mode 100644
index 0000000..9c87ed9
--- /dev/null
+++ b/hw/deps/common_cells/src/deprecated/fifo_v2.sv
@@ -0,0 +1,79 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+
+module fifo_v2 #(
+    parameter bit          FALL_THROUGH = 1'b0, // fifo is in fall-through mode
+    parameter int unsigned DATA_WIDTH   = 32,   // default data width if the fifo is of type logic
+    parameter int unsigned DEPTH        = 8,    // depth can be arbitrary from 0 to 2**32
+    parameter int unsigned ALM_EMPTY_TH = 1,    // almost empty threshold (when to assert alm_empty_o)
+    parameter int unsigned ALM_FULL_TH  = 1,    // almost full threshold (when to assert alm_full_o)
+    parameter type dtype                = logic [DATA_WIDTH-1:0],
+    // DO NOT OVERWRITE THIS PARAMETER
+    parameter int unsigned ADDR_DEPTH   = (DEPTH > 1) ? $clog2(DEPTH) : 1
+)(
+    input  logic  clk_i,            // Clock
+    input  logic  rst_ni,           // Asynchronous reset active low
+    input  logic  flush_i,          // flush the queue
+    input  logic  testmode_i,       // test_mode to bypass clock gating
+    // status flags
+    output logic  full_o,           // queue is full
+    output logic  empty_o,          // queue is empty
+    output logic  alm_full_o,       // FIFO fillstate >= the specified threshold
+    output logic  alm_empty_o,      // FIFO fillstate <= the specified threshold
+    // as long as the queue is not full we can push new data
+    input  dtype  data_i,           // data to push into the queue
+    input  logic  push_i,           // data is valid and can be pushed to the queue
+    // as long as the queue is not empty we can pop new elements
+    output dtype  data_o,           // output data
+    input  logic  pop_i             // pop head from queue
+);
+
+    logic [ADDR_DEPTH-1:0] usage;
+
+    // generate threshold parameters
+    if (DEPTH == 0) begin
+        assign alm_full_o  = 1'b0; // that signal does not make any sense in a FIFO of depth 0
+        assign alm_empty_o = 1'b0; // that signal does not make any sense in a FIFO of depth 0
+    end else begin
+        assign alm_full_o   = (usage >= ALM_FULL_TH[ADDR_DEPTH-1:0]);
+        assign alm_empty_o  = (usage <= ALM_EMPTY_TH[ADDR_DEPTH-1:0]);
+    end
+
+    fifo_v3 #(
+        .FALL_THROUGH ( FALL_THROUGH ),
+        .DATA_WIDTH   ( DATA_WIDTH   ),
+        .DEPTH        ( DEPTH        ),
+        .dtype        ( dtype        )
+    ) i_fifo_v3 (
+        .clk_i,
+        .rst_ni,
+        .flush_i,
+        .testmode_i,
+        .full_o,
+        .empty_o,
+        .usage_o (usage),
+        .data_i,
+        .push_i,
+        .data_o,
+        .pop_i
+    );
+
+    // pragma translate_off
+    `ifndef VERILATOR
+        initial begin
+            assert (ALM_FULL_TH <= DEPTH)  else $error("ALM_FULL_TH can't be larger than the DEPTH.");
+            assert (ALM_EMPTY_TH <= DEPTH) else $error("ALM_EMPTY_TH can't be larger than the DEPTH.");
+        end
+    `endif
+    // pragma translate_on
+
+endmodule // fifo_v2
diff --git a/hw/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv b/hw/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
new file mode 100644
index 0000000..fb0080a
--- /dev/null
+++ b/hw/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
@@ -0,0 +1,64 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Igor Loi <igor.loi@unibo.it>
+
+module generic_LFSR_8bit
+  #(
+    parameter OH_WIDTH      = 4,
+    parameter BIN_WIDTH     = $clog2(OH_WIDTH),
+    parameter SEED          = 8'b00000000
+    ) 
+   (
+    output logic [OH_WIDTH-1:0]    data_OH_o,   // One hot encoding
+    output logic [BIN_WIDTH-1:0]   data_BIN_o,  // Binary encoding
+    input  logic                   enable_i,        //
+    input  logic                   clk,             //
+    input  logic                   rst_n            //
+    );
+   
+   logic [7:0] 			   out;
+   logic                           linear_feedback;
+   logic [BIN_WIDTH-1:0] 	   temp_ref_way;
+   
+   
+   //-------------Code Starts Here-------
+   assign linear_feedback = !(out[7] ^ out[3] ^ out[2] ^ out[1]); // TAPS for XOR feedback
+   
+   assign data_BIN_o = temp_ref_way;
+   
+   always_ff @(posedge clk, negedge rst_n)
+     begin
+	if (rst_n == 1'b0)
+	  begin
+	     out <= SEED ;
+	  end 
+	else if (enable_i) 
+          begin
+             out <= {out[6],out[5],out[4],out[3],out[2],out[1],out[0], linear_feedback};
+          end 
+     end
+   
+   generate
+      
+      if(OH_WIDTH == 2)
+	assign temp_ref_way = out[1];
+      else
+	assign temp_ref_way = out[BIN_WIDTH:1];
+   endgenerate
+   
+   // Bin to One Hot Encoder
+   always_comb
+     begin
+	data_OH_o = '0;
+	data_OH_o[temp_ref_way] = 1'b1;
+     end
+   
+endmodule
diff --git a/hw/deps/common_cells/src/deprecated/generic_fifo.sv b/hw/deps/common_cells/src/deprecated/generic_fifo.sv
new file mode 100644
index 0000000..ece4aac
--- /dev/null
+++ b/hw/deps/common_cells/src/deprecated/generic_fifo.sv
@@ -0,0 +1,274 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// ============================================================================= //
+// Company:        Multitherman Laboratory @ DEIS - University of Bologna        //
+//                    Viale Risorgimento 2 40136                                 //
+//                    Bologna - fax 0512093785 -                                 //
+//                                                                               //
+// Engineer:       Igor Loi - igor.loi@unibo.it                                  //
+//                                                                               //
+//                                                                               //
+// Additional contributions by:                                                  //
+//                                                                               //
+//                                                                               //
+//                                                                               //
+// Create Date:    01/02/2014                                                    //
+// Design Name:    MISC                                                          //
+// Module Name:    generic_fifo                                                  //
+// Project Name:   PULP                                                          //
+// Language:       SystemVerilog                                                 //
+//                                                                               //
+// Description:   A simple FIFO used in the D_address_decoder, and D_allocator   //
+//                to store the destinations ports                                //
+//                                                                               //
+// Revision:                                                                     //
+// Revision v0.1 - 01/02/2014 : File Created                                     //
+// Revision v0.2 - 02/09/2015 : Updated with a global CG cell                    //
+//                                                                               //
+// ============================================================================= //
+
+module generic_fifo
+#(
+   parameter int unsigned          DATA_WIDTH = 32,
+   parameter int unsigned          DATA_DEPTH = 8
+)
+(
+   input  logic                                    clk,
+   input  logic                                    rst_n,
+   //PUSH SIDE
+   input  logic [DATA_WIDTH-1:0]                   data_i,
+   input  logic                                    valid_i,
+   output logic                                    grant_o,
+   //POP SIDE
+   output logic [DATA_WIDTH-1:0]                   data_o,
+   output logic                                    valid_o,
+   input  logic                                    grant_i,
+
+   input  logic                                    test_mode_i
+);
+
+
+   // Local Parameter
+   localparam int unsigned ADDR_DEPTH = $clog2(DATA_DEPTH);
+   enum logic [1:0] { EMPTY, FULL, MIDDLE } CS, NS;
+   // Internal Signals
+
+   logic       gate_clock;
+   logic       clk_gated;
+
+   logic [ADDR_DEPTH-1:0]  Pop_Pointer_CS,  Pop_Pointer_NS;
+   logic [ADDR_DEPTH-1:0]  Push_Pointer_CS, Push_Pointer_NS;
+   logic [DATA_WIDTH-1:0]  FIFO_REGISTERS[DATA_DEPTH-1:0];
+   int unsigned            i;
+
+   // Parameter Check
+   // synopsys translate_off
+   initial begin : parameter_check
+      integer param_err_flg;
+      param_err_flg = 0;
+
+      if (DATA_WIDTH < 1) begin
+         param_err_flg = 1;
+         $display("ERROR: %m :\n  Invalid value (%d) for parameter DATA_WIDTH (legal range: greater than 1)", DATA_WIDTH );
+      end
+
+      if (DATA_DEPTH < 1) begin
+         param_err_flg = 1;
+         $display("ERROR: %m :\n  Invalid value (%d) for parameter DATA_DEPTH (legal range: greater than 1)", DATA_DEPTH );
+      end
+   end
+   // synopsys translate_on
+
+`ifndef PULP_FPGA_EMUL
+   cluster_clock_gating cg_cell
+   (
+     .clk_i     ( clk         ),
+     .en_i      (~gate_clock  ),
+     .test_en_i ( test_mode_i ),
+     .clk_o     ( clk_gated   )
+   );
+`else
+   assign clk_gated = clk;
+`endif
+
+   // UPDATE THE STATE
+   always_ff @(posedge clk, negedge rst_n)
+   begin
+       if(rst_n == 1'b0)
+       begin
+               CS              <= EMPTY;
+               Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
+               Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
+       end
+       else
+       begin
+               CS              <= NS;
+               Pop_Pointer_CS  <= Pop_Pointer_NS;
+               Push_Pointer_CS <= Push_Pointer_NS;
+       end
+   end
+
+
+   // Compute Next State
+   always_comb
+   begin
+      gate_clock      = 1'b0;
+
+      case(CS)
+
+      EMPTY:
+      begin
+          grant_o = 1'b1;
+          valid_o = 1'b0;
+
+          case(valid_i)
+          1'b0 :
+          begin
+                  NS              = EMPTY;
+                  Push_Pointer_NS = Push_Pointer_CS;
+                  Pop_Pointer_NS  = Pop_Pointer_CS;
+                  gate_clock      = 1'b1;
+          end
+
+          1'b1:
+          begin
+                  NS              = MIDDLE;
+                  Push_Pointer_NS = Push_Pointer_CS + 1'b1;
+                  Pop_Pointer_NS  = Pop_Pointer_CS;
+          end
+
+          endcase
+      end//~EMPTY
+
+      MIDDLE:
+      begin
+          grant_o = 1'b1;
+          valid_o = 1'b1;
+
+          case({valid_i,grant_i})
+
+          2'b01:
+          begin
+                  gate_clock      = 1'b1;
+
+                  if((Pop_Pointer_CS == Push_Pointer_CS -1 ) || ((Pop_Pointer_CS == DATA_DEPTH-1) && (Push_Pointer_CS == 0) ))
+                          NS              = EMPTY;
+                  else
+                          NS              = MIDDLE;
+
+                  Push_Pointer_NS = Push_Pointer_CS;
+
+                  if(Pop_Pointer_CS == DATA_DEPTH-1)
+                          Pop_Pointer_NS  = 0;
+                  else
+                          Pop_Pointer_NS  = Pop_Pointer_CS + 1'b1;
+          end
+
+          2'b00 :
+          begin
+                  gate_clock      = 1'b1;
+                  NS              = MIDDLE;
+                  Push_Pointer_NS = Push_Pointer_CS;
+                  Pop_Pointer_NS  = Pop_Pointer_CS;
+          end
+
+          2'b11:
+          begin
+                  NS              = MIDDLE;
+
+                  if(Push_Pointer_CS == DATA_DEPTH-1)
+                          Push_Pointer_NS = 0;
+                  else
+                          Push_Pointer_NS = Push_Pointer_CS + 1'b1;
+
+                  if(Pop_Pointer_CS == DATA_DEPTH-1)
+                          Pop_Pointer_NS  = 0;
+                  else
+                          Pop_Pointer_NS  = Pop_Pointer_CS  + 1'b1;
+          end
+
+          2'b10:
+          begin
+                  if(( Push_Pointer_CS == Pop_Pointer_CS - 1) || ( (Push_Pointer_CS == DATA_DEPTH-1) && (Pop_Pointer_CS == 0) ))
+                          NS              = FULL;
+                  else
+                          NS        = MIDDLE;
+
+                  if(Push_Pointer_CS == DATA_DEPTH - 1)
+                          Push_Pointer_NS = 0;
+                  else
+                          Push_Pointer_NS = Push_Pointer_CS + 1'b1;
+
+                  Pop_Pointer_NS  = Pop_Pointer_CS;
+          end
+
+          endcase
+      end
+
+      FULL:
+      begin
+          grant_o     = 1'b0;
+          valid_o     = 1'b1;
+          gate_clock  = 1'b1;
+
+          case(grant_i)
+          1'b1:
+          begin
+                  NS              = MIDDLE;
+
+                  Push_Pointer_NS = Push_Pointer_CS;
+
+                  if(Pop_Pointer_CS == DATA_DEPTH-1)
+                          Pop_Pointer_NS  = 0;
+                  else
+                          Pop_Pointer_NS  = Pop_Pointer_CS  + 1'b1;
+          end
+
+          1'b0:
+          begin
+                  NS              = FULL;
+                  Push_Pointer_NS = Push_Pointer_CS;
+                  Pop_Pointer_NS  = Pop_Pointer_CS;
+          end
+          endcase
+
+      end // end of FULL
+
+      default :
+      begin
+          gate_clock      = 1'b1;
+          grant_o         = 1'b0;
+          valid_o         = 1'b0;
+          NS              = EMPTY;
+          Pop_Pointer_NS  = 0;
+          Push_Pointer_NS = 0;
+      end
+
+      endcase
+   end
+
+   always_ff @(posedge clk_gated, negedge rst_n)
+   begin
+      if(rst_n == 1'b0)
+      begin
+      for (i=0; i< DATA_DEPTH; i++)
+         FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
+      end
+      else
+      begin
+         if((grant_o == 1'b1) && (valid_i == 1'b1))
+            FIFO_REGISTERS[Push_Pointer_CS] <= data_i;
+      end
+   end
+
+   assign data_o = FIFO_REGISTERS[Pop_Pointer_CS];
+
+endmodule // generic_fifo
diff --git a/hw/deps/common_cells/src/edge_propagator_tx.sv b/hw/deps/common_cells/src/edge_propagator_tx.sv
new file mode 100644
index 0000000..0274a43
--- /dev/null
+++ b/hw/deps/common_cells/src/edge_propagator_tx.sv
@@ -0,0 +1,40 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Antonio Pullini <pullinia@iis.ee.ethz.ch>
+
+module edge_propagator_tx (
+    input  logic clk_i,
+    input  logic rstn_i,
+    input  logic valid_i,
+    input  logic ack_i,
+    output logic valid_o
+);
+
+    logic [1:0]   sync_a;
+
+    logic    r_input_reg;
+    logic    s_input_reg_next;
+
+    assign s_input_reg_next = valid_i | (r_input_reg & ~sync_a[0]);
+
+    always @(negedge rstn_i or posedge clk_i) begin
+        if (~rstn_i) begin
+            r_input_reg <= 1'b0;
+            sync_a      <= 2'b00;
+        end else begin
+            r_input_reg <= s_input_reg_next;
+            sync_a      <= {ack_i,sync_a[1]};
+        end
+    end
+
+    assign valid_o = r_input_reg;
+
+endmodule
diff --git a/hw/deps/common_cells/src/fall_through_register.sv b/hw/deps/common_cells/src/fall_through_register.sv
new file mode 100644
index 0000000..fcbbe31
--- /dev/null
+++ b/hw/deps/common_cells/src/fall_through_register.sv
@@ -0,0 +1,58 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Fall-through register with a simple stream-like ready/valid handshake.
+// This register does not cut combinatorial paths on any signals: in case the module at its output
+// is ready to accept data within the same clock cycle, they are forwarded. Use this module to get a
+// 'default ready' behavior towards the input.
+module fall_through_register #(
+    parameter type T = logic  // Vivado requires a default value for type parameters.
+) (
+    input  logic    clk_i,          // Clock
+    input  logic    rst_ni,         // Asynchronous active-low reset
+    input  logic    clr_i,          // Synchronous clear
+    input  logic    testmode_i,     // Test mode to bypass clock gating
+    // Input port
+    input  logic    valid_i,
+    output logic    ready_o,
+    input  T        data_i,
+    // Output port
+    output logic    valid_o,
+    input  logic    ready_i,
+    output T        data_o
+);
+
+    logic   fifo_empty,
+            fifo_full;
+
+    fifo_v2 #(
+        .FALL_THROUGH   (1'b1),
+        .DATA_WIDTH     ($size(T)),
+        .DEPTH          (1),
+        .dtype          (T)
+    ) i_fifo (
+        .clk_i          (clk_i),
+        .rst_ni         (rst_ni),
+        .flush_i        (clr_i),
+        .testmode_i     (testmode_i),
+        .full_o         (fifo_full),
+        .empty_o        (fifo_empty),
+        .alm_full_o     ( ),
+        .alm_empty_o    ( ),
+        .data_i         (data_i),
+        .push_i         (valid_i & ~fifo_full),
+        .data_o         (data_o),
+        .pop_i          (ready_i & ~fifo_empty)
+    );
+
+    assign ready_o = ~fifo_full;
+    assign valid_o = ~fifo_empty;
+
+endmodule
diff --git a/hw/deps/common_cells/src/fifo_v3.sv b/hw/deps/common_cells/src/fifo_v3.sv
new file mode 100644
index 0000000..6da3268
--- /dev/null
+++ b/hw/deps/common_cells/src/fifo_v3.sv
@@ -0,0 +1,155 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+
+module fifo_v3 #(
+    parameter bit          FALL_THROUGH = 1'b0, // fifo is in fall-through mode
+    parameter int unsigned DATA_WIDTH   = 32,   // default data width if the fifo is of type logic
+    parameter int unsigned DEPTH        = 8,    // depth can be arbitrary from 0 to 2**32
+    parameter type dtype                = logic [DATA_WIDTH-1:0],
+    // DO NOT OVERWRITE THIS PARAMETER
+    parameter int unsigned ADDR_DEPTH   = (DEPTH > 1) ? $clog2(DEPTH) : 1
+)(
+    input  logic  clk_i,            // Clock
+    input  logic  rst_ni,           // Asynchronous reset active low
+    input  logic  flush_i,          // flush the queue
+    input  logic  testmode_i,       // test_mode to bypass clock gating
+    // status flags
+    output logic  full_o,           // queue is full
+    output logic  empty_o,          // queue is empty
+    output logic  [ADDR_DEPTH-1:0] usage_o,  // fill pointer
+    // as long as the queue is not full we can push new data
+    input  dtype  data_i,           // data to push into the queue
+    input  logic  push_i,           // data is valid and can be pushed to the queue
+    // as long as the queue is not empty we can pop new elements
+    output dtype  data_o,           // output data
+    input  logic  pop_i             // pop head from queue
+);
+    // local parameter
+    // FIFO depth - handle the case of pass-through, synthesizer will do constant propagation
+    localparam int unsigned FIFO_DEPTH = (DEPTH > 0) ? DEPTH : 1;
+    // clock gating control
+    logic gate_clock;
+    // pointer to the read and write section of the queue
+    logic [ADDR_DEPTH - 1:0] read_pointer_n, read_pointer_q, write_pointer_n, write_pointer_q;
+    // keep a counter to keep track of the current queue status
+    logic [ADDR_DEPTH:0] status_cnt_n, status_cnt_q; // this integer will be truncated by the synthesis tool
+    // actual memory
+    dtype [FIFO_DEPTH - 1:0] mem_n, mem_q;
+
+    assign usage_o = status_cnt_q[ADDR_DEPTH-1:0];
+
+    if (DEPTH == 0) begin
+        assign empty_o     = ~push_i;
+        assign full_o      = ~pop_i;
+    end else begin
+        assign full_o       = (status_cnt_q == FIFO_DEPTH[ADDR_DEPTH:0]);
+        assign empty_o      = (status_cnt_q == 0) & ~(FALL_THROUGH & push_i);
+    end
+    // status flags
+
+    // read and write queue logic
+    always_comb begin : read_write_comb
+        // default assignment
+        read_pointer_n  = read_pointer_q;
+        write_pointer_n = write_pointer_q;
+        status_cnt_n    = status_cnt_q;
+        data_o          = (DEPTH == 0) ? data_i : mem_q[read_pointer_q];
+        mem_n           = mem_q;
+        gate_clock      = 1'b1;
+
+        // push a new element to the queue
+        if (push_i && ~full_o) begin
+            // push the data onto the queue
+            mem_n[write_pointer_q] = data_i;
+            // un-gate the clock, we want to write something
+            gate_clock = 1'b0;
+            // increment the write counter
+            if (write_pointer_q == FIFO_DEPTH[ADDR_DEPTH-1:0] - 1)
+                write_pointer_n = '0;
+            else
+                write_pointer_n = write_pointer_q + 1;
+            // increment the overall counter
+            status_cnt_n    = status_cnt_q + 1;
+        end
+
+        if (pop_i && ~empty_o) begin
+            // read from the queue is a default assignment
+            // but increment the read pointer...
+            if (read_pointer_n == FIFO_DEPTH[ADDR_DEPTH-1:0] - 1)
+                read_pointer_n = '0;
+            else
+                read_pointer_n = read_pointer_q + 1;
+            // ... and decrement the overall count
+            status_cnt_n   = status_cnt_q - 1;
+        end
+
+        // keep the count pointer stable if we push and pop at the same time
+        if (push_i && pop_i &&  ~full_o && ~empty_o)
+            status_cnt_n   = status_cnt_q;
+
+        // FIFO is in pass through mode -> do not change the pointers
+        if (FALL_THROUGH && (status_cnt_q == 0) && push_i) begin
+            data_o = data_i;
+            if (pop_i) begin
+                status_cnt_n = status_cnt_q;
+                read_pointer_n = read_pointer_q;
+                write_pointer_n = write_pointer_q;
+            end
+        end
+    end
+
+    // sequential process
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if(~rst_ni) begin
+            read_pointer_q  <= '0;
+            write_pointer_q <= '0;
+            status_cnt_q    <= '0;
+        end else begin
+            if (flush_i) begin
+                read_pointer_q  <= '0;
+                write_pointer_q <= '0;
+                status_cnt_q    <= '0;
+             end else begin
+                read_pointer_q  <= read_pointer_n;
+                write_pointer_q <= write_pointer_n;
+                status_cnt_q    <= status_cnt_n;
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+        if(~rst_ni) begin
+            /* verilator lint_off WIDTHCONCAT */
+            mem_q <= '0;
+            /* verilator lint_on WIDTHCONCAT */
+        end else if (!gate_clock) begin
+            mem_q <= mem_n;
+        end
+    end
+
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin
+        assert (DEPTH > 0)             else $error("DEPTH must be greater than 0.");
+    end
+
+    full_write : assert property(
+        @(posedge clk_i) disable iff (~rst_ni) (full_o |-> ~push_i))
+        else $fatal (1, "Trying to push new data although the FIFO is full.");
+
+    empty_read : assert property(
+        @(posedge clk_i) disable iff (~rst_ni) (empty_o |-> ~pop_i))
+        else $fatal (1, "Trying to pop data although the FIFO is empty.");
+`endif
+// pragma translate_on
+
+endmodule // fifo_v3
diff --git a/hw/deps/common_cells/src/id_queue.sv b/hw/deps/common_cells/src/id_queue.sv
new file mode 100644
index 0000000..f67d166
--- /dev/null
+++ b/hw/deps/common_cells/src/id_queue.sv
@@ -0,0 +1,277 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// ID Queue
+//
+// In an ID queue, every element has a numeric ID. Among all elements that have the same ID, the ID
+// queue preserves FIFO order.
+//
+// This ID queue implementation allows to either push (through the `inp_*` signals) or pop (through
+// the `oup_*` signals) one element per clock cycle. The `inp_` port has priority and grants a
+// request iff the queue is not full. The `oup_` port dequeues an element iff `oup_pop_i` is
+// asserted during an `oup_` handshake; otherwise, it performs a non-destructive read. `oup_data_o`
+// is valid iff `oup_data_valid_o` is asserted during an `oup_` handshake. If `oup_data_valid_o` is
+// not asserted, the queue did not contain an element with the provided ID.
+//
+// This ID queue additionally provides the `exists_` port, which searches for an element anywhere in
+// the queue. The comparison performed during the search can be masked: for every bit that is
+// asserted in `exists_mask_i`, the corresponding bit in the queue element and in `exists_data_i`
+// must be equal for a match; the other bits are not compared. If masking is not required, tie
+// `exists_mask_i_ to `'1` and the synthesizer should simplify the comparisons to unmasked ones. The
+// `exists_` port operates independently of the `inp_` and `oup_` ports. If the `exists_` port is
+// unused, tie `exists_req_i` to `1'b0` and the synthesizer should remove the internal comparators.
+//
+// This ID queue can store at most `CAPACITY` elements, independent of their ID. Let
+// - C = `CAPACITY`
+// - B = $bits(data_t)
+// - I = 2**`ID_WIDTH`
+// Then
+// - the queue element storage requires O(C * (B + log2(C))) bit
+// - the ID table requires O(H * log2(C)) bit, where H = min(C, I)
+//
+// Maintainers:
+// - Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+module id_queue #(
+    parameter int ID_WIDTH  = 0,
+    parameter int CAPACITY  = 0,
+    parameter type data_t   = logic,
+    // Dependent parameters, DO NOT OVERRIDE!
+    localparam type id_t    = logic[ID_WIDTH-1:0],
+    localparam type mask_t  = logic[$bits(data_t)-1:0]
+) (
+    input  logic    clk_i,
+    input  logic    rst_ni,
+
+    input  id_t     inp_id_i,
+    input  data_t   inp_data_i,
+    input  logic    inp_req_i,
+    output logic    inp_gnt_o,
+
+    input  data_t   exists_data_i,
+    input  mask_t   exists_mask_i,
+    input  logic    exists_req_i,
+    output logic    exists_o,
+    output logic    exists_gnt_o,
+
+    input  id_t     oup_id_i,
+    input  logic    oup_pop_i,
+    input  logic    oup_req_i,
+    output data_t   oup_data_o,
+    output logic    oup_data_valid_o,
+    output logic    oup_gnt_o
+);
+
+    // Capacity of the head-tail table, which associates an ID with corresponding head and tail
+    // indices.
+    localparam int N_IDS = 2**ID_WIDTH;
+    localparam int HT_CAPACITY = (N_IDS <= CAPACITY) ? N_IDS : CAPACITY;
+    localparam int unsigned HT_IDX_WIDTH = HT_CAPACITY == 1 ? 1 : $clog2(HT_CAPACITY);
+    localparam int unsigned LD_IDX_WIDTH = CAPACITY    == 1 ? 1 : $clog2(CAPACITY);
+
+    // Type for indexing the head-tail table.
+    typedef logic [HT_IDX_WIDTH-1:0] ht_idx_t;
+
+    // Type for indexing the lined data table.
+    typedef logic [LD_IDX_WIDTH-1:0] ld_idx_t;
+
+    // Type of an entry in the head-tail table.
+    typedef struct packed {
+        id_t        id;
+        ld_idx_t    head,
+                    tail;
+        logic       free;
+    } head_tail_t;
+
+    // Type of an entry in the linked data table.
+    typedef struct packed {
+        data_t      data;
+        ld_idx_t    next;
+        logic       free;
+    } linked_data_t;
+
+    head_tail_t [HT_CAPACITY-1:0]   head_tail_d,    head_tail_q;
+
+    linked_data_t [CAPACITY-1:0]    linked_data_d,  linked_data_q;
+
+    logic                           full,
+                                    match_id_valid,
+                                    no_id_match;
+
+    logic [HT_CAPACITY-1:0]         head_tail_free,
+                                    idx_matches_id;
+
+    logic [CAPACITY-1:0]            exists_match,
+                                    linked_data_free;
+
+    id_t                            match_id;
+
+    ht_idx_t                        head_tail_free_idx,
+                                    match_idx;
+
+    ld_idx_t                        linked_data_free_idx;
+
+    // Find the index in the head-tail table that matches a given ID.
+    for (genvar i = 0; i < HT_CAPACITY; i++) begin: gen_idx_match
+        assign idx_matches_id[i] = match_id_valid && (head_tail_q[i].id == match_id) &&
+                !head_tail_q[i].free;
+    end
+    assign no_id_match = !(|idx_matches_id);
+    onehot_to_bin #(
+        .ONEHOT_WIDTH (HT_CAPACITY)
+    ) i_id_ohb (
+        .onehot (idx_matches_id),
+        .bin    (match_idx)
+    );
+
+    // Find the first free index in the head-tail table.
+    for (genvar i = 0; i < HT_CAPACITY; i++) begin: gen_head_tail_free
+        assign head_tail_free[i] = head_tail_q[i].free;
+    end
+    lzc #(
+        .WIDTH  (HT_CAPACITY),
+        .MODE   (0)         // Start at index 0.
+    ) i_ht_free_lzc (
+        .in_i       (head_tail_free),
+        .cnt_o      (head_tail_free_idx),
+        .empty_o    ()
+    );
+
+    // Find the first free index in the linked data table.
+    for (genvar i = 0; i < CAPACITY; i++) begin: gen_linked_data_free
+        assign linked_data_free[i] = linked_data_q[i].free;
+    end
+    lzc #(
+        .WIDTH  (CAPACITY),
+        .MODE   (0)         // Start at index 0.
+    ) i_ld_free_lzc (
+        .in_i       (linked_data_free),
+        .cnt_o      (linked_data_free_idx),
+        .empty_o    ()
+    );
+
+    // The queue is full if and only if there are no free items in the linked data structure.
+    assign full = !(|linked_data_free);
+
+    assign inp_gnt_o = ~full;
+    always_comb begin
+        match_id            = 'x;
+        match_id_valid      = 1'b0;
+        head_tail_d         = head_tail_q;
+        linked_data_d       = linked_data_q;
+        oup_gnt_o           = 1'b0;
+        oup_data_o          = data_t'('x);
+        oup_data_valid_o    = 1'b0;
+        if (inp_req_i && !full) begin
+            match_id = inp_id_i;
+            match_id_valid = 1'b1;
+            // If the ID does not yet exist in the queue, add a new ID entry.
+            if (no_id_match) begin
+                head_tail_d[head_tail_free_idx] = head_tail_t'{
+                    id: inp_id_i,
+                    head: linked_data_free_idx,
+                    tail: linked_data_free_idx,
+                    free: 1'b0
+                };
+            // Otherwise append it to the existing ID subqueue.
+            end else begin
+                linked_data_d[head_tail_q[match_idx].tail].next = linked_data_free_idx;
+                head_tail_d[match_idx].tail = linked_data_free_idx;
+            end
+            linked_data_d[linked_data_free_idx] = linked_data_t'{
+                data: inp_data_i,
+                next: 'x,
+                free: 1'b0
+            };
+        end else if (oup_req_i) begin
+            match_id = oup_id_i;
+            match_id_valid = 1'b1;
+            if (!no_id_match) begin
+                oup_data_o = data_t'(linked_data_q[head_tail_q[match_idx].head].data);
+                oup_data_valid_o = 1'b1;
+                if (oup_pop_i) begin
+                    // Set free bit of linked data entry, all other bits are don't care.
+                    linked_data_d[head_tail_q[match_idx].head]      = 'x;
+                    linked_data_d[head_tail_q[match_idx].head][0]   = 1'b1;
+                    if (head_tail_q[match_idx].head == head_tail_q[match_idx].tail) begin
+                        head_tail_d[match_idx] = head_tail_t'{free: 1'b1, default: 'x};
+                    end else begin
+                        head_tail_d[match_idx].head = linked_data_q[head_tail_q[match_idx].head].next;
+                    end
+                end
+            end
+            // Always grant the output request.  If there was no match, the default, invalid entry
+            // will be returned.
+            oup_gnt_o = 1'b1;
+        end
+    end
+
+    // Exists Lookup
+    for (genvar i = 0; i < CAPACITY; i++) begin: gen_lookup
+        mask_t exists_match_bits;
+        for (genvar j = 0; j < $bits(data_t); j++) begin: gen_mask
+            always_comb begin
+                if (linked_data_q[i].free) begin
+                    exists_match_bits[j] = 1'b0;
+                end else begin
+                    if (!exists_mask_i[j]) begin
+                        exists_match_bits[j] = 1'b1;
+                    end else begin
+                        exists_match_bits[j] = (linked_data_q[i].data[j] == exists_data_i[j]);
+                    end
+                end
+            end
+        end
+        assign exists_match[i] = (&exists_match_bits);
+    end
+    always_comb begin
+        exists_gnt_o = 1'b0;
+        exists_o = 'x;
+        if (exists_req_i) begin
+            exists_gnt_o = 1'b1;
+            exists_o = (|exists_match);
+        end
+    end
+
+    // Registers
+    for (genvar i = 0; i < HT_CAPACITY; i++) begin: gen_ht_ffs
+        always_ff @(posedge clk_i, negedge rst_ni) begin
+            if (!rst_ni) begin
+                head_tail_q[i] <= head_tail_t'{free: 1'b1, default: 'x};
+            end else begin
+                head_tail_q[i] <= head_tail_d[i];
+            end
+        end
+    end
+    for (genvar i = 0; i < CAPACITY; i++) begin: gen_data_ffs
+        always_ff @(posedge clk_i, negedge rst_ni) begin
+            if (!rst_ni) begin
+                // Set free bit of linked data entries, all other bits are don't care.
+                linked_data_q[i]    <= 'x;
+                linked_data_q[i][0] <= 1'b1;
+            end else begin
+                linked_data_q[i]    <= linked_data_d[i];
+            end
+        end
+    end
+
+    // Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: validate_params
+        assert (ID_WIDTH >= 1)
+            else $fatal("The ID must at least be one bit wide!");
+        assert (CAPACITY >= 1)
+            else $fatal("The queue must have capacity of at least one entry!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/common_cells/src/lzc.sv b/hw/deps/common_cells/src/lzc.sv
new file mode 100644
index 0000000..90657f5
--- /dev/null
+++ b/hw/deps/common_cells/src/lzc.sv
@@ -0,0 +1,109 @@
+// Copyright (c) 2018 - 2019 ETH Zurich, University of Bologna
+// All rights reserved.
+//
+// This code is under development and not yet released to the public.
+// Until it is released, the code is under the copyright of ETH Zurich and
+// the University of Bologna, and may contain confidential and/or unpublished
+// work. Any reuse/redistribution is strictly forbidden without written
+// permission from ETH Zurich.
+//
+// Bug fixes and contributions will eventually be released under the
+// SolderPad open hardware license in the context of the PULP platform
+// (http://www.pulp-platform.org), under the copyright of ETH Zurich and the
+// University of Bologna.
+
+/// A trailing zero counter / leading zero counter.
+/// Set MODE to 0 for trailing zero counter => cnt_o is the number of trailing zeros (from the LSB)
+/// Set MODE to 1 for leading zero counter  => cnt_o is the number of leading zeros  (from the MSB)
+/// If the input does not contain a zero, `empty_o` is asserted. Additionally `cnt_o` contains
+/// the maximum number of zeros - 1. For example:
+///   in_i = 000_0000, empty_o = 1, cnt_o = 6 (mode = 0)
+///   in_i = 000_0001, empty_o = 0, cnt_o = 0 (mode = 0)
+///   in_i = 000_1000, empty_o = 0, cnt_o = 3 (mode = 0)
+/// Furthermore, this unit contains a more efficient implementation for Verilator (simulation only).
+/// This speeds up simulation significantly.
+module lzc #(
+  /// The width of the input vector.
+  parameter int unsigned WIDTH = 2,
+  /// Mode selection: 0 -> trailing zero, 1 -> leading zero
+  parameter bit          MODE  = 1'b0,
+  /// Dependent parameter. Do **not** change!
+  ///
+  /// Width of the output signal with the zero count.
+  parameter int unsigned CNT_WIDTH = cf_math_pkg::idx_width(WIDTH)
+) (
+  /// Input vector to be counted.
+  input  logic [WIDTH-1:0]     in_i,
+  /// Count of the leading / trailing zeros.
+  output logic [CNT_WIDTH-1:0] cnt_o,
+  /// Counter is empty: Asserted if all bits in in_i are zero.
+  output logic                 empty_o
+);
+
+  if (WIDTH == 1) begin: gen_degenerate_lzc
+
+    assign cnt_o[0] = !in_i[0];
+    assign empty_o  = !in_i[0];
+
+  end else begin: gen_lzc
+
+    localparam int unsigned NUM_LEVELS = $clog2(WIDTH);
+
+    // pragma translate_off
+    initial begin
+      assert(WIDTH > 0) else $fatal(1, "input must be at least one bit wide");
+    end
+    // pragma translate_on
+
+    logic [WIDTH-1:0][NUM_LEVELS-1:0]          index_lut;
+    logic [2**NUM_LEVELS-1:0]                  sel_nodes   /* verilator split_var */;
+    logic [2**NUM_LEVELS-1:0][NUM_LEVELS-1:0]  index_nodes /* verilator split_var */;
+
+    logic [WIDTH-1:0] in_tmp;
+
+    // reverse vector if required
+    always_comb begin : flip_vector
+      for (int unsigned i = 0; i < WIDTH; i++) begin
+        in_tmp[i] = (MODE) ? in_i[WIDTH-1-i] : in_i[i];
+      end
+    end
+
+    for (genvar j = 0; unsigned'(j) < WIDTH; j++) begin : g_index_lut
+      assign index_lut[j] = (NUM_LEVELS)'(unsigned'(j));
+    end
+
+    for (genvar level = 0; unsigned'(level) < NUM_LEVELS; level++) begin : g_levels
+      if (unsigned'(level) == NUM_LEVELS-1) begin : g_last_level
+        for (genvar k = 0; k < 2**level; k++) begin : g_level
+          // if two successive indices are still in the vector...
+          if (unsigned'(k) * 2 < WIDTH-1) begin
+            assign sel_nodes[2**level-1+k]   = in_tmp[k*2] | in_tmp[k*2+1];
+            assign index_nodes[2**level-1+k] = (in_tmp[k*2] == 1'b1) ? index_lut[k*2] :
+                                                                       index_lut[k*2+1];
+          end
+          // if only the first index is still in the vector...
+          if (unsigned'(k) * 2 == WIDTH-1) begin
+            assign sel_nodes[2**level-1+k]   = in_tmp[k*2];
+            assign index_nodes[2**level-1+k] = index_lut[k*2];
+          end
+          // if index is out of range
+          if (unsigned'(k) * 2 > WIDTH-1) begin
+            assign sel_nodes[2**level-1+k]   = 1'b0;
+            assign index_nodes[2**level-1+k] = '0;
+          end
+        end
+      end else begin
+        for (genvar l = 0; l < 2**level; l++) begin : g_level
+          assign sel_nodes[2**level-1+l]   = sel_nodes[2**(level+1)-1+l*2] | sel_nodes[2**(level+1)-1+l*2+1];
+          assign index_nodes[2**level-1+l] = (sel_nodes[2**(level+1)-1+l*2] == 1'b1) ? index_nodes[2**(level+1)-1+l*2] :
+                                                                                       index_nodes[2**(level+1)-1+l*2+1];
+        end
+      end
+    end
+
+    assign cnt_o   = NUM_LEVELS > unsigned'(0) ? index_nodes[0] : {($clog2(WIDTH)){1'b0}};
+    assign empty_o = NUM_LEVELS > unsigned'(0) ? ~sel_nodes[0]  : ~(|in_i);
+
+  end : gen_lzc
+
+endmodule : lzc
diff --git a/hw/deps/common_cells/src/onehot_to_bin.sv b/hw/deps/common_cells/src/onehot_to_bin.sv
new file mode 100644
index 0000000..272add4
--- /dev/null
+++ b/hw/deps/common_cells/src/onehot_to_bin.sv
@@ -0,0 +1,38 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Franceco Conti <fconti@iis.ee.ethz.ch>
+
+module onehot_to_bin #(
+    parameter int unsigned ONEHOT_WIDTH = 16,
+    // Do Not Change
+    parameter int unsigned BIN_WIDTH    = ONEHOT_WIDTH == 1 ? 1 : $clog2(ONEHOT_WIDTH)
+)   (
+    input  logic [ONEHOT_WIDTH-1:0] onehot,
+    output logic [BIN_WIDTH-1:0]    bin
+);
+
+    for (genvar j = 0; j < BIN_WIDTH; j++) begin : jl
+        logic [ONEHOT_WIDTH-1:0] tmp_mask;
+            for (genvar i = 0; i < ONEHOT_WIDTH; i++) begin : il
+                logic [BIN_WIDTH-1:0] tmp_i;
+                assign tmp_i = i;
+                assign tmp_mask[i] = tmp_i[j];
+            end
+        assign bin[j] = |(tmp_mask & onehot);
+    end
+
+// pragma translate_off
+`ifndef VERILATOR
+    //assert final ($onehot0(onehot)) else
+    //    $fatal(1, "[onehot_to_bin] More than two bit set in the one-hot signal");
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/common_cells/src/rr_arb_tree.sv b/hw/deps/common_cells/src/rr_arb_tree.sv
new file mode 100644
index 0000000..7bdc7ae
--- /dev/null
+++ b/hw/deps/common_cells/src/rr_arb_tree.sv
@@ -0,0 +1,341 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
+//         Wolfgang Roenninger <wroennin@iis.ee.ethz.ch>, ETH Zurich
+// Date: 02.04.2019
+// Description: logarithmic arbitration tree with round robin arbitration scheme.
+
+/// The rr_arb_tree employs non-starving round robin-arbitration - i.e., the priorities
+/// rotate each cycle.
+///
+/// ## Fair vs. unfair Arbitration
+///
+/// This refers to fair throughput distribution when not all inputs have active requests.
+/// This module has an internal state `rr_q` which defines the highest priority input. (When
+/// `ExtPrio` is `1'b1` this state is provided from the outside.) The arbitration tree will
+/// choose the input with the same index as currently defined by the state if it has an active
+/// request. Otherwise a *random* other active input is selected. The parameter `FairArb` is used
+/// to distinguish between two methods of calculating the next state.
+/// * `1'b0`: The next state is calculated by advancing the current state by one. This leads to the
+///           state being calculated without the context of the active request. Leading to an
+///           unfair throughput distribution if not all inputs have active requests.
+/// * `1'b1`: The next state jumps to the next unserved request with higher index.
+///           This is achieved by using two trailing-zero-counters (`lzc`). The upper has the masked
+///           `req_i` signal with all indices which will have a higher priority in the next state.
+///           The trailing zero count defines the input index with the next highest priority after
+///           the current one is served. When the upper is empty the lower `lzc` provides the
+///           wrapped index if there are outstanding requests with lower or same priority.
+/// The implication of throughput fairness on the module timing are:
+/// * The trailing zero counter (`lzc`) has a loglog relation of input to output timing. This means
+///   that in this module the input to register path scales with Log(Log(`NumIn`)).
+/// * The `rr_arb_tree` data multiplexing scales with Log(`NumIn`). This means that the input to output
+///   timing path of this module also scales scales with Log(`NumIn`).
+/// This implies that in this module the input to output path is always longer than the input to
+/// register path. As the output data usually also terminates in a register the parameter `FairArb`
+/// only has implications on the area. When it is `1'b0` a static plus one adder is instantiated.
+/// If it is `1'b1` two `lzc`, a masking logic stage and a two input multiplexer are instantiated.
+/// However these are small in respect of the data multiplexers needed, as the width of the `req_i`
+/// signal is usually less as than `DataWidth`.
+module rr_arb_tree #(
+  /// Number of inputs to be arbitrated.
+  parameter int unsigned NumIn      = 64,
+  /// Data width of the payload in bits. Not needed if `DataType` is overwritten.
+  parameter int unsigned DataWidth  = 32,
+  /// Data type of the payload, can be overwritten with custom type. Only use of `DataWidth`.
+  parameter type         DataType   = logic [DataWidth-1:0],
+  /// The `ExtPrio` option allows to override the internal round robin counter via the
+  /// `rr_i` signal. This can be useful in case multiple arbiters need to have
+  /// rotating priorities that are operating in lock-step. If static priority arbitration
+  /// is needed, just connect `rr_i` to '0.
+  ///
+  /// Set to 1'b1 to enable.
+  parameter bit          ExtPrio    = 1'b0,
+  /// If `AxiVldRdy` is set, the req/gnt signals are compliant with the AXI style vld/rdy
+  /// handshake. Namely, upstream vld (req) must not depend on rdy (gnt), as it can be deasserted
+  /// again even though vld is asserted. Enabling `AxiVldRdy` leads to a reduction of arbiter
+  /// delay and area.
+  ///
+  /// Set to `1'b1` to treat req/gnt as vld/rdy.
+  parameter bit          AxiVldRdy  = 1'b0,
+  /// The `LockIn` option prevents the arbiter from changing the arbitration
+  /// decision when the arbiter is disabled. I.e., the index of the first request
+  /// that wins the arbitration will be locked in case the destination is not
+  /// able to grant the request in the same cycle.
+  ///
+  /// Set to `1'b1` to enable.
+  parameter bit          LockIn     = 1'b0,
+  /// When set, ensures that throughput gets distributed evenly between all inputs.
+  ///
+  /// Set to `1'b0` to disable.
+  parameter bit          FairArb    = 1'b1,
+  /// Dependent parameter, do **not** overwrite.
+  /// Width of the arbitration priority signal and the arbitrated index.
+  parameter int unsigned IdxWidth   = (NumIn > 32'd1) ? unsigned'($clog2(NumIn)) : 32'd1,
+  /// Dependent parameter, do **not** overwrite.
+  /// Type for defining the arbitration priority and arbitrated index signal.
+  parameter type         idx_t      = logic [IdxWidth-1:0]
+) (
+  /// Clock, positive edge triggered.
+  input  logic                clk_i,
+  /// Asynchronous reset, active low.
+  input  logic                rst_ni,
+  /// Clears the arbiter state. Only used if `ExtPrio` is `1'b0` or `LockIn` is `1'b1`.
+  input  logic                flush_i,
+  /// External round-robin priority. Only used if `ExtPrio` is `1'b1.`
+  input  idx_t                rr_i,
+  /// Input requests arbitration.
+  input  logic    [NumIn-1:0] req_i,
+  /* verilator lint_off UNOPTFLAT */
+  /// Input request is granted.
+  output logic    [NumIn-1:0] gnt_o,
+  /* verilator lint_on UNOPTFLAT */
+  /// Input data for arbitration.
+  input  DataType [NumIn-1:0] data_i,
+  /// Output request is valid.
+  output logic                req_o,
+  /// Output request is granted.
+  input  logic                gnt_i,
+  /// Output data.
+  output DataType             data_o,
+  /// Index from which input the data came from.
+  output idx_t                idx_o
+);
+
+  // pragma translate_off
+  `ifndef VERILATOR
+  // Default SVA reset
+  default disable iff (!rst_ni || flush_i);
+  `endif
+  // pragma translate_on
+
+  // just pass through in this corner case
+  if (NumIn == unsigned'(1)) begin
+    assign req_o    = req_i[0];
+    assign gnt_o[0] = gnt_i;
+    assign data_o   = data_i[0];
+    assign idx_o    = '0;
+  // non-degenerate cases
+  end else begin
+    localparam int unsigned NumLevels = unsigned'($clog2(NumIn));
+
+    /* verilator lint_off UNOPTFLAT */
+    idx_t    [2**NumLevels-2:0] index_nodes; // used to propagate the indices
+    DataType [2**NumLevels-2:0] data_nodes;  // used to propagate the data
+    logic    [2**NumLevels-2:0] gnt_nodes;   // used to propagate the grant to masters
+    logic    [2**NumLevels-2:0] req_nodes;   // used to propagate the requests to slave
+    /* lint_off */
+    idx_t                       rr_q;
+    logic [NumIn-1:0]           req_d;
+
+    // the final arbitration decision can be taken from the root of the tree
+    assign req_o        = req_nodes[0];
+    assign data_o       = data_nodes[0];
+    assign idx_o        = index_nodes[0];
+
+    if (ExtPrio) begin : gen_ext_rr
+      assign rr_q       = rr_i;
+      assign req_d      = req_i;
+    end else begin : gen_int_rr
+      idx_t rr_d;
+
+      // lock arbiter decision in case we got at least one req and no acknowledge
+      if (LockIn) begin : gen_lock
+        logic  lock_d, lock_q;
+        logic [NumIn-1:0] req_q;
+
+        assign lock_d     = req_o & ~gnt_i;
+        assign req_d      = (lock_q) ? req_q : req_i;
+
+        always_ff @(posedge clk_i or negedge rst_ni) begin : p_lock_reg
+          if (!rst_ni) begin
+            lock_q <= '0;
+          end else begin
+            if (flush_i) begin
+              lock_q <= '0;
+            end else begin
+              lock_q <= lock_d;
+            end
+          end
+        end
+
+        // pragma translate_off
+        `ifndef VERILATOR
+          lock: assert property(
+            @(posedge clk_i) LockIn |-> req_o && !gnt_i |=> idx_o == $past(idx_o)) else
+                $fatal (1, "Lock implies same arbiter decision in next cycle if output is not \
+                            ready.");
+
+          logic [NumIn-1:0] req_tmp;
+          assign req_tmp = req_q & req_i;
+          lock_req: assume property(
+            @(posedge clk_i) LockIn |-> lock_d |=> req_tmp == req_q) else
+                $fatal (1, "It is disallowed to deassert unserved request signals when LockIn is \
+                            enabled.");
+        `endif
+        // pragma translate_on
+
+        always_ff @(posedge clk_i or negedge rst_ni) begin : p_req_regs
+          if (!rst_ni) begin
+            req_q  <= '0;
+          end else begin
+            if (flush_i) begin
+              req_q  <= '0;
+            end else begin
+              req_q  <= req_d;
+            end
+          end
+        end
+      end else begin : gen_no_lock
+        assign req_d = req_i;
+      end
+
+      if (FairArb) begin : gen_fair_arb
+        logic [NumIn-1:0] upper_mask,  lower_mask;
+        idx_t             upper_idx,   lower_idx,   next_idx;
+        logic             upper_empty, lower_empty;
+
+        for (genvar i = 0; i < NumIn; i++) begin : gen_mask
+          assign upper_mask[i] = (i >  rr_q) ? req_d[i] : 1'b0;
+          assign lower_mask[i] = (i <= rr_q) ? req_d[i] : 1'b0;
+        end
+
+        lzc #(
+          .WIDTH ( NumIn ),
+          .MODE  ( 1'b0  )
+        ) i_lzc_upper (
+          .in_i    ( upper_mask  ),
+          .cnt_o   ( upper_idx   ),
+          .empty_o ( upper_empty )
+        );
+
+        lzc #(
+          .WIDTH ( NumIn ),
+          .MODE  ( 1'b0  )
+        ) i_lzc_lower (
+          .in_i    ( lower_mask  ),
+          .cnt_o   ( lower_idx   ),
+          .empty_o ( /*unused*/  )
+        );
+
+        assign next_idx = upper_empty      ? lower_idx : upper_idx;
+        assign rr_d     = (gnt_i && req_o) ? next_idx  : rr_q;
+
+      end else begin : gen_unfair_arb
+        assign rr_d = (gnt_i && req_o) ? ((rr_q == idx_t'(NumIn-1)) ? '0 : rr_q + 1'b1) : rr_q;
+      end
+
+      // this holds the highest priority
+      always_ff @(posedge clk_i or negedge rst_ni) begin : p_rr_regs
+        if (!rst_ni) begin
+          rr_q   <= '0;
+        end else begin
+          if (flush_i) begin
+            rr_q   <= '0;
+          end else begin
+            rr_q   <= rr_d;
+          end
+        end
+      end
+    end
+
+    assign gnt_nodes[0] = gnt_i;
+
+    // arbiter tree
+    for (genvar level = 0; unsigned'(level) < NumLevels; level++) begin : gen_levels
+      for (genvar l = 0; l < 2**level; l++) begin : gen_level
+        // local select signal
+        logic sel;
+        // index calcs
+        localparam int unsigned idx0 = 2**level-1+l;// current node
+        localparam int unsigned idx1 = 2**(level+1)-1+l*2;
+        //////////////////////////////////////////////////////////////
+        // uppermost level where data is fed in from the inputs
+        if (unsigned'(level) == NumLevels-1) begin : gen_first_level
+          // if two successive indices are still in the vector...
+          if (unsigned'(l) * 2 < NumIn-1) begin
+            assign req_nodes[idx0]   = req_d[l*2] | req_d[l*2+1];
+
+            // arbitration: round robin
+            assign sel =  ~req_d[l*2] | req_d[l*2+1] & rr_q[NumLevels-1-level];
+
+            assign index_nodes[idx0] = idx_t'(sel);
+            assign data_nodes[idx0]  = (sel) ? data_i[l*2+1] : data_i[l*2];
+            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2])   & ~sel;
+            assign gnt_o[l*2+1]      = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2+1]) & sel;
+          end
+          // if only the first index is still in the vector...
+          if (unsigned'(l) * 2 == NumIn-1) begin
+            assign req_nodes[idx0]   = req_d[l*2];
+            assign index_nodes[idx0] = '0;// always zero in this case
+            assign data_nodes[idx0]  = data_i[l*2];
+            assign gnt_o[l*2]        = gnt_nodes[idx0] & (AxiVldRdy | req_d[l*2]);
+          end
+          // if index is out of range, fill up with zeros (will get pruned)
+          if (unsigned'(l) * 2 > NumIn-1) begin
+            assign req_nodes[idx0]   = 1'b0;
+            assign index_nodes[idx0] = DataType'('0);
+            assign data_nodes[idx0]  = DataType'('0);
+          end
+        //////////////////////////////////////////////////////////////
+        // general case for other levels within the tree
+        end else begin : gen_other_levels
+          assign req_nodes[idx0]   = req_nodes[idx1] | req_nodes[idx1+1];
+
+          // arbitration: round robin
+          assign sel =  ~req_nodes[idx1] | req_nodes[idx1+1] & rr_q[NumLevels-1-level];
+
+          assign index_nodes[idx0] = (sel) ? idx_t'({1'b1, index_nodes[idx1+1][NumLevels-unsigned'(level)-2:0]}) :
+                                             idx_t'({1'b0, index_nodes[idx1][NumLevels-unsigned'(level)-2:0]});
+          assign data_nodes[idx0]  = (sel) ? data_nodes[idx1+1] : data_nodes[idx1];
+          assign gnt_nodes[idx1]   = gnt_nodes[idx0] & ~sel;
+          assign gnt_nodes[idx1+1] = gnt_nodes[idx0] & sel;
+        end
+        //////////////////////////////////////////////////////////////
+      end
+    end
+
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin : p_assert
+      assert(NumIn)
+        else $fatal(1, "Input must be at least one element wide.");
+      assert(!(LockIn && ExtPrio))
+        else $fatal(1,"Cannot use LockIn feature together with external ExtPrio.");
+    end
+
+    hot_one : assert property(
+      @(posedge clk_i) $onehot0(gnt_o))
+        else $fatal (1, "Grant signal must be hot1 or zero.");
+
+    gnt0 : assert property(
+      @(posedge clk_i) |gnt_o |-> gnt_i)
+        else $fatal (1, "Grant out implies grant in.");
+
+    gnt1 : assert property(
+      @(posedge clk_i) req_o |-> gnt_i |-> |gnt_o)
+        else $fatal (1, "Req out and grant in implies grant out.");
+
+    gnt_idx : assert property(
+      @(posedge clk_i) req_o |->  gnt_i |-> gnt_o[idx_o])
+        else $fatal (1, "Idx_o / gnt_o do not match.");
+
+    req0 : assert property(
+      @(posedge clk_i) |req_i |-> req_o)
+        else $fatal (1, "Req in implies req out.");
+
+    req1 : assert property(
+      @(posedge clk_i) req_o |-> |req_i)
+        else $fatal (1, "Req out implies req in.");
+    `endif
+    // pragma translate_on
+  end
+
+endmodule : rr_arb_tree
diff --git a/hw/deps/common_cells/src/rstgen.sv b/hw/deps/common_cells/src/rstgen.sv
new file mode 100644
index 0000000..a7dccc6
--- /dev/null
+++ b/hw/deps/common_cells/src/rstgen.sv
@@ -0,0 +1,30 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module rstgen (
+    input  logic clk_i,
+    input  logic rst_ni,
+    input  logic test_mode_i,
+    output logic rst_no,
+    output logic init_no
+);
+
+    rstgen_bypass i_rstgen_bypass (
+        .clk_i            ( clk_i       ),
+        .rst_ni           ( rst_ni      ),
+        .rst_test_mode_ni ( rst_ni      ),
+        .test_mode_i      ( test_mode_i ),
+        .rst_no           ( rst_no      ),
+        .init_no          ( init_no     )
+    );
+
+endmodule
diff --git a/hw/deps/common_cells/src/rstgen_bypass.sv b/hw/deps/common_cells/src/rstgen_bypass.sv
new file mode 100644
index 0000000..64102d8
--- /dev/null
+++ b/hw/deps/common_cells/src/rstgen_bypass.sv
@@ -0,0 +1,57 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Florian Zaruba <zarubaf@iis.ee.ethz.ch>
+// Description: This module is a reset synchronizer with a dedicated reset bypass pin for testmode reset.
+// Pro Tip: The wise Dr. Schaffner recommends at least 4 registers!
+
+module rstgen_bypass #(
+    parameter NumRegs = 4
+) (
+    input  logic clk_i,
+    input  logic rst_ni,
+    input  logic rst_test_mode_ni,
+    input  logic test_mode_i,
+    output logic rst_no,
+    output logic init_no
+);
+
+    // internal reset
+    logic rst_n;
+
+    logic [NumRegs-1:0] synch_regs_q;
+    // bypass mode
+    always_comb begin
+        if (test_mode_i == 1'b0) begin
+            rst_n   = rst_ni;
+            rst_no  = synch_regs_q[NumRegs-1];
+            init_no = synch_regs_q[NumRegs-1];
+        end else begin
+            rst_n   = rst_test_mode_ni;
+            rst_no  = rst_test_mode_ni;
+            init_no = 1'b1;
+        end
+    end
+
+    always @(posedge clk_i or negedge rst_n) begin
+        if (~rst_n) begin
+            synch_regs_q <= 0;
+        end else begin
+            synch_regs_q <= {synch_regs_q[NumRegs-2:0], 1'b1};
+        end
+    end
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin : p_assertions
+        if (NumRegs < 1) $fatal(1, "At least one register is required.");
+    end
+    `endif
+    // pragma translate_on
+endmodule
diff --git a/hw/deps/common_cells/src/spill_register.sv b/hw/deps/common_cells/src/spill_register.sv
new file mode 100644
index 0000000..d6f8d30
--- /dev/null
+++ b/hw/deps/common_cells/src/spill_register.sv
@@ -0,0 +1,95 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+//
+// Fabian Schuiki <fschuiki@iis.ee.ethz.ch>
+
+
+/// A register with handshakes that completely cuts any combinational paths
+/// between the input and output.
+module spill_register #(
+  parameter type T      = logic,
+  parameter bit  Bypass = 1'b0   // make this spill register transparent
+) (
+  input  logic clk_i   ,
+  input  logic rst_ni  ,
+  input  logic valid_i ,
+  output logic ready_o ,
+  input  T     data_i  ,
+  output logic valid_o ,
+  input  logic ready_i ,
+  output T     data_o
+);
+
+  if (Bypass) begin : gen_bypass
+    assign valid_o = valid_i;
+    assign ready_o = ready_i;
+    assign data_o  = data_i;
+  end else begin : gen_spill_reg
+    // The A register.
+    T a_data_q;
+    logic a_full_q;
+    logic a_fill, a_drain;
+    logic a_en, a_en_data;
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : ps_a_data
+      if (!rst_ni)
+        a_data_q <= '0;
+      else if (a_fill)
+        a_data_q <= data_i;
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : ps_a_full
+      if (!rst_ni)
+        a_full_q <= 0;
+      else if (a_fill || a_drain)
+        a_full_q <= a_fill;
+    end
+
+    // The B register.
+    T b_data_q;
+    logic b_full_q;
+    logic b_fill, b_drain;
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : ps_b_data
+      if (!rst_ni)
+        b_data_q <= '0;
+      else if (b_fill)
+        b_data_q <= a_data_q;
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin : ps_b_full
+      if (!rst_ni)
+        b_full_q <= 0;
+      else if (b_fill || b_drain)
+        b_full_q <= b_fill;
+    end
+
+    // Fill the A register when the A or B register is empty. Drain the A register
+    // whenever it is full and being filled.
+    assign a_fill = valid_i && ready_o;
+    assign a_drain = a_full_q && !b_full_q;
+
+    // Fill the B register whenever the A register is drained, but the downstream
+    // circuit is not ready. Drain the B register whenever it is full and the
+    // downstream circuit is ready.
+    assign b_fill = a_drain && !ready_i;
+    assign b_drain = b_full_q && ready_i;
+
+    // We can accept input as long as register B is not full.
+    assign ready_o = !a_full_q || !b_full_q;
+
+    // The unit provides output as long as one of the registers is filled.
+    assign valid_o = a_full_q | b_full_q;
+
+    // We empty the spill register before the slice register.
+    assign data_o = b_full_q ? b_data_q : a_data_q;
+  end
+endmodule
diff --git a/hw/deps/common_cells/src/stream_arbiter.sv b/hw/deps/common_cells/src/stream_arbiter.sv
new file mode 100644
index 0000000..c8ca2a8
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_arbiter.sv
@@ -0,0 +1,49 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Stream arbiter: Arbitrates a parametrizable number of input streams (i.e., valid-ready
+// handshaking with dependency rules as in AXI4) to a single output stream.  Once `oup_valid_o` is
+// asserted, `oup_data_o` remains invariant until the output handshake has occurred.  The
+// arbitration scheme is round-robin with "look ahead", see the `rrarbiter` for details.
+
+module stream_arbiter #(
+    parameter type      DATA_T = logic,   // Vivado requires a default value for type parameters.
+    parameter integer   N_INP = -1,       // Synopsys DC requires a default value for parameters.
+    parameter           ARBITER = "rr"    // "rr" or "prio"
+) (
+    input  logic              clk_i,
+    input  logic              rst_ni,
+
+    input  DATA_T [N_INP-1:0] inp_data_i,
+    input  logic  [N_INP-1:0] inp_valid_i,
+    output logic  [N_INP-1:0] inp_ready_o,
+
+    output DATA_T             oup_data_o,
+    output logic              oup_valid_o,
+    input  logic              oup_ready_i
+);
+
+  stream_arbiter_flushable #(
+    .DATA_T   (DATA_T),
+    .N_INP    (N_INP),
+    .ARBITER  (ARBITER)
+  ) i_arb (
+    .clk_i        (clk_i),
+    .rst_ni       (rst_ni),
+    .flush_i      (1'b0),
+    .inp_data_i   (inp_data_i),
+    .inp_valid_i  (inp_valid_i),
+    .inp_ready_o  (inp_ready_o),
+    .oup_data_o   (oup_data_o),
+    .oup_valid_o  (oup_valid_o),
+    .oup_ready_i  (oup_ready_i)
+  );
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_arbiter_flushable.sv b/hw/deps/common_cells/src/stream_arbiter_flushable.sv
new file mode 100644
index 0000000..32946e6
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_arbiter_flushable.sv
@@ -0,0 +1,82 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Stream arbiter: Arbitrates a parametrizable number of input streams (i.e., valid-ready
+// handshaking with dependency rules as in AXI4) to a single output stream.  Once `oup_valid_o` is
+// asserted, `oup_data_o` remains invariant until the output handshake has occurred.  The
+// arbitration scheme is fair round-robin tree, see `rr_arb_tree` for details.
+
+module stream_arbiter_flushable #(
+    parameter type      DATA_T = logic,   // Vivado requires a default value for type parameters.
+    parameter integer   N_INP = -1,       // Synopsys DC requires a default value for parameters.
+    parameter           ARBITER = "rr"    // "rr" or "prio"
+) (
+    input  logic              clk_i,
+    input  logic              rst_ni,
+    input  logic              flush_i,
+
+    input  DATA_T [N_INP-1:0] inp_data_i,
+    input  logic  [N_INP-1:0] inp_valid_i,
+    output logic  [N_INP-1:0] inp_ready_o,
+
+    output DATA_T             oup_data_o,
+    output logic              oup_valid_o,
+    input  logic              oup_ready_i
+);
+
+  if (ARBITER == "rr") begin : gen_rr_arb
+    rr_arb_tree #(
+      .NumIn      (N_INP),
+      .DataType   (DATA_T),
+      .ExtPrio    (1'b0),
+      .AxiVldRdy  (1'b1),
+      .LockIn     (1'b1)
+    ) i_arbiter (
+      .clk_i,
+      .rst_ni,
+      .flush_i,
+      .rr_i   ('0),
+      .req_i  (inp_valid_i),
+      .gnt_o  (inp_ready_o),
+      .data_i (inp_data_i),
+      .gnt_i  (oup_ready_i),
+      .req_o  (oup_valid_o),
+      .data_o (oup_data_o),
+      .idx_o  ()
+    );
+
+  end else if (ARBITER == "prio") begin : gen_prio_arb
+    rr_arb_tree #(
+      .NumIn      (N_INP),
+      .DataType   (DATA_T),
+      .ExtPrio    (1'b1),
+      .AxiVldRdy  (1'b1),
+      .LockIn     (1'b1)
+    ) i_arbiter (
+      .clk_i,
+      .rst_ni,
+      .flush_i,
+      .rr_i   ('0),
+      .req_i  (inp_valid_i),
+      .gnt_o  (inp_ready_o),
+      .data_i (inp_data_i),
+      .gnt_i  (oup_ready_i),
+      .req_o  (oup_valid_o),
+      .data_o (oup_data_o),
+      .idx_o  ()
+    );
+
+  end else begin : gen_arb_error
+    // pragma translate_off
+    $fatal(1, "Invalid value for parameter 'ARBITER'!");
+    // pragma translate_on
+  end
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_demux.sv b/hw/deps/common_cells/src/stream_demux.sv
new file mode 100644
index 0000000..69ad309
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_demux.sv
@@ -0,0 +1,36 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// Connects the input stream (valid-ready) handshake to one of `N_OUP` output stream handshakes.
+///
+/// This module has no data ports because stream data does not need to be demultiplexed: the data of
+/// the input stream can just be applied at all output streams.
+module stream_demux #(
+  /// Number of connected outputs.
+  parameter int unsigned N_OUP     = 32'd1,
+  /// Dependent parameters, DO NOT OVERRIDE!
+  parameter int unsigned LOG_N_OUP = (N_OUP > 32'd1) ? unsigned'($clog2(N_OUP)) : 1'b1
+) (
+  input  logic                 inp_valid_i,
+  output logic                 inp_ready_o,
+
+  input  logic [LOG_N_OUP-1:0] oup_sel_i,
+
+  output logic [N_OUP-1:0]     oup_valid_o,
+  input  logic [N_OUP-1:0]     oup_ready_i
+);
+
+  always_comb begin
+    oup_valid_o = '0;
+    oup_valid_o[oup_sel_i] = inp_valid_i;
+  end
+  assign inp_ready_o = oup_ready_i[oup_sel_i];
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_fifo.sv b/hw/deps/common_cells/src/stream_fifo.sv
new file mode 100644
index 0000000..e7c60e5
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_fifo.sv
@@ -0,0 +1,66 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Georg Rutishauser <georgr@iis.ee.ethz.ch>
+
+module stream_fifo #(
+    /// FIFO is in fall-through mode
+    parameter bit          FALL_THROUGH = 1'b0,
+    /// Default data width if the fifo is of type logic
+    parameter int unsigned DATA_WIDTH   = 32,
+    /// Depth can be arbitrary from 0 to 2**32
+    parameter int unsigned DEPTH        = 8,
+    parameter type         T            = logic [DATA_WIDTH-1:0],
+    // DO NOT OVERWRITE THIS PARAMETER
+    parameter int unsigned ADDR_DEPTH  = (DEPTH > 1) ? $clog2(DEPTH) : 1
+) (
+    input  logic                  clk_i,      // Clock
+    input  logic                  rst_ni,     // Asynchronous reset active low
+    input  logic                  flush_i,    // flush the fifo
+    input  logic                  testmode_i, // test_mode to bypass clock gating
+    output logic [ADDR_DEPTH-1:0] usage_o,    // fill pointer
+    // input interface
+    input  T                      data_i,     // data to push into the fifo
+    input  logic                  valid_i,    // input data valid
+    output logic                  ready_o,    // fifo is not full
+    // output interface
+    output T                      data_o,     // output data
+    output logic                  valid_o,    // fifo is not empty
+    input  logic                  ready_i     // pop head from fifo
+);
+
+    logic push, pop;
+    logic empty, full;
+
+    assign push    = valid_i & ~full;
+    assign pop     = ready_i & ~empty;
+    assign ready_o = ~full;
+    assign valid_o = ~empty;
+
+    fifo_v3 #(
+        .FALL_THROUGH   (FALL_THROUGH),
+        .DATA_WIDTH     (DATA_WIDTH),
+        .DEPTH          (DEPTH),
+        .dtype(T)
+    ) fifo_i (
+        .clk_i,
+        .rst_ni,
+        .flush_i,
+        .testmode_i,
+        .full_o     (full),
+        .empty_o    (empty),
+        .usage_o,
+        .data_i,
+        .push_i     (push),
+        .data_o,
+        .pop_i      (pop)
+    );
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_filter.sv b/hw/deps/common_cells/src/stream_filter.sv
new file mode 100644
index 0000000..52a5835
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_filter.sv
@@ -0,0 +1,26 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Stream filter: If `drop_i` is `1`, signal `ready` to the upstream regardless of the downstream,
+// and do not propagate `valid` downstream.  Otherwise, connect upstream to downstream.
+module stream_filter (
+    input  logic valid_i,
+    output logic ready_o,
+
+    input  logic drop_i,
+
+    output logic valid_o,
+    input  logic ready_i
+);
+
+    assign valid_o = drop_i ? 1'b0 : valid_i;
+    assign ready_o = drop_i ? 1'b1 : ready_i;
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_fork.sv b/hw/deps/common_cells/src/stream_fork.sv
new file mode 100644
index 0000000..aebb0f5
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_fork.sv
@@ -0,0 +1,133 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Stream fork: Connects the input stream (ready-valid) handshake to *all* of `N_OUP` output stream
+// handshakes. For each input stream handshake, every output stream handshakes exactly once. The
+// input stream only handshakes when all output streams have handshaked, but the output streams do
+// not have to handshake simultaneously.
+//
+// This module has no data ports because stream data does not need to be forked: the data of the
+// input stream can just be applied at all output streams.
+
+module stream_fork #(
+    parameter int unsigned N_OUP = 0    // Synopsys DC requires a default value for parameters.
+) (
+    input  logic                clk_i,
+    input  logic                rst_ni,
+    input  logic                valid_i,
+    output logic                ready_o,
+    output logic [N_OUP-1:0]    valid_o,
+    input  logic [N_OUP-1:0]    ready_i
+);
+
+    typedef enum logic {READY, WAIT} state_t;
+
+    logic [N_OUP-1:0]   oup_ready,
+                        all_ones;
+
+    state_t inp_state_d, inp_state_q;
+
+    // Input control FSM
+    always_comb begin
+        // ready_o     = 1'b0;
+        inp_state_d = inp_state_q;
+
+        unique case (inp_state_q)
+            READY: begin
+                if (valid_i) begin
+                    if (valid_o == all_ones && ready_i == all_ones) begin
+                        // If handshake on all outputs, handshake on input.
+                        ready_o = 1'b1;
+                    end else begin
+                        ready_o = 1'b0;
+                        // Otherwise, wait for inputs that did not handshake yet.
+                        inp_state_d = WAIT;
+                    end
+                end else begin
+                    ready_o = 1'b0;
+                end
+            end
+            WAIT: begin
+                if (valid_i && oup_ready == all_ones) begin
+                    ready_o = 1'b1;
+                    inp_state_d = READY;
+                end else begin
+                    ready_o = 1'b0;
+                end
+            end
+            default: begin
+                inp_state_d = READY;
+                ready_o = 1'b0;
+            end
+        endcase
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (!rst_ni) begin
+            inp_state_q <= READY;
+        end else begin
+            inp_state_q <= inp_state_d;
+        end
+    end
+
+    // Output control FSM
+    for (genvar i = 0; i < N_OUP; i++) begin: gen_oup_state
+        state_t oup_state_d, oup_state_q;
+
+        always_comb begin
+            oup_ready[i]    = 1'b1;
+            valid_o[i]      = 1'b0;
+            oup_state_d     = oup_state_q;
+
+            unique case (oup_state_q)
+                READY: begin
+                    if (valid_i) begin
+                        valid_o[i] = 1'b1;
+                        if (ready_i[i]) begin   // Output handshake
+                            if (!ready_o) begin     // No input handshake yet
+                                oup_state_d = WAIT;
+                            end
+                        end else begin          // No output handshake
+                            oup_ready[i] = 1'b0;
+                        end
+                    end
+                end
+                WAIT: begin
+                    if (valid_i && ready_o) begin   // Input handshake
+                        oup_state_d = READY;
+                    end
+                end
+                default: begin
+                    oup_state_d = READY;
+                end
+            endcase
+        end
+
+        always_ff @(posedge clk_i, negedge rst_ni) begin
+            if (!rst_ni) begin
+                oup_state_q <= READY;
+            end else begin
+                oup_state_q <= oup_state_d;
+            end
+        end
+    end
+
+    assign all_ones = '1;   // Synthesis fix for Vivado, which does not correctly compute the width
+                            // of the '1 literal when assigned to a port of parametrized width.
+
+// pragma translate_off
+`ifndef VERILATOR
+    initial begin: p_assertions
+        assert (N_OUP >= 1) else $fatal("Number of outputs must be at least 1!");
+    end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_fork_dynamic.sv b/hw/deps/common_cells/src/stream_fork_dynamic.sv
new file mode 100644
index 0000000..e4720f7
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_fork_dynamic.sv
@@ -0,0 +1,95 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Authors:
+// - Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+/// Dynamic stream fork: Connects the input stream (ready-valid) handshake to a combination of output
+/// stream handshake.  The combination is determined dynamically through another stream, which
+/// provides a bitmask for the fork.  For each input stream handshake, every output stream handshakes
+/// exactly once. The input stream only handshakes when all output streams have handshaked, but the
+/// output streams do not have to handshake simultaneously.
+///
+/// This module has no data ports because stream data does not need to be forked: the data of the
+/// input stream can just be applied at all output streams.
+module stream_fork_dynamic #(
+  /// Number of output streams
+  parameter int unsigned N_OUP = 32'd0 // Synopsys DC requires a default value for parameters.
+) (
+  /// Clock
+  input  logic             clk_i,
+  /// Asynchronous reset, active low
+  input  logic             rst_ni,
+  /// Input stream valid handshake,
+  input  logic             valid_i,
+  /// Input stream ready handshake
+  output logic             ready_o,
+  /// Selection mask for the output handshake
+  input  logic [N_OUP-1:0] sel_i,
+  /// Selection mask valid
+  input  logic             sel_valid_i,
+  /// Selection mask ready
+  output logic             sel_ready_o,
+  /// Output streams valid handshakes
+  output logic [N_OUP-1:0] valid_o,
+  /// Output streams ready handshakes
+  input  logic [N_OUP-1:0] ready_i
+);
+
+  logic             int_inp_valid,  int_inp_ready;
+  logic [N_OUP-1:0] int_oup_valid,  int_oup_ready;
+
+  // Output handshaking
+  for (genvar i = 0; i < N_OUP; i++) begin : gen_oups
+    always_comb begin
+      valid_o[i]       = 1'b0;
+      int_oup_ready[i] = 1'b0;
+      if (sel_valid_i) begin
+        if (sel_i[i]) begin
+          valid_o[i]       = int_oup_valid[i];
+          int_oup_ready[i] = ready_i[i];
+        end else begin
+          int_oup_ready[i] = 1'b1;
+        end
+      end
+    end
+  end
+
+  // Input handshaking
+  always_comb begin
+    int_inp_valid = 1'b0;
+    ready_o       = 1'b0;
+    sel_ready_o   = 1'b0;
+    if (sel_valid_i) begin
+      int_inp_valid = valid_i;
+      ready_o       = int_inp_ready;
+      sel_ready_o   = int_inp_ready;
+    end
+  end
+
+  stream_fork #(
+    .N_OUP  ( N_OUP )
+  ) i_fork (
+    .clk_i,
+    .rst_ni,
+    .valid_i ( int_inp_valid ),
+    .ready_o ( int_inp_ready ),
+    .valid_o ( int_oup_valid ),
+    .ready_i ( int_oup_ready )
+  );
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (N_OUP >= 1) else $fatal(1, "N_OUP must be at least 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/common_cells/src/stream_join.sv b/hw/deps/common_cells/src/stream_join.sv
new file mode 100644
index 0000000..2f210bc
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_join.sv
@@ -0,0 +1,43 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Authors:
+// - Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+/// Stream join: Joins a parametrizable number of input streams (i.e., valid-ready handshaking with
+/// dependency rules as in AXI4) to a single output stream.  The output handshake happens only once
+/// all inputs are valid.  The data channel flows outside of this module.
+module stream_join #(
+  /// Number of input streams
+  parameter int unsigned N_INP = 32'd0 // Synopsys DC requires a default value for parameters.
+) (
+  /// Input streams valid handshakes
+  input  logic  [N_INP-1:0] inp_valid_i,
+  /// Input streams ready handshakes
+  output logic  [N_INP-1:0] inp_ready_o,
+  /// Output stream valid handshake
+  output logic              oup_valid_o,
+  /// Output stream ready handshake
+  input  logic              oup_ready_i
+);
+
+  assign oup_valid_o = (&inp_valid_i);
+  for (genvar i = 0; i < N_INP; i++) begin : gen_inp_ready
+    assign inp_ready_o[i] = oup_valid_o & oup_ready_i;
+  end
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (N_INP >= 1) else $fatal(1, "N_INP must be at least 1!");
+  end
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/common_cells/src/stream_mux.sv b/hw/deps/common_cells/src/stream_mux.sv
new file mode 100644
index 0000000..156c572
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_mux.sv
@@ -0,0 +1,46 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// Stream multiplexer: connects the output to one of `N_INP` data streams with valid-ready
+/// handshaking.
+
+module stream_mux #(
+  parameter type DATA_T = logic,  // Vivado requires a default value for type parameters.
+  parameter integer N_INP = 0,    // Synopsys DC requires a default value for value parameters.
+  /// Dependent parameters, DO NOT OVERRIDE!
+  parameter integer LOG_N_INP = $clog2(N_INP)
+) (
+  input  DATA_T [N_INP-1:0]     inp_data_i,
+  input  logic  [N_INP-1:0]     inp_valid_i,
+  output logic  [N_INP-1:0]     inp_ready_o,
+
+  input  logic  [LOG_N_INP-1:0] inp_sel_i,
+
+  output DATA_T                 oup_data_o,
+  output logic                  oup_valid_o,
+  input  logic                  oup_ready_i
+);
+
+  always_comb begin
+    inp_ready_o = '0;
+    inp_ready_o[inp_sel_i] = oup_ready_i;
+  end
+  assign oup_data_o   = inp_data_i[inp_sel_i];
+  assign oup_valid_o  = inp_valid_i[inp_sel_i];
+
+// pragma translate_off
+`ifndef VERILATOR
+  initial begin: p_assertions
+    assert (N_INP >= 1) else $fatal ("The number of inputs must be at least 1!");
+  end
+`endif
+// pragma translate_on
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_register.sv b/hw/deps/common_cells/src/stream_register.sv
new file mode 100644
index 0000000..e83228b
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_register.sv
@@ -0,0 +1,57 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/// Register with a simple stream-like ready/valid handshake.
+/// This register does not cut combinatorial paths on all control signals; if you need a complete
+/// cut, use the `spill_register`.
+module stream_register #(
+    parameter type T = logic  // Vivado requires a default value for type parameters.
+) (
+    input  logic    clk_i,          // Clock
+    input  logic    rst_ni,         // Asynchronous active-low reset
+    input  logic    clr_i,          // Synchronous clear
+    input  logic    testmode_i,     // Test mode to bypass clock gating
+    // Input port
+    input  logic    valid_i,
+    output logic    ready_o,
+    input  T        data_i,
+    // Output port
+    output logic    valid_o,
+    input  logic    ready_i,
+    output T        data_o
+);
+
+    logic   fifo_empty,
+            fifo_full;
+
+    fifo_v2 #(
+        .FALL_THROUGH   (1'b0),
+        .DATA_WIDTH     ($size(T)),
+        .DEPTH          (1),
+        .dtype          (T)
+    ) i_fifo (
+        .clk_i          (clk_i),
+        .rst_ni         (rst_ni),
+        .flush_i        (clr_i),
+        .testmode_i     (testmode_i),
+        .full_o         (fifo_full),
+        .empty_o        (fifo_empty),
+        .alm_full_o     ( ),
+        .alm_empty_o    ( ),
+        .data_i         (data_i),
+        .push_i         (valid_i & ~fifo_full),
+        .data_o         (data_o),
+        .pop_i          (ready_i & ~fifo_empty)
+    );
+
+    assign ready_o = ~fifo_full;
+    assign valid_o = ~fifo_empty;
+
+endmodule
diff --git a/hw/deps/common_cells/src/stream_to_mem.sv b/hw/deps/common_cells/src/stream_to_mem.sv
new file mode 100644
index 0000000..00c3086
--- /dev/null
+++ b/hw/deps/common_cells/src/stream_to_mem.sv
@@ -0,0 +1,134 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Authors:
+// - Andreas Kurth <akurth@iis.ee.ethz.ch>
+
+/// `stream_to_mem`: Allows to use memories with flow control (`valid`/`ready`) for requests but without flow
+/// control for output data to be used in streams.
+`include "common_cells/registers.svh"
+module stream_to_mem #(
+  /// Memory request payload type, usually write enable, write data, etc.
+  parameter type         mem_req_t  = logic,
+  /// Memory response payload type, usually read data
+  parameter type         mem_resp_t = logic,
+  /// Number of buffered responses (fall-through, thus no additional latency).  This defines the
+  /// maximum number of outstanding requests on the memory interface. If the attached memory
+  /// responds in the same cycle a request is applied, this MUST be 0. If the attached memory
+  /// responds at least one cycle after a request, this MUST be >= 1 and should be equal to the
+  /// response latency of the memory to saturate bandwidth.
+  parameter int unsigned BufDepth   = 32'd1
+) (
+  /// Clock
+  input  logic      clk_i,
+  /// Asynchronous reset, active low
+  input  logic      rst_ni,
+  /// Request stream interface, payload
+  input  mem_req_t  req_i,
+  /// Request stream interface, payload is valid for transfer
+  input  logic      req_valid_i,
+  /// Request stream interface, payload can be accepted
+  output logic      req_ready_o,
+  /// Response stream interface, payload
+  output mem_resp_t resp_o,
+  /// Response stream interface, payload is valid for transfer
+  output logic      resp_valid_o,
+  /// Response stream interface, payload can be accepted
+  input  logic      resp_ready_i,
+  /// Memory request interface, payload
+  output mem_req_t  mem_req_o,
+  /// Memory request interface, payload is valid for transfer
+  output logic      mem_req_valid_o,
+  /// Memory request interface, payload can be accepted
+  input  logic      mem_req_ready_i,
+  /// Memory response interface, payload
+  input  mem_resp_t mem_resp_i,
+  /// Memory response interface, payload is valid
+  input  logic      mem_resp_valid_i
+);
+
+  typedef logic [$clog2(BufDepth+1):0] cnt_t;
+
+  cnt_t cnt_d, cnt_q;
+  logic buf_ready,
+        req_ready;
+
+  if (BufDepth > 0) begin : gen_buf
+    // Count number of outstanding requests.
+    always_comb begin
+      cnt_d = cnt_q;
+      if (req_valid_i && req_ready_o) begin
+        cnt_d++;
+      end
+      if (resp_valid_o && resp_ready_i) begin
+        cnt_d--;
+      end
+    end
+
+    // Can issue another request if the counter is not at its limit or a response is delivered in
+    // the current cycle.
+    assign req_ready = (cnt_q < BufDepth) | (resp_valid_o & resp_ready_i);
+
+    // Control request and memory request interface handshakes.
+    assign req_ready_o = mem_req_ready_i & req_ready;
+    assign mem_req_valid_o = req_valid_i & req_ready;
+
+    // Buffer responses.
+    stream_fifo #(
+      .FALL_THROUGH ( 1'b1       ),
+      .DEPTH        ( BufDepth   ),
+      .T            ( mem_resp_t )
+    ) i_resp_buf (
+      .clk_i,
+      .rst_ni,
+      .flush_i    ( 1'b0             ),
+      .testmode_i ( 1'b0             ),
+      .data_i     ( mem_resp_i       ),
+      .valid_i    ( mem_resp_valid_i ),
+      .ready_o    ( buf_ready        ),
+      .data_o     ( resp_o           ),
+      .valid_o    ( resp_valid_o     ),
+      .ready_i    ( resp_ready_i     ),
+      .usage_o    ( /* unused */     )
+    );
+
+    // Register
+    `FFARN(cnt_q, cnt_d, '0, clk_i, rst_ni)
+
+  end else begin : gen_no_buf
+    // Control request, memory request, and response interface handshakes.
+    assign mem_req_valid_o = req_valid_i;
+    assign resp_valid_o    = mem_req_valid_o & mem_req_ready_i & mem_resp_valid_i;
+    assign req_ready_o     = resp_ready_i    & resp_valid_o;
+
+    // Forward responses.
+    assign resp_o = mem_resp_i;
+  end
+
+  // Forward requests.
+  assign mem_req_o = req_i;
+
+// Assertions
+// pragma translate_off
+`ifndef VERILATOR
+  if (BufDepth > 0) begin : gen_buf_asserts
+    assert property (@(posedge clk_i) mem_resp_valid_i |-> buf_ready)
+      else $error("Memory response lost!");
+    assert property (@(posedge clk_i) cnt_q == '0 |=> cnt_q != '1)
+      else $error("Counter underflowed!");
+    assert property (@(posedge clk_i) cnt_q == BufDepth |=> cnt_q != BufDepth + 1)
+      else $error("Counter overflowed!");
+  end else begin : gen_no_buf_asserts
+    assume property (@(posedge clk_i) mem_req_valid_o & mem_req_ready_i |-> mem_resp_valid_i)
+      else $error("Without BufDepth = 0, the memory must respond in the same cycle!");
+  end
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/event_unit_flex/event_unit_core.sv b/hw/deps/event_unit_flex/event_unit_core.sv
new file mode 100644
index 0000000..b7d294c
--- /dev/null
+++ b/hw/deps/event_unit_flex/event_unit_core.sv
@@ -0,0 +1,577 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module event_unit_core
+#(
+  parameter NB_CORES = 4,
+  parameter NB_SW_EVT = 8,
+  parameter NB_BARR = NB_CORES/2,
+  parameter NB_HW_MUT = 2,
+  parameter MUTEX_MSG_W = 32,
+  parameter PER_ID_WIDTH  = 5
+)
+(
+  // clock and reset
+  input  logic clk_i,
+  input  logic rst_ni,
+  input  logic test_mode_i,
+
+  // master event lines, partially private for a specific core
+  input  logic [31:0] master_event_lines_i,
+
+  // sw event generation output
+  output logic [NB_SW_EVT-1:0] core_sw_events_o,
+  output logic [NB_CORES-1:0]  core_sw_events_mask_o,
+
+  // barrier trigger output
+  output logic [NB_BARR-1:0]   hw_barr_id_o,
+
+  // request and message for mutex units
+  output logic [NB_HW_MUT-1:0]                  mutex_rd_req_o,
+  output logic [NB_HW_MUT-1:0]                  mutex_wr_req_o,
+  output logic [NB_HW_MUT-1:0][MUTEX_MSG_W-1:0] mutex_msg_wdata_o,
+  input  logic [NB_HW_MUT-1:0][MUTEX_MSG_W-1:0] mutex_msg_rdata_i,
+
+  // signals for entry point dispatch
+  output logic        dispatch_pop_req_o,
+  output logic        dispatch_pop_ack_o,
+  input  logic [31:0] dispatch_value_i,
+
+  output logic        dispatch_w_req_o,
+  output logic [31:0] dispatch_w_data_o,
+  output logic [1:0]  dispatch_reg_sel_o,
+
+  // clock and interrupt request to core
+  output logic        core_irq_req_o,
+  output logic [4:0]  core_irq_id_o,
+  input  logic        core_irq_ack_i,
+  input  logic [4:0]  core_irq_ack_id_i,
+
+  input  logic        core_busy_i,
+  output logic        core_clock_en_o,
+
+  // periph bus slave for regular register access
+  XBAR_PERIPH_BUS.Slave periph_int_bus_slave,
+  // demuxed periph for fast register access and event trigger
+  XBAR_PERIPH_BUS.Slave eu_direct_link_slave
+
+);
+
+  // registers
+  logic [31:0] event_mask_DP, event_mask_DN;
+  logic [31:0] irq_mask_DP, irq_mask_DN;
+  logic [31:0] event_buffer_DP, event_buffer_DN;
+
+  logic        irq_req_del_SP, irq_req_del_SN;
+
+  logic [NB_CORES-1:0] sw_events_mask_DP, sw_events_mask_DN;
+  logic                wait_clear_access_SP, wait_clear_access_SN;
+
+  // calculated write data
+  logic [31:0] wdata_event_mask_demux, wdata_event_mask_interc;
+  logic [31:0] wdata_irq_mask_demux, wdata_irq_mask_interc;
+  logic [31:0] wdata_event_buffer_demux, wdata_event_buffer_interc;
+
+  logic [NB_CORES-1:0] wdata_sw_events_mask_demux, wdata_sw_events_mask_interc;
+
+  // write control
+  logic [3:0]  we_demux, we_interc;
+
+  // combinational signals
+  logic [31:0] event_buffer_masked, irq_buffer_masked;
+  logic        write_conflict, demux_add_is_sleep, demux_add_is_clear, replay_sleep_req;
+  logic        stop_core_clock, core_clock_en, wait_core_idle;
+
+  logic [31:0] irq_clear_mask;
+  logic [4:0]  irq_sel_id;
+  logic        irq_pending;
+  logic        irq_mask_fsm;
+
+
+  // multiple sources for sw events (write to trigger and read from wait regs)
+  logic [NB_SW_EVT-1:0] sw_events_reg, sw_events_wait;
+  logic [NB_CORES-1:0]  sw_events_mask_reg, sw_events_mask_wait;
+
+  // (delayed) bus signals
+  logic        p_interc_vld_SP, p_interc_vld_SN;
+  logic        p_interc_gnt;
+  logic        p_interc_req_del_SP, p_interc_req_del_SN;
+  logic        p_interc_wen_del_SP, p_interc_wen_del_SN;
+  logic [3:0]  p_interc_add_del_SP, p_interc_add_del_SN;
+
+  logic        p_demux_vld_SP, p_demux_vld_SN;
+  logic        p_demux_gnt, p_demux_gnt_sleep_fsm;
+  logic        p_demux_req_del_SP, p_demux_req_del_SN;
+  logic        p_demux_wen_del_SP, p_demux_wen_del_SN;
+  logic [7:0]  p_demux_add_del_SP, p_demux_add_del_SN;
+
+  logic        inhibit_req;
+
+  // core clock FSM
+  enum logic [2:0] { ACTIVE, SLEEP, WAKEUP_SLEEP, WAKEUP_SLEEP_DEL, WAKEUP_IRQ, IRQ_WHILE_SLEEP } core_clock_CS, core_clock_NS;
+
+  // ORing of sw event sources
+  assign core_sw_events_o      = sw_events_reg | sw_events_wait;
+  assign core_sw_events_mask_o = sw_events_mask_reg | sw_events_mask_wait;
+
+  // masking and reduction of buffer
+  assign event_buffer_masked   = event_buffer_DP & event_mask_DP;
+  assign irq_buffer_masked     = event_buffer_DP & irq_mask_DP;
+
+  // calculation of one-hot clear mask for interrupts
+  assign irq_pending           = |irq_buffer_masked;
+  assign irq_clear_mask        = (core_irq_ack_i) ? ~(1'b1 << core_irq_ack_id_i) : '1;
+
+  // new req/ack handling scheme for interrupts
+  assign irq_mask_fsm          = stop_core_clock & ((core_clock_CS == ACTIVE) | (core_clock_CS == WAKEUP_SLEEP) | (core_clock_CS == WAKEUP_SLEEP_DEL)) & ~irq_req_del_SP;
+  assign irq_req_del_SN        = irq_pending & ~irq_mask_fsm;
+  assign core_irq_req_o        = irq_req_del_SN;
+  assign core_irq_id_o         = irq_sel_id;
+
+  // handle sleeping requests and conflicting write accesses
+  assign demux_add_is_sleep    = ( ({eu_direct_link_slave.add[9:8],eu_direct_link_slave.add[5:3]} == 5'b00_111)      || // core regs _wait and _wait_clear
+                                   ( eu_direct_link_slave.add[9:6] == 4'b0_101)                                      || // sw events _wait
+                                   ( eu_direct_link_slave.add[9:6] == 4'b0_110)                                      || // sw events _wait_clear
+                                   ({eu_direct_link_slave.add[9],eu_direct_link_slave.add[4:2]} == 4'b1_110)         || // barriers _wait
+                                   ({eu_direct_link_slave.add[9],eu_direct_link_slave.add[4:2]} == 4'b1_111)         || // barriers _wait_clear
+                                   ( eu_direct_link_slave.add[9:6] == 4'b0_011)                                      || // hw mutexes
+                                   ({eu_direct_link_slave.add[9:6],eu_direct_link_slave.add[3:2]} == 6'b0010_00 ) );    // hw dispatch fifo_read
+
+  assign demux_add_is_clear    = ( ( eu_direct_link_slave.add[9:2] == 8'b00_0011_11)                                 || // core regs _wait_clear
+                                   ( eu_direct_link_slave.add[9:6] == 4'b01_10)                                      || // sw events _wait_clear
+                                   ({eu_direct_link_slave.add[9],eu_direct_link_slave.add[4:2]} == 4'b1_111)         || // barriers _wait_clear
+                                   ( eu_direct_link_slave.add[9:6] == 4'b00_11)                                      || // hw mutex units - always _wait_clear
+                                   ({eu_direct_link_slave.add[9:6],eu_direct_link_slave.add[3:2]} == 6'b0010_00 ) );    // hw dispatch fifo_read
+   
+  assign stop_core_clock       = ( (eu_direct_link_slave.req == 1'b1) && (eu_direct_link_slave.wen == 1'b1) && (demux_add_is_sleep == 1'b1) );
+  
+  assign write_conflict        = ( ({periph_int_bus_slave.req, eu_direct_link_slave.req} == 2'b11) &&
+                                   ({periph_int_bus_slave.wen, eu_direct_link_slave.wen} == 2'b00)    );
+
+  // link from peripheral demux
+  assign p_demux_gnt      = eu_direct_link_slave.req & p_demux_gnt_sleep_fsm;
+  assign p_demux_vld_SN   = p_demux_gnt;
+
+  assign eu_direct_link_slave.gnt     = p_demux_gnt;
+  assign eu_direct_link_slave.r_id    = '0;
+  assign eu_direct_link_slave.r_opc   = 1'b0;
+  assign eu_direct_link_slave.r_valid = p_demux_vld_SP;
+
+  assign p_demux_req_del_SN  = eu_direct_link_slave.req;
+  assign p_demux_wen_del_SN  = eu_direct_link_slave.wen;
+  assign p_demux_add_del_SN  = eu_direct_link_slave.add[9:2];
+
+
+  // link from peripheral interconnect
+  assign p_interc_gnt     = ( (periph_int_bus_slave.req == 1'b1) && (write_conflict == 1'b0) );
+  assign p_interc_vld_SN  = p_interc_gnt;
+
+  assign periph_int_bus_slave.gnt     = p_interc_gnt;
+  assign periph_int_bus_slave.r_opc   = 1'b0;
+  assign periph_int_bus_slave.r_valid = p_interc_vld_SP;
+  assign periph_int_bus_slave.r_id    = '0;
+
+  assign p_interc_req_del_SN = periph_int_bus_slave.req;
+  assign p_interc_wen_del_SN = periph_int_bus_slave.wen;
+  assign p_interc_add_del_SN = periph_int_bus_slave.add[5:2];
+
+  assign inhibit_req =   (core_clock_CS == SLEEP)      || (core_clock_CS == WAKEUP_SLEEP) ||
+                         (core_clock_CS == WAKEUP_IRQ) || (wait_core_idle == 1'b1);
+
+  //write logic for demux and interconnect port
+  always_comb begin
+    // default register DN data
+    event_mask_DN     = event_mask_DP;
+    irq_mask_DN       = irq_mask_DP;
+    sw_events_mask_DN = sw_events_mask_DP;
+    // keep old buffer state and buffer newly triggered events
+    event_buffer_DN   = (event_buffer_DP | master_event_lines_i) & irq_clear_mask;
+
+    // default: don't write any register
+    we_demux                    = '0;
+    wdata_event_mask_demux      = '0;
+    wdata_irq_mask_demux        = '0;
+    wdata_event_buffer_demux    = '0;
+    wdata_sw_events_mask_demux  = '0;
+
+    we_interc                   = '0;
+    wdata_event_mask_interc     = '0;
+    wdata_irq_mask_interc       = '0;
+    wdata_event_buffer_interc   = '0;
+    wdata_sw_events_mask_interc = '0;
+
+    // default: don't trigger any sw event or barrier
+    sw_events_reg      = '0;
+    sw_events_mask_reg = '0;
+
+    // default: don't unlock (write) a mutex
+    mutex_wr_req_o     = '0;
+    mutex_msg_wdata_o  = '0;
+
+    // default: don't push a value to or configure the HW dispatch
+    dispatch_w_req_o   = 1'b0;
+    dispatch_w_data_o  = '0;
+    dispatch_reg_sel_o = '0; 
+
+    // periph demux write access
+    if ( (eu_direct_link_slave.req == 1'b1) && (eu_direct_link_slave.wen == 1'b0) ) begin
+      casex (eu_direct_link_slave.add[9:6]) // decode reg group
+        4'b00_00: begin
+          // eu core registers
+          case (eu_direct_link_slave.add[5:2])
+            4'h0: begin we_demux[0] = 1'b1; wdata_event_mask_demux       = eu_direct_link_slave.wdata;                                    end
+            4'h1: begin we_demux[0] = 1'b1; wdata_event_mask_demux       = event_mask_DP & ~eu_direct_link_slave.wdata;                   end
+            4'h2: begin we_demux[0] = 1'b1; wdata_event_mask_demux       = event_mask_DP | eu_direct_link_slave.wdata;                    end
+            4'h3: begin we_demux[1] = 1'b1; wdata_irq_mask_demux         = eu_direct_link_slave.wdata;                                    end
+            4'h4: begin we_demux[1] = 1'b1; wdata_irq_mask_demux         = irq_mask_DP & ~eu_direct_link_slave.wdata;                     end
+            4'h5: begin we_demux[1] = 1'b1; wdata_irq_mask_demux         = irq_mask_DP | eu_direct_link_slave.wdata;                      end
+            4'ha: begin we_demux[2] = 1'b1; wdata_event_buffer_demux     = event_buffer_DP & ~eu_direct_link_slave.wdata;                 end
+            4'hb: begin we_demux[3] = 1'b1; wdata_sw_events_mask_demux   = eu_direct_link_slave.wdata[NB_CORES-1:0];                      end
+            4'hc: begin we_demux[3] = 1'b1; wdata_sw_events_mask_demux   = sw_events_mask_DP & ~eu_direct_link_slave.wdata[NB_CORES-1:0]; end
+            4'hd: begin we_demux[3] = 1'b1; wdata_sw_events_mask_demux   = sw_events_mask_DP | eu_direct_link_slave.wdata[NB_CORES-1:0];  end
+          endcase
+        end
+        4'b00_10: begin
+          // hw dispatch
+          dispatch_w_req_o   = 1'b1;
+          dispatch_w_data_o  = eu_direct_link_slave.wdata;
+          dispatch_reg_sel_o = eu_direct_link_slave.add[3:2];
+        end
+        4'b00_11: begin
+          // hw mutexes
+          mutex_wr_req_o[eu_direct_link_slave.add[5:2]]    = 1'b1;
+          mutex_msg_wdata_o[eu_direct_link_slave.add[5:2]] = eu_direct_link_slave.wdata;
+        end
+        4'b01_??: begin
+          // handle sw event triggering
+          if ( eu_direct_link_slave.add[7:6] == 2'b00 )  begin
+            sw_events_reg[eu_direct_link_slave.add[4:2]] = 1'b1;
+            // use all-0 state to trigger all cores
+            if ( eu_direct_link_slave.wdata[NB_CORES-1:0] == '0 )
+              sw_events_mask_reg = '1;
+            else
+              sw_events_mask_reg = eu_direct_link_slave.wdata[NB_CORES-1:0];
+          end
+        end
+      endcase
+    end
+
+    // periph interconnect write access
+    if ( (periph_int_bus_slave.req == 1'b1) && (periph_int_bus_slave.wen == 1'b0) ) begin
+      case (periph_int_bus_slave.add[5:2])
+        4'h0: begin we_interc[0] = 1'b1; wdata_event_mask_interc     = periph_int_bus_slave.wdata;                                    end
+        4'h1: begin we_interc[0] = 1'b1; wdata_event_mask_interc     = event_mask_DP & ~periph_int_bus_slave.wdata;                   end
+        4'h2: begin we_interc[0] = 1'b1; wdata_event_mask_interc     = event_mask_DP | periph_int_bus_slave.wdata;                    end
+        4'h3: begin we_interc[1] = 1'b1; wdata_irq_mask_interc       = periph_int_bus_slave.wdata;                                    end
+        4'h4: begin we_interc[1] = 1'b1; wdata_irq_mask_interc       = irq_mask_DP & ~periph_int_bus_slave.wdata;                     end
+        4'h5: begin we_interc[1] = 1'b1; wdata_irq_mask_interc       = irq_mask_DP | periph_int_bus_slave.wdata;                      end
+        4'ha: begin we_interc[2] = 1'b1; wdata_event_buffer_interc   = event_buffer_DP & ~periph_int_bus_slave.wdata;                 end
+        4'hb: begin we_interc[3] = 1'b1; wdata_sw_events_mask_interc = periph_int_bus_slave.wdata[NB_CORES-1:0];                      end
+        4'hc: begin we_interc[3] = 1'b1; wdata_sw_events_mask_interc = sw_events_mask_DP & ~periph_int_bus_slave.wdata[NB_CORES-1:0]; end
+        4'hd: begin we_interc[3] = 1'b1; wdata_sw_events_mask_interc = sw_events_mask_DP | periph_int_bus_slave.wdata[NB_CORES-1:0];  end
+      endcase
+    end
+
+    // write arbiters - demux write access takes priority
+    if ( we_demux[0] == 1'b1 )
+      event_mask_DN   = wdata_event_mask_demux;
+    else if ( we_interc[0] == 1'b1 )
+      event_mask_DN   = wdata_event_mask_interc;
+
+    if ( we_demux[1] == 1'b1 )
+      irq_mask_DN     = wdata_irq_mask_demux;
+    else if ( we_interc[1] == 1'b1 )
+      irq_mask_DN     = wdata_irq_mask_interc;
+
+
+    if ( wait_clear_access_SP == 1'b1 )
+      event_buffer_DN = ((event_buffer_DP | master_event_lines_i) & ~event_mask_DP) & irq_clear_mask;
+    else if ( we_demux[2] == 1'b1 )
+      event_buffer_DN = (wdata_event_buffer_demux | master_event_lines_i) & irq_clear_mask;
+    else if ( we_interc[2] == 1'b1 )
+      event_buffer_DN = (wdata_event_buffer_interc | master_event_lines_i) & irq_clear_mask;
+
+
+    if ( we_demux[3] == 1'b1 )
+      sw_events_mask_DN = wdata_sw_events_mask_demux;
+    else if ( we_interc[3] == 1'b1 )
+      sw_events_mask_DN = wdata_sw_events_mask_interc;
+
+  end
+
+  // read muxes for both links
+  always_comb begin
+    eu_direct_link_slave.r_rdata = '0;
+    periph_int_bus_slave.r_rdata = '0;
+
+    // default: don't trigger any sw event or barrier or mutex
+    sw_events_wait      = '0;
+    sw_events_mask_wait = '0;
+    hw_barr_id_o        = '0;
+    mutex_rd_req_o      = '0;
+
+    // default: dont'r request to pop a value from the dispatch FIFO
+    dispatch_pop_req_o  = 1'b0;
+
+    // read accesses for periph demux port; inclues _wait and _wait_clear regs
+    if ( (p_demux_req_del_SP == 1'b1) && (p_demux_wen_del_SP == 1'b1) ) begin
+      case (p_demux_add_del_SP[7:4]) // decode reg group
+        4'b00_00: begin // eu core registers
+          case (p_demux_add_del_SP[3:0])
+            4'h0: eu_direct_link_slave.r_rdata = event_mask_DP;
+            4'h3: eu_direct_link_slave.r_rdata = irq_mask_DP;
+            4'h6: eu_direct_link_slave.r_rdata = {31'b0, core_clock_en};
+            4'h7: eu_direct_link_slave.r_rdata = event_buffer_DP;
+            4'h8: eu_direct_link_slave.r_rdata = event_buffer_masked;
+            4'h9: eu_direct_link_slave.r_rdata = irq_buffer_masked;
+            4'hb: eu_direct_link_slave.r_rdata = {{(32-NB_CORES){1'b0}}, sw_events_mask_DP};
+            4'he: eu_direct_link_slave.r_rdata = event_buffer_masked;
+            4'hf: eu_direct_link_slave.r_rdata = event_buffer_masked;
+          endcase
+        end
+        4'b00_10: begin // hw dispatch pop request
+          if ( p_demux_add_del_SP[1:0] == 2'b00 )
+            eu_direct_link_slave.r_rdata = dispatch_value_i;
+        end
+        // mutex read/lock request
+        4'b00_11: eu_direct_link_slave.r_rdata = mutex_msg_rdata_i[p_demux_add_del_SP[3:0]];
+        // some wait register for either sw_event or barrier
+        4'b0101,4'b0110,4'b1011,4'b1100: eu_direct_link_slave.r_rdata = event_buffer_masked;
+      endcase
+    end
+
+    if ( (eu_direct_link_slave.req == 1'b1) && (eu_direct_link_slave.wen == 1'b1) &&
+         (replay_sleep_req == 1'b0)         && (inhibit_req == 1'b0) ) begin
+      // trigger sw_event+read buffer+sleep(+clear) accesses
+      if ( (eu_direct_link_slave.add[9:6] == 4'b0101) || (eu_direct_link_slave.add[9:6] == 4'b0110) ) begin
+        sw_events_wait[eu_direct_link_slave.add[4:2]] = 1'b1;
+        // use all-0 state to trigger all cores
+        if ( sw_events_mask_DP == '0 )
+          sw_events_mask_wait = '1;
+        else
+          sw_events_mask_wait = sw_events_mask_DP;
+      end
+
+      // trigger hw_barrier+read buffer+sleep(+clear) accesses
+      if ( ({eu_direct_link_slave.add[9],eu_direct_link_slave.add[4:2]} == 4'b1_110) ||
+           ({eu_direct_link_slave.add[9],eu_direct_link_slave.add[4:2]} == 4'b1_111)    )
+      begin
+        hw_barr_id_o[eu_direct_link_slave.add[8:5]] = 1'b1; ;
+      end
+
+      // try to lock a mutex
+      if ( eu_direct_link_slave.add[9:6] == 4'b0_011 )
+        mutex_rd_req_o[eu_direct_link_slave.add[5:2]] = 1'b1;
+
+      // try to pop a value from the dispatch FIFO
+      if ( eu_direct_link_slave.add[9:2] == 8'b0_01000_00 )
+        dispatch_pop_req_o = 1'b1;
+
+    end
+
+    // only regular read accesses for interconnect port
+    if ( (p_interc_req_del_SP == 1'b1) && (p_interc_wen_del_SP == 1'b1) ) begin
+      case (p_interc_add_del_SP)
+        4'h0: periph_int_bus_slave.r_rdata = event_mask_DP;
+        4'h3: periph_int_bus_slave.r_rdata = irq_mask_DP;
+        4'h6: periph_int_bus_slave.r_rdata = {31'b0, core_clock_en};
+        4'h7: periph_int_bus_slave.r_rdata = event_buffer_DP;
+        4'h8: periph_int_bus_slave.r_rdata = event_buffer_masked;
+        4'h9: periph_int_bus_slave.r_rdata = irq_buffer_masked;
+        4'hb: periph_int_bus_slave.r_rdata = {{(32-NB_CORES){1'b0}}, sw_events_mask_DP};
+      endcase
+    end
+  end
+
+
+  // FSM for controlling the core clock
+  always_comb begin
+    core_clock_NS         = core_clock_CS;
+    core_clock_en         = 1'b1;
+    replay_sleep_req      = 1'b0;
+    p_demux_gnt_sleep_fsm = 1'b1;
+    wait_clear_access_SN  = 1'b0;
+    wait_core_idle        = 1'b0;
+    dispatch_pop_ack_o    = 1'b0;
+
+    case (core_clock_CS)
+      ACTIVE: begin
+        // check if there is any sleep request at all
+        if ( stop_core_clock ) begin
+          if ( irq_req_del_SP )
+            core_clock_NS = IRQ_WHILE_SLEEP;
+          else begin
+            // corner-case: event already triggered while going to sleep
+            if ( |event_buffer_masked ) begin
+              // inform dispatch that value is consumed
+              dispatch_pop_ack_o = 1'b1;
+              // handle buffer clear cases
+              if ( demux_add_is_clear == 1'b1 )
+                wait_clear_access_SN = 1'b1;
+            end
+            else begin
+              p_demux_gnt_sleep_fsm = 1'b0;
+              if (core_busy_i == 1'b0)
+                core_clock_NS = SLEEP;
+              else
+                wait_core_idle = 1'b1;
+            end
+          end
+        end
+      end
+      SLEEP: begin
+        core_clock_en         = 1'b0;
+        p_demux_gnt_sleep_fsm = 1'b0;
+
+        if ( irq_pending ) begin
+          core_clock_en = 1'b1;
+          core_clock_NS = WAKEUP_IRQ;
+        end
+        else if ( |event_buffer_masked == 1'b1 ) begin
+          core_clock_NS = WAKEUP_SLEEP;
+        end
+      end
+      WAKEUP_IRQ: begin
+        core_clock_NS = IRQ_WHILE_SLEEP;
+      end
+      WAKEUP_SLEEP: begin
+        // we can be sure that dispatch value is consumed
+        dispatch_pop_ack_o = 1'b1;
+        // handle buffer clear cases
+        if ( demux_add_is_clear == 1'b1 ) begin
+          wait_clear_access_SN = 1'b1;
+          // allow 1 more cycle to clear event buffer to not skip immediately following sleep requests
+          core_clock_NS = WAKEUP_SLEEP_DEL;
+        end
+        else begin
+          core_clock_NS = ACTIVE;
+        end
+      end
+      WAKEUP_SLEEP_DEL: begin
+        // possible that we already have a new sleep request - stall the requesting core 1 cycle
+        if ( stop_core_clock )
+          p_demux_gnt_sleep_fsm = 1'b0;
+        core_clock_NS = ACTIVE;
+      end
+      IRQ_WHILE_SLEEP: begin
+        if ( stop_core_clock == 1'b1 ) begin
+          replay_sleep_req = 1'b1;
+          if ( irq_pending == 1'b0 ) begin   
+            if ( |event_buffer_masked == 1'b1 ) begin
+              core_clock_NS = WAKEUP_SLEEP;
+              // handle buffer clear cases
+              if ( demux_add_is_clear == 1'b1 )
+                wait_clear_access_SN = 1'b1;
+            end
+            else begin
+              p_demux_gnt_sleep_fsm = 1'b0;
+              if (core_busy_i == 1'b0)
+                core_clock_NS = SLEEP;
+            end
+          end
+        end
+      end
+    endcase // core_clock_CS
+  end
+
+  assign core_clock_en_o = core_clock_en;
+
+  // find first leading 1 for current irq priorization scheme
+  fl1_loop #(
+    .WIDTH(32) )
+  fl1_loop_i (
+    .vector_i(irq_buffer_masked),
+    .idx_bin_o(irq_sel_id),
+    .no1_o()
+  );
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if ( rst_ni == 1'b0 ) begin
+      core_clock_CS        <= ACTIVE;
+      event_mask_DP        <= '0;
+      irq_mask_DP          <= '0;
+      irq_req_del_SP       <= '0;
+      event_buffer_DP      <= '0;
+      wait_clear_access_SP <= '0;
+      sw_events_mask_DP    <= '0;
+
+      p_demux_vld_SP       <= 1'b0;
+      p_demux_add_del_SP   <= '0;
+      p_demux_req_del_SP   <= 1'b0;
+      p_demux_wen_del_SP   <= 1'b0;
+      p_interc_vld_SP      <= 1'b0;
+      p_interc_add_del_SP  <= '0;
+      p_interc_req_del_SP  <= 1'b0;
+      p_interc_wen_del_SP  <= 1'b0;
+    end
+    else begin
+      core_clock_CS        <= core_clock_NS;
+
+      if ( we_demux[0] == 1'b1 )
+        event_mask_DP   <= wdata_event_mask_demux;
+      else if ( we_interc[0] == 1'b1 )
+        event_mask_DP   <= wdata_event_mask_interc;
+
+      if ( wait_clear_access_SP | core_irq_ack_i | (|master_event_lines_i) | we_demux[2] | we_interc[2] )
+        event_buffer_DP <= event_buffer_DN;
+
+      event_mask_DP        <= event_mask_DN;
+      irq_mask_DP          <= irq_mask_DN;
+      irq_req_del_SP       <= irq_req_del_SN;
+
+      wait_clear_access_SP <= wait_clear_access_SN;
+      sw_events_mask_DP    <= sw_events_mask_DN;
+
+      p_demux_vld_SP       <= p_demux_vld_SN;
+
+      if(eu_direct_link_slave.req & eu_direct_link_slave.gnt)
+        p_demux_add_del_SP   <= p_demux_add_del_SN;
+
+      p_demux_req_del_SP   <= p_demux_req_del_SN;
+      p_demux_wen_del_SP   <= p_demux_wen_del_SN;
+      p_interc_vld_SP      <= p_interc_vld_SN;
+
+      if(periph_int_bus_slave.req & periph_int_bus_slave.gnt)
+        p_interc_add_del_SP  <= p_interc_add_del_SN;
+      
+      p_interc_req_del_SP  <= p_interc_req_del_SN;
+      p_interc_wen_del_SP  <= p_interc_wen_del_SN;
+    end
+  end
+
+endmodule // event_unit_core
+
+module fl1_loop
+#(
+  parameter WIDTH = 4
+)
+(
+  input  logic [WIDTH-1:0]         vector_i,
+  output logic [$clog2(WIDTH)-1:0] idx_bin_o,
+  output logic                     no1_o
+);
+
+  assign no1_o = ~(|vector_i);
+
+  logic found;
+
+  always_comb begin
+    found     = 1'b0;
+    idx_bin_o = '0;
+
+    for (int i = WIDTH-1; i > 0; i--) begin
+      if ( (vector_i[i] == 1'b1) && (found == 1'b0) ) begin
+        found     = 1'b1;
+        idx_bin_o = i;
+      end
+    end
+  end
+
+endmodule
diff --git a/hw/deps/event_unit_flex/event_unit_interface_mux.sv b/hw/deps/event_unit_flex/event_unit_interface_mux.sv
new file mode 100644
index 0000000..1360689
--- /dev/null
+++ b/hw/deps/event_unit_flex/event_unit_interface_mux.sv
@@ -0,0 +1,330 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module event_unit_interface_mux
+#(
+  parameter NB_CORES       = 4,
+  parameter NB_BARR        = NB_CORES/2,
+  parameter PER_ID_WIDTH   = NB_CORES+1
+)
+(
+  // clock and reset
+  input  logic              clk_i,
+  input  logic              rst_ni,
+
+  // slave port from periph interconnect, decode requests
+  XBAR_PERIPH_BUS.Slave     speriph_slave,
+  XBAR_PERIPH_BUS.Master    periph_int_bus_master[NB_CORES+NB_BARR+2:0],
+
+  // demuxed slave ports from each core, redistribute to eu_core and barrier units
+  XBAR_PERIPH_BUS.Slave     demux_slave[NB_CORES-1:0],
+  XBAR_PERIPH_BUS.Master    demux_int_bus_core_master[NB_CORES-1:0],
+  XBAR_PERIPH_BUS.Master    demux_int_bus_barrier_master[NB_CORES*NB_BARR-1:0]
+);
+
+
+  genvar I,J;
+
+
+  //*************************************************************//
+  //                                                             //
+  //       ██████╗ ███████╗███╗   ███╗██╗   ██╗██╗  ██╗          //
+  //       ██╔══██╗██╔════╝████╗ ████║██║   ██║╚██╗██╔╝          //
+  //       ██║  ██║█████╗  ██╔████╔██║██║   ██║ ╚███╔╝           //
+  //       ██║  ██║██╔══╝  ██║╚██╔╝██║██║   ██║ ██╔██╗           //
+  //       ██████╔╝███████╗██║ ╚═╝ ██║╚██████╔╝██╔╝ ██╗          //
+  //       ╚═════╝ ╚══════╝╚═╝     ╚═╝ ╚═════╝ ╚═╝  ╚═╝          //
+  //                                                             //
+  //*************************************************************//
+
+
+  // response channel for demux plug
+  logic [NB_CORES-1:0][4:0]  demux_ip_sel_SP, demux_ip_sel_SN;
+  logic [NB_CORES-1:0]       demux_slave_req_del;
+  logic [NB_CORES-1:0]       demux_slave_update;
+  logic [NB_CORES-1:0]       demux_add_is_core;
+  logic [NB_CORES-1:0]       demux_slave_gnt_mux;
+
+  // helper arrays to work around sv dynamic bus index select limitation
+  logic [NB_CORES-1:0]       demux_slaves_core_req;
+  
+  logic [NB_CORES*NB_BARR-1:0][31:0] demux_int_bus_barrier_master_rdata;
+  logic [NB_CORES*NB_BARR-1:0]       demux_slaves_barrier_req;
+  logic [NB_CORES-1:0][NB_BARR-1:0]  demux_slv_bar_req_int;
+  logic [NB_BARR-1:0][NB_CORES-1:0]  demux_slv_bar_req_int_transp;
+
+  generate
+    for ( I = 0; I < NB_CORES; I++ ) begin
+      // slave->master: output ports to cores
+      assign demux_slave[I].gnt   = demux_slave_gnt_mux[I];
+      assign demux_slave[I].r_opc = 1'b0;
+      assign demux_slave[I].r_id  = '0;
+      // activation condition for responses on each demux plug
+      assign demux_slave_update[I] = ( (demux_slave[I].req & ~demux_slave_req_del[I]) ||
+                                       (~demux_slave[I].req & demux_slave_req_del[I]) ||
+                                       (demux_slave[I].req & demux_slave_gnt_mux[I])     );
+      // check if Core I wants to access its private event_unit_core
+      assign demux_add_is_core[I]  = ( ( demux_slave[I].add[9] == 1'b0 )                             ||   // some core reg
+                                       ({demux_slave[I].add[9],demux_slave[I].add[4:2]} == 4'b1_110) ||   // barrier_trigg_wait
+                                       ({demux_slave[I].add[9],demux_slave[I].add[4:2]} == 4'b1_111)   ); // barrier_trigg_wait_clear
+      assign demux_ip_sel_SN[I]    = demux_add_is_core[I] ? '0 : {1'b1,demux_slave[I].add[8:5]};
+    end
+  endgenerate
+
+  generate
+    for ( J = 0; J < NB_BARR; J++ ) begin
+      for ( I = 0; I < NB_CORES; I++ ) assign demux_slv_bar_req_int_transp[J][I] = demux_slv_bar_req_int[I][J];
+      assign demux_slaves_barrier_req[(J+1)*NB_CORES-1:J*NB_CORES] = demux_slv_bar_req_int_transp[J];
+    end
+  endgenerate
+
+  generate
+    for ( I = 0; I < NB_CORES; I++ ) begin
+      // master->slave
+      assign demux_int_bus_core_master[I].req    = demux_slaves_core_req[I];
+      assign demux_int_bus_core_master[I].add    = demux_slave[I].add;
+      assign demux_int_bus_core_master[I].wen    = demux_slave[I].wen;
+      assign demux_int_bus_core_master[I].wdata  = demux_slave[I].wdata;
+
+      assign demux_int_bus_core_master[I].id     = '0;
+      assign demux_int_bus_core_master[I].be     = '0;
+    end
+  endgenerate
+
+  generate
+    for ( I = 0; I < NB_CORES*NB_BARR; I++ ) begin
+      // master->slave
+      assign demux_int_bus_barrier_master[I].req   = demux_slaves_barrier_req[I];
+      assign demux_int_bus_barrier_master[I].add   = demux_slave[I % NB_CORES].add;
+      assign demux_int_bus_barrier_master[I].wen   = demux_slave[I % NB_CORES].wen;
+      assign demux_int_bus_barrier_master[I].wdata = demux_slave[I % NB_CORES].wdata;
+
+      assign demux_int_bus_barrier_master[I].id    = '0;
+      assign demux_int_bus_barrier_master[I].be    = '0;
+
+      // slave->master: intermediate level
+      assign demux_int_bus_barrier_master_rdata[I]  = demux_int_bus_barrier_master[I].r_rdata;
+    end
+  endgenerate
+  
+  generate
+    for ( I = 0; I < NB_CORES; I++ ) begin
+      // decoding of IP select part of address in case of request, selection of correct gnt
+      always_comb begin
+        demux_slv_bar_req_int[I] = '0;
+  
+        demux_slaves_core_req[I] = 1'b0;
+        demux_slave_gnt_mux[I]   = 1'b0;
+
+        if ( demux_slave[I].req == 1'b1 ) begin
+          // send request to private core unit, mux gnt back
+          if ( demux_add_is_core[I] ) begin
+            demux_slaves_core_req[I] = 1'b1;
+            demux_slave_gnt_mux[I]   = demux_int_bus_core_master[I].gnt;
+          end
+          // send request to correct barrier unit, gnt can directly be given
+          else begin
+            demux_slv_bar_req_int[I][demux_slave[I].add[8:5]] = 1'b1;
+            demux_slave_gnt_mux[I] = 1'b1;
+          end
+        end
+      end
+
+      // delayed muxing of correct response
+      always_comb begin
+    
+        // default: silence response channel
+        demux_slave[I].r_valid = 1'b0;
+        demux_slave[I].r_rdata = '0;
+    
+        if ( demux_slave_req_del[I] ) begin
+          if ( ~demux_ip_sel_SP[I][4] ) begin
+            demux_slave[I].r_valid = demux_int_bus_core_master[I].r_valid;
+            demux_slave[I].r_rdata = demux_int_bus_core_master[I].r_rdata;
+          end
+          else begin
+            demux_slave[I].r_valid = 1'b1;
+            demux_slave[I].r_rdata = demux_int_bus_barrier_master_rdata[NB_CORES*demux_ip_sel_SP[I][3:0]+I];
+          end
+        end
+      end
+
+      // 5 FF per core to store the response source
+      always_ff @(posedge clk_i, negedge rst_ni)
+      begin
+        if (~rst_ni)
+        begin
+          demux_ip_sel_SP[I]     <= '0;
+          demux_slave_req_del[I] <= 1'b0;
+        end
+        else
+        begin
+          demux_slave_req_del[I] <= demux_slave[I].req;
+          if ( demux_slave_update[I] )
+            demux_ip_sel_SP[I] <= demux_ip_sel_SN[I];
+        end
+      end
+    end
+  endgenerate
+
+
+  //*************************************************************//
+  //                                                             //
+  //        ██╗███╗   ██╗████████╗███████╗██████╗  ██████╗       //
+  //        ██║████╗  ██║╚══██╔══╝██╔════╝██╔══██╗██╔════╝       //
+  //        ██║██╔██╗ ██║   ██║   █████╗  ██████╔╝██║            //
+  //        ██║██║╚██╗██║   ██║   ██╔══╝  ██╔══██╗██║            //
+  //        ██║██║ ╚████║   ██║   ███████╗██║  ██║╚██████╗       //
+  //        ╚═╝╚═╝  ╚═══╝   ╚═╝   ╚══════╝╚═╝  ╚═╝ ╚═════╝       //
+  //                                                             //
+  //*************************************************************//
+
+  // response channel for interconnect plug
+  logic [5:0] interc_ip_sel_SP, interc_ip_sel_SN;
+  logic       speriph_slave_req_del;
+  logic       speriph_slave_update;
+  logic       speriph_slave_gnt_mux;
+
+  logic [NB_CORES+NB_BARR+2:0] interc_slaves_req;
+
+  // helper arrays to work around sv dynamic bus index select limitation
+  logic [NB_CORES-1:0][31:0] periph_int_bus_core_rdata;
+  logic [NB_BARR-1:0][31:0]  periph_int_bus_barr_rdata;
+  logic [NB_CORES-1:0]       periph_int_bus_core_rvalid;
+  logic [NB_BARR-1:0]        periph_int_bus_barr_rvalid;
+  logic [NB_CORES-1:0]       periph_int_bus_core_gnt;
+  logic [NB_BARR-1:0]        periph_int_bus_barr_gnt;
+
+  assign interc_ip_sel_SN = speriph_slave.add[10:5];
+
+  // activation condition for speriph slave responses
+  assign speriph_slave_update = ( (speriph_slave.req & ~speriph_slave_req_del) ||
+                                  (~speriph_slave.req & speriph_slave_req_del) ||
+                                  (speriph_slave.req & speriph_slave_gnt_mux)     );
+
+  // broadcast master->slave signals with exception of req
+  generate
+    for ( I = 0; I < NB_CORES+NB_BARR+3; I++ ) begin
+      assign periph_int_bus_master[I].wdata = speriph_slave.wdata;
+      assign periph_int_bus_master[I].add   = speriph_slave.add;
+      assign periph_int_bus_master[I].wen   = speriph_slave.wen;
+      assign periph_int_bus_master[I].be    = '1;
+      assign periph_int_bus_master[I].id    = '0;
+      assign periph_int_bus_master[I].req   = interc_slaves_req[I];
+    end
+  endgenerate
+
+  // assign slave->master signals
+  generate
+    for ( I = 0; I < NB_CORES; I++ ) begin
+      assign periph_int_bus_core_rdata[I]  = periph_int_bus_master[I].r_rdata;
+      assign periph_int_bus_core_rvalid[I] = periph_int_bus_master[I].r_valid;
+      assign periph_int_bus_core_gnt[I]    = periph_int_bus_master[I].gnt;
+    end
+    for ( I = 0; I < NB_BARR; I++ ) begin
+      assign periph_int_bus_barr_rdata[I]  = periph_int_bus_master[NB_CORES+I].r_rdata;
+      assign periph_int_bus_barr_rvalid[I] = periph_int_bus_master[NB_CORES+I].r_valid;
+      assign periph_int_bus_barr_gnt[I]    = periph_int_bus_master[NB_CORES+I].gnt;
+    end
+  endgenerate
+
+  // assign muxed slave->master gnt
+  assign speriph_slave.gnt   = speriph_slave_gnt_mux;
+  assign speriph_slave.r_opc = 1'b0;
+
+  // decoding of IP select part of address in case of request, selection of correct gnt
+  always_comb begin
+    interc_slaves_req     = '0;
+    speriph_slave_gnt_mux = 1'b0;
+
+    if ( speriph_slave.req == 1'b1 ) begin
+      casex ( speriph_slave.add[10:7] )
+        4'b0???: begin  // core units - each 0x40 (16 regs) long, [9:6] decides about which unit
+          interc_slaves_req[speriph_slave.add[9:6]] = 1'b1;
+          speriph_slave_gnt_mux = periph_int_bus_core_gnt[speriph_slave.add[9:6]];
+        end
+        4'b10??: begin  // hw barrier - each 0x20 (8 regs) long, [8:5] decides about which unit
+          interc_slaves_req[NB_CORES+speriph_slave.add[8:5]] = 1'b1;
+          speriph_slave_gnt_mux = periph_int_bus_barr_gnt[speriph_slave.add[8:5]];
+        end
+        4'b110?: begin // external sw event triggering
+          interc_slaves_req[NB_CORES+NB_BARR] = 1'b1;
+          speriph_slave_gnt_mux = periph_int_bus_master[NB_CORES+NB_BARR].gnt;
+        end
+        4'b1110: begin // soc event FIFO
+          interc_slaves_req[NB_CORES+NB_BARR+1] = 1'b1;
+          speriph_slave_gnt_mux = periph_int_bus_master[NB_CORES+NB_BARR+1].gnt;
+        end
+        4'b1111: begin // inter-cluster FIFOs
+          interc_slaves_req[NB_CORES+NB_BARR+2] = 1'b1;
+          speriph_slave_gnt_mux = periph_int_bus_master[NB_CORES+NB_BARR+2].gnt;
+        end
+      endcase
+    end
+  end
+
+  // delayed muxing of correct response
+  always_comb begin
+
+    // default: silence response channel
+    speriph_slave.r_valid = 1'b0;
+    speriph_slave.r_rdata = '0;
+
+    if ( speriph_slave_req_del ) begin
+      casex ( interc_ip_sel_SP[5:2] )
+        4'b0???: begin // core units
+          speriph_slave.r_valid = periph_int_bus_core_rvalid[interc_ip_sel_SP[4:1]];
+          speriph_slave.r_rdata = periph_int_bus_core_rdata[interc_ip_sel_SP[4:1]];
+        end
+        4'b10??: begin // barrier units
+          speriph_slave.r_valid = periph_int_bus_barr_rvalid[interc_ip_sel_SP[3:0]];
+          speriph_slave.r_rdata = periph_int_bus_barr_rdata[interc_ip_sel_SP[3:0]];
+        end
+        4'b110?: begin // external sw event trigger
+          speriph_slave.r_valid = periph_int_bus_master[NB_CORES+NB_BARR].r_valid;
+          speriph_slave.r_rdata = periph_int_bus_master[NB_CORES+NB_BARR].r_rdata;
+        end
+        4'b1110: begin // soc event FIFO
+          speriph_slave.r_valid = periph_int_bus_master[NB_CORES+NB_BARR+1].r_valid;
+          speriph_slave.r_rdata = periph_int_bus_master[NB_CORES+NB_BARR+1].r_rdata;
+        end
+        4'b1111: begin // inter-cluster FIFOs
+          speriph_slave.r_valid = periph_int_bus_master[NB_CORES+NB_BARR+2].r_valid;
+          speriph_slave.r_rdata = periph_int_bus_master[NB_CORES+NB_BARR+2].r_rdata;
+        end
+        default: begin
+          speriph_slave.r_valid = 1'b0;
+          speriph_slave.r_rdata = '0;
+        end
+      endcase
+    end
+
+  end
+
+  // delay for interconnect signals
+  always_ff @(posedge clk_i, negedge rst_ni)
+  begin
+    if (~rst_ni) begin
+      speriph_slave.r_id    <= '0;
+      interc_ip_sel_SP      <= '0;
+      speriph_slave_req_del <= 1'b0;
+    end
+    else
+    begin
+      speriph_slave_req_del <= speriph_slave.req;
+      if ( speriph_slave_update )
+      begin
+        speriph_slave.r_id <= speriph_slave.id;
+        interc_ip_sel_SP   <= interc_ip_sel_SN;
+      end
+    end
+  end
+
+endmodule // event_unit_interface_mux
diff --git a/hw/deps/event_unit_flex/event_unit_top.sv b/hw/deps/event_unit_flex/event_unit_top.sv
new file mode 100644
index 0000000..5b32d84
--- /dev/null
+++ b/hw/deps/event_unit_flex/event_unit_top.sv
@@ -0,0 +1,338 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module event_unit_top
+#(
+  parameter NB_CORES = 8,
+  parameter NB_SW_EVT = 8,
+  parameter NB_BARR  = 8,
+  parameter NB_HW_MUT = 1,
+  parameter MUTEX_MSG_W = 32,
+  parameter DISP_FIFO_DEPTH = 8,
+  parameter PER_ID_WIDTH = 9,
+  parameter EVNT_WIDTH = 8,
+  parameter SOC_FIFO_DEPTH = 8
+)
+(
+  // clock and reset
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  input  logic  test_mode_i,
+
+  // all kinds of cluster internal events, split into different signals for readability
+  input  logic [NB_CORES-1:0][3:0]  acc_events_i,
+  input  logic [NB_CORES-1:0][1:0]  dma_events_i,
+  input  logic [NB_CORES-1:0][1:0]  timer_events_i,
+  // usually much less than 32 bit, only for flexibility for different chips
+  input  logic [NB_CORES-1:0][31:0] cluster_events_i,
+
+  output logic [NB_CORES-1:0]       core_irq_req_o,
+  output logic [NB_CORES-1:0][4:0]  core_irq_id_o,
+  input  logic [NB_CORES-1:0]       core_irq_ack_i,
+  input  logic [NB_CORES-1:0][4:0]  core_irq_ack_id_i,
+
+  input  logic [NB_CORES-1:0]       core_busy_i,
+  output logic [NB_CORES-1:0]       core_clock_en_o,
+
+  // bus slave connections - periph bus and eu_direct_link
+  XBAR_PERIPH_BUS.Slave     speriph_slave,
+  XBAR_PERIPH_BUS.Slave     eu_direct_link[NB_CORES-1:0],
+
+  // soc periph events
+  input  logic                  soc_periph_evt_valid_i,
+  output logic                  soc_periph_evt_ready_o,
+  input  logic [EVNT_WIDTH-1:0] soc_periph_evt_data_i,
+
+  // message bus connections - dummy implementation
+  MESSAGE_BUS.Master        message_master
+
+ );
+
+    // event lines from soc periph fifo and inter-cluster event dispatch
+    logic soc_periph_event;
+
+    // sw events and target core mask from each core
+    logic [NB_SW_EVT-1:0][NB_CORES-1:0] core_sw_events;
+    logic [NB_CORES-1:0][NB_SW_EVT-1:0] core_sw_events_transp;
+    logic [NB_CORES-1:0][NB_CORES-1:0]  core_sw_events_mask;
+    logic [NB_CORES-1:0][NB_CORES-1:0]  core_sw_events_mask_transp;
+    logic [NB_CORES-1:0][7:0]           sw_events_combined;
+    // sw events from interconnect
+    logic [NB_CORES-1:0][NB_SW_EVT-1:0] interc_int_events_sw;
+
+
+    // cluster internal event matrix: sw, barr and other cluster events
+    logic [NB_CORES-1:0][31:0]          cluster_int_events;
+
+    // link between hw barrier and eu core units to fast trigger barriers
+    logic [NB_CORES-1:0][NB_BARR-1:0]   hw_barr_trigger;
+    logic [NB_BARR-1:0][NB_CORES-1:0]   hw_barr_trigger_transp;
+
+    // intermediate signals for assigning
+    logic [NB_CORES-1:0][NB_SW_EVT-1:0] cluster_int_events_sw;
+    logic [NB_CORES-1:0][NB_BARR-1:0]   cluster_int_events_barr;
+    logic [NB_BARR-1:0][NB_CORES-1:0]   cluster_int_events_barr_transp;
+    logic [NB_CORES-1:0]                cluster_int_events_barr_red;
+    logic [NB_CORES-1:0][NB_HW_MUT-1:0] cluster_int_events_mutex;
+    logic [NB_HW_MUT-1:0][NB_CORES-1:0] cluster_int_events_mutex_transp;
+    logic [NB_CORES-1:0]                cluster_int_events_mutex_red;
+    logic [NB_CORES-1:0]                cluster_int_events_dispatch;
+
+    // hw mutex related signals
+    logic [NB_CORES-1:0][NB_HW_MUT-1:0] mutex_lock_req;
+    logic [NB_HW_MUT-1:0][NB_CORES-1:0] mutex_lock_req_transp;
+    logic [NB_CORES-1:0][NB_HW_MUT-1:0] mutex_unlock_req;
+    logic [NB_HW_MUT-1:0][NB_CORES-1:0] mutex_unlock_req_transp;
+
+    logic [NB_HW_MUT-1:0][MUTEX_MSG_W-1:0]               mutex_msg_rdata;
+    logic [NB_CORES-1:0][NB_HW_MUT-1:0][MUTEX_MSG_W-1:0] mutex_msg_wdata;
+    logic [NB_HW_MUT-1:0][MUTEX_MSG_W-1:0][NB_CORES-1:0] mutex_msg_wdata_transp;
+    logic [NB_HW_MUT-1:0][MUTEX_MSG_W-1:0]               mutex_msg_wdata_transp_red;
+
+    // hw dispatch related signals
+    logic [NB_CORES-1:0]       disp_pop_req;
+    logic [NB_CORES-1:0]       disp_pop_ack;
+    logic [NB_CORES-1:0][31:0] disp_value;
+
+    logic [NB_CORES-1:0]       disp_w_req;
+    logic [NB_CORES-1:0][31:0] disp_w_data;
+    logic [NB_CORES-1:0][1:0]  disp_reg_sel;
+
+    // periph bus links to all subcomponents
+    XBAR_PERIPH_BUS periph_int_bus[NB_CORES+NB_BARR+2:0]();
+
+    // demux periph bus to eu_core and barrier units
+    XBAR_PERIPH_BUS demux_int_bus_core[NB_CORES-1:0]();
+    XBAR_PERIPH_BUS demux_int_bus_barrier[NB_CORES*NB_BARR-1:0]();
+
+    genvar I,J,K;
+
+    // combination of trigger sources for sw events
+    generate
+      for ( I = 0; I < NB_CORES; I++ ) begin : SW_EVENTS_COMBINE
+        always_comb begin
+          sw_events_combined[I][7:0]           = '0;
+          sw_events_combined[I][NB_SW_EVT-1:0] = cluster_int_events_sw[I] | interc_int_events_sw[I];
+        end
+      end
+    endgenerate
+
+    cluster_event_map #(
+      .NB_CORES  ( NB_CORES ) )
+    cluster_event_map_i (
+      .sw_events_i         ( sw_events_combined           ),
+      .barrier_events_i    ( cluster_int_events_barr_red  ),
+      .mutex_events_i      ( cluster_int_events_mutex_red ),
+      .dispatch_events_i   ( cluster_int_events_dispatch  ),
+      .periph_fifo_event_i ( soc_periph_event             ),
+
+      .acc_events_i        ( acc_events_i       ),
+      .dma_events_i        ( dma_events_i       ),
+      .timer_events_i      ( timer_events_i     ),
+      .cluster_events_i    ( cluster_events_i   ),
+
+      .events_mapped_o     ( cluster_int_events )
+    );
+
+    // combinational calculation of every sw event line for every core
+    // transposing and combinational reduction of barrier and mutex events and signals
+    generate
+      for ( I=0; I < NB_CORES; I++ ) begin : EU_LOOP_CORE
+        assign cluster_int_events_barr_red[I]  = |cluster_int_events_barr[I];
+        assign cluster_int_events_mutex_red[I] = |cluster_int_events_mutex[I];
+
+        for ( J=0; J < NB_BARR; J++ ) begin : EU_LOOP_HW_BARR_TRANSP
+          assign hw_barr_trigger_transp[J][I]  = hw_barr_trigger[I][J];
+          assign cluster_int_events_barr[I][J] = cluster_int_events_barr_transp[J][I];
+        end
+
+        for ( J=0; J < NB_SW_EVT; J++ ) begin : EU_LOOP_SW_EVTS_TRANSP
+          assign core_sw_events[J][I]        = core_sw_events_transp[I][J];
+        end
+          
+        for ( J=0; J < NB_CORES; J++ ) begin : EU_LOOP_SW_EVTS_MASK_TRANSP
+          assign core_sw_events_mask[J][I]   = core_sw_events_mask_transp[I][J];
+        end
+
+        for ( J=0; J < NB_SW_EVT; J++ ) begin : EU_LOOP_SW_EVTS_MASK_APPLY
+          assign cluster_int_events_sw[I][J] = (core_sw_events[J][NB_CORES-1:0] & core_sw_events_mask[I][NB_CORES-1:0]) != '0;
+        end
+
+        for ( J=0; J < NB_HW_MUT; J++ ) begin : EU_LOOP_HW_MUTEX_TRANSP
+          assign cluster_int_events_mutex[I][J] = cluster_int_events_mutex_transp[J][I];
+          assign mutex_lock_req_transp[J][I]    = mutex_lock_req[I][J];
+          assign mutex_unlock_req_transp[J][I]  = mutex_unlock_req[I][J];
+          for ( K=0; K < MUTEX_MSG_W; K++ ) begin : EU_LOOP_HW_MUTEX_TRANSP_MSG
+            assign mutex_msg_wdata_transp[J][K][I]  = mutex_msg_wdata[I][J][K];
+          end
+        end
+      end
+
+      for ( J=0; J < NB_HW_MUT; J++ ) begin : EU_LOOP_HW_MUTEX_REDUCE_STG1
+        for ( K=0; K < MUTEX_MSG_W; K++ ) begin : EU_LOOP_HW_MUTEX_REDUCE_STG2
+          assign mutex_msg_wdata_transp_red[J][K] = |mutex_msg_wdata_transp[J][K];
+        end
+      end
+    endgenerate
+
+    // dummy assignments
+    assign periph_int_bus[NB_CORES+NB_BARR+2].gnt     = 1'b0;
+    assign periph_int_bus[NB_CORES+NB_BARR+2].r_opc   = 1'b0;
+    assign periph_int_bus[NB_CORES+NB_BARR+2].r_valid = 1'b0;
+    assign periph_int_bus[NB_CORES+NB_BARR+2].r_rdata = '0;
+    assign periph_int_bus[NB_CORES+NB_BARR+2].r_id    = '0;
+
+    // will become the master port for cluster messages
+    assign message_master.wdata = '0;
+    assign message_master.req   = 1'b0;
+    assign message_master.wen   = 1'b1;
+    assign message_master.add   = '0;
+    assign message_master.be    = '0;
+    assign message_master.id    = '0;
+
+
+    event_unit_interface_mux #(
+      .NB_CORES ( NB_CORES ),
+      .NB_BARR  ( NB_BARR  ) )
+    event_unit_interface_mux_i (
+      .clk_i                        ( clk_i                 ),
+      .rst_ni                       ( rst_ni                ),
+
+      .speriph_slave                ( speriph_slave         ),
+      .periph_int_bus_master        ( periph_int_bus        ),
+
+      .demux_slave                  ( eu_direct_link        ),
+      .demux_int_bus_core_master    ( demux_int_bus_core    ),
+      .demux_int_bus_barrier_master ( demux_int_bus_barrier )
+    );
+
+
+    interc_sw_evt_trig #(
+      .NB_CORES  ( NB_CORES  ),
+      .NB_SW_EVT ( NB_SW_EVT ) )
+    interc_sw_evt_trig_i (
+      .clk_i                ( clk_i                            ),
+      .rst_ni               ( rst_ni                           ),
+
+      .sw_events_o          ( interc_int_events_sw             ),
+
+      .periph_int_bus_slave ( periph_int_bus[NB_CORES+NB_BARR] )
+    );
+
+    assign soc_periph_event = '0;
+
+    generate
+      for ( I=0; I < NB_CORES; I++ ) begin : EU_CORE
+        event_unit_core #(
+          .NB_CORES    ( NB_CORES    ),
+          .NB_SW_EVT   ( NB_SW_EVT   ),
+          .NB_BARR     ( NB_BARR     ),
+          .NB_HW_MUT   ( NB_HW_MUT   ), 
+          .MUTEX_MSG_W ( MUTEX_MSG_W ) )
+        event_unit_core_i (
+          .clk_i                 ( clk_i                                         ),
+          .rst_ni                ( rst_ni                                        ),
+          .test_mode_i           ( test_mode_i                                   ),
+  
+          .master_event_lines_i  ( cluster_int_events[I]                         ),
+  
+          .core_sw_events_o      ( core_sw_events_transp[I][NB_SW_EVT-1:0]       ),
+          .core_sw_events_mask_o ( core_sw_events_mask_transp[I][NB_CORES-1:0]   ),
+  
+          .hw_barr_id_o          ( hw_barr_trigger[I][NB_BARR-1:0]               ),
+
+          .mutex_rd_req_o        ( mutex_lock_req[I]                             ),
+          .mutex_wr_req_o        ( mutex_unlock_req[I]                           ),
+          .mutex_msg_wdata_o     ( mutex_msg_wdata[I]                            ),
+          .mutex_msg_rdata_i     ( mutex_msg_rdata                               ),
+
+          .dispatch_pop_req_o    ( disp_pop_req[I]                               ),
+          .dispatch_pop_ack_o    ( disp_pop_ack[I]                               ),
+          .dispatch_value_i      ( disp_value[I]                                 ),
+
+          .dispatch_w_req_o      ( disp_w_req[I]                                 ),
+          .dispatch_w_data_o     ( disp_w_data[I]                                ),
+          .dispatch_reg_sel_o    ( disp_reg_sel[I]                               ),
+
+          .core_irq_req_o        ( core_irq_req_o[I]                             ),
+          .core_irq_id_o         ( core_irq_id_o[I]                              ),
+          .core_irq_ack_i        ( core_irq_ack_i[I]                             ),
+          .core_irq_ack_id_i     ( core_irq_ack_id_i[I]                          ),
+
+          .core_busy_i           ( core_busy_i[I]                                ),
+          .core_clock_en_o       ( core_clock_en_o[I]                            ),
+  
+          .periph_int_bus_slave  ( periph_int_bus[I]                             ),
+          .eu_direct_link_slave  ( demux_int_bus_core[I]                         )
+        );
+      end
+    endgenerate
+
+
+    // instantiation of NB_BARR barrier units
+    generate
+      for ( I = 0; I < NB_BARR; I++ ) begin : HW_BARRIER_UNIT
+        hw_barrier_unit #(
+          .NB_CORES ( NB_CORES ) )
+        hw_barrier_unit_i (
+          .clk_i                  ( clk_i                                              ),
+          .rst_ni                 ( rst_ni                                             ),
+
+          .barrier_trigger_core_i ( hw_barr_trigger_transp[I]                          ),
+          .barrier_status_o       (                                                    ),
+          .barrier_events_o       ( cluster_int_events_barr_transp[I]                  ),
+
+          .demux_bus_slaves       ( demux_int_bus_barrier[(I+1)*NB_CORES-1:I*NB_CORES] ),
+          .periph_bus_slave       ( periph_int_bus[NB_CORES+I]                         )
+        );
+      end
+    endgenerate
+
+
+    generate
+      for ( I=0; I < NB_HW_MUT; I++ ) begin : HW_MUT
+        hw_mutex_unit #(
+          .NB_CORES     ( NB_CORES    ),
+          .MUTEX_MSG_W  ( MUTEX_MSG_W ) )
+        hw_mutex_unit_i (
+          .clk_i             ( clk_i                              ),
+          .rst_ni            ( rst_ni                             ),
+          
+          .lock_req_i        ( mutex_lock_req_transp[I]           ),
+          .unlock_req_i      ( mutex_unlock_req_transp[I]         ),
+
+          .mutex_msg_wdata_i ( mutex_msg_wdata_transp_red[I]      ),
+          .mutex_msg_rdata_o ( mutex_msg_rdata[I]                 ),
+
+          .mutex_event_o     ( cluster_int_events_mutex_transp[I] )
+        );
+      end
+    endgenerate
+
+    hw_dispatch #(
+      .NB_CORES   ( NB_CORES ),
+      .FIFO_DEPTH ( DISP_FIFO_DEPTH ) )
+    hw_dispatch_i (
+      .clk_i            ( clk_i                       ),
+      .rst_ni           ( rst_ni                      ),
+
+      .pop_req_i        ( disp_pop_req                ),
+      .pop_ack_i        ( disp_pop_ack                ),
+
+      .dispatch_value_o ( disp_value                  ),
+
+      .w_req_i          ( disp_w_req                  ),
+      .w_data_i         ( disp_w_data                 ),
+      .reg_sel_i        ( disp_reg_sel                ),
+
+      .dispatch_event_o ( cluster_int_events_dispatch )
+    );
+
+endmodule // event_unit_top
diff --git a/hw/deps/event_unit_flex/hw_barrier_unit.sv b/hw/deps/event_unit_flex/hw_barrier_unit.sv
new file mode 100644
index 0000000..2ef91d3
--- /dev/null
+++ b/hw/deps/event_unit_flex/hw_barrier_unit.sv
@@ -0,0 +1,225 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module hw_barrier_unit
+#(
+  parameter NB_CORES = 4
+)
+(
+  // clock and reset
+  input  logic clk_i,
+  input  logic rst_ni,
+
+  // trigger inputs from all cores
+  input  logic [NB_CORES-1:0] barrier_trigger_core_i,
+  // direct output of status reg for summary status computation in top level
+  output logic [NB_CORES-1:0] barrier_status_o,
+  // generated event, masked with target core mask -> to eu_matrix
+  output logic [NB_CORES-1:0] barrier_events_o,
+
+  // demuxed slave ports from each core
+  XBAR_PERIPH_BUS.Slave     demux_bus_slaves[NB_CORES-1:0],
+  // single plug from periph interconnect with pre-decoded requests
+  XBAR_PERIPH_BUS.Slave     periph_bus_slave
+
+ );
+
+    // actual registers
+    logic [NB_CORES-1:0] trigger_mask_DP, trigger_mask_DN;
+    logic [NB_CORES-1:0] target_mask_DP, target_mask_DN;
+    logic [NB_CORES-1:0] trigger_status_DP, trigger_status_DN;
+
+    // combinational signals that need to be ORed in the end
+    logic [NB_CORES-1:0][NB_CORES-1:0] demux_wdata_trigger_mask, demux_wdata_target_mask;
+    logic [NB_CORES-1:0][NB_CORES-1:0] demux_wdata_trigger_mask_transp, demux_wdata_target_mask_transp;
+    logic [NB_CORES-1:0]               demux_wdata_trigger_mask_red, demux_wdata_target_mask_red;
+    logic [NB_CORES+1:0][NB_CORES-1:0] trigger_matrix;          // first NB_CORES rows for demuxed ports, then interc, then core_trigger
+    logic [NB_CORES-1:0][NB_CORES+1:0] trigger_matrix_transp;
+    logic [NB_CORES-1:0]               trigger_matrix_red;
+
+    logic [NB_CORES-1:0] demux_we_trigger_mask, demux_we_target_mask;
+    logic                interc_we_trigger_mask, interc_we_target_mask;
+    logic [NB_CORES-1:0] demux_bus_req_all;
+
+    // delayed read requests
+    logic [NB_CORES-1:0][1:0] demux_read_req_del_SP, demux_read_req_del_SN;
+    logic               [1:0] interc_read_req_del_SP, interc_read_req_del_SN;
+
+    logic interc_gnt_del_SP, interc_gnt_del_SN;
+    logic [NB_CORES-1:0] write_conflict;
+
+    logic barrier_matched;
+
+    genvar I,J;
+
+    // calculation of outputs
+    assign barrier_status_o = trigger_status_DP;
+    assign barrier_matched  = (trigger_mask_DP != '0) && (trigger_status_DP == trigger_mask_DP);
+    assign barrier_events_o = (barrier_matched == 1'b1) ? target_mask_DP : '0;
+
+    // bus logic for demuxed ports - replicated NB_CORES times
+    generate
+      for ( I = 0; I < NB_CORES; I++ ) begin
+        // read/write logic for demuxed ports
+        always_comb begin
+          demux_we_trigger_mask[I]    = 1'b0;
+          demux_we_target_mask[I]     = 1'b0;
+          demux_read_req_del_SN[I]    = 2'b00;
+
+          demux_bus_slaves[I].r_rdata = '0;
+          demux_bus_slaves[I].r_opc   = 1'b0;
+          demux_bus_slaves[I].r_id    = '0;
+          demux_bus_slaves[I].gnt     = 1'b1;
+          demux_bus_slaves[I].r_valid = 1'b1;
+
+          trigger_matrix[I]           = '0;
+
+          if ( demux_bus_slaves[I].req == 1'b1 ) begin
+            if ( demux_bus_slaves[I].wen == 1'b1 ) begin
+              // minimal encoding of requested read data
+              case ( demux_bus_slaves[I].add[4:2] )
+                3'b000: demux_read_req_del_SN[I] = 2'b01;
+                3'b001: demux_read_req_del_SN[I] = 2'b10;
+                3'b011: demux_read_req_del_SN[I] = 2'b11;
+              endcase
+            end
+            else begin
+              case ( demux_bus_slaves[I].add[4:2] )
+                3'b000: demux_we_trigger_mask[I] = 1'b1;
+                3'b011: demux_we_target_mask[I]  = 1'b1;
+                3'b100: trigger_matrix[I]        = demux_bus_slaves[I].wdata[NB_CORES-1:0];
+              endcase
+            end
+          end
+          // evaluate delayed read request
+          case ( demux_read_req_del_SP[I] )
+            2'b01: demux_bus_slaves[I].r_rdata[NB_CORES-1:0] = trigger_mask_DP;
+            2'b10: demux_bus_slaves[I].r_rdata[NB_CORES-1:0] = trigger_status_DP;
+            2'b11: demux_bus_slaves[I].r_rdata[NB_CORES-1:0] = target_mask_DP;
+          endcase
+        end
+
+        // activation condition for read address
+        assign demux_bus_req_all[I] = demux_bus_slaves[I].req;
+
+        // each bit represents a write collision between a demux and the interconnect port
+        assign write_conflict[I] = ( (demux_bus_slaves[I].req == 1'b1) && (periph_bus_slave.req == 1'b1) )  &&
+                                   ( (demux_bus_slaves[I].wen == 1'b0) && (periph_bus_slave.wen == 1'b0) )  &&
+                                   (  demux_bus_slaves[I].add == periph_bus_slave.add );
+        // assignment of write data
+        assign demux_wdata_trigger_mask[I] = (demux_we_trigger_mask[I] == 1'b1) ? demux_bus_slaves[I].wdata[NB_CORES-1:0] : '0;
+        assign demux_wdata_target_mask[I]  = (demux_we_target_mask[I]  == 1'b1) ? demux_bus_slaves[I].wdata[NB_CORES-1:0] : '0;
+        for ( J = 0; J < NB_CORES; J++ ) begin
+          assign demux_wdata_trigger_mask_transp[J][I] = demux_wdata_trigger_mask[I][J];
+          assign demux_wdata_target_mask_transp[J][I]  = demux_wdata_target_mask[I][J];
+        end
+        assign demux_wdata_trigger_mask_red[I] = |demux_wdata_trigger_mask_transp[I];
+        assign demux_wdata_target_mask_red[I]  = |demux_wdata_target_mask_transp[I];
+      end
+    endgenerate
+
+    // protocol logic for interconnect port - stall interconnect port on write conflict
+    assign interc_gnt_del_SN        = periph_bus_slave.req && (|write_conflict == 1'b0);
+    assign periph_bus_slave.gnt     = interc_gnt_del_SN;
+    assign periph_bus_slave.r_valid = interc_gnt_del_SP;
+    assign periph_bus_slave.r_opc   = 1'b0;
+    assign periph_bus_slave.r_id    = '0;
+
+    // read/write logic for interconnect port
+    always_comb begin
+      interc_we_trigger_mask      = 1'b0;
+      interc_we_target_mask       = 1'b0;
+      interc_read_req_del_SN      = 2'b0;
+      periph_bus_slave.r_rdata    = '0;
+      trigger_matrix[NB_CORES]    = '0;
+
+      if ( periph_bus_slave.req == 1'b1 ) begin
+        if ( periph_bus_slave.wen == 1'b1 ) begin
+          case ( periph_bus_slave.add[4:2] )
+            3'b000: interc_read_req_del_SN = 2'b01;
+            3'b001: interc_read_req_del_SN = 2'b10;
+            3'b011: interc_read_req_del_SN = 2'b11;
+          endcase
+        end
+        else begin
+          case ( periph_bus_slave.add[4:2] )
+            3'b000: interc_we_trigger_mask   = 1'b1;
+            3'b011: interc_we_target_mask    = 1'b1;
+            3'b100: trigger_matrix[NB_CORES] = periph_bus_slave.wdata[NB_CORES-1:0];
+          endcase
+        end
+      end
+      // evaluate delayed read request
+      case ( interc_read_req_del_SP )
+        2'b01: periph_bus_slave.r_rdata[NB_CORES-1:0] = trigger_mask_DP;
+        2'b10: periph_bus_slave.r_rdata[NB_CORES-1:0] = trigger_status_DP;
+        2'b11: periph_bus_slave.r_rdata[NB_CORES-1:0] = target_mask_DP;
+      endcase
+    end
+
+    // combination of all trigger signals and status clear logic
+    assign trigger_matrix[NB_CORES+1] = barrier_trigger_core_i;
+    generate
+      for ( I = 0; I < NB_CORES; I++ ) begin
+        for ( J = 0; J < NB_CORES+2; J++ ) assign trigger_matrix_transp[I][J] = trigger_matrix[J][I];
+        assign trigger_matrix_red[I] = |trigger_matrix_transp[I];
+      end
+    endgenerate
+    assign trigger_status_DN = (barrier_matched == 1'b1) ? '0 : (trigger_status_DP | trigger_matrix_red);
+
+    // summarization of write data for trigger and target masks
+    always_comb begin
+      trigger_mask_DN = trigger_mask_DP;
+      target_mask_DN  = target_mask_DP;
+
+      if ( demux_we_trigger_mask != '0 )
+        trigger_mask_DN = demux_wdata_trigger_mask_red;
+      else if ( interc_we_trigger_mask == 1'b1 )
+        trigger_mask_DN = periph_bus_slave.wdata[NB_CORES-1:0];
+
+      if ( demux_we_target_mask != '0 )
+        target_mask_DN  = demux_wdata_target_mask_red;
+      else if ( interc_we_target_mask == 1'b1 )
+        target_mask_DN  = periph_bus_slave.wdata[NB_CORES-1:0];
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni)
+    begin
+      if ( rst_ni == 1'b0 )
+      begin
+        trigger_mask_DP         <= '0;
+        target_mask_DP          <= '0;
+        trigger_status_DP       <= '0;
+        demux_read_req_del_SP   <= '0;
+        interc_read_req_del_SP  <= '0;
+        interc_gnt_del_SP       <= '0;
+      end
+      else
+      begin
+        trigger_mask_DP         <= trigger_mask_DN;
+        target_mask_DP          <= target_mask_DN;
+
+        if((barrier_matched == 1'b1))
+            trigger_status_DP  <=  '0;
+        else if(|trigger_matrix_red)
+            trigger_status_DP  <= (trigger_status_DP | trigger_matrix_red);
+
+
+        if ( |demux_bus_req_all ) begin
+          demux_read_req_del_SP   <= demux_read_req_del_SN;
+        end
+        if ( periph_bus_slave.req ) begin
+          interc_read_req_del_SP  <= interc_read_req_del_SN;
+          interc_gnt_del_SP       <= interc_gnt_del_SN;
+        end
+      end
+    end
+
+endmodule // hw_barrier_unit
diff --git a/hw/deps/event_unit_flex/hw_dispatch.sv b/hw/deps/event_unit_flex/hw_dispatch.sv
new file mode 100644
index 0000000..7f2a19d
--- /dev/null
+++ b/hw/deps/event_unit_flex/hw_dispatch.sv
@@ -0,0 +1,179 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module hw_dispatch
+#(
+  parameter NB_CORES = 4,
+  parameter FIFO_DEPTH = 4
+)
+(
+  // clock and reset
+  input  logic clk_i,
+  input  logic rst_ni,
+
+  // pop request and ack from each core
+  input  logic [NB_CORES-1:0] pop_req_i,
+  input  logic [NB_CORES-1:0] pop_ack_i,
+  // current read data for each core
+  output logic [NB_CORES-1:0][31:0] dispatch_value_o,
+
+  // value push and team configuration by master
+  input  logic [NB_CORES-1:0]       w_req_i,
+  input  logic [NB_CORES-1:0][31:0] w_data_i,
+  input  logic [NB_CORES-1:0][1:0]  reg_sel_i,
+
+  // event output to flag availability of a value to a specific core
+  output logic [NB_CORES-1:0] dispatch_event_o
+
+);
+
+  // registers
+  logic [FIFO_DEPTH-1:0][31:0] dispatch_fifo_DP, dispatch_fifo_DN;
+
+  logic [NB_CORES-1:0] core_set_conf_DP, core_set_conf_DN;
+  logic [NB_CORES-1:0] req_in_progr_SP, req_in_progr_SN;
+  logic [NB_CORES-1:0] incr_rptr_del_SP, incr_rptr_del_SN;
+
+  logic [FIFO_DEPTH-1:0][NB_CORES-1:0] core_set_stat_DP, core_set_stat_DN;
+
+  logic [NB_CORES-1:0][$clog2(FIFO_DEPTH)-1:0] read_ptr_DP, read_ptr_DN;
+  logic [$clog2(FIFO_DEPTH)-1:0]               write_ptr_DP, write_ptr_DN;
+
+  // internal signals
+  logic [NB_CORES-1:0][1:0][31:0] w_data_int;
+  logic [1:0][31:0][NB_CORES-1:0] w_data_int_transp;
+  logic [1:0][31:0]               w_data_int_red;
+  logic [1:0][NB_CORES-1:0]       w_req_int;
+
+  logic [NB_CORES-1:0][FIFO_DEPTH-1:0] clr_core_stat;
+  logic [FIFO_DEPTH-1:0][NB_CORES-1:0] clr_core_stat_transp;
+
+  genvar I,J,K;
+
+  // workaround for language limitation
+  generate
+    for (I=0; I<NB_CORES; I++) begin
+      for (J=0; J<FIFO_DEPTH; J++) assign clr_core_stat_transp[J][I] = clr_core_stat[I][J];
+    end
+  endgenerate
+
+  // combinational reduction of write data
+  generate
+    for (J=0; J<2; J++) begin
+      for (I=0; I<NB_CORES; I++) begin
+        assign w_req_int[J][I]  = ( w_req_i[I] && (reg_sel_i[I] == J) );
+        assign w_data_int[I][J] = ( w_req_int[J][I] ) ? w_data_i[I] : '0;
+        for (K=0; K<32; K++)
+          assign w_data_int_transp[J][K][I] = w_data_int[I][J][K];
+      end
+      for (K=0; K<32; K++)
+        assign w_data_int_red[J][K] = |w_data_int_transp[J][K];
+    end
+  endgenerate
+
+  generate 
+    for (I=0; I<NB_CORES; I++) begin
+      assign dispatch_value_o[I] = dispatch_fifo_DP[read_ptr_DP[I]];
+
+      // read pointer management
+      always_comb begin
+        dispatch_event_o[I] = 1'b0;
+        clr_core_stat[I]    = '0;
+
+        req_in_progr_SN[I]  = req_in_progr_SP[I];
+        read_ptr_DN[I]      = read_ptr_DP[I];
+        incr_rptr_del_SN[I] = 1'b0;
+
+        // check for and register incoming requests
+        if ( pop_req_i[I] | req_in_progr_SP[I] ) begin
+          req_in_progr_SN[I] = 1'b1;
+          // notify core through event if there is a valid value for it
+          if ( core_set_stat_DP[read_ptr_DP[I]][I] ) begin
+            dispatch_event_o[I] = 1'b1;
+          end
+          // request but no valid value: increase read pointer till write point
+          else begin
+            if ( read_ptr_DP[I] != write_ptr_DP )
+              read_ptr_DN[I] = (read_ptr_DP[I] + 1) % FIFO_DEPTH;
+          end
+        end
+
+        // handle the case where a dispatch value has been successfully read
+        if ( req_in_progr_SP[I] &  pop_ack_i[I] ) begin
+          req_in_progr_SN[I]  = 1'b0;
+          incr_rptr_del_SN[I] = 1'b1;
+
+          clr_core_stat[I][read_ptr_DP[I]] = 1'b1;
+        end
+
+        // event_unit_core needs one more cycle to get the correct value
+        if ( incr_rptr_del_SP[I] ) read_ptr_DN[I] = (read_ptr_DP[I] + 1) % FIFO_DEPTH;
+
+      end
+
+    end
+  endgenerate
+
+  // write process
+  always_comb begin
+    // prepared configuration
+    core_set_conf_DN  = core_set_conf_DP;
+    
+    // will be written upon a push
+    write_ptr_DN      = write_ptr_DP;
+    dispatch_fifo_DN  = dispatch_fifo_DP;
+    core_set_stat_DN  = core_set_stat_DP & ~clr_core_stat_transp;
+
+    if ( |w_req_int[0] ) begin
+      // write value into FIFO and copy prepared configuration
+      dispatch_fifo_DN[write_ptr_DP]  = w_data_int_red[0];
+      core_set_stat_DN[write_ptr_DP]  = core_set_conf_DP;
+      // increment write ptr - no overflow management
+      write_ptr_DN = (write_ptr_DP + 1) % FIFO_DEPTH;
+    end
+
+    // write the prepared configuration
+    if ( |w_req_int[1] ) core_set_conf_DN = w_data_int_red[1][NB_CORES-1:0];
+
+  end
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if ( rst_ni == 1'b0 ) begin
+      dispatch_fifo_DP  <= '0;
+      core_set_conf_DP  <= '0;
+      req_in_progr_SP   <= '0;
+      incr_rptr_del_SP  <= '0;
+      core_set_stat_DP  <= '0;
+      read_ptr_DP       <= '0;
+      write_ptr_DP      <= '0;
+    end
+    else begin
+      if ( |w_req_int[0] )
+        dispatch_fifo_DP[write_ptr_DP] <= w_data_int_red[0];
+
+      if ( |w_req_int[1] ) 
+        core_set_conf_DP <= w_data_int_red[1][NB_CORES-1:0];
+
+      for (int unsigned index=0; index<NB_CORES; index++) begin
+        if ( req_in_progr_SP[index] &  pop_ack_i[index] )
+          incr_rptr_del_SP[index] <= 1'b1;
+        else
+          incr_rptr_del_SP[index] <= 1'b0;
+      end
+
+      req_in_progr_SP  <= req_in_progr_SN;
+
+      core_set_stat_DP <= core_set_stat_DN;
+      read_ptr_DP      <= read_ptr_DN;
+      write_ptr_DP     <= write_ptr_DN;
+    end
+  end
+
+endmodule // hw_dispatch
diff --git a/hw/deps/event_unit_flex/hw_mutex_unit.sv b/hw/deps/event_unit_flex/hw_mutex_unit.sv
new file mode 100755
index 0000000..7bfcb56
--- /dev/null
+++ b/hw/deps/event_unit_flex/hw_mutex_unit.sv
@@ -0,0 +1,180 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module hw_mutex_unit
+#(
+  parameter NB_CORES = 4,
+  parameter MUTEX_MSG_W = 32
+)
+(
+  // clock and reset
+  input  logic clk_i,
+  input  logic rst_ni,
+
+  // lock and unlock req from each core
+  input  logic [NB_CORES-1:0] lock_req_i,
+  input  logic [NB_CORES-1:0] unlock_req_i,
+
+  // read and write data for messaging after wakeup
+  input  logic [MUTEX_MSG_W-1:0] mutex_msg_wdata_i,
+  output logic [MUTEX_MSG_W-1:0] mutex_msg_rdata_o,
+
+  // event output to flag assignment of mutex to a specific core
+  output logic [NB_CORES-1:0] mutex_event_o
+
+);
+
+  // registers
+  logic [MUTEX_MSG_W-1:0]      mutex_msg_DP, mutex_msg_DN;
+  logic [NB_CORES-1:0]         req_mask_DP, req_mask_DN;
+  logic [$clog2(NB_CORES)-1:0] req_core_DP, req_core_DN;
+
+  // internal signals
+  logic [NB_CORES-1:0]         req_mask_clr;
+  logic [NB_CORES-1:0]         ff1_idx_onehot, ff1_inp;
+  logic [$clog2(NB_CORES)-1:0] ff1_idx_bin;
+
+  logic event_out_mask;
+
+  enum logic { UNLOCKED, LOCKED } mutex_CS, mutex_NS;
+
+
+  assign mutex_msg_rdata_o = mutex_msg_DP;
+  assign mutex_event_o     = (event_out_mask) ? ff1_idx_onehot : '0;
+
+  assign mutex_msg_DN   = (|unlock_req_i) ? mutex_msg_wdata_i : mutex_msg_DP;
+  assign req_mask_DN    = ( req_mask_DP | lock_req_i ) & ~req_mask_clr;
+  
+  assign ff1_idx_onehot = (1'b1 << ff1_idx_bin);
+  assign ff1_inp        = req_mask_DP | lock_req_i;
+
+  // FSM to control the state of the mutex (locked/unlocked)
+  always_comb begin
+    mutex_NS       = mutex_CS;
+    req_core_DN    = req_core_DP;
+
+    event_out_mask = 1'b0;
+    req_mask_clr   = '0;
+
+    case (mutex_CS)
+      UNLOCKED: begin
+        // if at least one core requests the mutex, flag assigment to core selected by ff1
+        if ( |lock_req_i ) begin
+          req_mask_clr   = ff1_idx_onehot;
+          event_out_mask = 1'b1;
+          req_core_DN    = ff1_idx_bin;
+          mutex_NS       = LOCKED;
+        end
+      end
+      LOCKED: begin
+        // check if mutex is getting unlocked
+        if ( |unlock_req_i ) begin
+          // check if another core is waiting
+          if ( |req_mask_DP | (|lock_req_i) ) begin
+            req_mask_clr   = ff1_idx_onehot;
+            event_out_mask = 1'b1;
+            req_core_DN    = ff1_idx_bin;
+          end
+          else begin
+            mutex_NS = UNLOCKED;
+          end
+        end
+      end
+    endcase // mutex_CS
+  end
+
+  // instantiation of find-first-1 (find-first-set) block
+  ff1_loop #(
+    .WIDTH(NB_CORES) )
+  ff1_loop_i (
+    .vector_i(ff1_inp),
+    .idx_bin_o(ff1_idx_bin),
+    .no1_o()
+  );
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if ( rst_ni == 1'b0 ) begin
+      mutex_CS     <= UNLOCKED;
+      mutex_msg_DP <= '0;
+      req_mask_DP  <= '0;
+      req_core_DP  <= '0;
+    end
+    else begin
+      mutex_CS     <= mutex_NS;
+      mutex_msg_DP <= mutex_msg_DN;
+      req_mask_DP  <= req_mask_DN; 
+      req_core_DP  <= req_core_DN;
+    end
+  end
+
+`ifdef SIM
+
+  // synopsys translate_off
+  // check illegal locks and unlocks
+  
+  logic [NB_CORES-1:0] OWNER_CORE_DP, OWNER_CORE_DN;
+
+  assign OWNER_CORE_DN = (|mutex_event_o) ? mutex_event_o : OWNER_CORE_DP;
+
+  always_ff @(posedge clk_i) begin
+    for (int i = 0; i < NB_CORES; i++) begin
+      if ( (OWNER_CORE_DP[i] == 1'b1) && (lock_req_i[i] == 1'b1) && (mutex_CS == LOCKED) ) begin
+        $warning("Core %d locked mutex while already belonging to him!",i);
+        $stop();
+      end
+      if ( (OWNER_CORE_DP[i] == 1'b1) && |(unlock_req_i & ~(1 << $clog2(OWNER_CORE_DP))) ) begin
+        $warning("Mutex unlocked by other than owner Core! Owner Core: %d",i);
+        $stop();
+      end
+    end
+  end
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if ( rst_ni == 1'b0 ) begin
+      OWNER_CORE_DP <= '0;
+    end
+    else begin
+      OWNER_CORE_DP <= OWNER_CORE_DN;
+    end
+  end
+  
+  // synopsys translate_on
+
+`endif
+
+endmodule // hw_mutex_unit
+
+module ff1_loop
+#(
+  parameter WIDTH = 4
+)
+(
+  input  logic [WIDTH-1:0]         vector_i,
+  output logic [$clog2(WIDTH)-1:0] idx_bin_o,
+  output logic                     no1_o
+);
+
+  assign no1_o = ~(|vector_i);
+
+  logic found;
+
+  always_comb begin
+    found     = 1'b0;
+    idx_bin_o = '0;
+
+    for (int i = 0; i < WIDTH; i++) begin
+      if ( (vector_i[i] == 1'b1) && (found == 1'b0) ) begin
+        found     = 1'b1;
+        idx_bin_o = i;
+      end
+    end
+  end
+
+endmodule
diff --git a/hw/deps/event_unit_flex/interc_sw_evt_trig.sv b/hw/deps/event_unit_flex/interc_sw_evt_trig.sv
new file mode 100644
index 0000000..ee74485
--- /dev/null
+++ b/hw/deps/event_unit_flex/interc_sw_evt_trig.sv
@@ -0,0 +1,65 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module interc_sw_evt_trig
+#(
+  parameter NB_CORES  = 4,
+  parameter NB_SW_EVT = 8
+)
+(
+  input  logic clk_i,
+  input  logic rst_ni,
+
+  output logic [NB_CORES-1:0][NB_SW_EVT-1:0] sw_events_o,
+
+  // bus to read the oldest event id
+  XBAR_PERIPH_BUS.Slave periph_int_bus_slave
+);
+
+  logic [NB_SW_EVT-1:0][NB_CORES-1:0] sw_events_transp;
+
+  genvar I,J;
+
+  generate
+    for ( I=0; I < NB_CORES; I++ ) begin
+      for ( J=0; J < NB_SW_EVT; J++ ) 
+        assign sw_events_o[I][J] = sw_events_transp[J][I];
+    end
+  endgenerate
+
+  // no stall functionality
+  assign periph_int_bus_slave.gnt     = periph_int_bus_slave.req;
+  assign periph_int_bus_slave.r_rdata = '0;
+  assign periph_int_bus_slave.r_id    = '0;
+  assign periph_int_bus_slave.r_opc   = 1'b0;
+
+  // trigger logic
+  always_comb begin
+    
+    sw_events_transp = '0;
+
+    if (periph_int_bus_slave.req & ~periph_int_bus_slave.wen) begin
+      if (periph_int_bus_slave.wdata == '0)
+        sw_events_transp[periph_int_bus_slave.add[4:2]] = '1;
+      else
+        sw_events_transp[periph_int_bus_slave.add[4:2]] = periph_int_bus_slave.wdata[NB_CORES-1:0];
+    end
+
+  end
+
+  // register setup
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if( rst_ni == 1'b0 )
+      periph_int_bus_slave.r_valid <= 1'b0;
+    else
+      periph_int_bus_slave.r_valid <= periph_int_bus_slave.req;
+  end
+
+endmodule
diff --git a/hw/deps/event_unit_flex/message_bus.sv b/hw/deps/event_unit_flex/message_bus.sv
new file mode 100644
index 0000000..0f3ab98
--- /dev/null
+++ b/hw/deps/event_unit_flex/message_bus.sv
@@ -0,0 +1,58 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface MESSAGE_BUS #(
+  parameter ID_WIDTH = 9 // NB_CORES + 1
+);
+
+  // REQUEST CHANNEL
+  logic                req;
+  logic         [31:0] add;
+  logic                wen;
+  logic         [31:0] wdata;
+  logic          [3:0] be;
+  logic                gnt;
+  logic [ID_WIDTH-1:0] id;
+
+  // RESPONSE CHANNEL
+  logic                r_valid;
+  logic                r_opc;
+  logic [ID_WIDTH-1:0] r_id;
+  logic         [31:0] r_rdata;
+
+  modport Master (
+    output req,
+    output add,
+    output wen,
+    output wdata,
+    output be,
+    output id,
+    input  gnt,
+    input  r_rdata,
+    input  r_opc,
+    input  r_id,
+    input  r_valid
+  );
+
+  modport Slave (
+    input  req,
+    input  add,
+    input  wen,
+    input  wdata,
+    input  be,
+    input  id,
+    output gnt,
+    output r_rdata,
+    output r_opc,
+    output r_id,
+    output r_valid
+  );
+
+endinterface
diff --git a/hw/deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv b/hw/deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv
new file mode 100644
index 0000000..1e84af0
--- /dev/null
+++ b/hw/deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv
@@ -0,0 +1,206 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    DistributedArbitrationNetwork_Req_icache_intc.sv           //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Block linked to memory side, that receives requests        //
+//                 and arbitrates with RoundRobin Policy. It is Built using   //
+//                 2x1 fan_in primitives, with distributed routing and        //
+//                 arbitration                                                //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module DistributedArbitrationNetwork_Req_icache_intc
+#(
+    parameter N_CORES       = 16,
+    parameter ADDRESS_WIDTH = 32,
+    parameter UID_WIDTH     = 20
+) 
+(
+   input  logic                                   clk_i,
+   input  logic                                   rst_ni,
+
+   input  logic [N_CORES-1:0]                     request_i,
+   input  logic [N_CORES-1:0][ADDRESS_WIDTH-1:0]  address_i,
+   input  logic [N_CORES-1:0][UID_WIDTH-1:0]      UID_i,
+   output logic [N_CORES-1:0]                     grant_o,
+
+   output logic                                   request_o,
+   output logic [ADDRESS_WIDTH-1:0]               address_o,
+   output logic [UID_WIDTH-1:0]                   UID_o,
+   input  logic                                   grant_i
+);
+   logic [$clog2(N_CORES)-1:0]                    arb_FLAG_o;
+   genvar j,k;
+   generate
+      if(N_CORES == 2)
+      begin : DUAL_MASTER
+          Req_Arb_Node_icache_intc 
+          #( 
+                  .ADDRESS_WIDTH ( ADDRESS_WIDTH ), 
+                  .UID_WIDTH     ( UID_WIDTH     )
+          )
+          Req_Arb_Node_icache_intc_i
+          (
+            .request_ch0_i   ( request_i [0] ),
+            .address_ch0_i   ( address_i [0] ),
+            .UID_ch0_i       ( UID_i     [0] ),
+            .grant_ch0_o     ( grant_o   [0] ),
+
+            .request_ch1_i   ( request_i [1] ),
+            .address_ch1_i   ( address_i [1] ),    
+            .UID_ch1_i       ( UID_i     [1] ),
+            .grant_ch1_o     ( grant_o   [1] ),
+
+            .request_o       ( request_o     ),
+            .address_o       ( address_o     ),
+            .UID_o           ( UID_o         ),
+            .grant_i         ( grant_i       ),
+
+            .Flag_i          ( arb_FLAG_o    )
+         );
+      end 
+      else
+      begin : MULTI_MASTER
+          logic [ADDRESS_WIDTH-1:0]   address_int  [N_CORES-3:0];
+          logic                       request_int  [N_CORES-3:0];
+          logic [UID_WIDTH-1:0]       UID_int      [N_CORES-3:0];
+          logic                       grant_int    [N_CORES-3:0];
+
+
+            for(j=0; j < $clog2(N_CORES); j++)
+            begin : HORIZONTAL_INDEX
+              for(k=0; k<2**j; k=k+1)
+                begin : VERTICAL_INDEX
+                  if (j == 0 )
+                  begin : OUT_NODE
+                    Req_Arb_Node_icache_intc 
+                    #( 
+                        .ADDRESS_WIDTH ( ADDRESS_WIDTH ), 
+                        .UID_WIDTH     ( UID_WIDTH     )
+                    )
+                    Req_Arb_Node_icache_intc_i
+                    (
+                        .request_ch0_i   ( request_int [2*k]                ),
+                        .address_ch0_i   ( address_int [2*k]                ),
+                        .UID_ch0_i       ( UID_int     [2*k]                ),
+                        .grant_ch0_o     ( grant_int   [2*k]                ),
+
+                        .request_ch1_i   ( request_int [2*k+1]              ),
+                        .address_ch1_i   ( address_int [2*k+1]              ),    
+                        .UID_ch1_i       ( UID_int     [2*k+1]              ),
+                        .grant_ch1_o     ( grant_int   [2*k+1]              ),
+
+                        .request_o       ( request_o                        ),
+                        .address_o       ( address_o                        ),
+                        .UID_o           ( UID_o                            ),
+                        .grant_i         ( grant_i                          ),
+
+                        .Flag_i          ( arb_FLAG_o[$clog2(N_CORES)-j-1]  )
+                    );
+                  end 
+                  else if ( j < $clog2(N_CORES) - 1 )
+                        begin : INTERNAL_NODES
+                          Req_Arb_Node_icache_intc 
+                          #( 
+                              .ADDRESS_WIDTH ( ADDRESS_WIDTH ), 
+                              .UID_WIDTH     ( UID_WIDTH     )
+                          )
+                          Req_Arb_Node_icache_intc_i 
+                          (
+
+                              .request_ch0_i   ( request_int [((2**j)*2-2) + 2*k]    ),
+                              .address_ch0_i   ( address_int [((2**j)*2-2) + 2*k]    ),
+                              .UID_ch0_i       ( UID_int     [((2**j)*2-2) + 2*k]    ),
+                              .grant_ch0_o     ( grant_int   [((2**j)*2-2) + 2*k]    ),
+
+                              .request_ch1_i   ( request_int [((2**j)*2-2) + 2*k+1]  ),
+                              .address_ch1_i   ( address_int [((2**j)*2-2) + 2*k+1]  ),    
+                              .UID_ch1_i       ( UID_int     [((2**j)*2-2) + 2*k+1]  ),
+                              .grant_ch1_o     ( grant_int   [((2**j)*2-2) + 2*k+1]  ),
+
+                              .request_o       ( request_int [((2**(j-1))*2-2) + k]  ),
+                              .address_o       ( address_int [((2**(j-1))*2-2) + k]  ),
+                              .UID_o           ( UID_int     [((2**(j-1))*2-2) + k]  ),
+                              .grant_i         ( grant_int   [((2**(j-1))*2-2) + k]  ),
+
+                              .Flag_i          ( arb_FLAG_o  [$clog2(N_CORES)-j-1]   )   
+                          );
+                        end 
+                     else
+                        begin : INPUT_NODES
+                             Req_Arb_Node_icache_intc 
+                             #( 
+                                 .ADDRESS_WIDTH ( ADDRESS_WIDTH ), 
+                                 .UID_WIDTH     ( UID_WIDTH     )
+                             )
+                             Req_Arb_Node_icache_intc_i
+                             (
+                                 .request_ch0_i   ( request_i   [2*k]                   ),
+                                 .address_ch0_i   ( address_i   [2*k]                   ),
+                                 .UID_ch0_i       ( UID_i       [2*k]                   ),
+                                 .grant_ch0_o     ( grant_o     [2*k]                   ),
+
+                                 .request_ch1_i   ( request_i   [2*k+1]                 ),
+                                 .address_ch1_i   ( address_i   [2*k+1]                 ),    
+                                 .UID_ch1_i       ( UID_i       [2*k+1]                 ),
+                                 .grant_ch1_o     ( grant_o     [2*k+1]                 ),
+
+                                 .request_o       ( request_int [((2**(j-1))*2-2) + k]  ),
+                                 .address_o       ( address_int [((2**(j-1))*2-2) + k]  ),
+                                 .UID_o           ( UID_int     [((2**(j-1))*2-2) + k]  ),
+                                 .grant_i         ( grant_int   [((2**(j-1))*2-2) + k]  ),
+
+                                 .Flag_i          ( arb_FLAG_o[$clog2(N_CORES)-j-1]  )
+                             );
+                        end
+                end
+
+            end
+
+    end
+    endgenerate
+
+    // Rotating Priority
+    always_ff @(posedge clk_i or negedge rst_ni)
+    begin
+        if(rst_ni == 1'b0)
+           arb_FLAG_o <= '0;
+        else
+            if( request_o  & grant_i )
+            begin
+                    arb_FLAG_o <= arb_FLAG_o + 1'b1;
+            end
+    end
+
+endmodule
diff --git a/hw/deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv b/hw/deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv
new file mode 100644
index 0000000..a2fb48b
--- /dev/null
+++ b/hw/deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv
@@ -0,0 +1,145 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    DistributedArbitrationNetwork_Resp_icache_intc.sv          //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Block linked to processor side, that receives and routes   //
+//                 the responses from the memory side- It is Built using      //
+//                 2x1 fan_out primitives, with distributed routing and       //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module DistributedArbitrationNetwork_Resp_icache_intc #( parameter N_CACHE_BANKS = 16, parameter DATA_WIDTH    = 32 ) 
+(
+   input logic [N_CACHE_BANKS-1:0]                 response_i,
+   input logic [N_CACHE_BANKS-1:0][DATA_WIDTH-1:0] read_data_i,
+
+   output logic                                    response_o,
+   output logic [DATA_WIDTH-1:0]                   read_data_o
+);
+   genvar j,k;
+   generate
+      
+      case(N_CACHE_BANKS)
+        1: begin
+          assign read_data_o = read_data_i;
+          assign response_o  = response_i;
+        end //~ single cache banks
+
+        2:       
+        begin : DUAL_CACHE_BANKS
+           Resp_Arb_Node_icache_intc 
+           #(
+              .DATA_WIDTH(DATA_WIDTH)
+           )
+           Resp_Arb_Node_icache_intc_i
+           (
+              .response_ch0_i  ( response_i    [0] ),
+              .read_data_ch0_i ( read_data_i   [0] ),
+              .response_ch1_i  ( response_i    [1] ),
+              .read_data_ch1_i ( read_data_i   [1] ),
+              .response_o      ( response_o        ),
+              .read_data_o     ( read_data_o       )
+           );
+        end //~ 2 cache banks
+
+        default:
+        begin : MULTI_CHACHE_BANKS   
+              logic                               response_int   [N_CACHE_BANKS-3:0];
+              logic [DATA_WIDTH-1:0]              read_data_int  [N_CACHE_BANKS-3:0];
+            
+                for(j=0; j < $clog2(N_CACHE_BANKS); j++)
+                  begin : HORIZ_INCR
+                    for(k=0; k<2**j; k=k+1)
+                      begin : VERT_INCR
+                      
+                        if (j == 0 )
+                        begin : OUT_NODE
+                           Resp_Arb_Node_icache_intc 
+                           #(
+                              .DATA_WIDTH      ( DATA_WIDTH        )
+                           )
+                           Resp_Arb_Node_icache_intc_i
+                           (
+                              .response_ch0_i  ( response_int  [2*k]   ),
+                              .read_data_ch0_i ( read_data_int [2*k]   ),
+                              .response_ch1_i  ( response_int  [2*k+1] ),
+                              .read_data_ch1_i ( read_data_int [2*k+1] ),
+                              .response_o      ( response_o            ),
+                              .read_data_o     ( read_data_o           )
+                           );                        
+                        end 
+                        else    if ( j < $clog2(N_CACHE_BANKS) - 1)
+                                begin : INTERNAL_NODES 
+                                   Resp_Arb_Node_icache_intc 
+                                   #(
+                                      .DATA_WIDTH      ( DATA_WIDTH        )
+                                   )
+                                   Resp_Arb_Node_icache_intc_i
+                                   (
+                                      .response_ch0_i  ( response_int  [((2**j)*2-2) + 2*k]    ),
+                                      .read_data_ch0_i ( read_data_int [((2**j)*2-2) + 2*k]    ),
+                                      .response_ch1_i  ( response_int  [((2**j)*2-2) + 2*k +1] ),
+                                      .read_data_ch1_i ( read_data_int [((2**j)*2-2) + 2*k +1] ),
+                                      .response_o      ( response_int  [((2**(j-1))*2-2) + k]  ),
+                                      .read_data_o     ( read_data_int [((2**(j-1))*2-2) + k]  )
+                                   );  
+                                end
+                                else
+                                begin : INPUT_NODES
+                                   Resp_Arb_Node_icache_intc 
+                                   #(
+                                      .DATA_WIDTH      ( DATA_WIDTH        )
+                                   )
+                                   Resp_Arb_Node_icache_intc_i
+                                   (
+                                      .response_ch0_i  ( response_i    [2*k]                  ),
+                                      .read_data_ch0_i ( read_data_i   [2*k]                  ),
+                                      .response_ch1_i  ( response_i    [2*k+1]                ),
+                                      .read_data_ch1_i ( read_data_i   [2*k+1]                ),
+                                      .response_o      ( response_int  [((2**(j-1))*2-2) + k] ),
+                                      .read_data_o     ( read_data_int [((2**(j-1))*2-2) + k] )
+                                   );
+                                end
+                      end
+                  end
+        end //~default
+
+
+      endcase // N_CACHE_BANKS
+
+
+
+
+   endgenerate
+endmodule
diff --git a/hw/deps/icache-intc/Req_Arb_Node_icache_intc.sv b/hw/deps/icache-intc/Req_Arb_Node_icache_intc.sv
new file mode 100644
index 0000000..75e0dff
--- /dev/null
+++ b/hw/deps/icache-intc/Req_Arb_Node_icache_intc.sv
@@ -0,0 +1,78 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    Req_Arb_Node_icache_intc.sv                                //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:   Distributed routing and arbitration tree block, build       //
+//                usign fan_in primities (2x1 routing blocks)                 //
+//                                                                            //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module Req_Arb_Node_icache_intc
+#(
+   parameter ADDRESS_WIDTH = 32, 
+   parameter UID_WIDTH     = 16
+)
+(
+   // IN PORT 0
+   input  logic                     request_ch0_i,
+   input  logic [ADDRESS_WIDTH-1:0] address_ch0_i,
+   input  logic [UID_WIDTH-1:0]     UID_ch0_i,
+   output logic                     grant_ch0_o,
+   // IN PORT 1
+   input  logic                     request_ch1_i,
+   input  logic [ADDRESS_WIDTH-1:0] address_ch1_i,
+   input  logic [UID_WIDTH-1:0]     UID_ch1_i,
+   output logic                     grant_ch1_o,
+   // OUT PORT
+   output logic [ADDRESS_WIDTH-1:0] address_o,
+   output logic                     request_o,
+   output logic [UID_WIDTH-1:0]     UID_o,
+   input  logic                     grant_i,
+   // FLAG to switch priority
+   input logic                      Flag_i
+);
+
+   logic      ch_selector;  // 0 --> CH0; 1 --> CH1
+   always_comb
+   begin
+      request_o   =  request_ch0_i |   request_ch1_i;
+      ch_selector = ~request_ch0_i | ( Flag_i & request_ch1_i );
+      grant_ch0_o = (( request_ch0_i & ~request_ch1_i) | ( request_ch0_i & ~Flag_i)) & grant_i;
+      grant_ch1_o = ((~request_ch0_i &  request_ch1_i) | ( request_ch1_i &  Flag_i)) & grant_i;    
+      case(ch_selector)
+         1'b1: begin address_o   = address_ch1_i; UID_o    = UID_ch1_i; end
+         1'b0: begin address_o   = address_ch0_i; UID_o    = UID_ch0_i; end
+      endcase
+   end
+ 
+endmodule
diff --git a/hw/deps/icache-intc/RoutingBlock_Req_icache_intc.sv b/hw/deps/icache-intc/RoutingBlock_Req_icache_intc.sv
new file mode 100644
index 0000000..a50a058
--- /dev/null
+++ b/hw/deps/icache-intc/RoutingBlock_Req_icache_intc.sv
@@ -0,0 +1,94 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    RoutingBlock_Req_icache_intc.sv                            //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:   Block that embeds the arbitration/routing tree and the      //
+//                decoding logic for the response coming from the memory side //
+//                                                                            //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module RoutingBlock_Req_icache_intc
+#(
+    parameter int unsigned ADDRESS_WIDTH = 32,
+    parameter int unsigned N_CORES       = 16,
+    parameter int unsigned UID_WIDTH     = N_CORES,
+    parameter int unsigned N_CACHE_BANKS = 8,
+    parameter int unsigned DATA_WIDTH    = 32
+)
+(
+    input  logic                                   clk_i,
+    input  logic                                   rst_ni,
+
+    output logic                                   request_o,
+    output logic [ADDRESS_WIDTH-1:0]               address_o,
+    output logic [UID_WIDTH-1:0]                   UID_o,
+    input  logic                                   grant_i,
+
+    input  logic [N_CORES-1:0]                     request_i,
+    input  logic [N_CORES-1:0][ADDRESS_WIDTH-1:0]  address_i,
+    input  logic [N_CORES-1:0][UID_WIDTH-1:0]      UID_i,
+    output logic [N_CORES-1:0]                     grant_o,
+
+    input   logic                                  response_i,
+    input   logic [UID_WIDTH-1:0]                  response_UID_i,
+    output  logic [N_CORES-1:0]                    response_o
+);
+   assign response_o = {UID_WIDTH{response_i}} & response_UID_i;
+
+   generate
+      if(N_CORES > 1)
+      begin : MULTI_CORE
+         DistributedArbitrationNetwork_Req_icache_intc #( .ADDRESS_WIDTH (ADDRESS_WIDTH), .UID_WIDTH(UID_WIDTH), .N_CORES(N_CORES) )  DistributedArbitrationNetwork_Req_icache_intc_i
+         (
+            .clk_i        ( clk_i       ),
+            .rst_ni       ( rst_ni      ),
+            .request_i    ( request_i   ),
+            .address_i    ( address_i   ),
+            .UID_i        ( UID_i       ),
+            .grant_o      ( grant_o     ),
+            .request_o    ( request_o   ),
+            .address_o    ( address_o   ),
+            .UID_o        ( UID_o       ),
+            .grant_i      ( grant_i     )
+         );
+      end
+      else
+      begin : SINGLE_CORE
+         assign request_o   = request_i;
+         assign address_o   = address_i;
+         assign UID_o       = UID_i;
+         assign grant_o     = grant_i;
+      end
+   endgenerate
+
+endmodule
diff --git a/hw/deps/icache-intc/RoutingBlock_Resp_icache_intc.sv b/hw/deps/icache-intc/RoutingBlock_Resp_icache_intc.sv
new file mode 100644
index 0000000..b98c01f
--- /dev/null
+++ b/hw/deps/icache-intc/RoutingBlock_Resp_icache_intc.sv
@@ -0,0 +1,86 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    RoutingBlock_Resp_icache_intc.sv                           //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:   Block that embeds the routing tree for the response side    //
+//                and the decoding logic for the request coming from the      //
+//                fetch side.                                                 //
+//                                                                            //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module RoutingBlock_Resp_icache_intc
+#(
+   parameter int unsigned UID_WIDTH       = 8,
+   parameter int unsigned UID             = 1,
+   parameter int unsigned N_CACHE_BANKS   = 16,
+   parameter int unsigned DATA_WIDTH      = 32,
+   parameter int unsigned DEST_WIDTH      = 1
+)
+(
+   input logic [N_CACHE_BANKS-1:0]                 response_i,
+   input logic [N_CACHE_BANKS-1:0][DATA_WIDTH-1:0] read_data_i,
+
+   output logic                                    response_o,
+   output logic [DATA_WIDTH-1:0]                   read_data_o,
+
+   input logic                                     request_i,
+   input logic [DEST_WIDTH-1:0]                    destination_i,
+   output logic                                    grant_o,
+
+   output logic [N_CACHE_BANKS-1:0]                request_o,
+   input  logic [N_CACHE_BANKS-1:0]                grant_i,
+   output logic [UID_WIDTH-1:0]                    UID_o    
+);
+   typedef logic [UID_WIDTH-1:0] logic_uid_type;
+
+   DistributedArbitrationNetwork_Resp_icache_intc  #( .N_CACHE_BANKS(N_CACHE_BANKS), .DATA_WIDTH(DATA_WIDTH) )  DistributedArbitrationNetwork_Resp_icache_intc_i
+   (
+      .response_i  ( response_i  ),
+      .read_data_i ( read_data_i ),
+      .response_o  ( response_o  ),
+      .read_data_o ( read_data_o )
+   );
+
+
+      // Decoding Logic
+      always @(*)
+      begin
+         request_o = '0;
+         request_o [destination_i] = request_i;
+         grant_o                    = grant_i[destination_i];
+         UID_o                      = logic_uid_type'(UID);
+      end
+
+
+
+endmodule
diff --git a/hw/deps/icache-intc/icache_intc.sv b/hw/deps/icache-intc/icache_intc.sv
new file mode 100644
index 0000000..2d36a1c
--- /dev/null
+++ b/hw/deps/icache-intc/icache_intc.sv
@@ -0,0 +1,170 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    icache_intc                                                //
+// Module Name:    icache_intc.sv                                             //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:   top_level, that instanciates the routing and response       //
+//                blocks. It is fully parametric, and it is possible to       //
+//                to have N+M Channels where M and N are integers, powerof 2  //
+//                fair arbitration is provided through distrubuted Round      //
+//                robin arbiters.                                             //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 16/02/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+module icache_intc 
+#(
+    parameter ADDRESS_WIDTH  = 32,
+    parameter N_CORES        = 8,
+    parameter N_AUX_CHANNEL  = 0,
+    parameter UID_WIDTH      = N_CORES+N_AUX_CHANNEL,
+    parameter DATA_WIDTH     = 32,
+    parameter N_CACHE_BANKS  = 16,
+    parameter OFFSET         = $clog2(DATA_WIDTH)-3
+)
+(
+   input  logic                                                      clk_i,
+   input  logic                                                      rst_ni,
+
+   input  logic [N_CORES+N_AUX_CHANNEL-1:0]                          request_i,
+   input  logic [N_CORES+N_AUX_CHANNEL-1:0][ADDRESS_WIDTH-1:0]       address_i,
+   output logic [N_CORES+N_AUX_CHANNEL-1:0]                          grant_o,
+   output logic [N_CORES+N_AUX_CHANNEL-1:0]                          response_o,
+   output logic [N_CORES+N_AUX_CHANNEL-1:0][DATA_WIDTH-1:0]          read_data_o,
+
+   output logic [N_CACHE_BANKS-1:0]                                  request_o,
+   output logic [N_CACHE_BANKS-1:0][ADDRESS_WIDTH-1:0]               address_o,
+   output logic [N_CACHE_BANKS-1:0][UID_WIDTH-1:0]                   UID_o,
+   input  logic [N_CACHE_BANKS-1:0]                                  grant_i,
+
+   input  logic [N_CACHE_BANKS-1:0][DATA_WIDTH-1:0]                  read_data_i,
+   input  logic [N_CACHE_BANKS-1:0]                                  response_i,
+   input  logic [N_CACHE_BANKS-1:0][UID_WIDTH-1:0]                   response_UID_i
+);
+   localparam DEST_WIDTH  = (N_CACHE_BANKS == 1) ? 1'b1 : $clog2(N_CACHE_BANKS);
+
+   logic [N_CORES+N_AUX_CHANNEL-1:0][UID_WIDTH-1:0]   UID_int;
+   logic [N_CORES+N_AUX_CHANNEL-1:0]                  grant_from_CB     [N_CACHE_BANKS-1:0];
+
+   logic [N_CACHE_BANKS-1:0]                          request_from_CORE [N_CORES+N_AUX_CHANNEL-1:0];
+   logic [N_CORES+N_AUX_CHANNEL-1:0]                  response_from_CB  [N_CACHE_BANKS-1:0];
+   logic [N_CACHE_BANKS-1:0]                          response_to_CORE  [N_CORES+N_AUX_CHANNEL-1:0];
+   logic [N_CORES+N_AUX_CHANNEL-1:0]                  request_to_CB     [N_CACHE_BANKS-1:0];
+   logic [N_CACHE_BANKS-1:0]                          grant_to_CORE     [N_CORES+N_AUX_CHANNEL-1:0];
+   logic [N_CORES+N_AUX_CHANNEL-1:0][DEST_WIDTH-1:0]  destination;
+
+   genvar j,k;
+   generate
+      for (k=0; k<N_CORES+N_AUX_CHANNEL; k++)
+      begin : Destination_blk
+         if(N_CACHE_BANKS == 1)
+            assign destination[k] = 1'b0;
+         else
+            assign destination[k] = address_i[k][OFFSET+$clog2(N_CACHE_BANKS)-1:OFFSET];
+
+         for (j=0; j<N_CACHE_BANKS; j++)
+         begin : Swapping
+            assign response_to_CORE[k][j] = response_from_CB[j][k];
+            assign request_to_CB[j][k]    = request_from_CORE[k][j];
+            assign grant_to_CORE[k][j]    = grant_from_CB[j][k];
+         end
+      end
+
+      for (j=0; j<N_CACHE_BANKS; j++)
+      begin : RoutingRequestNetwork
+         if(N_AUX_CHANNEL == 0)
+         begin : NO_AUX_CHANNEL
+            RoutingBlock_Req_icache_intc #( .ADDRESS_WIDTH(ADDRESS_WIDTH), .N_CORES(N_CORES), .UID_WIDTH(UID_WIDTH), .N_CACHE_BANKS(N_CACHE_BANKS), .DATA_WIDTH(DATA_WIDTH)) RoutingBlock_Req_icache_intc_i
+            (
+               .clk_i          ( clk_i                ),
+               .rst_ni         ( rst_ni               ),
+
+               .request_o      ( request_o        [j] ),
+               .address_o      ( address_o        [j] ),
+               .UID_o          ( UID_o            [j] ),
+               .grant_i        ( grant_i          [j] ),
+
+               .request_i      ( request_to_CB    [j] ),
+               .address_i      ( address_i            ),
+               .UID_i          ( UID_int              ),
+               .grant_o        ( grant_from_CB    [j] ),
+
+               .response_i     ( response_i       [j] ),
+               .response_UID_i ( response_UID_i   [j] ),
+               .response_o     ( response_from_CB [j] )
+            );
+         end
+         else
+         begin : WITH_AUX_CH
+               RoutingBlock_2ch_Req_icache_intc #( .ADDRESS_WIDTH(ADDRESS_WIDTH), .N_CORES(N_CORES), .N_AUX_CHANNEL(N_AUX_CHANNEL), .UID_WIDTH(UID_WIDTH), .N_CACHE_BANKS(N_CACHE_BANKS), .DATA_WIDTH(DATA_WIDTH)) RoutingBlock_Req_icache_intc_i
+               (
+                  .clk_i          ( clk_i                ),
+                  .rst_ni         ( rst_ni               ),
+
+                  .request_o      ( request_o        [j] ),
+                  .address_o      ( address_o        [j] ),
+                  .UID_o          ( UID_o            [j] ),
+                  .grant_i        ( grant_i          [j] ),
+
+                  .request_i      ( request_to_CB    [j] ),
+                  .address_i      ( address_i            ),
+                  .UID_i          ( UID_int              ),
+                  .grant_o        ( grant_from_CB    [j] ),
+
+                  .response_i     ( response_i       [j] ),
+                  .response_UID_i ( response_UID_i   [j] ),
+                  .response_o     ( response_from_CB [j] )
+               );
+         end
+      end
+
+
+      for (j=0; j<  N_CORES+N_AUX_CHANNEL; j++)
+      begin : RoutingResponsetNetwork
+         RoutingBlock_Resp_icache_intc #( .UID(2**j), .DEST_WIDTH(DEST_WIDTH), .N_CACHE_BANKS(N_CACHE_BANKS), .DATA_WIDTH(DATA_WIDTH), .UID_WIDTH(UID_WIDTH) ) RoutingBlock_Resp_icache_intc_i
+         (
+            .response_i    ( response_to_CORE  [j] ),
+            .read_data_i   ( read_data_i           ),
+            .response_o    ( response_o        [j] ),
+            .read_data_o   ( read_data_o       [j] ),
+
+            .request_i     ( request_i         [j] ),
+            .destination_i ( destination       [j] ),
+            .grant_o       ( grant_o           [j] ),
+            .request_o     ( request_from_CORE [j] ),
+            .grant_i       ( grant_to_CORE     [j] ),
+            .UID_o         ( UID_int           [j] )
+         );
+      end
+    endgenerate
+endmodule
diff --git a/hw/deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv b/hw/deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv
new file mode 100644
index 0000000..b45627c
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv
@@ -0,0 +1,515 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    cache_controller_to_axi_128_PF                             //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block represents private cache controller that        //
+//                 receives the requests  from the Prefetcher unit            //
+//                 and perform TAG access for TAG hit check. In case of MISS  //
+//                 the refill is forwarded to the main cache controller (TOP) //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+
+module cache_controller_to_axi_128_PF
+#(
+   parameter FETCH_ADDR_WIDTH = 32,
+   parameter FETCH_DATA_WIDTH = 128,
+
+   parameter NB_CORES        = 8,
+   parameter NB_BANKS        = 8,
+   parameter NB_WAYS         = 4,
+   
+   parameter SCM_TAG_WIDTH   = 6,
+   parameter SCM_DATA_WIDTH  = 128,
+
+   parameter SCM_ADDR_WIDTH  = 16,
+   parameter SET_ID_LSB      = 6,
+   parameter SET_ID_MSB      = SET_ID_LSB+SCM_ADDR_WIDTH-1,
+   parameter TAG_LSB         = SET_ID_MSB + 1,
+   parameter TAG_MSB         = TAG_LSB + SCM_TAG_WIDTH - 2,  //1 bit is count for valid
+
+   parameter AXI_ID          = $clog2(NB_CORES+1),
+   parameter AXI_ADDR        = 32,
+   parameter AXI_USER        = 6,
+   parameter AXI_DATA        = 64
+)   
+(
+   input  logic                                        clk,
+   input  logic                                        rst_n,
+   input  logic                                        test_en_i,
+
+   input  logic                                        bypass_icache_i,
+   output logic [NB_CORES:0]                           notify_refill_done_o,
+   output logic                                        cache_bypassed_o,
+   input  logic [NB_CORES:0]                           bypass_status_i,
+
+   input  logic                                        flush_icache_i,
+   output logic                                        flush_ack_o,
+
+   input  logic                                        sel_flush_req_i ,
+   input  logic [FETCH_ADDR_WIDTH-1:0]                 sel_flush_addr_i,
+   output logic                                        sel_flush_ack_o ,
+
+
+   output logic                                        empty_fifo_o,
+   output logic [NB_CORES:0]                           retry_fetch_o,
+
+   // interface with processor
+   input  logic [NB_CORES-1:0]                         fetch_req_i,
+   input  logic [NB_CORES-1:0][FETCH_ADDR_WIDTH-1:0]   fetch_addr_i,
+   input  logic [NB_CORES-1:0][NB_WAYS-1:0]            fetch_way_i,
+
+   output logic [NB_CORES-1:0]                         fetch_gnt_o,
+   output logic [NB_CORES-1:0]                         fetch_rvalid_o,
+   output logic [NB_CORES-1:0][FETCH_DATA_WIDTH-1:0]   fetch_rdata_o,
+
+   input  logic                                        pf_fetch_req_i,
+   input  logic [FETCH_ADDR_WIDTH-1:0]                 pf_fetch_addr_i,
+   input  logic [NB_WAYS-1:0]                          pf_fetch_way_i,
+   output logic                                        pf_fetch_gnt_o,
+   output logic                                        pf_fetch_rvalid_o,
+
+
+
+
+   // interface with WRITE PORT --> TAG SCM Unified PORT
+   output logic                                        SCM_TAG_write_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                   SCM_TAG_write_addr_o,
+   output logic [$clog2(NB_BANKS)-1:0]                 SCM_TAG_write_dest_o,
+   output logic [SCM_TAG_WIDTH-1:0]                    SCM_TAG_write_wdata_o,
+   output logic [NB_WAYS-1:0]                          SCM_TAG_write_way_o,  
+
+   // interface with WRITE PORT --> DATA SCM Unified PORT
+   output logic                                        SCM_DATA_write_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                   SCM_DATA_write_addr_o, // double number of rows with respect TAG SCM ARRAY
+   output logic [$clog2(NB_BANKS)-1:0]                 SCM_DATA_write_dest_o,
+   output logic [SCM_DATA_WIDTH-1:0]                   SCM_DATA_write_wdata_o,
+   output logic [NB_WAYS-1:0]                          SCM_DATA_write_way_o,  
+
+   //AXI read address bus -------------------------------------------
+   output  logic [AXI_ID-1:0]                          axi_master_arid_o,
+   output  logic [AXI_ADDR-1:0]                        axi_master_araddr_o,
+   output  logic [7:0]                                 axi_master_arlen_o,    //burst length - 1 to 16
+   output  logic [2:0]                                 axi_master_arsize_o,   //size of each transfer in burst
+   output  logic [1:0]                                 axi_master_arburst_o,  //for bursts>1, accept only incr burst=01
+   output  logic                                       axi_master_arlock_o,   //only normal access supported axs_awlock=00
+   output  logic [3:0]                                 axi_master_arcache_o, 
+   output  logic [2:0]                                 axi_master_arprot_o,
+   output  logic [3:0]                                 axi_master_arregion_o, //
+   output  logic [AXI_USER-1:0]                        axi_master_aruser_o,   //
+   output  logic [3:0]                                 axi_master_arqos_o,    //  
+   output  logic                                       axi_master_arvalid_o,  //master addr valid
+   input   logic                                       axi_master_arready_i,  //slave ready to accept
+   // ---------------------------------------------------------------
+
+
+   //AXI BACKWARD read data bus ----------------------------------------------
+   input  logic [AXI_ID-1:0]                           axi_master_rid_i,
+   input  logic [AXI_DATA-1:0]                         axi_master_rdata_i,
+   input  logic [1:0]                                  axi_master_rresp_i,
+   input  logic                                        axi_master_rlast_i,    //last transfer in burst
+   input  logic [AXI_USER-1:0]                         axi_master_ruser_i,
+   input  logic                                        axi_master_rvalid_i,   //slave data valid
+   output logic                                        axi_master_rready_o    //master ready to accept
+);
+
+   localparam  DEPTH          = NB_CORES;
+   localparam  LOG2_DEPTH     = $clog2(DEPTH);
+
+   // FSM State declaration
+   enum logic {IDLE_COMP, DISP_COMP }                  CS_COMP, NS_COMP;
+
+   // interface with CTRL WRITE PORT --> SCM DATA
+   logic                                               ctrl_SCM_write_req;   
+   logic [$clog2(NB_BANKS)-1:0]                        ctrl_SCM_write_dest;
+   logic [SCM_ADDR_WIDTH-1:0]                          ctrl_SCM_write_addr;
+   logic [SCM_TAG_WIDTH-1:0]                           ctrl_SCM_write_wdata;
+   logic [NB_WAYS-1:0]                                 ctrl_SCM_write_way;
+
+   // interface with REFILL WRITE PORT --> SCM DATA
+   logic                                               refill_TAG_SCM_write_req;   
+   logic [$clog2(NB_BANKS)-1:0]                        refill_TAG_SCM_write_dest;
+   logic [SCM_ADDR_WIDTH-1:0]                          refill_TAG_SCM_write_addr;
+   logic [SCM_TAG_WIDTH-1:0]                           refill_TAG_SCM_write_wdata;
+   logic [NB_WAYS-1:0]                                 refill_TAG_SCM_write_way;
+
+   // interface with REFILL WRITE PORT --> SCM DATA
+   logic                                               refill_DATA_SCM_write_req;   
+   logic [$clog2(NB_BANKS)-1:0]                        refill_DATA_SCM_write_dest;
+   logic [SCM_ADDR_WIDTH:0]                            refill_DATA_SCM_write_addr;
+   logic [SCM_DATA_WIDTH-1:0]                          refill_DATA_SCM_write_wdata;
+   logic [NB_WAYS-1:0]                                 refill_DATA_SCM_write_way;
+
+
+
+   logic [NB_WAYS-1:0]                                 refill_way_int;
+   logic [FETCH_ADDR_WIDTH-1:0]                        refill_address_int;
+
+
+   logic                                               fetch_req_int;
+   logic [FETCH_ADDR_WIDTH-1:0]                        fetch_addr_int;
+   logic [NB_WAYS-1:0]                                 fetch_way_int;
+
+   logic [NB_CORES-1:0]                                fetch_ID_OH_int; // ID is one hot --> NB_CORES bit
+   logic [$clog2(NB_CORES)-1:0]                        fetch_ID_BIN_int; // ID is one hot --> NB_CORES bit
+   logic                                               fetch_gnt_int;
+
+   logic                                               fetch_rvalid_int;
+   logic [FETCH_DATA_WIDTH-1:0]                        fetch_rdata_int;
+   logic [NB_CORES:0]                                  fetch_rID_OH_int; // ID is one hot --> NB_CORES bit
+
+   logic [NB_CORES-1:0][FETCH_ADDR_WIDTH+NB_WAYS-1:0]  compact_data_add_i;
+
+   logic [$clog2(FETCH_DATA_WIDTH/AXI_DATA)-1:0]       rel_chunk_CS, rel_chunk_NS;
+   logic [FETCH_DATA_WIDTH/AXI_DATA-1:0][AXI_DATA-1:0] axi_master_rdata_int;
+   logic [AXI_ID-1:0]                                  axi_master_rid_int;
+   logic                                               axi_master_rvalid_int;
+   logic                                               sample_rdata;
+
+   logic                                               fetch_rvalid_core, fetch_rvalid_pf;
+   logic                                               fetch_req_muxed;
+   logic [FETCH_ADDR_WIDTH-1:0]                        fetch_addr_muxed;
+   logic [NB_WAYS-1:0]                                 fetch_way_muxed;
+   logic                                               fetch_gnt_muxed;
+   logic [NB_CORES:0]                                  fetch_ID_OH_muxed; // ID is one hot --> NB_CORES bit
+   logic [$clog2(NB_CORES+1)-1:0]                      fetch_ID_BIN_muxed; // ID is one hot --> NB_CORES bit
+
+
+   // Compact data sent along the address of the LOG interco: { FETCH_WAY, FETCH_ADDR }
+   genvar i;
+   generate
+      for(i=0; i<NB_CORES; i++)
+      begin
+         assign compact_data_add_i[i] = {fetch_way_i[i], fetch_addr_i[i]}; 
+      end
+   endgenerate
+
+   ////////////////////////////////////////////////////////////////////////////////////
+   // ██╗ ██████╗ █████╗  ██████╗██╗  ██╗███████╗    ██╗███╗   ██╗████████╗ ██████╗  //
+   // ██║██╔════╝██╔══██╗██╔════╝██║  ██║██╔════╝    ██║████╗  ██║╚══██╔══╝██╔════╝  //
+   // ██║██║     ███████║██║     ███████║█████╗      ██║██╔██╗ ██║   ██║   ██║       //
+   // ██║██║     ██╔══██║██║     ██╔══██║██╔══╝      ██║██║╚██╗██║   ██║   ██║       //
+   // ██║╚██████╗██║  ██║╚██████╗██║  ██║███████╗    ██║██║ ╚████║   ██║   ╚██████╗  //
+   // ╚═╝ ╚═════╝╚═╝  ╚═╝ ╚═════╝╚═╝  ╚═╝╚══════╝    ╚═╝╚═╝  ╚═══╝   ╚═╝    ╚═════╝  //
+   //////////////////////////////////////////////////////////////////////////////////// 
+   // -----------------------------------------------------------------------------------------
+   // Read Only INTERCONNECT   MULTIPLEX different request from cores (not the HW PF)  --------
+   // SHARED_ICACHE_INTERCONNECT                                                       --------
+   // -----------------------------------------------------------------------------------------
+   icache_intc 
+   #(
+      .ADDRESS_WIDTH  ( FETCH_ADDR_WIDTH+NB_WAYS         ),
+      .N_CORES        ( NB_CORES                         ),
+      .UID_WIDTH      ( NB_CORES                         ),
+      .DATA_WIDTH     ( FETCH_DATA_WIDTH                 ),
+      .N_CACHE_BANKS  ( 1                                ) // Single Main CC)
+   )
+   ICACHE_INTERCONNECT
+   (
+      .clk_i          ( clk                              ),
+      .rst_ni         ( rst_n                            ),
+
+      .request_i      ( fetch_req_i                      ), // Data request
+      .address_i      ( compact_data_add_i               ), // Data request Address
+      .grant_o        ( fetch_gnt_o                      ), // 
+      .response_o     ( fetch_rvalid_o                   ), // Data Response Valid (For LOAD/STORE commands)
+      .read_data_o    ( fetch_rdata_o                    ), // Data Response DATA (For LOAD commands)
+
+      .request_o      ( fetch_req_int                    ), // Data request
+      .address_o      ( {fetch_way_int,fetch_addr_int}   ), // Data request Address
+      .UID_o          ( fetch_ID_OH_int                  ), // Data request Address
+      .grant_i        ( fetch_gnt_int                    ), // Data Grant
+      .read_data_i    ( fetch_rdata_int                  ), // valid REspone (must be accepted always)
+      .response_i     ( fetch_rvalid_core                ), // Data Response ID (For LOAD commands)
+      .response_UID_i ( fetch_rID_OH_int[NB_CORES-1:0]   )  // Data Response DATA (For LOAD and STORE)
+   );
+
+
+   ///////////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ███████╗   ███╗   ███╗██╗███████╗███████╗        ███╗   ███╗██╗   ██╗██╗  ██╗ //
+   // ██╔══██╗██╔════╝   ████╗ ████║██║██╔════╝██╔════╝        ████╗ ████║██║   ██║╚██╗██╔╝ //
+   // ██████╔╝█████╗     ██╔████╔██║██║███████╗███████╗        ██╔████╔██║██║   ██║ ╚███╔╝  //
+   // ██╔═══╝ ██╔══╝     ██║╚██╔╝██║██║╚════██║╚════██║        ██║╚██╔╝██║██║   ██║ ██╔██╗  //
+   // ██║     ██║███████╗██║ ╚═╝ ██║██║███████║███████║███████╗██║ ╚═╝ ██║╚██████╔╝██╔╝ ██╗ //
+   // ╚═╝     ╚═╝╚══════╝╚═╝     ╚═╝╚═╝╚══════╝╚══════╝╚══════╝╚═╝     ╚═╝ ╚═════╝ ╚═╝  ╚═╝ //
+   ///////////////////////////////////////////////////////////////////////////////////////////
+   pf_miss_mux 
+   #(
+      .ADDR_WIDTH ( FETCH_ADDR_WIDTH+NB_WAYS ), 
+      .ID_WIDTH   ( NB_CORES+1               )
+   )
+   i_pf_miss_mux
+   (
+      .arb_flag_i  ( 1'b0                                ),  // Max Priority on CH0 (Cores)
+      
+      // Main Inpu ports
+      //# CH0
+      .instr_req0_i ( fetch_req_int                      ),
+      .instr_gnt0_o ( fetch_gnt_int                      ),
+      .instr_add0_i ( {fetch_way_int,fetch_addr_int}     ),
+      .instr_ID0_i  ( {1'b0,fetch_ID_OH_int}             ),
+      //# CH1
+      .instr_req1_i ( pf_fetch_req_i                     ),
+      .instr_add1_i ( {pf_fetch_way_i,pf_fetch_addr_i}   ),
+      .instr_ID1_i  ( {1'b1,{NB_CORES{1'b0}}}            ),     
+      .instr_gnt1_o ( pf_fetch_gnt_o                     ),   
+
+      // Mupliplexed request
+      .instr_add_o  ( {fetch_way_muxed,fetch_addr_muxed} ),
+      .instr_req_o  ( fetch_req_muxed                    ),
+      .instr_ID_o   ( fetch_ID_OH_muxed                  ),          
+      .instr_gnt_i  ( fetch_gnt_muxed                    )
+    );
+
+
+   assign fetch_rvalid_core = fetch_rvalid_int & (|fetch_rID_OH_int[NB_CORES-1:0]);
+   assign fetch_rvalid_pf   = fetch_rvalid_int & fetch_rID_OH_int[NB_CORES]; // Not Used
+
+
+
+   //////////////////////////////////////////////////////////////
+   // ███╗   ███╗ █████╗ ██╗███╗   ██╗         ██████╗ ██████╗ //
+   // ████╗ ████║██╔══██╗██║████╗  ██║        ██╔════╝██╔════╝ //
+   // ██╔████╔██║███████║██║██╔██╗ ██║        ██║     ██║      //
+   // ██║╚██╔╝██║██╔══██║██║██║╚██╗██║        ██║     ██║      //
+   // ██║ ╚═╝ ██║██║  ██║██║██║ ╚████║███████╗╚██████╗╚██████╗ //
+   // ╚═╝     ╚═╝╚═╝  ╚═╝╚═╝╚═╝  ╚═══╝╚══════╝ ╚═════╝ ╚═════╝ //
+   //////////////////////////////////////////////////////////////
+   central_controller_128
+   #(
+      .ID_WIDTH       ( NB_CORES+1        ),
+      .ADDR_WIDTH     ( FETCH_ADDR_WIDTH  ),
+      .DATA_WIDTH     ( FETCH_DATA_WIDTH  ),
+      .DEPTH          ( 16                ),
+
+
+      .SCM_ADDR_WIDTH ( SCM_ADDR_WIDTH    ),
+      .SCM_TAG_WIDTH  ( SCM_TAG_WIDTH     ),
+      .SCM_DATA_WIDTH ( SCM_DATA_WIDTH    ),
+      .NB_BANKS       ( NB_BANKS          ),
+      .NB_WAYS        ( NB_WAYS           ), 
+      .NB_CORES       ( NB_CORES          ),
+
+      .ADDR_CHECK_LSB ( 4                 ),
+      .ADDR_CHECK_MSB ( 31                ),
+
+      .ID_LSB         ( SET_ID_LSB        ),
+      .ID_MSB         ( SET_ID_MSB        ),
+      .TAG_LSB        ( TAG_LSB           ),
+      .TAG_MSB        ( TAG_MSB           ),
+      .DEST_LSB       ( 4                 ),
+      .DEST_MSB       ( 4+$clog2(NB_BANKS))
+   )
+   CENTRAL_CONTROLLER
+   (
+      .clk                    ( clk                    ),
+      .rst_n                  ( rst_n                  ),
+      .test_en_i              ( test_en_i              ),
+
+      .bypass_icache_i        ( bypass_icache_i        ),
+      .cache_bypassed_o       ( cache_bypassed_o       ),
+      .bypass_status_i        ( bypass_status_i        ),
+      .empty_fifo_o           ( empty_fifo_o           ),
+      .retry_fetch_o          ( retry_fetch_o          ),
+
+      .flush_icache_i         ( flush_icache_i         ),
+      .flush_ack_o            ( flush_ack_o            ),
+
+      .sel_flush_req_i       ( sel_flush_req_i         ),
+      .sel_flush_addr_i      ( sel_flush_addr_i        ),
+      .sel_flush_ack_o       ( sel_flush_ack_o         ),
+
+      .notify_refill_done_o   ( notify_refill_done_o   ),
+
+      .fetch_req_i            ( fetch_req_muxed          ),
+      .fetch_ID_BIN_i         ( fetch_ID_BIN_muxed       ),
+      .fetch_ID_OH_i          ( fetch_ID_OH_muxed        ),
+      .fetch_addr_i           ( fetch_addr_muxed         ),
+      .fetch_way_i            ( fetch_way_muxed          ),
+      .fetch_gnt_o            ( fetch_gnt_muxed          ),
+
+      .fetch_rvalid_o         ( fetch_rvalid_int       ),
+      .fetch_rdata_o          ( fetch_rdata_int        ),
+      .fetch_rID_o            ( fetch_rID_OH_int       ),
+
+
+
+      .AXI_req_o              ( axi_master_arvalid_o   ),
+      .AXI_addr_o             ( axi_master_araddr_o[FETCH_ADDR_WIDTH-1:0] ),
+      .AXI_ID_o               ( axi_master_arid_o      ),
+      .AXI_gnt_i              ( axi_master_arready_i   ),
+
+      .AXI_rvalid_i           ( axi_master_rvalid_int  ),
+      .AXI_rID_i              ( axi_master_rid_int     ),
+      .AXI_rdata_i            ( axi_master_rdata_int   ),
+
+      // interface with WRITE PORT --> SCM Unified PORT
+      .SCM_TAG_write_req_o    ( SCM_TAG_write_req_o    ),   
+      .SCM_TAG_write_addr_o   ( SCM_TAG_write_addr_o   ),
+      .SCM_TAG_write_dest_o   ( SCM_TAG_write_dest_o   ),
+      .SCM_TAG_write_wdata_o  ( SCM_TAG_write_wdata_o  ),
+      .SCM_TAG_write_way_o    ( SCM_TAG_write_way_o    ),  
+
+      // interface with WRITE PORT --> SCM Unified PORT
+      .SCM_DATA_write_req_o   ( SCM_DATA_write_req_o   ),   
+      .SCM_DATA_write_addr_o  ( SCM_DATA_write_addr_o  ),    // DATA SCM has double number of rows
+      .SCM_DATA_write_dest_o  ( SCM_DATA_write_dest_o  ),
+      .SCM_DATA_write_wdata_o ( SCM_DATA_write_wdata_o ), 
+      .SCM_DATA_write_way_o   ( SCM_DATA_write_way_o   )
+   );
+   if (AXI_ADDR > FETCH_ADDR_WIDTH) begin : gen_zero_extend_araddr
+     assign axi_master_araddr_o[AXI_ADDR-1:FETCH_ADDR_WIDTH] = '0;
+   end
+
+   //always accept read data
+   assign axi_master_rready_o   = 1'b1;
+   assign axi_master_arlen_o    = 8'h01;   // FIXME for different cache line sizes
+   assign axi_master_arsize_o   = 3'b011;  // FIXME for different cache line sizes
+   assign axi_master_arburst_o  = 2'b01;    //for bursts>1, accept only incr burst=01
+   assign axi_master_arlock_o   = 1'b0;     //only normal access supported axs_awlock=00
+   assign axi_master_arcache_o  = 4'b0000;
+   assign axi_master_arprot_o   = 3'b000;
+   assign axi_master_arregion_o = '0;
+   assign axi_master_aruser_o   = '0;
+   assign axi_master_arqos_o    = 4'b0000;
+
+
+
+   onehot_to_bin #( .ONEHOT_WIDTH(NB_CORES+1) ) ID_OH_to_BIN (.onehot(fetch_ID_OH_muxed), .bin(fetch_ID_BIN_muxed) );
+
+   /////////////////////////////////////////////////////////////////////////////////////////////////////////
+   //  █████╗ ██╗  ██╗██╗        ███████╗██╗███████╗███████╗         ██████╗ ██████╗ ███╗   ██╗██╗   ██╗ ///
+   // ██╔══██╗╚██╗██╔╝██║        ██╔════╝██║╚══███╔╝██╔════╝        ██╔════╝██╔═══██╗████╗  ██║██║   ██║ ///
+   // ███████║ ╚███╔╝ ██║        ███████╗██║  ███╔╝ █████╗          ██║     ██║   ██║██╔██╗ ██║██║   ██║ ///
+   // ██╔══██║ ██╔██╗ ██║        ╚════██║██║ ███╔╝  ██╔══╝          ██║     ██║   ██║██║╚██╗██║╚██╗ ██╔╝ ///
+   // ██║  ██║██╔╝ ██╗██║███████╗███████║██║███████╗███████╗███████╗╚██████╗╚██████╔╝██║ ╚████║ ╚████╔╝  ///
+   // ╚═╝  ╚═╝╚═╝  ╚═╝╚═╝╚══════╝╚══════╝╚═╝╚══════╝╚══════╝╚══════╝ ╚═════╝ ╚═════╝ ╚═╝  ╚═══╝  ╚═══╝   ///
+   /////////////////////////////////////////////////////////////////////////////////////////////////////////                                                                                                
+   // AXI COMPACTOR 64 bit to 128 bit!!! Data comes back as 64 bit chunks.
+   // This logic creates atomic responses (same with as the cache line size --> 128bit )
+   always_ff @(posedge clk, negedge rst_n) 
+   begin
+      if(~rst_n) 
+      begin
+         CS_COMP <= IDLE_COMP;
+         rel_chunk_CS <= '0;
+
+         axi_master_rdata_int   <= '0;
+         axi_master_rid_int     <= '0;
+      end 
+      else 
+      begin
+         CS_COMP <= NS_COMP;
+         rel_chunk_CS <= rel_chunk_NS;
+
+         if(sample_rdata)
+         begin
+            axi_master_rdata_int[rel_chunk_CS] <= axi_master_rdata_i;
+            axi_master_rid_int                 <= axi_master_rid_i;
+         end
+
+      end
+   end
+
+   assign sample_rdata          = axi_master_rvalid_i;
+
+   always_comb 
+   begin
+      rel_chunk_NS        = rel_chunk_CS;
+      NS_COMP             = CS_COMP;
+
+      case (CS_COMP)
+         IDLE_COMP: 
+         begin
+            axi_master_rvalid_int = 1'b0;
+
+            if(axi_master_rvalid_i)
+            begin
+               if(axi_master_rlast_i)
+               begin
+                  NS_COMP = DISP_COMP;
+                  rel_chunk_NS = '0;
+               end
+               else
+               begin
+                  NS_COMP = IDLE_COMP;
+                  rel_chunk_NS = rel_chunk_CS + 1'b1;
+               end
+            end
+            else
+            begin
+               NS_COMP = IDLE_COMP;
+               rel_chunk_NS = rel_chunk_CS;
+            end
+
+         end
+
+         DISP_COMP: 
+         begin
+            axi_master_rvalid_int = 1'b1;
+            NS_COMP = IDLE_COMP;
+
+            if(axi_master_rvalid_i)
+            begin
+               if(axi_master_rlast_i)
+               begin
+                  NS_COMP = DISP_COMP;
+                  rel_chunk_NS = '0;
+               end
+               else
+               begin
+                  NS_COMP = IDLE_COMP;
+                  rel_chunk_NS = 1;  
+               end
+            end
+            else
+            begin
+               NS_COMP = IDLE_COMP;
+               rel_chunk_NS = '0;
+            end
+         end
+
+         default: 
+         begin
+            NS_COMP = IDLE_COMP;
+         end
+      endcase
+   
+   end
+
+
+
+endmodule
diff --git a/hw/deps/icache_mp_128_pf/RTL/central_controller_128.sv b/hw/deps/icache_mp_128_pf/RTL/central_controller_128.sv
new file mode 100644
index 0000000..e158a1c
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/central_controller_128.sv
@@ -0,0 +1,508 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    central_controller_128                                     //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block represents the master cache controller that     //
+//                 receives the requests  (multiplexed) from different cache  //
+//                 banks or HW prefetchre and checks if there are pending     //
+//                 refill on that cache line, it also handles the writes on   //
+//                 tag and data arrays.                                       //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+module central_controller_128
+#(
+    parameter  ID_WIDTH       = 9, 
+    parameter  LOG2_ID_WIDTH  = $clog2(ID_WIDTH),
+    parameter  ADDR_WIDTH     = 32,
+    parameter  DATA_WIDTH     = 128,
+    parameter  DEPTH          = 16,
+    parameter  LOG2_DEPTH     = $clog2(DEPTH),
+
+    parameter  SCM_ADDR_WIDTH = 6,
+    parameter  SCM_TAG_WIDTH  = 6,
+    parameter  SCM_DATA_WIDTH = 128,
+    parameter  NB_BANKS       = 4,
+    parameter  NB_WAYS        = 4,
+    parameter  NB_CORES       = 8,
+
+    parameter ADDR_CHECK_LSB  = 4,
+    parameter ADDR_CHECK_MSB  = ADDR_WIDTH-1,
+
+    parameter ID_LSB          = 6,
+    parameter ID_MSB          = 11,
+    parameter TAG_LSB         = 12,
+    parameter TAG_MSB         = SCM_TAG_WIDTH+TAG_LSB-2,
+    parameter DEST_LSB        = 4,
+    parameter DEST_MSB        = 5
+)
+(
+    input  logic                                       clk,
+    input  logic                                       rst_n,
+    input  logic                                       test_en_i,
+
+    input  logic                                       bypass_icache_i,
+    output logic                                       cache_bypassed_o,
+    input  logic [NB_CORES:0]                          bypass_status_i,
+
+    input  logic                                       flush_icache_i,
+    output logic                                       flush_ack_o,
+
+   input  logic                                        sel_flush_req_i,
+   input  logic [ADDR_WIDTH-1:0]                       sel_flush_addr_i,
+   output logic                                        sel_flush_ack_o,
+
+    output logic                                       empty_fifo_o,
+    output logic [ID_WIDTH-1:0]                        retry_fetch_o,
+
+
+    output logic [ID_WIDTH-1:0]                        notify_refill_done_o,
+    
+
+    input  logic                                       fetch_req_i,
+    input  logic [LOG2_ID_WIDTH-1:0]                   fetch_ID_BIN_i,
+    input  logic [ID_WIDTH-1:0]                        fetch_ID_OH_i,
+    input  logic [ADDR_WIDTH-1:0]                      fetch_addr_i,
+    input  logic [NB_WAYS-1:0]                         fetch_way_i,
+    output logic                                       fetch_gnt_o,
+
+    output logic                                       fetch_rvalid_o,
+    output logic [DATA_WIDTH-1:0]                      fetch_rdata_o,
+    output logic [ID_WIDTH-1:0]                        fetch_rID_o,
+
+
+
+    output logic                                       AXI_req_o,
+    output logic [ADDR_WIDTH-1:0]                      AXI_addr_o,
+    output logic [LOG2_DEPTH-1:0]                      AXI_ID_o,
+    input  logic                                       AXI_gnt_i,
+    
+    input  logic                                       AXI_rvalid_i,
+    input  logic [LOG2_DEPTH-1:0]                      AXI_rID_i,
+    input  logic [DATA_WIDTH-1:0]                      AXI_rdata_i,
+
+   output logic                                        SCM_TAG_write_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                   SCM_TAG_write_addr_o,
+   output logic [$clog2(NB_BANKS)-1:0]                 SCM_TAG_write_dest_o,
+   output logic [SCM_TAG_WIDTH-1:0]                    SCM_TAG_write_wdata_o,
+   output logic [NB_WAYS-1:0]                          SCM_TAG_write_way_o,  
+
+   // interface with WRITE PORT --> SCM Unified PORT
+   output logic                                        SCM_DATA_write_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                   SCM_DATA_write_addr_o,    // DATA SCM has double number of rows
+   output logic [$clog2(NB_BANKS)-1:0]                 SCM_DATA_write_dest_o,
+   output logic [SCM_DATA_WIDTH-1:0]                   SCM_DATA_write_wdata_o, 
+   output logic [NB_WAYS-1:0]                          SCM_DATA_write_way_o  
+
+);
+
+   // STATE ENCODING
+   enum logic [2:0] {INVALIDATE, BYPASSED, WAIT_EMPTY_BYPASS_FIFO, ENABLED, GOING_BYPASS, FLUSH_SET_ID } CS, NS;
+
+   // signals declaration
+   logic [$clog2(NB_BANKS)+SCM_ADDR_WIDTH-1:0]   counter_CS, counter_NS;
+
+   logic                      CAM_empty;
+   //TO REFILL CAM 
+   logic                      CAM_grant;
+   logic                      CAM_fetch_req;
+   // From CAM to AXI MUX
+   logic                      CAM_AXI_req;
+   logic [ADDR_WIDTH-1:0]     CAM_AXI_addr;
+   logic [LOG2_DEPTH-1:0]     CAM_AXI_ID;
+
+   // for refill PURPOSE ONLY
+   logic [ADDR_WIDTH-1:0]     CAM_refill_addr;
+   logic [ID_WIDTH-1:0]       CAM_refill_ID;
+   logic [NB_WAYS-1:0]        CAM_refill_way;
+
+   logic                      fifo_rel_chunk_gnt;
+   logic                      fifo_rel_chunk_valid;
+
+   // Notify to different cache bank as soon the refill is committed in the DAT/TAG.
+   // A new fetch attempt will be performed
+   assign notify_refill_done_o = (~cache_bypassed_o & AXI_rvalid_i) ? CAM_refill_ID : '0;
+
+   // CS and Counters Flip Flops
+   always_ff @(posedge clk or negedge rst_n) 
+   begin : Seq_CS_counters
+      if(~rst_n) 
+      begin
+         CS         <= INVALIDATE;
+         counter_CS <= '0;
+      end 
+      else 
+      begin
+         CS         <= NS;
+         counter_CS <= counter_NS;
+      end
+   end
+
+
+    always_comb 
+    begin : Comb_logic_main_FSM
+
+        // Default values for FSM outputs
+        NS                     = CS;
+        counter_NS             = counter_CS;
+
+        fetch_gnt_o            = 1'b0;
+        
+        fetch_rvalid_o         = 1'b0;
+
+        fetch_rdata_o          = AXI_rdata_i;
+        fetch_rID_o            = 1<<AXI_rID_i;
+
+
+        AXI_req_o              = 1'b0;
+        AXI_addr_o             = '0;
+        AXI_ID_o               = '0;
+
+        flush_ack_o            = 1'b0;
+        sel_flush_ack_o        = 1'b0;
+
+        SCM_TAG_write_req_o    = 1'b0;
+        SCM_TAG_write_addr_o   = '0;
+        SCM_TAG_write_dest_o   = '0;
+        SCM_TAG_write_wdata_o  = '0;
+        SCM_TAG_write_way_o    = '0;
+
+        SCM_DATA_write_req_o   = '0;
+        SCM_DATA_write_way_o   = '0;
+        SCM_DATA_write_addr_o  = '0;
+        SCM_DATA_write_dest_o  = '0;
+        SCM_DATA_write_wdata_o = '0;
+
+        // by default cache is disabled
+        cache_bypassed_o       = 1'b1;
+
+        case(CS)
+
+            // STATE used to FLUSH one particular SET ID
+            FLUSH_SET_ID:
+            begin
+               // Flush the cache lines with that SET ID --> sel_flush_addr_i[ID_MSB:ID_LSB];
+               SCM_TAG_write_req_o    = 1'b1;
+               SCM_TAG_write_addr_o   = sel_flush_addr_i[ID_MSB:ID_LSB];
+               SCM_TAG_write_dest_o   = sel_flush_addr_i[DEST_MSB:DEST_LSB];
+               SCM_TAG_write_wdata_o  = '0;
+               SCM_TAG_write_way_o    = '1;
+               cache_bypassed_o       = 1'b0;
+
+               sel_flush_ack_o        = 1'b1;
+
+               // at any point in time check if there are Bypass request. 
+               // In case, just serve it and go in the proper state
+               if(bypass_icache_i)
+                  NS = BYPASSED;
+               else
+                  NS = ENABLED;
+            end
+
+
+            // State used to invalidate the cache
+            INVALIDATE:
+            begin
+                // Invalidate all cache Lines
+                SCM_TAG_write_req_o    = 1'b1;
+                SCM_TAG_write_addr_o   = counter_CS[SCM_ADDR_WIDTH-1:0];
+                SCM_TAG_write_dest_o   = counter_CS[$clog2(NB_BANKS)+SCM_ADDR_WIDTH-1:SCM_ADDR_WIDTH];
+                SCM_TAG_write_wdata_o  = '0;
+                SCM_TAG_write_way_o    = '1;
+                cache_bypassed_o       = 1'b1;
+
+                // Iterate on all cache lines (not in parallel, one cache line at the time)
+                if(counter_CS < NB_BANKS * (2**SCM_ADDR_WIDTH) -1 )
+                begin
+                   NS = INVALIDATE;
+                   counter_NS = counter_CS + 1'b1;
+                end
+                else
+                begin
+                    flush_ack_o = 1'b1;
+                    
+                    if(bypass_icache_i)
+                        NS = BYPASSED;
+                    else
+                        NS = ENABLED;
+
+                   counter_NS = '0;
+                end
+            end
+
+            //Main state for cache bypassed (not enabled). 
+            BYPASSED:
+            begin
+                   cache_bypassed_o = 1'b1;
+                   flush_ack_o      = 1'b1;
+                   sel_flush_ack_o  = 1'b1;
+                   
+                   fetch_rvalid_o  = AXI_rvalid_i;
+                   fetch_gnt_o     = AXI_gnt_i & fifo_rel_chunk_gnt;
+                   
+                   AXI_req_o       = fetch_req_i & fifo_rel_chunk_gnt;
+                   AXI_addr_o      = fetch_addr_i & 32'hFFFF_FFF0; // Mast bits from [3:0] --> 128 bit access
+                   
+                   // DEPTH > ID_WIDTH
+                   if(LOG2_DEPTH == LOG2_ID_WIDTH)
+                      AXI_ID_o        = fetch_ID_BIN_i;
+                   else 
+                      AXI_ID_o        = {  {(LOG2_DEPTH-LOG2_ID_WIDTH){1'b0}} , fetch_ID_BIN_i};
+
+
+
+                   // Check if there is a bypass req,  a flush or a selective FLush
+                   // If one of these signals is 1, then thre is nothing to do
+                   // cache is already bypassed, so flush or selective flush does
+                   // not perform any further action.
+                   if(bypass_icache_i)
+                       NS = BYPASSED;
+                   else
+                       NS = WAIT_EMPTY_BYPASS_FIFO;
+            end
+
+
+            // Stay in this state untill the 
+            WAIT_EMPTY_BYPASS_FIFO:
+            begin
+                cache_bypassed_o  = 1'b1;
+
+                fetch_rvalid_o  = AXI_rvalid_i;
+
+
+                fetch_gnt_o = 1'b0;
+                if(fifo_rel_chunk_valid == 1'b0)  // no longer transactions in the BYPASS FIFO.
+                begin
+                     NS = INVALIDATE;
+                end
+                else
+                begin
+                   NS = WAIT_EMPTY_BYPASS_FIFO;
+                end
+            end
+
+
+            // Main State When cache is Enabled
+            ENABLED: 
+            begin
+               cache_bypassed_o  = 1'b0;
+
+               AXI_req_o       = CAM_AXI_req;
+               AXI_addr_o      = CAM_AXI_addr;
+               AXI_ID_o        = CAM_AXI_ID;
+
+               fetch_gnt_o     = CAM_grant;
+               fetch_rvalid_o  = 1'b0;
+
+
+               // Check if there is a bypass req,  a flush or a selective FLush
+               // If one of these signals is 1, then the controller performs the
+               // right action
+               if( bypass_icache_i | flush_icache_i | sel_flush_req_i )
+               begin
+                  NS = GOING_BYPASS;
+               end
+               else
+               begin
+                  NS = ENABLED ;
+               end
+
+
+
+               // Handle teh Backwrite of the refill in the SCM banks
+               SCM_DATA_write_way_o           = CAM_refill_way;
+               SCM_DATA_write_addr_o          = CAM_refill_addr[ID_MSB:ID_LSB];
+               SCM_DATA_write_dest_o          = CAM_refill_addr[DEST_MSB:DEST_LSB] ;
+               SCM_DATA_write_wdata_o         = AXI_rdata_i;
+
+               SCM_TAG_write_way_o            = CAM_refill_way;
+               SCM_TAG_write_addr_o           = CAM_refill_addr[ID_MSB:ID_LSB];
+               SCM_TAG_write_dest_o           = CAM_refill_addr[DEST_MSB:DEST_LSB];
+
+               if(AXI_rvalid_i)
+               begin
+                  SCM_DATA_write_req_o   = ~cache_bypassed_o;
+                  SCM_TAG_write_req_o    = ~cache_bypassed_o;
+                  SCM_TAG_write_wdata_o  = {1'b1, CAM_refill_addr[TAG_MSB:TAG_LSB]};
+               end
+               else // AXI_rvalid_i == 0
+               begin
+                  SCM_DATA_write_req_o   = '0;
+                  SCM_TAG_write_req_o    = '0;
+                  SCM_TAG_write_wdata_o  = '0;
+               end
+
+            end
+
+            // Cache is Enabled but there was a Request to Disable,
+            // Empty the refill storage before switching
+            GOING_BYPASS:
+            begin
+               fetch_gnt_o                    = 1'b0;
+               cache_bypassed_o               = 1'b0;
+
+               // Handle teh Backwrite of the refill in the SCM banks
+               SCM_DATA_write_way_o           = CAM_refill_way;
+               SCM_DATA_write_addr_o          = CAM_refill_addr[ID_MSB:ID_LSB];
+               SCM_DATA_write_dest_o          = CAM_refill_addr[DEST_MSB:DEST_LSB] ;
+               SCM_DATA_write_wdata_o         = AXI_rdata_i;
+
+               SCM_TAG_write_way_o            = CAM_refill_way;
+               SCM_TAG_write_addr_o           = CAM_refill_addr[ID_MSB:ID_LSB];
+               SCM_TAG_write_dest_o           = CAM_refill_addr[DEST_MSB:DEST_LSB];
+
+                if(AXI_rvalid_i)
+                begin
+                       SCM_DATA_write_req_o      = ~cache_bypassed_o;
+                       SCM_TAG_write_req_o       = ~cache_bypassed_o;
+                       SCM_TAG_write_wdata_o     = {1'b1, CAM_refill_addr[TAG_MSB:TAG_LSB]};
+                end
+                else // AXI_rvalid_i == 0
+                begin
+                       SCM_DATA_write_req_o      = '0;
+                       SCM_TAG_write_req_o       = '0;
+                       SCM_TAG_write_wdata_o     = '0;
+                end
+
+
+                //Finally , if the CAM is EMpty, switch to BYPASSED state
+                if(CAM_empty)
+                begin
+                     if( flush_icache_i ) 
+                     begin
+                        NS = INVALIDATE;
+                     end
+                     else  if( sel_flush_req_i )
+                           begin
+                              NS = FLUSH_SET_ID;
+                           end
+                           else
+                           begin
+                              NS = BYPASSED;
+                           end
+                end
+                else // CAM is not empty
+                begin
+                    NS = GOING_BYPASS;
+                end
+            end
+
+
+            default: 
+            begin
+              // In case something goes wrong, commute to Invalidated then --> Bypass or Enabled
+              cache_bypassed_o  = 1'b1;
+              NS                = INVALIDATE;
+            end
+
+        endcase
+    end
+
+
+    // This FIFO holds information about in fligth fetches when cache is bypassed
+    generic_fifo 
+    #( 
+       .DATA_WIDTH ( 1      ),
+       .DATA_DEPTH ( DEPTH  )
+    )
+    REL_CHUNK_FIFO
+    (
+       .clk         ( clk                                        ),
+       .rst_n       ( rst_n                                      ),
+
+       .data_i      (                                            ),
+       .valid_i     ( fetch_req_i & AXI_gnt_i & (CS == BYPASSED) ), // cache in bypass mode, LOOKUPTABLE empty
+       .grant_o     ( fifo_rel_chunk_gnt                         ),
+       
+       .data_o      (                                            ),
+       .valid_o     ( fifo_rel_chunk_valid                       ),
+       .grant_i     ( AXI_rvalid_i                               ),
+
+       .test_mode_i ( test_en_i                                  )
+    );
+
+
+
+     // This storage is a CAM, that stores pending refills:
+     // REfills are merged toghether if they compete to the same cache line.
+     // in case multiple cache banks have requested to the same cache line (in different moments)
+     // this cam updates these infos, and as soon the refill from axi side arrives, the master cache 
+     // controller updates DATA/TAG and then notifies to those cache master to retry a fetch.
+     merge_refill_cam_128_16
+     #(
+        .NB_WAYS         ( NB_WAYS         ),
+        .ID_WIDTH        ( ID_WIDTH        ), 
+        .LOG2_ID_WIDTH   ( LOG2_ID_WIDTH   ),
+        .ADDR_WIDTH      ( ADDR_WIDTH      ),
+        .DEPTH           ( 16              ),
+        .LOG2_DEPTH      ( 4               ),
+        .ADDR_CHECK_LSB  ( ADDR_CHECK_LSB  ),
+        .ADDR_CHECK_MSB  ( ADDR_CHECK_MSB  )
+     )
+     MERGE_CAM
+     (
+        .clk            ( clk             ),
+        .rst_n          ( rst_n           ),
+
+        .empty_o        ( CAM_empty       ),
+        .retry_fetch_o  ( retry_fetch_o   ),
+
+        .fetch_req_i    ( fetch_req_i & fetch_gnt_o & ~cache_bypassed_o ),
+        .fetch_ID_BIN_i ( fetch_ID_BIN_i  ),
+        .fetch_ID_OH_i  ( fetch_ID_OH_i   ),
+        .fetch_addr_i   ( fetch_addr_i    ),
+        .fetch_way_i    ( fetch_way_i     ),
+        .fetch_gnt_o    ( CAM_grant       ),
+
+        .AXI_rvalid_i   ( AXI_rvalid_i    ),
+        .AXI_rID_i      ( AXI_rID_i       ),
+
+        .AXI_req_o      ( CAM_AXI_req     ),
+        .AXI_addr_o     ( CAM_AXI_addr    ),
+        .AXI_ID_o       ( CAM_AXI_ID      ),
+        .AXI_gnt_i      ( AXI_gnt_i       ),
+
+
+        .refill_addr_o  ( CAM_refill_addr ),
+        .refill_ID_o    ( CAM_refill_ID   ),
+        .refill_way_o   ( CAM_refill_way  )
+     );
+
+
+   assign empty_fifo_o = CAM_empty & ~fifo_rel_chunk_valid;
+
+
+endmodule // central_controller
diff --git a/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv b/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv
new file mode 100644
index 0000000..149fd3c
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv
@@ -0,0 +1,610 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    icache_bank_mp_128                                             //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block represents private cache controller that        //
+//                 receives the requests  from the process fetch unit         //
+//                 and perform TAG access for TAG hit check. In case of MISS  //
+//                 the refill is forwarded to the main cache controller (TOP) //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`define USE_REQ_BUFFER
+
+module icache_bank_mp_128
+#(
+   parameter int FETCH_ADDR_WIDTH = 32,
+   parameter int FETCH_DATA_WIDTH = 128,
+
+   parameter int NB_CORES         = 4,
+   parameter int BANK_ID          = 0,
+   parameter int NB_BANKS         = 4,
+   parameter int NB_WAYS          = 4,
+   parameter int CACHE_LINE       = 1,
+
+   parameter int SCM_ADDR_WIDTH   = 16,
+   parameter int SCM_TAG_WIDTH    = 6,
+   parameter int SCM_DATA_WIDTH   = 128,
+
+   parameter int SET_ID_LSB       = $clog2(NB_BANKS)+$clog2(SCM_DATA_WIDTH*CACHE_LINE)-3,
+   parameter int SET_ID_MSB       = SET_ID_LSB + SCM_ADDR_WIDTH - 1,
+   parameter int TAG_LSB          = SET_ID_MSB + 1,
+   parameter int TAG_MSB          = TAG_LSB + SCM_TAG_WIDTH - 2,
+
+   parameter bit FEATURE_STAT     = 1'b0,
+
+   parameter int AXI_ID           = 4,
+   parameter int AXI_ADDR         = FETCH_ADDR_WIDTH,
+   parameter int AXI_USER         = 6,
+   parameter int AXI_DATA         = 64
+)
+(
+   input logic                                              clk,
+   input logic                                              rst_n,
+   input logic                                              test_en_i,
+
+   input  logic                                             notify_refill_done_i,
+   input  logic                                             bypass_icache_i,
+   input  logic                                             empty_fifo_i,
+   output logic                                             cache_is_bypassed_o,
+   input  logic [NB_CORES:0]                                bypass_status_i,
+   input  logic                                             retry_fetch_i,
+
+   // interface with processor
+   input  logic                                             fetch_req_i,
+   input  logic [FETCH_ADDR_WIDTH-1:0]                      fetch_addr_i,
+   output logic                                             fetch_gnt_o,
+   output logic                                             fetch_rvalid_o,
+   output logic [FETCH_DATA_WIDTH-1:0]                      fetch_rdata_o,
+
+
+   // interface with READ PORT --> SCM DATA    
+   output logic [NB_BANKS-1:0]                                  DATA_read_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                            DATA_read_addr_o,
+   input  logic [NB_BANKS-1:0][NB_WAYS-1:0][SCM_DATA_WIDTH-1:0] DATA_read_rdata_i,
+
+   // interface with READ PORT --> SCM TAG
+   output logic [NB_BANKS-1:0]                                  TAG_read_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                            TAG_read_addr_o,
+   input  logic [NB_BANKS-1:0][NB_WAYS-1:0][SCM_TAG_WIDTH-1:0]  TAG_read_rdata_i,
+
+
+
+
+
+   // Interface to cache_controller_to_axi
+   output logic                                             fetch_req_o,
+   output logic [FETCH_ADDR_WIDTH-1:0]                      fetch_addr_o,
+   output logic [NB_WAYS-1:0]                               fetch_way_o,  
+   input  logic                                             fetch_gnt_i,
+   input  logic                                             fetch_rvalid_i,
+   input  logic [FETCH_DATA_WIDTH-1:0]                      fetch_rdata_i,
+   output logic [31:0]                                      ctrl_hit_count_icache_o,
+   output logic [31:0]                                      ctrl_trans_count_icache_o,
+   output logic [31:0]                                      ctrl_miss_count_icache_o,
+   input  logic                                             ctrl_clear_regs_icache_i,
+   input  logic                                             ctrl_enable_regs_icache_i
+);
+
+
+   localparam OFFSET     = $clog2(SCM_DATA_WIDTH*CACHE_LINE)-3;
+
+   // Finite State declaration: PS is Past State, used only for Statistic (perf Counters)
+   enum logic [2:0] { DISABLED_ICACHE, WAIT_NOTIFICATION, OPERATIVE, REQ_REFILL , WAIT_EMPTY_FIFOS, ENTER_BYPASS } CS, NS, PS;
+
+   // signals declaration
+   logic [FETCH_ADDR_WIDTH-1:0]                    fetch_addr_Q;
+   logic                                           fetch_req_Q;
+
+   logic                                           save_fetch;
+   logic                                           save_pipe_status;
+   logic                                           clear_pipe;
+   logic                                           enable_pipe;
+
+   logic [$clog2(NB_BANKS)-1:0]                    fetch_dest_Q;         //Target BANK
+   logic [NB_WAYS-1:0][SCM_DATA_WIDTH-1:0]         DATA_read_rdata_int;
+   logic [NB_WAYS-1:0][SCM_TAG_WIDTH-1:0]          TAG_read_rdata_int;
+
+
+   logic [NB_WAYS-1:0]                             way_match;
+   logic [NB_WAYS-1:0]                             way_valid;
+   logic [NB_WAYS-1:0]                             way_match_bin;
+   logic [NB_WAYS-1:0]                             way_match_Q;
+   logic [NB_WAYS-1:0]                             way_valid_Q;
+
+   logic [NB_WAYS-1:0]                             random_way;
+   logic [$clog2(NB_WAYS)-1:0]                     first_available_way;
+   logic [NB_WAYS-1:0]                             first_available_way_OH;
+
+   logic [$clog2(NB_WAYS)-1:0]                     HIT_WAY;
+
+   assign first_available_way_OH = 1 << first_available_way;
+
+
+
+   int unsigned i,j,index;
+
+
+   logic      update_lfsr;
+
+   logic [31:0] Count_Evictions;
+
+   logic                                             fetch_req_int;
+   logic [FETCH_ADDR_WIDTH-1:0]                      fetch_addr_int;
+   logic [NB_WAYS-1:0]                               fetch_way_int;
+   logic                                             fetch_gnt_int;
+`ifdef USE_REQ_BUFFER
+   logic [FETCH_ADDR_WIDTH+NB_WAYS-1:0]              s_data_in;
+   logic [FETCH_ADDR_WIDTH+NB_WAYS-1:0]              s_data_out;
+`endif
+
+
+   // Sequential Logic (state, counters and registrered signals)
+   always_ff @(posedge clk, negedge rst_n) 
+   begin : Seq_logic
+      if(~rst_n) 
+      begin
+          CS                        <= DISABLED_ICACHE;
+          PS                        <= DISABLED_ICACHE;
+          fetch_addr_Q              <= '0;
+          fetch_req_Q               <= 1'b0;
+          way_match_Q               <= '0;
+          way_valid_Q               <= '0;
+          if (FEATURE_STAT) begin
+            ctrl_hit_count_icache_o   <= '0;
+            ctrl_trans_count_icache_o <= '0;
+            ctrl_miss_count_icache_o  <= '0;
+            Count_Evictions           <= '0;
+            ctrl_miss_count_icache_o  <= '0;
+          end
+      end 
+      else 
+      begin
+        CS <= NS;
+        PS <= CS;
+
+
+        if (FEATURE_STAT) begin
+          if(ctrl_clear_regs_icache_i)
+          begin
+              ctrl_hit_count_icache_o   <= '0;
+              ctrl_trans_count_icache_o <= '0;
+              Count_Evictions           <= '0;
+              ctrl_miss_count_icache_o  <= '0;
+          end
+          else
+            if(ctrl_enable_regs_icache_i)
+            begin
+              // Count incoming transactions
+              if(fetch_req_i & fetch_gnt_o)
+                  ctrl_trans_count_icache_o <= ctrl_trans_count_icache_o + 1'b1;
+
+              if( (CS == OPERATIVE) & fetch_req_Q & (|way_match) & (PS != WAIT_NOTIFICATION))
+                ctrl_hit_count_icache_o <= ctrl_hit_count_icache_o + 1'b1;
+
+              if( update_lfsr )
+                 Count_Evictions <= Count_Evictions + 1'b1;
+
+               if( (CS == REQ_REFILL ) & fetch_gnt_int )
+                ctrl_miss_count_icache_o<= ctrl_miss_count_icache_o + 1'b1;
+
+            end
+        end
+
+          if(save_pipe_status)
+          begin
+            way_match_Q <= way_match;
+            way_valid_Q <= way_valid;
+          end
+
+
+          if(enable_pipe)
+          begin
+               fetch_req_Q    <= 1'b1;
+               fetch_addr_Q   <= fetch_addr_i;
+          end
+          else  if(clear_pipe)
+                begin
+                     fetch_req_Q <= '0;
+                end
+
+      end
+   end
+
+
+
+   assign fetch_dest_Q        = fetch_addr_Q[$clog2(NB_BANKS)+OFFSET-1:OFFSET];
+   assign TAG_read_rdata_int  = TAG_read_rdata_i[fetch_dest_Q]  ;
+   assign DATA_read_rdata_int = DATA_read_rdata_i[fetch_dest_Q] ;
+
+
+
+
+   // Logic to check TAG HIT/MISS
+   // --------------------- //
+   // TAG CHECK MULTI WAY   //
+   // --------------------- //
+   genvar k;
+   generate
+      for(k=0; k<NB_WAYS; k++)
+      begin
+         assign way_match[k]  = ((TAG_read_rdata_int[k][SCM_TAG_WIDTH-1] == 1'b1) && (TAG_read_rdata_int[k][SCM_TAG_WIDTH-2:0] == fetch_addr_Q[TAG_MSB:TAG_LSB]));
+         assign way_valid[k]  = (TAG_read_rdata_int[k][SCM_TAG_WIDTH-1] == 1'b1);
+      end
+   endgenerate
+
+
+  // Use this Buffer to split critical path from Private cache controller and the main cache controller
+  // remember that there is a Interconenct between private CC and Main CC, used to multiplex the requests
+`ifdef USE_REQ_BUFFER
+   ////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ███████╗ ██████╗     ██████╗ ██╗   ██╗███████╗███████╗███████╗██████╗  //
+   // ██╔══██╗██╔════╝██╔═══██╗    ██╔══██╗██║   ██║██╔════╝██╔════╝██╔════╝██╔══██╗ //
+   // ██████╔╝█████╗  ██║   ██║    ██████╔╝██║   ██║█████╗  █████╗  █████╗  ██████╔╝ //
+   // ██╔══██╗██╔══╝  ██║▄▄ ██║    ██╔══██╗██║   ██║██╔══╝  ██╔══╝  ██╔══╝  ██╔══██╗ //
+   // ██║  ██║███████╗╚██████╔╝    ██████╔╝╚██████╔╝██║     ██║     ███████╗██║  ██║ //
+   // ╚═╝  ╚═╝╚══════╝ ╚══▀▀═╝     ╚═════╝  ╚═════╝ ╚═╝     ╚═╝     ╚══════╝╚═╝  ╚═╝ //
+   ////////////////////////////////////////////////////////////////////////////////////
+
+   assign s_data_in = {fetch_way_int,  fetch_addr_int };
+   assign             {fetch_way_o,    fetch_addr_o   } = s_data_out;
+
+   generic_fifo
+   #(
+      .DATA_WIDTH ( FETCH_ADDR_WIDTH+NB_WAYS   ),
+      .DATA_DEPTH ( 2                          )
+   )
+   miss_buffer
+   (
+      .clk           ( clk             ),
+      .rst_n         ( rst_n           ),
+
+      .data_i        ( s_data_in       ),
+      .valid_i       ( fetch_req_int   ),
+      .grant_o       ( fetch_gnt_int   ),
+
+      .data_o        ( s_data_out      ),
+      .valid_o       ( fetch_req_o     ),
+      .grant_i       ( fetch_gnt_i     ),
+
+      .test_mode_i   ( test_en_i       )
+   );
+
+`else
+   assign fetch_way_o       = fetch_way_int;
+   assign fetch_addr_o      = fetch_addr_int;
+   assign fetch_req_o       = fetch_req_int;
+   assign fetch_gnt_int     = fetch_gnt_i;
+`endif
+
+
+
+// MAIN FSM
+always_comb
+begin : Comb_logic_FSM
+   TAG_read_req_o          = '0;
+   TAG_read_addr_o         = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+
+   DATA_read_req_o         = '0;
+   DATA_read_addr_o        = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+   
+
+   fetch_gnt_o             = 1'b0;
+   fetch_rvalid_o          = 1'b0;
+   fetch_rdata_o           = fetch_rdata_i;
+
+   fetch_req_int             = 1'b0;
+   fetch_addr_int            = fetch_addr_i;
+   fetch_way_int             = '0;
+
+
+   save_fetch              = 1'b0;
+   save_pipe_status        = 1'b0;
+   enable_pipe             = 1'b0;
+   clear_pipe              = 1'b0;
+   cache_is_bypassed_o     = 1'b0;
+   NS                      = CS;
+   update_lfsr             = 1'b0;
+
+
+   case(CS)
+
+      // Primary state when cache is POwered UP:
+      // Cache is bypassed so every fetch will be forwared directly to the main CC
+      DISABLED_ICACHE: 
+      begin
+         clear_pipe          = 1'b1;
+         cache_is_bypassed_o = 1'b1;
+
+         if(bypass_icache_i == 1'b1) // Already Bypassed
+         begin
+            fetch_req_int      = fetch_req_i;
+            fetch_gnt_o        = fetch_gnt_int & fetch_req_i;
+
+            fetch_addr_int       = fetch_addr_i;
+            
+            fetch_way_int        = '0;
+
+            fetch_rdata_o      = fetch_rdata_i;
+            fetch_rvalid_o     = fetch_rvalid_i;
+         end
+         else
+         begin // Enable ICache
+            fetch_gnt_o = 1'b0;
+            NS = WAIT_EMPTY_FIFOS;
+            fetch_rdata_o      = fetch_rdata_i;
+            fetch_rvalid_o     = fetch_rvalid_i;
+         end
+      end
+
+      // Cache is bypassed bu there is a pending fetch to be completed.
+      // wait here until the fetch is concluded, then go in OPERATIVVE state.
+      WAIT_EMPTY_FIFOS:
+      begin
+         clear_pipe            = 1'b1;
+         cache_is_bypassed_o   = 1'b1;
+         
+         fetch_rdata_o         = fetch_rdata_i;
+         fetch_rvalid_o        = fetch_rvalid_i;
+
+         if(empty_fifo_i)
+         begin
+               NS = OPERATIVE; // Flushing is made in the central controller
+         end
+         else
+         begin
+               NS = WAIT_EMPTY_FIFOS;
+         end
+      end
+
+      // Main state where the cache is enabled
+      OPERATIVE: 
+      begin
+         cache_is_bypassed_o  = 1'b0;
+         fetch_gnt_o          = ~bypass_icache_i & fetch_req_i;
+
+
+         if(bypass_icache_i) // first check if the previous fetch has a miss or HIT
+         begin
+            if(fetch_req_Q)
+            begin
+                if(|way_match)
+                begin : HIT_BYP
+                   NS = ENTER_BYPASS;
+
+                   if(fetch_req_i == 1'b0)
+                      clear_pipe = 1'b1;
+
+
+                   fetch_rvalid_o  = 1'b1;
+                   fetch_rdata_o   = DATA_read_rdata_int[HIT_WAY];
+
+                end
+                else 
+                begin : MISS_BYP
+                   // asks for the last refill, then goes into DISABLED state
+                   NS               = REQ_REFILL;
+                   save_fetch       = fetch_req_i;
+                   save_pipe_status = 1'b1;
+                end
+            end //~if(fetch_req_Q == 1'b1)
+            else
+            begin
+                NS = DISABLED_ICACHE;
+                clear_pipe = 1'b1;
+            end//~else(fetch_req_Q)
+         end
+         else
+         begin
+            enable_pipe          = fetch_req_i;  
+            
+            //Read the DATA nd TAG
+            TAG_read_req_o[fetch_addr_i[$clog2(NB_BANKS)-1+4:4]]  = fetch_req_i;
+            TAG_read_addr_o = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+
+            DATA_read_req_o[fetch_addr_i[$clog2(NB_BANKS)-1+4:4]]  = fetch_req_i;
+            DATA_read_addr_o = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+
+            if(fetch_req_Q)
+            begin
+                if(|way_match)
+                begin : HIT
+                   NS = OPERATIVE;
+
+                   if(fetch_req_i == 1'b0)
+                      clear_pipe = 1'b1;
+
+
+                   fetch_rvalid_o  = 1'b1;
+                   fetch_rdata_o   = DATA_read_rdata_int[HIT_WAY];
+
+                end
+                else 
+                begin : MISS
+                   NS               = REQ_REFILL;
+                   save_fetch       = fetch_req_i;
+                   save_pipe_status = 1'b1;
+                end
+            end
+            else
+            begin
+                NS = OPERATIVE;
+            end
+
+         end
+
+      end
+
+
+
+      // state used to commute from CACHE beign enabled to serve a BYPASS request. 
+      // it will stay here untill the pending refill/reques is served
+      ENTER_BYPASS:
+      begin
+        fetch_gnt_o = 1'b0;
+        fetch_rvalid_o = 1'b0;
+        cache_is_bypassed_o = 1'b1;
+
+        if(&bypass_status_i)
+        begin
+            NS = DISABLED_ICACHE;
+        end
+        else
+        begin
+            NS = ENTER_BYPASS;
+        end
+      end
+
+
+
+      // state used to request a refill
+      REQ_REFILL: 
+      begin
+         fetch_req_int      = 1'b1;
+         fetch_addr_int     = fetch_addr_Q;
+
+         if(&way_valid_Q) // all the lines are valid, invalidate one random line
+         begin
+               fetch_way_int = random_way;
+               update_lfsr = 1'b1;
+         end
+         else
+         begin
+               fetch_way_int = first_available_way_OH;
+               update_lfsr = 1'b0;
+         end
+
+
+         if(fetch_gnt_int)
+         begin
+            NS = WAIT_NOTIFICATION;
+         end
+         else
+         begin
+            NS = REQ_REFILL;
+         end
+
+      end
+
+
+
+      // Wait Untill the Main CC controllers notifies the core to retry with cache fetch
+      WAIT_NOTIFICATION: 
+      begin
+         if(notify_refill_done_i | retry_fetch_i)
+         begin
+            
+            NS = OPERATIVE;
+
+            fetch_rdata_o           = fetch_rdata_i;
+
+            TAG_read_req_o[fetch_addr_Q[$clog2(NB_BANKS)-1+4:4]]  = 1'b1;
+            TAG_read_addr_o = fetch_addr_Q[SET_ID_MSB:SET_ID_LSB];
+
+            DATA_read_req_o[fetch_addr_Q[$clog2(NB_BANKS)-1+4:4]]  = 1'b1;
+            DATA_read_addr_o = fetch_addr_Q[SET_ID_MSB:SET_ID_LSB];
+
+         end
+         else
+         begin
+            NS = WAIT_NOTIFICATION;
+         end
+      end
+
+
+
+      default: 
+      begin
+        NS = DISABLED_ICACHE;
+      end
+
+
+   endcase // CS
+end
+
+
+   //////////////////////////////////////
+   // ██╗     ███████╗███████╗██████╗  //
+   // ██║     ██╔════╝██╔════╝██╔══██╗ //
+   // ██║     █████╗  ███████╗██████╔╝ //
+   // ██║     ██╔══╝  ╚════██║██╔══██╗ //
+   // ███████╗██║     ███████║██║  ██║ //
+   // ╚══════╝╚═╝     ╚══════╝╚═╝  ╚═╝ //
+   //////////////////////////////////////
+   generic_LFSR_8bit
+   #(
+       .OH_WIDTH(NB_WAYS),
+       .SEED(0)
+   )
+   i_LFSR_Way_Repl
+   (
+       .data_OH_o      ( random_way  ), 
+       .data_BIN_o     (             ),
+       .enable_i       ( update_lfsr ),      
+       .clk            ( clk         ),           
+       .rst_n          ( rst_n       )
+   );
+
+
+
+
+   // Combinationa logic used to find the first available cache line (not valid)
+   // this helps to allocate cache lines in a systematic way
+   always_comb
+   begin
+      first_available_way = 0;
+
+      for(index=0;index<NB_WAYS;index++)
+      begin
+         if(way_valid_Q[index]==0)
+            first_available_way=index;
+      end
+
+
+      HIT_WAY = 0;
+
+      for(index=0;index<NB_WAYS;index++)
+      begin
+         if(way_match[index]==1)
+            HIT_WAY=index;
+      end
+
+   end
+
+   // Logic to generate the binary representation of one hot signals
+   onehot_to_bin #( .ONEHOT_WIDTH(NB_WAYS) ) WAY_MATCH_BIN (.onehot(way_match), .bin(way_match_bin[ $clog2(NB_WAYS)-1:0]) );
+   assign way_match_bin[NB_WAYS-1:$clog2(NB_WAYS)] = 0;
+
+endmodule // icache_top
diff --git a/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv b/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv
new file mode 100644
index 0000000..87033e7
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv
@@ -0,0 +1,544 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    icache_bank_mp_128_PF                                      //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block represents private cache controller that        //
+//                 receives the requests  from the Prefetcher unit            //
+//                 and perform TAG access for TAG hit check. In case of MISS  //
+//                 the refill is forwarded to the main cache controller (TOP) //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`define USE_REQ_BUFFER
+
+module icache_bank_mp_128_PF
+#(
+   parameter FETCH_ADDR_WIDTH = 32,
+   parameter FETCH_DATA_WIDTH = 128,
+
+   parameter NB_CORES        = 4,
+   parameter BANK_ID         = 0,
+   parameter NB_BANKS        = 4,
+   parameter NB_WAYS         = 4,
+   parameter CACHE_LINE      = 1,
+
+   parameter SCM_ADDR_WIDTH  = 16,
+   parameter SCM_TAG_WIDTH   = 6,
+   parameter SCM_DATA_WIDTH  = 128,
+
+   parameter SET_ID_LSB      = $clog2(NB_BANKS)+$clog2(SCM_DATA_WIDTH*CACHE_LINE)-3,
+   parameter SET_ID_MSB      = SET_ID_LSB + SCM_ADDR_WIDTH - 1,
+   parameter TAG_LSB         = SET_ID_MSB + 1,
+   parameter TAG_MSB         = TAG_LSB + SCM_TAG_WIDTH - 2,
+
+   parameter AXI_ID          = 4,
+   parameter AXI_ADDR        = FETCH_ADDR_WIDTH,
+   parameter AXI_USER        = 6,
+   parameter AXI_DATA        = 64
+)
+(
+   input logic                                                  clk,
+   input logic                                                  rst_n,
+   input logic                                                  test_en_i,
+
+   input  logic                                                 notify_refill_done_i,
+   input  logic                                                 bypass_icache_i,
+   input  logic                                                 empty_fifo_i,
+   output logic                                                 cache_is_bypassed_o,
+   input  logic [NB_CORES:0]                                    bypass_status_i,
+   input  logic                                                 retry_fetch_i,
+
+   // interface with processor
+   input  logic                                                 fetch_req_i,
+   input  logic [FETCH_ADDR_WIDTH-1:0]                          fetch_addr_i,
+   output logic                                                 fetch_gnt_o,
+   output logic                                                 fetch_rvalid_o,
+
+   // interface with READ PORT --> SCM TAG
+   output logic [NB_BANKS-1:0]                                  TAG_read_req_o,   
+   output logic [SCM_ADDR_WIDTH-1:0]                            TAG_read_addr_o,
+   input  logic [NB_BANKS-1:0][NB_WAYS-1:0][SCM_TAG_WIDTH-1:0]  TAG_read_rdata_i,
+
+
+   // Interface to cache_controller_to_axi
+   output logic                                                 fetch_req_o,
+   output logic [FETCH_ADDR_WIDTH-1:0]                          fetch_addr_o,
+   output logic [NB_WAYS-1:0]                                   fetch_way_o,  
+   input  logic                                                 fetch_gnt_i,
+   input  logic                                                 fetch_rvalid_i
+);
+
+
+   localparam OFFSET     = $clog2(SCM_DATA_WIDTH*CACHE_LINE)-3;
+
+   // Finite State declaration: PS is Past State, used only for Statistic (perf Counters)
+   enum logic [2:0] { DISABLED_ICACHE, WAIT_NOTIFICATION, OPERATIVE, REQ_REFILL , WAIT_EMPTY_FIFOS, ENTER_BYPASS } CS, NS, PS;
+
+   // signals declaration
+   logic [FETCH_ADDR_WIDTH-1:0]                    fetch_addr_Q;
+   logic                                           fetch_req_Q;
+
+   logic                                           save_fetch;
+   logic                                           save_pipe_status;
+   logic                                           clear_pipe;
+   logic                                           enable_pipe;
+
+   logic [$clog2(NB_BANKS)-1:0]                    fetch_dest_Q;         //Target BANK
+   logic [NB_WAYS-1:0][SCM_TAG_WIDTH-1:0]          TAG_read_rdata_int;
+
+   logic [NB_WAYS-1:0]                             way_match;
+   logic [NB_WAYS-1:0]                             way_valid;
+   logic [NB_WAYS-1:0]                             way_match_bin;
+   logic [NB_WAYS-1:0]                             way_match_Q;
+   logic [NB_WAYS-1:0]                             way_valid_Q;
+
+   logic [NB_WAYS-1:0]                             random_way;  // In case of Way replacement // Driven By LFSR
+   logic [$clog2(NB_WAYS)-1:0]                     first_available_way;
+   logic [NB_WAYS-1:0]                             first_available_way_OH;
+
+   logic [$clog2(NB_WAYS)-1:0]                     HIT_WAY;
+
+   assign first_available_way_OH = 1 << first_available_way;
+
+
+
+   int unsigned i,j,index;
+
+
+   logic      update_lfsr;
+
+
+   logic                                             fetch_req_int;
+   logic [FETCH_ADDR_WIDTH-1:0]                      fetch_addr_int;
+   logic [NB_WAYS-1:0]                               fetch_way_int;
+   logic                                             fetch_gnt_int;
+`ifdef USE_REQ_BUFFER
+   logic [FETCH_ADDR_WIDTH+NB_WAYS-1:0]              s_data_in;
+   logic [FETCH_ADDR_WIDTH+NB_WAYS-1:0]              s_data_out;
+`endif
+
+
+
+   // Sequential Logic (state, counters and registrered signals)
+   always_ff @(posedge clk, negedge rst_n) 
+   begin : Seq_logic
+      if(~rst_n) 
+      begin
+          CS                  <= DISABLED_ICACHE;
+          PS                  <= DISABLED_ICACHE;
+          fetch_addr_Q        <= '0;
+          fetch_req_Q         <= 1'b0;
+          way_match_Q         <= '0;
+          way_valid_Q         <= '0;
+      end 
+      else 
+      begin
+          CS <= NS;
+          PS <= CS;
+
+          if(save_pipe_status)
+          begin
+            way_match_Q <= way_match;
+            way_valid_Q <= way_valid;
+          end
+
+
+          if(enable_pipe)
+          begin
+               fetch_req_Q    <= 1'b1;
+               fetch_addr_Q   <= fetch_addr_i;
+          end
+          else  if(clear_pipe)
+                begin
+                     fetch_req_Q <= '0;
+                end
+
+      end
+   end
+
+
+
+   assign fetch_dest_Q        = fetch_addr_Q[$clog2(NB_BANKS)+OFFSET-1:OFFSET];
+   assign TAG_read_rdata_int  = TAG_read_rdata_i[fetch_dest_Q]  ;
+
+      
+
+   // Logic to check TAG HIT/MISS
+   // --------------------- //
+   // TAG CHECK MULTI WAY   //
+   // --------------------- //
+   genvar k;
+   generate
+      for(k=0; k<NB_WAYS; k++)
+      begin
+         assign way_match[k]  = ((TAG_read_rdata_int[k][SCM_TAG_WIDTH-1] == 1'b1) && (TAG_read_rdata_int[k][SCM_TAG_WIDTH-2:0] == fetch_addr_Q[TAG_MSB:TAG_LSB]));
+         assign way_valid[k]  = (TAG_read_rdata_int[k][SCM_TAG_WIDTH-1] == 1'b1);
+      end
+   endgenerate
+
+
+
+
+  // Use this Buffer to split critical path from Private cache controller and the main cache controller
+  // remember that there is a Interconenct between private CC and Main CC, used to multiplex the requests
+`ifdef USE_REQ_BUFFER
+   ////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ███████╗ ██████╗     ██████╗ ██╗   ██╗███████╗███████╗███████╗██████╗  //
+   // ██╔══██╗██╔════╝██╔═══██╗    ██╔══██╗██║   ██║██╔════╝██╔════╝██╔════╝██╔══██╗ //
+   // ██████╔╝█████╗  ██║   ██║    ██████╔╝██║   ██║█████╗  █████╗  █████╗  ██████╔╝ //
+   // ██╔══██╗██╔══╝  ██║▄▄ ██║    ██╔══██╗██║   ██║██╔══╝  ██╔══╝  ██╔══╝  ██╔══██╗ //
+   // ██║  ██║███████╗╚██████╔╝    ██████╔╝╚██████╔╝██║     ██║     ███████╗██║  ██║ //
+   // ╚═╝  ╚═╝╚══════╝ ╚══▀▀═╝     ╚═════╝  ╚═════╝ ╚═╝     ╚═╝     ╚══════╝╚═╝  ╚═╝ //
+   ////////////////////////////////////////////////////////////////////////////////////
+
+   assign s_data_in = {fetch_way_int,  fetch_addr_int };
+   assign             {fetch_way_o,    fetch_addr_o   } = s_data_out;
+   generic_fifo
+   #(
+      .DATA_WIDTH ( FETCH_ADDR_WIDTH+NB_WAYS   ),
+      .DATA_DEPTH ( 16                         ) // MAX 16 pending Fetches
+   )
+   miss_buffer
+   (
+      .clk           ( clk             ),
+      .rst_n         ( rst_n           ),
+
+      .data_i        ( s_data_in       ),
+      .valid_i       ( fetch_req_int   ),
+      .grant_o       ( fetch_gnt_int   ),
+
+      .data_o        ( s_data_out      ),
+      .valid_o       ( fetch_req_o     ),
+      .grant_i       ( fetch_gnt_i     ),
+
+      .test_mode_i   ( test_en_i       )
+   );
+`else
+   assign fetch_way_o       = fetch_way_int;
+   assign fetch_addr_o      = fetch_addr_int;
+   assign fetch_req_o       = fetch_req_int;
+   assign fetch_gnt_int     = fetch_gnt_i;
+`endif
+
+
+
+always_comb
+begin : Comb_logic_FSM
+
+   // default values for thre outputs FSM control signals
+   TAG_read_req_o          = '0;
+   TAG_read_addr_o         = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+
+   fetch_gnt_o             = 1'b0;
+   fetch_rvalid_o          = 1'b0;
+
+   fetch_req_int             = 1'b0;
+   fetch_addr_int            = fetch_addr_i;
+   fetch_way_int             = '0;
+
+
+   save_fetch              = 1'b0;
+   save_pipe_status        = 1'b0;
+   enable_pipe             = 1'b0;
+   clear_pipe              = 1'b0;
+   cache_is_bypassed_o     = 1'b0;
+   NS                      = CS;
+   update_lfsr             = 1'b0;
+
+
+   case(CS)
+
+      // Primary state when cache is POwered UP:
+      // Cache is bypassed so every fetch will be forwared directly to the main CC
+      DISABLED_ICACHE: 
+      begin
+         clear_pipe          = 1'b1;
+         cache_is_bypassed_o = 1'b1;
+
+         // If cache is disabled, then 
+         // Do not perform prefetching
+         fetch_req_int       = 1'b0;
+         fetch_gnt_o         = 1'b1;
+         fetch_rvalid_o      = 1'b0; // Not used
+
+         if(bypass_icache_i == 1'b1) // Already Bypassed
+         begin
+            NS = DISABLED_ICACHE;
+         end
+         else
+         begin // Enable ICache
+            NS = WAIT_EMPTY_FIFOS;
+         end
+      end
+
+
+      // Cache is bypassed bu there is a pending fetch to be completed.
+      // wait here until the fetch is concluded, then go in OPERATIVVE state.
+      WAIT_EMPTY_FIFOS:
+      begin
+         clear_pipe            = 1'b1;
+         cache_is_bypassed_o   = 1'b1;
+         
+         fetch_rvalid_o        = 1'b0;
+
+         if(empty_fifo_i)
+         begin
+               NS = OPERATIVE; // Flushing is made in the central controller
+         end
+         else
+         begin
+               NS = WAIT_EMPTY_FIFOS;
+         end
+      end
+
+
+
+
+      // Main state where the cache is enabled
+      OPERATIVE: 
+      begin
+         cache_is_bypassed_o  = 1'b0;
+         
+         if(bypass_icache_i) // first check if the previous fetch has a miss or HIT
+         begin
+            
+            fetch_gnt_o          = 1'b0;
+
+            if(fetch_req_Q)
+            begin
+                if(|way_match)
+                begin : HIT_BYP
+                   NS = ENTER_BYPASS;
+
+                   if(fetch_req_i == 1'b0)
+                      clear_pipe = 1'b1;
+
+                   fetch_rvalid_o  = 1'b1;
+
+                end
+                else 
+                begin : MISS_BYP
+                   // asks for the last refill, then goes into DISABLED state
+                   NS               = REQ_REFILL;
+                   save_fetch       = fetch_req_i;
+                   save_pipe_status = 1'b1;
+                end
+            end //~if(fetch_req_Q == 1'b1)
+            else
+            begin
+                NS = DISABLED_ICACHE;
+                clear_pipe = 1'b1;
+            end//~else(fetch_req_Q)
+         end
+         else
+         begin
+              
+            
+            //Read the DATA nd TAG
+            TAG_read_req_o[fetch_addr_i[$clog2(NB_BANKS)-1+4:4]]  = fetch_req_i;
+            TAG_read_addr_o = fetch_addr_i[SET_ID_MSB:SET_ID_LSB];
+
+            if(fetch_req_Q)
+            begin
+                if(|way_match)
+                begin : HIT
+                   NS = OPERATIVE;
+                   enable_pipe          = fetch_req_i;
+
+                   if(fetch_req_i == 1'b0)
+                      clear_pipe = 1'b1;
+
+                   fetch_rvalid_o  = 1'b1;
+                   fetch_gnt_o     = 1'b1;
+                end
+                else 
+                begin : MISS
+
+                   
+                   fetch_req_int      = 1'b1;
+                   fetch_addr_int     = fetch_addr_Q;
+
+                   if(&way_valid) // all the lines are valid, invalidate one random line
+                   begin
+                         fetch_way_int = random_way;
+                         update_lfsr = 1'b1;
+                   end
+                   else
+                   begin
+                         fetch_way_int = first_available_way_OH;
+                         update_lfsr = 1'b0;
+                   end
+
+                   fetch_gnt_o     = fetch_gnt_int;
+                   enable_pipe     = fetch_gnt_int;
+
+                   if(fetch_gnt_int)
+                   begin
+                     NS              = OPERATIVE;
+                     fetch_rvalid_o  = 1'b1;
+                   end
+                   else
+                     NS = REQ_REFILL;
+
+                   save_fetch       = fetch_req_i;
+                   save_pipe_status = 1'b1;
+
+                end
+            end
+            else
+            begin
+                NS = OPERATIVE;
+                fetch_gnt_o     = 1'b1;
+                enable_pipe     = fetch_req_i;
+            end
+
+         end
+
+      end
+
+      // state used to commute from CACHE beign enabled to serve a BYPASS request. 
+      // it will stay here untill the pending refill/reques is served
+      ENTER_BYPASS:
+      begin
+        fetch_gnt_o = 1'b0;
+        fetch_rvalid_o = 1'b0;
+        cache_is_bypassed_o = 1'b1;
+
+        if(&bypass_status_i)
+        begin
+            NS = DISABLED_ICACHE;
+        end
+        else
+        begin
+            NS = ENTER_BYPASS;
+        end
+      end
+
+
+      // state used to request a refill
+      REQ_REFILL: 
+      begin
+         fetch_req_int      = 1'b1;
+         fetch_addr_int     = fetch_addr_Q;
+
+         clear_pipe         = fetch_gnt_int;
+
+         if(&way_valid_Q) // all the lines are valid, invalidate one random line
+         begin
+               fetch_way_int = random_way;
+               update_lfsr = 1'b1;
+         end
+         else
+         begin
+               fetch_way_int = first_available_way_OH;
+               update_lfsr = 1'b0;
+         end
+
+
+         if(fetch_gnt_int)
+         begin
+            NS = OPERATIVE;
+            fetch_rvalid_o  = 1'b1;
+         end
+         else
+         begin
+            NS = REQ_REFILL;
+         end
+
+      end
+
+
+
+      default: 
+      begin
+        NS = DISABLED_ICACHE;
+      end
+
+
+   endcase // CS
+end
+
+   //////////////////////////////////////
+   // ██╗     ███████╗███████╗██████╗  //
+   // ██║     ██╔════╝██╔════╝██╔══██╗ //
+   // ██║     █████╗  ███████╗██████╔╝ //
+   // ██║     ██╔══╝  ╚════██║██╔══██╗ //
+   // ███████╗██║     ███████║██║  ██║ //
+   // ╚══════╝╚═╝     ╚══════╝╚═╝  ╚═╝ //
+   //////////////////////////////////////
+   generic_LFSR_8bit
+   #(
+      .OH_WIDTH ( NB_WAYS ),
+      .SEED     ( 0       )
+   )
+   i_LFSR_Way_Repl
+   (
+      .data_OH_o      ( random_way  ), 
+      .data_BIN_o     (             ),
+      .enable_i       ( update_lfsr ),      
+      .clk            ( clk         ),           
+      .rst_n          ( rst_n       )
+   );
+
+
+
+   // Combinationa logic used to find the first available cache line (not valid)
+   // this helps to allocate cache lines in a systematic way
+   always_comb
+   begin
+      first_available_way = 0;
+
+      for(index=0;index<NB_WAYS;index++)
+      begin
+         if(way_valid_Q[index]==0)
+            first_available_way=index;
+      end
+
+
+      HIT_WAY = 0;
+
+      for(index=0;index<NB_WAYS;index++)
+      begin
+         if(way_match[index]==1)
+            HIT_WAY=index;
+      end
+
+   end
+
+   // Logic to generate the binary representation of one hot signals
+   onehot_to_bin #( .ONEHOT_WIDTH(NB_WAYS) ) WAY_MATCH_BIN (.onehot(way_match), .bin(way_match_bin[ $clog2(NB_WAYS)-1:0]) );
+   assign way_match_bin[NB_WAYS-1:$clog2(NB_WAYS)] = 0;
+
+endmodule // icache_top
diff --git a/hw/deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv b/hw/deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv
new file mode 100644
index 0000000..0aa5020
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv
@@ -0,0 +1,879 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    icache_top_mp_128_PF                                       //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block represents the top module for the shared cache  //
+//                 It instanciates the master cache controller, the TAG/DATA  //
+//                 array and the HW prefetcher.                               //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`define  USE_AXI_SLICES
+
+module icache_top_mp_128_PF
+#(
+   parameter int    FETCH_ADDR_WIDTH  = 32,
+   parameter int    FETCH_DATA_WIDTH  = 128,
+
+   parameter int    NB_CORES          = 8,
+   parameter int    NB_BANKS          = 8,
+   parameter int    NB_WAYS           = 4,
+   parameter int    CACHE_SIZE        = 4096, // in Byte
+   parameter int    CACHE_LINE        = 1,    // in word of [FETCH_DATA_WIDTH]
+
+   parameter bit    FEATURE_STAT      = 1'b0,
+
+   parameter int    AXI_ID            = 6,
+   parameter int    AXI_ADDR          = 32,
+   parameter int    AXI_USER          = 6,
+   parameter int    AXI_DATA          = 64,
+
+   parameter bit    USE_REDUCED_TAG   = 1'b1,
+   parameter int    L2_SIZE           = 512*1024    // Size of max(L2 ,ROM) program memory in Byte
+)
+(
+   input logic                                           clk,
+   input logic                                           rst_n,
+   input logic                                           test_en_i,
+
+   // interface with processors
+   input  logic [NB_CORES-1:0]                           fetch_req_i,
+   input  logic [NB_CORES-1:0][FETCH_ADDR_WIDTH-1:0]     fetch_addr_i,
+   output logic [NB_CORES-1:0]                           fetch_gnt_o,
+
+   output logic [NB_CORES-1:0]                           fetch_rvalid_o,
+   output logic [NB_CORES-1:0][FETCH_DATA_WIDTH-1:0]     fetch_rdata_o,
+
+
+
+   //AXI read address bus -------------------------------------------
+   output  logic [AXI_ID-1:0]                            axi_master_arid_o,
+   output  logic [AXI_ADDR-1:0]                          axi_master_araddr_o,
+   output  logic [ 7:0]                                  axi_master_arlen_o,    //burst length - 1 to 16
+   output  logic [ 2:0]                                  axi_master_arsize_o,   //size of each transfer in burst
+   output  logic [ 1:0]                                  axi_master_arburst_o,  //for bursts>1, accept only incr burst=01
+   output  logic                                         axi_master_arlock_o,   //only normal access supported axs_awlock=00
+   output  logic [ 3:0]                                  axi_master_arcache_o, 
+   output  logic [ 2:0]                                  axi_master_arprot_o,
+   output  logic [ 3:0]                                  axi_master_arregion_o, //
+   output  logic [ AXI_USER-1:0]                         axi_master_aruser_o,   //
+   output  logic [ 3:0]                                  axi_master_arqos_o,    //  
+   output  logic                                         axi_master_arvalid_o,  //master addr valid
+   input logic                                           axi_master_arready_i,  //slave ready to accept
+   // ---------------------------------------------------------------
+
+
+   //AXI BACKWARD read data bus ----------------------------------------------
+   input   logic [AXI_ID-1:0]                            axi_master_rid_i,
+   input   logic [AXI_DATA-1:0]                          axi_master_rdata_i,
+   input   logic [1:0]                                   axi_master_rresp_i,
+   input   logic                                         axi_master_rlast_i,    //last transfer in burst
+   input   logic [AXI_USER-1:0]                          axi_master_ruser_i,
+   input   logic                                         axi_master_rvalid_i,   //slave data valid
+   output  logic                                         axi_master_rready_o,    //master ready to accept
+
+   // NOT USED ----------------------------------------------
+   output logic [AXI_ID-1:0]                            axi_master_awid_o,
+   output logic [AXI_ADDR-1:0]                          axi_master_awaddr_o,
+   output logic [ 7:0]                                  axi_master_awlen_o,
+   output logic [ 2:0]                                  axi_master_awsize_o,
+   output logic [ 1:0]                                  axi_master_awburst_o,
+   output logic                                         axi_master_awlock_o,
+   output logic [ 3:0]                                  axi_master_awcache_o,
+   output logic [ 2:0]                                  axi_master_awprot_o,
+   output logic [ 3:0]                                  axi_master_awregion_o,
+   output logic [ AXI_USER-1:0]                         axi_master_awuser_o,
+   output logic [ 3:0]                                  axi_master_awqos_o,
+   output logic                                         axi_master_awvalid_o,
+   input  logic                                         axi_master_awready_i,
+
+   // NOT USED ----------------------------------------------
+   output logic  [AXI_DATA-1:0]                         axi_master_wdata_o,
+   output logic  [AXI_DATA/8-1:0]                       axi_master_wstrb_o,
+   output logic                                         axi_master_wlast_o,
+   output logic  [ AXI_USER-1:0]                        axi_master_wuser_o,
+   output logic                                         axi_master_wvalid_o,
+   input  logic                                         axi_master_wready_i,
+   // ---------------------------------------------------------------
+
+   // NOT USED ----------------------------------------------
+   input  logic  [AXI_ID-1:0]                           axi_master_bid_i,
+   input  logic  [ 1:0]                                 axi_master_bresp_i,
+   input  logic  [ AXI_USER-1:0]                        axi_master_buser_i,
+   input  logic                                         axi_master_bvalid_i,
+   output logic                                         axi_master_bready_o,
+   // ---------------------------------------------------------------
+
+   MP_PF_ICACHE_CTRL_UNIT_BUS.Slave                      IC_ctrl_unit_slave_if
+);
+
+   // Parameter to reduce the TAG bits (cachin only L2 and not on 4GB memory space)
+   // The assumption is that During ROM reading cache is Disabled.
+   localparam REDUCE_TAG_WIDTH   = $clog2(L2_SIZE/CACHE_SIZE)+$clog2(NB_WAYS);
+
+   localparam OFFSET             = $clog2(FETCH_DATA_WIDTH)-3; // log2(128)-3 = 4;
+   localparam BANK_SIZE          = CACHE_SIZE/NB_BANKS;
+   localparam WAY_SIZE           = BANK_SIZE/NB_WAYS;
+   localparam SCM_NUM_ROWS       = WAY_SIZE/(CACHE_LINE*FETCH_DATA_WIDTH/8); // TAG
+   localparam SCM_TAG_ADDR_WIDTH = $clog2(SCM_NUM_ROWS);
+
+   localparam TAG_WIDTH          = USE_REDUCED_TAG ? REDUCE_TAG_WIDTH : (FETCH_ADDR_WIDTH - SCM_TAG_ADDR_WIDTH - $clog2(NB_BANKS) - $clog2(CACHE_LINE) - OFFSET + 1);
+ 
+   localparam DATA_WIDTH          = FETCH_DATA_WIDTH;
+   localparam SCM_DATA_ADDR_WIDTH = SCM_TAG_ADDR_WIDTH; 
+
+   localparam AXI_ID_INT          = $clog2(NB_CORES+1);
+
+   localparam SET_ID_LSB          = $clog2(NB_BANKS)+$clog2(FETCH_DATA_WIDTH*CACHE_LINE)-3;
+   localparam SET_ID_MSB          = SET_ID_LSB + SCM_TAG_ADDR_WIDTH - 1;
+   localparam TAG_LSB             = SET_ID_MSB + 1;
+   localparam TAG_MSB             = TAG_LSB + TAG_WIDTH - 2 ; //1 bit is count for valid
+
+
+   // interface with READ PORT --> SCM DATA
+   logic [NB_CORES-1:0][NB_BANKS-1:0]                                      DATA_read_req_int;   
+   logic [NB_CORES-1:0][SCM_DATA_ADDR_WIDTH-1:0]                           DATA_read_addr_int;
+   logic [NB_BANKS-1:0][NB_WAYS-1:0][NB_CORES-1:0][FETCH_DATA_WIDTH-1:0]   DATA_read_rdata_int;
+
+   // interface with READ PORT --> SCM TAG
+   logic [NB_CORES:0][NB_BANKS-1:0]                                        TAG_read_req_int;   
+   logic [NB_CORES:0][SCM_TAG_ADDR_WIDTH-1:0]                              TAG_read_addr_int;
+   logic [NB_BANKS-1:0][NB_WAYS-1:0][NB_CORES:0][TAG_WIDTH-1:0]            TAG_read_rdata_int;
+
+
+   // interface with WRITE PORT --> TAG SCM UNIFIED
+   logic                                                                   SCM_TAG_write_req_int;
+   logic [SCM_TAG_ADDR_WIDTH-1:0]                                          SCM_TAG_write_addr_int;
+   logic [$clog2(NB_BANKS)-1:0]                                            SCM_TAG_write_dest_int;
+   logic [TAG_WIDTH-1:0]                                                   SCM_TAG_write_wdata_int;
+   logic [NB_WAYS-1:0]                                                     SCM_TAG_write_way_int;
+
+   // interface with WRITE PORT --> DATA SCM UNIFIED
+   logic                                                                   SCM_DATA_write_req_int;
+   logic [SCM_DATA_ADDR_WIDTH-1:0]                                         SCM_DATA_write_addr_int;
+   logic [$clog2(NB_BANKS)-1:0]                                            SCM_DATA_write_dest_int;
+   logic [FETCH_DATA_WIDTH-1:0]                                            SCM_DATA_write_wdata_int;
+   logic [NB_WAYS-1:0]                                                     SCM_DATA_write_way_int;
+
+
+
+   logic [NB_BANKS-1:0] [NB_CORES:0]                                       TAG_ReadEnable;
+   logic [NB_BANKS-1:0] [NB_CORES-1:0]                                     DATA_ReadEnable;
+   logic [NB_CORES:0]   [NB_BANKS-1:0][NB_WAYS-1:0] [TAG_WIDTH-1:0]        TAG_ReadData;
+   logic [NB_CORES-1:0] [NB_BANKS-1:0][NB_WAYS-1:0] [FETCH_DATA_WIDTH-1:0] DATA_ReadData;
+
+   logic [NB_CORES:0]                                                      notify_refill_done;
+
+   logic [NB_CORES-1:0][NB_WAYS-1:0]                                       fetch_way_int;
+
+   logic [NB_CORES-1:0]                                                    fetch_req_int;
+   logic [NB_CORES-1:0][FETCH_ADDR_WIDTH-1:0]                              fetch_addr_int;
+   logic [NB_CORES-1:0]                                                    fetch_gnt_int;
+   logic [NB_CORES-1:0]                                                    fetch_rvalid_int;
+   logic [NB_CORES-1:0][FETCH_DATA_WIDTH-1:0]                              fetch_rdata_int;
+
+   logic [NB_BANKS-1:0]                                                    SCM_TAG_write_dest_OH_int;
+   logic [NB_BANKS-1:0]                                                    SCM_DATA_write_dest_OH_int;
+   logic [NB_CORES+1:0]                                                    cache_is_bypassed; // NB_CORES+CENTRL_CACHE_CTRL+HW prefetcher
+
+   logic [NB_CORES:0]                                                      retry_fetch;
+
+
+   logic                                         bypass_icache;
+   logic                                         empty_fifo;
+   logic                                         flush_icache;
+   logic                                         flush_ack;
+   logic                                         sel_flush_req;
+   logic [FETCH_ADDR_WIDTH-1:0]                  sel_flush_addr;
+   logic                                         sel_flush_ack;
+
+
+   logic [AXI_ID_INT-1:0]                        axi_master_arid_int;
+   logic [AXI_ADDR-1:0]                          axi_master_araddr_int;
+   logic [ 7:0]                                  axi_master_arlen_int;    
+   logic [ 2:0]                                  axi_master_arsize_int;   
+   logic [ 1:0]                                  axi_master_arburst_int;  
+   logic                                         axi_master_arlock_int;   
+   logic [ 3:0]                                  axi_master_arcache_int; 
+   logic [ 2:0]                                  axi_master_arprot_int;
+   logic [ 3:0]                                  axi_master_arregion_int; 
+   logic [ AXI_USER-1:0]                         axi_master_aruser_int;   
+   logic [ 3:0]                                  axi_master_arqos_int;    
+   logic                                         axi_master_arvalid_int;  
+   logic                                         axi_master_arready_int;  
+
+
+   logic [AXI_ID_INT-1:0]                        axi_master_rid_int;
+   logic [AXI_DATA-1:0]                          axi_master_rdata_int;
+   logic [1:0]                                   axi_master_rresp_int;
+   logic                                         axi_master_rlast_int; 
+   logic [AXI_USER-1:0]                          axi_master_ruser_int;
+   logic                                         axi_master_rvalid_int;
+   logic                                         axi_master_rready_int;
+
+
+   // Signals from Prefetcher control unit to HW prefetcher Block
+   logic               pf_req_to_cc;
+   logic [31:0]        pf_addr_to_cc;
+   logic               pf_gnt_from_cc;
+   logic               pf_rvalid_from_cc;
+
+   // Signal from HW prefetcher to main cache controller
+   logic               pf_req_to_master_cc;
+   logic [31:0]        pf_addr_to_master_cc;
+   logic [NB_WAYS-1:0] pf_way_to_master_cc;
+   logic               pf_gnt_from_master_cc;
+   logic               pf_rvalid_from_master_cc;
+
+
+
+
+   // Performamce counters
+   logic               [31:0]   total_hit_count;
+   logic               [31:0]   total_trans_count;
+   logic               [31:0]   total_miss_count;
+
+   logic [NB_CORES-1:0][31:0]   bank_hit_count;
+   logic [NB_CORES-1:0][31:0]   bank_trans_count;
+   logic [NB_CORES-1:0][31:0]   bank_miss_count;
+
+   assign SCM_TAG_write_dest_OH_int  = (1 << SCM_TAG_write_dest_int);
+   assign SCM_DATA_write_dest_OH_int = (1 << SCM_DATA_write_dest_int);
+
+   genvar i,j,k,z;
+   int unsigned index;
+
+
+   assign bypass_icache                        = IC_ctrl_unit_slave_if.bypass_req;
+   assign IC_ctrl_unit_slave_if.bypass_ack     = cache_is_bypassed;
+   assign flush_icache                         = IC_ctrl_unit_slave_if.flush_req;
+   assign IC_ctrl_unit_slave_if.flush_ack      = flush_ack;
+
+   assign sel_flush_req                        = IC_ctrl_unit_slave_if.sel_flush_req;
+   assign sel_flush_addr                       = IC_ctrl_unit_slave_if.sel_flush_addr;
+   assign IC_ctrl_unit_slave_if.sel_flush_ack  = sel_flush_ack;
+
+  // Performamce counters
+  if (FEATURE_STAT) begin
+    assign IC_ctrl_unit_slave_if.global_hit_count   = total_hit_count;
+    assign IC_ctrl_unit_slave_if.global_trans_count = total_trans_count;
+    assign IC_ctrl_unit_slave_if.global_miss_count  = total_miss_count;
+
+    always_comb
+    begin
+        total_hit_count   = '0;
+        total_trans_count = '0;
+        for (index=0; index<NB_CORES; index++)
+        begin
+          total_hit_count   = total_hit_count   + bank_hit_count[index];
+          total_trans_count = total_trans_count + bank_trans_count[index];
+
+          IC_ctrl_unit_slave_if.bank_hit_count   [index]  = bank_hit_count   [index];
+          IC_ctrl_unit_slave_if.bank_trans_count [index]  = bank_trans_count [index];
+          IC_ctrl_unit_slave_if.bank_miss_count  [index]  = bank_miss_count  [index];
+        end
+    end
+
+    always_ff @(posedge clk, negedge rst_n)
+    begin
+        if(~rst_n)
+        begin
+            total_miss_count <= 0;
+        end
+        else
+        begin
+          if(IC_ctrl_unit_slave_if.ctrl_clear_regs)
+            total_miss_count <= '0;
+          else  if(IC_ctrl_unit_slave_if.ctrl_enable_regs & axi_master_arvalid_int & axi_master_arready_int )
+                      total_miss_count <= total_miss_count + 1'b1;
+        end
+    end
+  end
+
+   ///////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ██████╗ ██╗██╗   ██╗ █████╗ ████████╗███████╗     ██████╗ ██████╗ //
+   // ██╔══██╗██╔══██╗██║██║   ██║██╔══██╗╚══██╔══╝██╔════╝    ██╔════╝██╔════╝ //
+   // ██████╔╝██████╔╝██║██║   ██║███████║   ██║   █████╗      ██║     ██║      //
+   // ██╔═══╝ ██╔══██╗██║╚██╗ ██╔╝██╔══██║   ██║   ██╔══╝      ██║     ██║      //
+   // ██║     ██║  ██║██║ ╚████╔╝ ██║  ██║   ██║   ███████╗    ╚██████╗╚██████╗ //
+   // ╚═╝     ╚═╝  ╚═╝╚═╝  ╚═══╝  ╚═╝  ╚═╝   ╚═╝   ╚══════╝     ╚═════╝ ╚═════╝ //
+   /////////////////////////////////////////////////////////////////////////////// 
+   generate
+      for(i=0; i<NB_CORES; i++)
+      begin : ICACHE_BANK
+         icache_bank_mp_128
+         #(
+            .FETCH_ADDR_WIDTH     ( FETCH_ADDR_WIDTH     ),
+            .FETCH_DATA_WIDTH     ( FETCH_DATA_WIDTH     ),
+
+            .NB_CORES             ( NB_CORES+1           ),
+            .BANK_ID              ( i                    ),
+            .NB_BANKS             ( NB_BANKS             ),
+            .NB_WAYS              ( NB_WAYS              ),
+            .CACHE_LINE           ( CACHE_LINE           ),
+
+            .SCM_ADDR_WIDTH       ( SCM_TAG_ADDR_WIDTH   ),
+            .SCM_TAG_WIDTH        ( TAG_WIDTH            ),
+            .SCM_DATA_WIDTH       ( FETCH_DATA_WIDTH     ),
+
+            .SET_ID_LSB           ( SET_ID_LSB           ),
+            .SET_ID_MSB           ( SET_ID_MSB           ),
+            .TAG_LSB              ( TAG_LSB              ), 
+            .TAG_MSB              ( TAG_MSB              ),
+
+            .AXI_ID               ( AXI_ID               ),
+            .AXI_ADDR             ( AXI_ADDR             ),
+            .AXI_USER             ( AXI_USER             ),
+            .AXI_DATA             ( AXI_DATA             )
+         )
+         icache_bank_i
+         (
+            .clk                        ( clk                                      ),
+            .rst_n                      ( rst_n                                    ),
+            .bypass_icache_i            ( bypass_icache                            ),
+            .cache_is_bypassed_o        ( cache_is_bypassed[i]                     ),
+            .bypass_status_i            ( cache_is_bypassed                        ),
+            .test_en_i                  ( test_en_i                                ),
+
+            .notify_refill_done_i       ( notify_refill_done[i]                    ),
+            .empty_fifo_i               ( empty_fifo                               ),
+            .retry_fetch_i              ( retry_fetch[i]                           ),
+
+            // interface with processor
+            .fetch_req_i                ( fetch_req_i[i]                           ),
+            .fetch_addr_i               ( fetch_addr_i[i]                          ),
+            .fetch_gnt_o                ( fetch_gnt_o[i]                           ),
+            .fetch_rvalid_o             ( fetch_rvalid_o[i]                        ),
+            .fetch_rdata_o              ( fetch_rdata_o[i]                         ),
+
+            // interface with READ PORT --> SCM DATA
+            .DATA_read_req_o            ( DATA_read_req_int[i]                     ),      
+            .DATA_read_addr_o           ( DATA_read_addr_int[i]                    ),
+            .DATA_read_rdata_i          ( DATA_ReadData[i]                         ),
+
+            // interface with READ PORT --> SCM TAG
+            .TAG_read_req_o             ( TAG_read_req_int[i]                      ),       
+            .TAG_read_addr_o            ( TAG_read_addr_int[i]                     ),
+            .TAG_read_rdata_i           ( TAG_ReadData[i]                          ),
+
+            // interface to CC to AXI bridge
+            .fetch_req_o                ( fetch_req_int[i]                         ),
+            .fetch_addr_o               ( fetch_addr_int[i]                        ),
+            .fetch_way_o                ( fetch_way_int[i]                         ),
+           
+            .fetch_gnt_i                ( fetch_gnt_int[i]                         ),
+            .fetch_rvalid_i             ( fetch_rvalid_int[i]                      ),
+            .fetch_rdata_i              ( fetch_rdata_int[i]                       ),
+            .ctrl_hit_count_icache_o    ( bank_hit_count[i]                        ),
+            .ctrl_trans_count_icache_o  ( bank_trans_count[i]                      ),
+            .ctrl_miss_count_icache_o   ( bank_miss_count[i]                       ),
+            .ctrl_clear_regs_icache_i   ( IC_ctrl_unit_slave_if.ctrl_clear_regs    ),
+            .ctrl_enable_regs_icache_i  ( IC_ctrl_unit_slave_if.ctrl_enable_regs   )
+         );
+      end
+
+   
+
+
+      for(i=0;i<NB_BANKS;i++)
+      begin
+         for(j=0;j<NB_CORES+1;j++)
+         begin
+            assign TAG_ReadEnable[i][j]  = TAG_read_req_int[j][i];
+         end
+      end
+
+      for(i=0;i<NB_BANKS;i++)
+      begin
+         for(j=0;j<NB_CORES;j++)
+         begin
+            assign DATA_ReadEnable[i][j] = DATA_read_req_int[j][i];
+         end
+      end
+
+
+         for(i=0;i<NB_BANKS;i++)
+         begin
+            for(j=0;j<NB_WAYS;j++)
+            begin
+                for(k=0;k<NB_CORES+1;k++)
+                begin
+                   assign TAG_ReadData[k][i][j] = TAG_read_rdata_int[i][j][k];
+                end
+            end
+         end
+
+         for(i=0;i<NB_BANKS;i++)
+         begin
+            for(j=0;j<NB_WAYS;j++)
+            begin
+                for(k=0;k<NB_CORES;k++)
+                begin
+                   assign DATA_ReadData[k][i][j] = DATA_read_rdata_int[i][j][k];
+                end
+            end
+         end
+
+
+
+   //////////////////////////////////////////////////////////////////////////////
+   // ████████╗ █████╗  ██████╗     ██████╗  █████╗ ███╗   ██╗██╗  ██╗███████╗ //
+   // ╚══██╔══╝██╔══██╗██╔════╝     ██╔══██╗██╔══██╗████╗  ██║██║ ██╔╝██╔════╝ //
+   //    ██║   ███████║██║  ███╗    ██████╔╝███████║██╔██╗ ██║█████╔╝ ███████╗ //
+   //    ██║   ██╔══██║██║   ██║    ██╔══██╗██╔══██║██║╚██╗██║██╔═██╗ ╚════██║ //
+   //    ██║   ██║  ██║╚██████╔╝    ██████╔╝██║  ██║██║ ╚████║██║  ██╗███████║ //
+   //    ╚═╝   ╚═╝  ╚═╝ ╚═════╝     ╚═════╝ ╚═╝  ╚═╝╚═╝  ╚═══╝╚═╝  ╚═╝╚══════╝ //
+   //////////////////////////////////////////////////////////////////////////////
+
+      for(i=0; i<NB_BANKS; i++)
+      begin : _TAG_BANKS_
+         for(j=0; j<NB_WAYS; j++)
+         begin : _TAG_WAY_
+               register_file_1w_multi_port_read
+               #(
+                   .ADDR_WIDTH    ( SCM_TAG_ADDR_WIDTH  ),
+                   .DATA_WIDTH    ( TAG_WIDTH       ),
+                   .N_READ        ( NB_CORES+1      ),
+                   .N_WRITE       ( 1               )
+               )
+               TAG_BANK
+               (
+                   .clk         (clk                ),
+                   .rst_n       ( rst_n             ),
+                   .test_en_i   (test_en_i          ),
+
+                   .ReadEnable  (TAG_ReadEnable[i]  ),
+                   .ReadAddr    (TAG_read_addr_int  ),
+                   .ReadData    (TAG_read_rdata_int[i][j] ),
+
+                   .WriteEnable (SCM_TAG_write_req_int & SCM_TAG_write_way_int[j] & SCM_TAG_write_dest_OH_int[i] ),
+                   .WriteAddr   (SCM_TAG_write_addr_int                                                          ),
+                   .WriteData   (SCM_TAG_write_wdata_int                                                         )
+               );
+         end
+      end
+
+   /////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗  █████╗ ████████╗ █████╗     ██████╗  █████╗ ███╗   ██╗██╗  ██╗███████╗ //
+   // ██╔══██╗██╔══██╗╚══██╔══╝██╔══██╗    ██╔══██╗██╔══██╗████╗  ██║██║ ██╔╝██╔════╝ //
+   // ██║  ██║███████║   ██║   ███████║    ██████╔╝███████║██╔██╗ ██║█████╔╝ ███████╗ //
+   // ██║  ██║██╔══██║   ██║   ██╔══██║    ██╔══██╗██╔══██║██║╚██╗██║██╔═██╗ ╚════██║ //
+   // ██████╔╝██║  ██║   ██║   ██║  ██║    ██████╔╝██║  ██║██║ ╚████║██║  ██╗███████║ //
+   // ╚═════╝ ╚═╝  ╚═╝   ╚═╝   ╚═╝  ╚═╝    ╚═════╝ ╚═╝  ╚═╝╚═╝  ╚═══╝╚═╝  ╚═╝╚══════╝ //
+   /////////////////////////////////////////////////////////////////////////////////////                                                                            
+
+      for(i=0; i<NB_BANKS; i++)
+      begin : _DATA_BANKS_
+         for(j=0; j<NB_WAYS; j++)
+         begin : _DATA_WAY_
+               register_file_1w_multi_port_read
+               #(
+                   .ADDR_WIDTH   ( SCM_DATA_ADDR_WIDTH   ), //= 5,
+                   .DATA_WIDTH   ( FETCH_DATA_WIDTH      ), //= 128
+                   .N_READ       ( NB_CORES              ),
+                   .N_WRITE      ( 1                     ) 
+               )
+               DATA_BANK
+               (
+                   .clk         ( clk                    ),
+                   .rst_n       ( rst_n                  ),
+                   .test_en_i   ( test_en_i              ),
+
+                   .ReadEnable  ( DATA_ReadEnable[i]     ),
+                   .ReadAddr    ( DATA_read_addr_int     ),
+                   .ReadData    ( DATA_read_rdata_int[i][j] ),
+
+                   .WriteEnable ( SCM_DATA_write_req_int & SCM_DATA_write_way_int[j] & SCM_DATA_write_dest_OH_int[i] ),
+                   .WriteAddr   ( SCM_DATA_write_addr_int                                                            ),
+                   .WriteData   ( SCM_DATA_write_wdata_int                                                           )
+               );
+         end
+      end
+
+   endgenerate
+
+
+
+
+
+
+
+
+
+   // Main Cache controller:
+   // It collects request form private cache controllers and HW prefetcher
+   // And handles  merging and request refills
+
+   //////////////////////////////////////////////////////////  
+   // ███╗   ███╗ █████╗ ██╗███╗   ██╗     ██████╗ ██████╗ //
+   // ████╗ ████║██╔══██╗██║████╗  ██║    ██╔════╝██╔════╝ //
+   // ██╔████╔██║███████║██║██╔██╗ ██║    ██║     ██║      //
+   // ██║╚██╔╝██║██╔══██║██║██║╚██╗██║    ██║     ██║      //
+   // ██║ ╚═╝ ██║██║  ██║██║██║ ╚████║    ╚██████╗╚██████╗ //
+   // ╚═╝     ╚═╝╚═╝  ╚═╝╚═╝╚═╝  ╚═══╝     ╚═════╝ ╚═════╝ //
+   //////////////////////////////////////////////////////////
+
+   cache_controller_to_axi_128_PF
+   #(
+      .FETCH_ADDR_WIDTH      ( FETCH_ADDR_WIDTH     ),// = 32,
+      .FETCH_DATA_WIDTH      ( FETCH_DATA_WIDTH     ),// = 32,
+
+      .NB_CORES              ( NB_CORES             ),// = 4,
+      .NB_BANKS              ( NB_BANKS             ),// = 4,
+      .NB_WAYS               ( NB_WAYS              ),// = 4,
+      
+      .SCM_TAG_WIDTH         ( TAG_WIDTH            ),// = 6,
+      .SCM_DATA_WIDTH        ( FETCH_DATA_WIDTH     ),// = 64,
+
+      .SCM_ADDR_WIDTH        ( SCM_TAG_ADDR_WIDTH   ),// = 16,
+      .SET_ID_LSB            ( SET_ID_LSB           ),// = 6,
+      .SET_ID_MSB            ( SET_ID_MSB           ),// = SET_ID_LSB+SCM_ADDR_WIDTH-1,
+      .TAG_LSB               ( TAG_LSB              ),// = SET_ID_MSB + 1,
+      .TAG_MSB               ( TAG_MSB              ),// = TAG_LSB + SCM_TAG_WIDTH - 2,  //1 bit is count for valid
+
+      .AXI_ID                ( AXI_ID_INT           ),// = 4,
+      .AXI_ADDR              ( AXI_ADDR             ),// = 32,
+      .AXI_USER              ( AXI_USER             ),// = 6,
+      .AXI_DATA              ( AXI_DATA             )// = 64
+   )
+   u_cache_controller_to_axi
+   (
+      .clk                   ( clk                              ),
+      .rst_n                 ( rst_n                            ),
+      .test_en_i             ( test_en_i                        ),
+
+      .bypass_icache_i       ( bypass_icache                    ),
+      .notify_refill_done_o  ( notify_refill_done               ),
+      .cache_bypassed_o      ( cache_is_bypassed[NB_CORES+1]    ),
+      .bypass_status_i       ( cache_is_bypassed[NB_CORES:0]    ),
+      .empty_fifo_o          ( empty_fifo                       ),
+      .retry_fetch_o         ( retry_fetch                      ),
+      .flush_icache_i        ( flush_icache                     ),
+      .flush_ack_o           ( flush_ack                        ),
+      
+      .sel_flush_req_i       ( sel_flush_req                    ),
+      .sel_flush_addr_i      ( sel_flush_addr                   ),
+      .sel_flush_ack_o       ( sel_flush_ack                    ),
+
+      // interface with processor
+      .fetch_req_i           ( fetch_req_int                    ),
+      .fetch_addr_i          ( fetch_addr_int                   ),
+      .fetch_way_i           ( fetch_way_int                    ),
+      .fetch_gnt_o           ( fetch_gnt_int                    ),
+      .fetch_rvalid_o        ( fetch_rvalid_int                 ),
+      .fetch_rdata_o         ( fetch_rdata_int                  ),
+
+      // Interface with Prefetcher
+      .pf_fetch_req_i        (  pf_req_to_master_cc             ),       
+      .pf_fetch_addr_i       (  pf_addr_to_master_cc            ),       
+      .pf_fetch_way_i        (  pf_way_to_master_cc             ),       
+      .pf_fetch_gnt_o        (  pf_gnt_from_master_cc           ),       
+      .pf_fetch_rvalid_o     (  pf_rvalid_from_master_cc        ),
+
+
+
+      // interface with WRITE PORT --> TAG SCM Unified PORT
+      .SCM_TAG_write_req_o   ( SCM_TAG_write_req_int            ),   
+      .SCM_TAG_write_addr_o  ( SCM_TAG_write_addr_int           ),
+      .SCM_TAG_write_dest_o  ( SCM_TAG_write_dest_int           ),
+      .SCM_TAG_write_wdata_o ( SCM_TAG_write_wdata_int          ),
+      .SCM_TAG_write_way_o   ( SCM_TAG_write_way_int            ),  
+
+      // interface with WRITE PORT --> DATA SCM Unified PORT
+      .SCM_DATA_write_req_o  ( SCM_DATA_write_req_int           ),   
+      .SCM_DATA_write_addr_o ( SCM_DATA_write_addr_int          ), // double number of rows with respect TAG SCM ARRAY
+      .SCM_DATA_write_dest_o ( SCM_DATA_write_dest_int          ),
+      .SCM_DATA_write_wdata_o( SCM_DATA_write_wdata_int         ),
+      .SCM_DATA_write_way_o  ( SCM_DATA_write_way_int           ),  
+
+      //AXI read address bus -------------------------------------------
+      .axi_master_arid_o     ( axi_master_arid_int[AXI_ID_INT-1:0] ),
+      .axi_master_araddr_o   ( axi_master_araddr_int               ),
+      .axi_master_arlen_o    ( axi_master_arlen_int                ),
+      .axi_master_arsize_o   ( axi_master_arsize_int               ),
+      .axi_master_arburst_o  ( axi_master_arburst_int              ),
+      .axi_master_arlock_o   ( axi_master_arlock_int               ),
+      .axi_master_arcache_o  ( axi_master_arcache_int              ), 
+      .axi_master_arprot_o   ( axi_master_arprot_int               ),
+      .axi_master_arregion_o ( axi_master_arregion_int             ),
+      .axi_master_aruser_o   ( axi_master_aruser_int               ),
+      .axi_master_arqos_o    ( axi_master_arqos_int                ),
+      .axi_master_arvalid_o  ( axi_master_arvalid_int              ),
+      .axi_master_arready_i  ( axi_master_arready_int              ),
+      // ---------------------------------------------------------------
+
+
+      //AXI BACKWARD read data bus ----------------------------------------------
+      .axi_master_rid_i      ( axi_master_rid_int[AXI_ID_INT-1:0]  ),
+      .axi_master_rdata_i    ( axi_master_rdata_int               ),
+      .axi_master_rresp_i    ( axi_master_rresp_int               ),
+      .axi_master_rlast_i    ( axi_master_rlast_int               ),
+      .axi_master_ruser_i    ( axi_master_ruser_int               ),
+      .axi_master_rvalid_i   ( axi_master_rvalid_int              ),
+      .axi_master_rready_o   ( axi_master_rready_int              )
+   );
+
+
+
+   // Axi Write Channels tied to 0
+
+   assign axi_master_arid_o[AXI_ID-1:AXI_ID_INT] = '0;
+
+   assign axi_master_awid_o     = '0;
+   assign axi_master_awaddr_o   = '0;             
+   assign axi_master_awlen_o    = '0;             
+   assign axi_master_awsize_o   = '0;             
+   assign axi_master_awburst_o  = '0;             
+   assign axi_master_awlock_o   = '0;             
+   assign axi_master_awcache_o  = '0;             
+   assign axi_master_awprot_o   = '0;             
+   assign axi_master_awregion_o = '0;             
+   assign axi_master_awuser_o   = '0;             
+   assign axi_master_awqos_o    = '0;             
+   assign axi_master_awvalid_o  = '0;                          
+   assign axi_master_wdata_o    = '0;             
+   assign axi_master_wstrb_o    = '0;             
+   assign axi_master_wlast_o    = '0;             
+   assign axi_master_wuser_o    = '0;             
+   assign axi_master_wvalid_o   = '0;               
+   assign axi_master_bready_o   = '0;             
+
+
+`ifdef USE_AXI_SLICES
+
+   ////////////////////////////////////////////////////////////////////////
+   //  █████╗ ██╗  ██╗██╗    ███████╗██╗     ██╗ ██████╗███████╗███████╗ //
+   // ██╔══██╗╚██╗██╔╝██║    ██╔════╝██║     ██║██╔════╝██╔════╝██╔════╝ //
+   // ███████║ ╚███╔╝ ██║    ███████╗██║     ██║██║     █████╗  ███████╗ //
+   // ██╔══██║ ██╔██╗ ██║    ╚════██║██║     ██║██║     ██╔══╝  ╚════██║ //
+   // ██║  ██║██╔╝ ██╗██║    ███████║███████╗██║╚██████╗███████╗███████║ //
+   // ╚═╝  ╚═╝╚═╝  ╚═╝╚═╝    ╚══════╝╚══════╝╚═╝ ╚═════╝╚══════╝╚══════╝ //
+   ////////////////////////////////////////////////////////////////////////
+   // to alleviate pressure on AXI side, this SLice can be added or not
+   // by defining the USE_AXI_SLICES macro. It will insert a AR and R slice on the AXI plug
+   axi_ar_buffer
+   #(
+      .ID_WIDTH     ( AXI_ID_INT  ), 
+      .ADDR_WIDTH   ( AXI_ADDR    ),
+      .USER_WIDTH   ( AXI_USER    ),
+      .BUFFER_DEPTH ( 2           )
+   )
+   i_AXI_AR_BUFFER
+   (
+      .clk_i           ( clk                                 ),
+      .rst_ni          ( rst_n                               ),
+      .test_en_i       ( test_en_i                           ),
+
+      .slave_valid_i   ( axi_master_arvalid_int              ),
+      .slave_addr_i    ( axi_master_araddr_int               ),
+      .slave_prot_i    ( axi_master_arprot_int               ),
+      .slave_region_i  ( axi_master_arregion_int             ),
+      .slave_len_i     ( axi_master_arlen_int                ),
+      .slave_size_i    ( axi_master_arsize_int               ),
+      .slave_burst_i   ( axi_master_arburst_int              ),
+      .slave_lock_i    ( axi_master_arlock_int               ),
+      .slave_cache_i   ( axi_master_arcache_int              ),
+      .slave_qos_i     ( axi_master_arqos_int                ),
+      .slave_id_i      ( axi_master_arid_int[AXI_ID_INT-1:0] ),
+      .slave_user_i    ( axi_master_aruser_int               ),
+      .slave_ready_o   ( axi_master_arready_int              ),
+
+      .master_valid_o  ( axi_master_arvalid_o                ),
+      .master_addr_o   ( axi_master_araddr_o                 ),
+      .master_prot_o   ( axi_master_arprot_o                 ),
+      .master_region_o ( axi_master_arregion_o               ),
+      .master_len_o    ( axi_master_arlen_o                  ),
+      .master_size_o   ( axi_master_arsize_o                 ),
+      .master_burst_o  ( axi_master_arburst_o                ),
+      .master_lock_o   ( axi_master_arlock_o                 ),
+      .master_cache_o  ( axi_master_arcache_o                ),
+      .master_qos_o    ( axi_master_arqos_o                  ),
+      .master_id_o     ( axi_master_arid_o[AXI_ID_INT-1:0]   ),
+      .master_user_o   ( axi_master_aruser_o                 ),
+      .master_ready_i  ( axi_master_arready_i                )
+   );
+
+   axi_r_buffer
+      #(
+      .ID_WIDTH       ( AXI_ID_INT                         ),
+      .DATA_WIDTH     ( AXI_DATA                           ),
+      .USER_WIDTH     ( AXI_USER                           ),
+      .BUFFER_DEPTH   ( 2                                  )
+   )
+   i_AXI_R_BUFFER
+   (
+      .clk_i          ( clk                                ),
+      .rst_ni         ( rst_n                              ),
+      .test_en_i      ( test_en_i                          ),
+
+      .slave_valid_i  ( axi_master_rvalid_i                ),
+      .slave_data_i   ( axi_master_rdata_i                 ),
+      .slave_resp_i   ( axi_master_rresp_i                 ),
+      .slave_user_i   ( axi_master_ruser_i                 ),
+      .slave_id_i     ( axi_master_rid_i[AXI_ID_INT-1:0]   ),
+      .slave_last_i   ( axi_master_rlast_i                 ),
+      .slave_ready_o  ( axi_master_rready_o                ),
+
+      .master_valid_o ( axi_master_rvalid_int              ),
+      .master_data_o  ( axi_master_rdata_int               ),
+      .master_resp_o  ( axi_master_rresp_int               ),
+      .master_user_o  ( axi_master_ruser_int               ),
+      .master_id_o    ( axi_master_rid_int[AXI_ID_INT-1:0]  ),
+      .master_last_o  ( axi_master_rlast_int               ),
+      .master_ready_i ( axi_master_rready_int              )
+);
+
+`else 
+   assign axi_master_rvalid_int               = axi_master_rvalid_i                ;
+   assign axi_master_rdata_int                = axi_master_rdata_i                 ;
+   assign axi_master_rresp_int                = axi_master_rresp_i                 ;
+   assign axi_master_ruser_int                = axi_master_ruser_i                 ;
+   assign axi_master_rid_int[AXI_ID_INT-1:0]  = axi_master_rid_i[AXI_ID_INT-1:0]   ;
+   assign axi_master_rlast_int                = axi_master_rlast_i                 ;
+   assign axi_master_rready_o                 = axi_master_rready_int              ;
+
+   assign axi_master_arvalid_o                = axi_master_arvalid_int              ;
+   assign axi_master_araddr_o                 = axi_master_araddr_int               ;
+   assign axi_master_arprot_o                 = axi_master_arprot_int               ;
+   assign axi_master_arregion_o               = axi_master_arregion_int             ;
+   assign axi_master_arlen_o                  = axi_master_arlen_int                ;
+   assign axi_master_arsize_o                 = axi_master_arsize_int               ;
+   assign axi_master_arburst_o                = axi_master_arburst_int              ;
+   assign axi_master_arlock_o                 = axi_master_arlock_int               ;
+   assign axi_master_arcache_o                = axi_master_arcache_int              ;
+   assign axi_master_arqos_o                  = axi_master_arqos_int                ;
+   assign axi_master_arid_o[AXI_ID_INT-1:0]   = axi_master_arid_int[AXI_ID_INT-1:0] ;
+   assign axi_master_aruser_o                 = axi_master_aruser_int               ;
+   assign axi_master_arready_int              = axi_master_arready_i                ;
+`endif
+
+
+
+   ///////////////////////////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ██████╗ ███████╗███████╗███████╗████████╗ ██████╗██╗  ██╗███████╗██████╗      ██████╗ ██████╗ //
+   // ██╔══██╗██╔══██╗██╔════╝██╔════╝██╔════╝╚══██╔══╝██╔════╝██║  ██║██╔════╝██╔══██╗    ██╔════╝██╔════╝ //
+   // ██████╔╝██████╔╝█████╗  █████╗  █████╗     ██║   ██║     ███████║█████╗  ██████╔╝    ██║     ██║      //
+   // ██╔═══╝ ██╔══██╗██╔══╝  ██╔══╝  ██╔══╝     ██║   ██║     ██╔══██║██╔══╝  ██╔══██╗    ██║     ██║      //
+   // ██║     ██║  ██║███████╗██║     ███████╗   ██║   ╚██████╗██║  ██║███████╗██║  ██║    ╚██████╗╚██████╗ //
+   // ╚═╝     ╚═╝  ╚═╝╚══════╝╚═╝     ╚══════╝   ╚═╝    ╚═════╝╚═╝  ╚═╝╚══════╝╚═╝  ╚═╝     ╚═════╝ ╚═════╝ //
+   ///////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+   icache_bank_mp_128_PF
+   #(
+      .FETCH_ADDR_WIDTH     ( FETCH_ADDR_WIDTH     ),
+      .FETCH_DATA_WIDTH     ( FETCH_DATA_WIDTH     ),
+
+      .NB_CORES             ( NB_CORES+1           ),
+      .BANK_ID              ( NB_CORES             ),
+      .NB_BANKS             ( NB_BANKS             ),
+      .NB_WAYS              ( NB_WAYS              ),
+      .CACHE_LINE           ( CACHE_LINE           ),
+
+      .SCM_ADDR_WIDTH       ( SCM_TAG_ADDR_WIDTH   ),
+      .SCM_TAG_WIDTH        ( TAG_WIDTH            ),
+      .SCM_DATA_WIDTH       ( FETCH_DATA_WIDTH     ),
+
+      .SET_ID_LSB           ( SET_ID_LSB           ),
+      .SET_ID_MSB           ( SET_ID_MSB           ),
+      .TAG_LSB              ( TAG_LSB              ), 
+      .TAG_MSB              ( TAG_MSB              ),
+
+      .AXI_ID               ( AXI_ID               ),
+      .AXI_ADDR             ( AXI_ADDR             ),
+      .AXI_USER             ( AXI_USER             ),
+      .AXI_DATA             ( AXI_DATA             )
+   )
+   pf_cc
+   (
+      .clk                  ( clk                           ),
+      .rst_n                ( rst_n                         ),
+      .test_en_i            ( test_en_i                     ),
+
+      .notify_refill_done_i ( notify_refill_done[NB_CORES] ),
+      .bypass_icache_i      ( bypass_icache                ),
+      .empty_fifo_i         ( empty_fifo                   ),
+      .cache_is_bypassed_o  ( cache_is_bypassed[NB_CORES]  ),
+      .bypass_status_i      ( cache_is_bypassed            ),
+      .retry_fetch_i        ( retry_fetch[NB_CORES]        ),
+
+
+      .fetch_req_i          ( pf_req_to_cc                 ),
+      .fetch_addr_i         ( pf_addr_to_cc                ),
+      .fetch_gnt_o          ( pf_gnt_from_cc               ),
+      .fetch_rvalid_o       ( pf_rvalid_from_cc            ),
+
+      .TAG_read_req_o       ( TAG_read_req_int[NB_CORES]   ),   
+      .TAG_read_addr_o      ( TAG_read_addr_int[NB_CORES]  ),
+      .TAG_read_rdata_i     ( TAG_ReadData[NB_CORES]       ),
+
+
+      // To be multiplexed at the output of the XBAR_ICACHE
+      .fetch_req_o          (  pf_req_to_master_cc         ),
+      .fetch_addr_o         (  pf_addr_to_master_cc        ),
+      .fetch_way_o          (  pf_way_to_master_cc         ),  
+      .fetch_gnt_i          (  pf_gnt_from_master_cc       ),
+      .fetch_rvalid_i       (  pf_rvalid_from_master_cc    )
+   );
+
+
+   /////////////////////////////////////////////////////////////////////////////////////////////////////////////
+   // ██╗  ██╗██╗    ██╗    ██████╗ ██████╗ ███████╗███████╗███████╗████████╗ ██████╗██╗  ██╗███████╗██████╗  //
+   // ██║  ██║██║    ██║    ██╔══██╗██╔══██╗██╔════╝██╔════╝██╔════╝╚══██╔══╝██╔════╝██║  ██║██╔════╝██╔══██╗ //
+   // ███████║██║ █╗ ██║    ██████╔╝██████╔╝█████╗  █████╗  █████╗     ██║   ██║     ███████║█████╗  ██████╔╝ //
+   // ██╔══██║██║███╗██║    ██╔═══╝ ██╔══██╗██╔══╝  ██╔══╝  ██╔══╝     ██║   ██║     ██╔══██║██╔══╝  ██╔══██╗ //
+   // ██║  ██║╚███╔███╔╝    ██║     ██║  ██║███████╗██║     ███████╗   ██║   ╚██████╗██║  ██║███████╗██║  ██║ //
+   // ╚═╝  ╚═╝ ╚══╝╚══╝     ╚═╝     ╚═╝  ╚═╝╚══════╝╚═╝     ╚══════╝   ╚═╝    ╚═════╝╚═╝  ╚═╝╚══════╝╚═╝  ╚═╝ //
+   /////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+   prefetcher_if sw_prefetcher_if
+   (
+      .clk         ( clk       ),
+      .rst_n       ( rst_n     ),
+      .test_en_i   ( test_en_i ),
+
+
+      .pf_addr_i   ( IC_ctrl_unit_slave_if.pf_addr ),
+      .pf_size_i   ( IC_ctrl_unit_slave_if.pf_size ),
+      .pf_req_i    ( IC_ctrl_unit_slave_if.pf_req  ),
+      .pf_ack_o    ( IC_ctrl_unit_slave_if.pf_ack  ),
+      .pf_done_o   ( IC_ctrl_unit_slave_if.pf_done ),
+
+
+      .pf_req_o    ( pf_req_to_cc      ),
+      .pf_addr_o   ( pf_addr_to_cc     ),
+      .pf_gnt_i    ( pf_gnt_from_cc    ),
+      .pf_rvalid_i ( pf_rvalid_from_cc )
+   );
+endmodule // icache_top_scm_mp
diff --git a/hw/deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv b/hw/deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv
new file mode 100644
index 0000000..c9c7bd6
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv
@@ -0,0 +1,544 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    merge_refill_cam_128_16                                    //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block implemets a CAM with 16 slots, used to track    //
+//                 outstanding refills. Anytime a refill is required, the     //
+//                 main CC first checks that there is not yet a pending refill//
+//                 on that cache line. If yes, it simply updated that Entry   //
+//                 of the cam. In case there is no valid entry, it pushed     //
+//                 refill info in the CAM , and it assertd a refill.          //
+//                 When Refill is Back from AXI port, the related entry is    //
+//                 popped, and all the related processor are notified.        //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+module merge_refill_cam_128_16
+#(
+    parameter  NB_WAYS        = 4,
+    parameter  ID_WIDTH       = 4, 
+    parameter  LOG2_ID_WIDTH  = $clog2(ID_WIDTH),
+    parameter  ADDR_WIDTH     = 32,
+    parameter  DEPTH          = 16,
+    parameter  LOG2_DEPTH     = $clog2(DEPTH),
+    parameter  ADDR_CHECK_LSB = 4,
+    parameter  ADDR_CHECK_MSB = ADDR_WIDTH-1
+)
+(
+    input  logic                      clk,
+    input  logic                      rst_n,
+
+    output logic                      empty_o,
+
+    input  logic                      fetch_req_i,
+    input  logic [LOG2_ID_WIDTH-1:0]  fetch_ID_BIN_i,
+    input  logic [ID_WIDTH-1:0]       fetch_ID_OH_i,
+    input  logic [ADDR_WIDTH-1:0]     fetch_addr_i,
+    input  logic [NB_WAYS-1:0]        fetch_way_i,
+    output logic                      fetch_gnt_o,
+    output logic [ID_WIDTH-1:0]       retry_fetch_o,
+
+    input  logic                      AXI_rvalid_i,
+    input  logic [LOG2_DEPTH-1:0]     AXI_rID_i,
+
+    output logic                      AXI_req_o,
+    output logic [ADDR_WIDTH-1:0]     AXI_addr_o,
+    output logic [LOG2_DEPTH-1:0]     AXI_ID_o,
+    input  logic                      AXI_gnt_i,
+
+
+    // for refill PURPOSE ONLY
+    output logic [ADDR_WIDTH-1:0]     refill_addr_o,
+    output logic [ID_WIDTH-1:0]       refill_ID_o,
+    output logic [NB_WAYS-1:0]        refill_way_o
+);
+
+
+   logic [DEPTH-1:0]                                  LOOKUP_TABLE;
+   logic [ID_WIDTH-1:0]                               ID_TABLE   [DEPTH-1:0];
+   logic [NB_WAYS+ADDR_WIDTH-1:0]                     ADDR_TABLE [DEPTH-1:0];
+
+   logic [DEPTH-1:0]                                  check_push_Match_addr;
+   logic [$clog2(DEPTH)-1:0]                          push_MATCH_index;
+
+   logic [ADDR_WIDTH-1:0]                             last_refill_addr;
+   logic                                              last_refill_valid;
+   logic                                              FIFO_full;
+
+
+
+    assign FIFO_full     = (&LOOKUP_TABLE) ? 1'b1 : 1'b0;
+    assign empty_o       = (|LOOKUP_TABLE) ? 1'b0 : 1'b1;
+
+
+   assign refill_addr_o  = {ADDR_TABLE[AXI_rID_i][ADDR_WIDTH-1:0]};
+   assign refill_way_o   =  ADDR_TABLE[AXI_rID_i][NB_WAYS+ADDR_WIDTH-1:ADDR_WIDTH];
+   assign refill_ID_o    =  ID_TABLE[AXI_rID_i];
+
+
+   int unsigned i,j,k;
+
+
+    always_ff @(posedge clk or negedge rst_n) 
+    begin
+        if(~rst_n) 
+        begin
+            for(i=0; i<DEPTH; i++)
+            begin
+                  LOOKUP_TABLE[i] <= 1'b0;
+                  ID_TABLE[i]     <= '0;
+                  ADDR_TABLE[i]   <= '0;
+            end
+            last_refill_addr  <= '0;
+            last_refill_valid <= 1'b0;
+            retry_fetch_o     <= '0;
+
+        end 
+        else 
+        begin
+
+            // Handle Response
+            if(AXI_rvalid_i)
+            begin
+                  LOOKUP_TABLE  [AXI_rID_i] <= 1'b0;
+                  ID_TABLE      [AXI_rID_i] <= '0;
+                  ADDR_TABLE    [AXI_rID_i] <= '0;
+                  last_refill_addr <= ADDR_TABLE[AXI_rID_i][ADDR_WIDTH-1:0];
+            end
+
+            last_refill_valid <= AXI_rvalid_i;
+
+            //check if the last refill and current address match
+            if( ((fetch_req_i == 1'b1) && (last_refill_valid == 1'b1) && ( last_refill_addr[ADDR_CHECK_MSB:ADDR_CHECK_LSB] == fetch_addr_i[ADDR_CHECK_MSB:ADDR_CHECK_LSB] )) || ((AXI_rID_i==push_MATCH_index) && (|check_push_Match_addr == 1'b1) && ( AXI_rvalid_i)) )  
+            begin
+                retry_fetch_o <= fetch_ID_OH_i;
+            end
+            else
+            begin
+
+                retry_fetch_o <= '0;
+               // CODE HERE
+                if(|check_push_Match_addr)
+                begin
+                       if(fetch_req_i)
+                       begin
+                           LOOKUP_TABLE[push_MATCH_index]             <= 1'b1;
+                           ID_TABLE[push_MATCH_index][fetch_ID_BIN_i] <= 1'b1;
+                       end
+                end
+                else // There is no matching addresses in the FIFO, push in the first available slot
+                begin  
+                       if(FIFO_full == 1'b0)
+                       begin
+                             casex(LOOKUP_TABLE)
+
+                             16'bxxxxxxxx_xxxxxxx0 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[0]              <= 1'b1;
+                                       ID_TABLE[0][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[0]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxxxx01 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[1]              <= 1'b1;
+                                       ID_TABLE[1][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[1]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxxx011 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[2]              <= 1'b1;
+                                       ID_TABLE[2][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[2]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxx0111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[3]              <= 1'b1;
+                                       ID_TABLE[3][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[3]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxx01111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[4]              <= 1'b1;
+                                       ID_TABLE[4][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[4]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xx011111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[5]              <= 1'b1;
+                                       ID_TABLE[5][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[5]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_x0111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[6]              <= 1'b1;
+                                       ID_TABLE[6][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[6]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxxx_01111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[7]              <= 1'b1;
+                                       ID_TABLE[7][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[7]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxxx0_11111111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[8]              <= 1'b1;
+                                       ID_TABLE[8][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[8]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxxx01_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[9]              <= 1'b1;
+                                       ID_TABLE[9][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[9]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxxx011_11111111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[10]              <= 1'b1;
+                                       ID_TABLE[10][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[10]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxxx0111_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[11]              <= 1'b1;
+                                       ID_TABLE[11][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[11]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxxx01111_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[12]              <= 1'b1;
+                                       ID_TABLE[12][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[12]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bxx011111_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[13]              <= 1'b1;
+                                       ID_TABLE[13][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[13]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'bx0111111_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[14]              <= 1'b1;
+                                       ID_TABLE[14][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[14]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'b01111111_11111111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       LOOKUP_TABLE[15]              <= 1'b1;
+                                       ID_TABLE[15][fetch_ID_BIN_i]  <= 1'b1;
+                                       ADDR_TABLE[15]                <= {fetch_way_i,fetch_addr_i};
+                                     end
+                             end
+
+                             16'b11111111_11111111 : 
+                             begin
+                                         //LOOKUP_TABLE[11][4] <= 1'b1;
+                             end
+                             endcase
+                       end
+                end
+                //CODE END
+            end
+        end
+    end
+
+
+
+
+    always_comb
+    begin
+
+            AXI_addr_o  = fetch_addr_i & 32'hFFFF_FFF0;
+            AXI_ID_o    = '0;
+            AXI_req_o   = 1'b0;
+
+            if( (last_refill_valid == 1'b1) && ( last_refill_addr[ADDR_CHECK_MSB:ADDR_CHECK_LSB] == fetch_addr_i[ADDR_CHECK_MSB:ADDR_CHECK_LSB] ) ) 
+            begin
+                AXI_req_o = 1'b0;
+                fetch_gnt_o = 1'b1;
+                AXI_ID_o    = '0;
+            end
+            else
+            begin
+
+                if(|check_push_Match_addr)
+                begin
+                       fetch_gnt_o  = 1'b1;
+
+                       if(fetch_req_i)
+                       begin
+                            AXI_req_o = 1'b0;
+                            AXI_ID_o  = '0;
+                       end
+                end
+                else
+                begin
+
+                       AXI_req_o     = ~FIFO_full & fetch_req_i;
+                       fetch_gnt_o   = ~FIFO_full & AXI_gnt_i;
+
+                       if(FIFO_full == 1'b0)
+                       begin
+                             casex(LOOKUP_TABLE)
+
+                             16'bxxxxxxxx_xxxxxxx0 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 0;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxxxx01 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 1;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxxx011 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 2;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxxx_0111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 3;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xxx0_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 4;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_xx01_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 5;
+                                     end
+                             end
+
+                             16'bxxxxxxxx_x011_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 6;
+                                     end
+                             end
+
+                             16'bxxxx_xxxx_0111_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 7;
+                                     end
+                             end
+
+
+                             16'bxxxx_xxx0_1111_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 8;
+                                     end
+                             end
+
+                             16'bxxxx_xx01_1111_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 9;
+                                     end
+                             end
+
+                             16'bxxxx_x011_1111_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 10;
+                                     end
+                             end
+
+                             16'bxxxx_0111_1111_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 11;
+                                     end
+                             end
+
+                             16'bxxx0_1111_1111_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 12;
+                                     end
+                             end
+
+                             16'bxx01_1111_1111_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 13;
+                                     end
+                             end
+
+                             16'bx011_1111_1111_1111 :
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 14;
+                                     end
+                             end
+
+                             16'b0111_1111_1111_1111 : 
+                             begin
+                                     if(fetch_req_i & AXI_gnt_i)
+                                     begin
+                                       AXI_ID_o                      = 15;
+                                     end
+                             end
+
+
+                             default : 
+                             begin
+                                         AXI_ID_o = 0;
+                             end
+                             endcase
+                       end
+                       else
+                       begin
+                            AXI_ID_o = '0;
+                       end
+
+                end
+            end
+
+    end
+
+
+
+    onehot_to_bin #( .ONEHOT_WIDTH(DEPTH) ) OH_2_BIN_PUSH  ( .onehot(check_push_Match_addr), .bin(push_MATCH_index) );
+
+   always_comb
+   begin
+      for(k=0; k<DEPTH; k++)
+      begin
+         if({LOOKUP_TABLE[k],ADDR_TABLE[k][ADDR_CHECK_MSB:ADDR_CHECK_LSB]} == {1'b1,fetch_addr_i[ADDR_CHECK_MSB:ADDR_CHECK_LSB]})
+         begin
+            check_push_Match_addr[k] = 1'b1;
+         end
+         else
+         begin
+            check_push_Match_addr[k] = 1'b0;
+         end
+      end
+   end
+
+endmodule
diff --git a/hw/deps/icache_mp_128_pf/RTL/pf_miss_mux.sv b/hw/deps/icache_mp_128_pf/RTL/pf_miss_mux.sv
new file mode 100644
index 0000000..eea85fb
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/pf_miss_mux.sv
@@ -0,0 +1,95 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    pf_miss_mux                                                //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This block mupltiplex two different request, from HW PF    //
+//                 and from multiplexed request from icache intc side.        //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module pf_miss_mux 
+#(
+   parameter ADDR_WIDTH = 32, 
+   parameter ID_WIDTH   = 16
+)
+(
+   input logic                    arb_flag_i,        
+   // LEFT SIDE
+   input  logic [ADDR_WIDTH-1:0]  instr_add0_i,
+   input  logic [ADDR_WIDTH-1:0]  instr_add1_i,
+   input  logic                   instr_req0_i,
+   input  logic                   instr_req1_i,
+   input  logic [ID_WIDTH-1:0]    instr_ID0_i,
+   input  logic [ID_WIDTH-1:0]    instr_ID1_i,     
+   output logic                   instr_gnt0_o,
+   output logic                   instr_gnt1_o,    
+
+   // RIGTH SIDE
+   output logic [ADDR_WIDTH-1:0]  instr_add_o,
+   output logic                   instr_req_o,
+   output logic [ID_WIDTH-1:0]    instr_ID_o,          
+   input  logic                   instr_gnt_i
+
+);
+
+   logic   mux_sel;
+
+   //Mupltiplexer
+   always_comb
+   begin : two_Way_Mux
+      case(mux_sel) //synopsys full_case
+         1'b0:
+         begin //PRIORITY ON CH_0
+            instr_add_o   = instr_add0_i;
+            instr_ID_o    = instr_ID0_i;
+         end
+
+         1'b1:
+         begin //PRIORITY ON CH_1
+            instr_add_o   = instr_add1_i;
+            instr_ID_o    = instr_ID1_i;
+         end
+
+      endcase
+   end
+        
+   assign instr_req_o  =     instr_req0_i | instr_req1_i;
+   assign mux_sel      =    ~instr_req0_i | ( arb_flag_i & instr_req1_i);   // Sel FOR ROUND ROBIN MUX
+
+   // Grant gnt_0 and gnt_1
+   assign instr_gnt0_o      =    (( instr_req0_i & ~instr_req1_i) | ( instr_req0_i & ~arb_flag_i)) & instr_gnt_i;
+   assign instr_gnt1_o      =    ((~instr_req0_i &  instr_req1_i) | ( instr_req1_i &  arb_flag_i)) & instr_gnt_i;
+   
+endmodule
diff --git a/hw/deps/icache_mp_128_pf/RTL/prefetcher_if.sv b/hw/deps/icache_mp_128_pf/RTL/prefetcher_if.sv
new file mode 100644
index 0000000..36388ed
--- /dev/null
+++ b/hw/deps/icache_mp_128_pf/RTL/prefetcher_if.sv
@@ -0,0 +1,204 @@
+////////////////////////////////////////////////////////////////////////////////
+//                                                                            //
+// Copyright 2018 ETH Zurich and University of Bologna.                       //
+// Copyright and related rights are licensed under the Solderpad Hardware     //
+// License, Version 0.51 (the "License"); you may not use this file except in //
+// compliance with the License.  You may obtain a copy of the License at      //
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law  //
+// or agreed to in writing, software, hardware and materials distributed under//
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR     //
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the //
+// specific language governing permissions and limitations under the License. //
+//                                                                            //
+// Company:        Micrel Lab @ DEIS - University of Bologna                  //
+//                    Viale Risorgimento 2 40136                              //
+//                    Bologna - fax 0512093785 -                              //
+//                                                                            //
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+// Create Date:    22/01/2018                                                 //
+// Design Name:    ICACHE_MP_128_PF                                           //
+// Module Name:    prefetcher_if                                              //
+// Project Name:   MrWolf                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    This Block is in charge to generate consecutive fetch      //
+//                 requests to PF cache controller, in order to warm-up the   //
+//                 cache. The request are sent in the form of starting addr   //
+//                 and number of cache line to be prefetched. Once the pref   //
+//                 is triggered, this block will assert all these fetch       //
+//                 requests.                                                  //
+//                                                                            //
+//                                                                            //
+// Revision:                                                                  //
+// Revision v0.1 - 22/01/2018 : File Created                                  //
+// Additional Comments:                                                       //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+module prefetcher_if
+#(
+   parameter DATA_DEPTH = 4
+)
+(
+   input logic                              clk,
+   input logic                              rst_n,
+   input logic                              test_en_i,
+
+   // Interface from HW PF control Unit
+   input  logic [31:0]                      pf_addr_i,
+   input  logic [7:0]                       pf_size_i,
+   input  logic                             pf_req_i,
+   output logic                             pf_ack_o,
+   output logic                             pf_done_o,
+
+
+   // interface to private prefetch cache controller
+   output logic                             pf_req_o,
+   output logic [31:0]                      pf_addr_o,
+   input  logic                             pf_gnt_i,
+   input  logic                             pf_rvalid_i
+);
+
+
+   enum logic {IDLE, SW_PF_REQ }     CS, NS;
+   logic [31:0]                      counter_CS, counter_NS;
+   logic                             sample_pf_addr, update_pf_addr;
+   logic [31:0]                      pf_addr_Q;
+   logic [7:0]                       pf_size_Q;
+
+
+   logic [31:0]                      pf_addr_int;
+   logic [7:0]                       pf_size_int;
+   logic                             pf_req_int;
+   logic                             pf_ack_int;
+   
+
+
+   always_ff @(posedge clk or negedge rst_n)
+   begin : proc_seq_CS
+      if(~rst_n)
+      begin
+         CS <= IDLE;
+         counter_CS <= '0;
+         pf_addr_Q  <= '0;
+         pf_size_Q  <= '0;
+      end
+      else
+      begin
+         CS <= NS;
+         counter_CS <= counter_NS;
+
+         if(sample_pf_addr)
+         begin
+            pf_addr_Q <= { pf_addr_int[31:4] , 4'b0000 };
+            pf_size_Q <= pf_size_int;
+         end
+         else
+         begin
+            if (update_pf_addr)
+            begin
+               pf_addr_Q <= pf_addr_Q + 8'h10; // FIXME hard coded (one cache line is loaded)
+               pf_size_Q <= pf_size_Q - 1'b1;
+            end
+         end
+      end
+   end
+
+
+   always_comb
+   begin : proc_comb_FSM
+      sample_pf_addr = 1'b0;
+      update_pf_addr = 1'b0;
+      pf_ack_int     = 1'b0;
+      NS             = CS;
+      counter_NS     = counter_CS;
+      pf_req_o       = 1'b0;
+      pf_addr_o      = '0;
+      pf_done_o      = 1'b0;
+
+
+      case(CS)
+      IDLE: 
+      begin
+         sample_pf_addr = pf_req_int;
+         pf_ack_int       = 1'b1;
+
+         if(pf_req_int)
+            NS = SW_PF_REQ;
+         else
+            NS = IDLE;
+      end
+
+      SW_PF_REQ:
+      begin
+         pf_req_o = 1'b1;
+         pf_addr_o = pf_addr_Q;
+
+         if(pf_size_Q == 0)
+         begin
+            NS = (pf_gnt_i) ? IDLE : SW_PF_REQ;
+            update_pf_addr = 1'b0;
+            
+            if(pf_gnt_i)
+                pf_done_o = (pf_req_int == 1'b0) ? 1'b1 : 1'b0;
+            else
+                pf_done_o = 1'b0;
+         end
+         else
+         begin
+            update_pf_addr = pf_gnt_i;
+            NS = SW_PF_REQ;
+         end
+      end
+
+
+      default:
+      begin
+         NS = IDLE;
+      end
+
+
+      endcase // CS
+   
+   end
+
+   //////////////////////////////////////////////////////////////////////////////////////
+   //  ██████╗███╗   ███╗██████╗     ██████╗ ██╗   ██╗███████╗███████╗███████╗██████╗  //
+   // ██╔════╝████╗ ████║██╔══██╗    ██╔══██╗██║   ██║██╔════╝██╔════╝██╔════╝██╔══██╗ //
+   // ██║     ██╔████╔██║██║  ██║    ██████╔╝██║   ██║█████╗  █████╗  █████╗  ██████╔╝ //
+   // ██║     ██║╚██╔╝██║██║  ██║    ██╔══██╗██║   ██║██╔══╝  ██╔══╝  ██╔══╝  ██╔══██╗ //
+   // ╚██████╗██║ ╚═╝ ██║██████╔╝    ██████╔╝╚██████╔╝██║     ██║     ███████╗██║  ██║ //
+   //  ╚═════╝╚═╝     ╚═╝╚═════╝     ╚═════╝  ╚═════╝ ╚═╝     ╚═╝     ╚══════╝╚═╝  ╚═╝ //
+   //////////////////////////////////////////////////////////////////////////////////////
+   generic_fifo
+   #(
+      .DATA_WIDTH ( 32+8            ),
+      .DATA_DEPTH ( DATA_DEPTH      )
+   )
+   pref_cmd_buffer
+   (
+      .clk           ( clk                          ),
+      .rst_n         ( rst_n                        ),
+
+      .data_i        ( {pf_size_i, pf_addr_i}       ),
+      .valid_i       ( pf_req_i                     ),
+      .grant_o       ( pf_ack_o                     ),
+
+      .data_o        ( {pf_size_int, pf_addr_int}   ),
+      .valid_o       ( pf_req_int                   ),
+      .grant_i       ( pf_ack_int                   ),
+
+      .test_mode_i   ( test_en_i                    )
+   );
+
+
+endmodule
diff --git a/hw/deps/per2axi/src/per2axi.sv b/hw/deps/per2axi/src/per2axi.sv
new file mode 100644
index 0000000..997f791
--- /dev/null
+++ b/hw/deps/per2axi/src/per2axi.sv
@@ -0,0 +1,484 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module per2axi
+#(
+   parameter NB_CORES       = 4,
+   parameter PER_ADDR_WIDTH = 32,
+   parameter PER_ID_WIDTH   = 5,
+   parameter AXI_ADDR_WIDTH = 32,
+   parameter AXI_DATA_WIDTH = 64,
+   parameter AXI_USER_WIDTH = 6,
+   parameter AXI_ID_WIDTH   = 3,
+   parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8
+)
+(
+   input  logic                      clk_i,
+   input  logic                      rst_ni,
+   input  logic                      test_en_i,
+   
+   // PERIPHERAL INTERCONNECT SLAVE
+   //***************************************
+   //REQUEST CHANNEL
+   input  logic                      per_slave_req_i,
+   input  logic [PER_ADDR_WIDTH-1:0] per_slave_add_i,
+   input  logic                      per_slave_we_i,
+   input  logic [5:0]                per_slave_atop_i,
+   input  logic [31:0]               per_slave_wdata_i,
+   input  logic [3:0]                per_slave_be_i,
+   input  logic [PER_ID_WIDTH-1:0]   per_slave_id_i,
+   output logic                      per_slave_gnt_o,
+   
+   //RESPONSE CHANNEL
+   output logic                      per_slave_r_valid_o,
+   output logic                      per_slave_r_opc_o,
+   output logic [PER_ID_WIDTH-1:0]   per_slave_r_id_o,
+   output logic [31:0]               per_slave_r_rdata_o,
+
+   // TRYX CTRL
+   input  logic [NB_CORES-1:0][AXI_USER_WIDTH-1:0] axi_axuser_i,
+   output logic [NB_CORES-1:0]                     axi_xresp_decerr_o,
+   output logic [NB_CORES-1:0]                     axi_xresp_slverr_o,
+   output logic [NB_CORES-1:0]                     axi_xresp_valid_o,
+
+   // AXI4 MASTER
+   //***************************************
+   // WRITE ADDRESS CHANNEL
+   output logic                      axi_master_aw_valid_o,
+   output logic [AXI_ADDR_WIDTH-1:0] axi_master_aw_addr_o,
+   output logic [2:0]                axi_master_aw_prot_o,
+   output logic [3:0]                axi_master_aw_region_o,
+   output logic [7:0]                axi_master_aw_len_o,
+   output logic [2:0]                axi_master_aw_size_o,
+   output logic [1:0]                axi_master_aw_burst_o,
+   output logic                      axi_master_aw_lock_o,
+   output logic [5:0]                axi_master_aw_atop_o,
+   output logic [3:0]                axi_master_aw_cache_o,
+   output logic [3:0]                axi_master_aw_qos_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_master_aw_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_aw_user_o,
+   input  logic                      axi_master_aw_ready_i,
+
+   // READ ADDRESS CHANNEL
+   output logic                      axi_master_ar_valid_o,
+   output logic [AXI_ADDR_WIDTH-1:0] axi_master_ar_addr_o,
+   output logic [2:0]                axi_master_ar_prot_o,
+   output logic [3:0]                axi_master_ar_region_o,
+   output logic [7:0]                axi_master_ar_len_o,
+   output logic [2:0]                axi_master_ar_size_o,
+   output logic [1:0]                axi_master_ar_burst_o,
+   output logic                      axi_master_ar_lock_o,
+   output logic [3:0]                axi_master_ar_cache_o,
+   output logic [3:0]                axi_master_ar_qos_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_master_ar_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_ar_user_o,
+   input  logic                      axi_master_ar_ready_i,
+
+   // WRITE DATA CHANNEL
+   output logic                      axi_master_w_valid_o,
+   output logic [AXI_DATA_WIDTH-1:0] axi_master_w_data_o,
+   output logic [AXI_STRB_WIDTH-1:0] axi_master_w_strb_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_w_user_o,
+   output logic                      axi_master_w_last_o,
+   input  logic                      axi_master_w_ready_i,
+
+   // READ DATA CHANNEL
+   input  logic                      axi_master_r_valid_i,
+   input  logic [AXI_DATA_WIDTH-1:0] axi_master_r_data_i,
+   input  logic [1:0]                axi_master_r_resp_i,
+   input  logic                      axi_master_r_last_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_master_r_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_master_r_user_i,
+   output logic                      axi_master_r_ready_o,
+
+   // WRITE RESPONSE CHANNEL
+   input  logic                      axi_master_b_valid_i,
+   input  logic [1:0]                axi_master_b_resp_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_master_b_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_master_b_user_i,
+   output logic                      axi_master_b_ready_o,
+
+   // BUSY SIGNAL
+   output logic                      busy_o
+   );
+
+   // SIGNAL DECLARATION
+   logic                              s_aw_valid;
+   logic [AXI_ADDR_WIDTH-1:0]         s_aw_addr;
+   logic [2:0]                        s_aw_prot;
+   logic [3:0]                        s_aw_region;
+   logic [7:0]                        s_aw_len;
+   logic [2:0]                        s_aw_size;
+   logic [1:0]                        s_aw_burst;
+   logic                              s_aw_lock;
+   logic [5:0]                        s_aw_atop;
+   logic [3:0]                        s_aw_cache;
+   logic [3:0]                        s_aw_qos;
+   logic [AXI_ID_WIDTH-1:0]           s_aw_id;
+   logic [AXI_USER_WIDTH-1:0]         s_aw_user;
+   logic                              s_aw_ready;
+
+   logic                              s_ar_valid;
+   logic [AXI_ADDR_WIDTH-1:0]         s_ar_addr;
+   logic [2:0]                        s_ar_prot;
+   logic [3:0]                        s_ar_region;
+   logic [7:0]                        s_ar_len;
+   logic [2:0]                        s_ar_size;
+   logic [1:0]                        s_ar_burst;
+   logic                              s_ar_lock;
+   logic [3:0]                        s_ar_cache;
+   logic [3:0]                        s_ar_qos;
+   logic [AXI_ID_WIDTH-1:0]           s_ar_id;
+   logic [AXI_USER_WIDTH-1:0]         s_ar_user;
+   logic                              s_ar_ready;
+
+   logic                              s_w_valid;
+   logic [AXI_DATA_WIDTH-1:0]         s_w_data;
+   logic [AXI_STRB_WIDTH-1:0]         s_w_strb;
+   logic [AXI_USER_WIDTH-1:0]         s_w_user;
+   logic                              s_w_last;
+   logic                              s_w_ready;
+
+   logic                              s_r_valid;
+   logic [AXI_DATA_WIDTH-1:0]         s_r_data;
+   logic [1:0]                        s_r_resp;
+   logic                              s_r_last;
+   logic [AXI_ID_WIDTH-1:0]           s_r_id;
+   logic [AXI_USER_WIDTH-1:0]         s_r_user;
+   logic                              s_r_ready;
+
+   logic                              s_b_valid;
+   logic [1:0]                        s_b_resp;
+   logic [AXI_ID_WIDTH-1:0]           s_b_id;
+   logic [AXI_USER_WIDTH-1:0]         s_b_user;
+   logic                              s_b_ready;
+
+   logic                              s_atop_req;
+   logic [AXI_ID_WIDTH-1:0]           s_atop_id;
+   logic [AXI_ADDR_WIDTH-1:0]         s_atop_add;
+   
+   logic                              s_trans_req;
+   logic [AXI_ID_WIDTH-1:0]           s_trans_id;
+   logic [AXI_ADDR_WIDTH-1:0]         s_trans_add;
+
+
+   // PER2AXI REQUEST CHANNEL
+   per2axi_req_channel
+   #(
+      .NB_CORES         ( NB_CORES        ),
+      .PER_ID_WIDTH     ( PER_ID_WIDTH    ),
+      .PER_ADDR_WIDTH   ( PER_ADDR_WIDTH  ),
+      .AXI_ADDR_WIDTH   ( AXI_ADDR_WIDTH  ),
+      .AXI_DATA_WIDTH   ( AXI_DATA_WIDTH  ),
+      .AXI_USER_WIDTH   ( AXI_USER_WIDTH  ),
+      .AXI_ID_WIDTH     ( AXI_ID_WIDTH    )
+   )
+   req_channel_i
+   (
+      .clk_i,
+      .rst_ni,
+      .per_slave_req_i         ( per_slave_req_i    ),
+      .per_slave_add_i         ( per_slave_add_i    ),
+      .per_slave_we_i          ( per_slave_we_i     ),
+      .per_slave_atop_i        ( per_slave_atop_i   ),
+      .per_slave_wdata_i       ( per_slave_wdata_i  ),
+      .per_slave_be_i          ( per_slave_be_i     ),
+      .per_slave_id_i          ( per_slave_id_i     ),
+      .per_slave_gnt_o         ( per_slave_gnt_o    ),
+
+      .axi_axuser_i            ( axi_axuser_i       ),
+
+      .axi_master_aw_valid_o   ( s_aw_valid         ),
+      .axi_master_aw_addr_o    ( s_aw_addr          ),
+      .axi_master_aw_prot_o    ( s_aw_prot          ),
+      .axi_master_aw_region_o  ( s_aw_region        ),
+      .axi_master_aw_len_o     ( s_aw_len           ),
+      .axi_master_aw_size_o    ( s_aw_size          ),
+      .axi_master_aw_burst_o   ( s_aw_burst         ),
+      .axi_master_aw_lock_o    ( s_aw_lock          ),
+      .axi_master_aw_atop_o    ( s_aw_atop          ),
+      .axi_master_aw_cache_o   ( s_aw_cache         ),
+      .axi_master_aw_qos_o     ( s_aw_qos           ),
+      .axi_master_aw_id_o      ( s_aw_id            ),
+      .axi_master_aw_user_o    ( s_aw_user          ),
+      .axi_master_aw_ready_i   ( s_aw_ready         ),
+
+      .axi_master_ar_valid_o   ( s_ar_valid         ),
+      .axi_master_ar_addr_o    ( s_ar_addr          ),
+      .axi_master_ar_prot_o    ( s_ar_prot          ),
+      .axi_master_ar_region_o  ( s_ar_region        ),
+      .axi_master_ar_len_o     ( s_ar_len           ),
+      .axi_master_ar_size_o    ( s_ar_size          ),
+      .axi_master_ar_burst_o   ( s_ar_burst         ),
+      .axi_master_ar_lock_o    ( s_ar_lock          ),
+      .axi_master_ar_cache_o   ( s_ar_cache         ),
+      .axi_master_ar_qos_o     ( s_ar_qos           ),
+      .axi_master_ar_id_o      ( s_ar_id            ),
+      .axi_master_ar_user_o    ( s_ar_user          ),
+      .axi_master_ar_ready_i   ( s_ar_ready         ),
+
+      .axi_master_w_valid_o    ( s_w_valid          ),
+      .axi_master_w_data_o     ( s_w_data           ),
+      .axi_master_w_strb_o     ( s_w_strb           ),
+      .axi_master_w_user_o     ( s_w_user           ),
+      .axi_master_w_last_o     ( s_w_last           ),
+      .axi_master_w_ready_i    ( s_w_ready          ),
+
+      .atop_req_o              ( s_atop_req         ),
+      .atop_id_o               ( s_atop_id          ),
+      .atop_add_o              ( s_atop_add         ),
+      
+      .trans_req_o             ( s_trans_req        ),
+      .trans_id_o              ( s_trans_id         ),
+      .trans_add_o             ( s_trans_add        )
+   );
+
+   // PER2AXI RESPONSE CHANNEL
+   per2axi_res_channel
+   #(
+      .NB_CORES         ( NB_CORES         ),
+      .PER_ID_WIDTH     ( PER_ID_WIDTH     ),
+      .PER_ADDR_WIDTH   ( PER_ADDR_WIDTH   ),
+      .AXI_ID_WIDTH     ( AXI_ID_WIDTH     ),
+      .AXI_ADDR_WIDTH   ( AXI_ADDR_WIDTH   ),
+      .AXI_DATA_WIDTH   ( AXI_DATA_WIDTH   ),
+      .AXI_USER_WIDTH   ( AXI_USER_WIDTH   )
+   )
+   res_channel_i
+   (
+      .clk_i                 ( clk_i                ),
+      .rst_ni                ( rst_ni               ),
+
+      .per_slave_r_valid_o   ( per_slave_r_valid_o  ),
+      .per_slave_r_opc_o     ( per_slave_r_opc_o    ),
+      .per_slave_r_id_o      ( per_slave_r_id_o     ),
+      .per_slave_r_rdata_o   ( per_slave_r_rdata_o  ),
+
+      .axi_xresp_decerr_o    ( axi_xresp_decerr_o   ),
+      .axi_xresp_slverr_o    ( axi_xresp_slverr_o   ),
+      .axi_xresp_valid_o     ( axi_xresp_valid_o    ),
+
+      .axi_master_r_valid_i  ( s_r_valid            ),
+      .axi_master_r_data_i   ( s_r_data             ),
+      .axi_master_r_resp_i   ( s_r_resp             ),
+      .axi_master_r_last_i   ( s_r_last             ),
+      .axi_master_r_id_i     ( s_r_id               ),
+      .axi_master_r_user_i   ( s_r_user             ),
+      .axi_master_r_ready_o  ( s_r_ready            ),
+
+      .axi_master_b_valid_i  ( s_b_valid            ),
+      .axi_master_b_resp_i   ( s_b_resp             ),
+      .axi_master_b_id_i     ( s_b_id               ),
+      .axi_master_b_user_i   ( s_b_user             ),
+      .axi_master_b_ready_o  ( s_b_ready            ),
+
+      .atop_req_i            ( s_atop_req           ),
+      .atop_id_i             ( s_atop_id            ),
+      .atop_add_i            ( s_atop_add           ),
+      
+      .trans_req_i           ( s_trans_req          ),
+      .trans_id_i            ( s_trans_id           ),
+      .trans_add_i           ( s_trans_add          )
+   );
+
+   // BUSY UNIT
+   per2axi_busy_unit busy_unit_i
+   (
+      .clk_i      ( clk_i                             ),
+      .rst_ni     ( rst_ni                            ),
+
+      // WRITE INTERFACE
+      .aw_sync_i  ( s_aw_valid & s_aw_ready           ),
+      .b_sync_i   ( s_b_valid & s_b_ready             ),
+
+      // READ INTERFACE
+      .ar_sync_i  ( s_ar_valid & s_ar_ready           ),
+      .r_sync_i   ( s_r_valid & s_r_ready & s_r_last  ),
+
+      // BUSY SIGNAL
+      .busy_o     ( busy_o                            )
+   );
+
+   // AXI WRITE ADDRESS CHANNEL BUFFER
+   axi_aw_buffer
+   #(
+      .ID_WIDTH     ( AXI_ID_WIDTH    ),
+      .ADDR_WIDTH   ( AXI_ADDR_WIDTH  ),
+      .USER_WIDTH   ( AXI_USER_WIDTH  ),
+      .BUFFER_DEPTH ( NB_CORES        )
+   )
+   aw_buffer_i
+   (
+      .clk_i           ( clk_i                  ),
+      .rst_ni          ( rst_ni                 ),
+      .test_en_i       ( test_en_i              ),
+
+      .slave_valid_i   ( s_aw_valid             ),
+      .slave_addr_i    ( s_aw_addr              ),
+      .slave_prot_i    ( s_aw_prot              ),
+      .slave_region_i  ( s_aw_region            ),
+      .slave_len_i     ( s_aw_len               ),
+      .slave_size_i    ( s_aw_size              ),
+      .slave_burst_i   ( s_aw_burst             ),
+      .slave_lock_i    ( s_aw_lock              ),
+      .slave_atop_i    ( s_aw_atop              ),
+      .slave_cache_i   ( s_aw_cache             ),
+      .slave_qos_i     ( s_aw_qos               ),
+      .slave_id_i      ( s_aw_id                ),
+      .slave_user_i    ( s_aw_user              ),
+      .slave_ready_o   ( s_aw_ready             ),
+
+      .master_valid_o  ( axi_master_aw_valid_o  ),
+      .master_addr_o   ( axi_master_aw_addr_o   ),
+      .master_prot_o   ( axi_master_aw_prot_o   ),
+      .master_region_o ( axi_master_aw_region_o ),
+      .master_len_o    ( axi_master_aw_len_o    ),
+      .master_size_o   ( axi_master_aw_size_o   ),
+      .master_burst_o  ( axi_master_aw_burst_o  ),
+      .master_lock_o   ( axi_master_aw_lock_o   ),
+      .master_atop_o   ( axi_master_aw_atop_o   ),
+      .master_cache_o  ( axi_master_aw_cache_o  ),
+      .master_qos_o    ( axi_master_aw_qos_o    ),
+      .master_id_o     ( axi_master_aw_id_o     ),
+      .master_user_o   ( axi_master_aw_user_o   ),
+      .master_ready_i  ( axi_master_aw_ready_i  )
+   );
+
+   // AXI READ ADDRESS CHANNEL BUFFER
+   axi_ar_buffer
+   #(
+      .ID_WIDTH         ( AXI_ID_WIDTH            ),
+      .ADDR_WIDTH       ( AXI_ADDR_WIDTH          ),
+      .USER_WIDTH       ( AXI_USER_WIDTH          ),
+      .BUFFER_DEPTH     ( NB_CORES                )
+   )
+   ar_buffer_i
+   (
+      .clk_i            ( clk_i                   ),
+      .rst_ni           ( rst_ni                  ),
+      .test_en_i        ( test_en_i               ),
+
+      .slave_valid_i    ( s_ar_valid              ),
+      .slave_addr_i     ( s_ar_addr               ),
+      .slave_prot_i     ( s_ar_prot               ),
+      .slave_region_i   ( s_ar_region             ),
+      .slave_len_i      ( s_ar_len                ),
+      .slave_size_i     ( s_ar_size               ),
+      .slave_burst_i    ( s_ar_burst              ),
+      .slave_lock_i     ( s_ar_lock               ),
+      .slave_cache_i    ( s_ar_cache              ),
+      .slave_qos_i      ( s_ar_qos                ),
+      .slave_id_i       ( s_ar_id                 ),
+      .slave_user_i     ( s_ar_user               ),
+      .slave_ready_o    ( s_ar_ready              ),
+
+      .master_valid_o   ( axi_master_ar_valid_o   ),
+      .master_addr_o    ( axi_master_ar_addr_o    ),
+      .master_prot_o    ( axi_master_ar_prot_o    ),
+      .master_region_o  ( axi_master_ar_region_o  ),
+      .master_len_o     ( axi_master_ar_len_o     ),
+      .master_size_o    ( axi_master_ar_size_o    ),
+      .master_burst_o   ( axi_master_ar_burst_o   ),
+      .master_lock_o    ( axi_master_ar_lock_o    ),
+      .master_cache_o   ( axi_master_ar_cache_o   ),
+      .master_qos_o     ( axi_master_ar_qos_o     ),
+      .master_id_o      ( axi_master_ar_id_o      ),
+      .master_user_o    ( axi_master_ar_user_o    ),
+      .master_ready_i   ( axi_master_ar_ready_i   )
+   );
+
+   // WRITE DATA CHANNEL BUFFER
+   axi_w_buffer
+   #(
+      .DATA_WIDTH      ( AXI_DATA_WIDTH        ),
+      .USER_WIDTH      ( AXI_USER_WIDTH        ),
+      .BUFFER_DEPTH    ( NB_CORES              )
+   )
+   w_buffer_i
+   (
+      .clk_i           ( clk_i                 ),
+      .rst_ni          ( rst_ni                ),
+      .test_en_i       ( test_en_i             ),
+
+      .slave_valid_i   ( s_w_valid             ),
+      .slave_data_i    ( s_w_data              ),
+      .slave_strb_i    ( s_w_strb              ),
+      .slave_user_i    ( s_w_user              ),
+      .slave_last_i    ( s_w_last              ),
+      .slave_ready_o   ( s_w_ready             ),
+
+      .master_valid_o  ( axi_master_w_valid_o  ),
+      .master_data_o   ( axi_master_w_data_o   ),
+      .master_strb_o   ( axi_master_w_strb_o   ),
+      .master_user_o   ( axi_master_w_user_o   ),
+      .master_last_o   ( axi_master_w_last_o   ),
+      .master_ready_i  ( axi_master_w_ready_i  )
+   );
+
+   // READ DATA CHANNEL BUFFER
+   axi_r_buffer
+   #(
+      .ID_WIDTH        ( AXI_ID_WIDTH          ),
+      .DATA_WIDTH      ( AXI_DATA_WIDTH        ),
+      .USER_WIDTH      ( AXI_USER_WIDTH        ),
+      .BUFFER_DEPTH    ( 2                     )
+   )
+   r_buffer_i
+   (
+      .clk_i           ( clk_i                 ),
+      .rst_ni          ( rst_ni                ),
+      .test_en_i       ( test_en_i             ),
+
+      .slave_valid_i   ( axi_master_r_valid_i  ),
+      .slave_data_i    ( axi_master_r_data_i   ),
+      .slave_resp_i    ( axi_master_r_resp_i   ),
+      .slave_user_i    ( axi_master_r_user_i   ),
+      .slave_id_i      ( axi_master_r_id_i     ),
+      .slave_last_i    ( axi_master_r_last_i   ),
+      .slave_ready_o   ( axi_master_r_ready_o  ),
+
+      .master_valid_o  ( s_r_valid             ),
+      .master_data_o   ( s_r_data              ),
+      .master_resp_o   ( s_r_resp              ),
+      .master_user_o   ( s_r_user              ),
+      .master_id_o     ( s_r_id                ),
+      .master_last_o   ( s_r_last              ),
+      .master_ready_i  ( s_r_ready             )
+   );
+
+   // WRITE RESPONSE CHANNEL BUFFER
+   axi_b_buffer
+   #(
+      .ID_WIDTH        ( AXI_ID_WIDTH          ),
+      .USER_WIDTH      ( AXI_USER_WIDTH        ),
+      .BUFFER_DEPTH    ( 2                     )
+   )
+   b_buffer_i
+   (
+      .clk_i           ( clk_i                 ),
+      .rst_ni          ( rst_ni                ),
+      .test_en_i       ( test_en_i             ),
+
+      .slave_valid_i   ( axi_master_b_valid_i  ),
+      .slave_resp_i    ( axi_master_b_resp_i   ),
+      .slave_id_i      ( axi_master_b_id_i     ),
+      .slave_user_i    ( axi_master_b_user_i   ),
+      .slave_ready_o   ( axi_master_b_ready_o  ),
+
+      .master_valid_o  ( s_b_valid             ),
+      .master_resp_o   ( s_b_resp              ),
+      .master_id_o     ( s_b_id                ),
+      .master_user_o   ( s_b_user              ),
+      .master_ready_i  ( s_b_ready             )
+   );
+
+endmodule
diff --git a/hw/deps/per2axi/src/per2axi_busy_unit.sv b/hw/deps/per2axi/src/per2axi_busy_unit.sv
new file mode 100644
index 0000000..315567e
--- /dev/null
+++ b/hw/deps/per2axi/src/per2axi_busy_unit.sv
@@ -0,0 +1,72 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module per2axi_busy_unit
+(
+   input  logic clk_i,
+   input  logic rst_ni,
+
+   // WRITE INTERFACE
+   input  logic aw_sync_i,
+   input  logic b_sync_i,
+
+   // READ INTERFACE
+   input  logic ar_sync_i,
+   input  logic r_sync_i,
+
+   // BUSY SIGNAL
+   output logic busy_o
+);
+
+   logic [3:0]   s_aw_trans_count;
+   logic [3:0]   s_ar_trans_count;
+   
+   //COUNTER FOR NUMBER OF AW TRANSACTIONS
+   always_ff @ (posedge clk_i, negedge rst_ni)
+     begin
+        if(rst_ni == 1'b0)
+          s_aw_trans_count <= '0;
+        else
+          if ( aw_sync_i == 1'b1 && b_sync_i == 1'b0 )
+            s_aw_trans_count <= s_aw_trans_count+1;
+          else
+            if ( aw_sync_i == 1'b0 && b_sync_i == 1'b1 )
+              s_aw_trans_count <= s_aw_trans_count-1;
+            else
+              s_aw_trans_count <= s_aw_trans_count;
+     end
+   
+   //COUNTER FOR NUMBER OF AR TRANSACTIONS
+   always_ff @ (posedge clk_i, negedge rst_ni)
+     begin
+        if(rst_ni == 1'b0)
+          s_ar_trans_count <= '0;
+        else
+          if ( ar_sync_i == 1'b1 && r_sync_i == 1'b0 )
+            s_ar_trans_count <= s_ar_trans_count+1;
+          else
+            if ( ar_sync_i == 1'b0 && r_sync_i == 1'b1 )
+              s_ar_trans_count <= s_ar_trans_count-1;
+            else
+              s_ar_trans_count <= s_ar_trans_count;
+     end
+   
+   // GENERATION OF BUSY SIGNAL
+   always_comb
+     begin
+        if ( s_ar_trans_count == 0 && s_aw_trans_count == 0 )
+          busy_o = 1'b0;
+        else
+          busy_o = 1'b1;
+     end
+   
+endmodule
diff --git a/hw/deps/per2axi/src/per2axi_req_channel.sv b/hw/deps/per2axi/src/per2axi_req_channel.sv
new file mode 100644
index 0000000..6dce9ad
--- /dev/null
+++ b/hw/deps/per2axi/src/per2axi_req_channel.sv
@@ -0,0 +1,309 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+import riscv_defines::*;
+
+module per2axi_req_channel
+#(
+   // PARAMETERS
+   parameter NB_CORES       = 4,
+   parameter PER_ADDR_WIDTH = 32,
+   parameter PER_ID_WIDTH   = 5,
+   parameter AXI_ADDR_WIDTH = 32,
+   parameter AXI_DATA_WIDTH = 64,
+   parameter AXI_USER_WIDTH = 6,
+   parameter AXI_ID_WIDTH   = 3,
+   // LOCAL PARAMETERS --> DO NOT OVERRIDE
+   parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8 // DO NOT OVERRIDE
+)
+(
+   input  logic                      clk_i,
+   input  logic                      rst_ni,
+
+   // PERIPHERAL INTERCONNECT SLAVE
+   //***************************************
+   //REQUEST CHANNEL
+   input  logic                      per_slave_req_i,
+   input  logic [PER_ADDR_WIDTH-1:0] per_slave_add_i,
+   input  logic                      per_slave_we_i,
+   input  logic [5:0]                per_slave_atop_i,
+   input  logic [31:0]               per_slave_wdata_i,
+   input  logic [3:0]                per_slave_be_i,
+   input  logic [PER_ID_WIDTH-1:0]   per_slave_id_i,
+   output logic                      per_slave_gnt_o,
+
+   // TRYX CTRL
+   input  logic [NB_CORES-1:0][AXI_USER_WIDTH-1:0] axi_axuser_i,
+
+   // AXI4 MASTER
+   //***************************************
+   // WRITE ADDRESS CHANNEL
+   output logic                      axi_master_aw_valid_o,
+   output logic [AXI_ADDR_WIDTH-1:0] axi_master_aw_addr_o,
+   output logic [2:0]                axi_master_aw_prot_o,
+   output logic [3:0]                axi_master_aw_region_o,
+   output logic [7:0]                axi_master_aw_len_o,
+   output logic [2:0]                axi_master_aw_size_o,
+   output logic [1:0]                axi_master_aw_burst_o,
+   output logic                      axi_master_aw_lock_o,
+   output logic [5:0]                axi_master_aw_atop_o,
+   output logic [3:0]                axi_master_aw_cache_o,
+   output logic [3:0]                axi_master_aw_qos_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_master_aw_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_aw_user_o,
+   input  logic                      axi_master_aw_ready_i,
+
+   // READ ADDRESS CHANNEL
+   output logic                      axi_master_ar_valid_o,
+   output logic [AXI_ADDR_WIDTH-1:0] axi_master_ar_addr_o,
+   output logic [2:0]                axi_master_ar_prot_o,
+   output logic [3:0]                axi_master_ar_region_o,
+   output logic [7:0]                axi_master_ar_len_o,
+   output logic [2:0]                axi_master_ar_size_o,
+   output logic [1:0]                axi_master_ar_burst_o,
+   output logic                      axi_master_ar_lock_o,
+   output logic [3:0]                axi_master_ar_cache_o,
+   output logic [3:0]                axi_master_ar_qos_o,
+   output logic [AXI_ID_WIDTH-1:0]   axi_master_ar_id_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_ar_user_o,
+   input  logic                      axi_master_ar_ready_i,
+
+   // WRITE DATA CHANNEL
+   output logic                      axi_master_w_valid_o,
+   output logic [AXI_DATA_WIDTH-1:0] axi_master_w_data_o,
+   output logic [AXI_STRB_WIDTH-1:0] axi_master_w_strb_o,
+   output logic [AXI_USER_WIDTH-1:0] axi_master_w_user_o,
+   output logic                      axi_master_w_last_o,
+   input  logic                      axi_master_w_ready_i,
+
+   // CONTROL SIGNALS
+   output logic                      atop_req_o,
+   output logic [AXI_ID_WIDTH-1:0]   atop_id_o,
+   output logic [AXI_ADDR_WIDTH-1:0] atop_add_o,
+
+   output logic                      trans_req_o,
+   output logic [AXI_ID_WIDTH-1:0]   trans_id_o,
+   output logic [AXI_ADDR_WIDTH-1:0] trans_add_o
+);
+
+   integer                            i;
+
+   // AWATOP signal for AXI-5
+   // TODO: When upgrading to AXI-5 declare as output
+   logic [5:0]  awatop;
+
+   // Input data signal
+   logic [31:0] per_slave_wdata;
+   logic        inv_wdata;
+
+   // Atomic operation defines
+   parameter AWATOP_SWAP    = 6'b110000;
+   parameter AWATOP_COMPARE = 6'b110001;
+
+   parameter AWATOP_STORE   = 3'b010;
+   parameter AWATOP_LOAD    = 3'b100;
+
+   parameter AWATOP_ADD     = 3'b000;
+   parameter AWATOP_CLR     = 3'b001;
+   parameter AWATOP_XOR     = 3'b010;
+   parameter AWATOP_SET     = 3'b011;
+   parameter AWATOP_SMAX    = 3'b100;
+   parameter AWATOP_SMIN    = 3'b101;
+   parameter AWATOP_UMAX    = 3'b110;
+   parameter AWATOP_UMIN    = 3'b111;
+
+   assign axi_master_aw_atop_o = awatop;
+
+   // AXI REQUEST GENERATION
+   always_comb
+     begin
+        axi_master_ar_valid_o = 1'b0;
+        axi_master_aw_valid_o = 1'b0;
+        axi_master_w_valid_o  = 1'b0;
+        axi_master_w_last_o   = 1'b0;
+        
+        if (per_slave_req_i == 1'b1 &&       // REQUEST FROM PERIPHERAL INTERCONNECT
+            per_slave_we_i == 1'b0 &&        // WRITE OPERATION
+            axi_master_aw_ready_i == 1'b1 && // AXI WRITE ADDRESS CHANNEL AVAILABLE
+            axi_master_w_ready_i == 1'b1 )   // AXI WRITE DATA CHANNEL AVAILABLE
+          begin
+             axi_master_aw_valid_o = 1'b1;
+             axi_master_w_valid_o  = 1'b1;
+             axi_master_w_last_o   = 1'b1;
+          end
+        else
+          if (per_slave_req_i == 1'b1 &&     // REQUEST FROM PERIPHERAL INTERCONNECT
+              per_slave_we_i == 1'b1 &&      // READ OPERATION
+              axi_master_ar_ready_i == 1'b1) // AXI WRITE ADDRESS CHANNEL AVAILABLE
+            begin
+               axi_master_ar_valid_o = 1'b1;
+            end
+     end
+
+    // AXI ATOMIC ACCESS LOCK GENERATION
+    always_comb
+    begin
+        axi_master_aw_lock_o   = 1'b0;
+        axi_master_ar_lock_o   = 1'b0;
+        awatop                 = 6'b000000;
+        inv_wdata              = 1'b0;
+
+        if (per_slave_atop_i[5] == 1'b1) begin
+            unique case (per_slave_atop_i[4:0])
+                AMO_LR: begin                       // ATOMIC LOAD-RESERVED OPERATION
+                    axi_master_ar_lock_o = 1'b1;
+                end
+                AMO_SC: begin                       // ATOMIC STORE-CONDITIONAL OPERATION
+                    axi_master_aw_lock_o = 1'b1;
+                end
+                AMO_SWAP: begin
+                    awatop    = AWATOP_SWAP;
+                end
+                AMO_ADD: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_ADD};
+                end
+                AMO_XOR: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_XOR};
+                end
+                AMO_AND: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_CLR};
+                    inv_wdata = 1'b1; // Invert data to emulate an AND with a clear
+                end
+                AMO_OR: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_SET};
+                end
+                AMO_MIN: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_SMIN};
+                end
+                AMO_MAX: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_SMAX};
+                end
+                AMO_MINU: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_UMIN};
+                end
+                AMO_MAXU: begin
+                    awatop    = {AWATOP_LOAD, AWATOP_UMAX};
+                end
+                default : begin end
+            endcase
+        end
+    end
+
+   // AXI ADDRESS GENERATION
+   assign axi_master_aw_addr_o = per_slave_add_i;
+   assign axi_master_ar_addr_o = per_slave_add_i;
+
+   // AXI ID GENERATION - ONEHOT TO BIN DECODING
+   always_comb
+     begin
+        axi_master_aw_id_o = '0;
+        axi_master_ar_id_o = '0;
+        for ( i=0; i<PER_ID_WIDTH; i++ )
+          begin
+             if ( per_slave_id_i[i] == 1'b1 )
+               begin
+                  axi_master_aw_id_o = i;
+                  axi_master_ar_id_o = i;
+               end
+          end
+     end
+
+
+   // AXI WRITE DATA/STROBE GENERATION
+   always_comb
+     begin
+        if (inv_wdata == 1'b1) begin
+            per_slave_wdata = ~per_slave_wdata_i;
+        end
+        else begin
+            per_slave_wdata = per_slave_wdata_i;
+        end
+
+        if ( per_slave_add_i[2] == 1'b0 )
+          begin
+             axi_master_w_data_o = {32'b0,per_slave_wdata};
+             axi_master_w_strb_o = {4'b0,per_slave_be_i};
+          end
+        else
+          begin
+             axi_master_w_data_o = {per_slave_wdata,32'b0};
+             axi_master_w_strb_o = {per_slave_be_i,4'b0};
+          end
+     end
+
+   // PERIPHERAL INTERCONNECT GRANT GENERATION
+   assign per_slave_gnt_o = axi_master_aw_ready_i && axi_master_ar_ready_i && axi_master_w_ready_i;
+
+   always_comb begin
+      if (per_slave_be_i == (1 << per_slave_add_i[1:0])) begin
+         axi_master_aw_size_o = 3'd0;
+      end else if (per_slave_add_i[1:0] == 2'b00 && per_slave_be_i == 4'b0011
+         || per_slave_add_i[1:0] == 2'b10 && per_slave_be_i == 4'b1100) begin
+         axi_master_aw_size_o = 3'd1;
+      end else begin
+         axi_master_aw_size_o = 3'd2;
+      end
+   end
+   assign axi_master_ar_size_o = axi_master_aw_size_o;
+
+   // Assumptions
+   `ifndef VERILATOR
+   `ifndef TARGET_SYNTHESIS
+      default disable iff (!rst_ni);
+      assume property (@(posedge clk_i) per_slave_req_i |-> per_slave_be_i[per_slave_add_i[1:0]])
+         else $error("Byte enable of addressed byte must be active");
+      logic [1:0] be_trailing_zeros;
+      lzc #(
+         .WIDTH   (4),
+         .MODE    (1'b0)
+      ) i_lzc_be_trailing (
+         .in_i    (per_slave_be_i),
+         .cnt_o   (be_trailing_zeros),
+         .empty_o (/* unused */)
+      );
+      assume property (@(posedge clk_i) per_slave_req_i
+            |-> per_slave_add_i[1:0] == be_trailing_zeros)
+         else $error("No byte enable below addressed byte may be active!");
+   `endif
+   `endif
+
+   // use FIXED burst type, length is anyway 0
+   assign axi_master_aw_burst_o = 2'b00;
+   assign axi_master_ar_burst_o = 2'b00;
+
+   // TRANSACTION REQUEST GENERATION
+   assign trans_req_o = axi_master_ar_valid_o;
+   assign trans_id_o  = axi_master_ar_id_o;
+   assign trans_add_o = axi_master_ar_addr_o;
+   
+   assign atop_req_o  = (axi_master_aw_atop_o[5:3] == AWATOP_STORE) ? 1'b0 : |axi_master_aw_atop_o;
+   assign atop_id_o   = axi_master_aw_id_o;
+   assign atop_add_o  = axi_master_aw_addr_o;
+
+   // UNUSED SIGNALS
+   assign axi_master_aw_prot_o   = '0;
+   assign axi_master_aw_region_o = '0;
+   assign axi_master_aw_len_o    = '0;
+   assign axi_master_aw_cache_o  = '0;
+   assign axi_master_aw_qos_o    = 4'b0001;
+   assign axi_master_aw_user_o   = axi_axuser_i[axi_master_aw_id_o];
+
+   assign axi_master_ar_prot_o   = '0;
+   assign axi_master_ar_region_o = '0;
+   assign axi_master_ar_len_o    = '0;
+   assign axi_master_ar_cache_o  = '0;
+   assign axi_master_ar_qos_o    = 4'b0001;
+   assign axi_master_ar_user_o   = axi_axuser_i[axi_master_aw_id_o];
+   
+   assign axi_master_w_user_o    = '0;
+   
+endmodule
diff --git a/hw/deps/per2axi/src/per2axi_res_channel.sv b/hw/deps/per2axi/src/per2axi_res_channel.sv
new file mode 100644
index 0000000..a5e8c23
--- /dev/null
+++ b/hw/deps/per2axi/src/per2axi_res_channel.sv
@@ -0,0 +1,213 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module per2axi_res_channel
+#(
+   // PARAMETERS
+   parameter NB_CORES       = 4,
+   parameter PER_ADDR_WIDTH = 32,
+   parameter PER_ID_WIDTH   = 5,
+   parameter AXI_ADDR_WIDTH = 32,
+   parameter AXI_DATA_WIDTH = 64,
+   parameter AXI_USER_WIDTH = 6,
+   parameter AXI_ID_WIDTH   = 3
+)
+(
+   input  logic                      clk_i,
+   input  logic                      rst_ni,
+
+   // PERIPHERAL INTERCONNECT SLAVE
+   //***************************************
+   //RESPONSE CHANNEL
+   output logic                      per_slave_r_valid_o,
+   output logic                      per_slave_r_opc_o,
+   output logic [PER_ID_WIDTH-1:0]   per_slave_r_id_o,
+   output logic [31:0]               per_slave_r_rdata_o,
+
+   // TRYX CTRL
+   output logic [NB_CORES-1:0]       axi_xresp_decerr_o,
+   output logic [NB_CORES-1:0]       axi_xresp_slverr_o,
+   output logic [NB_CORES-1:0]       axi_xresp_valid_o,
+
+   // AXI4 MASTER
+   //***************************************
+   // READ DATA CHANNEL
+   input  logic                      axi_master_r_valid_i,
+   input  logic [AXI_DATA_WIDTH-1:0] axi_master_r_data_i,
+   input  logic [1:0]                axi_master_r_resp_i,
+   input  logic                      axi_master_r_last_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_master_r_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_master_r_user_i,
+   output logic                      axi_master_r_ready_o,
+
+   // WRITE RESPONSE CHANNEL
+   input  logic                      axi_master_b_valid_i,
+   input  logic [1:0]                axi_master_b_resp_i,
+   input  logic [AXI_ID_WIDTH-1:0]   axi_master_b_id_i,
+   input  logic [AXI_USER_WIDTH-1:0] axi_master_b_user_i,
+   output logic                      axi_master_b_ready_o,
+
+   // CONTROL SIGNALS
+   input logic                       atop_req_i,
+   input logic [AXI_ID_WIDTH-1:0]    atop_id_i,
+   input logic [AXI_ADDR_WIDTH-1:0]  atop_add_i,
+   
+   input logic                       trans_req_i,
+   input logic [AXI_ID_WIDTH-1:0]    trans_id_i,
+   input logic [AXI_ADDR_WIDTH-1:0]  trans_add_i
+);
+
+   logic [31:0]                       s_per_slave_r_data;
+   logic [PER_ID_WIDTH-1:0]           s_read_add_buf;
+
+   typedef enum logic [1:0] { NONE, REQUEST, WAIT_R, WAIT_B } atop_res_t;
+   atop_res_t [PER_ID_WIDTH-1:0] atop_state_d, atop_state_q;
+   
+   // Handle responses.
+   always_comb begin
+      axi_master_b_ready_o = 1'b0;
+      axi_master_r_ready_o = 1'b0;
+      axi_xresp_decerr_o   = '0;
+      axi_xresp_slverr_o   = '0;
+      axi_xresp_valid_o    = '0;
+      per_slave_r_id_o     = '0;
+      per_slave_r_opc_o    = '0;
+      per_slave_r_rdata_o  = '0;
+      per_slave_r_valid_o  = 1'b0;
+
+      if (axi_master_r_valid_i) begin
+         axi_master_r_ready_o = 1'b1;
+         per_slave_r_id_o[axi_master_r_id_i] = 1'b1;
+         per_slave_r_rdata_o = s_per_slave_r_data;
+         per_slave_r_valid_o = 1'b1;
+         if (axi_master_r_resp_i[1]) begin // error
+            axi_xresp_valid_o[axi_master_r_id_i] = 1'b1;
+            if (axi_master_r_resp_i[0]) begin // decoding error
+               axi_xresp_decerr_o[axi_master_r_id_i] = 1'b1;
+            end else begin // slave error (e.g. RAB miss)
+               axi_xresp_slverr_o[axi_master_r_id_i] = 1'b1;
+            end
+         end
+      end else if (axi_master_b_valid_i) begin
+         axi_master_b_ready_o = 1'b1;
+         if (atop_state_q[axi_master_b_id_i] == NONE) begin
+            per_slave_r_valid_o = 1'b1;
+            per_slave_r_id_o[axi_master_b_id_i] = 1'b1;
+
+            // Forward response/error to core.
+            // axi_master_b_resp_i[1:0] -> per_slave_r_rdata_o[1:0]
+            // 00 -> 01, 01 -> 00, 10 -> 10, 11 -> 11
+            per_slave_r_rdata_o
+               = {30'b0, axi_master_b_resp_i[1], axi_master_b_resp_i[1] ~^ axi_master_b_resp_i[0]};
+            if (axi_master_b_resp_i[1]) begin // error
+               axi_xresp_valid_o [axi_master_b_id_i] = 1'b1;
+               if (axi_master_b_resp_i[0]) begin // decoding error
+                  axi_xresp_decerr_o[axi_master_b_id_i] = 1'b1;
+               end else begin // slave error (e.g. RAB miss)
+                  axi_xresp_slverr_o[axi_master_b_id_i] = 1'b1;
+               end
+            end
+         end
+      end
+   end
+
+   // Atomic memory operations
+   
+   generate
+      for (genvar i = 0; i < PER_ID_WIDTH; i++) begin
+         always_comb begin
+            atop_state_d[i] = atop_state_q[i];
+
+            unique case (atop_state_q[i])
+               NONE: begin
+                  if (atop_req_i && (atop_id_i == i)) begin
+                     atop_state_d[i] = REQUEST;
+                  end
+               end
+
+               REQUEST: begin
+                  if (axi_master_r_valid_i && axi_master_r_ready_o && (axi_master_r_id_i == i)) begin
+                     atop_state_d[i] = WAIT_B;
+                  end
+                  if (axi_master_b_valid_i && axi_master_b_ready_o && (axi_master_b_id_i == i)) begin
+                     atop_state_d[i] = WAIT_R;
+                  end
+                  if (axi_master_r_valid_i && axi_master_r_ready_o && (axi_master_r_id_i == i) &&
+                      axi_master_b_valid_i && axi_master_b_ready_o && (axi_master_b_id_i == i)) begin
+                     atop_state_d[i] = NONE;
+                  end
+               end
+
+               WAIT_R: begin
+                  if (axi_master_r_valid_i && axi_master_r_ready_o && (axi_master_r_id_i == i)) begin
+                     atop_state_d[i] = NONE;
+                  end
+               end
+
+               WAIT_B: begin
+                  if (axi_master_b_valid_i && axi_master_b_ready_o && (axi_master_b_id_i == i)) begin
+                     atop_state_d[i] = NONE;
+                  end
+               end
+            
+               default : /* default */;
+            endcase
+
+
+         end
+
+         always_ff @(posedge clk_i or negedge rst_ni) begin
+            if(~rst_ni) begin
+               atop_state_q[i] <= NONE;
+            end else begin
+               atop_state_q[i] <= atop_state_d[i];
+            end
+         end
+
+      end
+   endgenerate
+
+   
+   // STORES REQUEST ADDRESS BIT 2 ONLY IF A READ OPERATION OCCURS
+   always_ff @ (posedge clk_i, negedge rst_ni)
+   begin
+      if(rst_ni == 1'b0)
+      begin
+         s_read_add_buf <= '0;
+      end
+      else
+      begin
+          if(trans_req_i == 1'b1)
+          begin
+             s_read_add_buf[trans_id_i] <= trans_add_i[2];
+          end
+          if(atop_req_i == 1'b1)
+          begin
+             s_read_add_buf[atop_id_i] <= atop_add_i[2];
+          end
+      end
+   end
+   
+   // FORWARD 32-bit AXI MSBs or LSBs TO THE PERIPHERAL INTERCONNECT DEPENDING ON THE REQUEST ADDRESS
+   always_comb
+   begin
+        if ( s_read_add_buf[axi_master_r_id_i] == 1'b0 )
+        begin
+             s_per_slave_r_data = axi_master_r_data_i[31:0];
+        end
+        else
+        begin
+             s_per_slave_r_data = axi_master_r_data_i[63:32];
+        end
+   end
+   
+endmodule
diff --git a/hw/deps/pulp_cluster/packages/apu_package.sv b/hw/deps/pulp_cluster/packages/apu_package.sv
new file mode 100644
index 0000000..32aeec0
--- /dev/null
+++ b/hw/deps/pulp_cluster/packages/apu_package.sv
@@ -0,0 +1,52 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * apu_package.sv
+ * Michael Gautschi <gautschi@iis.ee.ethz.ch>
+ */
+
+package apu_package;
+
+   import apu_core_package::*;
+
+   parameter FPU                 = 1;
+   
+   parameter SHARED_FP           = 1;
+   parameter SHARED_DSP_MULT     = SHARED_FP ? 1 : 0; // only available with shared FPU
+   parameter SHARED_INT_DIV      = SHARED_FP ? 0 : 0; // only available with shared FPU
+
+   // Shared div/sqrt implementation 0=none, 1=pipelined version, 2=iterative shared unit
+   parameter SHARED_FP_DIVSQRT = 2;
+
+   ////////////////////////////////////////////////////////////////////////////////////////
+   //  IMPORTANT!!                                                                       //
+   ////////////////////////////////////////////////////////////////////////////////////////
+   // THESE PARAMETERS HAVE TO MATCH THE ones in ips/riscv/includes/apu_core_package.sv  //
+   ////////////////////////////////////////////////////////////////////////////////////////
+
+   // CPU side / general params
+   parameter NARGS_CPU     = 3;
+   parameter WOP_CPU       = 6;
+   parameter NUSFLAGS_CPU  = 5;
+   parameter NDSFLAGS_CPU  = 15;
+   /////////////////////////////////////////////////////////////////////////////
+   // until here                                                              //
+   /////////////////////////////////////////////////////////////////////////////
+   
+   // FP-general
+   parameter APUTYPE_FP   = (SHARED_FP) ? SHARED_DSP_MULT + SHARED_INT_MULT + SHARED_INT_DIV : 0;
+
+   // generated values
+   parameter C_APUTYPES   = (SHARED_FP) ? (SHARED_FP_DIVSQRT==1) ? APUTYPE_FP+6 : (SHARED_FP_DIVSQRT==2) ? APUTYPE_FP+5 : APUTYPE_FP+4 : SHARED_DSP_MULT + SHARED_INT_DIV + SHARED_INT_MULT;
+
+   parameter WAPUTYPE     = $clog2(C_APUTYPES);
+
+endpackage
diff --git a/hw/deps/pulp_cluster/packages/pulp_cluster_package.sv b/hw/deps/pulp_cluster/packages/pulp_cluster_package.sv
new file mode 100644
index 0000000..def2e22
--- /dev/null
+++ b/hw/deps/pulp_cluster/packages/pulp_cluster_package.sv
@@ -0,0 +1,43 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * pulp_cluster_package.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Michael Gautschi <gautschi@iis.ee.ethz.ch>
+ */
+
+package pulp_cluster_package;
+  
+  parameter NB_SPERIPH_PLUGS_EU  = 2;
+  
+  // position of peripherals on slave port of periph interconnect
+  parameter SPER_EOC_ID      = 0;
+  parameter SPER_TIMER_ID    = 1;
+  parameter SPER_EVENT_U_ID  = 2;
+  parameter SPER_HWPE_ID     = 4;
+  parameter SPER_ICACHE_CTRL = 5;
+  parameter SPER_DMA_ID      = 6;
+  parameter SPER_EXT_ID      = 7;
+  
+  // if set to 1, then instantiate APU in the cluster
+  parameter APU_CLUSTER = 0;
+  
+  // // if set to 1, the 0x0000_0000 to 0x0040_0000 is the alias of the current cluster address space (eg cluster 0 is from  0x1000_0000 to 0x1040_0000)
+  // parameter CLUSTER_ALIAS = 1;
+  
+  // // if set to 1, the DEMUX peripherals (EU, MCHAN) are placed right before the test and set region.
+  // // This will steal 16KB from the 1MB TCDM reegion.
+  // // EU is mapped           from 0x10100000 - 0x400
+  // // MCHAN regs are mapped  from 0x10100000 - 0x800
+  // // remember to change the defines in the pulp.h as well to be coherent with this approach
+  // parameter DEM_PER_BEFORE_TCDM_TS = 0;
+
+endpackage
diff --git a/hw/deps/pulp_cluster/rtl/axi2per_wrap.sv b/hw/deps/pulp_cluster/rtl/axi2per_wrap.sv
new file mode 100644
index 0000000..0e0d19c
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/axi2per_wrap.sv
@@ -0,0 +1,120 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * axi2per_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module axi2per_wrap
+#(
+  parameter PER_ADDR_WIDTH = 32,
+  parameter PER_ID_WIDTH   = 5,
+  parameter AXI_ADDR_WIDTH = 32,
+  parameter AXI_DATA_WIDTH = 64,
+  parameter AXI_USER_WIDTH = 6,
+  parameter AXI_ID_WIDTH   = 6,
+  parameter BUFFER_DEPTH   = 2,
+  parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8
+)
+(
+  input logic          clk_i,
+  input logic          rst_ni,
+  input logic          test_en_i,
+  input logic [5:0]    cluster_id_i,
+  AXI_BUS.Slave        axi_slave,
+  XBAR_TCDM_BUS.Master periph_master,
+  output logic         busy_o
+);
+  
+  axi2per #(
+    .PER_ADDR_WIDTH        ( PER_ADDR_WIDTH        ),
+    .PER_ID_WIDTH          ( PER_ID_WIDTH          ),
+    .AXI_ADDR_WIDTH        ( AXI_ADDR_WIDTH        ),
+    .AXI_DATA_WIDTH        ( AXI_DATA_WIDTH        ),
+    .AXI_USER_WIDTH        ( AXI_USER_WIDTH        ),
+    .AXI_ID_WIDTH          ( AXI_ID_WIDTH          ),
+    .BUFFER_DEPTH          ( BUFFER_DEPTH          )
+  ) axi2per_i (
+    .clk_i                 ( clk_i                 ),
+    .rst_ni                ( rst_ni                ),
+    .test_en_i             ( test_en_i             ),
+
+    .cluster_id_i          ( cluster_id_i          ),
+
+    .axi_slave_aw_valid_i  ( axi_slave.aw_valid    ),
+    .axi_slave_aw_addr_i   ( axi_slave.aw_addr     ),
+    .axi_slave_aw_prot_i   ( axi_slave.aw_prot     ),
+    .axi_slave_aw_region_i ( axi_slave.aw_region   ),
+    .axi_slave_aw_len_i    ( axi_slave.aw_len      ),
+    .axi_slave_aw_size_i   ( axi_slave.aw_size     ),
+    .axi_slave_aw_burst_i  ( axi_slave.aw_burst    ),
+    .axi_slave_aw_lock_i   ( axi_slave.aw_lock     ),
+    .axi_slave_aw_atop_i   ( axi_slave.aw_atop     ),
+    .axi_slave_aw_cache_i  ( axi_slave.aw_cache    ),
+    .axi_slave_aw_qos_i    ( axi_slave.aw_qos      ),
+    .axi_slave_aw_id_i     ( axi_slave.aw_id       ),
+    .axi_slave_aw_user_i   ( axi_slave.aw_user     ),
+    .axi_slave_aw_ready_o  ( axi_slave.aw_ready    ),
+
+    .axi_slave_ar_valid_i  ( axi_slave.ar_valid    ),
+    .axi_slave_ar_addr_i   ( axi_slave.ar_addr     ),
+    .axi_slave_ar_prot_i   ( axi_slave.ar_prot     ),
+    .axi_slave_ar_region_i ( axi_slave.ar_region   ),
+    .axi_slave_ar_len_i    ( axi_slave.ar_len      ),
+    .axi_slave_ar_size_i   ( axi_slave.ar_size     ),
+    .axi_slave_ar_burst_i  ( axi_slave.ar_burst    ),
+    .axi_slave_ar_lock_i   ( axi_slave.ar_lock     ),
+    .axi_slave_ar_cache_i  ( axi_slave.ar_cache    ),
+    .axi_slave_ar_qos_i    ( axi_slave.ar_qos      ),
+    .axi_slave_ar_id_i     ( axi_slave.ar_id       ),
+    .axi_slave_ar_user_i   ( axi_slave.ar_user     ),
+    .axi_slave_ar_ready_o  ( axi_slave.ar_ready    ),
+
+    .axi_slave_w_valid_i   ( axi_slave.w_valid     ),
+    .axi_slave_w_data_i    ( axi_slave.w_data      ),
+    .axi_slave_w_strb_i    ( axi_slave.w_strb      ),
+    .axi_slave_w_user_i    ( axi_slave.w_user      ),
+    .axi_slave_w_last_i    ( axi_slave.w_last      ),
+    .axi_slave_w_ready_o   ( axi_slave.w_ready     ),
+
+    .axi_slave_r_valid_o   ( axi_slave.r_valid     ),
+    .axi_slave_r_data_o    ( axi_slave.r_data      ),
+    .axi_slave_r_resp_o    ( axi_slave.r_resp      ),
+    .axi_slave_r_last_o    ( axi_slave.r_last      ),
+    .axi_slave_r_id_o      ( axi_slave.r_id        ),
+    .axi_slave_r_user_o    ( axi_slave.r_user      ),
+    .axi_slave_r_ready_i   ( axi_slave.r_ready     ),
+
+    .axi_slave_b_valid_o   ( axi_slave.b_valid     ),
+    .axi_slave_b_resp_o    ( axi_slave.b_resp      ),
+    .axi_slave_b_id_o      ( axi_slave.b_id        ),
+    .axi_slave_b_user_o    ( axi_slave.b_user      ),
+    .axi_slave_b_ready_i   ( axi_slave.b_ready     ),
+
+    .per_master_req_o      ( periph_master.req     ),
+    .per_master_add_o      ( periph_master.add     ),
+    .per_master_we_no      ( periph_master.wen     ),
+    .per_master_atop_o     ( /* unused */          ),
+    .per_master_wdata_o    ( periph_master.wdata   ),
+    .per_master_be_o       ( periph_master.be      ),
+    .per_master_gnt_i      ( periph_master.gnt     ),
+
+    .per_master_r_valid_i  ( periph_master.r_valid ),
+    .per_master_r_opc_i    ( periph_master.r_opc   ),
+    .per_master_r_rdata_i  ( periph_master.r_rdata ),
+
+    .busy_o(busy_o)
+  );
+  
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/cluster_bus_wrap.sv b/hw/deps/pulp_cluster/rtl/cluster_bus_wrap.sv
new file mode 100644
index 0000000..8b000e8
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cluster_bus_wrap.sv
@@ -0,0 +1,121 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * cluster_bus_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ * Andreas Kurth <akurth@iis.ee.ethz.ch>
+ */
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module cluster_bus_wrap
+#(
+  parameter NB_CORES         = 4 ,
+  parameter AXI_ADDR_WIDTH   = 32,
+  parameter AXI_DATA_WIDTH   = 64,
+  parameter AXI_ID_IN_WIDTH  = 4 ,
+  parameter AXI_ID_OUT_WIDTH = 6 ,
+  parameter AXI_USER_WIDTH   = 6
+)
+(
+  input logic       clk_i,
+  input logic       rst_ni,
+  input logic       test_en_i,
+  input logic [5:0] cluster_id_i,
+
+  AXI_BUS.Slave     data_slave,
+  AXI_BUS.Slave     dma_slave,
+  AXI_BUS.Slave     ext_slave,
+
+  AXI_BUS.Master    tcdm_master,
+  AXI_BUS.Master    periph_master,
+  AXI_BUS.Master    ext_master
+);
+
+  localparam int unsigned NumRules = 2;
+  typedef axi_pkg::xbar_rule_32_t xbar_rule_t;
+  axi_pkg::xbar_rule_32_t [NumRules-1:0] addr_map;
+  logic [31:0] cluster_base_addr;
+  assign cluster_base_addr = 32'h1000_0000 + (cluster_id_i << 22);
+  assign addr_map = '{
+    '{ // TCDM
+      start_addr: cluster_base_addr + 24'h00_0000,
+      end_addr:   cluster_base_addr + 24'h10_0000,
+      idx:        0
+    },
+    '{ // Peripherals
+      start_addr: cluster_base_addr + 24'h20_0000,
+      end_addr:   cluster_base_addr + 24'h40_0000,
+      idx:        1
+    }
+  };
+  localparam NumMstPorts = 3;
+  localparam NumSlvPorts = 3;
+  /* verilator lint_off WIDTHCONCAT */
+  localparam axi_pkg::xbar_cfg_t XbarCfg = '{
+    NoSlvPorts:                    NumSlvPorts,
+    NoMstPorts:                    NumMstPorts,
+    MaxMstTrans:                            16,
+    MaxSlvTrans:                            32,
+    FallThrough:                          1'b0,
+    LatencyMode:        axi_pkg::CUT_ALL_PORTS,
+    AxiIdWidthSlvPorts:        AXI_ID_IN_WIDTH,
+    AxiIdUsedSlvPorts:         AXI_ID_IN_WIDTH,
+    AxiAddrWidth:               AXI_ADDR_WIDTH,
+    AxiDataWidth:               AXI_DATA_WIDTH,
+    NoAddrRules:                      NumRules
+  };
+  /* verilator lint_on WIDTHCONCAT */
+
+  AXI_BUS #(
+            .AXI_ADDR_WIDTH(AXI_ADDR_WIDTH),
+            .AXI_DATA_WIDTH(AXI_DATA_WIDTH),
+            .AXI_ID_WIDTH  (AXI_ID_OUT_WIDTH),
+            .AXI_USER_WIDTH(AXI_USER_WIDTH)
+  ) mst_ports [2:0] ();
+
+  AXI_BUS #(
+            .AXI_ADDR_WIDTH(AXI_ADDR_WIDTH),
+            .AXI_DATA_WIDTH(AXI_DATA_WIDTH),
+            .AXI_ID_WIDTH  (AXI_ID_IN_WIDTH),
+            .AXI_USER_WIDTH(AXI_USER_WIDTH)
+  ) slv_ports [2:0] ();
+
+  `AXI_ASSIGN (ext_master,    mst_ports[2])
+  `AXI_ASSIGN (periph_master, mst_ports[1])
+  `AXI_ASSIGN (tcdm_master,   mst_ports[0])
+
+  `AXI_ASSIGN (slv_ports[2], data_slave)
+  `AXI_ASSIGN (slv_ports[1], dma_slave)
+  `AXI_ASSIGN (slv_ports[0], ext_slave)
+
+  logic [$clog2(NumMstPorts)-1:0] default_mst_port;
+  assign default_mst_port = 2; // default to external master
+  axi_xbar_intf #(
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH  ),
+    .Cfg            ( XbarCfg         ),
+    .rule_t         ( xbar_rule_t     )
+  ) i_axi_xbar (
+    .clk_i,
+    .rst_ni,
+    .test_i                 ( test_en_i                                 ),
+    .slv_ports              ( slv_ports                                 ),
+    .mst_ports              ( mst_ports                                 ),
+    .addr_map_i             ( addr_map                                  ),
+    .en_default_mst_port_i  ( '1                                        ),
+    .default_mst_port_i     ( {NumSlvPorts{default_mst_port}}           )
+  );
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/cluster_event_map.sv b/hw/deps/pulp_cluster/rtl/cluster_event_map.sv
new file mode 100644
index 0000000..a204154
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cluster_event_map.sv
@@ -0,0 +1,58 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * cluster_event_map.sv
+ * Florian Glaser <glaserf@iis.ee.ethz.ch>
+ */
+ 
+module cluster_event_map
+#(
+  parameter NB_CORES = 4
+)
+(
+  // events generated inside event unit
+  input  logic [NB_CORES-1:0][7:0]  sw_events_i,
+  input  logic [NB_CORES-1:0]       barrier_events_i,
+  input  logic [NB_CORES-1:0]       mutex_events_i,
+  input  logic [NB_CORES-1:0]       dispatch_events_i,
+  input  logic                      periph_fifo_event_i,
+
+  // events from cluster blocks
+  input  logic [NB_CORES-1:0][3:0]  acc_events_i,
+  input  logic [NB_CORES-1:0][1:0]  dma_events_i,
+  input  logic [NB_CORES-1:0][1:0]  timer_events_i,
+  input  logic [NB_CORES-1:0][31:0] cluster_events_i,
+
+  output logic [NB_CORES-1:0][31:0] events_mapped_o
+);
+
+  genvar I;
+
+  generate
+    for ( I = 0; I < NB_CORES; I++ ) begin : CL_EVENT_MAP
+      assign events_mapped_o[I][31:28] = '0;
+      assign events_mapped_o[I][27]    = periph_fifo_event_i;
+      assign events_mapped_o[I][26:24] = '0;
+      assign events_mapped_o[I][23:22] = cluster_events_i[I][1:0];
+      assign events_mapped_o[I][21:19] = '0;
+
+      assign events_mapped_o[I][18]    = dispatch_events_i[I];
+      assign events_mapped_o[I][17]    = mutex_events_i[I];
+      assign events_mapped_o[I][16]    = barrier_events_i[I];
+
+      assign events_mapped_o[I][15:12] = acc_events_i[I];
+      assign events_mapped_o[I][11:10] = timer_events_i[I];
+      assign events_mapped_o[I][9:8]   = dma_events_i[I];
+      assign events_mapped_o[I][7:0]   = sw_events_i[I];
+    end
+  endgenerate
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv b/hw/deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv
new file mode 100644
index 0000000..3518ad4
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv
@@ -0,0 +1,672 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * cluster_interconnect_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ * Thomas Benz <tbenz@iis.ee.ethz.ch>
+ */
+
+module cluster_interconnect_wrap
+#(
+  parameter NB_CORES        = 8,
+  parameter NB_HWACC_PORTS  = 4,
+  parameter NB_DMAS         = 4,
+  parameter NB_EXT          = 4,
+  parameter NB_MPERIPHS     = 1,
+  parameter NB_TCDM_BANKS   = 16,
+  parameter NB_SPERIPHS     = 3,
+  parameter DATA_WIDTH      = 32,
+  parameter ADDR_WIDTH      = 32,
+  parameter BE_WIDTH        = DATA_WIDTH/8,
+  //TCDM PARAMETERS
+  parameter TEST_SET_BIT    = 20,
+  parameter ADDR_MEM_WIDTH  = 11,
+  parameter LOG_CLUSTER     = 5,
+  parameter PE_ROUTING_LSB  = 16,
+  parameter PE_ROUTING_MSB  = 19,
+  parameter CLUSTER_ALIAS      = 1'b0,
+  parameter CLUSTER_ALIAS_BASE = 12'h000
+)
+(
+  input logic                          clk_i,
+  input logic                          rst_ni,
+  XBAR_TCDM_BUS.Slave                  core_tcdm_slave[NB_CORES+NB_HWACC_PORTS-1:0],
+  input logic [NB_CORES-1:0][5:0]      core_tcdm_slave_atop,
+  XBAR_PERIPH_BUS.Slave                core_periph_slave[NB_CORES-1:0],
+  input logic [NB_CORES-1:0][5:0]      core_periph_slave_atop,
+  XBAR_TCDM_BUS.Slave                  ext_slave[NB_EXT-1:0],
+  input logic [NB_EXT-1:0][5:0]        ext_slave_atop,
+  XBAR_TCDM_BUS.Slave                  dma_slave[NB_DMAS-1:0],
+  XBAR_TCDM_BUS.Slave                  mperiph_slave[NB_MPERIPHS-1:0],
+  TCDM_BANK_MEM_BUS.Master             tcdm_sram_master[NB_TCDM_BANKS-1:0],
+  XBAR_PERIPH_BUS.Master               speriph_master[NB_SPERIPHS-1:0],
+  output logic [NB_SPERIPHS-1:0][5:0]  speriph_master_atop,
+  input logic [1:0]                    TCDM_arb_policy_i,
+  WIDE_DMA_TCDM_BUS.Slave              s_wide_dma_a_superbanks,
+  WIDE_DMA_TCDM_BUS.Slave              s_wide_dma_b_superbanks
+);
+
+  localparam TCDM_ID_WIDTH = NB_CORES+NB_DMAS+NB_EXT+NB_HWACC_PORTS;
+
+  localparam DMA_DATA_WIDTH      = 512;
+  localparam DMA_ADDR_WIDTH      = 64;
+  localparam BANKS_PER_SUPERBANK = DMA_DATA_WIDTH / DATA_WIDTH;
+  localparam NB_SUPERBANKS       = NB_TCDM_BANKS / BANKS_PER_SUPERBANK;
+
+  // DMA --> LOGARITHMIC INTERCONNECT BUS SIGNALS
+  logic [NB_EXT+NB_DMAS-1:0][DATA_WIDTH-1:0] s_dma_bus_wdata;
+  logic [NB_EXT+NB_DMAS-1:0][ADDR_WIDTH-1:0] s_dma_bus_add;
+  logic [NB_EXT+NB_DMAS-1:0]                 s_dma_bus_req;
+  logic [NB_EXT+NB_DMAS-1:0]                 s_dma_bus_wen;
+  logic [NB_EXT+NB_DMAS-1:0][BE_WIDTH-1:0]   s_dma_bus_be;
+  logic [NB_EXT+NB_DMAS-1:0]                 s_dma_bus_gnt;
+  logic [NB_EXT+NB_DMAS-1:0][DATA_WIDTH-1:0] s_dma_bus_r_rdata;
+  logic [NB_EXT+NB_DMAS-1:0]                 s_dma_bus_r_valid;
+
+  // MASTER PERIPHERALS --> PERIPHERAL INTERCONNECT BUS SIGNALS
+  logic [NB_MPERIPHS-1:0][DATA_WIDTH-1:0] s_mperiph_bus_wdata;
+  logic [NB_MPERIPHS-1:0][ADDR_WIDTH-1:0] s_mperiph_bus_add;
+  logic [NB_MPERIPHS-1:0]                 s_mperiph_bus_req;
+  logic [NB_MPERIPHS-1:0]                 s_mperiph_bus_wen;
+  logic [NB_MPERIPHS-1:0][BE_WIDTH-1:0]   s_mperiph_bus_be;
+  logic [NB_MPERIPHS-1:0]                 s_mperiph_bus_gnt  ;
+  logic [NB_MPERIPHS-1:0]                 s_mperiph_bus_r_opc;
+  logic [NB_MPERIPHS-1:0][DATA_WIDTH-1:0] s_mperiph_bus_r_rdata;
+  logic [NB_MPERIPHS-1:0]                 s_mperiph_bus_r_valid;
+
+  // DEMUX --> LOGARITHMIC INTERCONNECT BUS SIGNALS
+  logic [NB_CORES+NB_HWACC_PORTS-1:0][DATA_WIDTH-1:0] s_core_tcdm_bus_wdata;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0][ADDR_WIDTH-1:0] s_core_tcdm_bus_add;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0]                 s_core_tcdm_bus_req;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0]                 s_core_tcdm_bus_wen;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0][BE_WIDTH-1:0]   s_core_tcdm_bus_be;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0]                 s_core_tcdm_bus_gnt;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0][DATA_WIDTH-1:0] s_core_tcdm_bus_r_rdata;
+  logic [NB_CORES+NB_HWACC_PORTS-1:0]                 s_core_tcdm_bus_r_valid;
+
+  // DEMUX -->  PERIPHERAL INTERCONNECT BUS SIGNALS
+  logic [NB_CORES-1:0][ADDR_WIDTH-1:0] s_core_periph_bus_add;
+  logic [NB_CORES-1:0]                 s_core_periph_bus_req;
+  logic [NB_CORES-1:0][DATA_WIDTH-1:0] s_core_periph_bus_wdata;
+  logic [NB_CORES-1:0]                 s_core_periph_bus_wen;
+  logic [NB_CORES-1:0][5:0]            s_core_periph_bus_atop;
+  logic [NB_CORES-1:0][BE_WIDTH-1:0]   s_core_periph_bus_be;
+  logic [NB_CORES-1:0]                 s_core_periph_bus_gnt;
+  logic [NB_CORES-1:0]                 s_core_periph_bus_r_opc;
+  logic [NB_CORES-1:0]                 s_core_periph_bus_r_valid;
+  logic [NB_CORES-1:0][DATA_WIDTH-1:0] s_core_periph_bus_r_rdata;
+
+  // LOGARITHMIC INTERCONNECT --> Superbank MUX
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][ADDR_MEM_WIDTH-1:0] s_tcdm_bus_sb_mux_add;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_tcdm_bus_sb_mux_req;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_tcdm_bus_sb_mux_gnt;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_tcdm_bus_sb_mux_wen;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][5:0]                s_tcdm_bus_sb_mux_atop;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][DATA_WIDTH-1:0]     s_tcdm_bus_sb_mux_wdata;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][BE_WIDTH-1:0]       s_tcdm_bus_sb_mux_be;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][DATA_WIDTH-1:0]     s_tcdm_bus_sb_mux_rdata;
+
+  // Superbank MUX --> Amo Shims
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][ADDR_MEM_WIDTH-1:0] s_sb_mux_amo_shim_add;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_sb_mux_amo_shim_req;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_sb_mux_amo_shim_gnt;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0]                     s_sb_mux_amo_shim_wen;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][5:0]                s_sb_mux_amo_shim_atop;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][DATA_WIDTH-1:0]     s_sb_mux_amo_shim_wdata;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][BE_WIDTH-1:0]       s_sb_mux_amo_shim_be;
+  logic [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0][DATA_WIDTH-1:0]     s_sb_mux_amo_shim_rdata;
+
+  // DMA Superbank Decoder -> Superbank MUX
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_a_mux_req;
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_a_mux_gnt;
+  logic [NB_SUPERBANKS-1:0][ADDR_MEM_WIDTH-1:0]    s_decoder_sb_a_mux_add;
+  logic [NB_SUPERBANKS-1:0][5:0]                   s_decoder_sb_a_mux_amo;
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_a_mux_wen;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH-1:0]    s_decoder_sb_a_mux_wdata;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH/8-1:0]  s_decoder_sb_a_mux_be;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH-1:0]    s_decoder_sb_a_mux_rdata;
+
+  // DMA Superbank Decoder -> Superbank MUX
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_b_mux_req;
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_b_mux_gnt;
+  logic [NB_SUPERBANKS-1:0][ADDR_MEM_WIDTH-1:0]    s_decoder_sb_b_mux_add;
+  logic [NB_SUPERBANKS-1:0][5:0]                   s_decoder_sb_b_mux_amo;
+  logic [NB_SUPERBANKS-1:0]                        s_decoder_sb_b_mux_wen;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH-1:0]    s_decoder_sb_b_mux_wdata;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH/8-1:0]  s_decoder_sb_b_mux_be;
+  logic [NB_SUPERBANKS-1:0][DMA_DATA_WIDTH-1:0]    s_decoder_sb_b_mux_rdata;
+
+  // DMA -> DMA Superbank Decoder a
+  logic                        s_dma_decoder_a_req;
+  logic                        s_dma_decoder_a_gnt;
+  logic [DMA_ADDR_WIDTH-1:0]   s_dma_decoder_a_add;
+  logic [5:0]                  s_dma_decoder_a_amo;
+  logic                        s_dma_decoder_a_wen;
+  logic [DMA_DATA_WIDTH-1:0]   s_dma_decoder_a_wdata;
+  logic [DMA_DATA_WIDTH/8-1:0] s_dma_decoder_a_be;
+  logic [DMA_DATA_WIDTH-1:0]   s_dma_decoder_a_rdata;
+
+  // DMA -> DMA Superbank Decoder b
+  logic                        s_dma_decoder_b_req;
+  logic                        s_dma_decoder_b_gnt;
+  logic [DMA_ADDR_WIDTH-1:0]   s_dma_decoder_b_add;
+  logic [5:0]                  s_dma_decoder_b_amo;
+  logic                        s_dma_decoder_b_wen;
+  logic [DMA_DATA_WIDTH-1:0]   s_dma_decoder_b_wdata;
+  logic [DMA_DATA_WIDTH/8-1:0] s_dma_decoder_b_be;
+  logic [DMA_DATA_WIDTH-1:0]   s_dma_decoder_b_rdata;
+
+  // PERIPHERAL INTERCONNECT INTERCONNECT --> SLAVE PERIPHERALS BUS SIGNALS
+  logic [NB_SPERIPHS-1:0][DATA_WIDTH-1:0]           s_speriph_bus_wdata;
+  logic [NB_SPERIPHS-1:0][ADDR_WIDTH-1:0]           s_speriph_bus_add;
+  logic [NB_SPERIPHS-1:0]                           s_speriph_bus_req;
+  logic [NB_SPERIPHS-1:0]                           s_speriph_bus_wen;
+  logic [NB_SPERIPHS-1:0][5:0]                      s_speriph_bus_atop;
+  logic [NB_SPERIPHS-1:0][BE_WIDTH-1:0]             s_speriph_bus_be;
+  logic [NB_SPERIPHS-1:0][NB_CORES+NB_MPERIPHS-1:0] s_speriph_bus_id;
+  logic [NB_SPERIPHS-1:0]                           s_speriph_bus_gnt  ;
+  logic [NB_SPERIPHS-1:0]                           s_speriph_bus_r_opc;
+  logic [NB_SPERIPHS-1:0][NB_CORES+NB_MPERIPHS-1:0] s_speriph_bus_r_id;
+  logic [NB_SPERIPHS-1:0][DATA_WIDTH-1:0]           s_speriph_bus_r_rdata;
+  logic [NB_SPERIPHS-1:0]                           s_speriph_bus_r_valid;
+
+  //********************************************************
+  //****** BINDING INTERFACES TO INTERNAL BUS SINGALS ******
+  //********************************************************
+  generate
+    for (genvar i=0; i<NB_CORES; i++) begin : CORE_PERIPH_BIND
+      assign s_core_periph_bus_add[i]      =  core_periph_slave[i].add;
+      assign s_core_periph_bus_req[i]      =  core_periph_slave[i].req;
+      assign s_core_periph_bus_wdata[i]    =  core_periph_slave[i].wdata;
+      assign s_core_periph_bus_wen[i]      =  core_periph_slave[i].wen;
+      assign s_core_periph_bus_atop[i]     =  core_periph_slave_atop[i];
+      assign s_core_periph_bus_be[i]       =  core_periph_slave[i].be;
+
+      assign core_periph_slave[i].gnt      =  s_core_periph_bus_gnt[i];
+      assign core_periph_slave[i].r_opc    =  s_core_periph_bus_r_opc[i];
+      assign core_periph_slave[i].r_valid  =  s_core_periph_bus_r_valid[i];
+      assign core_periph_slave[i].r_rdata  =  s_core_periph_bus_r_rdata[i];
+    end // block: CORE_PERIPH_BIND
+  endgenerate
+
+  generate
+    for (genvar i=0; i<NB_CORES+NB_HWACC_PORTS; i++) begin : CORE_TCDM_BIND
+      assign s_core_tcdm_bus_add[i]      = core_tcdm_slave[i].add;
+      assign s_core_tcdm_bus_req[i]      = core_tcdm_slave[i].req;
+      assign s_core_tcdm_bus_wdata[i]    = core_tcdm_slave[i].wdata;
+      assign s_core_tcdm_bus_wen[i]      = core_tcdm_slave[i].wen;
+      assign s_core_tcdm_bus_be[i]       = core_tcdm_slave[i].be;
+
+      assign core_tcdm_slave[i].gnt      = s_core_tcdm_bus_gnt[i];
+      assign core_tcdm_slave[i].r_valid  = s_core_tcdm_bus_r_valid[i];
+      assign core_tcdm_slave[i].r_rdata  = s_core_tcdm_bus_r_rdata[i];
+    end // block: CORE_TCDM_BIND
+  endgenerate
+
+  generate
+    for (genvar i=0; i<NB_EXT; i++) begin : AXI2MEM_BIND
+      assign s_dma_bus_add[i]      = ext_slave[i].add;
+      assign s_dma_bus_req[i]      = ext_slave[i].req;
+      assign s_dma_bus_wdata[i]    = ext_slave[i].wdata;
+      assign s_dma_bus_wen[i]      = ext_slave[i].wen;
+      assign s_dma_bus_be[i]       = ext_slave[i].be;
+
+      assign ext_slave[i].gnt      = s_dma_bus_gnt[i];
+      assign ext_slave[i].r_valid  = s_dma_bus_r_valid[i];
+      assign ext_slave[i].r_rdata  = s_dma_bus_r_rdata[i];
+    end
+  endgenerate
+
+  generate
+    for (genvar i=0; i<NB_DMAS; i++) begin : DMAS_BIND
+      assign s_dma_bus_add[NB_EXT+i]    = dma_slave[i].add;
+      assign s_dma_bus_req[NB_EXT+i]    = dma_slave[i].req;
+      assign s_dma_bus_wdata[NB_EXT+i]  = dma_slave[i].wdata;
+      assign s_dma_bus_wen[NB_EXT+i]    = dma_slave[i].wen;
+      assign s_dma_bus_be[NB_EXT+i]     = dma_slave[i].be;
+
+      assign dma_slave[i].gnt      = s_dma_bus_gnt[NB_EXT+i];
+      assign dma_slave[i].r_valid  = s_dma_bus_r_valid[NB_EXT+i];
+      assign dma_slave[i].r_rdata  = s_dma_bus_r_rdata[NB_EXT+i];
+    end
+  endgenerate
+
+  generate
+    for (genvar i=0; i<NB_MPERIPHS; i++) begin : MPERIPHS_BIND
+      assign s_mperiph_bus_add[i]      = mperiph_slave[i].add;
+      assign s_mperiph_bus_req[i]      = mperiph_slave[i].req;
+      assign s_mperiph_bus_wdata[i]    = mperiph_slave[i].wdata;
+      assign s_mperiph_bus_wen[i]      = mperiph_slave[i].wen;
+      assign s_mperiph_bus_be[i]       = mperiph_slave[i].be;
+
+      assign mperiph_slave[i].gnt      = s_mperiph_bus_gnt[i];
+      assign mperiph_slave[i].r_opc    = s_mperiph_bus_r_opc[i];
+      assign mperiph_slave[i].r_valid  = s_mperiph_bus_r_valid[i];
+      assign mperiph_slave[i].r_rdata  = s_mperiph_bus_r_rdata[i];
+    end // block: MPERIPHS_BIND
+  endgenerate
+
+  generate
+    for (genvar i=0; i<NB_SPERIPHS; i++) begin : SPERIPHS_BIND
+      assign speriph_master[i].add       = s_speriph_bus_add[i];
+      assign speriph_master[i].req       = s_speriph_bus_req[i];
+      assign speriph_master[i].wdata     = s_speriph_bus_wdata[i];
+      assign speriph_master[i].wen       = s_speriph_bus_wen[i];
+      assign speriph_master_atop[i]      = s_speriph_bus_atop[i];
+      assign speriph_master[i].be        = s_speriph_bus_be[i];
+      assign speriph_master[i].id        = s_speriph_bus_id[i];
+
+      assign s_speriph_bus_gnt[i]        = speriph_master[i].gnt;
+      assign s_speriph_bus_r_id[i]       = speriph_master[i].r_id;
+      assign s_speriph_bus_r_opc[i]      = speriph_master[i].r_opc;
+      assign s_speriph_bus_r_valid[i]    = speriph_master[i].r_valid;
+      assign s_speriph_bus_r_rdata[i]    = speriph_master[i].r_rdata;
+    end // block: SPERIPHS_BIND
+  endgenerate
+
+  localparam NUM_TCDM_ICONN_IN = NB_CORES + NB_HWACC_PORTS + NB_DMAS + NB_EXT;
+  typedef struct packed {
+    logic [DATA_WIDTH-1:0]  data;
+    logic [5:0]             atop;
+  } tcdm_data_t;
+  tcdm_data_t [NUM_TCDM_ICONN_IN-1:0]                      iconn_inp_wdata, iconn_inp_rdata;
+  tcdm_data_t [NB_SUPERBANKS-1:0][BANKS_PER_SUPERBANK-1:0] iconn_oup_wdata, iconn_oup_rdata;
+  tcdm_interconnect #(
+    .NumIn        ( NUM_TCDM_ICONN_IN           ),
+    .NumOut       ( NB_TCDM_BANKS               ),
+    .AddrWidth    ( ADDR_WIDTH                  ),
+    .DataWidth    ( $bits(tcdm_data_t)          ),
+    .ByteOffWidth ( $clog2(DATA_WIDTH-1)-3      ), // determine byte offset from real data width
+    .AddrMemWidth ( ADDR_MEM_WIDTH              ),
+    .WriteRespOn  ( 1                           ),
+    .RespLat      ( 1                           ),
+    .Topology     ( tcdm_interconnect_pkg::LIC  )
+  ) i_tcdm_interconnect (
+    .clk_i,
+    .rst_ni,
+
+    .req_i    ( { s_dma_bus_req,      s_core_tcdm_bus_req}      ),
+    .add_i    ( { s_dma_bus_add,      s_core_tcdm_bus_add}      ),
+    .wen_i    ( { s_dma_bus_wen,      s_core_tcdm_bus_wen}      ),
+    .wdata_i  ( iconn_inp_wdata                                 ),
+    .be_i     ( { s_dma_bus_be,       s_core_tcdm_bus_be}       ),
+    .gnt_o    ( { s_dma_bus_gnt,      s_core_tcdm_bus_gnt}      ),
+    .vld_o    ( { s_dma_bus_r_valid,  s_core_tcdm_bus_r_valid}  ),
+    .rdata_o  ( iconn_inp_rdata                                 ),
+
+    .req_o    ( s_tcdm_bus_sb_mux_req   ),
+    .gnt_i    ( s_tcdm_bus_sb_mux_gnt   ),
+    .add_o    ( s_tcdm_bus_sb_mux_add   ),
+    .wen_o    ( s_tcdm_bus_sb_mux_wen   ),
+    .wdata_o  ( iconn_oup_wdata           ),
+    .be_o     ( s_tcdm_bus_sb_mux_be    ),
+    .rdata_i  ( iconn_oup_rdata           )
+  );
+  // tcdm output side
+  for (genvar i = 0; i < NB_SUPERBANKS; i++) begin : gen_amo_split_sb
+    for (genvar j = 0; j < BANKS_PER_SUPERBANK; j++) begin : gen_amo_split_sb
+      tcdm_data_t rdata, wdata;
+      assign iconn_oup_rdata         [i][j] = rdata;
+      assign rdata.data                     = s_tcdm_bus_sb_mux_rdata [i][j];
+      assign rdata.atop                     = 6'h00;
+      assign wdata                          = iconn_oup_wdata [i][j];
+      assign s_tcdm_bus_sb_mux_wdata [i][j] = wdata.data;
+      assign s_tcdm_bus_sb_mux_atop  [i][j] = wdata.atop;
+    end
+  end
+  // tcdm input side
+  for (genvar i = 0; i < NUM_TCDM_ICONN_IN; i++) begin : gen_iconn_pack_inp_data
+    if (i < NB_CORES + NB_HWACC_PORTS) begin
+      assign iconn_inp_wdata[i].data = s_core_tcdm_bus_wdata[i];
+      assign s_core_tcdm_bus_r_rdata[i] = iconn_inp_rdata[i].data;
+    end else begin
+      assign iconn_inp_wdata[i].data = s_dma_bus_wdata[i - (NB_CORES + NB_HWACC_PORTS)];
+      assign s_dma_bus_r_rdata[i - (NB_CORES + NB_HWACC_PORTS)] = iconn_inp_rdata[i].data;
+    end
+    if (i < NB_CORES) begin
+      assign iconn_inp_wdata[i].atop = core_tcdm_slave_atop[i];
+    end else if (i < NB_CORES + NB_EXT) begin
+      assign iconn_inp_wdata[i].atop = ext_slave_atop[i-NB_CORES];
+    end else begin
+      assign iconn_inp_wdata[i].atop = '0;
+    end
+  end
+
+  // performance counter for tcdm
+  //pragma translate_off
+  `ifndef SYNTHESYS
+  `ifndef VERILATOR
+
+  logic [$clog2(NB_TCDM_BANKS):0] tcdm_conflicts, mem_conflicts;
+  logic [$clog2(NB_SUPERBANKS):0] sb_a_conflicts, sb_b_conflicts;
+  logic [$clog2(NB_CORES):0]      core_conflicts;
+
+  logic [$clog2(NB_TCDM_BANKS):0] tcdm_accesses, mem_accesses;
+  logic [$clog2(NB_SUPERBANKS):0] sb_a_accesses, sb_b_accesses;
+  logic [$clog2(NB_CORES):0]      core_accesses;
+
+  logic [63:0] tcdm_conflicts_q, mem_conflicts_q, sb_a_conflicts_q, sb_b_conflicts_q, tcdm_accesses_q, mem_accesses_q, sb_a_accesses_q, sb_b_accesses_q, core_conflicts_q, core_accesses_q;
+
+  popcount #(.INPUT_WIDTH(NB_TCDM_BANKS))  i_popcount_0 (.data_i(s_tcdm_bus_sb_mux_req  & ~s_tcdm_bus_sb_mux_gnt),  .popcount_o(tcdm_conflicts));
+  popcount #(.INPUT_WIDTH(NB_SUPERBANKS))  i_popcount_1 (.data_i(s_decoder_sb_a_mux_req & ~s_decoder_sb_a_mux_gnt), .popcount_o(sb_a_conflicts));
+  popcount #(.INPUT_WIDTH(NB_SUPERBANKS))  i_popcount_2 (.data_i(s_decoder_sb_b_mux_req & ~s_decoder_sb_b_mux_gnt), .popcount_o(sb_b_conflicts));
+  popcount #(.INPUT_WIDTH(NB_TCDM_BANKS))  i_popcount_3 (.data_i(s_sb_mux_amo_shim_req  & ~s_sb_mux_amo_shim_gnt),  .popcount_o(mem_conflicts));
+
+  popcount #(.INPUT_WIDTH(NB_TCDM_BANKS))  i_popcount_4 (.data_i(s_tcdm_bus_sb_mux_req  &  s_tcdm_bus_sb_mux_gnt), .popcount_o(tcdm_accesses));
+  popcount #(.INPUT_WIDTH(NB_SUPERBANKS))  i_popcount_5 (.data_i(s_decoder_sb_a_mux_req &  s_decoder_sb_a_mux_gnt), .popcount_o(sb_a_accesses));
+  popcount #(.INPUT_WIDTH(NB_SUPERBANKS))  i_popcount_6 (.data_i(s_decoder_sb_b_mux_req &  s_decoder_sb_b_mux_gnt), .popcount_o(sb_b_accesses));
+  popcount #(.INPUT_WIDTH(NB_TCDM_BANKS))  i_popcount_7 (.data_i(s_sb_mux_amo_shim_req  &  s_sb_mux_amo_shim_gnt), .popcount_o(mem_accesses));
+
+  popcount #(.INPUT_WIDTH(NB_CORES))       i_popcount_8 (.data_i(s_core_tcdm_bus_req    & ~s_core_tcdm_bus_gnt), .popcount_o(core_conflicts));
+  popcount #(.INPUT_WIDTH(NB_CORES))       i_popcount_9 (.data_i(s_core_tcdm_bus_req    &  s_core_tcdm_bus_gnt), .popcount_o(core_accesses));
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin : proc_counters
+    if(~rst_ni) begin
+      tcdm_conflicts_q <= '0;
+      mem_conflicts_q  <= '0;
+      sb_a_conflicts_q <= '0;
+      sb_b_conflicts_q <= '0;
+      tcdm_accesses_q  <= '0;
+      mem_accesses_q   <= '0;
+      sb_a_accesses_q  <= '0;
+      sb_b_accesses_q  <= '0;
+      core_conflicts_q <= '0;
+      core_accesses_q  <= '0;
+    end else begin
+      tcdm_conflicts_q <= tcdm_conflicts_q + tcdm_conflicts;
+      mem_conflicts_q  <= mem_conflicts_q  + mem_conflicts;
+      sb_a_conflicts_q <= sb_a_conflicts_q + sb_a_conflicts;
+      sb_b_conflicts_q <= sb_b_conflicts_q + sb_b_conflicts;
+      tcdm_accesses_q  <= tcdm_accesses_q  + tcdm_accesses;
+      mem_accesses_q   <= mem_accesses_q   + mem_accesses;
+      sb_a_accesses_q  <= sb_a_accesses_q  + sb_a_accesses;
+      sb_b_accesses_q  <= sb_b_accesses_q  + sb_b_accesses;
+      core_conflicts_q <= core_conflicts_q + core_conflicts;
+      core_accesses_q  <= core_accesses_q  + core_accesses;
+    end
+  end
+  /*
+  initial begin
+    forever begin
+      $display("%m: %d core conflicts: %f%% - interconnect conflicts: %f%% - superbank a conflicts: %f%% - superbank b conflicts: %f%% - memory conflicts: %f%%",
+                  $time(),
+                  100.0 * savediv($itor(core_conflicts_q), ($itor(core_accesses_q) + $itor(core_conflicts_q))),
+                  100.0 * savediv($itor(tcdm_conflicts_q), ($itor(tcdm_accesses_q) + $itor(tcdm_conflicts_q))),
+                  100.0 * savediv($itor(sb_a_conflicts_q), ($itor(sb_a_accesses_q) + $itor(sb_a_conflicts_q))),
+                  100.0 * savediv($itor(sb_b_conflicts_q), ($itor(sb_b_accesses_q) + $itor(sb_b_conflicts_q))),
+                  100.0 * savediv($itor(mem_conflicts_q) , ($itor(mem_accesses_q)  + $itor(mem_conflicts_q)))
+               );
+      repeat(20) begin
+        @(posedge clk_i);
+      end
+    end
+  end
+  */
+  `endif
+  `endif
+  //pragma translate_on
+
+  // connect to DMA a
+  assign s_dma_decoder_a_req             = s_wide_dma_a_superbanks.req;
+  assign s_dma_decoder_a_add             = s_wide_dma_a_superbanks.add;
+  assign s_dma_decoder_a_amo             = '0;
+  assign s_dma_decoder_a_wen             = s_wide_dma_a_superbanks.wen;
+  assign s_dma_decoder_a_wdata           = s_wide_dma_a_superbanks.wdata;
+  assign s_dma_decoder_a_be              = s_wide_dma_a_superbanks.be;
+  assign s_wide_dma_a_superbanks.gnt     = s_dma_decoder_a_gnt;
+  assign s_wide_dma_a_superbanks.r_rdata = s_dma_decoder_a_rdata;
+  assign s_wide_dma_a_superbanks.r_opc   = '0;
+  assign s_wide_dma_a_superbanks.r_valid = '0;
+
+  // connect to DMA b
+  assign s_dma_decoder_b_req             = s_wide_dma_b_superbanks.req;
+  assign s_dma_decoder_b_add             = s_wide_dma_b_superbanks.add;
+  assign s_dma_decoder_b_amo             = '0;
+  assign s_dma_decoder_b_wen             = s_wide_dma_b_superbanks.wen;
+  assign s_dma_decoder_b_wdata           = s_wide_dma_b_superbanks.wdata;
+  assign s_dma_decoder_b_be              = s_wide_dma_b_superbanks.be;
+  assign s_wide_dma_b_superbanks.gnt     = s_dma_decoder_b_gnt;
+  assign s_wide_dma_b_superbanks.r_rdata = s_dma_decoder_b_rdata;
+  assign s_wide_dma_b_superbanks.r_opc   = '0;
+  assign s_wide_dma_b_superbanks.r_valid = '0;
+
+  // DMA Superbank address decoder a
+  // only needed if we have more than one SB!
+  superbank_addr_decoder #(
+    .TCDMAddrWidth      ( ADDR_MEM_WIDTH      ),
+    .DMAAddrWidth       ( DMA_ADDR_WIDTH      ),
+    .BanksPerSuperbank  ( BANKS_PER_SUPERBANK ),
+    .NrSuperBanks       ( NB_SUPERBANKS       ),
+    .DMADataWidth       ( DMA_DATA_WIDTH      ),
+    .AmoWidth           ( 6                   ),
+    .MemoryLatency      ( 1                   )
+  ) i_superbank_addr_decoder_a (
+    .clk_i              ( clk_i                    ),
+    .rst_i              ( ~rst_ni                  ),
+    .dma_req_i          ( s_dma_decoder_a_req      ),
+    .dma_gnt_o          ( s_dma_decoder_a_gnt      ),
+    .dma_add_i          ( s_dma_decoder_a_add      ),
+    .dma_amo_i          ( s_dma_decoder_a_amo      ),
+    .dma_wen_i          ( s_dma_decoder_a_wen      ),
+    .dma_wdata_i        ( s_dma_decoder_a_wdata    ),
+    .dma_be_i           ( s_dma_decoder_a_be       ),
+    .dma_rdata_o        ( s_dma_decoder_a_rdata    ),
+    .super_bank_req_o   ( s_decoder_sb_a_mux_req   ),
+    .super_bank_gnt_i   ( s_decoder_sb_a_mux_gnt   ),
+    .super_bank_add_o   ( s_decoder_sb_a_mux_add   ),
+    .super_bank_amo_o   ( s_decoder_sb_a_mux_amo   ),
+    .super_bank_wen_o   ( s_decoder_sb_a_mux_wen   ),
+    .super_bank_wdata_o ( s_decoder_sb_a_mux_wdata ),
+    .super_bank_be_o    ( s_decoder_sb_a_mux_be    ),
+    .super_bank_rdata_i ( s_decoder_sb_a_mux_rdata )
+  );
+
+  // DMA Superbank address decoder b
+  // only needed if we have more than one SB!
+  superbank_addr_decoder #(
+    .TCDMAddrWidth      ( ADDR_MEM_WIDTH      ),
+    .DMAAddrWidth       ( DMA_ADDR_WIDTH      ),
+    .BanksPerSuperbank  ( BANKS_PER_SUPERBANK ),
+    .NrSuperBanks       ( NB_SUPERBANKS       ),
+    .DMADataWidth       ( DMA_DATA_WIDTH      ),
+    .AmoWidth           ( 6                   ),
+    .MemoryLatency      ( 1                   )
+  ) i_superbank_addr_decoder_b (
+    .clk_i              ( clk_i                    ),
+    .rst_i              ( ~rst_ni                  ),
+    .dma_req_i          ( s_dma_decoder_b_req      ),
+    .dma_gnt_o          ( s_dma_decoder_b_gnt      ),
+    .dma_add_i          ( s_dma_decoder_b_add      ),
+    .dma_amo_i          ( s_dma_decoder_b_amo      ),
+    .dma_wen_i          ( s_dma_decoder_b_wen      ),
+    .dma_wdata_i        ( s_dma_decoder_b_wdata    ),
+    .dma_be_i           ( s_dma_decoder_b_be       ),
+    .dma_rdata_o        ( s_dma_decoder_b_rdata    ),
+    .super_bank_req_o   ( s_decoder_sb_b_mux_req   ),
+    .super_bank_gnt_i   ( s_decoder_sb_b_mux_gnt   ),
+    .super_bank_add_o   ( s_decoder_sb_b_mux_add   ),
+    .super_bank_amo_o   ( s_decoder_sb_b_mux_amo   ),
+    .super_bank_wen_o   ( s_decoder_sb_b_mux_wen   ),
+    .super_bank_wdata_o ( s_decoder_sb_b_mux_wdata ),
+    .super_bank_be_o    ( s_decoder_sb_b_mux_be    ),
+    .super_bank_rdata_i ( s_decoder_sb_b_mux_rdata )
+  );
+
+  for (genvar j = 0; j < NB_SUPERBANKS; j++) begin : gen_superbank
+    // initial $display("Generate Superbank %2d", j);
+
+    // one multiplexer per superbank
+    tcdm_superbank_mux #(
+      .AddrMemWidth       ( ADDR_MEM_WIDTH       ),
+      .BanksPerSuperbank  ( BANKS_PER_SUPERBANK  ),
+      .DMADataWidth       ( DMA_DATA_WIDTH       ),
+      .DataWidth          ( DATA_WIDTH           ),
+      .AmoWidth           ( 6                    )
+    ) i_tcdm_superbank_mux (
+      .clk_i          ( clk_i                          ),
+      .rst_i          ( ~rst_ni                        ),
+      // tcdm interconnect (one superbank)
+      .ic_req_i       ( s_tcdm_bus_sb_mux_req   [j]    ),
+      .ic_gnt_o       ( s_tcdm_bus_sb_mux_gnt   [j]    ),
+      .ic_add_i       ( s_tcdm_bus_sb_mux_add   [j]    ),
+      .ic_amo_i       ( s_tcdm_bus_sb_mux_atop  [j]    ),
+      .ic_wen_i       ( s_tcdm_bus_sb_mux_wen   [j]    ),
+      .ic_wdata_i     ( s_tcdm_bus_sb_mux_wdata [j]    ),
+      .ic_be_i        ( s_tcdm_bus_sb_mux_be    [j]    ),
+      .ic_rdata_o     ( s_tcdm_bus_sb_mux_rdata [j]    ),
+      // dma port a (one superbank)
+      .dma_a_req_i    ( s_decoder_sb_a_mux_req    [j]  ),
+      .dma_a_gnt_o    ( s_decoder_sb_a_mux_gnt    [j]  ),
+      .dma_a_add_i    ( s_decoder_sb_a_mux_add    [j]  ),
+      .dma_a_amo_i    ( s_decoder_sb_a_mux_amo    [j]  ),
+      .dma_a_wen_i    (~s_decoder_sb_a_mux_wen    [j]  ),
+      .dma_a_wdata_i  ( s_decoder_sb_a_mux_wdata  [j]  ),
+      .dma_a_be_i     ( s_decoder_sb_a_mux_be     [j]  ),
+      .dma_a_rdata_o  ( s_decoder_sb_a_mux_rdata  [j]  ),
+      // dma port b (one superbank)
+      .dma_b_req_i    ( s_decoder_sb_b_mux_req    [j]  ),
+      .dma_b_gnt_o    ( s_decoder_sb_b_mux_gnt    [j]  ),
+      .dma_b_add_i    ( s_decoder_sb_b_mux_add    [j]  ),
+      .dma_b_amo_i    ( s_decoder_sb_b_mux_amo    [j]  ),
+      .dma_b_wen_i    (~s_decoder_sb_b_mux_wen    [j]  ),
+      .dma_b_wdata_i  ( s_decoder_sb_b_mux_wdata  [j]  ),
+      .dma_b_be_i     ( s_decoder_sb_b_mux_be     [j]  ),
+      .dma_b_rdata_o  ( s_decoder_sb_b_mux_rdata  [j]  ),
+      // to amo shims
+      .amo_req_o      ( s_sb_mux_amo_shim_req   [j]    ),
+      .amo_gnt_i      ( s_sb_mux_amo_shim_gnt   [j]    ),
+      .amo_add_o      ( s_sb_mux_amo_shim_add   [j]    ),
+      .amo_amo_o      ( s_sb_mux_amo_shim_atop  [j]    ),
+      .amo_wen_o      ( s_sb_mux_amo_shim_wen   [j]    ),
+      .amo_wdata_o    ( s_sb_mux_amo_shim_wdata [j]    ),
+      .amo_be_o       ( s_sb_mux_amo_shim_be    [j]    ),
+      .amo_rdata_i    ( s_sb_mux_amo_shim_rdata [j]    ),
+      // select DMA
+      .sel_dma_a_i    ( s_decoder_sb_a_mux_req    [j]  ),
+      .sel_dma_b_i    ( s_decoder_sb_b_mux_req    [j]  )
+    );
+
+    for (genvar k = 0; k < BANKS_PER_SUPERBANK; k++) begin : gen_amo_shim
+      localparam i = j * BANKS_PER_SUPERBANK + k;
+      // initial $display(" -> Generate Amo Shim for Bank %2d (%2d-%2d)", i, j, k);
+      // Map ATOPs by RI5CYs to AMOs.
+      logic [DATA_WIDTH-1:0] data;
+      logic [5:0] atop;
+      logic [3:0] amo;
+      assign atop = s_sb_mux_amo_shim_atop[j][k];
+      always_comb begin
+        data = s_sb_mux_amo_shim_wdata[j][k];
+        if (atop[5]) begin
+          unique casez (atop[4:0])
+            riscv_defines::AMO_ADD:   amo = 4'h2;
+            riscv_defines::AMO_SWAP:  amo = 4'h1;
+            riscv_defines::AMO_LR:    $error("Unsupported LR on L1!");
+            riscv_defines::AMO_SC:    $error("Unsupported SC on L1!");
+            default: begin
+              assert (atop[1:0] == '0) else $error("Illegal AMO!");
+              unique case (atop[4:2])
+                riscv_defines::AMO_XOR[4:2]:  amo = 4'h5;
+                riscv_defines::AMO_OR[4:2]:   amo = 4'h4;
+                riscv_defines::AMO_AND[4:2]:  amo = 4'h3;
+                riscv_defines::AMO_MIN[4:2]:  amo = 4'h8;
+                riscv_defines::AMO_MAX[4:2]:  amo = 4'h6;
+                riscv_defines::AMO_MINU[4:2]: amo = 4'h9;
+                riscv_defines::AMO_MAXU[4:2]: amo = 4'h7;
+              endcase
+            end
+          endcase
+        end else begin
+          amo = 4'h0; // AMONone
+        end
+      end
+      logic write_enable;
+      logic [ADDR_MEM_WIDTH+2-1:0] addr;
+      amo_shim #(
+        .AddrMemWidth (ADDR_MEM_WIDTH+2),
+        .DataWidth    (DATA_WIDTH)
+      ) i_amo_shim (
+        .clk_i,
+        .rst_ni,
+
+        .in_req_i       ( s_sb_mux_amo_shim_req[j][k]         ),
+        .in_gnt_o       ( s_sb_mux_amo_shim_gnt[j][k]         ),
+        .in_add_i       ({s_sb_mux_amo_shim_add[j][k], 2'b00} ),
+        .in_amo_i       ( amo                                 ),
+        .in_wen_i       (~s_sb_mux_amo_shim_wen[j][k]         ), // 0 = write, 1 = read
+        .in_wdata_i     ( data                                ),
+        .in_be_i        ( s_sb_mux_amo_shim_be[j][k]          ),
+        .in_rdata_o     ( s_sb_mux_amo_shim_rdata [j][k]      ),
+
+        .out_req_o      ( tcdm_sram_master[i].req             ),
+        .out_add_o      ( addr                                ),
+        .out_wen_o      ( write_enable                        ),
+        .out_wdata_o    ( tcdm_sram_master[i].wdata           ),
+        .out_be_o       ( tcdm_sram_master[i].be              ),
+        .out_rdata_i    ( tcdm_sram_master[i].rdata           ),
+        .dma_access_i   ( s_decoder_sb_a_mux_req[j] | s_decoder_sb_b_mux_req[j] ),
+        .amo_conflict_o ( )
+      );
+      always_comb begin
+        tcdm_sram_master[i].add = '0;
+        tcdm_sram_master[i].add[ADDR_MEM_WIDTH-1:0] = addr[ADDR_MEM_WIDTH+2-1:2];
+      end
+      assign tcdm_sram_master[i].wen = ~write_enable;
+    end // gen_amo_shim
+  end // gen_superbank
+
+  // peripheral logarithmic interconnect
+  XBAR_PE #(
+    .N_CH0              ( NB_CORES             ),
+    .N_CH1              ( NB_MPERIPHS          ),
+    .N_SLAVE            ( NB_SPERIPHS          ),
+    .ID_WIDTH           ( NB_CORES+NB_MPERIPHS ),
+    .PE_LSB             ( 0                    ),
+    .PE_MSB             ( ADDR_WIDTH-1         ),
+    .LOG_CLUSTER        ( LOG_CLUSTER          ),
+    .ADDR_WIDTH         ( ADDR_WIDTH           ),
+    .DATA_WIDTH         ( DATA_WIDTH           ),
+    .BE_WIDTH           ( BE_WIDTH             ),
+    .PE_ROUTING_LSB     ( PE_ROUTING_LSB       ),
+    .PE_ROUTING_MSB     ( PE_ROUTING_MSB       ),
+    .CLUSTER_ALIAS      ( CLUSTER_ALIAS        ),
+    .CLUSTER_ALIAS_BASE ( CLUSTER_ALIAS_BASE   )
+  ) xbar_pe_inst (
+    .clk              ( clk_i                                                   ),
+    .rst_n            ( rst_ni                                                  ),
+    .CLUSTER_ID       ( 5'b00000                                                ),
+    .data_req_i       ( {s_mperiph_bus_req,         s_core_periph_bus_req}      ),
+    .data_add_i       ( {s_mperiph_bus_add,         s_core_periph_bus_add}      ),
+    .data_wen_i       ( {s_mperiph_bus_wen,         s_core_periph_bus_wen}      ),
+    .data_atop_i      ( {{NB_MPERIPHS{6'b000000}},  s_core_periph_bus_atop}     ),
+    .data_wdata_i     ( {s_mperiph_bus_wdata,       s_core_periph_bus_wdata}    ),
+    .data_be_i        ( {s_mperiph_bus_be,          s_core_periph_bus_be}       ),
+    .data_gnt_o       ( {s_mperiph_bus_gnt,         s_core_periph_bus_gnt}      ),
+    .data_r_valid_o   ( {s_mperiph_bus_r_valid,     s_core_periph_bus_r_valid}  ),
+    .data_r_rdata_o   ( {s_mperiph_bus_r_rdata,     s_core_periph_bus_r_rdata}  ),
+    .data_r_opc_o     ( {s_mperiph_bus_r_opc,       s_core_periph_bus_r_opc}    ),
+    .data_req_o       ( s_speriph_bus_req                                       ),
+    .data_add_o       ( s_speriph_bus_add                                       ),
+    .data_wen_o       ( s_speriph_bus_wen                                       ),
+    .data_atop_o      ( s_speriph_bus_atop                                      ),
+    .data_wdata_o     ( s_speriph_bus_wdata                                     ),
+    .data_be_o        ( s_speriph_bus_be                                        ),
+    .data_ID_o        ( s_speriph_bus_id                                        ),
+    .data_gnt_i       ( s_speriph_bus_gnt                                       ),
+    .data_r_rdata_i   ( s_speriph_bus_r_rdata                                   ),
+    .data_r_valid_i   ( s_speriph_bus_r_valid                                   ),
+    .data_r_ID_i      ( s_speriph_bus_r_id                                      ),
+    .data_r_opc_i     ( s_speriph_bus_r_opc                                     )
+  );
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/cluster_peripherals.sv b/hw/deps/pulp_cluster/rtl/cluster_peripherals.sv
new file mode 100644
index 0000000..c184a4e
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cluster_peripherals.sv
@@ -0,0 +1,274 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * cluster_peripherals.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+import pulp_cluster_package::*;
+
+module cluster_peripherals
+#(
+  parameter NB_CORES       = 4,
+  parameter NB_MPERIPHS    = 1,
+  parameter NB_CACHE_BANKS = 4,
+  parameter NB_SPERIPHS    = 8,
+  parameter NB_TCDM_BANKS  = 8,
+  parameter NB_HWPE_PORTS  = 1,
+  parameter ROM_BOOT_ADDR  = 32'h1A000000,
+  parameter BOOT_ADDR      = 32'h1C000000,
+  parameter EVNT_WIDTH     = 8,
+  parameter FEATURE_DEMUX_MAPPED = 1
+)
+(
+  input  logic                        clk_i,
+  input  logic                        rst_ni,
+  input  logic                        ref_clk_i,
+  input  logic                         test_mode_i,
+
+  input  logic [NB_CORES-1:0]         dma_events_i,
+  input  logic [NB_CORES-1:0]         dma_irq_i,
+  input  logic                        en_sa_boot_i,
+  input  logic                        fetch_en_i,
+  input  logic [NB_CORES-1:0]         core_busy_i,
+  output logic [NB_CORES-1:0]         core_clk_en_o,
+  output logic                        fregfile_disable_o,
+  
+  output logic [NB_CORES-1:0][31:0]   boot_addr_o,
+  
+  output logic                        cluster_cg_en_o,
+  
+  output logic                        busy_o,
+  
+  XBAR_PERIPH_BUS.Slave               speriph_slave[NB_SPERIPHS-2:0],
+  XBAR_PERIPH_BUS.Slave               core_eu_direct_link[NB_CORES-1:0],
+  
+  XBAR_PERIPH_BUS.Master              dma_cfg_master,
+  input  logic                        dma_pe_irq_i,
+  output logic                        pf_event_o,
+  
+  output logic                        soc_periph_evt_ready_o,
+  input  logic                        soc_periph_evt_valid_i,
+  input  logic [EVNT_WIDTH-1:0]       soc_periph_evt_data_i,
+  
+  input  logic [NB_CORES-1:0]         dbg_core_halted_i,
+  output logic [NB_CORES-1:0]         dbg_core_halt_o,
+  output logic [NB_CORES-1:0]         dbg_core_resume_o,
+  
+  output logic                        eoc_o,
+  output logic [NB_CORES-1:0]         fetch_enable_reg_o, //fetch enable driven by the internal register
+  output logic [NB_CORES-1:0][4:0]    irq_id_o,
+  input  logic [NB_CORES-1:0][4:0]    irq_ack_id_i,
+  output logic [NB_CORES-1:0]         irq_req_o,
+  input  logic [NB_CORES-1:0]         irq_ack_i,
+  
+  // SRAM SPEED REGULATION --> TCDM
+  output logic [1:0]                  TCDM_arb_policy_o,
+
+  XBAR_PERIPH_BUS.Master              hwce_cfg_master,
+  input logic [NB_CORES-1:0][3:0]     hwacc_events_i,
+  output logic                        hwpe_sel_o,
+  output logic                        hwpe_en_o,
+
+  // Control ports
+  MP_PF_ICACHE_CTRL_UNIT_BUS.Master      IC_ctrl_unit_bus
+);
+   
+  logic                      s_timer_out_lo_event;
+  logic                      s_timer_out_hi_event;
+  logic                      s_timer_in_lo_event;
+  logic                      s_timer_in_hi_event;
+  
+  logic [NB_CORES-1:0][31:0] s_cluster_events;
+  logic [NB_CORES-1:0][3:0]  s_acc_events;
+  logic [NB_CORES-1:0][1:0]  s_timer_events;
+  logic [NB_CORES-1:0][1:0]  s_dma_events;
+  
+  logic [NB_CORES-1:0]  s_fetch_en_cc;
+
+  logic [NB_SPERIPH_PLUGS_EU-1:0]             eu_speriph_plug_req;
+  logic [NB_SPERIPH_PLUGS_EU-1:0][31:0]       eu_speriph_plug_add;
+  logic [NB_SPERIPH_PLUGS_EU-1:0]             eu_speriph_plug_wen;
+  logic [NB_SPERIPH_PLUGS_EU-1:0][31:0]       eu_speriph_plug_wdata;
+  logic [NB_SPERIPH_PLUGS_EU-1:0][3:0]        eu_speriph_plug_be;
+  logic [NB_SPERIPH_PLUGS_EU-1:0][NB_CORES:0] eu_speriph_plug_id;
+
+  logic soc_periph_evt_valid, soc_periph_evt_ready;
+  logic [7:0] soc_periph_evt_data;
+   
+  // internal speriph bus to combine multiple plugs to new event unit
+  XBAR_PERIPH_BUS speriph_slave_eu_comb();
+  MESSAGE_BUS eu_message_master();  
+  
+  // decide between common or core-specific event sources
+  generate
+    for (genvar I=0; I<NB_CORES; I++) begin
+      assign s_cluster_events[I] = {30'd0,pf_event_o,dma_pe_irq_i};
+      assign s_acc_events[I]     = hwacc_events_i[I];
+      assign s_timer_events[I]   = {s_timer_out_hi_event,s_timer_out_lo_event};
+      assign s_dma_events[I]     = {dma_irq_i[I],dma_events_i[I]};
+    end
+  endgenerate
+  
+  assign fetch_enable_reg_o = s_fetch_en_cc;
+  
+  cluster_control_unit #(
+    .PER_ID_WIDTH  ( NB_CORES+NB_MPERIPHS        ),
+    .NB_CORES      ( NB_CORES                    ),
+    .ROM_BOOT_ADDR ( ROM_BOOT_ADDR               ),
+    .BOOT_ADDR     ( BOOT_ADDR                   )
+  ) cluster_control_unit_i (
+    .clk_i              ( clk_i                      ),
+    .rst_ni             ( rst_ni                     ),
+    .en_sa_boot_i       ( en_sa_boot_i               ),
+    .fetch_en_i         ( fetch_en_i                 ),
+    .cluster_cg_en_o    ( cluster_cg_en_o            ),
+    .boot_addr_o        ( boot_addr_o                ),
+    .speriph_slave      ( speriph_slave[SPER_EOC_ID] ),
+    .eoc_o              ( eoc_o                      ),
+    .event_o            (                            ),
+    .hwpe_sel_o         ( hwpe_sel_o                 ),
+    .hwpe_en_o          ( hwpe_en_o                  ),
+    .core_halted_i      ( dbg_core_halted_i          ),
+    .core_halt_o        ( dbg_core_halt_o            ),
+    .core_resume_o      ( dbg_core_resume_o          ),
+    .fetch_enable_o     ( s_fetch_en_cc              ),
+    .TCDM_arb_policy_o  ( TCDM_arb_policy_o          ),
+    .fregfile_disable_o ( fregfile_disable_o         )
+  );
+  
+  cluster_timer_wrap #(
+    .ID_WIDTH(NB_CORES+NB_MPERIPHS)
+  ) cluster_timer_wrap_i (
+    .clk_i        ( clk_i                        ),
+    .rst_ni       ( rst_ni                       ),
+    .ref_clk_i    ( ref_clk_i                    ),
+    .periph_slave ( speriph_slave[SPER_TIMER_ID] ),
+    .event_lo_i   ( 1'b0                         ),
+    .event_hi_i   ( 1'b0                         ),
+    .irq_lo_o     ( s_timer_out_lo_event         ),
+    .irq_hi_o     ( s_timer_out_hi_event         ),
+    .busy_o       ( busy_o                       )
+  );
+   
+  event_unit_top #(
+    .NB_CORES     ( NB_CORES   ),
+    .NB_BARR      ( NB_CORES   ),
+    .PER_ID_WIDTH ( NB_CORES+1 ),
+    .EVNT_WIDTH   ( EVNT_WIDTH )
+  ) event_unit_flex_i (
+    .clk_i                  ( clk_i                  ),
+    .rst_ni                 ( rst_ni                 ),
+    .test_mode_i            ( test_mode_i            ),
+    .acc_events_i           ( s_acc_events           ),
+    .dma_events_i           ( s_dma_events           ),
+    .timer_events_i         ( s_timer_events         ),
+    .cluster_events_i       ( s_cluster_events       ),
+    .core_irq_id_o          ( irq_id_o               ),
+    .core_irq_ack_id_i      ( irq_ack_id_i           ),
+    .core_irq_req_o         ( irq_req_o              ),
+    .core_irq_ack_i         ( irq_ack_i              ),
+    .core_busy_i            ( core_busy_i            ),
+    .core_clock_en_o        ( core_clk_en_o          ),
+    .speriph_slave          ( speriph_slave_eu_comb  ),
+    .eu_direct_link         ( core_eu_direct_link    ),
+    .soc_periph_evt_valid_i ( soc_periph_evt_valid_i ),
+    .soc_periph_evt_ready_o ( soc_periph_evt_ready_o ),
+    .soc_periph_evt_data_i  ( soc_periph_evt_data_i  ),  
+    .message_master         ( eu_message_master      )
+  );
+
+  // event unit binding
+  assign eu_message_master.r_valid = 1'b1;
+  assign eu_message_master.r_id    = '0;
+  assign eu_message_master.r_rdata = 32'b0;
+  assign eu_message_master.r_opc   = 1'b0;
+  assign eu_message_master.gnt     = 1'b1;
+
+  // combine number of required slave ports for event unit
+  generate
+    for (genvar I = 0; I < NB_SPERIPH_PLUGS_EU; I++ ) begin
+      assign speriph_slave[SPER_EVENT_U_ID+I].gnt     = speriph_slave_eu_comb.gnt;
+      assign speriph_slave[SPER_EVENT_U_ID+I].r_valid = speriph_slave_eu_comb.r_valid;
+      assign speriph_slave[SPER_EVENT_U_ID+I].r_opc   = speriph_slave_eu_comb.r_opc;
+      assign speriph_slave[SPER_EVENT_U_ID+I].r_id    = speriph_slave_eu_comb.r_id;
+      assign speriph_slave[SPER_EVENT_U_ID+I].r_rdata = speriph_slave_eu_comb.r_rdata;
+      assign eu_speriph_plug_req[I]   = speriph_slave[SPER_EVENT_U_ID+I].req;
+      assign eu_speriph_plug_add[I]   = speriph_slave[SPER_EVENT_U_ID+I].add;
+      assign eu_speriph_plug_wen[I]   = speriph_slave[SPER_EVENT_U_ID+I].wen;
+      assign eu_speriph_plug_wdata[I] = speriph_slave[SPER_EVENT_U_ID+I].wdata;
+      assign eu_speriph_plug_be[I]    = speriph_slave[SPER_EVENT_U_ID+I].be;
+      assign eu_speriph_plug_id[I]    = speriph_slave[SPER_EVENT_U_ID+I].id;
+    end
+  endgenerate
+
+  assign speriph_slave_eu_comb.req   = |eu_speriph_plug_req;
+  assign speriph_slave_eu_comb.add   = (eu_speriph_plug_req == 2'b10) ? eu_speriph_plug_add[1]   : eu_speriph_plug_add[0];
+  assign speriph_slave_eu_comb.wen   = (eu_speriph_plug_req == 2'b10) ? eu_speriph_plug_wen[1]   : eu_speriph_plug_wen[0];
+  assign speriph_slave_eu_comb.wdata = (eu_speriph_plug_req == 2'b10) ? eu_speriph_plug_wdata[1] : eu_speriph_plug_wdata[0];
+  assign speriph_slave_eu_comb.be    = (eu_speriph_plug_req == 2'b10) ? eu_speriph_plug_be[1]    : eu_speriph_plug_be[0];
+  assign speriph_slave_eu_comb.id    = (eu_speriph_plug_req == 2'b10) ? eu_speriph_plug_id[1]    : eu_speriph_plug_id[0];
+
+  generate
+    if(FEATURE_DEMUX_MAPPED == 0) begin : eu_not_demux_mapped_gen
+      for(genvar i=0;i< NB_CORES; i++) begin
+        assign core_eu_direct_link[i].gnt     = 1'b0;
+        assign core_eu_direct_link[i].r_rdata = 32'h0000_0000;
+        assign core_eu_direct_link[i].r_valid = 1'b0;
+        assign core_eu_direct_link[i].r_opc   = 1'b0;
+      end
+    end
+  endgenerate
+     
+  mp_pf_icache_ctrl_unit #(
+    .NB_CACHE_BANKS ( NB_CACHE_BANKS       ),
+    .NB_CORES       ( NB_CORES             ),
+    .ID_WIDTH       ( NB_CORES+NB_MPERIPHS )
+  ) icache_ctrl_unit_i (
+    .clk_i                  ( clk_i                           ),
+    .rst_ni                 ( rst_ni                          ),
+    .speriph_slave          ( speriph_slave[SPER_ICACHE_CTRL] ),
+    .IC_ctrl_unit_master_if ( IC_ctrl_unit_bus                ),
+    .pf_event_o             ( pf_event_o                      )
+  );
+
+  // dma binding
+  assign speriph_slave[SPER_DMA_ID].gnt     = dma_cfg_master.gnt;
+  assign speriph_slave[SPER_DMA_ID].r_rdata = dma_cfg_master.r_rdata;
+  assign speriph_slave[SPER_DMA_ID].r_opc   = dma_cfg_master.r_opc;
+  assign speriph_slave[SPER_DMA_ID].r_id    = dma_cfg_master.r_id;
+  assign speriph_slave[SPER_DMA_ID].r_valid = dma_cfg_master.r_valid;
+  
+  assign dma_cfg_master.req   = speriph_slave[SPER_DMA_ID].req;
+  assign dma_cfg_master.add   = speriph_slave[SPER_DMA_ID].add;
+  assign dma_cfg_master.wen   = speriph_slave[SPER_DMA_ID].wen;
+  assign dma_cfg_master.wdata = speriph_slave[SPER_DMA_ID].wdata;
+  assign dma_cfg_master.be    = speriph_slave[SPER_DMA_ID].be;
+  assign dma_cfg_master.id    = speriph_slave[SPER_DMA_ID].id;
+    
+  // accelerator binding
+  assign speriph_slave[SPER_HWPE_ID].gnt     = hwce_cfg_master.gnt;
+  assign speriph_slave[SPER_HWPE_ID].r_rdata = hwce_cfg_master.r_rdata;
+  assign speriph_slave[SPER_HWPE_ID].r_opc   = hwce_cfg_master.r_opc;
+  assign speriph_slave[SPER_HWPE_ID].r_id    = hwce_cfg_master.r_id;
+  assign speriph_slave[SPER_HWPE_ID].r_valid = hwce_cfg_master.r_valid;
+  
+  assign hwce_cfg_master.req   = speriph_slave[SPER_HWPE_ID].req;
+  assign hwce_cfg_master.add   = speriph_slave[SPER_HWPE_ID].add;
+  assign hwce_cfg_master.wen   = speriph_slave[SPER_HWPE_ID].wen;
+  assign hwce_cfg_master.wdata = speriph_slave[SPER_HWPE_ID].wdata;
+  assign hwce_cfg_master.be    = speriph_slave[SPER_HWPE_ID].be;
+  assign hwce_cfg_master.id    = speriph_slave[SPER_HWPE_ID].id;
+   
+endmodule // cluster_peripherals
diff --git a/hw/deps/pulp_cluster/rtl/cluster_timer_wrap.sv b/hw/deps/pulp_cluster/rtl/cluster_timer_wrap.sv
new file mode 100644
index 0000000..1d9f915
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cluster_timer_wrap.sv
@@ -0,0 +1,71 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * cluster_timer_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module cluster_timer_wrap
+  #(
+    parameter ID_WIDTH  = 2
+    )
+   (
+    input  logic          clk_i,
+    input  logic          rst_ni,
+    input  logic          ref_clk_i,
+    
+    XBAR_PERIPH_BUS.Slave periph_slave,
+    
+    input  logic          event_lo_i,
+    input  logic          event_hi_i,
+    
+    output logic          irq_lo_o,
+    output logic          irq_hi_o,
+    
+    output logic          busy_o
+    );
+   
+   timer_unit
+     #(
+       .ID_WIDTH        ( ID_WIDTH             )
+       )
+   timer_unit_i
+     (
+      .clk_i            ( clk_i                ),
+      .rst_ni           ( rst_ni               ),
+      .ref_clk_i        ( ref_clk_i            ),
+      
+      .req_i            ( periph_slave.req     ),
+      .addr_i           ( periph_slave.add     ),
+      .wen_i            ( periph_slave.wen     ),
+      .wdata_i          ( periph_slave.wdata   ),
+      .be_i             ( periph_slave.be      ),
+      .id_i             ( periph_slave.id      ),
+      .gnt_o            ( periph_slave.gnt     ),
+      
+      .r_valid_o        ( periph_slave.r_valid ),
+      .r_opc_o          ( periph_slave.r_opc   ),
+      .r_id_o           ( periph_slave.r_id    ),
+      .r_rdata_o        ( periph_slave.r_rdata ),
+      
+      .event_lo_i       ( event_lo_i           ),
+      .event_hi_i       ( event_hi_i           ),
+      
+      .irq_lo_o         ( irq_lo_o             ),
+      .irq_hi_o         ( irq_hi_o             ),
+      
+      .busy_o           ( busy_o               )
+      );
+   
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/core_demux.sv b/hw/deps/pulp_cluster/rtl/core_demux.sv
new file mode 100644
index 0000000..f9e6cdd
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/core_demux.sv
@@ -0,0 +1,568 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * core_demux.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+//`define  PERF_CNT
+
+module core_demux
+#(
+  parameter int ADDR_WIDTH = 32,
+  parameter int DATA_WIDTH = 32,
+  parameter int BYTE_ENABLE_BIT = DATA_WIDTH/8,
+  parameter bit CLUSTER_ALIAS = 1'b1,
+  parameter int CLUSTER_ALIAS_BASE = 12'h000,
+  parameter bit DEM_PER_BEFORE_TCDM_TS = 1'b0,
+  parameter bit REMAP_ADDRESS = 1'b0
+)
+(
+  input logic                          clk,
+  input logic                          rst_ni,
+  input logic                          test_en_i,
+  input logic [3:0]                    base_addr_i,
+
+  // CORE SIDE
+  input logic                          data_req_i,
+  input logic [ADDR_WIDTH - 1:0]       data_add_i,
+  input logic                          data_wen_i,
+  input logic [5:0]                    data_atop_i,
+  input logic [DATA_WIDTH - 1:0]       data_wdata_i,
+  input logic [BYTE_ENABLE_BIT - 1:0]  data_be_i,
+  output logic                         data_gnt_o,
+
+  input logic                          data_r_gnt_i,    // Data Response Grant (For LOAD/STORE commands)
+  output logic                         data_r_valid_o,  // Data Response Valid (For LOAD/STORE commands)
+  output logic [DATA_WIDTH - 1:0]      data_r_rdata_o,  // Data Response DATA (For LOAD commands)
+  output logic                         data_r_opc_o,    // Data Response Error
+
+  // Low Latency log interconnect 
+  output logic                         data_req_o_SH,
+  output logic [ADDR_WIDTH - 1:0]      data_add_o_SH,
+  output logic                         data_wen_o_SH,
+  output logic [5:0]                   data_atop_o_SH,
+  output logic [DATA_WIDTH - 1:0]      data_wdata_o_SH,
+  output logic [BYTE_ENABLE_BIT - 1:0] data_be_o_SH,
+  input logic                          data_gnt_i_SH,
+  input logic                          data_r_valid_i_SH,
+  input logic [DATA_WIDTH - 1:0]       data_r_rdata_i_SH,
+
+  // externally memory-mapped peripherals
+  output logic                         data_req_o_EXT,
+  output logic [ADDR_WIDTH - 1:0]      data_add_o_EXT,
+  output logic                         data_wen_o_EXT,
+  output logic [DATA_WIDTH - 1:0]      data_wdata_o_EXT,
+  output logic [BYTE_ENABLE_BIT - 1:0] data_be_o_EXT,
+  input logic                          data_gnt_i_EXT,
+  input logic                          data_r_valid_i_EXT,
+  input logic [DATA_WIDTH - 1:0]       data_r_rdata_i_EXT,
+  input logic                          data_r_opc_i_EXT,
+  
+  // Peripheral interconnect
+  output logic                         data_req_o_PE,
+  output logic [ADDR_WIDTH - 1:0]      data_add_o_PE,
+  output logic                         data_wen_o_PE,
+  output logic [5:0]                   data_atop_o_PE,
+  output logic [DATA_WIDTH - 1:0]      data_wdata_o_PE,
+  output logic [BYTE_ENABLE_BIT - 1:0] data_be_o_PE,
+  input logic                          data_gnt_i_PE,
+  input logic                          data_r_valid_i_PE,
+  input logic                          data_r_opc_i_PE,
+  input logic [DATA_WIDTH - 1:0]       data_r_rdata_i_PE,
+  
+  // Performance Counters
+  output logic                         perf_l2_ld_o, // nr of L2 loads
+  output logic                         perf_l2_st_o, // nr of L2 stores
+  output logic                         perf_l2_ld_cyc_o, // cycles used for L2 loads
+  output logic                         perf_l2_st_cyc_o,  // cycles used for L2 stores
+  
+  input  logic [5:0]                   CLUSTER_ID
+);
+   
+  logic [10:0]  CLUSTER_ALIAS_BASE_11;
+  logic [11:0]  CLUSTER_ALIAS_BASE_12,
+                CLUSTER_ALIAS_TCDM_RW,
+                CLUSTER_ALIAS_TCDM_TS,
+                CLUSTER_ALIAS_DEM_PER;
+
+  logic                                  s_data_req_PE;
+  logic                                  s_data_gnt_PE;  
+  logic [DATA_WIDTH - 1:0]               s_data_r_data_PE;
+  logic                                  s_data_r_valid_PE;
+  logic                                  s_data_r_opc_PE;
+  logic [DATA_WIDTH - 1:0]               s_data_r_data_PE_0;
+  logic                                  s_data_r_valid_PE_0;
+  logic                                  s_data_r_opc_PE_0;
+
+  enum logic [1:0]                      { TRANS_IDLE, TRANS_PENDING, TRANS_GRANTED } CS, NS;
+
+  // From L1 Arbiter
+  logic                                  data_req_to_L2;
+  logic [ADDR_WIDTH - 1:0]               data_add_to_L2;
+  logic                                  data_wen_to_L2;
+  logic [DATA_WIDTH - 1:0]               data_wdata_to_L2;
+  logic [BYTE_ENABLE_BIT - 1:0]          data_be_to_L2;
+  logic                                  data_gnt_from_L2;
+  
+  enum logic [1:0]                       {SH, PE, EXT } request_destination, destination;
+
+  logic [ADDR_WIDTH - 1:0]                data_add_int;
+   
+  // Signal to PERIPH FIFO
+  logic                                   data_busy_PE_fifo;
+  logic                                   data_req_PE_fifo;
+  logic [ADDR_WIDTH - 1:0]                data_add_PE_fifo;
+  logic                                   data_wen_PE_fifo;
+  logic [5:0]                             data_atop_PE_fifo;
+  logic [DATA_WIDTH - 1:0]                data_wdata_PE_fifo;
+  logic [BYTE_ENABLE_BIT - 1:0]           data_be_PE_fifo;
+  logic                                   data_gnt_PE_fifo;
+  
+  logic                                   data_r_valid_PE_fifo;
+  logic                                   data_r_opc_PE_fifo;
+  logic [DATA_WIDTH - 1:0]                data_r_rdata_PE_fifo;
+
+  logic [11:0]                            TCDM_RW;
+  logic [11:0]                            TCDM_TS;
+  logic [11:0]                            DEM_PER;
+
+  assign CLUSTER_ALIAS_BASE_12 = CLUSTER_ALIAS_BASE;
+  assign CLUSTER_ALIAS_BASE_11 = CLUSTER_ALIAS_BASE_12[11:1];
+  assign CLUSTER_ALIAS_TCDM_RW = CLUSTER_ALIAS_BASE_12 + 0;
+  assign CLUSTER_ALIAS_TCDM_TS = CLUSTER_ALIAS_BASE_12 + 1;
+  assign CLUSTER_ALIAS_DEM_PER = CLUSTER_ALIAS_BASE_12 + 2;
+
+  assign TCDM_RW = 12'h100 + (CLUSTER_ID << 2) + 0;
+  assign TCDM_TS = 12'h100 + (CLUSTER_ID << 2) + 1;
+  assign DEM_PER = 12'h100 + (CLUSTER_ID << 2) + 2;
+ 
+  // This section is used to swap the 4 most significant bits of the address 
+  // with the ones that are provided by the base_addr_i
+  // If data_add_i[31:28] == base_addr_i then data_add_i[31:28] are changed in 4'b0001
+  // If data_add_i[31:28] == 4'b0001 --> then th data_add_i[31:28] is changed in base_addr_i
+  // In the other cases, the address is unchanged
+
+  assign data_add_int[27:0] = data_add_i[27:0];
+
+  if (REMAP_ADDRESS) begin : gen_remap_address
+    always_comb begin
+      if (data_add_i[31:28] == base_addr_i) begin
+        data_add_int[31:28] = 4'b0001;
+      end else if (data_add_int[31:28] == 4'b0001) begin
+        data_add_int[31:28] = base_addr_i;
+      end else begin
+        data_add_int[31:28] = data_add_i[31:28];
+      end
+    end
+  end else begin : gen_no_remap_address
+    assign data_add_int[31:28] = data_add_i[31:28];
+  end
+
+  // level 1 request arbiter
+  assign data_add_o_SH   = data_add_int;
+  assign data_wen_o_SH   = data_wen_i;
+  assign data_atop_o_SH  = data_atop_i;
+  assign data_wdata_o_SH = data_wdata_i;
+  assign data_be_o_SH    = data_be_i;
+
+  assign data_add_to_L2   = data_add_int;
+  assign data_wen_to_L2   = data_wen_i;
+  assign data_wdata_to_L2 = data_wdata_i;
+  assign data_be_to_L2    = data_be_i;   
+
+  always_ff @(posedge clk, negedge rst_ni)
+  begin : _UPDATE_RESPONSE_DESTINATION_
+    if(rst_ni == 1'b0) begin
+      request_destination <= SH;
+    end
+    else if (data_req_i) begin
+      if (DEM_PER_BEFORE_TCDM_TS) begin
+
+
+        case ({CLUSTER_ALIAS, data_add_int[31:20]})
+          {1'b0, TCDM_RW},
+          {1'b1, TCDM_RW},
+          {1'b1, CLUSTER_ALIAS_TCDM_RW}: begin
+            if (data_add_int[19:14] == 6'b11_1111) begin
+              request_destination <= EXT;
+            end else begin
+              request_destination <= SH;
+            end
+          end
+
+          {1'b0, TCDM_TS},
+          {1'b1, TCDM_TS},
+          {1'b1, CLUSTER_ALIAS_TCDM_TS}: begin
+            request_destination <= SH;
+          end
+
+          {1'b0, DEM_PER},
+          {1'b1, DEM_PER},
+          {1'b1, CLUSTER_ALIAS_DEM_PER}: begin
+            request_destination <= PE;
+          end
+
+          default: request_destination <= PE;
+        endcase
+
+
+      end else begin
+        case ({CLUSTER_ALIAS, data_add_int[31:20]})
+          {1'b0, TCDM_RW},
+          {1'b1, TCDM_RW},
+          {1'b1, CLUSTER_ALIAS_TCDM_RW},
+          {1'b0, TCDM_TS},
+          {1'b1, TCDM_TS},
+          {1'b1, CLUSTER_ALIAS_TCDM_TS}: begin
+            request_destination <= SH;
+          end
+
+          {1'b0, DEM_PER},
+          {1'b1, DEM_PER},
+          {1'b1, CLUSTER_ALIAS_DEM_PER}: begin
+            if (data_add_int[14]) begin // DEMUX PERIPHERALS
+              request_destination <= EXT; 
+            end else begin
+              request_destination <= PE;
+            end
+          end
+
+          default: request_destination <= PE;
+        endcase
+      end
+    end
+  end
+
+  always_comb
+  begin : _UPDATE_REQUEST_DESTINATION_
+    if (DEM_PER_BEFORE_TCDM_TS) begin
+      case ({CLUSTER_ALIAS, data_add_int[31:20]})
+        {1'b0, TCDM_RW},
+        {1'b1, TCDM_RW},
+        {1'b1, CLUSTER_ALIAS_TCDM_RW}: begin
+          if (data_add_int[19:14] == 6'b11_1111) begin
+            destination = EXT;
+          end else begin
+            destination = SH;
+          end
+        end // CLUSTER or DEM peripherals (mappping based on Germain suggestion)
+
+        {1'b0, TCDM_TS},
+        {1'b1, TCDM_TS},
+        {1'b1, CLUSTER_ALIAS_TCDM_TS}: begin
+          destination = SH;
+        end
+
+        {1'b0, DEM_PER},
+        {1'b1, DEM_PER},
+        {1'b1, CLUSTER_ALIAS_DEM_PER}: begin
+          destination = PE;
+        end
+
+        default: begin
+          destination = PE;
+        end // CLUSTER PERIPHERAL and rest of the memory map
+
+      endcase
+    end else begin
+      case ({CLUSTER_ALIAS, data_add_int[31:20]})
+        {1'b0, TCDM_RW},
+        {1'b1, TCDM_RW},
+        {1'b1, CLUSTER_ALIAS_TCDM_RW},
+        {1'b0, TCDM_TS},
+        {1'b1, TCDM_TS},
+        {1'b1, CLUSTER_ALIAS_TCDM_TS}: begin
+          destination = SH;
+        end
+
+        {1'b0, DEM_PER},
+        {1'b1, DEM_PER},
+        {1'b1, CLUSTER_ALIAS_DEM_PER}: begin
+          if(data_add_int[14]) begin // DEMUX PERIPHERALS
+            destination  = EXT;
+          end else begin
+            destination  = PE;
+          end
+        end
+
+        default: begin
+          destination = PE;
+        end
+      endcase
+    end
+  end    
+   
+  always_comb
+  begin : L1_REQUEST_ARBITER   
+    if (DEM_PER_BEFORE_TCDM_TS) begin
+      if (data_add_int[31:21] == TCDM_RW[11:1] || //LOGARITHMIC INTERCONNECT --> 31:20 --> 0x100 or 0x101
+        (CLUSTER_ALIAS && data_add_int[31:21] == CLUSTER_ALIAS_BASE_11) //LOGARITHMIC INTERCONNECT --> 31:20 --> 0x100 or 0x101 or ALIAS (0x000 or 0x001) or DEM PERIPH
+      ) begin: _TO_DEM_PER_L2_
+        if (data_add_int[19:14] == 6'b11_1111) begin
+          data_req_o_SH  = 1'b0;
+          data_req_to_L2 = data_req_i;
+          data_gnt_o     = data_gnt_from_L2;
+        end else begin: _TO_CLUSTER_L1_
+          data_req_o_SH  = data_req_i;
+          data_req_to_L2 = 1'b0;
+          data_gnt_o     = data_gnt_i_SH;
+        end
+      end else begin: _DPBTT_TO_L2_LEVEL_
+        data_req_o_SH  = 1'b0;
+        data_req_to_L2 = data_req_i;
+        data_gnt_o     = data_gnt_from_L2;
+      end
+    end else begin
+      if (data_add_int[31:21] == TCDM_RW[11:1] || //LOGARITHMIC INTERCONNECT --> 31:20 --> 0x100 or 0x101
+        (CLUSTER_ALIAS && data_add_int[31:21] == CLUSTER_ALIAS_BASE_11) //LOGARITHMIC INTERCONNECT --> 31:20 --> 0x100 or 0x101 or ALIAS (0x000 or 0x001) or DEM PERIPH
+      ) begin: _TO_CLUSTER_
+        data_req_o_SH  = data_req_i;
+        data_req_to_L2 = 1'b0;
+        data_gnt_o     = data_gnt_i_SH;
+      end else begin: _TO_L2_LEVEL_
+        data_req_o_SH  = 1'b0;
+        data_req_to_L2 = data_req_i;
+        data_gnt_o     = data_gnt_from_L2;
+      end
+    end
+  end
+ 
+  // level 2 request arbiter
+  assign data_add_PE_fifo   = data_add_int;
+  assign data_wen_PE_fifo   = data_wen_i;
+  assign data_atop_PE_fifo  = data_atop_i;
+  assign data_wdata_PE_fifo = data_wdata_i;
+  assign data_be_PE_fifo    = data_be_i;
+
+  assign data_add_o_EXT   = data_add_int;
+  assign data_wen_o_EXT   = data_wen_i;
+  assign data_wdata_o_EXT = data_wdata_i;
+  assign data_be_o_EXT    = data_be_i;
+
+  always_comb
+  begin : _L2_REQUEST_ARBITER_
+    if (DEM_PER_BEFORE_TCDM_TS) begin
+      if (data_add_int[19:14] == 6'b11_1111 && (
+        ( CLUSTER_ALIAS && (
+          data_add_int[31:20] == TCDM_RW || data_add_int[31:20] == CLUSTER_ALIAS_TCDM_RW)
+        ) ||
+        (!CLUSTER_ALIAS && data_add_int[31:20] == DEM_PER)
+      )) begin: _DPBTT_TO_DEMUX_PERIPH_ //Peripheral --> add_i[31:0] --> 0x100F_FC00 to 0x100F_FFFF
+        data_req_PE_fifo = 1'b0;
+        data_req_o_EXT  = data_req_to_L2;
+        data_gnt_from_L2 = data_gnt_i_EXT;
+      end else begin: _DPBTT_TO_PERIPHERAL_INTERCO_
+        data_req_PE_fifo = s_data_req_PE;
+        data_req_o_EXT   = 1'b0;
+        data_gnt_from_L2 = s_data_gnt_PE;
+      end
+    end else begin
+      if (data_add_int[14] && (
+        data_add_int[31:20] == DEM_PER ||
+        (CLUSTER_ALIAS && data_add_int[31:20] == CLUSTER_ALIAS_DEM_PER)
+      )) begin: _TO_DEMUX_PERIPH_ //Peripheral --> add_i[31:0] --> 0x1020_4000 to 0x1020_7FFF
+        data_req_PE_fifo = 1'b0;
+        data_req_o_EXT  = data_req_to_L2;
+        data_gnt_from_L2 = data_gnt_i_EXT;
+      end else begin: _TO_PERIPHERAL_INTERCO_
+        data_req_PE_fifo = s_data_req_PE;
+        data_req_o_EXT   = 1'b0;
+        data_gnt_from_L2 = s_data_gnt_PE;
+      end
+    end
+  end
+
+  // response arbiter
+  always_comb
+  begin: _RESPONSE_ARBITER_
+    case(request_destination)
+      SH : begin
+        data_r_valid_o = data_r_valid_i_SH;
+        data_r_rdata_o = data_r_rdata_i_SH;
+        data_r_opc_o   = 1'b0;
+      end
+
+      PE : begin
+        data_r_valid_o = s_data_r_valid_PE;
+        data_r_rdata_o = s_data_r_data_PE;
+        data_r_opc_o   = s_data_r_opc_PE;
+      end
+
+      EXT : begin
+        data_r_valid_o = data_r_valid_i_EXT;
+        data_r_rdata_o = data_r_rdata_i_EXT;
+        data_r_opc_o   = data_r_opc_i_EXT;
+      end
+
+      default : begin
+        data_r_valid_o = 1'b0;
+        data_r_rdata_o = 'x;
+        data_r_opc_o   = 1'b0;
+      end
+    endcase
+  end
+
+  // pe interface
+  always_ff @(posedge clk, negedge rst_ni)
+  begin
+    if(rst_ni == 1'b0) begin
+      CS <= TRANS_IDLE;
+    end
+    else begin
+      CS <= NS;
+    end
+  end
+
+  always_comb
+  begin
+    s_data_gnt_PE   = 1'b0;
+    s_data_req_PE   = 1'b0;
+    case(CS)
+      TRANS_IDLE : begin
+        if( ( data_req_i == 1'b1 )  &&  ( destination == PE ) ) begin
+          s_data_req_PE = 1'b1;
+          if (data_gnt_PE_fifo == 1'b1) begin
+            NS = TRANS_PENDING;
+          end
+          else begin
+            NS = TRANS_IDLE;
+          end
+        end
+        else begin
+          NS = TRANS_IDLE;
+        end
+      end
+      TRANS_PENDING : begin
+        if (data_r_valid_PE_fifo == 1'b1) begin
+          NS = TRANS_GRANTED;
+        end
+        else begin
+          NS = TRANS_PENDING;
+        end
+      end
+      TRANS_GRANTED : begin
+        s_data_gnt_PE = 1'b1;
+        NS            = TRANS_IDLE;
+      end
+      default : begin
+        NS = TRANS_IDLE;
+      end
+    endcase
+  end
+
+  // periph response generation
+  always_ff @(posedge clk, negedge rst_ni)
+  begin
+    if(rst_ni == 1'b0) begin
+      s_data_r_valid_PE_0 <= '0;
+      s_data_r_data_PE_0  <= '0;
+      s_data_r_opc_PE_0   <= '0;
+    end
+    else begin
+      s_data_r_valid_PE_0 <= data_r_valid_PE_fifo;
+      if(data_r_valid_PE_fifo) begin
+        s_data_r_data_PE_0  <= data_r_rdata_PE_fifo;
+        s_data_r_opc_PE_0   <= data_r_opc_PE_fifo;
+      end
+    end
+  end
+
+  always_ff @(posedge clk, negedge rst_ni) begin
+    if(rst_ni == 1'b0) begin
+      s_data_r_valid_PE <= '0;
+      s_data_r_data_PE  <= '0;
+      s_data_r_opc_PE   <= '0;
+    end
+    else begin
+      s_data_r_valid_PE <= s_data_r_valid_PE_0;
+      if(s_data_r_valid_PE_0) begin
+        s_data_r_data_PE  <= s_data_r_data_PE_0;
+        s_data_r_opc_PE   <= s_data_r_opc_PE_0;
+      end
+    end
+  end
+
+  periph_FIFO #(
+    .ADDR_WIDTH      ( ADDR_WIDTH   ),
+    .DATA_WIDTH      ( DATA_WIDTH   ),
+    .BYTE_ENABLE_BIT ( DATA_WIDTH/8 )
+  ) periph_FIFO_i (
+    .clk_i          ( clk                  ),
+    .rst_ni         ( rst_ni               ),
+    .test_en_i      ( test_en_i            ),
+
+    //Input SIde REQ
+    .data_req_i     ( data_req_PE_fifo     ),
+    .data_add_i     ( data_add_PE_fifo     ),
+    .data_wen_i     ( data_wen_PE_fifo     ),
+    .data_atop_i    ( data_atop_PE_fifo    ),
+    .data_wdata_i   ( data_wdata_PE_fifo   ),
+    .data_be_i      ( data_be_PE_fifo      ),
+    .data_gnt_o     ( data_gnt_PE_fifo     ),
+
+    //Output side REQ
+    .data_req_o     ( data_req_o_PE        ),
+    .data_add_o     ( data_add_o_PE        ),
+    .data_wen_o     ( data_wen_o_PE        ),
+    .data_atop_o    ( data_atop_o_PE       ),
+    .data_wdata_o   ( data_wdata_o_PE      ),
+    .data_be_o      ( data_be_o_PE         ),
+    .data_gnt_i     ( data_gnt_i_PE        ),
+
+    //Input Side RESP
+    .data_r_valid_i ( data_r_valid_i_PE    ),
+    .data_r_opc_i   ( data_r_opc_i_PE      ),
+    .data_r_rdata_i ( data_r_rdata_i_PE    ),
+
+    //Output Side RESP
+    .data_r_valid_o ( data_r_valid_PE_fifo ),
+    .data_r_opc_o   ( data_r_opc_PE_fifo   ),
+    .data_r_rdata_o ( data_r_rdata_PE_fifo )
+  );
+
+  // Performance Counters
+  assign perf_l2_ld_o     = data_req_to_L2 & data_gnt_from_L2 & data_wen_i;
+  assign perf_l2_st_o     = data_req_to_L2 & data_gnt_from_L2 & (~data_wen_i);
+  assign perf_l2_ld_cyc_o = data_req_to_L2 & data_wen_i;
+  assign perf_l2_st_cyc_o = data_req_to_L2 & (~data_wen_i);
+
+`ifdef PERF_CNT
+  logic [31:0] STALL_TCDM;
+  logic [31:0] STALL_L2;
+
+  logic clear_regs, enable_regs;
+
+  always_ff @(posedge clk or negedge rst_ni) 
+  begin
+    if(~rst_ni) begin
+      STALL_TCDM <= '0;
+      STALL_L2 <= '0;
+    end 
+    else begin
+      if(clear_regs) begin 
+        STALL_TCDM <= '0;
+        STALL_L2 <= '0;
+      end
+      else if(enable_regs) begin
+        if( data_req_o_SH & ~data_gnt_i_SH )
+          STALL_TCDM <= STALL_TCDM + 1'b1;
+        if( data_req_to_L2 & ~data_gnt_from_L2 )
+          STALL_L2 <= STALL_L2 + 1'b1;
+      end
+    end
+  end
+`endif
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/core_region.sv b/hw/deps/pulp_cluster/rtl/core_region.sv
new file mode 100644
index 0000000..1b1fcad
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/core_region.sv
@@ -0,0 +1,573 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * core_region.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+import apu_package::*;
+
+/* verilator tracing_on */
+
+// USER DEFINED MACROS to improve self-testing capabilities
+`ifndef PULP_FPGA_SIM
+  `define DEBUG_FETCH_INTERFACE
+`endif
+//`define DATA_MISS
+//`define DUMP_INSTR_FETCH
+
+module core_region
+#(
+  // CORE PARAMETERS
+  parameter int     CORE_ID                 = 0,
+  parameter int     ADDR_WIDTH              = 32,
+  parameter int     DATA_WIDTH              = 32,
+  parameter int     INSTR_RDATA_WIDTH       = 32,
+  parameter bit     CLUSTER_ALIAS           = 1'b1,
+  parameter int     CLUSTER_ALIAS_BASE      = 12'h000,
+  parameter int     REMAP_ADDRESS           = 0,
+  parameter bit     DEM_PER_BEFORE_TCDM_TS  = 1'b0,
+  parameter int     INTER_CORE_FIFO_DEPTH   = 0,
+  parameter int     N_PMP_ENTRIES           = 16
+`ifndef SYNTHESIS
+  ,
+  parameter string  L2_SLM_FILE   = "./slm_files/l2_stim.slm",
+  parameter string  ROM_SLM_FILE  = "../sw/apps/boot/slm_files/l2_stim.slm"
+`endif
+)
+(
+  input logic 			      clk_i,
+  input logic 			      rst_ni,
+  input logic 			      init_ni,
+
+  input logic [3:0] 		      base_addr_i, // FOR CLUSTER VIRTUALIZATION
+
+  input logic [5:0] 		      cluster_id_i,
+  
+  input logic 			      irq_req_i,
+  output logic 			      irq_ack_o,
+  input logic [4:0] 		      irq_id_i,
+  output logic [4:0] 		      irq_ack_id_o,
+
+  input logic 			      clock_en_i,
+  input logic 			      fetch_en_i,
+  input logic 			      fregfile_disable_i,
+
+  input logic [31:0] 		      boot_addr_i,
+
+  input logic 			      test_mode_i,
+
+  output logic 			      core_busy_o,
+
+  // Interface to Instruction Logarithmic interconnect (Req->grant handshake)
+  output logic 			      instr_req_o,
+  input logic 			      instr_gnt_i,
+  output logic [31:0] 		      instr_addr_o,
+  input logic [INSTR_RDATA_WIDTH-1:0] instr_r_rdata_i,
+  input logic 			      instr_r_valid_i,
+				      
+				      XBAR_TCDM_BUS.Slave debug_bus,
+  output logic 			      debug_core_halted_o,
+  input logic 			      debug_core_halt_i,
+  input logic 			      debug_core_resume_i,
+				      
+  output logic            unaligned_o,
+
+				      // Interface for DEMUX to TCDM INTERCONNECT ,PERIPHERAL INTERCONNECT and DMA CONTROLLER
+				      XBAR_TCDM_BUS.Master tcdm_data_master,
+				      output logic [5:0]     tcdm_data_master_atop,
+				      XBAR_TCDM_BUS.Master dma_ctrl_master,
+				      XBAR_PERIPH_BUS.Master eu_ctrl_master,
+				      XBAR_PERIPH_BUS.Master periph_data_master,
+				      output logic [5:0]     periph_data_master_atop,
+				      
+				      XBAR_PERIPH_BUS.Slave  this_fifo_slave,
+				      XBAR_PERIPH_BUS.Master next_fifo_master,
+
+				      XBAR_PERIPH_BUS.Master hpu_driver_master,
+
+				      // APU interconnect interface
+				      cpu_marx_if.cpu apu_master,
+
+  //interface for configuring PMP from external
+  input  logic pmp_conf_override_i,
+  input  logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_i,
+  input  logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_i
+);
+
+  XBAR_DEMUX_BUS    s_core_bus();         // Internal interface between CORE       <--> DEMUX
+  XBAR_PERIPH_BUS   periph_demux_bus();   // Internal interface between CORE_DEMUX <--> PERIPHERAL DEMUX
+  XBAR_PERIPH_BUS   this_fifo();
+  XBAR_PERIPH_BUS   periph_data(), periph_data_buf();
+
+  logic       core_buffer;
+  logic [5:0] periph_data_atop,
+              periph_data_buf_atop;
+
+  logic [4:0]      perf_counters;
+  logic            clk_int;
+
+  // clock gate of the core_region less the core itself
+  cluster_clock_gating clock_gate_i (
+    .clk_i     ( clk_i       ),
+    .en_i      ( clock_en_i  ),
+    .test_en_i ( test_mode_i ),
+    .clk_o     ( clk_int     )
+  );
+
+
+  logic [31:0] hart_id;
+  always_comb begin
+    hart_id = '0;
+    hart_id[3:0] = CORE_ID[3:0];
+    hart_id[10:5] = cluster_id_i;
+  end
+  logic [5:0] irq_ack_id;
+  assign irq_ack_id_o = irq_ack_id[4:0];
+  assert property (@(posedge clk_i) irq_ack_o |-> !irq_ack_id[5]);
+  riscv_core #(
+    .N_EXT_PERF_COUNTERS ( 5                 ),
+    .FPU                 ( FPU               ),
+    .SHARED_FP           ( SHARED_FP         ),
+    .SHARED_DSP_MULT     ( SHARED_DSP_MULT   ),
+    .SHARED_INT_DIV      ( SHARED_INT_DIV    ),
+    .SHARED_FP_DIVSQRT   ( SHARED_FP_DIVSQRT ),
+    .WAPUTYPE            ( WAPUTYPE          ),
+    .PULP_HWLP           ( 1                 ),
+    .N_PMP_ENTRIES       ( N_PMP_ENTRIES     )
+  ) RISCV_CORE (
+    .clk_i                 ( clk_i                    ),
+    .rst_ni                ( rst_ni                   ),
+
+    .clock_en_i            ( clock_en_i               ),
+    .scan_cg_en_i          ( test_mode_i              ),
+
+    .boot_addr_i           ( boot_addr_i              ),
+    .dm_halt_addr_i        ( '0                       ),
+    .hart_id_i             ( hart_id                  ),
+
+    .instr_req_o           ( instr_req_o              ),
+    .instr_gnt_i           ( instr_gnt_i              ),
+    .instr_rvalid_i        ( instr_r_valid_i          ),
+    .instr_addr_o          ( instr_addr_o             ),
+    .instr_rdata_i         ( instr_r_rdata_i          ),
+
+    .data_req_o            ( s_core_bus.req           ),
+    .data_gnt_i            ( s_core_bus.gnt           ),
+    .data_rvalid_i         ( s_core_bus.r_valid       ),
+    .data_we_o             ( s_core_bus.we            ),
+    .data_be_o             ( s_core_bus.be            ),
+    .data_addr_o           ( s_core_bus.add           ),
+    .data_wdata_o          ( s_core_bus.wdata         ),
+    .data_rdata_i          ( s_core_bus.r_rdata       ),
+
+    .data_atop_o           ( s_core_bus.atop          ),
+    .data_buffer_o         ( core_buffer              ),
+    .data_unaligned_o      ( unaligned_o              ),
+
+    // apu-interconnect
+    // handshake signals
+    .apu_master_req_o      ( /* unused */             ),
+    .apu_master_ready_o    ( /* unused */             ),
+    .apu_master_gnt_i      ( '0                       ),
+     // request channel
+    .apu_master_operands_o ( /* unused */             ),
+    .apu_master_op_o       ( /* unused */             ),
+    .apu_master_type_o     ( /* unused */             ),
+    .apu_master_flags_o    ( /* unused */             ),
+    // response channel
+    .apu_master_valid_i    ( '0                       ),
+    .apu_master_result_i   ( '0                       ),
+    .apu_master_flags_i    ( '0                       ),
+
+    .irq_ack_o             ( irq_ack_o                ),
+    .irq_id_o              ( irq_ack_id               ),
+
+    .irq_software_i        ( '0                       ),
+    .irq_timer_i           ( '0                       ),
+    .irq_external_i        ( '0                       ),
+    .irq_fast_i            ( '0                       ),
+
+    .debug_req_i           ( debug_bus.req            ),
+
+    .fetch_enable_i        ( fetch_en_i               ),
+    .core_busy_o           ( core_busy_o              ),
+
+    .pmp_conf_override_i   ( pmp_conf_override_i      ),
+    .pmp_cfg_i             ( pmp_cfg_i                ),
+    .pmp_addr_i            ( pmp_addr_i               )
+  );
+
+  assign debug_bus.r_opc = 1'b0;
+
+  // Bind to 0 Unused Signals in CORE interface
+  assign s_core_bus.r_gnt       = 1'b0;
+  assign s_core_bus.barrier     = 1'b0;
+  assign s_core_bus.exec_cancel = 1'b0;
+  assign s_core_bus.exec_stall  = 1'b0;
+
+  // Performance Counters
+  assign perf_counters[4] = tcdm_data_master.req & (~tcdm_data_master.gnt);  // Cycles lost due to contention
+
+  // demuxes to TCDM & memory hierarchy
+  core_demux #(
+    .ADDR_WIDTH             ( 32                      ),
+    .DATA_WIDTH             ( 32                      ),
+    .BYTE_ENABLE_BIT        ( DATA_WIDTH/8            ),
+    .CLUSTER_ALIAS          ( CLUSTER_ALIAS           ),
+    .CLUSTER_ALIAS_BASE     ( CLUSTER_ALIAS_BASE      ),
+    .DEM_PER_BEFORE_TCDM_TS ( DEM_PER_BEFORE_TCDM_TS  ),
+    .REMAP_ADDRESS          ( REMAP_ADDRESS           )
+  ) core_demux_i (
+    .clk                (  clk_int                    ),
+    .rst_ni             (  rst_ni                     ),
+    .test_en_i          (  test_mode_i                ),
+    .base_addr_i        (  base_addr_i                ),
+
+    .data_req_i         (  s_core_bus.req             ),
+    .data_add_i         (  s_core_bus.add             ),
+    .data_wen_i         ( ~s_core_bus.we              ), //inverted when using OR10N
+    .data_atop_i        (  s_core_bus.atop            ),
+    .data_wdata_i       (  s_core_bus.wdata           ),
+    .data_be_i          (  s_core_bus.be              ),
+    .data_gnt_o         (  s_core_bus.gnt             ),
+    .data_r_gnt_i       (  s_core_bus.r_gnt           ),
+    .data_r_valid_o     (  s_core_bus.r_valid         ),
+    .data_r_opc_o       (                             ),
+    .data_r_rdata_o     (  s_core_bus.r_rdata         ),
+
+    .data_req_o_SH      (  tcdm_data_master.req       ),
+    .data_add_o_SH      (  tcdm_data_master.add       ),
+    .data_wen_o_SH      (  tcdm_data_master.wen       ),
+    .data_atop_o_SH     (  tcdm_data_master_atop      ),
+    .data_wdata_o_SH    (  tcdm_data_master.wdata     ),
+    .data_be_o_SH       (  tcdm_data_master.be        ),
+    .data_gnt_i_SH      (  tcdm_data_master.gnt       ),
+    .data_r_valid_i_SH  (  tcdm_data_master.r_valid   ),
+    .data_r_rdata_i_SH  (  tcdm_data_master.r_rdata   ),
+
+    .data_req_o_EXT     (  periph_demux_bus.req       ),
+    .data_add_o_EXT     (  periph_demux_bus.add       ),
+    .data_wen_o_EXT     (  periph_demux_bus.wen       ),
+    .data_wdata_o_EXT   (  periph_demux_bus.wdata     ),
+    .data_be_o_EXT      (  periph_demux_bus.be        ),
+    .data_gnt_i_EXT     (  periph_demux_bus.gnt       ),
+    .data_r_valid_i_EXT (  periph_demux_bus.r_valid   ),
+    .data_r_rdata_i_EXT (  periph_demux_bus.r_rdata   ),
+    .data_r_opc_i_EXT   (  periph_demux_bus.r_opc     ),
+
+    .data_req_o_PE      (  periph_data.req            ),
+    .data_add_o_PE      (  periph_data.add            ),
+    .data_wen_o_PE      (  periph_data.wen            ),
+    .data_atop_o_PE     (  periph_data_atop           ),
+    .data_wdata_o_PE    (  periph_data.wdata          ),
+    .data_be_o_PE       (  periph_data.be             ),
+    .data_gnt_i_PE      (  periph_data.gnt            ),
+    .data_r_valid_i_PE  (  periph_data.r_valid        ),
+    .data_r_rdata_i_PE  (  periph_data.r_rdata        ),
+    .data_r_opc_i_PE    (  periph_data.r_opc          ),
+
+    .perf_l2_ld_o       (  perf_counters[0]           ),
+    .perf_l2_st_o       (  perf_counters[1]           ),
+    .perf_l2_ld_cyc_o   (  perf_counters[2]           ),
+    .perf_l2_st_cyc_o   (  perf_counters[3]           ),
+    .CLUSTER_ID         (  cluster_id_i               )
+  );
+
+  riscv_store_buffer #(
+    .Depth      (16),
+    .AddrWidth  (32),
+    .DataWidth  (32)
+  ) i_store_buf (
+    .clk_i    ( clk_int   ),
+    .rst_ni,
+    // Upstream
+    .addr_i       ( periph_data.add         ),
+    .we_ni        ( periph_data.wen         ),
+    .buffer_i     ( core_buffer             ),
+    .be_i         ( periph_data.be          ),
+    .wdata_i      ( periph_data.wdata       ),
+    .atop_i       ( periph_data_atop        ),
+    .req_i        ( periph_data.req         ),
+    .gnt_o        ( periph_data.gnt         ),
+    .rdata_o      ( periph_data.r_rdata     ),
+    .rvalid_o     ( periph_data.r_valid     ),
+    // Downstream
+    .addr_o       ( periph_data_buf.add     ),
+    .we_no        ( periph_data_buf.wen     ),
+    .be_o         ( periph_data_buf.be      ),
+    .wdata_o      ( periph_data_buf.wdata   ),
+    .atop_o       ( periph_data_buf_atop    ),
+    .req_o        ( periph_data_buf.req     ),
+    .gnt_i        ( periph_data_buf.gnt     ),
+    .rdata_i      ( periph_data_buf.r_rdata ),
+    .rvalid_i     ( periph_data_buf.r_valid )
+  );
+  assign periph_data.r_id  =   '0;
+  assign periph_data.r_opc = 1'b0;
+  assign periph_data_buf.id = periph_data.id;
+
+  periph_demux #(
+    .DEM_PER_BEFORE_TCDM_TS (DEM_PER_BEFORE_TCDM_TS)
+  ) periph_demux_i (
+    .clk               ( clk_int                  ),
+    .rst_ni            ( rst_ni                   ),
+
+    .data_req_i        ( periph_demux_bus.req     ),
+    .data_add_i        ( periph_demux_bus.add     ),
+    .data_wen_i        ( periph_demux_bus.wen     ),
+    .data_wdata_i      ( periph_demux_bus.wdata   ),
+    .data_be_i         ( periph_demux_bus.be      ),
+    .data_gnt_o        ( periph_demux_bus.gnt     ),
+
+    .data_r_valid_o    ( periph_demux_bus.r_valid ),
+    .data_r_opc_o      ( periph_demux_bus.r_opc   ),
+    .data_r_rdata_o    ( periph_demux_bus.r_rdata ),
+
+    .data_req_o_MH     ( dma_ctrl_master.req      ),
+    .data_add_o_MH     ( dma_ctrl_master.add      ),
+    .data_wen_o_MH     ( dma_ctrl_master.wen      ),
+    .data_wdata_o_MH   ( dma_ctrl_master.wdata    ),
+    .data_be_o_MH      ( dma_ctrl_master.be       ),
+    .data_gnt_i_MH     ( dma_ctrl_master.gnt      ),
+
+    .data_r_valid_i_MH ( dma_ctrl_master.r_valid  ),
+    .data_r_rdata_i_MH ( dma_ctrl_master.r_rdata  ),
+    .data_r_opc_i_MH   ( dma_ctrl_master.r_opc    ),
+
+    .data_req_o_EU     ( eu_ctrl_master.req       ),
+    .data_add_o_EU     ( eu_ctrl_master.add       ),
+    .data_wen_o_EU     ( eu_ctrl_master.wen       ),
+    .data_wdata_o_EU   ( eu_ctrl_master.wdata     ),
+    .data_be_o_EU      ( eu_ctrl_master.be        ),
+    .data_gnt_i_EU     ( eu_ctrl_master.gnt       ),
+
+    .data_r_valid_i_EU ( eu_ctrl_master.r_valid   ),
+    .data_r_rdata_i_EU ( eu_ctrl_master.r_rdata   ),
+    .data_r_opc_i_EU   ( eu_ctrl_master.r_opc     ),
+
+    .data_req_o_MYF    ( this_fifo.req            ),
+    .data_add_o_MYF    ( this_fifo.add            ),
+    .data_wen_o_MYF    ( this_fifo.wen            ),
+    .data_wdata_o_MYF  ( this_fifo.wdata          ),
+    .data_be_o_MYF     ( this_fifo.be             ),
+    .data_gnt_i_MYF    ( this_fifo.gnt            ),
+
+    .data_r_valid_i_MYF( this_fifo.r_valid        ),
+    .data_r_rdata_i_MYF( this_fifo.r_rdata        ),
+    .data_r_opc_i_MYF  ( this_fifo.r_opc          ),
+
+    .data_req_o_NBF    ( next_fifo_master.req     ),
+    .data_add_o_NBF    ( next_fifo_master.add     ),
+    .data_wen_o_NBF    ( next_fifo_master.wen     ),
+    .data_wdata_o_NBF  ( next_fifo_master.wdata   ),
+    .data_be_o_NBF     ( next_fifo_master.be      ),
+    .data_gnt_i_NBF    ( next_fifo_master.gnt     ),
+
+    .data_r_valid_i_NBF( next_fifo_master.r_valid ),
+    .data_r_rdata_i_NBF( next_fifo_master.r_rdata ),
+    .data_r_opc_i_NBF  ( next_fifo_master.r_opc   ),
+
+    .data_req_o_HDRV    ( hpu_driver_master.req ),
+    .data_add_o_HDRV    ( hpu_driver_master.add ),
+    .data_wen_o_HDRV    ( hpu_driver_master.wen ),
+    .data_wdata_o_HDRV  ( hpu_driver_master.wdata),
+    .data_be_o_HDRV     ( hpu_driver_master.be  ),
+    .data_gnt_i_HDRV    ( hpu_driver_master.gnt ),
+
+    .data_r_valid_i_HDRV( hpu_driver_master.r_valid ),
+    .data_r_rdata_i_HDRV( hpu_driver_master.r_rdata ),
+    .data_r_opc_i_HDRV  ( hpu_driver_master.r_opc   )
+
+
+  );
+
+  if (INTER_CORE_FIFO_DEPTH > 0) begin : gen_inter_core_fifo
+    inter_core_fifo #(
+      .Depth  (INTER_CORE_FIFO_DEPTH)
+    ) i_inter_core_fifo (
+      .clk_i,
+      .rst_ni,
+      .push_slv (this_fifo_slave),
+      .pop_slv  (this_fifo)
+    );
+  end else begin : gen_no_inter_core_fifo
+    assign this_fifo_slave.gnt = 1'b1;
+    assign this_fifo_slave.r_valid = 1'b1;
+    assign this_fifo_slave.r_rdata = '0;
+    assign this_fifo_slave.r_opc = '0;
+    assign this_fifo.gnt = 1'b1;
+    assign this_fifo.r_valid = 1'b1;
+    assign this_fifo.r_rdata = '0;
+    assign this_fifo.r_opc = '0;
+  end
+
+  virtual_stdout_demux #(
+    .CoreId (CORE_ID)
+  ) i_stdout (
+    .clk_i              (clk_int),
+    .rst_ni,
+    .cluster_id_i,
+    .periph_slv         (periph_data_buf),
+    .periph_slv_atop_i  (periph_data_buf_atop),
+    .periph_mst         (periph_data_master),
+    .periph_mst_atop_o  (periph_data_master_atop)
+  );
+
+  /* debug stuff */
+  //synopsys translate_off
+
+  // COMPARE THE output of the instruction CACHE with the slm files generated by the compiler
+`ifdef DEBUG_FETCH_INTERFACE
+  integer FILE;
+  string  FILENAME;
+  string  FILE_ID;
+
+  logic                         instr_gnt_L2;
+  logic                         instr_gnt_ROM;
+  logic [INSTR_RDATA_WIDTH-1:0] instr_r_rdata_ROM;
+  logic                         instr_r_valid_ROM;
+  logic [INSTR_RDATA_WIDTH-1:0] instr_r_rdata_L2;
+  logic                         instr_r_valid_L2;
+  logic                         destination; //--> 0 fetch from BOOT_ROM, 1--> fetch from L2_MEMORY
+
+  initial
+  begin
+    FILE_ID.itoa(CORE_ID);
+    FILENAME = {"FETCH_CORE_", FILE_ID, ".log" };
+    FILE=$fopen(FILENAME,"w");
+  end
+
+  // BOOT code is loaded in this dummy ROM_MEMORY
+/* -----\/----- EXCLUDED -----\/-----
+  generate
+    case(INSTR_RDATA_WIDTH)
+      128: begin
+        ibus_lint_memory_128 #(
+          .addr_width    ( 16           ),
+          .INIT_MEM_FILE ( ROM_SLM_FILE )
+        ) ROM_MEMORY (
+          .clk            ( clk_i              ),
+          .rst_n          ( rst_ni             ),
+          .lint_req_i     ( instr_req_o        ),
+          .lint_grant_o   ( instr_gnt_ROM      ),
+          .lint_addr_i    ( instr_addr_o[19:4] ), //instr_addr_o[17:2]   --> 2^17 bytes max program
+          .lint_r_rdata_o ( instr_r_rdata_ROM  ),
+          .lint_r_valid_o ( instr_r_valid_ROM  )
+        );
+
+        // application code is loaded in this dummy L2_MEMORY
+        ibus_lint_memory_128 #(
+          .addr_width    ( 16          ),
+          .INIT_MEM_FILE ( L2_SLM_FILE )
+        ) L2_MEMORY (
+          .clk            ( clk_i              ),
+          .rst_n          ( rst_ni             ),
+          .lint_req_i     ( instr_req_o        ),
+          .lint_grant_o   ( instr_gnt_L2       ),
+          .lint_addr_i    ( instr_addr_o[19:4] ), //instr_addr_o[17:2]    --> 2^17 bytes max program
+          .lint_r_rdata_o ( instr_r_rdata_L2   ),
+          .lint_r_valid_o ( instr_r_valid_L2   )
+        );
+      end
+      32: begin
+        ibus_lint_memory #(
+          .addr_width      ( 16              ),
+          .INIT_MEM_FILE   ( ROM_SLM_FILE    )
+        ) ROM_MEMORY (
+          .clk             ( clk_i              ),
+          .rst_n           ( rst_ni             ),
+          .lint_req_i      ( instr_req_o        ),
+          .lint_grant_o    ( instr_gnt_ROM      ),
+          .lint_addr_i     ( instr_addr_o[17:2] ), //instr_addr_o[17:2]   --> 2^17 bytes max program
+          .lint_r_rdata_o  ( instr_r_rdata_ROM  ),
+          .lint_r_valid_o  ( instr_r_valid_ROM  )
+        );
+
+        // application code is loaded in this dummy L2_MEMORY
+        ibus_lint_memory #(
+          .addr_width      ( 16                 ),
+          .INIT_MEM_FILE   ( L2_SLM_FILE        )
+        ) L2_MEMORY (
+          .clk             ( clk_i              ),
+          .rst_n           ( rst_ni             ),
+          .lint_req_i      ( instr_req_o        ),
+          .lint_grant_o    ( instr_gnt_L2       ),
+          .lint_addr_i     ( instr_addr_o[17:2] ), //instr_addr_o[17:2]    --> 2^17 bytes max program
+          .lint_r_rdata_o  ( instr_r_rdata_L2   ),
+          .lint_r_valid_o  ( instr_r_valid_L2   )
+        );
+      end
+    endcase // INSTR_RDATA_WIDTH
+  endgenerate
+ -----/\----- EXCLUDED -----/\----- */
+
+  // SELF CHECK ROUTINES TO compare isntruction fetches with slm files
+  always_ff @(posedge clk_i)
+  begin
+    if(instr_r_valid_i) begin
+      $fwrite( FILE , "\t --> %8h\n",instr_r_rdata_i);
+      case(destination)
+        1'b1: begin
+          // Not active by default as it is wrong once the code is dynamically modified
+          //if(instr_r_rdata_i !== instr_r_rdata_L2)
+          //begin
+          //  $warning("Error DURING L2 fetch: %x != %x", instr_r_rdata_i, instr_r_rdata_L2);
+          //  $stop();
+          //end
+        end
+        1'b0: begin
+          if(instr_r_rdata_i !== instr_r_rdata_ROM) begin
+            $warning("Error DURING ROM Fetch: %x != %x", instr_r_rdata_i, instr_r_rdata_ROM);
+            $stop();
+          end
+        end
+      endcase
+    end
+    //DUMP TO FILE every transaction to instruction cache
+    if(instr_req_o & instr_gnt_i) begin
+      if(instr_addr_o[31:24] == 8'h1A)
+        destination <= 1'b0;
+      else
+        destination <= 1'b1;
+`ifdef DUMP_INSTR_FETCH
+      $fwrite( FILE , "%t [ns]: FETCH at address %8h",$time/1000, instr_addr_o);
+`endif
+    end
+  end
+`endif
+
+`ifdef DATA_MISS
+  logic data_hit;
+  logic req;
+`endif
+  logic reg_cache_refill;
+
+  always_ff @(posedge clk_i , negedge rst_ni)
+  begin
+    if ( rst_ni == 1'b0 ) begin
+      reg_cache_refill <= 1'b0;
+    end
+    else begin
+      if (instr_req_o)
+        reg_cache_refill <= 1'b1;
+      else if(instr_r_valid_i && !instr_req_o)
+        reg_cache_refill <= 1'b0;
+    end
+  end
+//synopsys translate_on
+
+/* verilator tracing_off */
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/cpu_marx_if.sv b/hw/deps/pulp_cluster/rtl/cpu_marx_if.sv
new file mode 100644
index 0000000..971d8dd
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/cpu_marx_if.sv
@@ -0,0 +1,63 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+interface cpu_marx_if #(
+  parameter WOP_CPU      = 0,
+  parameter WAPUTYPE     = 0,
+  parameter NUSFLAGS_CPU = 1,
+  parameter NDSFLAGS_CPU = 1,
+  parameter WRESULT      = 32,
+  parameter WARG         = 32,
+  parameter NARGS_CPU    = 3
+);
+
+  // Downstream
+  logic                    req_ds_s;
+  logic                    ack_ds_s;
+  logic     [WAPUTYPE-1:0] type_ds_d;
+  logic         [WARG-1:0] operands_ds_d [NARGS_CPU-1:0];
+  logic      [WOP_CPU-1:0] op_ds_d;
+  logic [NDSFLAGS_CPU-1:0] flags_ds_d;
+
+  // Upstream
+  logic                    valid_us_s;
+  logic                    ready_us_s;
+  logic      [WRESULT-1:0] result_us_d;
+  logic [NUSFLAGS_CPU-1:0] flags_us_d;
+
+  // The interface from the perspective of the core.
+  modport cpu (
+    output req_ds_s,
+    output type_ds_d,
+    output operands_ds_d,
+    output op_ds_d,
+    output flags_ds_d,
+    output ready_us_s,
+    input  ack_ds_s,
+    input  valid_us_s,
+    input  result_us_d,
+    input  flags_us_d
+  );
+
+  // The interface from the perspective of the interconnect.
+  modport marx (
+    input  req_ds_s,
+    input  type_ds_d,
+    input  operands_ds_d,
+    input  op_ds_d,
+    input  ready_us_s,
+    input  flags_ds_d,
+    output ack_ds_s,
+    output valid_us_s,
+    output result_us_d,
+    output flags_us_d
+  );
+
+endinterface
diff --git a/hw/deps/pulp_cluster/rtl/dmac_wrap.sv b/hw/deps/pulp_cluster/rtl/dmac_wrap.sv
new file mode 100644
index 0000000..21eea72
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/dmac_wrap.sv
@@ -0,0 +1,359 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * dmac_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ * Thomas Benz <tbenz@iis.ee.ethz.ch>
+ */
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module dmac_wrap
+#(
+  parameter NB_CORES           = 4,
+  parameter NB_OUTSND_BURSTS   = 8,
+  parameter MCHAN_BURST_LENGTH = 256,
+  parameter AXI_ADDR_WIDTH     = 32,
+  parameter AXI_DATA_WIDTH     = 64,
+  parameter AXI_USER_WIDTH     = 6,
+  parameter AXI_ID_WIDTH       = 4,
+  parameter PE_ID_WIDTH        = 1,
+  parameter TCDM_ADD_WIDTH     = 13,
+  parameter DATA_WIDTH         = 32,
+  parameter ADDR_WIDTH         = 32,
+  parameter BE_WIDTH           = DATA_WIDTH/8,
+  parameter DMA_AXI_AW_WIDTH   = 32,
+  parameter DMA_AXI_DW_WIDTH   = 512,
+  parameter DMA_AXI_ID_WIDTH   = 4,
+  parameter DMA_AXI_UW_WIDTH   = 4,
+  parameter TF_REQ_FIFO_DEPTH  = 4,
+
+  parameter type dma_transf_descr_t = logic
+)
+(
+  input logic                      clk_i,
+  input logic                      rst_ni,
+  input logic                      test_mode_i,
+  input logic [5:0]                cluster_id_i,
+  XBAR_PERIPH_BUS.Slave            pe_ctrl_slave,
+  XBAR_TCDM_BUS.Slave              ctrl_slave[NB_CORES-1:0],
+  XBAR_TCDM_BUS.Master             tcdm_master[3:0],
+  AXI_BUS.Master                   ext_master,
+  AXI_BUS.Master                   s_wide_dma_soc,
+  WIDE_DMA_TCDM_BUS.Master         s_wide_dma_superbanks,
+  output logic [NB_CORES-1:0]      term_event_o,
+  output logic [NB_CORES-1:0]      term_irq_o,
+  output logic                     term_event_pe_o,
+  output logic                     term_irq_pe_o,
+  output logic                     busy_o,
+
+  input  logic                     ext_dma_req_valid_i,
+  output logic                     ext_dma_req_ready_o,
+  input  dma_transf_descr_t        ext_dma_req_i,
+
+  output logic                     ext_dma_rsp_valid_o,
+
+  output logic [NB_CORES-1:0]      no_req_pending_o
+
+);
+
+  // CORE --> MCHAN CTRL INTERFACE BUS SIGNALS
+  logic [NB_CORES-1:0][DATA_WIDTH-1:0] s_ctrl_bus_wdata;
+  logic [NB_CORES-1:0][ADDR_WIDTH-1:0] s_ctrl_bus_add;
+  logic [NB_CORES-1:0]                 s_ctrl_bus_req;
+  logic [NB_CORES-1:0]                 s_ctrl_bus_wen;
+  logic [NB_CORES-1:0][BE_WIDTH-1:0]   s_ctrl_bus_be;
+  logic [NB_CORES-1:0]                 s_ctrl_bus_gnt;
+  logic [NB_CORES-1:0][DATA_WIDTH-1:0] s_ctrl_bus_r_rdata;
+  logic [NB_CORES-1:0]                 s_ctrl_bus_r_valid;
+
+  // MCHAN TCDM INIT --> TCDM MEMORY BUS SIGNALS
+  logic [3:0][DATA_WIDTH-1:0] s_tcdm_bus_wdata;
+  logic [3:0][ADDR_WIDTH-1:0] s_tcdm_bus_add;
+  logic [3:0]                 s_tcdm_bus_req;
+  logic [3:0]                 s_tcdm_bus_wen;
+  logic [3:0][BE_WIDTH-1:0]   s_tcdm_bus_be;
+  logic [3:0]                 s_tcdm_bus_gnt;
+  logic [3:0][DATA_WIDTH-1:0] s_tcdm_bus_r_rdata;
+  logic [3:0]                 s_tcdm_bus_r_valid;
+
+  generate
+    for (genvar i=0; i<NB_CORES; i++) begin : CTRL_SLAVE_BIND
+      assign s_ctrl_bus_add[i]     = ctrl_slave[i].add;
+      assign s_ctrl_bus_req[i]     = ctrl_slave[i].req;
+      assign s_ctrl_bus_wdata[i]   = ctrl_slave[i].wdata;
+      assign s_ctrl_bus_wen[i]     = ctrl_slave[i].wen;
+      assign s_ctrl_bus_be[i]      = ctrl_slave[i].be;
+
+      assign ctrl_slave[i].gnt     = s_ctrl_bus_gnt[i];
+      assign ctrl_slave[i].r_opc   = 'b0;
+      assign ctrl_slave[i].r_valid = s_ctrl_bus_r_valid[i];
+      assign ctrl_slave[i].r_rdata = s_ctrl_bus_r_rdata[i];
+    end
+  endgenerate
+
+  generate
+    for (genvar i=0; i<4; i++) begin : TCDM_MASTER_BIND
+      assign tcdm_master[i].add      = s_tcdm_bus_add[i];
+      assign tcdm_master[i].req      = s_tcdm_bus_req[i];
+      assign tcdm_master[i].wdata    = s_tcdm_bus_wdata[i];
+      assign tcdm_master[i].wen      = s_tcdm_bus_wen[i];
+      assign tcdm_master[i].be       = s_tcdm_bus_be[i];
+
+      assign s_tcdm_bus_gnt[i]       = tcdm_master[i].gnt;
+      assign s_tcdm_bus_r_valid[i]   = tcdm_master[i].r_valid;
+      assign s_tcdm_bus_r_rdata[i]   = tcdm_master[i].r_rdata;
+    end
+  endgenerate
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH  ),
+    .AXI_DATA_WIDTH ( AXI_DATA_WIDTH  ),
+    .AXI_ID_WIDTH   ( AXI_ID_WIDTH    ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH  )
+  ) internal ();
+
+  axi_serializer_intf #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH    ),
+    .AXI_DATA_WIDTH ( AXI_DATA_WIDTH    ),
+    .AXI_ID_WIDTH   ( AXI_ID_WIDTH      ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH    ),
+    .MAX_READ_TXNS  ( NB_OUTSND_BURSTS  ),
+    .MAX_WRITE_TXNS ( NB_OUTSND_BURSTS  )
+  ) i_serializer (
+    .clk_i,
+    .rst_ni,
+    .slv    (internal),
+    .mst    (ext_master)
+  );
+
+  // axi definition
+  typedef logic [DMA_AXI_AW_WIDTH-1  :0] addr_t;
+  typedef logic [DMA_AXI_DW_WIDTH-1  :0] data_t;
+  typedef logic [DMA_AXI_ID_WIDTH-1  :0] id_oup_t;
+  typedef logic [DMA_AXI_DW_WIDTH/8-1:0] strb_t;
+  typedef logic [DMA_AXI_UW_WIDTH-1  :0] user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_W_CHAN_T (w_chan_t, data_t, strb_t, user_t);
+  `AXI_TYPEDEF_B_CHAN_T (b_chan_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_R_CHAN_T (r_chan_t, data_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_REQ_T    (axi_dma_req_t, aw_chan_t, w_chan_t, ar_chan_t);
+  `AXI_TYPEDEF_RESP_T   (axi_dma_resp_t, b_chan_t, r_chan_t);
+  axi_dma_req_t   axi_dma_req, axi_dma_soc_req, axi_dma_tcdm_req, axi_dma_tcdm_r_req, axi_dma_tcdm_w_req;
+  axi_dma_resp_t  axi_dma_res, axi_dma_soc_res, axi_dma_tcdm_res, axi_dma_tcdm_r_res, axi_dma_tcdm_w_res;
+
+  // new axi dma
+  pulp_cluster_frontend #(
+    .NumCores       ( NB_CORES                             ),
+    .PerifIdWidth   ( PE_ID_WIDTH                          ),
+    .DmaAxiIdWidth  ( DMA_AXI_ID_WIDTH                     ),
+    .DmaDataWidth   ( DMA_AXI_DW_WIDTH                     ),
+    .DmaAddrWidth   ( DMA_AXI_AW_WIDTH                     ),
+    .AxiAxReqDepth  ( 12                                   ), // TODO: tune me
+    .TfReqFifoDepth ( TF_REQ_FIFO_DEPTH                    ), // TODO: tune me
+    .axi_req_t      ( axi_dma_req_t                        ),
+    .axi_res_t      ( axi_dma_resp_t                       ),
+    .transf_descr_t ( dma_transf_descr_t                   )
+  ) i_pulp_cluster_frontend (
+    .clk_i                   ( clk_i                   ),
+    .rst_ni                  ( rst_ni                  ),
+    .cluster_id_i            ( cluster_id_i            ),
+    .ctrl_pe_targ_req_i      ( pe_ctrl_slave.req       ),
+    .ctrl_pe_targ_type_i     ( pe_ctrl_slave.wen       ),
+    .ctrl_pe_targ_be_i       ( pe_ctrl_slave.be        ),
+    .ctrl_pe_targ_add_i      ( pe_ctrl_slave.add       ),
+    .ctrl_pe_targ_data_i     ( pe_ctrl_slave.wdata     ),
+    .ctrl_pe_targ_id_i       ( pe_ctrl_slave.id        ),
+    .ctrl_pe_targ_gnt_o      ( pe_ctrl_slave.gnt       ),
+    .ctrl_pe_targ_r_valid_o  ( pe_ctrl_slave.r_valid   ),
+    .ctrl_pe_targ_r_data_o   ( pe_ctrl_slave.r_rdata   ),
+    .ctrl_pe_targ_r_opc_o    ( pe_ctrl_slave.r_opc     ),
+    .ctrl_pe_targ_r_id_o     ( pe_ctrl_slave.r_id      ),
+    .ctrl_targ_req_i         ( s_ctrl_bus_req          ),
+    .ctrl_targ_type_i        ( s_ctrl_bus_wen          ),
+    .ctrl_targ_be_i          ( s_ctrl_bus_be           ),
+    .ctrl_targ_add_i         ( s_ctrl_bus_add          ),
+    .ctrl_targ_data_i        ( s_ctrl_bus_wdata        ),
+    .ctrl_targ_gnt_o         ( s_ctrl_bus_gnt          ),
+    .ctrl_targ_r_valid_o     ( s_ctrl_bus_r_valid      ),
+    .ctrl_targ_r_data_o      ( s_ctrl_bus_r_rdata      ),
+    .dma_req_valid_i         ( ext_dma_req_valid_i     ),
+    .dma_req_ready_o         ( ext_dma_req_ready_o     ),
+    .dma_req_i               ( ext_dma_req_i           ),
+    .dma_rsp_valid_o         ( ext_dma_rsp_valid_o     ),
+    .axi_dma_req_o           ( axi_dma_req             ),
+    .axi_dma_res_i           ( axi_dma_res             ),
+    .busy_o                  ( busy_o                  ),
+    .term_event_o            ( term_event_o            ),
+    .term_irq_o              ( term_irq_o              ),
+    .term_event_pe_o         ( term_event_pe_o         ),
+    .term_irq_pe_o           ( term_irq_pe_o           ),
+    .no_req_pending_o        ( no_req_pending_o        )
+  );
+
+  // xbar
+  localparam int unsigned NumRules = 3;
+  typedef axi_pkg::xbar_rule_32_t xbar_rule_t;
+  axi_pkg::xbar_rule_32_t [NumRules-1:0] addr_map;
+  logic [31:0] cluster_base_addr;
+  assign cluster_base_addr = 64'h0000_0000_1000_0000 + (cluster_id_i << 22);
+  // assign cluster_base_addr = 64'h0000_0000_1000_0000;
+  assign addr_map = '{
+    '{ // SoC low
+      start_addr: 64'h0000_0000_0000_0000,
+      end_addr:   cluster_base_addr,
+      idx:        0
+    },
+    '{ // TCDM
+      start_addr: cluster_base_addr,
+      end_addr:   cluster_base_addr + 24'h10_0000,
+      idx:        1
+    },
+    '{ // SoC high
+      start_addr: cluster_base_addr + 24'h10_0000,
+      end_addr:   64'hffff_ffff_ffff_ffff,
+      idx:        0
+    }
+  };
+  localparam NumMstPorts = 2;
+  localparam NumSlvPorts = 1;
+
+  /* verilator lint_off WIDTHCONCAT */
+  localparam axi_pkg::xbar_cfg_t XbarCfg = '{
+    NoSlvPorts:                    NumSlvPorts,
+    NoMstPorts:                    NumMstPorts,
+    MaxMstTrans:                            16,
+    MaxSlvTrans:                            32,
+    FallThrough:                          1'b0,
+    LatencyMode:        axi_pkg::CUT_ALL_PORTS,
+    AxiIdWidthSlvPorts:       DMA_AXI_ID_WIDTH,
+    AxiIdUsedSlvPorts:        DMA_AXI_ID_WIDTH,
+    AxiAddrWidth:             DMA_AXI_AW_WIDTH,
+    AxiDataWidth:             DMA_AXI_DW_WIDTH,
+    NoAddrRules:                      NumRules
+  };
+  /* verilator lint_on WIDTHCONCAT */
+
+  axi_xbar #(
+    .Cfg          ( XbarCfg                 ),
+    .slv_aw_chan_t( aw_chan_t               ),
+    .mst_aw_chan_t( aw_chan_t               ),
+    .w_chan_t     ( w_chan_t                ),
+    .slv_b_chan_t ( b_chan_t                ),
+    .mst_b_chan_t ( b_chan_t                ),
+    .slv_ar_chan_t( ar_chan_t               ),
+    .mst_ar_chan_t( ar_chan_t               ),
+    .slv_r_chan_t ( r_chan_t                ),
+    .mst_r_chan_t ( r_chan_t                ),
+    .slv_req_t    ( axi_dma_req_t           ),
+    .slv_resp_t   ( axi_dma_resp_t          ),
+    .mst_req_t    ( axi_dma_req_t           ),
+    .mst_resp_t   ( axi_dma_resp_t          ),
+    .rule_t       ( axi_pkg::xbar_rule_32_t )
+  ) i_wide_dma_axi_xbar (
+    .clk_i                  ( clk_i                                    ),
+    .rst_ni                 ( rst_ni                                   ),
+    .test_i                 ( test_mode_i                              ),
+    .slv_ports_req_i        ( axi_dma_req                              ),
+    .slv_ports_resp_o       ( axi_dma_res                              ),
+    .mst_ports_req_o        ( '{ axi_dma_tcdm_req, axi_dma_soc_req }   ),
+    .mst_ports_resp_i       ( '{ axi_dma_tcdm_res, axi_dma_soc_res }   ),
+    .addr_map_i             ( addr_map                                 ),
+    .en_default_mst_port_i  ( '0                                       ),
+    .default_mst_port_i     ( '0                                       )
+  );
+
+  // connect to external AXI
+  `AXI_ASSIGN_FROM_REQ(s_wide_dma_soc, axi_dma_soc_req);
+  `AXI_ASSIGN_TO_RESP (axi_dma_soc_res, s_wide_dma_soc);
+
+  // the data returned by the memories is always valid 1 cycle later
+  // this is usually handled by the TCDM interconnect correctly
+  // we bypass TCDM ic here -> this delay needs to be explicitly
+  // calculated.
+  logic ext_dma_vld;
+  always_ff @(posedge clk_i) begin : proc_delay_gnt_by_one
+    if(~rst_ni) begin
+      ext_dma_vld <= 0;
+    end else begin
+      ext_dma_vld <= s_wide_dma_superbanks.gnt & s_wide_dma_superbanks.req;
+    end
+  end
+
+  axi_to_mem_interleaved #(
+    .axi_req_t   ( axi_dma_req_t      ),
+    .axi_resp_t  ( axi_dma_resp_t     ),
+    .AddrWidth   ( DMA_AXI_AW_WIDTH   ),
+    .DataWidth   ( DMA_AXI_DW_WIDTH   ),
+    .IdWidth     ( DMA_AXI_ID_WIDTH   ),
+    .NumBanks    ( 1                  ), // Needs to be 1
+    .BufDepth    ( 4                  )  // TODO: tune me
+  ) i_axi_to_mem (
+    .clk_i        ( clk_i                           ),
+    .rst_ni       ( rst_ni                          ),
+    .busy_o       ( ),
+    .axi_req_i    ( axi_dma_tcdm_req                ),
+    .axi_resp_o   ( axi_dma_tcdm_res                ),
+    .mem_req_o    ( s_wide_dma_superbanks.req       ),
+    .mem_gnt_i    ( s_wide_dma_superbanks.gnt       ),
+    .mem_addr_o   ( s_wide_dma_superbanks.add       ),
+    .mem_wdata_o  ( s_wide_dma_superbanks.wdata     ),
+    .mem_strb_o   ( s_wide_dma_superbanks.be        ),
+    .mem_atop_o   ( ),
+    .mem_we_o     ( s_wide_dma_superbanks.wen       ),
+    .mem_rvalid_i ( ext_dma_vld                     ),
+    .mem_rdata_i  ( s_wide_dma_superbanks.r_rdata   )
+  );
+
+  // tie-off unused pulp ports
+  assign s_tcdm_bus_req                     = '0;
+  assign s_tcdm_bus_add                     = '0;
+  assign s_tcdm_bus_wen                     = '0;
+  assign s_tcdm_bus_be                      = '0;
+  assign s_tcdm_bus_wdata                   = '0;
+  assign internal.aw_valid                  = '0;
+  assign internal.aw_addr                   = '0;
+  assign internal.aw_prot                   = '0;
+  assign internal.aw_region                 = '0;
+  assign internal.aw_atop                   = '0;
+  assign internal.aw_len                    = '0;
+  assign internal.aw_size                   = '0;
+  assign internal.aw_burst                  = '0;
+  assign internal.aw_lock                   = '0;
+  assign internal.aw_cache                  = '0;
+  assign internal.aw_qos                    = '0;
+  assign internal.aw_id[AXI_ID_WIDTH-1:0]   = '0;
+  assign internal.aw_user                   = '0;
+  assign internal.ar_valid                  = '0;
+  assign internal.ar_addr                   = '0;
+  assign internal.ar_prot                   = '0;
+  assign internal.ar_region                 = '0;
+  assign internal.ar_len                    = '0;
+  assign internal.ar_size                   = '0;
+  assign internal.ar_burst                  = '0;
+  assign internal.ar_lock                   = '0;
+  assign internal.ar_cache                  = '0;
+  assign internal.ar_qos                    = '0;
+  assign internal.ar_id[AXI_ID_WIDTH-1:0]   = '0;
+  assign internal.ar_user                   = '0;
+  assign internal.w_valid                   = '0;
+  assign internal.w_data                    = '0;
+  assign internal.w_strb                    = '0;
+  assign internal.w_user                    = '0;
+  assign internal.r_ready                   = '0;
+  assign internal.b_ready                   = '0;
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/inter_core_fifo.sv b/hw/deps/pulp_cluster/rtl/inter_core_fifo.sv
new file mode 100644
index 0000000..6eff249
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/inter_core_fifo.sv
@@ -0,0 +1,116 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "common_cells/registers.svh"
+
+module inter_core_fifo #(
+  parameter int unsigned Depth = 32'd0
+) (
+  input  logic                clk_i,
+  input  logic                rst_ni,
+  XBAR_PERIPH_BUS.Slave       push_slv,
+  XBAR_PERIPH_BUS.Slave       pop_slv
+);
+
+  localparam int unsigned CntWidth = (Depth > 1) ? $clog2(Depth) : 1;
+  localparam int unsigned DataWidth = 32;
+
+  typedef logic  [CntWidth-1:0] cnt_t;
+  typedef logic [DataWidth-1:0] data_t;
+
+  cnt_t   usage;
+  data_t  pop_data;
+  logic   pop_rvalid_d,     pop_rvalid_q,
+          push_rvalid_d,    push_rvalid_q,
+          push_valid,
+          push_ready,
+          pop_valid,
+          pop_ready;
+  enum logic {Data, Usage}
+          pop_rdata_src_d,  pop_rdata_src_q;
+
+  stream_fifo #(
+    .FALL_THROUGH (1'b0),
+    .DEPTH        (Depth),
+    .T            (data_t)
+  ) i_fifo (
+    .clk_i,
+    .rst_ni,
+    .flush_i    (1'b0),
+    .testmode_i (1'b0),
+    .data_i     (push_slv.wdata),
+    .valid_i    (push_valid),
+    .ready_o    (push_ready),
+    .data_o     (pop_data),
+    .valid_o    (pop_valid),
+    .ready_i    (pop_ready),
+    .usage_o    (usage)
+  );
+
+  // Handle push interface.
+  assign push_slv.r_rdata = {{DataWidth-CntWidth{1'b0}}, usage};
+  assign push_slv.r_opc = '0;
+  assign push_slv.r_id = '0;
+  assign push_slv.r_valid = push_rvalid_q;
+  always_comb begin
+    push_rvalid_d = 1'b0;
+    push_slv.gnt  = 1'b0;
+    push_valid    = 1'b0;
+    if (push_slv.req) begin
+      unique case ({push_slv.wen, push_slv.add[3:0]})
+        {1'b0, 4'h0}: begin // write to push address
+          push_valid = 1'b1;
+          push_slv.gnt = push_ready;
+          if (push_ready) begin
+            push_rvalid_d = 1'b1;
+          end
+        end
+        default: begin // all reads and other writes return the current fill count
+          push_slv.gnt = 1'b1;
+          push_rvalid_d = 1'b1;
+        end
+      endcase
+    end
+  end
+
+  // Handle pop interface.
+  assign pop_ready = pop_rvalid_q;
+  assign pop_slv.r_valid = pop_rvalid_q;
+  assign pop_slv.r_rdata = pop_rdata_src_q == Data ? pop_data : {{DataWidth-CntWidth{1'b0}}, usage};
+  always_comb begin
+    pop_rdata_src_d = Data;
+    pop_rvalid_d    = 1'b0;
+    pop_slv.gnt     = 1'b0;
+    if (pop_slv.req) begin
+      unique case ({pop_slv.wen, pop_slv.add[3:0]})
+        {1'b1, 4'h0}: begin // read from pop address
+          // Since the actual pop happens in the next cycle, we need to prevent an underrun by
+          // accepting two consecutive pop requests if the current usage is 1.  So if the usage is
+          // one, we require that we are not popping in the current cycle.
+          if (pop_valid && (usage != 1 || !pop_ready)) begin
+            pop_slv.gnt = 1'b1;
+            pop_rvalid_d = 1'b1;
+          end
+        end
+        default: begin // all writes and other reads return the current fill count
+          pop_slv.gnt = 1'b1;
+          pop_rdata_src_d = Usage;
+          pop_rvalid_d = 1'b1;
+        end
+      endcase
+    end
+  end
+
+  `FFARN(pop_rdata_src_q, pop_rdata_src_d, Data, clk_i, rst_ni)
+  `FFARN(pop_rvalid_q, pop_rvalid_d, 1'b0, clk_i, rst_ni)
+  `FFARN(push_rvalid_q, push_rvalid_d, 1'b0, clk_i, rst_ni)
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/nhi_port_wrap.sv b/hw/deps/pulp_cluster/rtl/nhi_port_wrap.sv
new file mode 100644
index 0000000..7a469f6
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/nhi_port_wrap.sv
@@ -0,0 +1,86 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module nhi_port_wrap
+#(
+  parameter DMA_AXI_AW_WIDTH   = 32,
+  parameter DMA_AXI_DW_WIDTH   = 512,
+  parameter DMA_AXI_ID_WIDTH   = 4,
+  parameter DMA_AXI_UW_WIDTH   = 4
+) (
+  input logic                      clk_i,
+  input logic                      rst_ni,
+
+  WIDE_DMA_TCDM_BUS.Master         s_wide_dma_superbanks,
+  AXI_BUS.Slave                    s_wide_dma_nhi
+);
+
+  // axi definition
+  typedef logic [DMA_AXI_AW_WIDTH-1  :0] addr_t;
+  typedef logic [DMA_AXI_DW_WIDTH-1  :0] data_t;
+  typedef logic [DMA_AXI_ID_WIDTH-1  :0] id_oup_t;
+  typedef logic [DMA_AXI_DW_WIDTH/8-1:0] strb_t;
+  typedef logic [DMA_AXI_UW_WIDTH-1  :0] user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_W_CHAN_T (w_chan_t, data_t, strb_t, user_t);
+  `AXI_TYPEDEF_B_CHAN_T (b_chan_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_R_CHAN_T (r_chan_t, data_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_REQ_T    (axi_dma_req_t, aw_chan_t, w_chan_t, ar_chan_t);
+  `AXI_TYPEDEF_RESP_T   (axi_dma_resp_t, b_chan_t, r_chan_t);
+  axi_dma_req_t   axi_dma_tcdm_req;
+  axi_dma_resp_t  axi_dma_tcdm_res;
+
+  // connect to external AXI
+  `AXI_ASSIGN_TO_REQ(axi_dma_tcdm_req, s_wide_dma_nhi);
+  `AXI_ASSIGN_FROM_RESP (s_wide_dma_nhi, axi_dma_tcdm_res);
+
+  // the data returned by the memories is always valid 1 cycle later
+  // this is usually handled by the TCDM interconnect correctly
+  // we bypass TCDM ic here -> this delay needs to be explicitly
+  // calculated.
+  logic ext_dma_vld;
+  always_ff @(posedge clk_i) begin : proc_delay_gnt_by_one
+    if(~rst_ni) begin
+      ext_dma_vld <= 0;
+    end else begin
+      ext_dma_vld <= s_wide_dma_superbanks.gnt & s_wide_dma_superbanks.req;
+    end
+  end
+
+  axi_to_mem_interleaved #(
+    .axi_req_t   ( axi_dma_req_t      ),
+    .axi_resp_t  ( axi_dma_resp_t     ),
+    .AddrWidth   ( DMA_AXI_AW_WIDTH   ),
+    .DataWidth   ( DMA_AXI_DW_WIDTH   ),
+    .IdWidth     ( DMA_AXI_ID_WIDTH   ),
+    .NumBanks    ( 1                  ), // Needs to be 1
+    .BufDepth    ( 4                  )  // TODO: tune me
+  ) i_axi_to_mem_nhi (
+    .clk_i        ( clk_i                           ),
+    .rst_ni       ( rst_ni                          ),
+    .busy_o       ( ),
+    .axi_req_i    ( axi_dma_tcdm_req                ),
+    .axi_resp_o   ( axi_dma_tcdm_res                ),
+    .mem_req_o    ( s_wide_dma_superbanks.req       ),
+    .mem_gnt_i    ( s_wide_dma_superbanks.gnt       ),
+    .mem_addr_o   ( s_wide_dma_superbanks.add       ),
+    .mem_wdata_o  ( s_wide_dma_superbanks.wdata     ),
+    .mem_strb_o   ( s_wide_dma_superbanks.be        ),
+    .mem_atop_o   ( ),
+    .mem_we_o     ( s_wide_dma_superbanks.wen       ),
+    .mem_rvalid_i ( ext_dma_vld                     ),
+    .mem_rdata_i  ( s_wide_dma_superbanks.r_rdata   )
+  );
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/per2axi_wrap.sv b/hw/deps/pulp_cluster/rtl/per2axi_wrap.sv
new file mode 100644
index 0000000..76d4557
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/per2axi_wrap.sv
@@ -0,0 +1,129 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * per2axi_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module per2axi_wrap
+#(
+  parameter NB_CORES       = 4,
+  parameter PER_ADDR_WIDTH = 32,
+  parameter PER_ID_WIDTH   = 5,
+  parameter AXI_ADDR_WIDTH = 32,
+  parameter AXI_DATA_WIDTH = 64,
+  parameter AXI_USER_WIDTH = 6,
+  parameter AXI_ID_WIDTH   = 4,
+  parameter AXI_STRB_WIDTH = AXI_DATA_WIDTH/8
+)
+(
+  input logic	                                    clk_i,
+  input logic	                                    rst_ni,
+  input logic                                     test_en_i,
+  XBAR_PERIPH_BUS.Slave                           periph_slave,
+  input logic [5:0]                               periph_slave_atop_i,
+  input  logic [NB_CORES-1:0][AXI_USER_WIDTH-1:0] axi_axuser_i,
+  output logic [NB_CORES-1:0]                     axi_xresp_decerr_o,
+  output logic [NB_CORES-1:0]                     axi_xresp_slverr_o,
+  output logic [NB_CORES-1:0]                     axi_xresp_valid_o,
+  AXI_BUS.Master                                  axi_master,
+  output logic                                    busy_o
+);
+
+  per2axi #(
+    .NB_CORES           ( NB_CORES        ),
+    .PER_ADDR_WIDTH     ( PER_ADDR_WIDTH  ),
+    .PER_ID_WIDTH       ( PER_ID_WIDTH    ),
+    .AXI_ADDR_WIDTH     ( AXI_ADDR_WIDTH  ),
+    .AXI_DATA_WIDTH     ( AXI_DATA_WIDTH  ),
+    .AXI_USER_WIDTH     ( AXI_USER_WIDTH  ),
+    .AXI_ID_WIDTH       ( AXI_ID_WIDTH    )
+  ) per2axi_i (
+    .clk_i                  ( clk_i                               ),
+    .rst_ni                 ( rst_ni                              ),
+    .test_en_i              ( test_en_i                           ),
+
+    .per_slave_req_i        ( periph_slave.req                    ),
+    .per_slave_add_i        ( periph_slave.add                    ),
+    .per_slave_we_i         ( periph_slave.wen                    ),
+    .per_slave_atop_i       ( periph_slave_atop_i                 ),
+    .per_slave_wdata_i      ( periph_slave.wdata                  ),
+    .per_slave_be_i         ( periph_slave.be                     ),
+    .per_slave_id_i         ( periph_slave.id[PER_ID_WIDTH-1:0]   ),
+    .per_slave_gnt_o        ( periph_slave.gnt                    ),
+
+    .per_slave_r_valid_o    ( periph_slave.r_valid                ),
+    .per_slave_r_opc_o      ( periph_slave.r_opc                  ),
+    .per_slave_r_id_o       ( periph_slave.r_id[PER_ID_WIDTH-1:0] ),
+    .per_slave_r_rdata_o    ( periph_slave.r_rdata                ),
+
+    .axi_axuser_i           ( axi_axuser_i                        ),
+    .axi_xresp_decerr_o     ( axi_xresp_decerr_o                  ),
+    .axi_xresp_slverr_o     ( axi_xresp_slverr_o                  ),
+    .axi_xresp_valid_o      ( axi_xresp_valid_o                   ),
+
+    .axi_master_aw_valid_o  ( axi_master.aw_valid                 ),
+    .axi_master_aw_addr_o   ( axi_master.aw_addr                  ),
+    .axi_master_aw_prot_o   ( axi_master.aw_prot                  ),
+    .axi_master_aw_region_o ( axi_master.aw_region                ),
+    .axi_master_aw_len_o    ( axi_master.aw_len                   ),
+    .axi_master_aw_size_o   ( axi_master.aw_size                  ),
+    .axi_master_aw_burst_o  ( axi_master.aw_burst                 ),
+    .axi_master_aw_lock_o   ( axi_master.aw_lock                  ),
+    .axi_master_aw_atop_o   ( axi_master.aw_atop                  ),
+    .axi_master_aw_cache_o  ( axi_master.aw_cache                 ),
+    .axi_master_aw_qos_o    ( axi_master.aw_qos                   ),
+    .axi_master_aw_id_o     ( axi_master.aw_id[AXI_ID_WIDTH-1:0]  ),
+    .axi_master_aw_user_o   ( axi_master.aw_user                  ),
+    .axi_master_aw_ready_i  ( axi_master.aw_ready                 ),
+                                                                  
+    .axi_master_ar_valid_o  ( axi_master.ar_valid                 ),
+    .axi_master_ar_addr_o   ( axi_master.ar_addr                  ),
+    .axi_master_ar_prot_o   ( axi_master.ar_prot                  ),
+    .axi_master_ar_region_o ( axi_master.ar_region                ),
+    .axi_master_ar_len_o    ( axi_master.ar_len                   ),
+    .axi_master_ar_size_o   ( axi_master.ar_size                  ),
+    .axi_master_ar_burst_o  ( axi_master.ar_burst                 ),
+    .axi_master_ar_lock_o   ( axi_master.ar_lock                  ),
+    .axi_master_ar_cache_o  ( axi_master.ar_cache                 ),
+    .axi_master_ar_qos_o    ( axi_master.ar_qos                   ),
+    .axi_master_ar_id_o     ( axi_master.ar_id[AXI_ID_WIDTH-1:0]  ),
+    .axi_master_ar_user_o   ( axi_master.ar_user                  ),
+    .axi_master_ar_ready_i  ( axi_master.ar_ready                 ),
+
+    .axi_master_w_valid_o   ( axi_master.w_valid                  ),
+    .axi_master_w_data_o    ( axi_master.w_data                   ),
+    .axi_master_w_strb_o    ( axi_master.w_strb                   ),
+    .axi_master_w_user_o    ( axi_master.w_user                   ),
+    .axi_master_w_last_o    ( axi_master.w_last                   ),
+    .axi_master_w_ready_i   ( axi_master.w_ready                  ),
+
+    .axi_master_r_valid_i   ( axi_master.r_valid                  ),
+    .axi_master_r_data_i    ( axi_master.r_data                   ),
+    .axi_master_r_resp_i    ( axi_master.r_resp                   ),
+    .axi_master_r_last_i    ( axi_master.r_last                   ),
+    .axi_master_r_id_i      ( axi_master.r_id[AXI_ID_WIDTH-1:0]   ),
+    .axi_master_r_user_i    ( axi_master.r_user                   ),
+    .axi_master_r_ready_o   ( axi_master.r_ready                  ),
+
+    .axi_master_b_valid_i   ( axi_master.b_valid                  ),
+    .axi_master_b_resp_i    ( axi_master.b_resp                   ),
+    .axi_master_b_id_i      ( axi_master.b_id[AXI_ID_WIDTH-1:0]   ),
+    .axi_master_b_user_i    ( axi_master.b_user                   ),
+    .axi_master_b_ready_o   ( axi_master.b_ready                  ),
+
+    .busy_o                 ( busy_o                              )
+  );
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/per_demux_wrap.sv b/hw/deps/pulp_cluster/rtl/per_demux_wrap.sv
new file mode 100644
index 0000000..fc7bee2
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/per_demux_wrap.sv
@@ -0,0 +1,75 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * per_demux_wrap.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module per_demux_wrap
+#(
+  parameter NB_MASTERS  = 2,
+  parameter ADDR_OFFSET = 10
+)
+(
+  input logic           clk_i,
+  input logic           rst_ni,
+  XBAR_TCDM_BUS.Slave  slave,
+  XBAR_TCDM_BUS.Master masters[NB_MASTERS-1:0]
+);
+
+  localparam NB_MASTERS_LOG = $clog2(NB_MASTERS);
+
+  logic [NB_MASTERS_LOG-1:0]  dest_q, dest_n;
+
+  // need to explode the interfaces here because SystemVerilog does not allow
+  // to use it directly......
+  logic [NB_MASTERS-1:0]       masters_gnt;
+  logic [NB_MASTERS-1:0]       masters_r_valid;
+  logic [NB_MASTERS-1:0]       masters_r_opc;
+  logic [NB_MASTERS-1:0][31:0] masters_r_data;
+
+  generate
+    for (genvar i = 0; i < NB_MASTERS; i++) begin
+      assign masters[i].req   = (dest_n == i) ? slave.req : 1'b0;
+      assign masters[i].add   = slave.add;
+      assign masters[i].wen   = slave.wen;
+      assign masters[i].wdata = slave.wdata;
+      assign masters[i].be    = slave.be;
+
+      // for exploded interface
+      assign masters_gnt[i]     = masters[i].gnt;
+      assign masters_r_valid[i] = masters[i].r_valid;
+      assign masters_r_opc[i]   = masters[i].r_opc;
+      assign masters_r_data[i]  = masters[i].r_rdata;
+    end
+  endgenerate
+
+  assign slave.gnt     = masters_gnt[dest_n];
+  assign slave.r_valid = masters_r_valid[dest_q];
+  assign slave.r_opc   = masters_r_opc[dest_q];
+  assign slave.r_rdata = masters_r_data[dest_q];
+
+  assign dest_n = slave.add[NB_MASTERS_LOG-1+ADDR_OFFSET:ADDR_OFFSET];
+
+  always_ff @(posedge clk_i, negedge rst_ni)
+  begin
+    if (~rst_ni) begin
+      dest_q <= '0;
+    end
+    else begin
+      dest_q <= dest_n;
+    end
+  end
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/periph_FIFO.sv b/hw/deps/pulp_cluster/rtl/periph_FIFO.sv
new file mode 100644
index 0000000..e5500df
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/periph_FIFO.sv
@@ -0,0 +1,86 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * periph_FIFO.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module periph_FIFO
+#(
+  parameter ADDR_WIDTH=32,
+  parameter DATA_WIDTH=32,
+  parameter BYTE_ENABLE_BIT=DATA_WIDTH/8
+)
+(
+  input  logic                         clk_i,
+  input  logic                         rst_ni,
+  input  logic                         test_en_i,
+
+  //Input SIde REQ
+  input  logic                         data_req_i,
+  input  logic [ADDR_WIDTH - 1:0]      data_add_i,
+  input  logic                         data_wen_i,
+  input  logic [5:0]                   data_atop_i,
+  input  logic [DATA_WIDTH - 1:0]      data_wdata_i,
+  input  logic [BYTE_ENABLE_BIT - 1:0] data_be_i,
+  output logic                         data_gnt_o,
+
+  //Output side REQ
+  output logic                         data_req_o,
+  output logic [ADDR_WIDTH - 1:0]      data_add_o,
+  output logic                         data_wen_o,
+  output logic [5:0]                   data_atop_o,
+  output logic [DATA_WIDTH - 1:0]      data_wdata_o,
+  output logic [BYTE_ENABLE_BIT - 1:0] data_be_o,
+  input logic                          data_gnt_i,
+
+  //Input SIde RESP
+  input logic                          data_r_valid_i,
+  input logic                          data_r_opc_i,
+  input logic [DATA_WIDTH - 1:0]       data_r_rdata_i,
+
+  //Output SIde RESP
+  output logic                         data_r_valid_o,
+  output logic                         data_r_opc_o,
+  output logic [DATA_WIDTH - 1:0]      data_r_rdata_o
+);
+
+  localparam FIFO_DW = ADDR_WIDTH + 1 + 6 + DATA_WIDTH + BYTE_ENABLE_BIT;
+
+  logic [FIFO_DW-1:0] DATA_IN;
+  logic [FIFO_DW-1:0] DATA_OUT;
+
+  assign DATA_IN  = { data_add_i, data_wen_i, data_atop_i, data_wdata_i, data_be_i };
+  assign            { data_add_o, data_wen_o, data_atop_o, data_wdata_o, data_be_o } = DATA_OUT;
+
+  generic_fifo #( 
+    .DATA_WIDTH ( FIFO_DW ),
+    .DATA_DEPTH ( 2       )
+  ) FIFO_REQ (
+    .clk          ( clk_i      ),
+    .rst_n        ( rst_ni     ),
+    .test_mode_i  ( test_en_i  ),
+    .data_i       ( DATA_IN    ),
+    .valid_i      ( data_req_i ),
+    .grant_o      ( data_gnt_o ),
+    .data_o       ( DATA_OUT   ),
+    .valid_o      ( data_req_o ),
+    .grant_i      ( data_gnt_i )
+  );
+
+  assign data_r_valid_o = data_r_valid_i;
+  assign data_r_opc_o   = data_r_opc_i;
+  assign data_r_rdata_o = data_r_rdata_i;
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/periph_demux.sv b/hw/deps/pulp_cluster/rtl/periph_demux.sv
new file mode 100644
index 0000000..1c3a293
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/periph_demux.sv
@@ -0,0 +1,267 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * periph_demux.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+module periph_demux
+#(
+  parameter int ADDR_WIDTH = 32,
+  parameter int DATA_WIDTH = 32,
+  parameter int BE_WIDTH = DATA_WIDTH/8,
+  parameter bit DEM_PER_BEFORE_TCDM_TS = 1'b0
+)
+(
+  input  logic                    clk,
+  input  logic                    rst_ni,
+
+  // CORE SIDE
+  input  logic                    data_req_i,
+  input  logic [ADDR_WIDTH - 1:0] data_add_i,
+  input  logic                    data_wen_i,
+  input  logic [DATA_WIDTH - 1:0] data_wdata_i,
+  input  logic [BE_WIDTH - 1:0]   data_be_i,
+  output logic                    data_gnt_o,
+
+  output logic                    data_r_valid_o, // Data Response Valid (For LOAD/STORE commands)
+  output logic [DATA_WIDTH - 1:0] data_r_rdata_o, // Data Response DATA (For LOAD commands)
+  output logic                    data_r_opc_o,   // Data Response Error
+
+  // Low Latency log interconnect SIDE
+  output logic                    data_req_o_MH,
+  output logic [ADDR_WIDTH - 1:0] data_add_o_MH,
+  output logic                    data_wen_o_MH,
+  output logic [DATA_WIDTH - 1:0] data_wdata_o_MH,
+  output logic [BE_WIDTH - 1:0]   data_be_o_MH,
+  input  logic                    data_gnt_i_MH,
+  input  logic                    data_r_valid_i_MH,
+  input  logic [DATA_WIDTH - 1:0] data_r_rdata_i_MH,
+  input  logic                    data_r_opc_i_MH,
+
+  //low latency event unit access, sleep_req,clear buffer_req
+  output logic                    data_req_o_EU,
+  output logic [ADDR_WIDTH - 1:0] data_add_o_EU,
+  output logic                    data_wen_o_EU,
+  output logic [DATA_WIDTH - 1:0] data_wdata_o_EU,
+  output logic [BE_WIDTH - 1:0]   data_be_o_EU,
+  input  logic                    data_gnt_i_EU,
+  input  logic                    data_r_valid_i_EU,
+  input  logic [DATA_WIDTH - 1:0] data_r_rdata_i_EU,
+  input  logic                    data_r_opc_i_EU,
+
+  // my FIFO
+  output logic                    data_req_o_MYF,
+  output logic [ADDR_WIDTH - 1:0] data_add_o_MYF,
+  output logic                    data_wen_o_MYF,
+  output logic [DATA_WIDTH - 1:0] data_wdata_o_MYF,
+  output logic [BE_WIDTH - 1:0]   data_be_o_MYF,
+  input  logic                    data_gnt_i_MYF,
+  input  logic                    data_r_valid_i_MYF,
+  input  logic [DATA_WIDTH - 1:0] data_r_rdata_i_MYF,
+  input  logic                    data_r_opc_i_MYF,
+
+  // neighbor FIFO
+  output logic                    data_req_o_NBF,
+  output logic [ADDR_WIDTH - 1:0] data_add_o_NBF,
+  output logic                    data_wen_o_NBF,
+  output logic [DATA_WIDTH - 1:0] data_wdata_o_NBF,
+  output logic [BE_WIDTH - 1:0]   data_be_o_NBF,
+  input  logic                    data_gnt_i_NBF,
+  input  logic                    data_r_valid_i_NBF,
+  input  logic [DATA_WIDTH - 1:0] data_r_rdata_i_NBF,
+  input  logic                    data_r_opc_i_NBF,
+
+  // HPU driver
+  output logic                    data_req_o_HDRV,
+  output logic [ADDR_WIDTH - 1:0] data_add_o_HDRV,
+  output logic                    data_wen_o_HDRV,
+  output logic [DATA_WIDTH - 1:0] data_wdata_o_HDRV,
+  output logic [BE_WIDTH - 1:0]   data_be_o_HDRV,
+  input  logic                    data_gnt_i_HDRV,
+  input  logic                    data_r_valid_i_HDRV,
+  input  logic [DATA_WIDTH - 1:0] data_r_rdata_i_HDRV,
+  input  logic                    data_r_opc_i_HDRV
+);
+
+  enum logic [2:0] {MH, EU, MYF, NBF, HDRV, UNMAPPED } request_destination;
+
+  always_ff @(posedge clk, negedge rst_ni) begin : _UPDATE_RESPONSE_DESTINATION_
+    if(rst_ni == 1'b0) begin
+      request_destination <= MH;
+    end
+    else begin
+      if (data_req_i) begin
+        if (DEM_PER_BEFORE_TCDM_TS) begin
+          case(data_add_i[13:10])
+            4'b1111 : begin : _DPBTT_EVENT_UNIT_REGS
+              request_destination <= EU;
+            end
+            4'b1110 : begin : _DPBTT_MCHAN_REGISTERS_
+              request_destination <= MH;
+            end
+            default: begin : _DPBTT_UNMAPPED_REGION_
+              request_destination <= UNMAPPED;
+            end
+          endcase // data_add_i[13:10]
+        end else begin
+          if( (data_add_i[19:14] == 6'b000001 ) ) begin // this means 0x1020_4000 to 1020_7FFF
+            case(data_add_i[13:10])
+              0 : begin : _EVENT_UNIT_REGS
+                request_destination <= EU;
+              end
+              1 : begin : _MCHAN_REGISTERS_
+                request_destination <= MH;
+              end
+              2 : begin
+                request_destination <= MYF;
+              end
+              3 : begin
+                request_destination <= NBF;
+              end
+              4 : begin
+                request_destination <= HDRV;
+              end
+              default : begin : _UNMAPPED_REGION_
+                request_destination <= UNMAPPED;
+              end
+            endcase // data_add_i[10:13]
+          end
+        end
+      end
+    end
+  end
+
+  assign data_add_o_MH    = data_add_i;
+  assign data_wen_o_MH    = data_wen_i;
+  assign data_wdata_o_MH  = data_wdata_i;
+  assign data_be_o_MH     = data_be_i;
+
+  assign data_add_o_EU    = data_add_i;
+  assign data_wen_o_EU    = data_wen_i;
+  assign data_wdata_o_EU  = data_wdata_i;
+  assign data_be_o_EU     = data_be_i;
+
+  assign data_add_o_MYF   = data_add_i;
+  assign data_wen_o_MYF   = data_wen_i;
+  assign data_wdata_o_MYF = data_wdata_i;
+  assign data_be_o_MYF    = data_be_i;
+
+  assign data_add_o_NBF   = data_add_i;
+  assign data_wen_o_NBF   = data_wen_i;
+  assign data_wdata_o_NBF = data_wdata_i;
+  assign data_be_o_NBF    = data_be_i;
+
+  assign data_add_o_HDRV   = data_add_i;
+  assign data_wen_o_HDRV   = data_wen_i;
+  assign data_wdata_o_HDRV = data_wdata_i;
+  assign data_be_o_HDRV    = data_be_i;
+
+  always_comb
+  begin : _HANDLE_REQ_
+    data_req_o_MH     = 1'b0;
+    data_req_o_EU     = 1'b0;
+    data_req_o_MYF    = 1'b0;
+    data_req_o_NBF    = 1'b0;
+    data_req_o_HDRV  = 1'b0;
+    data_gnt_o        = 1'b0;
+    if (DEM_PER_BEFORE_TCDM_TS) begin
+      case(data_add_i[13:10])
+        4'b1111 : begin
+          data_req_o_EU = data_req_i;
+          data_gnt_o    = data_gnt_i_EU;
+        end
+        4'b1110 : begin
+          data_req_o_MH = data_req_i;
+          data_gnt_o    = data_gnt_i_MH;
+        end
+        default : begin : _TO_UNMAPPED_REGION_
+          data_req_o_MH = 1'b0;
+          data_req_o_EU = 1'b0;
+          data_gnt_o    = 1'b0;
+        end
+      endcase // data_add_i[13:10]
+    end else begin
+      if( (data_add_i[19:14] == 6'b000001 ) ) begin // this means 0x1020_4000 to 1020_7FFF
+        case(data_add_i[13:10])
+          0 : begin
+            data_req_o_EU     = data_req_i;
+            data_gnt_o        = data_gnt_i_EU;
+          end
+          1 : begin
+            data_req_o_MH     = data_req_i;
+            data_gnt_o        = data_gnt_i_MH;
+          end
+          2 : begin
+            data_req_o_MYF    = data_req_i;
+            data_gnt_o        = data_gnt_i_MYF;
+          end
+          3 : begin
+            data_req_o_NBF    = data_req_i;
+            data_gnt_o        = data_gnt_i_NBF;
+          end
+          4 : begin
+            data_req_o_HDRV = data_req_i;
+            data_gnt_o        = data_gnt_i_HDRV;
+          end
+          default : begin
+            data_req_o_MH     = 1'b0;
+            data_req_o_EU     = 1'b0;
+            data_req_o_MYF    = 1'b0;
+            data_req_o_NBF    = 1'b0;
+            data_req_o_HDRV   = 1'b0;
+            data_gnt_o        = 1'b0;
+          end
+        endcase // data_add_i[10:13]
+      end
+    end
+  end
+
+  always_comb
+  begin : _HANDLE_RESP_
+    case(request_destination)
+      MH : begin : _RESP_FROM_MCHAN_
+        data_r_valid_o = data_r_valid_i_MH;
+        data_r_rdata_o = data_r_rdata_i_MH;
+        data_r_opc_o   = 1'b0;
+      end
+      EU : begin : _RESP_FROM_EVENT_UNIT_
+        data_r_valid_o = data_r_valid_i_EU;
+        data_r_rdata_o = data_r_rdata_i_EU;
+        data_r_opc_o   = 1'b0;
+      end
+      MYF: begin
+        data_r_valid_o = data_r_valid_i_MYF;
+        data_r_rdata_o = data_r_rdata_i_MYF;
+        data_r_opc_o   = 1'b0;
+      end
+      NBF: begin
+        data_r_valid_o = data_r_valid_i_NBF;
+        data_r_rdata_o = data_r_rdata_i_NBF;
+        data_r_opc_o   = 1'b0;
+      end
+      HDRV: begin
+        data_r_valid_o = data_r_valid_i_HDRV;
+        data_r_rdata_o = data_r_rdata_i_HDRV;
+        data_r_opc_o   = 1'b0;
+      end
+      default : begin : _UNMAPPED_RESP_
+        data_r_valid_o = 1'b0;
+        data_r_rdata_o = '0;
+        data_r_opc_o   = 1'b0;
+      end
+    endcase
+  end
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/pulp_cluster.sv b/hw/deps/pulp_cluster/rtl/pulp_cluster.sv
new file mode 100644
index 0000000..cf2a312
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/pulp_cluster.sv
@@ -0,0 +1,1844 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/*
+ * pulp_cluster.sv
+ * Davide Rossi <davide.rossi@unibo.it>
+ * Antonio Pullini <pullinia@iis.ee.ethz.ch>
+ * Igor Loi <igor.loi@unibo.it>
+ * Francesco Conti <fconti@iis.ee.ethz.ch>
+ * Thomas Benz <tbenz@iis.ee.ethz.ch>
+ */
+
+import pulp_cluster_package::*;
+import apu_package::*;
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module pulp_cluster
+#(
+  // cluster parameters
+  parameter bit ASYNC_INTF          = 1'b1,
+  parameter int NB_CORES            = 8,
+  parameter int NB_HWACC_PORTS      = 0,
+  parameter int NB_DMAS             = 4,
+  parameter int NB_EXT2MEM          = 2,
+  parameter int NB_MPERIPHS         = 1,
+  parameter int NB_SPERIPHS         = 8,
+  parameter bit CLUSTER_ALIAS       = 1'b1,
+  parameter int CLUSTER_ALIAS_BASE  = 12'h1B0,
+  parameter int TCDM_SIZE           = 256*1024,                // [B], must be 2**N
+  parameter int NB_TCDM_BANKS       = 16,                      // must be 2**N
+  parameter int TCDM_BANK_SIZE      = TCDM_SIZE/NB_TCDM_BANKS, // [B]
+  parameter int TCDM_NUM_ROWS       = TCDM_BANK_SIZE/4,        // [words]
+  parameter bit XNE_PRESENT         = 0,                       // set to 1 if XNE is present in the cluster
+
+  // I$ parameters
+  parameter int SET_ASSOCIATIVE           = 4,
+  parameter int NB_CACHE_BANKS            = 4,
+  parameter int CACHE_LINE                = 1,
+  parameter int CACHE_SIZE                = 4096,
+  parameter int ICACHE_DATA_WIDTH         = 128,
+  parameter int L2_SIZE                   = 256*1024,
+  parameter bit USE_REDUCED_TAG           = 1'b1,
+
+  // core parameters
+  parameter bit DEM_PER_BEFORE_TCDM_TS  = 1'b0,
+  parameter int ROM_BOOT_ADDR           = 32'h1A000000,
+  parameter int BOOT_ADDR               = 32'h1C000000,
+  parameter int INSTR_RDATA_WIDTH       = 128,
+
+  // AXI parameters
+  parameter int AXI_ADDR_WIDTH        = 32,
+  parameter int AXI_DATA_C2S_WIDTH    = 64,
+  parameter int AXI_DATA_S2C_WIDTH    = 64,
+  parameter int AXI_USER_WIDTH        = 6,
+  parameter int AXI_ID_IN_WIDTH       = 4,
+  parameter int AXI_ID_OUT_WIDTH      = 6,
+  parameter int AXI_STRB_C2S_WIDTH    = AXI_DATA_C2S_WIDTH/8,
+  parameter int AXI_STRB_S2C_WIDTH    = AXI_DATA_S2C_WIDTH/8,
+  parameter int DC_SLICE_BUFFER_WIDTH = 8,
+
+  // TCDM and log interconnect parameters
+  parameter int DATA_WIDTH      = 32,
+  parameter int ADDR_WIDTH      = 32,
+  parameter int BE_WIDTH        = DATA_WIDTH/8,
+  parameter int TEST_SET_BIT    = 20,                       // bit used to indicate a test-and-set operation during a load in TCDM
+  parameter int ADDR_MEM_WIDTH  = $clog2(TCDM_BANK_SIZE/4), // WORD address width per TCDM bank (the word width is 32 bits)
+
+  // DMA parameters
+  parameter int TCDM_ADD_WIDTH      = ADDR_MEM_WIDTH + $clog2(NB_TCDM_BANKS) + 2, // BYTE address width TCDM
+  parameter int NB_OUTSND_BURSTS    = 8,
+  parameter int MCHAN_BURST_LENGTH  = 256,
+
+  // peripheral and periph interconnect parameters
+  parameter int LOG_CLUSTER     = 5,  // unused
+  parameter int PE_ROUTING_LSB  = 10, // LSB used as routing BIT in periph interco
+  parameter int PE_ROUTING_MSB  = 13, // MSB used as routing BIT in periph interco
+  parameter int EVNT_WIDTH      = 8,  // size of the event bus
+  parameter int REMAP_ADDRESS   = 0,  // for cluster virtualization
+
+  // WIDE DMA parameters
+  parameter int DMA_AXI_ID_WIDTH = 4,  //
+  parameter int DMA_AXI_AW_WIDTH = 32, // DON'T CHANGE
+  parameter int DMA_AXI_DW_WIDTH = 512,// DON'T CHANGE
+  parameter int DMA_AXI_UW_WIDTH = 4   //
+)
+(
+  input  logic                             clk_i,
+  input  logic                             rst_ni,
+  input  logic                             ref_clk_i,
+  input  logic                             pmu_mem_pwdn_i,
+
+  input logic [3:0]                        base_addr_i,
+
+  input logic                              test_mode_i,
+
+  input logic                              en_sa_boot_i,
+
+  input logic [5:0]                        cluster_id_i,
+
+  input logic                              fetch_en_i,
+
+  output logic                             eoc_o,
+
+  output logic                             busy_o,
+
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] ext_events_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] ext_events_readpointer_o,
+  input  logic            [EVNT_WIDTH-1:0] ext_events_dataasync_i,
+
+  input  logic                             dma_pe_evt_ack_i,
+  output logic                             dma_pe_evt_valid_o,
+
+  input  logic                             dma_pe_irq_ack_i,
+  output logic                             dma_pe_irq_valid_o,
+
+  input  logic                             pf_evt_ack_i,
+  output logic                             pf_evt_valid_o,
+
+  // AXI4 SLAVE
+  //***************************************
+  // WRITE ADDRESS CHANNEL
+  input  logic [AXI_ADDR_WIDTH-1:0]        data_slave_aw_addr_i,
+  input  axi_pkg::prot_t                   data_slave_aw_prot_i,
+  input  axi_pkg::region_t                 data_slave_aw_region_i,
+  input  axi_pkg::len_t                    data_slave_aw_len_i,
+  input  axi_pkg::size_t                   data_slave_aw_size_i,
+  input  axi_pkg::burst_t                  data_slave_aw_burst_i,
+  input  logic                             data_slave_aw_lock_i,
+  input  axi_pkg::atop_t                   data_slave_aw_atop_i,
+  input  axi_pkg::cache_t                  data_slave_aw_cache_i,
+  input  axi_pkg::qos_t                    data_slave_aw_qos_i,
+  input  logic [AXI_ID_IN_WIDTH-1:0]       data_slave_aw_id_i,
+  input  logic [AXI_USER_WIDTH-1:0]        data_slave_aw_user_i,
+  // used if ASYNC_INTF
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_aw_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_aw_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic                             data_slave_aw_valid_i,
+  output logic                             data_slave_aw_ready_o,
+
+  // READ ADDRESS CHANNEL
+  input  logic [AXI_ADDR_WIDTH-1:0]        data_slave_ar_addr_i,
+  input  axi_pkg::prot_t                   data_slave_ar_prot_i,
+  input  axi_pkg::region_t                 data_slave_ar_region_i,
+  input  axi_pkg::len_t                    data_slave_ar_len_i,
+  input  axi_pkg::size_t                   data_slave_ar_size_i,
+  input  axi_pkg::burst_t                  data_slave_ar_burst_i,
+  input  logic                             data_slave_ar_lock_i,
+  input  axi_pkg::cache_t                  data_slave_ar_cache_i,
+  input  axi_pkg::qos_t                    data_slave_ar_qos_i,
+  input  logic [AXI_ID_IN_WIDTH-1:0]       data_slave_ar_id_i,
+  input  logic [AXI_USER_WIDTH-1:0]        data_slave_ar_user_i,
+  // used if ASYNC_INTF
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_ar_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_ar_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic                             data_slave_ar_valid_i,
+  output logic                             data_slave_ar_ready_o,
+
+  // WRITE DATA CHANNEL
+  input  logic [AXI_DATA_S2C_WIDTH-1:0]    data_slave_w_data_i,
+  input  logic [AXI_STRB_S2C_WIDTH-1:0]    data_slave_w_strb_i,
+  input  logic [AXI_USER_WIDTH-1:0]        data_slave_w_user_i,
+  input  logic                             data_slave_w_last_i,
+  // used if ASYNC_INTF
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_w_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_w_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic                             data_slave_w_valid_i,
+  output logic                             data_slave_w_ready_o,
+
+  // READ DATA CHANNEL
+  output logic [AXI_DATA_S2C_WIDTH-1:0]    data_slave_r_data_o,
+  output axi_pkg::resp_t                   data_slave_r_resp_o,
+  output logic                             data_slave_r_last_o,
+  output logic [AXI_ID_IN_WIDTH-1:0]       data_slave_r_id_o,
+  output logic [AXI_USER_WIDTH-1:0]        data_slave_r_user_o,
+  // used if ASYNC_INTF
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_r_writetoken_o,
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_r_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic                             data_slave_r_valid_o,
+  input  logic                             data_slave_r_ready_i,
+
+  // WRITE RESPONSE CHANNEL
+  output axi_pkg::resp_t                   data_slave_b_resp_o,
+  output logic [AXI_ID_IN_WIDTH-1:0]       data_slave_b_id_o,
+  output logic [AXI_USER_WIDTH-1:0]        data_slave_b_user_o,
+  // used if ASYNC_INTF
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_b_writetoken_o,
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_slave_b_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic                             data_slave_b_valid_o,
+  input  logic                             data_slave_b_ready_i,
+
+  // AXI4 MASTER
+  //***************************************
+  // WRITE ADDRESS CHANNEL
+  output logic [AXI_ADDR_WIDTH-1:0]        data_master_aw_addr_o,
+  output axi_pkg::prot_t                   data_master_aw_prot_o,
+  output axi_pkg::region_t                 data_master_aw_region_o,
+  output axi_pkg::len_t                    data_master_aw_len_o,
+  output axi_pkg::size_t                   data_master_aw_size_o,
+  output axi_pkg::burst_t                  data_master_aw_burst_o,
+  output logic                             data_master_aw_lock_o,
+  output axi_pkg::atop_t                   data_master_aw_atop_o,
+  output axi_pkg::cache_t                  data_master_aw_cache_o,
+  output axi_pkg::qos_t                    data_master_aw_qos_o,
+  output logic [AXI_ID_OUT_WIDTH-1:0]      data_master_aw_id_o,
+  output logic [AXI_USER_WIDTH-1:0]        data_master_aw_user_o,
+  // used if ASYNC_INTF
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_aw_writetoken_o,
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_aw_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic                             data_master_aw_valid_o,
+  input  logic                             data_master_aw_ready_i,
+
+  // READ ADDRESS CHANNEL
+  output logic [AXI_ADDR_WIDTH-1:0]        data_master_ar_addr_o,
+  output axi_pkg::prot_t                   data_master_ar_prot_o,
+  output axi_pkg::region_t                 data_master_ar_region_o,
+  output axi_pkg::len_t                    data_master_ar_len_o,
+  output axi_pkg::size_t                   data_master_ar_size_o,
+  output axi_pkg::burst_t                  data_master_ar_burst_o,
+  output logic                             data_master_ar_lock_o,
+  output axi_pkg::cache_t                  data_master_ar_cache_o,
+  output axi_pkg::qos_t                    data_master_ar_qos_o,
+  output logic [AXI_ID_OUT_WIDTH-1:0]      data_master_ar_id_o,
+  output logic [AXI_USER_WIDTH-1:0]        data_master_ar_user_o,
+  // used if ASYNC_INTF
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_ar_writetoken_o,
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_ar_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic                             data_master_ar_valid_o,
+  input  logic                             data_master_ar_ready_i,
+
+  // WRITE DATA CHANNEL
+  output logic [AXI_DATA_C2S_WIDTH-1:0]    data_master_w_data_o,
+  output logic [AXI_STRB_C2S_WIDTH-1:0]    data_master_w_strb_o,
+  output logic [AXI_USER_WIDTH-1:0]        data_master_w_user_o,
+  output logic                             data_master_w_last_o,
+  // used if ASYNC_INTF
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_w_writetoken_o,
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_w_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic                             data_master_w_valid_o,
+  input  logic                             data_master_w_ready_i,
+
+  // READ DATA CHANNEL
+  input  logic [AXI_DATA_C2S_WIDTH-1:0]    data_master_r_data_i,
+  input  axi_pkg::resp_t                   data_master_r_resp_i,
+  input  logic                             data_master_r_last_i,
+  input  logic [AXI_ID_OUT_WIDTH-1:0]      data_master_r_id_i,
+  input  logic [AXI_USER_WIDTH-1:0]        data_master_r_user_i,
+  // used if ASYNC_INTF
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_r_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_r_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic                             data_master_r_valid_i,
+  output logic                             data_master_r_ready_o,
+
+  // WRITE RESPONSE CHANNEL
+  input  axi_pkg::resp_t                   data_master_b_resp_i,
+  input  logic [AXI_ID_OUT_WIDTH-1:0]      data_master_b_id_i,
+  input  logic [AXI_USER_WIDTH-1:0]        data_master_b_user_i,
+  // used if ASYNC_INTF
+  input  logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_b_writetoken_i,
+  output logic [DC_SLICE_BUFFER_WIDTH-1:0] data_master_b_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic                             data_master_b_valid_i,
+  output logic                             data_master_b_ready_o,
+
+  // AXI4 DMA MASTER
+  //***************************************
+  // WRITE ADDRESS CHANNEL
+  output logic [DMA_AXI_AW_WIDTH-1:0]      dma_aw_addr_o,
+  output axi_pkg::prot_t                   dma_aw_prot_o,
+  output axi_pkg::region_t                 dma_aw_region_o,
+  output axi_pkg::len_t                    dma_aw_len_o,
+  output axi_pkg::size_t                   dma_aw_size_o,
+  output axi_pkg::burst_t                  dma_aw_burst_o,
+  output logic                             dma_aw_lock_o,
+  output axi_pkg::atop_t                   dma_aw_atop_o,
+  output axi_pkg::cache_t                  dma_aw_cache_o,
+  output axi_pkg::qos_t                    dma_aw_qos_o,
+  output logic [DMA_AXI_ID_WIDTH-1:0]      dma_aw_id_o,
+  output logic [DMA_AXI_UW_WIDTH-1:0]      dma_aw_user_o,
+  output logic                             dma_aw_valid_o,
+  input  logic                             dma_aw_ready_i,
+
+  // READ ADDRESS CHANNEL
+  output logic [DMA_AXI_AW_WIDTH-1:0]      dma_ar_addr_o,
+  output axi_pkg::prot_t                   dma_ar_prot_o,
+  output axi_pkg::region_t                 dma_ar_region_o,
+  output axi_pkg::len_t                    dma_ar_len_o,
+  output axi_pkg::size_t                   dma_ar_size_o,
+  output axi_pkg::burst_t                  dma_ar_burst_o,
+  output logic                             dma_ar_lock_o,
+  output axi_pkg::cache_t                  dma_ar_cache_o,
+  output axi_pkg::qos_t                    dma_ar_qos_o,
+  output logic [DMA_AXI_ID_WIDTH-1:0]      dma_ar_id_o,
+  output logic [DMA_AXI_UW_WIDTH-1:0]      dma_ar_user_o,
+  output logic                             dma_ar_valid_o,
+  input  logic                             dma_ar_ready_i,
+
+  // WRITE DATA CHANNEL
+  output logic [DMA_AXI_DW_WIDTH-1:0]      dma_w_data_o,
+  output logic [DMA_AXI_DW_WIDTH/8-1:0]    dma_w_strb_o,
+  output logic [DMA_AXI_UW_WIDTH-1:0]      dma_w_user_o,
+  output logic                             dma_w_last_o,
+  output logic                             dma_w_valid_o,
+  input  logic                             dma_w_ready_i,
+
+  // READ DATA CHANNEL
+  input  logic [DMA_AXI_DW_WIDTH-1:0]      dma_r_data_i,
+  input  axi_pkg::resp_t                   dma_r_resp_i,
+  input  logic                             dma_r_last_i,
+  input  logic [DMA_AXI_ID_WIDTH-1:0]      dma_r_id_i,
+  input  logic [DMA_AXI_UW_WIDTH-1:0]      dma_r_user_i,
+  input  logic                             dma_r_valid_i,
+  output logic                             dma_r_ready_o,
+
+  // WRITE RESPONSE CHANNEL
+  input  axi_pkg::resp_t                   dma_b_resp_i,
+  input  logic [DMA_AXI_ID_WIDTH-1:0]      dma_b_id_i,
+  input  logic [DMA_AXI_UW_WIDTH-1:0]      dma_b_user_i,
+  input  logic                             dma_b_valid_i,
+  output logic                             dma_b_ready_o,
+
+  // AXI4 NIC-HOST-Interconnect (NHI) SLAVE
+  //***************************************
+  // WRITE ADDRESS CHANNEL
+  input  logic [DMA_AXI_AW_WIDTH-1:0]      nhi_aw_addr_i,
+  input  axi_pkg::prot_t                   nhi_aw_prot_i,
+  input  axi_pkg::region_t                 nhi_aw_region_i,
+  input  axi_pkg::len_t                    nhi_aw_len_i,
+  input  axi_pkg::size_t                   nhi_aw_size_i,
+  input  axi_pkg::burst_t                  nhi_aw_burst_i,
+  input  logic                             nhi_aw_lock_i,
+  input  axi_pkg::atop_t                   nhi_aw_atop_i,
+  input  axi_pkg::cache_t                  nhi_aw_cache_i,
+  input  axi_pkg::qos_t                    nhi_aw_qos_i,
+  input  logic [DMA_AXI_ID_WIDTH-1:0]      nhi_aw_id_i,
+  input  logic [DMA_AXI_UW_WIDTH-1:0]      nhi_aw_user_i,
+  input  logic                             nhi_aw_valid_i,
+  output logic                             nhi_aw_ready_o,
+
+  // READ ADDRESS CHANNEL
+  input  logic [DMA_AXI_AW_WIDTH-1:0]      nhi_ar_addr_i,
+  input  axi_pkg::prot_t                   nhi_ar_prot_i,
+  input  axi_pkg::region_t                 nhi_ar_region_i,
+  input  axi_pkg::len_t                    nhi_ar_len_i,
+  input  axi_pkg::size_t                   nhi_ar_size_i,
+  input  axi_pkg::burst_t                  nhi_ar_burst_i,
+  input  logic                             nhi_ar_lock_i,
+  input  axi_pkg::cache_t                  nhi_ar_cache_i,
+  input  axi_pkg::qos_t                    nhi_ar_qos_i,
+  input  logic [DMA_AXI_ID_WIDTH-1:0]      nhi_ar_id_i,
+  input  logic [DMA_AXI_UW_WIDTH-1:0]      nhi_ar_user_i,
+  input  logic                             nhi_ar_valid_i,
+  output logic                             nhi_ar_ready_o,
+
+  // WRITE DATA CHANNEL
+  input  logic [DMA_AXI_DW_WIDTH-1:0]      nhi_w_data_i,
+  input  logic [DMA_AXI_DW_WIDTH/8-1:0]    nhi_w_strb_i,
+  input  logic [DMA_AXI_UW_WIDTH-1:0]      nhi_w_user_i,
+  input  logic                             nhi_w_last_i,
+  input  logic                             nhi_w_valid_i,
+  output logic                             nhi_w_ready_o,
+
+  // READ DATA CHANNEL
+  output logic [DMA_AXI_DW_WIDTH-1:0]      nhi_r_data_o,
+  output axi_pkg::resp_t                   nhi_r_resp_o,
+  output logic                             nhi_r_last_o,
+  output logic [DMA_AXI_ID_WIDTH-1:0]      nhi_r_id_o,
+  output logic [DMA_AXI_UW_WIDTH-1:0]      nhi_r_user_o,
+  output logic                             nhi_r_valid_o,
+  input  logic                             nhi_r_ready_i,
+
+  // WRITE RESPONSE CHANNEL
+  output axi_pkg::resp_t                   nhi_b_resp_o,
+  output logic [DMA_AXI_ID_WIDTH-1:0]      nhi_b_id_o,
+  output logic [DMA_AXI_UW_WIDTH-1:0]      nhi_b_user_o,
+  output logic                             nhi_b_valid_o,
+  input  logic                             nhi_b_ready_i,
+
+  // Instruction Cache Master Port
+  output pulp_cluster_cfg_pkg::addr_t         icache_aw_addr_o,
+  output axi_pkg::prot_t                      icache_aw_prot_o,
+  output axi_pkg::region_t                    icache_aw_region_o,
+  output axi_pkg::len_t                       icache_aw_len_o,
+  output axi_pkg::size_t                      icache_aw_size_o,
+  output axi_pkg::burst_t                     icache_aw_burst_o,
+  output logic                                icache_aw_lock_o,
+  output axi_pkg::atop_t                      icache_aw_atop_o,
+  output axi_pkg::cache_t                     icache_aw_cache_o,
+  output axi_pkg::qos_t                       icache_aw_qos_o,
+  output pulp_cluster_cfg_pkg::id_icache_t    icache_aw_id_o,
+  output pulp_cluster_cfg_pkg::user_t         icache_aw_user_o,
+  output logic                                icache_aw_valid_o,
+  input  logic                                icache_aw_ready_i,
+
+  output pulp_cluster_cfg_pkg::addr_t         icache_ar_addr_o,
+  output axi_pkg::prot_t                      icache_ar_prot_o,
+  output axi_pkg::region_t                    icache_ar_region_o,
+  output axi_pkg::len_t                       icache_ar_len_o,
+  output axi_pkg::size_t                      icache_ar_size_o,
+  output axi_pkg::burst_t                     icache_ar_burst_o,
+  output logic                                icache_ar_lock_o,
+  output axi_pkg::cache_t                     icache_ar_cache_o,
+  output axi_pkg::qos_t                       icache_ar_qos_o,
+  output pulp_cluster_cfg_pkg::id_icache_t    icache_ar_id_o,
+  output pulp_cluster_cfg_pkg::user_t         icache_ar_user_o,
+  output logic                                icache_ar_valid_o,
+  input  logic                                icache_ar_ready_i,
+
+  output pulp_cluster_cfg_pkg::data_icache_t  icache_w_data_o,
+  output pulp_cluster_cfg_pkg::strb_icache_t  icache_w_strb_o,
+  output pulp_cluster_cfg_pkg::user_t         icache_w_user_o,
+  output logic                                icache_w_last_o,
+  output logic                                icache_w_valid_o,
+  input  logic                                icache_w_ready_i,
+
+  input  pulp_cluster_cfg_pkg::data_icache_t  icache_r_data_i,
+  input  axi_pkg::resp_t                      icache_r_resp_i,
+  input  logic                                icache_r_last_i,
+  input  pulp_cluster_cfg_pkg::id_icache_t    icache_r_id_i,
+  input  pulp_cluster_cfg_pkg::user_t         icache_r_user_i,
+  input  logic                                icache_r_valid_i,
+  output logic                                icache_r_ready_o,
+
+  input  axi_pkg::resp_t                      icache_b_resp_i,
+  input  pulp_cluster_cfg_pkg::id_icache_t    icache_b_id_i,
+  input  pulp_cluster_cfg_pkg::user_t         icache_b_user_i,
+  input  logic                                icache_b_valid_i,
+  output logic                                icache_b_ready_o,
+
+  //task from scheduler
+  input  logic                                task_valid_i,
+  output logic                                task_ready_o,
+  input  pspin_cfg_pkg::handler_task_t            task_descr_i,
+
+  //feedback to scheduler
+  output logic                                feedback_valid_o,
+  input  logic                                feedback_ready_i,
+  output pspin_cfg_pkg::feedback_descr_t          feedback_o,
+
+  //signal if the cluster is ready to accept tasks
+  output logic                                cluster_active_o,
+
+  //commands out
+  input  logic                                cmd_ready_i,
+  output logic                                cmd_valid_o,
+  output pspin_cfg_pkg::pspin_cmd_t               cmd_o,
+
+  //command response
+  input  logic                                cmd_resp_valid_i,
+  input  pspin_cfg_pkg::pspin_cmd_resp_t          cmd_resp_i
+);
+
+  logic [NB_CORES-1:0]                fetch_enable_reg_int;
+  logic [NB_CORES-1:0]                fetch_en_int;
+  logic                               s_rst_n;
+  logic                               s_init_n;
+  logic [NB_CORES-1:0][31:0]          boot_addr;
+  logic [NB_CORES-1:0]                dbg_core_halt;
+  logic [NB_CORES-1:0]                dbg_core_resume;
+  logic [NB_CORES-1:0]                dbg_core_halted;
+  logic                               hwpe_sel;
+  logic                               hwpe_en;
+
+  logic [NB_CORES-1:0][AXI_USER_WIDTH-1:0] tryx_axuser;
+  logic [NB_CORES-1:0]                     tryx_xresp_decerr;
+  logic [NB_CORES-1:0]                     tryx_xresp_slverr;
+  logic [NB_CORES-1:0]                     tryx_xresp_valid;
+
+  logic                s_cluster_periphs_busy;
+  logic                s_axi_to_mem_busy;
+  logic                s_per2axi_busy;
+  logic                s_axi2per_busy;
+  logic                s_dmac_busy;
+  logic                s_cluster_cg_en;
+  logic [NB_CORES-1:0] s_dma_event;
+  logic [NB_CORES-1:0] s_dma_irq;
+  logic [NB_CORES-1:0][3:0]  s_hwacc_events;
+  logic [NB_CORES-1:0][1:0]  s_xne_evt;
+  logic                      s_xne_busy;
+
+  logic [NB_CORES-1:0]               clk_core_en;
+  logic                              clk_cluster;
+
+  // CLK reset, and other control signals
+
+  logic                              s_cluster_int_busy;
+  logic                              s_fregfile_disable;
+
+  logic [NB_CORES-1:0]               core_busy;
+
+  logic                              s_incoming_req;
+  logic                              s_isolate_cluster;
+  logic                              s_events_async;
+
+  logic                              s_events_valid;
+  logic                              s_events_ready;
+  logic [EVNT_WIDTH-1:0]             s_events_data;
+
+  // Signals Between CORE_ISLAND and INSTRUCTION CACHES
+  logic [NB_CORES-1:0]                        instr_req;
+  logic [NB_CORES-1:0][31:0]                  instr_addr;
+  logic [NB_CORES-1:0]                        instr_gnt;
+  logic [NB_CORES-1:0]                        instr_r_valid;
+  logic [NB_CORES-1:0][INSTR_RDATA_WIDTH-1:0] instr_r_rdata;
+
+  logic [1:0]                                 s_TCDM_arb_policy;
+  logic                                       tcdm_sleep;
+
+  logic               s_dma_pe_event;
+  logic               s_dma_pe_irq;
+  logic               s_pf_event;
+
+  logic[NB_CORES-1:0][4:0] irq_id;
+  logic[NB_CORES-1:0][4:0] irq_ack_id;
+  logic[NB_CORES-1:0]      irq_req;
+  logic[NB_CORES-1:0]      irq_ack;
+
+
+  /* asynchronous AXI interfaces at CLUSTER/SOC interface, driven iff `ASYNC_INTF` */
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH        ),
+    .AXI_DATA_WIDTH ( AXI_DATA_S2C_WIDTH    ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH       ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH        ),
+    .BUFFER_WIDTH   ( DC_SLICE_BUFFER_WIDTH )
+  ) s_data_slave_async();
+
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH        ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH    ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH      ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH        ),
+    .BUFFER_WIDTH   ( DC_SLICE_BUFFER_WIDTH )
+  ) s_data_master_async();
+
+  /* synchronously cut (no combinatorial paths) AXI interfaces, driven iff `!ASYNC_INTF` */
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_S2C_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH    ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_data_slave_cut();
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_data_master_cut();
+
+  /* synchronous AXI interfaces at CLUSTER/SOC interface */
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_S2C_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH    ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_data_slave();
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_data_master();
+
+  /* synchronous AXI interfaces internal to the cluster */
+  // core per2axi -> ext
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH    ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_core_ext_bus();
+
+  // DMA -> ext
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH    ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_dma_ext_bus();
+
+  // WIDE DMA -> SoC
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( DMA_AXI_AW_WIDTH     ),
+    .AXI_DATA_WIDTH ( DMA_AXI_DW_WIDTH     ),
+    .AXI_ID_WIDTH   ( DMA_AXI_ID_WIDTH     ),
+    .AXI_USER_WIDTH ( DMA_AXI_UW_WIDTH     )
+  ) s_wide_dma_soc();
+
+  // WIDE NHI -> TCDM (supprbanks)
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( DMA_AXI_AW_WIDTH     ),
+    .AXI_DATA_WIDTH ( DMA_AXI_DW_WIDTH     ),
+    .AXI_ID_WIDTH   ( DMA_AXI_ID_WIDTH     ),
+    .AXI_USER_WIDTH ( DMA_AXI_UW_WIDTH     )
+  ) s_wide_nhi_superbanks();
+
+  // ext -> axi_to_mem
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_ext_tcdm_bus();
+
+  // cluster bus -> axi2per
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) s_ext_mperiph_bus();
+
+  /* logarithmic and peripheral interconnect interfaces */
+  // wide dma -> superbanks a
+  WIDE_DMA_TCDM_BUS #(
+    .ADDR_WIDTH ( DMA_AXI_AW_WIDTH ),
+    .DATA_WIDTH ( DMA_AXI_DW_WIDTH )
+  ) s_wide_dma_a_superbanks();
+
+  // NHI interconnect -> superbanks b
+  WIDE_DMA_TCDM_BUS #(
+    .ADDR_WIDTH ( DMA_AXI_AW_WIDTH ),
+    .DATA_WIDTH ( DMA_AXI_DW_WIDTH )
+  ) s_wide_dma_b_superbanks();
+
+
+  // ext -> log interconnect
+  XBAR_TCDM_BUS s_ext_xbar_bus[NB_EXT2MEM-1:0]();
+
+  // periph interconnect -> slave peripherals
+  XBAR_PERIPH_BUS s_xbar_speriph_bus[NB_SPERIPHS-1:0]();
+  logic [NB_SPERIPHS-1:0][5:0] s_xbar_speriph_atop;
+
+  // periph interconnect -> XNE
+  XBAR_PERIPH_BUS s_xne_cfg_bus();
+
+  // DMA -> log interconnect
+  XBAR_TCDM_BUS s_dma_xbar_bus[NB_DMAS-1:0]();
+
+  // ext -> xbar periphs FIXME
+  XBAR_TCDM_BUS s_mperiph_xbar_bus[NB_MPERIPHS-1:0]();
+
+  // periph demux
+  XBAR_TCDM_BUS s_mperiph_bus();
+  XBAR_TCDM_BUS s_mperiph_demux_bus[1:0]();
+
+  // cores & accelerators -> log interconnect
+  XBAR_TCDM_BUS s_core_xbar_bus[NB_CORES+NB_HWACC_PORTS-1:0]();
+
+  // cores -> periph interconnect
+  XBAR_PERIPH_BUS s_core_periph_bus[NB_CORES-1:0]();
+  XBAR_PERIPH_BUS s_inter_core_fifo[NB_CORES-1:0]();
+  XBAR_PERIPH_BUS s_hpu_driver_bus[NB_CORES-1:0]();
+  logic [NB_CORES-1:0][5:0] s_core_periph_bus_atop, s_core_xbar_bus_atop;
+
+  // cores -> tryx control
+  XBAR_PERIPH_BUS s_core_periph_tryx[NB_CORES-1:0]();
+
+  // periph interconnect -> DMA
+  XBAR_PERIPH_BUS s_periph_dma_bus();
+
+  // debug
+  XBAR_TCDM_BUS s_debug_bus[NB_CORES-1:0]();
+
+  /* other interfaces */
+  // cores -> DMA ctrl
+  XBAR_TCDM_BUS s_core_dmactrl_bus[NB_CORES-1:0]();
+
+  // cores -> event unit ctrl
+  XBAR_PERIPH_BUS s_core_euctrl_bus[NB_CORES-1:0]();
+
+  // I$ ctrl unit <-> I$, L0, I$ interconnect
+  MP_PF_ICACHE_CTRL_UNIT_BUS  IC_ctrl_unit_bus();
+
+  // log interconnect -> TCDM memory banks (SRAM)
+  TCDM_BANK_MEM_BUS s_tcdm_bus_sram[NB_TCDM_BANKS-1:0]();
+
+  // cluster_scheduler -> dma_wrap
+  logic                     ext_dma_req_valid;
+  logic                     ext_dma_req_ready;
+  pspin_cfg_pkg::transf_descr_32_t ext_dma_req;
+
+  // dma_wrap -> cluster_scheduler
+  logic                     ext_dma_rsp_valid;
+
+  // cluster_schedulers -> hpu_drivers
+  logic [NB_CORES-1:0]                          hpu_task_valid;
+  logic [NB_CORES-1:0]                          hpu_task_ready;
+  pspin_cfg_pkg::hpu_handler_task_t                 hpu_task;
+
+  // hpu_drivers -> cluster_schedulers
+  logic [NB_CORES-1:0]                            hpu_feedback_valid;
+  logic [NB_CORES-1:0]                            hpu_feedback_ready;
+  pspin_cfg_pkg::task_feedback_descr_t [NB_CORES-1:0] hpu_feedback;
+
+  logic [NB_CORES-1:0]                            hpu_active;
+
+  logic [NB_CORES-1:0]                            core_cmd_ready;
+  logic [NB_CORES-1:0]                            core_cmd_valid;
+  pspin_cfg_pkg::pspin_cmd_t [NB_CORES-1:0]           core_cmd;
+
+  // cores -> APU
+  cpu_marx_if #(
+    .WOP_CPU      ( WOP_CPU      ),
+    .WAPUTYPE     ( WAPUTYPE     ),
+    .NUSFLAGS_CPU ( NUSFLAGS_CPU ),
+    .NDSFLAGS_CPU ( NDSFLAGS_CPU ),
+    .NARGS_CPU    ( NARGS_CPU    )
+  ) apu_cluster_bus [NB_CORES-1:0] ();
+
+  /* reset generator */
+  rstgen rstgen_i (
+    .clk_i      ( clk_i       ),
+    .rst_ni     ( rst_ni      ),
+    .test_mode_i( test_mode_i ),
+    .rst_no     ( s_rst_n     ),
+    .init_no    ( s_init_n    )
+  );
+
+  /* fetch & busy genertion */
+  assign s_cluster_int_busy = s_cluster_periphs_busy | s_per2axi_busy | s_axi2per_busy | s_axi_to_mem_busy | s_dmac_busy | s_xne_busy;
+  assign busy_o = s_cluster_int_busy | (|core_busy);
+  assign fetch_en_int = fetch_enable_reg_int;
+
+  /* cluster bus and attached peripherals */
+  cluster_bus_wrap #(
+    .NB_CORES         ( NB_CORES           ),
+    .AXI_ADDR_WIDTH   ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH   ( AXI_DATA_C2S_WIDTH ),
+    .AXI_USER_WIDTH   ( AXI_USER_WIDTH     ),
+    .AXI_ID_IN_WIDTH  ( AXI_ID_IN_WIDTH    ),
+    .AXI_ID_OUT_WIDTH ( AXI_ID_OUT_WIDTH   )
+  ) cluster_bus_wrap_i (
+    .clk_i         ( clk_cluster       ),
+    .rst_ni        ( rst_ni            ),
+    .test_en_i     ( test_mode_i       ),
+    .cluster_id_i  ( cluster_id_i      ),
+    .data_slave    ( s_core_ext_bus    ),
+    .dma_slave     ( s_dma_ext_bus     ),
+    .ext_slave     ( s_data_slave      ),
+    .tcdm_master   ( s_ext_tcdm_bus    ),
+    .periph_master ( s_ext_mperiph_bus ),
+    .ext_master    ( s_data_master     )
+  );
+
+  logic [NB_EXT2MEM-1:0]        s_ext_xbar_bus_req, s_ext_xbar_bus_gnt,
+                                s_ext_xbar_bus_wen,
+                                s_ext_xbar_bus_rvalid;
+  logic [NB_EXT2MEM-1:0][31:0]  s_ext_xbar_bus_addr,
+                                s_ext_xbar_bus_rdata,
+                                s_ext_xbar_bus_wdata;
+  logic [NB_EXT2MEM-1:0][ 3:0]  s_ext_xbar_bus_be;
+  logic [NB_EXT2MEM-1:0][ 5:0]  s_ext_xbar_bus_atop;
+
+  // Fall-through register on AW due to protocol violation by upstream (dependency on aw_ready for
+  // w_valid).
+  typedef logic [31:0] addr_t;
+  typedef logic [AXI_DATA_C2S_WIDTH-1:0] data_t;
+  typedef logic [AXI_ID_OUT_WIDTH-1:0] id_oup_t;
+  typedef logic [AXI_DATA_C2S_WIDTH/8-1:0] strb_t;
+  typedef logic [AXI_USER_WIDTH-1:0] user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_W_CHAN_T (w_chan_t, data_t, strb_t, user_t);
+  `AXI_TYPEDEF_B_CHAN_T (b_chan_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_R_CHAN_T (r_chan_t, data_t, id_oup_t, user_t);
+  `AXI_TYPEDEF_REQ_T    (axi_req_t, aw_chan_t, w_chan_t, ar_chan_t);
+  `AXI_TYPEDEF_RESP_T   (axi_resp_t, b_chan_t, r_chan_t);
+  axi_req_t   ext_tcdm_req,   ext_tcdm_req_buf;
+  axi_resp_t  ext_tcdm_resp,  ext_tcdm_resp_buf;
+  `AXI_ASSIGN_TO_REQ(ext_tcdm_req, s_ext_tcdm_bus);
+  `AXI_ASSIGN_FROM_RESP(s_ext_tcdm_bus, ext_tcdm_resp);
+  always_comb begin
+    ext_tcdm_req_buf.w = ext_tcdm_req.w;
+    ext_tcdm_req_buf.w_valid = ext_tcdm_req.w_valid;
+    ext_tcdm_resp.w_ready = ext_tcdm_resp_buf.w_ready;
+    ext_tcdm_req_buf.ar = ext_tcdm_req.ar;
+    ext_tcdm_req_buf.ar_valid = ext_tcdm_req.ar_valid;
+    ext_tcdm_resp.ar_ready = ext_tcdm_resp_buf.ar_ready;
+    ext_tcdm_resp.b = ext_tcdm_resp_buf.b;
+    ext_tcdm_resp.b_valid = ext_tcdm_resp_buf.b_valid;
+    ext_tcdm_req_buf.b_ready = ext_tcdm_req.b_ready;
+    ext_tcdm_resp.r = ext_tcdm_resp_buf.r;
+    ext_tcdm_resp.r_valid = ext_tcdm_resp_buf.r_valid;
+    ext_tcdm_req_buf.r_ready = ext_tcdm_req.r_ready;
+  end
+  fall_through_register #(
+    .T  (aw_chan_t)
+  ) i_axi_to_mem_aw_ft_reg (
+    .clk_i  (clk_cluster),
+    .rst_ni,
+    .clr_i  (1'b0),
+    .testmode_i (1'b0),
+    .valid_i  (ext_tcdm_req.aw_valid),
+    .ready_o  (ext_tcdm_resp.aw_ready),
+    .data_i   (ext_tcdm_req.aw),
+    .valid_o  (ext_tcdm_req_buf.aw_valid),
+    .ready_i  (ext_tcdm_resp_buf.aw_ready),
+    .data_o   (ext_tcdm_req_buf.aw)
+  );
+
+  axi_to_mem #(
+    .axi_req_t  ( axi_req_t           ),
+    .axi_resp_t ( axi_resp_t          ),
+    .AddrWidth  ( 32                  ),
+    .DataWidth  ( AXI_DATA_C2S_WIDTH  ),
+    .IdWidth    ( AXI_ID_OUT_WIDTH    ),
+    .NumBanks   ( NB_EXT2MEM             )
+  ) i_axi_to_mem (
+    .clk_i        ( clk_cluster           ),
+    .rst_ni       ( rst_ni                ),
+    .busy_o       ( s_axi_to_mem_busy     ),
+    .axi_req_i    ( ext_tcdm_req_buf      ),
+    .axi_resp_o   ( ext_tcdm_resp_buf     ),
+    .mem_req_o    ( s_ext_xbar_bus_req    ),
+    .mem_gnt_i    ( s_ext_xbar_bus_gnt    ),
+    .mem_addr_o   ( s_ext_xbar_bus_addr   ),
+    .mem_wdata_o  ( s_ext_xbar_bus_wdata  ),
+    .mem_strb_o   ( s_ext_xbar_bus_be     ),
+    .mem_atop_o   ( s_ext_xbar_bus_atop   ),
+    .mem_we_o     ( s_ext_xbar_bus_wen    ),
+    .mem_rvalid_i ( s_ext_xbar_bus_rvalid ),
+    .mem_rdata_i  ( s_ext_xbar_bus_rdata  )
+  );
+  for (genvar i = 0; i < NB_EXT2MEM; i++) begin : gen_ext_xbar_bus
+    assign s_ext_xbar_bus[i].req     = s_ext_xbar_bus_req[i];
+    assign s_ext_xbar_bus_gnt[i]     = s_ext_xbar_bus[i].gnt;
+    assign s_ext_xbar_bus[i].add     = s_ext_xbar_bus_addr[i];
+    assign s_ext_xbar_bus[i].wdata   = s_ext_xbar_bus_wdata[i];
+    assign s_ext_xbar_bus[i].be      = s_ext_xbar_bus_be[i];
+    assign s_ext_xbar_bus[i].wen     = ~s_ext_xbar_bus_wen[i]; // active low
+    assign s_ext_xbar_bus_rvalid[i]  = s_ext_xbar_bus[i].r_valid;
+    assign s_ext_xbar_bus_rdata[i]   = s_ext_xbar_bus[i].r_rdata;
+  end
+
+  axi2per_wrap #(
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH     ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH ),
+    .AXI_ID_WIDTH   ( AXI_ID_OUT_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH     )
+  ) axi2per_wrap_i (
+    .clk_i         ( clk_cluster       ),
+    .rst_ni        ( rst_ni            ),
+    .test_en_i     ( test_mode_i       ),
+    .cluster_id_i  ( cluster_id_i      ),
+    .axi_slave     ( s_ext_mperiph_bus ),
+    .periph_master ( s_mperiph_bus     ),
+    .busy_o        ( s_axi2per_busy    )
+  );
+
+  per_demux_wrap #(
+    .NB_MASTERS  (  2 ),
+    .ADDR_OFFSET ( 20 )
+  ) per_demux_wrap_i (
+    .clk_i   ( clk_cluster         ),
+    .rst_ni  ( rst_ni              ),
+    .slave   ( s_mperiph_bus       ),
+    .masters ( s_mperiph_demux_bus )
+  );
+
+  assign s_mperiph_xbar_bus[NB_MPERIPHS-1].req   = s_mperiph_demux_bus[0].req;
+  assign s_mperiph_xbar_bus[NB_MPERIPHS-1].add   = s_mperiph_demux_bus[0].add;
+  assign s_mperiph_xbar_bus[NB_MPERIPHS-1].wen   = s_mperiph_demux_bus[0].wen;
+  assign s_mperiph_xbar_bus[NB_MPERIPHS-1].wdata = s_mperiph_demux_bus[0].wdata;
+  assign s_mperiph_xbar_bus[NB_MPERIPHS-1].be    = s_mperiph_demux_bus[0].be;
+
+  assign s_mperiph_demux_bus[0].gnt       = s_mperiph_xbar_bus[NB_MPERIPHS-1].gnt;
+  assign s_mperiph_demux_bus[0].r_valid   = s_mperiph_xbar_bus[NB_MPERIPHS-1].r_valid;
+  assign s_mperiph_demux_bus[0].r_opc     = s_mperiph_xbar_bus[NB_MPERIPHS-1].r_opc;
+  assign s_mperiph_demux_bus[0].r_rdata   = s_mperiph_xbar_bus[NB_MPERIPHS-1].r_rdata;
+
+  per_demux_wrap #(
+    .NB_MASTERS  ( NB_CORES ),
+    .ADDR_OFFSET ( 15       )
+  ) debug_interconect_i (
+    .clk_i   ( clk_cluster            ),
+    .rst_ni  ( rst_ni                 ),
+    .slave   ( s_mperiph_demux_bus[1] ),
+    .masters ( s_debug_bus            )
+  );
+
+  per2axi_wrap #(
+    .NB_CORES       ( NB_CORES             ),
+    .PER_ADDR_WIDTH ( 32                   ),
+    .PER_ID_WIDTH   ( NB_CORES+NB_MPERIPHS ),
+    .AXI_ADDR_WIDTH ( AXI_ADDR_WIDTH       ),
+    .AXI_DATA_WIDTH ( AXI_DATA_C2S_WIDTH   ),
+    .AXI_USER_WIDTH ( AXI_USER_WIDTH       ),
+    .AXI_ID_WIDTH   ( AXI_ID_IN_WIDTH      )
+  ) per2axi_wrap_i (
+    .clk_i                ( clk_cluster                       ),
+    .rst_ni               ( rst_ni                            ),
+    .test_en_i            ( test_mode_i                       ),
+    .periph_slave         ( s_xbar_speriph_bus[SPER_EXT_ID]   ),
+    .periph_slave_atop_i  ( s_xbar_speriph_atop[SPER_EXT_ID]  ),
+    .axi_axuser_i         ( tryx_axuser                       ),
+    .axi_xresp_decerr_o   ( tryx_xresp_decerr                 ),
+    .axi_xresp_slverr_o   ( tryx_xresp_slverr                 ),
+    .axi_xresp_valid_o    ( tryx_xresp_valid                  ),
+    .axi_master           ( s_core_ext_bus                    ),
+    .busy_o               ( s_per2axi_busy                    )
+  );
+
+  tryx_ctrl #(
+    .NB_CORES           ( NB_CORES       ),
+    .AXI_USER_WIDTH     ( AXI_USER_WIDTH )
+  ) tryx_ctrl_i (
+    .clk_i              ( clk_cluster        ),
+    .rst_ni             ( rst_ni             ),
+    .axi_axuser_o       ( tryx_axuser        ),
+    .axi_xresp_decerr_i ( tryx_xresp_decerr  ),
+    .axi_xresp_slverr_i ( tryx_xresp_slverr  ),
+    .axi_xresp_valid_i  ( tryx_xresp_valid   ),
+    .periph_data_slave  ( s_core_periph_bus  ),
+    .periph_data_master ( s_core_periph_tryx )
+  );
+
+  /* cluster (log + periph) interconnect and attached peripherals */
+  cluster_interconnect_wrap #(
+    .NB_CORES           ( NB_CORES           ),
+    .NB_HWACC_PORTS     ( NB_HWACC_PORTS     ),
+    .NB_DMAS            ( NB_DMAS            ),
+    .NB_EXT             ( NB_EXT2MEM         ),
+    .NB_MPERIPHS        ( NB_MPERIPHS        ),
+    .NB_TCDM_BANKS      ( NB_TCDM_BANKS      ),
+    .NB_SPERIPHS        ( NB_SPERIPHS        ),
+    .DATA_WIDTH         ( DATA_WIDTH         ),
+    .ADDR_WIDTH         ( ADDR_WIDTH         ),
+    .BE_WIDTH           ( BE_WIDTH           ),
+    .TEST_SET_BIT       ( TEST_SET_BIT       ),
+    .ADDR_MEM_WIDTH     ( ADDR_MEM_WIDTH     ),
+    .LOG_CLUSTER        ( LOG_CLUSTER        ),
+    .PE_ROUTING_LSB     ( PE_ROUTING_LSB     ),
+    .PE_ROUTING_MSB     ( PE_ROUTING_MSB     ),
+    .CLUSTER_ALIAS      ( CLUSTER_ALIAS      ),
+    .CLUSTER_ALIAS_BASE ( CLUSTER_ALIAS_BASE )
+  ) cluster_interconnect_wrap_i (
+    .clk_i                  ( clk_cluster                         ),
+    .rst_ni                 ( rst_ni                              ),
+    .core_tcdm_slave        ( s_core_xbar_bus                     ),
+    .core_tcdm_slave_atop   ( s_core_xbar_bus_atop                ),
+    .core_periph_slave      ( s_core_periph_tryx                  ),
+    .core_periph_slave_atop ( s_core_periph_bus_atop              ),
+    .ext_slave              ( s_ext_xbar_bus                      ),
+    .ext_slave_atop         ( s_ext_xbar_bus_atop                 ),
+    .dma_slave              ( s_dma_xbar_bus                      ),
+    .mperiph_slave          ( s_mperiph_xbar_bus[NB_MPERIPHS-1:0] ),
+    .tcdm_sram_master       ( s_tcdm_bus_sram                     ),
+    .speriph_master         ( s_xbar_speriph_bus                  ),
+    .speriph_master_atop    ( s_xbar_speriph_atop                 ),
+    .TCDM_arb_policy_i      ( s_TCDM_arb_policy                   ),
+    .s_wide_dma_a_superbanks( s_wide_dma_a_superbanks             ),
+    .s_wide_dma_b_superbanks( s_wide_dma_b_superbanks             )
+  );
+
+  logic [NB_CORES-1:0] s_no_req_pending;
+
+  dmac_wrap #(
+    .NB_CORES           ( NB_CORES                                 ),
+    .NB_OUTSND_BURSTS   ( NB_OUTSND_BURSTS                         ),
+    .MCHAN_BURST_LENGTH ( MCHAN_BURST_LENGTH                       ),
+    .AXI_ADDR_WIDTH     ( AXI_ADDR_WIDTH                           ),
+    .AXI_DATA_WIDTH     ( AXI_DATA_C2S_WIDTH                       ),
+    .AXI_ID_WIDTH       ( AXI_ID_IN_WIDTH                          ),
+    .AXI_USER_WIDTH     ( AXI_USER_WIDTH                           ),
+    .PE_ID_WIDTH        ( NB_CORES + 1                             ),
+    .TCDM_ADD_WIDTH     ( TCDM_ADD_WIDTH                           ),
+    .DATA_WIDTH         ( DATA_WIDTH                               ),
+    .ADDR_WIDTH         ( ADDR_WIDTH                               ),
+    .BE_WIDTH           ( BE_WIDTH                                 ),
+    .dma_transf_descr_t ( pspin_cfg_pkg::transf_descr_32_t         ),
+    .DMA_AXI_AW_WIDTH   ( DMA_AXI_AW_WIDTH                         ),
+    .DMA_AXI_DW_WIDTH   ( DMA_AXI_DW_WIDTH                         ),
+    .DMA_AXI_ID_WIDTH   ( DMA_AXI_ID_WIDTH                         ),
+    .DMA_AXI_UW_WIDTH   ( DMA_AXI_UW_WIDTH                         ),
+    .TF_REQ_FIFO_DEPTH  ( pspin_cfg_pkg::BUFFERED_HERS_PER_CLUSTER )
+  ) dmac_wrap_i (
+    .clk_i                 ( clk_cluster             ),
+    .rst_ni                ( rst_ni                  ),
+    .cluster_id_i          ( cluster_id_i            ),
+    .test_mode_i           ( test_mode_i             ),
+    .ctrl_slave            ( s_core_dmactrl_bus      ),
+    .pe_ctrl_slave         ( s_periph_dma_bus        ),
+    .tcdm_master           ( s_dma_xbar_bus          ),
+    .ext_master            ( s_dma_ext_bus           ),
+    .s_wide_dma_soc        ( s_wide_dma_soc          ),
+    .s_wide_dma_superbanks ( s_wide_dma_a_superbanks ),
+    .term_event_o          ( s_dma_event             ),
+    .term_irq_o            ( s_dma_irq               ),
+    .term_event_pe_o       ( s_dma_pe_event          ),
+    .term_irq_pe_o         ( s_dma_pe_irq            ),
+    .busy_o                ( s_dmac_busy             ),
+    .ext_dma_req_valid_i   ( ext_dma_req_valid       ),
+    .ext_dma_req_ready_o   ( ext_dma_req_ready       ),
+    .ext_dma_req_i         ( ext_dma_req             ),
+    .ext_dma_rsp_valid_o   ( ext_dma_rsp_valid       ),
+    .no_req_pending_o      ( s_no_req_pending        )
+  );
+
+  nhi_port_wrap #(
+    .DMA_AXI_AW_WIDTH   ( DMA_AXI_AW_WIDTH        ),
+    .DMA_AXI_DW_WIDTH   ( DMA_AXI_DW_WIDTH        ),
+    .DMA_AXI_ID_WIDTH   ( DMA_AXI_ID_WIDTH        ),
+    .DMA_AXI_UW_WIDTH   ( DMA_AXI_UW_WIDTH        )
+  ) nhi_port_wrap_i (
+    .clk_i                 ( clk_cluster             ),
+    .rst_ni                ( rst_ni                  ),
+    .s_wide_dma_superbanks ( s_wide_dma_b_superbanks ),
+    .s_wide_dma_nhi        ( s_wide_nhi_superbanks   )
+  );
+
+  cluster_peripherals #(
+    .NB_CORES       ( NB_CORES       ),
+    .NB_MPERIPHS    ( NB_MPERIPHS    ),
+    .NB_CACHE_BANKS ( NB_CACHE_BANKS ),
+    .NB_SPERIPHS    ( NB_SPERIPHS    ),
+    .NB_TCDM_BANKS  ( NB_TCDM_BANKS  ),
+    .NB_HWPE_PORTS  ( 1              ),
+    .ROM_BOOT_ADDR  ( ROM_BOOT_ADDR  ),
+    .BOOT_ADDR      ( BOOT_ADDR      ),
+    .EVNT_WIDTH     ( EVNT_WIDTH     )
+  ) cluster_peripherals_i (
+    .clk_i                  ( clk_cluster                        ),
+    .rst_ni                 ( rst_ni                             ),
+    .ref_clk_i              ( ref_clk_i                          ),
+    .test_mode_i            ( test_mode_i                        ),
+    .busy_o                 ( s_cluster_periphs_busy             ),
+    .dma_events_i           ( s_dma_event                        ),
+    .dma_irq_i              ( s_dma_irq                          ),
+    .en_sa_boot_i           ( en_sa_boot_i                       ),
+    .fetch_en_i             ( fetch_en_i                         ),
+    .boot_addr_o            ( boot_addr                          ),
+    .core_busy_i            ( core_busy                          ),
+    .core_clk_en_o          ( clk_core_en                        ),
+    .fregfile_disable_o     ( s_fregfile_disable                 ),
+    .speriph_slave          ( s_xbar_speriph_bus[NB_SPERIPHS-2:0]),
+    .core_eu_direct_link    ( s_core_euctrl_bus                  ),
+    .dma_cfg_master         ( s_periph_dma_bus                   ),
+    .dma_pe_irq_i           ( s_dma_pe_irq                       ),
+    .pf_event_o             ( s_pf_event                         ),
+    .soc_periph_evt_ready_o ( s_events_ready                     ),
+    .soc_periph_evt_valid_i ( s_events_valid                     ),
+    .soc_periph_evt_data_i  ( s_events_data                      ),
+    .dbg_core_halt_o        ( dbg_core_halt                      ),
+    .dbg_core_halted_i      ( dbg_core_halted                    ),
+    .dbg_core_resume_o      ( dbg_core_resume                    ),
+    .eoc_o                  ( eoc_o                              ),
+    .cluster_cg_en_o        ( s_cluster_cg_en                    ),
+    .fetch_enable_reg_o     ( fetch_enable_reg_int               ),
+    .irq_id_o               ( irq_id                             ),
+    .irq_ack_id_i           ( irq_ack_id                         ),
+    .irq_req_o              ( irq_req                            ),
+    .irq_ack_i              ( irq_ack                            ),
+    .TCDM_arb_policy_o      ( s_TCDM_arb_policy                  ),
+    .hwce_cfg_master        ( s_xne_cfg_bus                      ),
+    .hwacc_events_i         ( s_hwacc_events                     ),
+    .hwpe_sel_o             ( hwpe_sel                           ),
+    .hwpe_en_o              ( hwpe_en                            ),
+    .IC_ctrl_unit_bus       (  IC_ctrl_unit_bus                  )
+  );
+
+
+  /* Cluster scheduler */
+  cluster_scheduler #(
+        .NUM_HERS_PER_CLUSTER  (pspin_cfg_pkg::NUM_HERS_PER_CLUSTER),
+        .L1_PKT_BUFF_SIZE      (pspin_cfg_pkg::L1_PKT_BUFF_SIZE),
+        .L1_CLUSTER_BASE       (pspin_cfg_pkg::L1_CLUSTER_BASE),
+        .L1_CLUSTER_MEM_SIZE   (pspin_cfg_pkg::L1_CLUSTER_MEM_SIZE),
+        .L1_RUNTIME_OFFSET     (pspin_cfg_pkg::L1_RUNTIME_OFFSET)
+  ) i_cluster_scheduler (
+        .rst_ni                (rst_ni),
+        .clk_i                 (clk_cluster),
+
+        .cluster_id_i          (cluster_id_i),
+
+        // from scheduler
+        .task_valid_i          (task_valid_i),
+        .task_ready_o          (task_ready_o),
+        .task_descr_i          (task_descr_i),
+
+        // to scheduler
+        .feedback_valid_o      (feedback_valid_o),
+        .feedback_ready_i      (feedback_ready_i),
+        .feedback_o            (feedback_o),
+
+        // to DMA
+        .dma_xfer_valid_o      (ext_dma_req_valid),
+        .dma_xfer_ready_i      (ext_dma_req_ready),
+        .dma_xfer_o            (ext_dma_req),
+
+        // from DMA
+        .dma_resp_i            (ext_dma_rsp_valid),
+
+        // to HPU drivers
+        .hpu_task_valid_o      (hpu_task_valid),
+        .hpu_task_ready_i      (hpu_task_ready),
+        .hpu_task_o            (hpu_task),
+
+        // from HPU drivers
+        .hpu_feedback_valid_i  (hpu_feedback_valid),
+        .hpu_feedback_ready_o  (hpu_feedback_ready),
+        .hpu_feedback_i        (hpu_feedback),
+
+        .hpu_active_i          (hpu_active),
+        .cluster_active_o      (cluster_active_o)
+      );
+
+
+    /* cluster-local command unit */
+    cluster_cmd #(
+      .NUM_CORES    (NB_CORES)
+    ) i_cluster_cmd (
+      .clk_i        (clk_cluster),
+      .rst_ni       (rst_ni),
+
+      .cmd_ready_o  (core_cmd_ready),
+      .cmd_valid_i  (core_cmd_valid),
+      .cmd_i        (core_cmd),
+
+      .cmd_ready_i  (cmd_ready_i),
+      .cmd_valid_o  (cmd_valid_o),
+      .cmd_o        (cmd_o)
+    );
+
+  /* cluster cores + core-coupled accelerators / shared execution units */
+  localparam int N_PMP_ENTRIES = 16;
+  generate
+    for (genvar i=0; i<NB_CORES; i++) begin : CORE
+
+      localparam int unsigned next_i = (i == NB_CORES - 1) ? 0 : i + 1;
+
+      logic pmp_conf_override;
+      logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr;
+      logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg;
+
+      core_region #(
+        .CORE_ID                   ( i                      ),
+        .ADDR_WIDTH                ( 32                     ),
+        .DATA_WIDTH                ( 32                     ),
+        .INSTR_RDATA_WIDTH         ( INSTR_RDATA_WIDTH      ),
+        .CLUSTER_ALIAS             ( CLUSTER_ALIAS          ),
+        .CLUSTER_ALIAS_BASE        ( CLUSTER_ALIAS_BASE     ),
+        .REMAP_ADDRESS             ( REMAP_ADDRESS          ),
+        .DEM_PER_BEFORE_TCDM_TS    ( DEM_PER_BEFORE_TCDM_TS ),
+        .INTER_CORE_FIFO_DEPTH     ( 32                     ),
+        .N_PMP_ENTRIES             ( N_PMP_ENTRIES          )
+      ) core_region_i (
+        .clk_i                    ( clk_cluster               ),
+        .rst_ni                   ( s_rst_n                   ),
+        .base_addr_i              ( base_addr_i               ),
+        .init_ni                  ( s_init_n                  ),
+        .cluster_id_i             ( cluster_id_i              ),
+        .clock_en_i               ( clk_core_en[i]            ),
+        .fetch_en_i               ( fetch_en_int[i]           ),
+        .fregfile_disable_i       ( s_fregfile_disable        ),
+        .boot_addr_i              ( boot_addr[i]              ),
+        .irq_id_i                 ( irq_id[i]                 ),
+        .irq_ack_id_o             ( irq_ack_id[i]             ),
+        .irq_req_i                ( irq_req[i]                ),
+        .irq_ack_o                ( irq_ack[i]                ),
+
+        .test_mode_i              ( test_mode_i               ),
+        .core_busy_o              ( core_busy[i]              ),
+        .instr_req_o              ( instr_req[i]              ),
+        .instr_gnt_i              ( instr_gnt[i]              ),
+        .instr_addr_o             ( instr_addr[i]             ),
+        .instr_r_rdata_i          ( instr_r_rdata[i]          ),
+        .instr_r_valid_i          ( instr_r_valid[i]          ),
+        .debug_bus                ( s_debug_bus[i]            ),
+        .debug_core_halted_o      ( dbg_core_halted[i]        ),
+        .debug_core_halt_i        ( dbg_core_halt[i]          ),
+        .debug_core_resume_i      ( dbg_core_resume[i]        ),
+        .unaligned_o              ( /* unused */              ),
+        .tcdm_data_master         ( s_core_xbar_bus[i]        ),
+        .tcdm_data_master_atop    ( s_core_xbar_bus_atop[i]   ),
+        .dma_ctrl_master          ( s_core_dmactrl_bus[i]     ),
+        .eu_ctrl_master           ( s_core_euctrl_bus[i]      ),
+        .periph_data_master       ( s_core_periph_bus[i]      ),
+        .periph_data_master_atop  ( s_core_periph_bus_atop[i] ),
+        .this_fifo_slave          ( s_inter_core_fifo[i]      ),
+        .next_fifo_master         ( s_inter_core_fifo[next_i] ),
+        .hpu_driver_master        ( s_hpu_driver_bus[i]       ),
+        .apu_master               ( apu_cluster_bus[i]        ),
+
+        .pmp_conf_override_i      ( pmp_conf_override         ),
+        .pmp_cfg_i                ( pmp_cfg                   ),
+        .pmp_addr_i               ( pmp_addr                  )
+      );
+
+      /* HPU drivers */
+      //TODO: move this into core_region?
+      hpu_driver #(
+        .C_CORE_ID                (i),
+        .L1_PKT_BUFF_SIZE         (pspin_cfg_pkg::L1_PKT_BUFF_SIZE),
+        .NUM_CLUSTERS             (pspin_cfg_pkg::NUM_CLUSTERS),
+        .NUM_SCRATCHPADS          (pspin_cfg_pkg::NUM_MSG_PER_CLUSTER),
+        .NUM_HERS_PER_CLUSTER     (pspin_cfg_pkg::NUM_HERS_PER_CLUSTER),
+        .L1_CLUSTER_BASE          (pspin_cfg_pkg::L1_CLUSTER_BASE),
+        .L1_CLUSTER_MEM_SIZE      (pspin_cfg_pkg::L1_CLUSTER_MEM_SIZE),
+        .L1_RUNTIME_OFFSET        (pspin_cfg_pkg::L1_RUNTIME_OFFSET),
+        .L1_SCRATCHPAD_SIZE       (pspin_cfg_pkg::L1_SCRATCHPAD_SIZE),
+        .NUM_CMDS                 (pspin_cfg_pkg::NUM_HPU_CMDS),
+        .N_PMP_ENTRIES            (N_PMP_ENTRIES)
+      ) i_hpu_driver (
+          .rst_ni                 (rst_ni),
+          .clk_i                  (clk_cluster),
+
+          .cluster_id_i           (cluster_id_i),
+
+          .hpu_task_valid_i       (hpu_task_valid[i]),
+          .hpu_task_ready_o       (hpu_task_ready[i]),
+          .hpu_task_i             (hpu_task),
+
+          .hpu_feedback_valid_o   (hpu_feedback_valid[i]),
+          .hpu_feedback_ready_i   (hpu_feedback_ready[i]),
+          .hpu_feedback_o         (hpu_feedback[i]),
+
+          .hpu_driver_slave_i     (s_hpu_driver_bus[i]),
+
+          .hpu_active_o           (hpu_active[i]),
+
+          .no_dma_req_pending_i   (s_no_req_pending[i]),
+
+          .cmd_ready_i            (core_cmd_ready[i]),
+          .cmd_valid_o            (core_cmd_valid[i]),
+          .cmd_o                  (core_cmd[i]),
+
+          .cmd_resp_valid_i       (cmd_resp_valid_i),
+          .cmd_resp_i             (cmd_resp_i),
+
+          .pmp_conf_override_o    (pmp_conf_override),
+          .pmp_cfg_o              (pmp_cfg),
+          .pmp_addr_o             (pmp_addr)
+      );
+
+      assign s_core_periph_bus[i].id = 1 << i;
+    end
+  endgenerate
+
+  generate
+    if(APU_CLUSTER) begin : apu_cluster_gen
+      apu_cluster #(
+        .C_NB_CORES         ( NB_CORES          ),
+        .NDSFLAGS_CPU       ( NDSFLAGS_CPU      ),
+        .NUSFLAGS_CPU       ( NUSFLAGS_CPU      ),
+        .WOP_CPU            ( WOP_CPU           ),
+        .NARGS_CPU          ( NARGS_CPU         ),
+        .WAPUTYPE           ( WAPUTYPE          ),
+        .SHARED_FP          ( SHARED_FP         ),
+        .SHARED_DSP_MULT    ( SHARED_DSP_MULT   ),
+        .SHARED_INT_MULT    ( SHARED_INT_MULT   ),
+        .SHARED_INT_DIV     ( SHARED_INT_DIV    ),
+        .SHARED_FP_DIVSQRT  ( SHARED_FP_DIVSQRT )
+      ) apu_cluster_i (
+        .clk_i  ( clk_cluster     ),
+        .rst_ni ( s_rst_n         ),
+        .cpus   ( apu_cluster_bus )
+      );
+    end
+    else begin : no_apu_cluster_gen
+      for(genvar i=0; i<NB_CORES; i++) begin
+        assign apu_cluster_bus[i].ack_ds_s    = '1;
+        assign apu_cluster_bus[i].valid_us_s  = '0;
+        assign apu_cluster_bus[i].result_us_d = '0;
+        assign apu_cluster_bus[i].flags_us_d  = '0;
+      end
+    end
+  endgenerate
+
+  /* cluster-coupled accelerators / HW processing engines */
+  generate
+    if(XNE_PRESENT == 1) begin : xne_gen
+      xne_wrap #(
+        .N_CORES       ( NB_CORES             ),
+        .N_MASTER_PORT ( 4                    ),
+        .ID_WIDTH      ( NB_CORES+NB_MPERIPHS )
+      ) xne_wrap_i (
+        .clk               ( clk_cluster                                         ),
+        .rst_n             ( s_rst_n                                             ),
+        .test_mode         ( test_mode_i                                         ),
+        .hwacc_xbar_master ( s_core_xbar_bus[NB_CORES+NB_HWACC_PORTS-1:NB_CORES] ),
+        .hwacc_cfg_slave   ( s_xne_cfg_bus                                       ),
+        .evt_o             ( s_xne_evt                                           ),
+        .busy_o            ( s_xne_busy                                          )
+      );
+    end
+    else begin : no_xne_gen
+      assign s_xne_cfg_bus.r_valid = '1;
+      assign s_xne_cfg_bus.gnt = '1;
+      assign s_xne_cfg_bus.r_rdata = 32'hdeadbeef;
+      assign s_xne_cfg_bus.r_id = '0;
+      for (genvar i=NB_CORES; i<NB_CORES+NB_HWACC_PORTS; i++) begin : no_xne_bias
+        assign s_core_xbar_bus[i].req = '0;
+        assign s_core_xbar_bus[i].wen = '0;
+        assign s_core_xbar_bus[i].be  = '0;
+        assign s_core_xbar_bus[i].wdata = '0;
+      end
+      assign s_xne_busy = '0;
+      assign s_xne_evt  = '0;
+
+    end
+  endgenerate
+
+  generate
+    for(genvar i=0; i<NB_CORES; i++) begin : hwacc_event_interrupt_gen
+      assign s_hwacc_events[i][3:2] = '0;
+      assign s_hwacc_events[i][1:0] = s_xne_evt[i];
+    end
+  endgenerate
+
+  /* instruction cache */
+  icache_top_mp_128_PF #(
+    .FETCH_ADDR_WIDTH ( 32                 ),
+    .FETCH_DATA_WIDTH ( 128                ),
+    .NB_CORES         ( NB_CORES           ),
+    .NB_BANKS         ( NB_CACHE_BANKS     ),
+    .NB_WAYS          ( SET_ASSOCIATIVE    ),
+    .CACHE_SIZE       ( CACHE_SIZE         ),
+    .CACHE_LINE       ( 1                  ),
+    .AXI_ID           ( AXI_ID_OUT_WIDTH   ),
+    .AXI_ADDR         ( AXI_ADDR_WIDTH     ),
+    .AXI_USER         ( AXI_USER_WIDTH     ),
+    .AXI_DATA         ( AXI_DATA_C2S_WIDTH ),
+    .USE_REDUCED_TAG  ( USE_REDUCED_TAG    ),
+    .L2_SIZE          ( L2_SIZE            )
+  ) icache_top_i (
+    .clk                    ( clk_cluster         ),
+    .rst_n                  ( s_rst_n             ),
+    .test_en_i              ( test_mode_i         ),
+    .fetch_req_i            ( instr_req           ),
+    .fetch_addr_i           ( instr_addr          ),
+    .fetch_gnt_o            ( instr_gnt           ),
+    .fetch_rvalid_o         ( instr_r_valid       ),
+    .fetch_rdata_o          ( instr_r_rdata       ),
+    .axi_master_arid_o      ( icache_ar_id_o      ),
+    .axi_master_araddr_o    ( icache_ar_addr_o    ),
+    .axi_master_arlen_o     ( icache_ar_len_o     ),
+    .axi_master_arsize_o    ( icache_ar_size_o    ),
+    .axi_master_arburst_o   ( icache_ar_burst_o   ),
+    .axi_master_arlock_o    ( icache_ar_lock_o    ),
+    .axi_master_arcache_o   ( icache_ar_cache_o   ),
+    .axi_master_arprot_o    ( icache_ar_prot_o    ),
+    .axi_master_arregion_o  ( icache_ar_region_o  ),
+    .axi_master_aruser_o    ( icache_ar_user_o    ),
+    .axi_master_arqos_o     ( icache_ar_qos_o     ),
+    .axi_master_arvalid_o   ( icache_ar_valid_o   ),
+    .axi_master_arready_i   ( icache_ar_ready_i   ),
+    .axi_master_rid_i       ( icache_r_id_i       ),
+    .axi_master_rdata_i     ( icache_r_data_i     ),
+    .axi_master_rresp_i     ( icache_r_resp_i     ),
+    .axi_master_rlast_i     ( icache_r_last_i     ),
+    .axi_master_ruser_i     ( icache_r_user_i     ),
+    .axi_master_rvalid_i    ( icache_r_valid_i    ),
+    .axi_master_rready_o    ( icache_r_ready_o    ),
+    .axi_master_awid_o      ( icache_aw_id_o      ),
+    .axi_master_awaddr_o    ( icache_aw_addr_o    ),
+    .axi_master_awlen_o     ( icache_aw_len_o     ),
+    .axi_master_awsize_o    ( icache_aw_size_o    ),
+    .axi_master_awburst_o   ( icache_aw_burst_o   ),
+    .axi_master_awlock_o    ( icache_aw_lock_o    ),
+    .axi_master_awcache_o   ( icache_aw_cache_o   ),
+    .axi_master_awprot_o    ( icache_aw_prot_o    ),
+    .axi_master_awregion_o  ( icache_aw_region_o  ),
+    .axi_master_awuser_o    ( icache_aw_user_o    ),
+    .axi_master_awqos_o     ( icache_aw_qos_o     ),
+    .axi_master_awvalid_o   ( icache_aw_valid_o   ),
+    .axi_master_awready_i   ( icache_aw_ready_i   ),
+    .axi_master_wdata_o     ( icache_w_data_o     ),
+    .axi_master_wstrb_o     ( icache_w_strb_o     ),
+    .axi_master_wlast_o     ( icache_w_last_o     ),
+    .axi_master_wuser_o     ( icache_w_user_o     ),
+    .axi_master_wvalid_o    ( icache_w_valid_o    ),
+    .axi_master_wready_i    ( icache_w_ready_i    ),
+    .axi_master_bid_i       ( icache_b_id_i       ),
+    .axi_master_bresp_i     ( icache_b_resp_i     ),
+    .axi_master_buser_i     ( icache_b_user_i     ),
+    .axi_master_bvalid_i    ( icache_b_valid_i    ),
+    .axi_master_bready_o    ( icache_b_ready_o    ),
+    .IC_ctrl_unit_slave_if  ( IC_ctrl_unit_bus    )
+  );
+  assign icache_aw_atop_o = '0;
+
+  /* TCDM banks */
+  for (genvar i = 0; i < NB_TCDM_BANKS; i++) begin : gen_tcdm_banks
+    logic [$clog2(TCDM_NUM_ROWS)-1:0] addr;
+    assign addr = s_tcdm_bus_sram[i].add;
+
+    sram #(
+      .N_WORDS    (TCDM_NUM_ROWS),
+      .DATA_WIDTH (32)
+    ) i_mem (
+      .clk_i    (clk_cluster),
+      .rst_ni   (rst_ni),
+      .req_i    (s_tcdm_bus_sram[i].req),
+      .addr_i   (addr),
+      .we_i     (~s_tcdm_bus_sram[i].wen),
+      .wdata_i  (s_tcdm_bus_sram[i].wdata),
+      .be_i     (s_tcdm_bus_sram[i].be),
+      .rdata_o  (s_tcdm_bus_sram[i].rdata)
+    );
+  end
+
+  if (ASYNC_INTF) begin : gen_axi_slice_dc
+    axi_slice_dc_slave_wrap #(
+      .AXI_ADDR_WIDTH  ( AXI_ADDR_WIDTH         ),
+      .AXI_DATA_WIDTH  ( AXI_DATA_C2S_WIDTH     ),
+      .AXI_USER_WIDTH  ( AXI_USER_WIDTH         ),
+      .AXI_ID_WIDTH    ( AXI_ID_OUT_WIDTH       ),
+      .BUFFER_WIDTH    ( DC_SLICE_BUFFER_WIDTH  )
+    ) data_master_slice_i (
+      .clk_i            ( clk_cluster         ),
+      .rst_ni           ( s_rst_n             ),
+      .test_cgbypass_i  ( 1'b0                ),
+      .isolate_i        ( 1'b0                ),
+      .axi_slave        ( s_data_master       ),
+      .axi_master_async ( s_data_master_async )
+    );
+    axi_slice_dc_master_wrap #(
+      .AXI_ADDR_WIDTH  ( AXI_ADDR_WIDTH        ),
+      .AXI_DATA_WIDTH  ( AXI_DATA_S2C_WIDTH    ),
+      .AXI_USER_WIDTH  ( AXI_USER_WIDTH        ),
+      .AXI_ID_WIDTH    ( AXI_ID_IN_WIDTH       ),
+      .BUFFER_WIDTH    ( DC_SLICE_BUFFER_WIDTH )
+    ) data_slave_slice_i (
+      .clk_i           ( clk_i              ),
+      .rst_ni          ( s_rst_n            ),
+      .test_cgbypass_i ( 1'b0               ),
+      .isolate_i       ( 1'b0               ),
+      .clock_down_i    ( s_isolate_cluster  ),
+      .incoming_req_o  ( s_incoming_req     ),
+      .axi_slave_async ( s_data_slave_async ),
+      .axi_master      ( s_data_slave       )
+    );
+
+  end else begin : gen_axi_cut
+    axi_cut_intf #(
+      .ADDR_WIDTH ( AXI_ADDR_WIDTH      ),
+      .DATA_WIDTH ( AXI_DATA_C2S_WIDTH  ),
+      .ID_WIDTH   ( AXI_ID_OUT_WIDTH    ),
+      .USER_WIDTH ( AXI_USER_WIDTH      )
+    ) i_data_master_cut (
+      .clk_i,
+      .rst_ni,
+      .in     (s_data_master),
+      .out    (s_data_master_cut)
+    );
+    axi_cut_intf #(
+      .ADDR_WIDTH ( AXI_ADDR_WIDTH      ),
+      .DATA_WIDTH ( AXI_DATA_S2C_WIDTH  ),
+      .ID_WIDTH   ( AXI_ID_IN_WIDTH    ),
+      .USER_WIDTH ( AXI_USER_WIDTH      )
+    ) i_data_slave_cut (
+      .clk_i,
+      .rst_ni,
+      .in     (s_data_slave_cut),
+      .out    (s_data_slave)
+    );
+    // pragma translate_off
+    always @(posedge clk_i or posedge clk_cluster) begin
+      assert (clk_cluster == clk_i)
+        else $error("Cluster clock differs from clock input but asynchronous input inactive!");
+    end
+    // pragma translate_on
+  end
+
+   // TODO: distinguish async / sync case
+  /* event synchronizers */
+  dc_token_ring_fifo_dout #(
+    .DATA_WIDTH   ( EVNT_WIDTH            ),
+    .BUFFER_DEPTH ( DC_SLICE_BUFFER_WIDTH )
+  ) u_event_dc (
+    .clk          ( clk_i                    ),
+    .rstn         ( s_rst_n                  ),
+    .data         ( s_events_data            ),
+    .valid        ( s_events_valid           ),
+    .ready        ( s_events_ready           ),
+    .write_token  ( ext_events_writetoken_i  ),
+    .read_pointer ( ext_events_readpointer_o ),
+    .data_async   ( ext_events_dataasync_i   )
+  );
+  assign s_events_async = s_events_valid;
+
+  edge_propagator_tx ep_dma_pe_evt_i (
+    .clk_i   ( clk_i              ),
+    .rstn_i  ( s_rst_n            ),
+    .valid_i ( s_dma_pe_event     ),
+    .ack_i   ( dma_pe_evt_ack_i   ),
+    .valid_o ( dma_pe_evt_valid_o )
+  );
+
+  edge_propagator_tx ep_dma_pe_irq_i (
+    .clk_i   ( clk_i              ),
+    .rstn_i  ( s_rst_n            ),
+    .valid_i ( s_dma_pe_irq       ),
+    .ack_i   ( dma_pe_irq_ack_i   ),
+    .valid_o ( dma_pe_irq_valid_o )
+  );
+
+  edge_propagator_tx ep_pf_evt_i (
+    .clk_i   ( clk_i          ),
+    .rstn_i  ( s_rst_n        ),
+    .valid_i ( s_pf_event     ),
+    .ack_i   ( pf_evt_ack_i   ),
+    .valid_o ( pf_evt_valid_o )
+  );
+
+  if (ASYNC_INTF) begin : gen_cluster_clock_gate
+    /* centralized gating */
+    cluster_clock_gate #(
+      .NB_CORES ( NB_CORES )
+    ) u_clustercg (
+      .clk_i              ( clk_i              ),
+      .rstn_i             ( s_rst_n            ),
+      .test_mode_i        ( test_mode_i        ),
+      .cluster_cg_en_i    ( s_cluster_cg_en    ),
+      .cluster_int_busy_i ( s_cluster_int_busy ),
+      .cores_busy_i       ( core_busy          ),
+      .events_i           ( s_events_async     ),
+      .incoming_req_i     ( s_incoming_req     ),
+      .isolate_cluster_o  ( s_isolate_cluster  ),
+      .cluster_clk_o      ( clk_cluster        )
+    );
+  end else begin : gen_no_cluster_clock_gate
+    assign clk_cluster = clk_i;
+  end
+
+  /* binding of AXI SV interfaces to external Verilog buses */
+  if (ASYNC_INTF) begin : gen_bind_async_intf
+    assign s_data_slave_async.aw_writetoken   = data_slave_aw_writetoken_i;
+    assign s_data_slave_async.aw_addr         = data_slave_aw_addr_i;
+    assign s_data_slave_async.aw_prot         = data_slave_aw_prot_i;
+    assign s_data_slave_async.aw_region       = data_slave_aw_region_i;
+    assign s_data_slave_async.aw_len          = data_slave_aw_len_i;
+    assign s_data_slave_async.aw_size         = data_slave_aw_size_i;
+    assign s_data_slave_async.aw_burst        = data_slave_aw_burst_i;
+    assign s_data_slave_async.aw_lock         = data_slave_aw_lock_i;
+    assign s_data_slave_async.aw_atop         = data_slave_aw_atop_i;
+    assign s_data_slave_async.aw_cache        = data_slave_aw_cache_i;
+    assign s_data_slave_async.aw_qos          = data_slave_aw_qos_i;
+    assign s_data_slave_async.aw_id           = data_slave_aw_id_i;
+    assign s_data_slave_async.aw_user         = data_slave_aw_user_i;
+    assign data_slave_aw_readpointer_o        = s_data_slave_async.aw_readpointer;
+
+    assign s_data_slave_async.ar_writetoken   = data_slave_ar_writetoken_i;
+    assign s_data_slave_async.ar_addr         = data_slave_ar_addr_i;
+    assign s_data_slave_async.ar_prot         = data_slave_ar_prot_i;
+    assign s_data_slave_async.ar_region       = data_slave_ar_region_i;
+    assign s_data_slave_async.ar_len          = data_slave_ar_len_i;
+    assign s_data_slave_async.ar_size         = data_slave_ar_size_i;
+    assign s_data_slave_async.ar_burst        = data_slave_ar_burst_i;
+    assign s_data_slave_async.ar_lock         = data_slave_ar_lock_i;
+    assign s_data_slave_async.ar_cache        = data_slave_ar_cache_i;
+    assign s_data_slave_async.ar_qos          = data_slave_ar_qos_i;
+    assign s_data_slave_async.ar_id           = data_slave_ar_id_i;
+    assign s_data_slave_async.ar_user         = data_slave_ar_user_i;
+    assign data_slave_ar_readpointer_o        = s_data_slave_async.ar_readpointer;
+
+    assign s_data_slave_async.w_writetoken    = data_slave_w_writetoken_i;
+    assign s_data_slave_async.w_data          = data_slave_w_data_i;
+    assign s_data_slave_async.w_strb          = data_slave_w_strb_i;
+    assign s_data_slave_async.w_user          = data_slave_w_user_i;
+    assign s_data_slave_async.w_last          = data_slave_w_last_i;
+    assign data_slave_w_readpointer_o         = s_data_slave_async.w_readpointer;
+
+    assign data_slave_r_writetoken_o          = s_data_slave_async.r_writetoken;
+    assign data_slave_r_data_o                = s_data_slave_async.r_data;
+    assign data_slave_r_resp_o                = s_data_slave_async.r_resp;
+    assign data_slave_r_last_o                = s_data_slave_async.r_last;
+    assign data_slave_r_id_o                  = s_data_slave_async.r_id;
+    assign data_slave_r_user_o                = s_data_slave_async.r_user;
+    assign s_data_slave_async.r_readpointer   = data_slave_r_readpointer_i;
+
+    assign data_slave_b_writetoken_o          = s_data_slave_async.b_writetoken;
+    assign data_slave_b_resp_o                = s_data_slave_async.b_resp;
+    assign data_slave_b_id_o                  = s_data_slave_async.b_id;
+    assign data_slave_b_user_o                = s_data_slave_async.b_user;
+    assign s_data_slave_async.b_readpointer   = data_slave_b_readpointer_i;
+
+    assign data_master_aw_writetoken_o        = s_data_master_async.aw_writetoken;
+    assign data_master_aw_addr_o              = s_data_master_async.aw_addr;
+    assign data_master_aw_prot_o              = s_data_master_async.aw_prot;
+    assign data_master_aw_region_o            = s_data_master_async.aw_region;
+    assign data_master_aw_len_o               = s_data_master_async.aw_len;
+    assign data_master_aw_size_o              = s_data_master_async.aw_size;
+    assign data_master_aw_burst_o             = s_data_master_async.aw_burst;
+    assign data_master_aw_lock_o              = s_data_master_async.aw_lock;
+    assign data_master_aw_atop_o              = s_data_master_async.aw_atop;
+    assign data_master_aw_cache_o             = s_data_master_async.aw_cache;
+    assign data_master_aw_qos_o               = s_data_master_async.aw_qos;
+    assign data_master_aw_id_o                = s_data_master_async.aw_id;
+    assign data_master_aw_user_o              = s_data_master_async.aw_user;
+    assign s_data_master_async.aw_readpointer = data_master_aw_readpointer_i;
+
+    assign data_master_ar_writetoken_o        = s_data_master_async.ar_writetoken;
+    assign data_master_ar_addr_o              = s_data_master_async.ar_addr;
+    assign data_master_ar_prot_o              = s_data_master_async.ar_prot;
+    assign data_master_ar_region_o            = s_data_master_async.ar_region;
+    assign data_master_ar_len_o               = s_data_master_async.ar_len;
+    assign data_master_ar_size_o              = s_data_master_async.ar_size;
+    assign data_master_ar_burst_o             = s_data_master_async.ar_burst;
+    assign data_master_ar_lock_o              = s_data_master_async.ar_lock;
+    assign data_master_ar_cache_o             = s_data_master_async.ar_cache;
+    assign data_master_ar_qos_o               = s_data_master_async.ar_qos;
+    assign data_master_ar_id_o                = s_data_master_async.ar_id;
+    assign data_master_ar_user_o              = s_data_master_async.ar_user;
+    assign s_data_master_async.ar_readpointer = data_master_ar_readpointer_i;
+
+    assign data_master_w_writetoken_o         = s_data_master_async.w_writetoken;
+    assign data_master_w_data_o               = s_data_master_async.w_data;
+    assign data_master_w_strb_o               = s_data_master_async.w_strb;
+    assign data_master_w_user_o               = s_data_master_async.w_user;
+    assign data_master_w_last_o               = s_data_master_async.w_last;
+    assign s_data_master_async.w_readpointer  = data_master_w_readpointer_i;
+
+    assign s_data_master_async.r_writetoken   = data_master_r_writetoken_i;
+    assign s_data_master_async.r_data         = data_master_r_data_i;
+    assign s_data_master_async.r_resp         = data_master_r_resp_i;
+    assign s_data_master_async.r_last         = data_master_r_last_i;
+    assign s_data_master_async.r_id           = data_master_r_id_i;
+    assign s_data_master_async.r_user         = data_master_r_user_i;
+    assign data_master_r_readpointer_o        = s_data_master_async.r_readpointer;
+
+    assign s_data_master_async.b_writetoken   = data_master_b_writetoken_i;
+    assign s_data_master_async.b_resp         = data_master_b_resp_i;
+    assign s_data_master_async.b_id           = data_master_b_id_i;
+    assign s_data_master_async.b_user         = data_master_b_user_i;
+    assign data_master_b_readpointer_o        = s_data_master_async.b_readpointer;
+
+  end else begin : gen_bind_sync_intf
+    assign s_data_slave_cut.aw_addr   = data_slave_aw_addr_i;
+    assign s_data_slave_cut.aw_prot   = data_slave_aw_prot_i;
+    assign s_data_slave_cut.aw_region = data_slave_aw_region_i;
+    assign s_data_slave_cut.aw_len    = data_slave_aw_len_i;
+    assign s_data_slave_cut.aw_size   = data_slave_aw_size_i;
+    assign s_data_slave_cut.aw_burst  = data_slave_aw_burst_i;
+    assign s_data_slave_cut.aw_lock   = data_slave_aw_lock_i;
+    assign s_data_slave_cut.aw_atop   = data_slave_aw_atop_i;
+    assign s_data_slave_cut.aw_cache  = data_slave_aw_cache_i;
+    assign s_data_slave_cut.aw_qos    = data_slave_aw_qos_i;
+    assign s_data_slave_cut.aw_id     = data_slave_aw_id_i;
+    assign s_data_slave_cut.aw_user   = data_slave_aw_user_i;
+    assign s_data_slave_cut.aw_valid  = data_slave_aw_valid_i;
+    assign data_slave_aw_ready_o      = s_data_slave_cut.aw_ready;
+
+    assign s_data_slave_cut.ar_valid  = data_slave_ar_valid_i;
+    assign s_data_slave_cut.ar_addr   = data_slave_ar_addr_i;
+    assign s_data_slave_cut.ar_prot   = data_slave_ar_prot_i;
+    assign s_data_slave_cut.ar_region = data_slave_ar_region_i;
+    assign s_data_slave_cut.ar_len    = data_slave_ar_len_i;
+    assign s_data_slave_cut.ar_size   = data_slave_ar_size_i;
+    assign s_data_slave_cut.ar_burst  = data_slave_ar_burst_i;
+    assign s_data_slave_cut.ar_lock   = data_slave_ar_lock_i;
+    assign s_data_slave_cut.ar_cache  = data_slave_ar_cache_i;
+    assign s_data_slave_cut.ar_qos    = data_slave_ar_qos_i;
+    assign s_data_slave_cut.ar_id     = data_slave_ar_id_i;
+    assign s_data_slave_cut.ar_user   = data_slave_ar_user_i;
+    assign data_slave_ar_ready_o      = s_data_slave_cut.ar_ready;
+
+    assign s_data_slave_cut.w_valid   = data_slave_w_valid_i;
+    assign s_data_slave_cut.w_data    = data_slave_w_data_i;
+    assign s_data_slave_cut.w_strb    = data_slave_w_strb_i;
+    assign s_data_slave_cut.w_user    = data_slave_w_user_i;
+    assign s_data_slave_cut.w_last    = data_slave_w_last_i;
+    assign data_slave_w_ready_o       = s_data_slave_cut.w_ready;
+
+    assign data_slave_r_valid_o       = s_data_slave_cut.r_valid;
+    assign data_slave_r_data_o        = s_data_slave_cut.r_data;
+    assign data_slave_r_resp_o        = s_data_slave_cut.r_resp;
+    assign data_slave_r_last_o        = s_data_slave_cut.r_last;
+    assign data_slave_r_id_o          = s_data_slave_cut.r_id;
+    assign data_slave_r_user_o        = s_data_slave_cut.r_user;
+    assign s_data_slave_cut.r_ready   = data_slave_r_ready_i;
+
+    assign data_slave_b_valid_o       = s_data_slave_cut.b_valid;
+    assign data_slave_b_resp_o        = s_data_slave_cut.b_resp;
+    assign data_slave_b_id_o          = s_data_slave_cut.b_id;
+    assign data_slave_b_user_o        = s_data_slave_cut.b_user;
+    assign s_data_slave_cut.b_ready   = data_slave_b_ready_i;
+
+    assign data_master_aw_valid_o     = s_data_master_cut.aw_valid;
+    assign data_master_aw_addr_o      = s_data_master_cut.aw_addr;
+    assign data_master_aw_prot_o      = s_data_master_cut.aw_prot;
+    assign data_master_aw_region_o    = s_data_master_cut.aw_region;
+    assign data_master_aw_len_o       = s_data_master_cut.aw_len;
+    assign data_master_aw_size_o      = s_data_master_cut.aw_size;
+    assign data_master_aw_burst_o     = s_data_master_cut.aw_burst;
+    assign data_master_aw_lock_o      = s_data_master_cut.aw_lock;
+    assign data_master_aw_atop_o      = s_data_master_cut.aw_atop;
+    assign data_master_aw_cache_o     = s_data_master_cut.aw_cache;
+    assign data_master_aw_qos_o       = s_data_master_cut.aw_qos;
+    assign data_master_aw_id_o        = s_data_master_cut.aw_id;
+    assign data_master_aw_user_o      = s_data_master_cut.aw_user;
+    assign s_data_master_cut.aw_ready = data_master_aw_ready_i;
+
+    assign data_master_ar_valid_o     = s_data_master_cut.ar_valid;
+    assign data_master_ar_addr_o      = s_data_master_cut.ar_addr;
+    assign data_master_ar_prot_o      = s_data_master_cut.ar_prot;
+    assign data_master_ar_region_o    = s_data_master_cut.ar_region;
+    assign data_master_ar_len_o       = s_data_master_cut.ar_len;
+    assign data_master_ar_size_o      = s_data_master_cut.ar_size;
+    assign data_master_ar_burst_o     = s_data_master_cut.ar_burst;
+    assign data_master_ar_lock_o      = s_data_master_cut.ar_lock;
+    assign data_master_ar_cache_o     = s_data_master_cut.ar_cache;
+    assign data_master_ar_qos_o       = s_data_master_cut.ar_qos;
+    assign data_master_ar_id_o        = s_data_master_cut.ar_id;
+    assign data_master_ar_user_o      = s_data_master_cut.ar_user;
+    assign s_data_master_cut.ar_ready = data_master_ar_ready_i;
+
+    assign data_master_w_valid_o      = s_data_master_cut.w_valid;
+    assign data_master_w_data_o       = s_data_master_cut.w_data;
+    assign data_master_w_strb_o       = s_data_master_cut.w_strb;
+    assign data_master_w_user_o       = s_data_master_cut.w_user;
+    assign data_master_w_last_o       = s_data_master_cut.w_last;
+    assign s_data_master_cut.w_ready  = data_master_w_ready_i;
+
+    assign s_data_master_cut.r_valid  = data_master_r_valid_i;
+    assign s_data_master_cut.r_data   = data_master_r_data_i;
+    assign s_data_master_cut.r_resp   = data_master_r_resp_i;
+    assign s_data_master_cut.r_last   = data_master_r_last_i;
+    assign s_data_master_cut.r_id     = data_master_r_id_i;
+    assign s_data_master_cut.r_user   = data_master_r_user_i;
+    assign data_master_r_ready_o      = s_data_master_cut.r_ready;
+
+    assign s_data_master_cut.b_valid  = data_master_b_valid_i;
+    assign s_data_master_cut.b_resp   = data_master_b_resp_i;
+    assign s_data_master_cut.b_id     = data_master_b_id_i;
+    assign s_data_master_cut.b_user   = data_master_b_user_i;
+    assign data_master_b_ready_o      = s_data_master_cut.b_ready;
+  end
+
+  // unpack top-level AXI for DMA MASTER
+  assign dma_aw_addr_o            = s_wide_dma_soc.aw_addr;
+  assign dma_aw_prot_o            = s_wide_dma_soc.aw_prot;
+  assign dma_aw_region_o          = s_wide_dma_soc.aw_region;
+  assign dma_aw_len_o             = s_wide_dma_soc.aw_len;
+  assign dma_aw_size_o            = s_wide_dma_soc.aw_size;
+  assign dma_aw_burst_o           = s_wide_dma_soc.aw_burst;
+  assign dma_aw_lock_o            = s_wide_dma_soc.aw_lock;
+  assign dma_aw_atop_o            = s_wide_dma_soc.aw_atop;
+  assign dma_aw_cache_o           = s_wide_dma_soc.aw_cache;
+  assign dma_aw_qos_o             = s_wide_dma_soc.aw_qos;
+  assign dma_aw_id_o              = s_wide_dma_soc.aw_id;
+  assign dma_aw_user_o            = s_wide_dma_soc.aw_user;
+  assign dma_aw_valid_o           = s_wide_dma_soc.aw_valid;
+  assign s_wide_dma_soc.aw_ready  = dma_aw_ready_i;
+  assign dma_ar_addr_o            = s_wide_dma_soc.ar_addr;
+  assign dma_ar_prot_o            = s_wide_dma_soc.ar_prot;
+  assign dma_ar_region_o          = s_wide_dma_soc.ar_region;
+  assign dma_ar_len_o             = s_wide_dma_soc.ar_len;
+  assign dma_ar_size_o            = s_wide_dma_soc.ar_size;
+  assign dma_ar_burst_o           = s_wide_dma_soc.ar_burst;
+  assign dma_ar_lock_o            = s_wide_dma_soc.ar_lock;
+  assign dma_ar_cache_o           = s_wide_dma_soc.ar_cache;
+  assign dma_ar_qos_o             = s_wide_dma_soc.ar_qos;
+  assign dma_ar_id_o              = s_wide_dma_soc.ar_id;
+  assign dma_ar_user_o            = s_wide_dma_soc.ar_user;
+  assign dma_ar_valid_o           = s_wide_dma_soc.ar_valid;
+  assign s_wide_dma_soc.ar_ready  = dma_ar_ready_i;
+  assign dma_w_data_o             = s_wide_dma_soc.w_data;
+  assign dma_w_strb_o             = s_wide_dma_soc.w_strb;
+  assign dma_w_user_o             = s_wide_dma_soc.w_user;
+  assign dma_w_last_o             = s_wide_dma_soc.w_last;
+  assign dma_w_valid_o            = s_wide_dma_soc.w_valid;
+  assign s_wide_dma_soc.w_ready   = dma_w_ready_i;
+  assign s_wide_dma_soc.r_data    = dma_r_data_i;
+  assign s_wide_dma_soc.r_resp    = dma_r_resp_i;
+  assign s_wide_dma_soc.r_last    = dma_r_last_i;
+  assign s_wide_dma_soc.r_id      = dma_r_id_i;
+  assign s_wide_dma_soc.r_user    = dma_r_user_i;
+  assign s_wide_dma_soc.r_valid   = dma_r_valid_i;
+  assign dma_r_ready_o            = s_wide_dma_soc.r_ready;
+  assign s_wide_dma_soc.b_resp    = dma_b_resp_i;
+  assign s_wide_dma_soc.b_id      = dma_b_id_i;
+  assign s_wide_dma_soc.b_user    = dma_b_user_i;
+  assign s_wide_dma_soc.b_valid   = dma_b_valid_i;
+  assign dma_b_ready_o            = s_wide_dma_soc.b_ready;
+
+  // pack top-level AXI for DMA NHI salve
+  assign s_wide_nhi_superbanks.aw_addr          = nhi_aw_addr_i;
+  assign s_wide_nhi_superbanks.aw_prot          = nhi_aw_prot_i;
+  assign s_wide_nhi_superbanks.aw_region        = nhi_aw_region_i;
+  assign s_wide_nhi_superbanks.aw_len           = nhi_aw_len_i;
+  assign s_wide_nhi_superbanks.aw_size          = nhi_aw_size_i;
+  assign s_wide_nhi_superbanks.aw_burst         = nhi_aw_burst_i;
+  assign s_wide_nhi_superbanks.aw_lock          = nhi_aw_lock_i;
+  assign s_wide_nhi_superbanks.aw_atop          = nhi_aw_atop_i;
+  assign s_wide_nhi_superbanks.aw_cache         = nhi_aw_cache_i;
+  assign s_wide_nhi_superbanks.aw_qos           = nhi_aw_qos_i;
+  assign s_wide_nhi_superbanks.aw_id            = nhi_aw_id_i;
+  assign s_wide_nhi_superbanks.aw_user          = nhi_aw_user_i;
+  assign s_wide_nhi_superbanks.aw_valid         = nhi_aw_valid_i;
+  assign nhi_aw_ready_o                         = s_wide_nhi_superbanks.aw_ready;
+  assign s_wide_nhi_superbanks.ar_addr          = nhi_ar_addr_i;
+  assign s_wide_nhi_superbanks.ar_prot          = nhi_ar_prot_i;
+  assign s_wide_nhi_superbanks.ar_region        = nhi_ar_region_i;
+  assign s_wide_nhi_superbanks.ar_len           = nhi_ar_len_i;
+  assign s_wide_nhi_superbanks.ar_size          = nhi_ar_size_i;
+  assign s_wide_nhi_superbanks.ar_burst         = nhi_ar_burst_i;
+  assign s_wide_nhi_superbanks.ar_lock          = nhi_ar_lock_i;
+  assign s_wide_nhi_superbanks.ar_cache         = nhi_ar_cache_i;
+  assign s_wide_nhi_superbanks.ar_qos           = nhi_ar_qos_i;
+  assign s_wide_nhi_superbanks.ar_id            = nhi_ar_id_i;
+  assign s_wide_nhi_superbanks.ar_user          = nhi_ar_user_i;
+  assign s_wide_nhi_superbanks.ar_valid         = nhi_ar_valid_i;
+  assign nhi_ar_ready_o                         = s_wide_nhi_superbanks.ar_ready;
+  assign s_wide_nhi_superbanks.w_data           = nhi_w_data_i;
+  assign s_wide_nhi_superbanks.w_strb           = nhi_w_strb_i;
+  assign s_wide_nhi_superbanks.w_user           = nhi_w_user_i;
+  assign s_wide_nhi_superbanks.w_last           = nhi_w_last_i;
+  assign s_wide_nhi_superbanks.w_valid          = nhi_w_valid_i;
+  assign nhi_w_ready_o                          = s_wide_nhi_superbanks.w_ready;
+  assign nhi_r_data_o                           = s_wide_nhi_superbanks.r_data;
+  assign nhi_r_resp_o                           = s_wide_nhi_superbanks.r_resp;
+  assign nhi_r_last_o                           = s_wide_nhi_superbanks.r_last;
+  assign nhi_r_id_o                             = s_wide_nhi_superbanks.r_id;
+  assign nhi_r_user_o                           = s_wide_nhi_superbanks.r_user;
+  assign nhi_r_valid_o                          = s_wide_nhi_superbanks.r_valid;
+  assign s_wide_nhi_superbanks.r_ready          = nhi_r_ready_i;
+  assign nhi_b_resp_o                           = s_wide_nhi_superbanks.b_resp;
+  assign nhi_b_id_o                             = s_wide_nhi_superbanks.b_id;
+  assign nhi_b_user_o                           = s_wide_nhi_superbanks.b_user;
+  assign nhi_b_valid_o                          = s_wide_nhi_superbanks.b_valid;
+  assign s_wide_nhi_superbanks.b_ready          = nhi_b_ready_i;
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/tryx_ctrl.sv b/hw/deps/pulp_cluster/rtl/tryx_ctrl.sv
new file mode 100644
index 0000000..a725df0
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/tryx_ctrl.sv
@@ -0,0 +1,140 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`define TRYX_CTRL_BASE_ADDR 32'h1020_0BFC
+
+module tryx_ctrl #(
+  parameter int unsigned NB_CORES = 0,
+  parameter int unsigned AXI_USER_WIDTH = 0,
+  // Dependent parameters, do not override!
+  localparam type axi_user_t = logic[AXI_USER_WIDTH-1:0]
+) (
+  input  logic                      clk_i,
+  input  logic                      rst_ni,
+
+  output axi_user_t [NB_CORES-1:0]  axi_axuser_o,
+  input  logic [NB_CORES-1:0]       axi_xresp_decerr_i,
+  input  logic [NB_CORES-1:0]       axi_xresp_slverr_i,
+  input  logic [NB_CORES-1:0]       axi_xresp_valid_i,
+
+  XBAR_PERIPH_BUS.Slave             periph_data_slave[NB_CORES-1:0],
+  XBAR_PERIPH_BUS.Master            periph_data_master[NB_CORES-1:0]
+);
+
+  for (genvar i = 0; i < NB_CORES; i++) begin : gen_tryx_ctrl
+    axi_user_t  user_d,   user_q;
+    logic       rd_en_d,  rd_en_q,
+                wait_d,   wait_q,
+                wr_en_d,  wr_en_q;
+    logic [1:0] err_d,    err_q;
+
+    // Forward address, write data, and byte-enable from master to slave port.
+    assign periph_data_master[i].add = periph_data_slave[i].add;
+    assign periph_data_master[i].be = periph_data_slave[i].be;
+    assign periph_data_master[i].wdata = periph_data_slave[i].wdata;
+
+    assign axi_axuser_o[i] = user_q;
+
+    // Handle requests.
+    always_comb begin
+      periph_data_slave[i].gnt = 1'b0;
+      periph_data_master[i].req = 1'b0;
+      periph_data_master[i].wen = 1'b0;
+      rd_en_d = 1'b0;
+      wr_en_d = 1'b0;
+
+      if (periph_data_slave[i].req) begin
+        if (periph_data_slave[i].add != `TRYX_CTRL_BASE_ADDR) begin // request beyond TRYX control
+          // Feed request through.
+          periph_data_master[i].wen = periph_data_slave[i].wen;
+          periph_data_master[i].req = 1'b1;
+          periph_data_slave[i].gnt  = periph_data_master[i].gnt;
+        end else begin // request to TRYX control
+          // Grant request.
+          periph_data_slave[i].gnt = 1'b1;
+          if (!periph_data_slave[i].wen) begin
+            wr_en_d = 1'b1;
+          end else if (periph_data_slave[i].wen && !rd_en_q) begin
+            rd_en_d = 1'b1;
+          end
+        end
+      end
+    end
+
+    // Handle responses.
+    always_comb begin
+      if (rd_en_q || wr_en_q) begin // last request was to TRYX control
+        periph_data_slave[i].r_opc = 1'b0;
+        periph_data_slave[i].r_rdata = {user_q, {{32-AXI_USER_WIDTH-2}{1'b0}}, err_q};
+        periph_data_slave[i].r_valid = 1'b1;
+      end else begin // last request was beyond TRYX control
+        periph_data_slave[i].r_opc    = periph_data_master[i].r_opc;
+        periph_data_slave[i].r_rdata  = periph_data_master[i].r_rdata;
+        periph_data_slave[i].r_valid  = periph_data_master[i].r_valid;
+      end
+    end
+
+    // Latch AXI error and clear it when TRYX control is read.
+    always_comb begin
+      err_d = err_q;
+      if (axi_xresp_valid_i[i]) begin
+        err_d = {axi_xresp_decerr_i[i], axi_xresp_slverr_i[i]};
+      end else if (rd_en_q) begin
+        err_d = '0;
+      end
+    end
+
+    // Track outstanding requests beyond TRYX control.
+    always_comb begin
+      wait_d = wait_q;
+      if (periph_data_master[i].req && periph_data_master[i].gnt) begin // sent request
+        wait_d = 1'b1;
+      end else if (wait_q && periph_data_master[i].r_valid) begin       // got response
+        wait_d = 1'b0;
+      end
+    end
+
+    // Set user signal when TRYX control is written and clear it after one external request.
+    always_comb begin
+      user_d = user_q;
+      if (wr_en_d) begin
+        user_d = periph_data_slave[i].wdata[31:31-(AXI_USER_WIDTH-1)];
+      end else if (wait_q && !wait_d) begin
+        user_d = '0;
+      end
+    end
+
+    // Registers
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+      if (!rst_ni) begin
+        rd_en_q   <= 1'b0;
+        err_q     <=   '0;
+        user_q    <=   '0;
+        wait_q    <= 1'b0;
+        wr_en_q   <= 1'b0;
+      end else begin
+        rd_en_q   <= rd_en_d;
+        err_q     <= err_d;
+        user_q    <= user_d;
+        wait_q    <= wait_d;
+        wr_en_q   <= wr_en_d;
+      end
+    end
+  end
+
+  `ifndef VERILATOR
+  // pragma translate_off
+    initial begin
+      assert (NB_CORES > 0) else $fatal(1, "NB_CORES not set!");
+    end
+  // pragma translate_on
+ `endif
+
+endmodule
diff --git a/hw/deps/pulp_cluster/rtl/virtual_stdout_demux.sv b/hw/deps/pulp_cluster/rtl/virtual_stdout_demux.sv
new file mode 100644
index 0000000..ba7329b
--- /dev/null
+++ b/hw/deps/pulp_cluster/rtl/virtual_stdout_demux.sv
@@ -0,0 +1,106 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module virtual_stdout_demux #(
+  parameter int unsigned CoreId = 0
+) (
+  input  logic            clk_i,
+  input  logic            rst_ni,
+  input  logic [5:0]      cluster_id_i,
+  XBAR_PERIPH_BUS.Slave   periph_slv,
+  input  logic [5:0]      periph_slv_atop_i,
+  XBAR_PERIPH_BUS.Master  periph_mst,
+  output logic [5:0]      periph_mst_atop_o
+);
+
+  `ifndef TARGET_SYNTHESIS
+    `define VIRTUAL_STDOUT 
+  `endif
+  
+  `ifndef VIRTUAL_STDOUT
+    // When synthesizing, feed signals through to real stdout device.
+    assign periph_mst.req     = periph_slv.req;
+    assign periph_mst.add     = periph_slv.add;
+    assign periph_mst.wen     = periph_slv.wen;
+    assign periph_mst_atop_o  = periph_slv_atop_i;
+    assign periph_mst.wdata   = periph_slv.wdata;
+    assign periph_mst.be      = periph_slv.be;
+    assign periph_slv.gnt     = periph_mst.gnt;
+    assign periph_slv.r_valid = periph_mst.r_valid;
+    assign periph_slv.r_rdata = periph_mst.r_rdata;
+    assign periph_slv.r_opc   = periph_mst.r_opc;
+  `else
+    // When not synthesizing, insert virtual stdout device that is close to the core for fast and
+    // interference-free printing.
+
+    byte buffer [$];
+
+    function void flush();
+      automatic string s;
+      for (int i_char = 0; i_char < buffer.size(); i_char++) begin
+        s = $sformatf("%s%c", s, buffer[i_char]);
+      end
+      if (s.len() > 0) begin
+        $display("[%01d,%01d] %s", cluster_id_i, CoreId, s);
+      end
+      buffer.delete();
+    endfunction
+
+    function void append(byte ch);
+      if (ch == 8'hA) begin
+        flush();
+      end else begin
+        buffer.push_back(ch);
+      end
+    endfunction
+
+    logic resp_inj_d, resp_inj_q;
+    always_comb begin
+      // Feed through by default.
+      periph_mst.req     = periph_slv.req;
+      periph_mst.add     = periph_slv.add;
+      periph_mst.wen     = periph_slv.wen;
+      periph_mst_atop_o  = periph_slv_atop_i;
+      periph_mst.wdata   = periph_slv.wdata;
+      periph_mst.be      = periph_slv.be;
+      periph_slv.gnt     = periph_mst.gnt;
+      periph_slv.r_valid = periph_mst.r_valid;
+      periph_slv.r_rdata = periph_mst.r_rdata;
+      periph_slv.r_opc   = periph_mst.r_opc;
+      resp_inj_d = resp_inj_q;
+      // Inject responses by stdout device.
+      if (resp_inj_q) begin
+        periph_slv.r_valid = 1'b1;
+        periph_slv.r_rdata = '0;
+        periph_slv.r_opc = 1'b0;
+        resp_inj_d = 1'b0;
+      end
+      // Intercept accesses to stdout device.
+      if (periph_slv.req && periph_slv.add[31:12] == 20'h1A104) begin
+        periph_mst.req = 1'b0;
+        periph_slv.gnt = 1'b1;
+        resp_inj_d = 1'b1;
+      end
+    end
+
+    always_ff @(posedge clk_i or negedge rst_ni) begin
+      if (!rst_ni) begin
+        flush();
+        resp_inj_q <= 1'b0;
+      end else begin
+        resp_inj_q <= resp_inj_d;
+        if (resp_inj_d) begin
+          append(periph_slv.wdata & 32'hFF);
+        end
+      end
+    end
+  `endif
+
+endmodule
diff --git a/hw/deps/riscv/include/apu_core_package.sv b/hw/deps/riscv/include/apu_core_package.sv
new file mode 100644
index 0000000..ddba25d
--- /dev/null
+++ b/hw/deps/riscv/include/apu_core_package.sv
@@ -0,0 +1,77 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    APU-core package                                           //
+// Project Name:   RISC-V                                                     //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    core package of RISC-V core for shared APU                 //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+package apu_core_package;
+
+   /////////////////////////////////////////////////////////////////////////////
+   //  IMPORTANT!!                                                            //
+   /////////////////////////////////////////////////////////////////////////////
+   // THESE PARAMETERS HAVE TO MATCH THE ones in ulpcluster/apu_package.sv    //
+   /////////////////////////////////////////////////////////////////////////////
+
+   // by default set to 0
+   parameter SHARED_INT_MULT   = 0;
+
+   /////////////////////////////////////////////////////////////////////////////
+   // until here                                                              //
+   /////////////////////////////////////////////////////////////////////////////
+
+   // APU interface
+  parameter WAPUTYPE         =  0;
+  parameter APU_NARGS_CPU    =  3;
+  parameter APU_WOP_CPU      =  6;
+  parameter APU_NDSFLAGS_CPU = 15;
+  parameter APU_NUSFLAGS_CPU =  5;
+
+   // FP-general
+   parameter APU_FLAGS_FP    = 2;
+   parameter APU_FLAGS_FPNEW = 3;
+
+   // DSP-Mult
+   parameter PIPE_REG_DSP_MULT  = 1;
+   parameter APU_FLAGS_DSP_MULT = 0;
+
+   // Int-Mult
+   parameter APU_FLAGS_INT_MULT = 1;
+
+   // Int-div
+
+   // addsub
+   parameter PIPE_REG_ADDSUB  = 1;
+
+   // mult
+   parameter PIPE_REG_MULT = 1;
+
+   // casts
+   parameter PIPE_REG_CAST = 1;
+
+   // mac
+   parameter PIPE_REG_MAC = 2;
+
+   // div
+   parameter PIPE_REG_DIV = 4;
+
+   // sqrt
+   parameter PIPE_REG_SQRT = 5;
+
+   // iter divsqrt
+
+endpackage // apu_core_package
diff --git a/hw/deps/riscv/include/fpnew_pkg.sv b/hw/deps/riscv/include/fpnew_pkg.sv
new file mode 100644
index 0000000..6065054
--- /dev/null
+++ b/hw/deps/riscv/include/fpnew_pkg.sv
@@ -0,0 +1,484 @@
+// Copyright 2019 ETH Zurich and University of Bologna.
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Stefan Mach <smach@iis.ee.ethz.ch>
+
+package fpnew_pkg;
+
+  // ---------
+  // FP TYPES
+  // ---------
+  // | Enumerator | Format           | Width  | EXP_BITS | MAN_BITS
+  // |:----------:|------------------|-------:|:--------:|:--------:
+  // | FP32       | IEEE binary32    | 32 bit | 8        | 23
+  // | FP64       | IEEE binary64    | 64 bit | 11       | 52
+  // | FP16       | IEEE binary16    | 16 bit | 5        | 10
+  // | FP8        | binary8          |  8 bit | 5        | 2
+  // | FP16ALT    | binary16alt      | 16 bit | 8        | 7
+  // *NOTE:* Add new formats only at the end of the enumeration for backwards compatibilty!
+
+  // Encoding for a format
+  typedef struct packed {
+    int unsigned exp_bits;
+    int unsigned man_bits;
+  } fp_encoding_t;
+
+  localparam int unsigned NUM_FP_FORMATS = 5; // change me to add formats
+  localparam int unsigned FP_FORMAT_BITS = $clog2(NUM_FP_FORMATS);
+
+  // FP formats
+  typedef enum logic [FP_FORMAT_BITS-1:0] {
+    FP32    = 'd0,
+    FP64    = 'd1,
+    FP16    = 'd2,
+    FP8     = 'd3,
+    FP16ALT = 'd4
+    // add new formats here
+  } fp_format_e;
+
+  // Encodings for supported FP formats
+  localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = '{
+    '{8,  23}, // IEEE binary32 (single)
+    '{11, 52}, // IEEE binary64 (double)
+    '{5,  10}, // IEEE binary16 (half)
+    '{5,  2},  // custom binary8
+    '{8,  7}   // custom binary16alt
+    // add new formats here
+  };
+
+  typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;    // Logic indexed by FP format (for masks)
+  typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t; // Unsigned indexed by FP format
+
+  localparam fmt_logic_t CPK_FORMATS = 5'b11000; // FP32 and FP64 can provide CPK only
+
+  // ---------
+  // INT TYPES
+  // ---------
+  // | Enumerator | Width  |
+  // |:----------:|-------:|
+  // | INT8       |  8 bit |
+  // | INT16      | 16 bit |
+  // | INT32      | 32 bit |
+  // | INT64      | 64 bit |
+  // *NOTE:* Add new formats only at the end of the enumeration for backwards compatibilty!
+
+  localparam int unsigned NUM_INT_FORMATS = 4; // change me to add formats
+  localparam int unsigned INT_FORMAT_BITS = $clog2(NUM_INT_FORMATS);
+
+  // Int formats
+  typedef enum logic [INT_FORMAT_BITS-1:0] {
+    INT8,
+    INT16,
+    INT32,
+    INT64
+    // add new formats here
+  } int_format_e;
+
+  // Returns the width of an INT format by index
+  function automatic int unsigned int_width(int_format_e ifmt);
+    unique case (ifmt)
+      INT8:  return 8;
+      INT16: return 16;
+      INT32: return 32;
+      INT64: return 64;
+    endcase
+  endfunction
+
+  typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t; // Logic indexed by INT format (for masks)
+
+  // --------------
+  // FP OPERATIONS
+  // --------------
+  localparam int unsigned NUM_OPGROUPS = 4;
+
+  // Each FP operation belongs to an operation group
+  typedef enum logic [1:0] {
+    ADDMUL, DIVSQRT, NONCOMP, CONV
+  } opgroup_e;
+
+  localparam int unsigned OP_BITS = 4;
+
+  typedef enum logic [OP_BITS-1:0] {
+    FMADD, FNMSUB, ADD, MUL,     // ADDMUL operation group
+    DIV, SQRT,                   // DIVSQRT operation group
+    SGNJ, MINMAX, CMP, CLASSIFY, // NONCOMP operation group
+    F2F, F2I, I2F, CPKAB, CPKCD  // CONV operation group
+  } operation_e;
+
+  // -------------------
+  // RISC-V FP-SPECIFIC
+  // -------------------
+  // Rounding modes
+  typedef enum logic [2:0] {
+    RNE = 3'b000,
+    RTZ = 3'b001,
+    RDN = 3'b010,
+    RUP = 3'b011,
+    RMM = 3'b100,
+    DYN = 3'b111
+  } roundmode_e;
+
+  // Status flags
+  typedef struct packed {
+    logic NV; // Invalid
+    logic DZ; // Divide by zero
+    logic OF; // Overflow
+    logic UF; // Underflow
+    logic NX; // Inexact
+  } status_t;
+
+  // Information about a floating point value
+  typedef struct packed {
+    logic is_normal;     // is the value normal
+    logic is_subnormal;  // is the value subnormal
+    logic is_zero;       // is the value zero
+    logic is_inf;        // is the value infinity
+    logic is_nan;        // is the value NaN
+    logic is_signalling; // is the value a signalling NaN
+    logic is_quiet;      // is the value a quiet NaN
+    logic is_boxed;      // is the value properly NaN-boxed (RISC-V specific)
+  } fp_info_t;
+
+  // Classification mask
+  typedef enum logic [9:0] {
+    NEGINF     = 10'b00_0000_0001,
+    NEGNORM    = 10'b00_0000_0010,
+    NEGSUBNORM = 10'b00_0000_0100,
+    NEGZERO    = 10'b00_0000_1000,
+    POSZERO    = 10'b00_0001_0000,
+    POSSUBNORM = 10'b00_0010_0000,
+    POSNORM    = 10'b00_0100_0000,
+    POSINF     = 10'b00_1000_0000,
+    SNAN       = 10'b01_0000_0000,
+    QNAN       = 10'b10_0000_0000
+  } classmask_e;
+
+  // ------------------
+  // FPU configuration
+  // ------------------
+  // Pipelining registers can be inserted (at elaboration time) into operational units
+  typedef enum logic [1:0] {
+    BEFORE,     // registers are inserted at the inputs of the unit
+    AFTER,      // registers are inserted at the outputs of the unit
+    INSIDE,     // registers are inserted at predetermined (suboptimal) locations in the unit
+    DISTRIBUTED // registers are evenly distributed, INSIDE >= AFTER >= BEFORE
+  } pipe_config_t;
+
+  // Arithmetic units can be arranged in parallel (per format), merged (multi-format) or not at all.
+  typedef enum logic [1:0] {
+    DISABLED, // arithmetic units are not generated
+    PARALLEL, // arithmetic units are generated in prallel slices, one for each format
+    MERGED    // arithmetic units are contained within a merged unit holding multiple formats
+  } unit_type_t;
+
+  // Array of unit types indexed by format
+  typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
+
+  // Array of format-specific unit types by opgroup
+  typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
+  // same with unsigned
+  typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
+
+  // FPU configuration: features
+  typedef struct packed {
+    int unsigned Width;
+    logic        EnableVectors;
+    logic        EnableNanBox;
+    fmt_logic_t  FpFmtMask;
+    ifmt_logic_t IntFmtMask;
+  } fpu_features_t;
+
+  localparam fpu_features_t RV64D = '{
+    Width:         64,
+    EnableVectors: 1'b0,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b11000,
+    IntFmtMask:    4'b0011
+  };
+
+  localparam fpu_features_t RV32D = '{
+    Width:         64,
+    EnableVectors: 1'b1,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b11000,
+    IntFmtMask:    4'b0010
+  };
+
+  localparam fpu_features_t RV32F = '{
+    Width:         32,
+    EnableVectors: 1'b0,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b10000,
+    IntFmtMask:    4'b0010
+  };
+
+  localparam fpu_features_t RV64D_Xsflt = '{
+    Width:         64,
+    EnableVectors: 1'b1,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b11111,
+    IntFmtMask:    4'b1111
+  };
+
+  localparam fpu_features_t RV32F_Xsflt = '{
+    Width:         32,
+    EnableVectors: 1'b1,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b10111,
+    IntFmtMask:    4'b1110
+  };
+
+  localparam fpu_features_t RV32F_Xf16alt_Xfvec = '{
+    Width:         32,
+    EnableVectors: 1'b1,
+    EnableNanBox:  1'b1,
+    FpFmtMask:     5'b10001,
+    IntFmtMask:    4'b0110
+  };
+
+
+  // FPU configuraion: implementation
+  typedef struct packed {
+    opgrp_fmt_unsigned_t   PipeRegs;
+    opgrp_fmt_unit_types_t UnitTypes;
+    pipe_config_t          PipeConfig;
+  } fpu_implementation_t;
+
+  localparam fpu_implementation_t DEFAULT_NOREGS = '{
+    PipeRegs:   '{default: 0},
+    UnitTypes:  '{'{default: PARALLEL}, // ADDMUL
+                  '{default: MERGED},   // DIVSQRT
+                  '{default: PARALLEL}, // NONCOMP
+                  '{default: MERGED}},  // CONV
+    PipeConfig: BEFORE
+  };
+
+  localparam fpu_implementation_t DEFAULT_SNITCH = '{
+    PipeRegs:   '{default: 1},
+    UnitTypes:  '{'{default: PARALLEL}, // ADDMUL
+                  '{default: DISABLED}, // DIVSQRT
+                  '{default: PARALLEL}, // NONCOMP
+                  '{default: MERGED}},  // CONV
+    PipeConfig: BEFORE
+  };
+
+  // -----------------------
+  // Synthesis optimization
+  // -----------------------
+  localparam logic DONT_CARE = 1'b1; // the value to assign as don't care
+
+  // -------------------------
+  // General helper functions
+  // -------------------------
+  function automatic int minimum(int a, int b);
+    return (a < b) ? a : b;
+  endfunction
+
+  function automatic int maximum(int a, int b);
+    return (a > b) ? a : b;
+  endfunction
+
+  // -------------------------------------------
+  // Helper functions for FP formats and values
+  // -------------------------------------------
+  // Returns the width of a FP format
+  function automatic int unsigned fp_width(fp_format_e fmt);
+    return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
+  endfunction
+
+  // Returns the widest FP format present
+  function automatic int unsigned max_fp_width(fmt_logic_t cfg);
+    automatic int unsigned res = 0;
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++)
+      if (cfg[i])
+        res = unsigned'(maximum(res, fp_width(fp_format_e'(i))));
+    return res;
+  endfunction
+
+  // Returns the narrowest FP format present
+  function automatic int unsigned min_fp_width(fmt_logic_t cfg);
+    automatic int unsigned res = max_fp_width(cfg);
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++)
+      if (cfg[i])
+        res = unsigned'(minimum(res, fp_width(fp_format_e'(i))));
+    return res;
+  endfunction
+
+  // Returns the number of expoent bits for a format
+  function automatic int unsigned exp_bits(fp_format_e fmt);
+    return FP_ENCODINGS[fmt].exp_bits;
+  endfunction
+
+  // Returns the number of mantissa bits for a format
+  function automatic int unsigned man_bits(fp_format_e fmt);
+    return FP_ENCODINGS[fmt].man_bits;
+  endfunction
+
+  // Returns the bias value for a given format (as per IEEE 754-2008)
+  function automatic int unsigned bias(fp_format_e fmt);
+    return unsigned'(2**(FP_ENCODINGS[fmt].exp_bits-1)-1); // symmetrical bias
+  endfunction
+
+  function automatic fp_encoding_t super_format(fmt_logic_t cfg);
+    automatic fp_encoding_t res;
+    res = '0;
+    for (int unsigned fmt = 0; fmt < NUM_FP_FORMATS; fmt++)
+      if (cfg[fmt]) begin // only active format
+        res.exp_bits = unsigned'(maximum(res.exp_bits, exp_bits(fp_format_e'(fmt))));
+        res.man_bits = unsigned'(maximum(res.man_bits, man_bits(fp_format_e'(fmt))));
+      end
+    return res;
+  endfunction
+
+  // -------------------------------------------
+  // Helper functions for INT formats and values
+  // -------------------------------------------
+  // Returns the widest INT format present
+  function automatic int unsigned max_int_width(ifmt_logic_t cfg);
+    automatic int unsigned res = 0;
+    for (int ifmt = 0; ifmt < NUM_INT_FORMATS; ifmt++) begin
+      if (cfg[ifmt]) res = maximum(res, int_width(int_format_e'(ifmt)));
+    end
+    return res;
+  endfunction
+
+  // --------------------------------------------------
+  // Helper functions for operations and FPU structure
+  // --------------------------------------------------
+  // Returns the operation group of the given operation
+  function automatic opgroup_e get_opgroup(operation_e op);
+    unique case (op)
+      FMADD, FNMSUB, ADD, MUL:     return ADDMUL;
+      DIV, SQRT:                   return DIVSQRT;
+      SGNJ, MINMAX, CMP, CLASSIFY: return NONCOMP;
+      F2F, F2I, I2F, CPKAB, CPKCD: return CONV;
+      default:                     return NONCOMP;
+    endcase
+  endfunction
+
+  // Returns the number of operands by operation group
+  function automatic int unsigned num_operands(opgroup_e grp);
+    unique case (grp)
+      ADDMUL:  return 3;
+      DIVSQRT: return 2;
+      NONCOMP: return 2;
+      CONV:    return 3; // vectorial casts use 3 operands
+      default: return 0;
+    endcase
+  endfunction
+
+  // Returns the number of lanes according to width, format and vectors
+  function automatic int unsigned num_lanes(int unsigned width, fp_format_e fmt, logic vec);
+    return vec ? width / fp_width(fmt) : 1; // if no vectors, only one lane
+  endfunction
+
+  // Returns the maximum number of lanes in the FPU according to width, format config and vectors
+  function automatic int unsigned max_num_lanes(int unsigned width, fmt_logic_t cfg, logic vec);
+    return vec ? width / min_fp_width(cfg) : 1; // if no vectors, only one lane
+  endfunction
+
+  // Returns a mask of active FP formats that are present in lane lane_no of a multiformat slice
+  function automatic fmt_logic_t get_lane_formats(int unsigned width,
+                                                  fmt_logic_t cfg,
+                                                  int unsigned lane_no);
+    automatic fmt_logic_t res;
+    for (int unsigned fmt = 0; fmt < NUM_FP_FORMATS; fmt++)
+      // Mask active formats with the number of lanes for that format
+      res[fmt] = cfg[fmt] & (width / fp_width(fp_format_e'(fmt)) > lane_no);
+    return res;
+  endfunction
+
+  // Returns a mask of active INT formats that are present in lane lane_no of a multiformat slice
+  function automatic ifmt_logic_t get_lane_int_formats(int unsigned width,
+                                                       fmt_logic_t cfg,
+                                                       ifmt_logic_t icfg,
+                                                       int unsigned lane_no);
+    automatic ifmt_logic_t res;
+    automatic fmt_logic_t lanefmts;
+    res = '0;
+    lanefmts = get_lane_formats(width, cfg, lane_no);
+
+    for (int unsigned ifmt = 0; ifmt < NUM_INT_FORMATS; ifmt++)
+      for (int unsigned fmt = 0; fmt < NUM_FP_FORMATS; fmt++)
+        // Mask active int formats with the width of the float formats
+        if ((fp_width(fp_format_e'(fmt)) == int_width(int_format_e'(ifmt))))
+          res[ifmt] |= icfg[ifmt] && lanefmts[fmt];
+    return res;
+  endfunction
+
+  // Returns a mask of active FP formats that are present in lane lane_no of a CONV slice
+  function automatic fmt_logic_t get_conv_lane_formats(int unsigned width,
+                                                       fmt_logic_t cfg,
+                                                       int unsigned lane_no);
+    automatic fmt_logic_t res;
+    for (int unsigned fmt = 0; fmt < NUM_FP_FORMATS; fmt++)
+      // Mask active formats with the number of lanes for that format, CPK at least twice
+      res[fmt] = cfg[fmt] && ((width / fp_width(fp_format_e'(fmt)) > lane_no) ||
+                             (CPK_FORMATS[fmt] && (lane_no < 2)));
+    return res;
+  endfunction
+
+  // Returns a mask of active INT formats that are present in lane lane_no of a CONV slice
+  function automatic ifmt_logic_t get_conv_lane_int_formats(int unsigned width,
+                                                            fmt_logic_t cfg,
+                                                            ifmt_logic_t icfg,
+                                                            int unsigned lane_no);
+    automatic ifmt_logic_t res;
+    automatic fmt_logic_t lanefmts;
+    res = '0;
+    lanefmts = get_conv_lane_formats(width, cfg, lane_no);
+
+    for (int unsigned ifmt = 0; ifmt < NUM_INT_FORMATS; ifmt++)
+      for (int unsigned fmt = 0; fmt < NUM_FP_FORMATS; fmt++)
+        // Mask active int formats with the width of the float formats
+        res[ifmt] |= icfg[ifmt] && lanefmts[fmt] &&
+                     (fp_width(fp_format_e'(fmt)) == int_width(int_format_e'(ifmt)));
+    return res;
+  endfunction
+
+  // Return whether any active format is set as MERGED
+  function automatic logic any_enabled_multi(fmt_unit_types_t types, fmt_logic_t cfg);
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++)
+      if (cfg[i] && types[i] == MERGED)
+        return 1'b1;
+      return 1'b0;
+  endfunction
+
+  // Return whether the given format is the first active one set as MERGED
+  function automatic logic is_first_enabled_multi(fp_format_e fmt,
+                                                  fmt_unit_types_t types,
+                                                  fmt_logic_t cfg);
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++) begin
+      if (cfg[i] && types[i] == MERGED) return (fp_format_e'(i) == fmt);
+    end
+    return 1'b0;
+  endfunction
+
+  // Returns the first format that is active and is set as MERGED
+  function automatic fp_format_e get_first_enabled_multi(fmt_unit_types_t types, fmt_logic_t cfg);
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++)
+      if (cfg[i] && types[i] == MERGED)
+        return fp_format_e'(i);
+      return fp_format_e'(0);
+  endfunction
+
+  // Returns the largest number of regs that is active and is set as MERGED
+  function automatic int unsigned get_num_regs_multi(fmt_unsigned_t regs,
+                                                     fmt_unit_types_t types,
+                                                     fmt_logic_t cfg);
+    automatic int unsigned res = 0;
+    for (int unsigned i = 0; i < NUM_FP_FORMATS; i++) begin
+      if (cfg[i] && types[i] == MERGED) res = maximum(res, regs[i]);
+    end
+    return res;
+  endfunction
+
+endpackage
diff --git a/hw/deps/riscv/include/riscv_defines.sv b/hw/deps/riscv/include/riscv_defines.sv
new file mode 100644
index 0000000..b8556a5
--- /dev/null
+++ b/hw/deps/riscv/include/riscv_defines.sv
@@ -0,0 +1,675 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Matthias Baer - baermatt@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                                                                            //
+//                                                                            //
+// Design Name:    RISC-V processor core                                      //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Defines for various constants used by the processor core.  //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+package riscv_defines;
+
+////////////////////////////////////////////////
+//    ___         ____          _             //
+//   / _ \ _ __  / ___|___   __| | ___  ___   //
+//  | | | | '_ \| |   / _ \ / _` |/ _ \/ __|  //
+//  | |_| | |_) | |__| (_) | (_| |  __/\__ \  //
+//   \___/| .__/ \____\___/ \__,_|\___||___/  //
+//        |_|                                 //
+////////////////////////////////////////////////
+
+parameter OPCODE_SYSTEM    = 7'h73;
+parameter OPCODE_FENCE     = 7'h0f;
+parameter OPCODE_OP        = 7'h33;
+parameter OPCODE_OPIMM     = 7'h13;
+parameter OPCODE_STORE     = 7'h23;
+parameter OPCODE_BSW       = 7'h6b;
+parameter OPCODE_LOAD      = 7'h03;
+parameter OPCODE_BRANCH    = 7'h63;
+parameter OPCODE_JALR      = 7'h67;
+parameter OPCODE_JAL       = 7'h6f;
+parameter OPCODE_AUIPC     = 7'h17;
+parameter OPCODE_LUI       = 7'h37;
+parameter OPCODE_OP_FP     = 7'h53;
+parameter OPCODE_OP_FMADD  = 7'h43;
+parameter OPCODE_OP_FNMADD = 7'h4f;
+parameter OPCODE_OP_FMSUB  = 7'h47;
+parameter OPCODE_OP_FNMSUB = 7'h4b;
+parameter OPCODE_STORE_FP  = 7'h27;
+parameter OPCODE_LOAD_FP   = 7'h07;
+parameter OPCODE_AMO       = 7'h2F;
+
+// those opcodes are now used for PULP custom instructions
+// parameter OPCODE_CUST0     = 7'h0b
+// parameter OPCODE_CUST1     = 7'h2b
+
+// PULP custom
+parameter OPCODE_LOAD_POST      = 7'h0b;
+parameter OPCODE_STORE_POST     = 7'h2b;
+parameter OPCODE_STORE_BUF      = 7'b11_010_11;
+parameter OPCODE_STORE_POST_BUF = 7'b11_101_11;
+parameter OPCODE_PULP_OP        = 7'h5b;
+parameter OPCODE_VECOP          = 7'h57;
+parameter OPCODE_HWLOOP         = 7'h7b;
+
+parameter REGC_S1   = 2'b10;
+parameter REGC_S4   = 2'b00;
+parameter REGC_RD   = 2'b01;
+parameter REGC_ZERO = 2'b11;
+
+
+//////////////////////////////////////////////////////////////////////////////
+//      _    _    _   _    ___                       _   _                  //
+//     / \  | |  | | | |  / _ \ _ __   ___ _ __ __ _| |_(_) ___  _ __  ___  //
+//    / _ \ | |  | | | | | | | | '_ \ / _ \ '__/ _` | __| |/ _ \| '_ \/ __| //
+//   / ___ \| |__| |_| | | |_| | |_) |  __/ | | (_| | |_| | (_) | | | \__ \ //
+//  /_/   \_\_____\___/   \___/| .__/ \___|_|  \__,_|\__|_|\___/|_| |_|___/ //
+//                             |_|                                          //
+//////////////////////////////////////////////////////////////////////////////
+
+parameter ALU_OP_WIDTH = 7;
+
+parameter ALU_ADD   = 7'b0011000;
+parameter ALU_SUB   = 7'b0011001;
+parameter ALU_ADDU  = 7'b0011010;
+parameter ALU_SUBU  = 7'b0011011;
+parameter ALU_ADDR  = 7'b0011100;
+parameter ALU_SUBR  = 7'b0011101;
+parameter ALU_ADDUR = 7'b0011110;
+parameter ALU_SUBUR = 7'b0011111;
+
+parameter ALU_XOR   = 7'b0101111;
+parameter ALU_OR    = 7'b0101110;
+parameter ALU_AND   = 7'b0010101;
+
+// Shifts
+parameter ALU_SRA   = 7'b0100100;
+parameter ALU_SRL   = 7'b0100101;
+parameter ALU_ROR   = 7'b0100110;
+parameter ALU_SLL   = 7'b0100111;
+
+// bit manipulation
+parameter ALU_BEXT  = 7'b0101000;
+parameter ALU_BEXTU = 7'b0101001;
+parameter ALU_BINS  = 7'b0101010;
+parameter ALU_BCLR  = 7'b0101011;
+parameter ALU_BSET  = 7'b0101100;
+parameter ALU_BREV  = 7'b1001001;
+
+// Bit counting
+parameter ALU_FF1   = 7'b0110110;
+parameter ALU_FL1   = 7'b0110111;
+parameter ALU_CNT   = 7'b0110100;
+parameter ALU_CLB   = 7'b0110101;
+
+// Sign-/zero-extensions
+parameter ALU_EXTS  = 7'b0111110;
+parameter ALU_EXT   = 7'b0111111;
+
+// Comparisons
+parameter ALU_LTS   = 7'b0000000;
+parameter ALU_LTU   = 7'b0000001;
+parameter ALU_LES   = 7'b0000100;
+parameter ALU_LEU   = 7'b0000101;
+parameter ALU_GTS   = 7'b0001000;
+parameter ALU_GTU   = 7'b0001001;
+parameter ALU_GES   = 7'b0001010;
+parameter ALU_GEU   = 7'b0001011;
+parameter ALU_EQ    = 7'b0001100;
+parameter ALU_NE    = 7'b0001101;
+
+// Set Lower Than operations
+parameter ALU_SLTS  = 7'b0000010;
+parameter ALU_SLTU  = 7'b0000011;
+parameter ALU_SLETS = 7'b0000110;
+parameter ALU_SLETU = 7'b0000111;
+
+// Absolute value
+parameter ALU_ABS   = 7'b0010100;
+parameter ALU_CLIP  = 7'b0010110;
+parameter ALU_CLIPU = 7'b0010111;
+
+// Insert/extract
+parameter ALU_INS   = 7'b0101101;
+
+// min/max
+parameter ALU_MIN   = 7'b0010000;
+parameter ALU_MINU  = 7'b0010001;
+parameter ALU_MAX   = 7'b0010010;
+parameter ALU_MAXU  = 7'b0010011;
+
+// div/rem
+parameter ALU_DIVU  = 7'b0110000; // bit 0 is used for signed mode, bit 1 is used for remdiv
+parameter ALU_DIV   = 7'b0110001; // bit 0 is used for signed mode, bit 1 is used for remdiv
+parameter ALU_REMU  = 7'b0110010; // bit 0 is used for signed mode, bit 1 is used for remdiv
+parameter ALU_REM   = 7'b0110011; // bit 0 is used for signed mode, bit 1 is used for remdiv
+
+parameter ALU_SHUF  = 7'b0111010;
+parameter ALU_SHUF2 = 7'b0111011;
+parameter ALU_PCKLO = 7'b0111000;
+parameter ALU_PCKHI = 7'b0111001;
+
+// fpu
+parameter ALU_FKEEP   = 7'b1111111;   // hack, to support fcvt.s.d
+parameter ALU_FSGNJ   = 7'b1000000;
+parameter ALU_FSGNJN  = 7'b1000001;
+parameter ALU_FSGNJX  = 7'b1000010;
+parameter ALU_FEQ     = 7'b1000011;
+parameter ALU_FLT     = 7'b1000100;
+parameter ALU_FLE     = 7'b1000101;
+parameter ALU_FMAX    = 7'b1000110;
+parameter ALU_FMIN    = 7'b1000111;
+parameter ALU_FCLASS  = 7'b1001000;
+
+parameter MUL_MAC32 = 3'b000;
+parameter MUL_MSU32 = 3'b001;
+parameter MUL_I     = 3'b010;
+parameter MUL_IR    = 3'b011;
+parameter MUL_DOT8  = 3'b100;
+parameter MUL_DOT16 = 3'b101;
+parameter MUL_H     = 3'b110;
+
+// vector modes
+parameter VEC_MODE32 = 2'b00;
+parameter VEC_MODE16 = 2'b10;
+parameter VEC_MODE8  = 2'b11;
+
+
+  // FSM state encoding
+  typedef enum  logic [4:0] { RESET, BOOT_SET, SLEEP, WAIT_SLEEP, FIRST_FETCH,
+                      DECODE,
+                      IRQ_TAKEN_ID, IRQ_TAKEN_IF, IRQ_FLUSH, IRQ_FLUSH_ELW, ELW_EXE,
+                      FLUSH_EX, FLUSH_WB, XRET_JUMP,
+                      DBG_TAKEN_ID, DBG_TAKEN_IF, DBG_FLUSH, DBG_WAIT_BRANCH } ctrl_state_e;
+
+
+/////////////////////////////////////////////////////////
+//    ____ ____    ____            _     _             //
+//   / ___/ ___|  |  _ \ ___  __ _(_)___| |_ ___ _ __  //
+//  | |   \___ \  | |_) / _ \/ _` | / __| __/ _ \ '__| //
+//  | |___ ___) | |  _ <  __/ (_| | \__ \ ||  __/ |    //
+//   \____|____/  |_| \_\___|\__, |_|___/\__\___|_|    //
+//                           |___/                     //
+/////////////////////////////////////////////////////////
+
+// CSRs mnemonics
+// imported form IBEX, some regs may be still not implemented
+typedef enum logic[11:0] {
+  // Machine information
+  CSR_MVENDORID = 12'hF11,
+  CSR_MARCHID   = 12'hF12,
+  CSR_MIMPID    = 12'hF13,
+  CSR_MHARTID   = 12'hF14,
+
+  // Machine trap setup
+  CSR_MSTATUS   = 12'h300,
+  CSR_MISA      = 12'h301,
+  CSR_MIE       = 12'h304,
+  CSR_MTVEC     = 12'h305,
+  CSR_MIE1      = 12'h7D0,
+
+  // Machine trap handling
+  CSR_MSCRATCH  = 12'h340,
+  CSR_MEPC      = 12'h341,
+  CSR_MCAUSE    = 12'h342,
+  CSR_MTVAL     = 12'h343,
+  CSR_MIP       = 12'h344,
+  CSR_MCOUNTEREN= 12'h306,
+  CSR_MIP1      = 12'h7D2,
+
+  // User trap setup
+  CSR_USTATUS   = 12'h000,
+  CSR_UTVEC     = 12'h005,
+
+  // User trap handling
+  CSR_UEPC      = 12'h041,
+  CSR_UCAUSE    = 12'h042,
+
+  // Physical memory protection
+  CSR_PMPCFG0   = 12'h3A0,
+  CSR_PMPCFG1   = 12'h3A1,
+  CSR_PMPCFG2   = 12'h3A2,
+  CSR_PMPCFG3   = 12'h3A3,
+  CSR_PMPADDR0  = 12'h3B0,
+  CSR_PMPADDR1  = 12'h3B1,
+  CSR_PMPADDR2  = 12'h3B2,
+  CSR_PMPADDR3  = 12'h3B3,
+  CSR_PMPADDR4  = 12'h3B4,
+  CSR_PMPADDR5  = 12'h3B5,
+  CSR_PMPADDR6  = 12'h3B6,
+  CSR_PMPADDR7  = 12'h3B7,
+  CSR_PMPADDR8  = 12'h3B8,
+  CSR_PMPADDR9  = 12'h3B9,
+  CSR_PMPADDR10 = 12'h3BA,
+  CSR_PMPADDR11 = 12'h3BB,
+  CSR_PMPADDR12 = 12'h3BC,
+  CSR_PMPADDR13 = 12'h3BD,
+  CSR_PMPADDR14 = 12'h3BE,
+  CSR_PMPADDR15 = 12'h3BF,
+
+  // Trigger
+  CSR_TSELECT   = 12'h7A0,
+  CSR_TDATA1    = 12'h7A1,
+  CSR_TDATA2    = 12'h7A2,
+  CSR_TDATA3    = 12'h7A3,
+  CSR_MCONTEXT  = 12'h7A8,
+  CSR_SCONTEXT  = 12'h7AA,
+
+  // Debug/trace
+  CSR_DCSR      = 12'h7b0,
+  CSR_DPC       = 12'h7b1,
+
+  // Debug
+  CSR_DSCRATCH0 = 12'h7b2,
+  CSR_DSCRATCH1 = 12'h7b3,
+
+  // Floating Point
+  CSR_FFLAGS    = 12'h001,
+  CSR_FRM       = 12'h002,
+  CSR_FCSR      = 12'h003,
+
+  // Hardware Performance Monitor
+  CSR_MCYCLE        = 12'hb00,
+  CSR_MINSTRET      = 12'hb02,
+  CSR_MHPMCOUNTER3  = 12'hb03,
+  CSR_MHPMCOUNTER4  = 12'hb04,
+  CSR_MHPMCOUNTER5  = 12'hb05,
+  CSR_MHPMCOUNTER6  = 12'hb06,
+  CSR_MHPMCOUNTER7  = 12'hb07,
+  CSR_MHPMCOUNTER8  = 12'hb08,
+  CSR_MHPMCOUNTER9  = 12'hb09,
+  CSR_MHPMCOUNTER10 = 12'hb0a,
+  CSR_MHPMCOUNTER11 = 12'hb0b,
+  CSR_MHPMCOUNTER12 = 12'hb0c,
+  CSR_MHPMCOUNTER13 = 12'hb0d,
+  CSR_MHPMCOUNTER14 = 12'hb0e,
+  CSR_MHPMCOUNTER15 = 12'hb0f,
+  CSR_MHPMCOUNTER16 = 12'hb10,
+  CSR_MHPMCOUNTER17 = 12'hb11,
+  CSR_MHPMCOUNTER18 = 12'hb12,
+  CSR_MHPMCOUNTER19 = 12'hb13,
+  CSR_MHPMCOUNTER20 = 12'hb14,
+  CSR_MHPMCOUNTER21 = 12'hb15,
+  CSR_MHPMCOUNTER22 = 12'hb16,
+  CSR_MHPMCOUNTER23 = 12'hb17,
+  CSR_MHPMCOUNTER24 = 12'hb18,
+  CSR_MHPMCOUNTER25 = 12'hb19,
+  CSR_MHPMCOUNTER26 = 12'hb1a,
+  CSR_MHPMCOUNTER27 = 12'hb1b,
+  CSR_MHPMCOUNTER28 = 12'hb1c,
+  CSR_MHPMCOUNTER29 = 12'hb1d,
+  CSR_MHPMCOUNTER30 = 12'hb1e,
+  CSR_MHPMCOUNTER31 = 12'hb1f,
+
+  CSR_MCYCLEH        = 12'hb80,
+  CSR_MINSTRETH      = 12'hb82,
+  CSR_MHPMCOUNTER3H  = 12'hb83,
+  CSR_MHPMCOUNTER4H  = 12'hb84,
+  CSR_MHPMCOUNTER5H  = 12'hb85,
+  CSR_MHPMCOUNTER6H  = 12'hb86,
+  CSR_MHPMCOUNTER7H  = 12'hb87,
+  CSR_MHPMCOUNTER8H  = 12'hb88,
+  CSR_MHPMCOUNTER9H  = 12'hb89,
+  CSR_MHPMCOUNTER10H = 12'hb8a,
+  CSR_MHPMCOUNTER11H = 12'hb8b,
+  CSR_MHPMCOUNTER12H = 12'hb8c,
+  CSR_MHPMCOUNTER13H = 12'hb8d,
+  CSR_MHPMCOUNTER14H = 12'hb8e,
+  CSR_MHPMCOUNTER15H = 12'hb8f,
+  CSR_MHPMCOUNTER16H = 12'hb90,
+  CSR_MHPMCOUNTER17H = 12'hb91,
+  CSR_MHPMCOUNTER18H = 12'hb92,
+  CSR_MHPMCOUNTER19H = 12'hb93,
+  CSR_MHPMCOUNTER20H = 12'hb94,
+  CSR_MHPMCOUNTER21H = 12'hb95,
+  CSR_MHPMCOUNTER22H = 12'hb96,
+  CSR_MHPMCOUNTER23H = 12'hb97,
+  CSR_MHPMCOUNTER24H = 12'hb98,
+  CSR_MHPMCOUNTER25H = 12'hb99,
+  CSR_MHPMCOUNTER26H = 12'hb9a,
+  CSR_MHPMCOUNTER27H = 12'hb9b,
+  CSR_MHPMCOUNTER28H = 12'hb9c,
+  CSR_MHPMCOUNTER29H = 12'hb9d,
+  CSR_MHPMCOUNTER30H = 12'hb9e,
+  CSR_MHPMCOUNTER31H = 12'hb9f,
+
+  CSR_MCOUNTINHIBIT  = 12'h320,
+
+  CSR_MHPMEVENT3  = 12'h323,
+  CSR_MHPMEVENT4  = 12'h324,
+  CSR_MHPMEVENT5  = 12'h325,
+  CSR_MHPMEVENT6  = 12'h326,
+  CSR_MHPMEVENT7  = 12'h327,
+  CSR_MHPMEVENT8  = 12'h328,
+  CSR_MHPMEVENT9  = 12'h329,
+  CSR_MHPMEVENT10 = 12'h32a,
+  CSR_MHPMEVENT11 = 12'h32b,
+  CSR_MHPMEVENT12 = 12'h32c,
+  CSR_MHPMEVENT13 = 12'h32d,
+  CSR_MHPMEVENT14 = 12'h32e,
+  CSR_MHPMEVENT15 = 12'h32f,
+  CSR_MHPMEVENT16 = 12'h330,
+  CSR_MHPMEVENT17 = 12'h331,
+  CSR_MHPMEVENT18 = 12'h332,
+  CSR_MHPMEVENT19 = 12'h333,
+  CSR_MHPMEVENT20 = 12'h334,
+  CSR_MHPMEVENT21 = 12'h335,
+  CSR_MHPMEVENT22 = 12'h336,
+  CSR_MHPMEVENT23 = 12'h337,
+  CSR_MHPMEVENT24 = 12'h338,
+  CSR_MHPMEVENT25 = 12'h339,
+  CSR_MHPMEVENT26 = 12'h33a,
+  CSR_MHPMEVENT27 = 12'h33b,
+  CSR_MHPMEVENT28 = 12'h33c,
+  CSR_MHPMEVENT29 = 12'h33d,
+  CSR_MHPMEVENT30 = 12'h33e,
+  CSR_MHPMEVENT31 = 12'h33f
+
+} csr_num_e;
+
+// CSR operations
+parameter CSR_OP_READ  = 2'b00;
+parameter CSR_OP_WRITE = 2'b01;
+parameter CSR_OP_SET   = 2'b10;
+parameter CSR_OP_CLEAR = 2'b11;
+
+// CSR interrupt pending/enable bits
+parameter int unsigned CSR_MSIX_BIT      = 3;
+parameter int unsigned CSR_MTIX_BIT      = 7;
+parameter int unsigned CSR_MEIX_BIT      = 11;
+parameter int unsigned CSR_MFIX_BIT_LOW  = 16;
+parameter int unsigned CSR_MFIX_BIT_HIGH = 31;
+
+// SPR for debugger, not accessible by CPU
+parameter SP_DVR0       = 16'h3000;
+parameter SP_DCR0       = 16'h3008;
+parameter SP_DMR1       = 16'h3010;
+parameter SP_DMR2       = 16'h3011;
+
+parameter SP_DVR_MSB = 8'h00;
+parameter SP_DCR_MSB = 8'h01;
+parameter SP_DMR_MSB = 8'h02;
+parameter SP_DSR_MSB = 8'h04;
+
+// Privileged mode
+typedef enum logic[1:0] {
+  PRIV_LVL_M = 2'b11,
+  PRIV_LVL_H = 2'b10,
+  PRIV_LVL_S = 2'b01,
+  PRIV_LVL_U = 2'b00
+} PrivLvl_t;
+
+///////////////////////////////////////////////
+//   ___ ____    ____  _                     //
+//  |_ _|  _ \  / ___|| |_ __ _  __ _  ___   //
+//   | || | | | \___ \| __/ _` |/ _` |/ _ \  //
+//   | || |_| |  ___) | || (_| | (_| |  __/  //
+//  |___|____/  |____/ \__\__,_|\__, |\___|  //
+//                              |___/        //
+///////////////////////////////////////////////
+
+// forwarding operand mux
+parameter SEL_REGFILE      = 2'b00;
+parameter SEL_FW_EX        = 2'b01;
+parameter SEL_FW_WB        = 2'b10;
+
+// operand a selection
+parameter OP_A_REGA_OR_FWD = 3'b000;
+parameter OP_A_CURRPC      = 3'b001;
+parameter OP_A_IMM         = 3'b010;
+parameter OP_A_REGB_OR_FWD = 3'b011;
+parameter OP_A_REGC_OR_FWD = 3'b100;
+
+// immediate a selection
+parameter IMMA_Z      = 1'b0;
+parameter IMMA_ZERO   = 1'b1;
+
+// operand b selection
+parameter OP_B_REGB_OR_FWD = 3'b000;
+parameter OP_B_REGC_OR_FWD = 3'b001;
+parameter OP_B_IMM         = 3'b010;
+parameter OP_B_REGA_OR_FWD = 3'b011;
+parameter OP_B_BMASK       = 3'b100;
+
+// immediate b selection
+parameter IMMB_I      = 4'b0000;
+parameter IMMB_S      = 4'b0001;
+parameter IMMB_U      = 4'b0010;
+parameter IMMB_PCINCR = 4'b0011;
+parameter IMMB_S2     = 4'b0100;
+parameter IMMB_S3     = 4'b0101;
+parameter IMMB_VS     = 4'b0110;
+parameter IMMB_VU     = 4'b0111;
+parameter IMMB_SHUF   = 4'b1000;
+parameter IMMB_CLIP   = 4'b1001;
+parameter IMMB_BI     = 4'b1011;
+
+// bit mask selection
+parameter BMASK_A_ZERO = 1'b0;
+parameter BMASK_A_S3   = 1'b1;
+
+parameter BMASK_B_S2   = 2'b00;
+parameter BMASK_B_S3   = 2'b01;
+parameter BMASK_B_ZERO = 2'b10;
+parameter BMASK_B_ONE  = 2'b11;
+
+parameter BMASK_A_REG  = 1'b0;
+parameter BMASK_A_IMM  = 1'b1;
+parameter BMASK_B_REG  = 1'b0;
+parameter BMASK_B_IMM  = 1'b1;
+
+
+// multiplication immediates
+parameter MIMM_ZERO    = 1'b0;
+parameter MIMM_S3      = 1'b1;
+
+// operand c selection
+parameter OP_C_REGC_OR_FWD = 2'b00;
+parameter OP_C_REGB_OR_FWD = 2'b01;
+parameter OP_C_JT          = 2'b10;
+
+// branch types
+parameter BRANCH_NONE = 2'b00;
+parameter BRANCH_JAL  = 2'b01;
+parameter BRANCH_JALR = 2'b10;
+parameter BRANCH_COND = 2'b11; // conditional branches
+
+// jump target mux
+parameter JT_JAL  = 2'b01;
+parameter JT_JALR = 2'b10;
+parameter JT_COND = 2'b11;
+
+// Atomic operations
+parameter AMO_LR   = 5'b00010;
+parameter AMO_SC   = 5'b00011;
+parameter AMO_SWAP = 5'b00001;
+parameter AMO_ADD  = 5'b00000;
+parameter AMO_XOR  = 5'b00100;
+parameter AMO_AND  = 5'b01100;
+parameter AMO_OR   = 5'b01000;
+parameter AMO_MIN  = 5'b10000;
+parameter AMO_MAX  = 5'b10100;
+parameter AMO_MINU = 5'b11000;
+parameter AMO_MAXU = 5'b11100;
+
+///////////////////////////////////////////////
+//   ___ _____   ____  _                     //
+//  |_ _|  ___| / ___|| |_ __ _  __ _  ___   //
+//   | || |_    \___ \| __/ _` |/ _` |/ _ \  //
+//   | ||  _|    ___) | || (_| | (_| |  __/  //
+//  |___|_|     |____/ \__\__,_|\__, |\___|  //
+//                              |___/        //
+///////////////////////////////////////////////
+
+// PC mux selector defines
+parameter PC_BOOT          = 3'b000;
+parameter PC_JUMP          = 3'b010;
+parameter PC_BRANCH        = 3'b011;
+parameter PC_EXCEPTION     = 3'b100;
+parameter PC_FENCEI        = 3'b001;
+parameter PC_MRET          = 3'b101;
+parameter PC_URET          = 3'b110;
+parameter PC_DRET          = 3'b111;
+
+// Exception PC mux selector defines
+parameter EXC_PC_EXCEPTION = 3'b000;
+parameter EXC_PC_IRQ       = 3'b001;
+
+parameter EXC_PC_DBD       = 3'b010;
+
+// Exception Cause
+parameter EXC_CAUSE_INSTR_FAULT  = 6'h01;
+parameter EXC_CAUSE_ILLEGAL_INSN = 6'h02;
+parameter EXC_CAUSE_BREAKPOINT   = 6'h03;
+parameter EXC_CAUSE_LOAD_FAULT   = 6'h05;
+parameter EXC_CAUSE_STORE_FAULT  = 6'h07;
+parameter EXC_CAUSE_ECALL_UMODE  = 6'h08;
+parameter EXC_CAUSE_ECALL_MMODE  = 6'h0B;
+
+parameter int unsigned IRQ_ID_BITS = 6;
+parameter int unsigned IRQ_LINES_NUM = 51;  // number of physical irq lines to core
+// Interrupt lines struct
+typedef struct packed {
+  logic        irq_software;
+  logic        irq_timer;
+  logic        irq_external;
+  logic [15:0] irq_fast;
+} Interrupts_t;
+
+
+// Trap mux selector
+parameter TRAP_MACHINE      = 2'b00;
+parameter TRAP_USER         = 2'b01;
+
+// Debug Cause
+parameter DBG_CAUSE_NONE       = 3'h0;
+parameter DBG_CAUSE_EBREAK     = 3'h1;
+parameter DBG_CAUSE_TRIGGER    = 3'h2;
+parameter DBG_CAUSE_HALTREQ    = 3'h3;
+parameter DBG_CAUSE_STEP       = 3'h4;
+parameter DBG_CAUSE_RSTHALTREQ = 3'h5;
+
+// Debug module
+parameter DBG_SETS_W = 6;
+
+parameter DBG_SETS_IRQ    = 5;
+parameter DBG_SETS_ECALL  = 4;
+parameter DBG_SETS_EILL   = 3;
+parameter DBG_SETS_ELSU   = 2;
+parameter DBG_SETS_EBRK   = 1;
+parameter DBG_SETS_SSTE   = 0;
+
+parameter DBG_CAUSE_HALT   = 6'h1F;
+
+// Constants for the dcsr.xdebugver fields
+typedef enum logic[3:0] {
+   XDEBUGVER_NO     = 4'd0, // no external debug support
+   XDEBUGVER_STD    = 4'd4, // external debug according to RISC-V debug spec
+   XDEBUGVER_NONSTD = 4'd15 // debug not conforming to RISC-V debug spec
+} x_debug_ver_e;
+
+
+/////////////////////////////////////
+// THIS PART IS OBSOLETED BY FPNEW //
+/////////////////////////////////////
+// // private FPU
+// parameter C_CMD               = 4;
+// parameter C_FPU_ADD_CMD       = 4'h0;
+// parameter C_FPU_SUB_CMD       = 4'h1;
+// parameter C_FPU_MUL_CMD       = 4'h2;
+// parameter C_FPU_DIV_CMD       = 4'h3;
+// parameter C_FPU_I2F_CMD       = 4'h4;
+// parameter C_FPU_F2I_CMD       = 4'h5;
+// parameter C_FPU_SQRT_CMD      = 4'h6;
+// parameter C_FPU_NOP_CMD       = 4'h7;
+// parameter C_FPU_FMADD_CMD     = 4'h8;
+// parameter C_FPU_FMSUB_CMD     = 4'h9;
+// parameter C_FPU_FNMADD_CMD    = 4'hA;
+// parameter C_FPU_FNMSUB_CMD    = 4'hB;
+
+// Floating-point extensions configuration
+parameter bit C_RVF = 1'b1; // Is F extension enabled
+parameter bit C_RVD = 1'b0; // Is D extension enabled - NOT SUPPORTED CURRENTLY
+
+// Transprecision floating-point extensions configuration
+parameter bit C_XF16    = 1'b0; // Is half-precision float extension (Xf16) enabled
+parameter bit C_XF16ALT = 1'b0; // Is alternative half-precision float extension (Xf16alt) enabled
+parameter bit C_XF8     = 1'b0; // Is quarter-precision float extension (Xf8) enabled
+parameter bit C_XFVEC   = 1'b0; // Is vectorial float extension (Xfvec) enabled
+
+// FPnew configuration
+parameter C_FPNEW_OPBITS   = fpnew_pkg::OP_BITS;
+parameter C_FPNEW_FMTBITS  = fpnew_pkg::FP_FORMAT_BITS;
+parameter C_FPNEW_IFMTBITS = fpnew_pkg::INT_FORMAT_BITS;
+
+// Latency of FP operations: 0 = no pipe registers, 1 = 1 pipe register etc.
+parameter int unsigned C_LAT_FP64       = 'd0;
+parameter int unsigned C_LAT_FP32       = 'd0;
+parameter int unsigned C_LAT_FP16       = 'd0;
+parameter int unsigned C_LAT_FP16ALT    = 'd0;
+parameter int unsigned C_LAT_FP8        = 'd0;
+parameter int unsigned C_LAT_DIVSQRT    = 'd1; // divsqrt post-processing pipe
+parameter int unsigned C_LAT_CONV       = 'd0;
+parameter int unsigned C_LAT_NONCOMP    = 'd0;
+
+// General FPU-specific defines
+
+// Length of widest floating-point format = width of fp regfile
+parameter C_FLEN = C_RVD     ? 64 : // D ext.
+                   C_RVF     ? 32 : // F ext.
+                   C_XF16    ? 16 : // Xf16 ext.
+                   C_XF16ALT ? 16 : // Xf16alt ext.
+                   C_XF8     ? 8 :  // Xf8 ext.
+                   0;               // Unused in case of no FP
+
+parameter C_FFLAG             = 5;
+parameter C_RM                = 3;
+
+parameter C_PC                = 5;
+
+
+
+/////////////////////////////////////////////////////////
+//    ____ ____    ____                                //
+//   / ___/ ___|  |  _ \                               //
+//  | |   \___ \  | |_) |    MAPPING                   //
+//  | |___ ___) | |  _ <                               //
+//   \____|____/  |_| \_\                              //
+//                                                     //
+/////////////////////////////////////////////////////////
+
+//Hardware Loop
+parameter HWLoop0_START         = 12'h7C0; //NON standard read/write (Machine CSRs). Old address 12'h7B0;
+parameter HWLoop0_END           = 12'h7C1; //NON standard read/write (Machine CSRs). Old address 12'h7B1;
+parameter HWLoop0_COUNTER       = 12'h7C2; //NON standard read/write (Machine CSRs). Old address 12'h7B2;
+parameter HWLoop1_START         = 12'h7C4; //NON standard read/write (Machine CSRs). Old address 12'h7B4;
+parameter HWLoop1_END           = 12'h7C5; //NON standard read/write (Machine CSRs). Old address 12'h7B5;
+parameter HWLoop1_COUNTER       = 12'h7C6; //NON standard read/write (Machine CSRs). Old address 12'h7B6;
+
+//Custom Hart and Priveledge
+parameter UHARTID     = 12'h014; //NON standard read/write (Machine CSRs) - User Hart ID
+parameter PRIVLV      = 12'hC10; //NON standard read/write (Machine CSRs) - Privilege Level
+//Custom Floating Point
+parameter FPREC       = 12'h006; //NON standard read/write (Machine CSRs) - Floating Point
+
+//PMP Range
+parameter CSR_PMPADDR_RANGE_X = CSR_PMPADDR0 | 12'b0000_0000_xxxx;
+parameter CSR_PMPCFG_RANGE_X  = CSR_PMPCFG0  | 12'b0000_0000_00xx;
+
+endpackage
diff --git a/hw/deps/riscv/include/riscv_tracer_defines.sv b/hw/deps/riscv/include/riscv_tracer_defines.sv
new file mode 100644
index 0000000..aac4b83
--- /dev/null
+++ b/hw/deps/riscv/include/riscv_tracer_defines.sv
@@ -0,0 +1,203 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+
+package riscv_tracer_defines;
+import riscv_defines::*;
+
+// settings
+parameter bit SymbolicRegs = 0; // show abi names for registers
+
+// instruction masks (for tracer)
+// parameter INSTR_CUSTOM0   = { 25'b?, OPCODE_CUST0 };
+// parameter INSTR_CUSTOM1   = { 25'b?, OPCODE_CUST1 };
+parameter INSTR_LUI       = { 25'b?, OPCODE_LUI };
+parameter INSTR_AUIPC     = { 25'b?, OPCODE_AUIPC };
+parameter INSTR_JAL       = { 25'b?, OPCODE_JAL };
+parameter INSTR_JALR      = { 17'b?, 3'b000, 5'b?, OPCODE_JALR };
+// BRANCH
+parameter INSTR_BEQ      =  { 17'b?, 3'b000, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BNE      =  { 17'b?, 3'b001, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BLT      =  { 17'b?, 3'b100, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BGE      =  { 17'b?, 3'b101, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BLTU     =  { 17'b?, 3'b110, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BGEU     =  { 17'b?, 3'b111, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BEQIMM   =  { 17'b?, 3'b010, 5'b?, OPCODE_BRANCH };
+parameter INSTR_BNEIMM   =  { 17'b?, 3'b011, 5'b?, OPCODE_BRANCH };
+// OPIMM
+parameter INSTR_ADDI     =  { 17'b?, 3'b000, 5'b?, OPCODE_OPIMM };
+parameter INSTR_SLTI     =  { 17'b?, 3'b010, 5'b?, OPCODE_OPIMM };
+parameter INSTR_SLTIU    =  { 17'b?, 3'b011, 5'b?, OPCODE_OPIMM };
+parameter INSTR_XORI     =  { 17'b?, 3'b100, 5'b?, OPCODE_OPIMM };
+parameter INSTR_ORI      =  { 17'b?, 3'b110, 5'b?, OPCODE_OPIMM };
+parameter INSTR_ANDI     =  { 17'b?, 3'b111, 5'b?, OPCODE_OPIMM };
+parameter INSTR_SLLI     =  { 7'b0000000, 10'b?, 3'b001, 5'b?, OPCODE_OPIMM };
+parameter INSTR_SRLI     =  { 7'b0000000, 10'b?, 3'b101, 5'b?, OPCODE_OPIMM };
+parameter INSTR_SRAI     =  { 7'b0100000, 10'b?, 3'b101, 5'b?, OPCODE_OPIMM };
+// OP
+parameter INSTR_ADD      =  { 7'b0000000, 10'b?, 3'b000, 5'b?, OPCODE_OP };
+parameter INSTR_SUB      =  { 7'b0100000, 10'b?, 3'b000, 5'b?, OPCODE_OP };
+parameter INSTR_SLL      =  { 7'b0000000, 10'b?, 3'b001, 5'b?, OPCODE_OP };
+parameter INSTR_SLT      =  { 7'b0000000, 10'b?, 3'b010, 5'b?, OPCODE_OP };
+parameter INSTR_SLTU     =  { 7'b0000000, 10'b?, 3'b011, 5'b?, OPCODE_OP };
+parameter INSTR_XOR      =  { 7'b0000000, 10'b?, 3'b100, 5'b?, OPCODE_OP };
+parameter INSTR_SRL      =  { 7'b0000000, 10'b?, 3'b101, 5'b?, OPCODE_OP };
+parameter INSTR_SRA      =  { 7'b0100000, 10'b?, 3'b101, 5'b?, OPCODE_OP };
+parameter INSTR_OR       =  { 7'b0000000, 10'b?, 3'b110, 5'b?, OPCODE_OP };
+parameter INSTR_AND      =  { 7'b0000000, 10'b?, 3'b111, 5'b?, OPCODE_OP };
+
+
+parameter INSTR_FF1      =  { 7'b0001000, 5'b0, 5'b?, 3'b000, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_FL1      =  { 7'b0001000, 5'b0, 5'b?, 3'b001, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_CLB      =  { 7'b0001000, 5'b0, 5'b?, 3'b010, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_CNT      =  { 7'b0001000, 5'b0, 5'b?, 3'b011, 5'b?, OPCODE_OP }; // pulp specific
+
+parameter INSTR_EXTHS    =  { 7'b0001000, 10'b?, 3'b100, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_EXTHZ    =  { 7'b0001000, 10'b?, 3'b101, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_EXTBS    =  { 7'b0001000, 10'b?, 3'b110, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_EXTBZ    =  { 7'b0001000, 10'b?, 3'b111, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PAVG     =  { 7'b0000010, 10'b?, 3'b000, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PAVGU    =  { 7'b0000010, 10'b?, 3'b001, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PADDN    =  { 2'b00,      15'b?, 3'b010, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDUN   =  { 2'b10,      15'b?, 3'b010, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDRN   =  { 2'b00,      15'b?, 3'b110, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDURN  =  { 2'b10,      15'b?, 3'b110, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBN    =  { 2'b00,      15'b?, 3'b011, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBUN   =  { 2'b10,      15'b?, 3'b011, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBRN   =  { 2'b00,      15'b?, 3'b111, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBURN  =  { 2'b10,      15'b?, 3'b111, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDNR   =  { 2'b01,      15'b?, 3'b010, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDUNR  =  { 2'b11,      15'b?, 3'b010, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDRNR  =  { 2'b01,      15'b?, 3'b110, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PADDURNR =  { 2'b11,      15'b?, 3'b110, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBNR   =  { 2'b01,      15'b?, 3'b011, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBUNR  =  { 2'b11,      15'b?, 3'b011, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBRNR  =  { 2'b01,      15'b?, 3'b111, 5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PSUBURNR =  { 2'b11,      15'b?, 3'b111, 5'b?, OPCODE_PULP_OP }; // pulp specific
+
+parameter INSTR_PABS     =  { 7'b0001010, 10'b?, 3'b000, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PCLIP    =  { 7'b0001010, 10'b?, 3'b001, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PCLIPU   =  { 7'b0001010, 10'b?, 3'b010, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PCLIPR   =  { 7'b0001010, 10'b?, 3'b101, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PCLIPUR  =  { 7'b0001010, 10'b?, 3'b110, 5'b?, OPCODE_OP }; // pulp specific
+
+parameter INSTR_PSLET    =  { 7'b0000010, 10'b?, 3'b010, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PSLETU   =  { 7'b0000010, 10'b?, 3'b011, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PMIN     =  { 7'b0000010, 10'b?, 3'b100, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PMINU    =  { 7'b0000010, 10'b?, 3'b101, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PMAX     =  { 7'b0000010, 10'b?, 3'b110, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PMAXU    =  { 7'b0000010, 10'b?, 3'b111, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_ROR      =  { 7'b0000100, 10'b?, 3'b101, 5'b?, OPCODE_OP }; // pulp specific
+
+parameter INSTR_PBEXT    =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b000, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBEXTU   =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b001, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBINS    =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBCLR    =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b011, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBSET    =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b100, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBREV    =  { 2'b11, 5'b?, 5'b?, 5'b?, 3'b101, 5'b?, OPCODE_OP }; // pulp specific
+
+
+parameter INSTR_PBEXTR   =  { 2'b10, 5'b?, 5'b?, 5'b?, 3'b000, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBEXTUR  =  { 2'b10, 5'b?, 5'b?, 5'b?, 3'b001, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBINSR   =  { 2'b10, 5'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBCLRR   =  { 2'b10, 5'b?, 5'b?, 5'b?, 3'b011, 5'b?, OPCODE_OP }; // pulp specific
+parameter INSTR_PBSETR   =  { 2'b10, 5'b?, 5'b?, 5'b?, 3'b100, 5'b?, OPCODE_OP }; // pulp specific
+
+// FENCE
+parameter INSTR_FENCE    =  { 4'b0, 8'b?, 13'b0, OPCODE_FENCE };
+parameter INSTR_FENCEI   =  { 17'b0, 3'b001, 5'b0, OPCODE_FENCE };
+// SYSTEM
+parameter INSTR_CSRRW    =  { 17'b?, 3'b001, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_CSRRS    =  { 17'b?, 3'b010, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_CSRRC    =  { 17'b?, 3'b011, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_CSRRWI   =  { 17'b?, 3'b101, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_CSRRSI   =  { 17'b?, 3'b110, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_CSRRCI   =  { 17'b?, 3'b111, 5'b?, OPCODE_SYSTEM };
+parameter INSTR_ECALL    =  { 12'b000000000000, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_EBREAK   =  { 12'b000000000001, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_URET     =  { 12'b000000000010, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_SRET     =  { 12'b000100000010, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_MRET     =  { 12'b001100000010, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_DRET     =  { 12'b011110110010, 13'b0, OPCODE_SYSTEM };
+parameter INSTR_WFI      =  { 12'b000100000101, 13'b0, OPCODE_SYSTEM };
+
+// RV32M
+parameter INSTR_DIV      =  { 7'b0000001, 10'b?, 3'b100, 5'b?, OPCODE_OP };
+parameter INSTR_DIVU     =  { 7'b0000001, 10'b?, 3'b101, 5'b?, OPCODE_OP };
+parameter INSTR_REM      =  { 7'b0000001, 10'b?, 3'b110, 5'b?, OPCODE_OP };
+parameter INSTR_REMU     =  { 7'b0000001, 10'b?, 3'b111, 5'b?, OPCODE_OP };
+parameter INSTR_PMUL     =  { 7'b0000001, 10'b?, 3'b000, 5'b?, OPCODE_OP };
+parameter INSTR_PMUH     =  { 7'b0000001, 10'b?, 3'b001, 5'b?, OPCODE_OP };
+parameter INSTR_PMULHSU  =  { 7'b0000001, 10'b?, 3'b010, 5'b?, OPCODE_OP };
+parameter INSTR_PMULHU   =  { 7'b0000001, 10'b?, 3'b011, 5'b?, OPCODE_OP };
+parameter INSTR_PMAC     =  { 7'b0100001, 10'b?, 3'b000, 5'b?, OPCODE_OP };
+parameter INSTR_PMSU     =  { 7'b0100001, 10'b?, 3'b001, 5'b?, OPCODE_OP };
+
+//PULP MUL
+parameter INSTR_PMULS     =  { 2'b10, 5'b? ,10'b?, 3'b000,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULHLSN  =  { 2'b11, 5'b?, 10'b?, 3'b000,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULRS    =  { 2'b10, 5'b? ,10'b?, 3'b100,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULRHLSN =  { 2'b11, 5'b?, 10'b?, 3'b100,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULU     =  { 2'b00, 5'b? ,10'b?, 3'b000,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULUHLU  =  { 2'b01, 5'b? ,10'b?, 3'b000,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULRU    =  { 2'b00, 5'b? ,10'b?, 3'b100,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMULRUHLU =  { 2'b01, 5'b? ,10'b?, 3'b100,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACS     =  { 2'b10, 5'b? ,10'b?, 3'b001,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACHLSN  =  { 2'b11, 5'b?, 10'b?, 3'b001,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACRS    =  { 2'b10, 5'b? ,10'b?, 3'b101,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACRHLSN =  { 2'b11, 5'b?, 10'b?, 3'b101,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACU     =  { 2'b00, 5'b? ,10'b?, 3'b001,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACUHLU  =  { 2'b01, 5'b? ,10'b?, 3'b001,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACRU    =  { 2'b00, 5'b? ,10'b?, 3'b101,  5'b?, OPCODE_PULP_OP }; // pulp specific
+parameter INSTR_PMACRUHLU =  { 2'b01, 5'b? ,10'b?, 3'b101,  5'b?, OPCODE_PULP_OP }; // pulp specific
+
+// RV32F
+parameter INSTR_FMADD    =  { 5'b?,     2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FMADD  };
+parameter INSTR_FMSUB    =  { 5'b?,     2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FMSUB  };
+parameter INSTR_FNMSUB   =  { 5'b?,     2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FNMSUB };
+parameter INSTR_FNMADD   =  { 5'b?,     2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FNMADD };
+
+parameter INSTR_FADD     =  { 5'b00000, 2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FP };
+parameter INSTR_FSUB     =  { 5'b00001, 2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FP };
+parameter INSTR_FMUL     =  { 5'b00010, 2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FP };
+parameter INSTR_FDIV     =  { 5'b00011, 2'b00, 10'b?,      3'b?,   5'b?, OPCODE_OP_FP };
+parameter INSTR_FSQRT    =  { 5'b01011, 2'b00, 5'b0, 5'b?, 3'b?,   5'b?, OPCODE_OP_FP };
+parameter INSTR_FSGNJS   =  { 5'b00100, 2'b00, 10'b?,      3'b000, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FSGNJNS  =  { 5'b00100, 2'b00, 10'b?,      3'b001, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FSGNJXS  =  { 5'b00100, 2'b00, 10'b?,      3'b010, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FMIN     =  { 5'b00101, 2'b00, 10'b?,      3'b000, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FMAX     =  { 5'b00101, 2'b00, 10'b?,      3'b001, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FCVTWS   =  { 5'b11000, 2'b00, 5'b0, 5'b?, 3'b?, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FCVTWUS  =  { 5'b11000, 2'b00, 5'b1, 5'b?, 3'b?, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FMVXS    =  { 5'b11100, 2'b00, 5'b0, 5'b?, 3'b000, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FEQS     =  { 5'b10100, 2'b00, 10'b?,      3'b010, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FLTS     =  { 5'b10100, 2'b00, 10'b?,      3'b001, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FLES     =  { 5'b10100, 2'b00, 10'b?,      3'b000, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FCLASS   =  { 5'b11100, 2'b00, 5'b0, 5'b?, 3'b001, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FCVTSW   =  { 5'b11010, 2'b00, 5'b0, 5'b?, 3'b?, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FCVTSWU  =  { 5'b11010, 2'b00, 5'b1, 5'b?, 3'b?, 5'b?, OPCODE_OP_FP };
+parameter INSTR_FMVSX    =  { 5'b11110, 2'b00, 5'b0, 5'b?, 3'b000, 5'b?, OPCODE_OP_FP };
+
+// RV32A
+parameter INSTR_LR       =  { AMO_LR  , 2'b?, 5'b0, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_SC       =  { AMO_SC  , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOSWAP  =  { AMO_SWAP, 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOADD   =  { AMO_ADD , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOXOR   =  { AMO_XOR , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOAND   =  { AMO_AND , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOOR    =  { AMO_OR  , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOMIN   =  { AMO_MIN , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOMAX   =  { AMO_MAX , 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOMINU  =  { AMO_MINU, 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+parameter INSTR_AMOMAXU  =  { AMO_MAXU, 2'b?, 5'b?, 5'b?, 3'b010, 5'b?, OPCODE_AMO };
+
+// to be used in tracer!
+
+endpackage
diff --git a/hw/deps/riscv/riscv_L0_buffer.sv b/hw/deps/riscv/riscv_L0_buffer.sv
new file mode 100644
index 0000000..4a2903a
--- /dev/null
+++ b/hw/deps/riscv/riscv_L0_buffer.sv
@@ -0,0 +1,282 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module riscv_L0_buffer
+#(
+  parameter                                   RDATA_IN_WIDTH = 128
+)
+(
+  input  logic                                clk,
+  input  logic                                rst_n,
+
+  input  logic                                prefetch_i,
+  input  logic [31:0]                         prefetch_addr_i,
+
+  input  logic                                branch_i,
+  input  logic [31:0]                         branch_addr_i,
+
+  input  logic                                hwlp_i,
+  input  logic [31:0]                         hwlp_addr_i,
+
+
+  output logic                                fetch_gnt_o,
+  output logic                                fetch_valid_o,
+
+  output logic                                valid_o,
+  output logic [RDATA_IN_WIDTH/32-1:0][31:0]  rdata_o,
+  output logic [31:0]                         addr_o,
+
+  // goes to instruction memory / instruction cache
+  output logic                                instr_req_o,
+  output logic [31:0]                         instr_addr_o,
+  input  logic                                instr_gnt_i,
+  input  logic                                instr_rvalid_i,
+  input  logic [RDATA_IN_WIDTH/32-1:0][31:0]  instr_rdata_i,
+
+  output logic                                busy_o
+);
+
+  enum logic [2:0] { EMPTY, VALID_L0, WAIT_GNT, WAIT_RVALID, ABORTED_BRANCH, WAIT_HWLOOP } CS, NS;
+
+  logic [3:0][31:0]   L0_buffer;
+  logic      [31:0]   addr_q, instr_addr_int;
+  logic               valid;
+  // logic               fetch_gnt_int, send_rvalid_int;
+  // logic               fetch_valid_int;
+
+  //////////////////////////////////////////////////////////////////////////////
+  // FSM
+  //////////////////////////////////////////////////////////////////////////////
+
+  always_comb
+  begin
+    NS             = CS;
+    valid          = 1'b0;
+    instr_req_o    = 1'b0;
+    instr_addr_int = '0;
+    fetch_valid_o  = 1'b0;
+    //fetch_gnt_int  = 1'b0;
+    //send_rvalid_int = 1'b0;
+
+    case(CS)
+
+      // wait for the first branch request before fetching any instructions
+      EMPTY:
+      begin
+        if (branch_i)
+          instr_addr_int = branch_addr_i;
+        else if (hwlp_i)
+          instr_addr_int = hwlp_addr_i;
+        else
+          instr_addr_int = prefetch_addr_i;
+
+        if (branch_i | hwlp_i | prefetch_i) // make the request to icache
+        begin
+          instr_req_o    = 1'b1;
+
+          if (instr_gnt_i)
+            NS = WAIT_RVALID;
+          else
+            NS = WAIT_GNT;
+        end
+      end //~EMPTY
+
+      WAIT_GNT:
+      begin
+        if (branch_i)
+          instr_addr_int = branch_addr_i;
+        else if (hwlp_i)
+          instr_addr_int = hwlp_addr_i;
+        else
+          instr_addr_int = addr_q;
+
+        if (branch_i)
+        begin
+          instr_req_o    = 1'b1;
+
+          if (instr_gnt_i)
+            NS = WAIT_RVALID;
+          else
+            NS = WAIT_GNT;
+        end
+        else
+        begin
+          instr_req_o    = 1'b1;
+
+          if (instr_gnt_i)
+            NS = WAIT_RVALID;
+          else
+            NS = WAIT_GNT;
+        end
+      end //~WAIT_GNT
+
+
+      WAIT_RVALID:
+      begin
+        valid   = instr_rvalid_i;
+
+        if (branch_i)
+          instr_addr_int = branch_addr_i;
+        else if (hwlp_i)
+          instr_addr_int = hwlp_addr_i;
+        else
+          instr_addr_int = prefetch_addr_i;
+
+        if (branch_i)
+        begin
+          if (instr_rvalid_i)
+          begin
+            fetch_valid_o  = 1'b1;
+            instr_req_o    = 1'b1;
+
+            if (instr_gnt_i)
+              NS = WAIT_RVALID;
+            else
+              NS = WAIT_GNT;
+          end else begin
+            NS = ABORTED_BRANCH; // TODO: THIS STATE IS IDENTICAL WITH THIS ONE
+          end
+
+        end
+        else
+        begin
+
+          if (instr_rvalid_i)
+          begin
+            fetch_valid_o = 1'b1;
+
+            if (prefetch_i | hwlp_i) // we are receiving the last packet, then prefetch the next one
+            begin
+              instr_req_o    = 1'b1;
+
+              if (instr_gnt_i)
+                NS = WAIT_RVALID;
+              else
+                NS = WAIT_GNT;
+            end
+            else // not the last chunk
+            begin
+              NS = VALID_L0;
+            end
+          end
+        end
+      end //~WAIT_RVALID
+
+      VALID_L0:
+      begin
+        valid         = 1'b1;
+        //fetch_valid_o = fetch_valid_int;
+
+        if (branch_i)
+          instr_addr_int = branch_addr_i;
+        else if (hwlp_i)
+          instr_addr_int = hwlp_addr_i;
+        else
+          instr_addr_int = prefetch_addr_i;
+
+        if (branch_i | hwlp_i | prefetch_i)
+        begin
+
+            //if(instr_addr_int[31:4] != addr_q[31:4])
+            //begin
+                  instr_req_o    = 1'b1;
+
+                  if (instr_gnt_i)
+                    NS = WAIT_RVALID;
+                  else
+                    NS = WAIT_GNT;
+            //end
+            // else
+            // begin
+            //     // Cache line is already in the L0 BUFFER, NO NEED TO prefetch
+            //     instr_req_o      = 1'b0;
+            //     fetch_gnt_int    = 1'b1; // Grant the Loop or the prefetcher
+            //     send_rvalid_int  = 1'b1; // data is ready!
+            //     NS = VALID_L0;
+            // end
+
+        end
+      end //~VALID_L0
+
+      ABORTED_BRANCH:
+      begin
+
+        // prepare address even if we don't need it
+        // this removes the dependency for instr_addr_o on instr_rvalid_i
+        if (branch_i)
+          instr_addr_int = branch_addr_i;
+        else
+          instr_addr_int = addr_q;
+
+        if (instr_rvalid_i)
+        begin
+          instr_req_o    = 1'b1;
+
+          if (instr_gnt_i)
+            NS = WAIT_RVALID;
+          else
+            NS = WAIT_GNT;
+        end
+      end //~ABORTED_BRANCH
+
+      default:
+      begin
+         NS = EMPTY;
+      end
+    endcase //~CS
+  end
+
+
+  //////////////////////////////////////////////////////////////////////////////
+  // registers
+  //////////////////////////////////////////////////////////////////////////////
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (~rst_n)
+    begin
+      CS              <= EMPTY;
+      L0_buffer       <= '0;
+      addr_q          <= '0;
+      //fetch_valid_int <= '0;
+    end
+    else
+    begin
+      CS             <= NS;
+
+      //fetch_valid_int <= send_rvalid_int;
+
+      if (instr_rvalid_i)
+      begin
+        L0_buffer <= instr_rdata_i;
+      end
+
+      if (branch_i | hwlp_i | prefetch_i)
+        addr_q <= instr_addr_int;
+    end
+  end
+
+
+  //////////////////////////////////////////////////////////////////////////////
+  // output ports
+  //////////////////////////////////////////////////////////////////////////////
+
+  assign instr_addr_o = { instr_addr_int[31:4], 4'b0000 };
+
+  assign rdata_o = (instr_rvalid_i) ? instr_rdata_i : L0_buffer;
+  assign addr_o  = addr_q;
+
+  assign valid_o = valid & (~branch_i);
+
+  assign busy_o = (CS != EMPTY) && (CS != VALID_L0) || instr_req_o;
+
+  assign fetch_gnt_o   = instr_gnt_i /*| fetch_gnt_int*/;
+
+endmodule
\ No newline at end of file
diff --git a/hw/deps/riscv/riscv_alu.sv b/hw/deps/riscv/riscv_alu.sv
new file mode 100644
index 0000000..3ddbdc8
--- /dev/null
+++ b/hw/deps/riscv/riscv_alu.sv
@@ -0,0 +1,1155 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Matthias Baer - baermatt@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    ALU                                                        //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Arithmetic logic unit of the pipelined processor           //
+//                 supports FP-comparisons, classifications if FPU is defined //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+
+module riscv_alu
+#(
+  parameter SHARED_INT_DIV = 0,
+  parameter FPU            = 0
+)(
+  input  logic                     clk,
+  input  logic                     rst_n,
+  input  logic                     enable_i,
+  input  logic [ALU_OP_WIDTH-1:0]  operator_i,
+  input  logic [31:0]              operand_a_i,
+  input  logic [31:0]              operand_b_i,
+  input  logic [31:0]              operand_c_i,
+
+  input  logic [ 1:0]              vector_mode_i,
+  input  logic [ 4:0]              bmask_a_i,
+  input  logic [ 4:0]              bmask_b_i,
+  input  logic [ 1:0]              imm_vec_ext_i,
+
+  input  logic                     is_clpx_i,
+  input  logic                     is_subrot_i,
+  input  logic [ 1:0]              clpx_shift_i,
+
+  output logic [31:0]              result_o,
+  output logic                     comparison_result_o,
+
+  output logic                     ready_o,
+  input  logic                     ex_ready_i
+);
+
+
+  logic [31:0] operand_a_rev;
+  logic [31:0] operand_a_neg;
+  logic [31:0] operand_a_neg_rev;
+
+  assign operand_a_neg = ~operand_a_i;
+
+  // bit reverse operand_a for left shifts and bit counting
+  generate
+    genvar k;
+    for(k = 0; k < 32; k++)
+    begin
+      assign operand_a_rev[k] = operand_a_i[31-k];
+    end
+  endgenerate
+
+  // bit reverse operand_a_neg for left shifts and bit counting
+  generate
+    genvar m;
+    for(m = 0; m < 32; m++)
+    begin
+      assign operand_a_neg_rev[m] = operand_a_neg[31-m];
+    end
+  endgenerate
+
+  logic [31:0] operand_b_neg;
+
+  assign operand_b_neg = ~operand_b_i;
+
+
+  logic [5:0]  div_shift;
+  logic        div_valid;
+  logic [31:0] bmask;
+
+  //////////////////////////////////////////////////////////////////////////////////////////
+  //   ____            _   _ _   _                      _      _       _     _            //
+  //  |  _ \ __ _ _ __| |_(_) |_(_) ___  _ __   ___  __| |    / \   __| | __| | ___ _ __  //
+  //  | |_) / _` | '__| __| | __| |/ _ \| '_ \ / _ \/ _` |   / _ \ / _` |/ _` |/ _ \ '__| //
+  //  |  __/ (_| | |  | |_| | |_| | (_) | | | |  __/ (_| |  / ___ \ (_| | (_| |  __/ |    //
+  //  |_|   \__,_|_|   \__|_|\__|_|\___/|_| |_|\___|\__,_| /_/   \_\__,_|\__,_|\___|_|    //
+  //                                                                                      //
+  //////////////////////////////////////////////////////////////////////////////////////////
+
+  logic        adder_op_b_negate;
+  logic [31:0] adder_op_a, adder_op_b;
+  logic [35:0] adder_in_a, adder_in_b;
+  logic [31:0] adder_result;
+  logic [36:0] adder_result_expanded;
+
+
+  assign adder_op_b_negate = (operator_i == ALU_SUB) || (operator_i == ALU_SUBR) ||
+                             (operator_i == ALU_SUBU) || (operator_i == ALU_SUBUR) || is_subrot_i;
+
+  // prepare operand a
+  assign adder_op_a = (operator_i == ALU_ABS) ? operand_a_neg : ( is_subrot_i ? {operand_b_i[15:0], operand_a_i[31:16]} : operand_a_i );
+
+  // prepare operand b
+  assign adder_op_b = adder_op_b_negate ? ( is_subrot_i ? ~{operand_a_i[15:0], operand_b_i[31:16]} : operand_b_neg ) : operand_b_i;
+
+  // prepare carry
+  always_comb
+  begin
+    adder_in_a[    0] = 1'b1;
+    adder_in_a[ 8: 1] = adder_op_a[ 7: 0];
+    adder_in_a[    9] = 1'b1;
+    adder_in_a[17:10] = adder_op_a[15: 8];
+    adder_in_a[   18] = 1'b1;
+    adder_in_a[26:19] = adder_op_a[23:16];
+    adder_in_a[   27] = 1'b1;
+    adder_in_a[35:28] = adder_op_a[31:24];
+
+    adder_in_b[    0] = 1'b0;
+    adder_in_b[ 8: 1] = adder_op_b[ 7: 0];
+    adder_in_b[    9] = 1'b0;
+    adder_in_b[17:10] = adder_op_b[15: 8];
+    adder_in_b[   18] = 1'b0;
+    adder_in_b[26:19] = adder_op_b[23:16];
+    adder_in_b[   27] = 1'b0;
+    adder_in_b[35:28] = adder_op_b[31:24];
+
+    if (adder_op_b_negate || (operator_i == ALU_ABS || operator_i == ALU_CLIP)) begin
+      // special case for subtractions and absolute number calculations
+      adder_in_b[0] = 1'b1;
+
+      case (vector_mode_i)
+        VEC_MODE16: begin
+          adder_in_b[18] = 1'b1;
+        end
+
+        VEC_MODE8: begin
+          adder_in_b[ 9] = 1'b1;
+          adder_in_b[18] = 1'b1;
+          adder_in_b[27] = 1'b1;
+        end
+      endcase
+
+    end else begin
+      // take care of partitioning the adder for the addition case
+      case (vector_mode_i)
+        VEC_MODE16: begin
+          adder_in_a[18] = 1'b0;
+        end
+
+        VEC_MODE8: begin
+          adder_in_a[ 9] = 1'b0;
+          adder_in_a[18] = 1'b0;
+          adder_in_a[27] = 1'b0;
+        end
+      endcase
+    end
+  end
+
+  // actual adder
+  assign adder_result_expanded = $signed(adder_in_a) + $signed(adder_in_b);
+  assign adder_result = {adder_result_expanded[35:28],
+                         adder_result_expanded[26:19],
+                         adder_result_expanded[17:10],
+                         adder_result_expanded[8:1]};
+
+
+  // normalization stage
+  logic [31:0] adder_round_value;
+  logic [31:0] adder_round_result;
+
+  assign adder_round_value  = ((operator_i == ALU_ADDR) || (operator_i == ALU_SUBR) ||
+                               (operator_i == ALU_ADDUR) || (operator_i == ALU_SUBUR)) ?
+                                {1'b0, bmask[31:1]} : '0;
+  assign adder_round_result = adder_result + adder_round_value;
+
+
+  ////////////////////////////////////////
+  //  ____  _   _ ___ _____ _____       //
+  // / ___|| | | |_ _|  ___|_   _|      //
+  // \___ \| |_| || || |_    | |        //
+  //  ___) |  _  || ||  _|   | |        //
+  // |____/|_| |_|___|_|     |_|        //
+  //                                    //
+  ////////////////////////////////////////
+
+  logic        shift_left;         // should we shift left
+  logic        shift_use_round;
+  logic        shift_arithmetic;
+
+  logic [31:0] shift_amt_left;     // amount of shift, if to the left
+  logic [31:0] shift_amt;          // amount of shift, to the right
+  logic [31:0] shift_amt_int;      // amount of shift, used for the actual shifters
+  logic [31:0] shift_amt_norm;     // amount of shift, used for normalization
+  logic [31:0] shift_op_a;         // input of the shifter
+  logic [31:0] shift_result;
+  logic [31:0] shift_right_result;
+  logic [31:0] shift_left_result;
+  logic [15:0] clpx_shift_ex;
+
+  // shifter is also used for preparing operand for division
+  assign shift_amt = div_valid ? div_shift : operand_b_i;
+
+  // by reversing the bits of the input, we also have to reverse the order of shift amounts
+  always_comb
+  begin
+    case(vector_mode_i)
+      VEC_MODE16:
+      begin
+        shift_amt_left[15: 0] = shift_amt[31:16];
+        shift_amt_left[31:16] = shift_amt[15: 0];
+      end
+
+      VEC_MODE8:
+      begin
+        shift_amt_left[ 7: 0] = shift_amt[31:24];
+        shift_amt_left[15: 8] = shift_amt[23:16];
+        shift_amt_left[23:16] = shift_amt[15: 8];
+        shift_amt_left[31:24] = shift_amt[ 7: 0];
+      end
+
+      default: // VEC_MODE32
+      begin
+        shift_amt_left[31: 0] = shift_amt[31: 0];
+      end
+    endcase
+  end
+
+  // ALU_FL1 and ALU_CBL are used for the bit counting ops later
+  assign shift_left = (operator_i == ALU_SLL) || (operator_i == ALU_BINS) ||
+                      (operator_i == ALU_FL1) || (operator_i == ALU_CLB)  ||
+                      (operator_i == ALU_DIV) || (operator_i == ALU_DIVU) ||
+                      (operator_i == ALU_REM) || (operator_i == ALU_REMU) ||
+                      (operator_i == ALU_BREV);
+
+  assign shift_use_round = (operator_i == ALU_ADD)   || (operator_i == ALU_SUB)   ||
+                           (operator_i == ALU_ADDR)  || (operator_i == ALU_SUBR)  ||
+                           (operator_i == ALU_ADDU)  || (operator_i == ALU_SUBU)  ||
+                           (operator_i == ALU_ADDUR) || (operator_i == ALU_SUBUR);
+
+  assign shift_arithmetic = (operator_i == ALU_SRA)  || (operator_i == ALU_BEXT) ||
+                            (operator_i == ALU_ADD)  || (operator_i == ALU_SUB)  ||
+                            (operator_i == ALU_ADDR) || (operator_i == ALU_SUBR);
+
+  // choose the bit reversed or the normal input for shift operand a
+  assign shift_op_a    = shift_left ? operand_a_rev :
+                          (shift_use_round ? adder_round_result : operand_a_i);
+  assign shift_amt_int = shift_use_round ? shift_amt_norm :
+                          (shift_left ? shift_amt_left : shift_amt);
+
+  assign shift_amt_norm = is_clpx_i ? {clpx_shift_ex,clpx_shift_ex} : {4{3'b000, bmask_b_i}};
+
+  assign clpx_shift_ex  = $unsigned(clpx_shift_i);
+
+  // right shifts, we let the synthesizer optimize this
+  logic [63:0] shift_op_a_32;
+
+  assign shift_op_a_32 = (operator_i == ALU_ROR) ? {shift_op_a, shift_op_a} : $signed({ {32{shift_arithmetic & shift_op_a[31]}}, shift_op_a});
+
+  always_comb
+  begin
+    case(vector_mode_i)
+      VEC_MODE16:
+      begin
+          shift_right_result[31:16] = $signed( {shift_arithmetic & shift_op_a[31], shift_op_a[31:16] }) >>> shift_amt_int[19:16];
+          shift_right_result[15: 0] = $signed( {shift_arithmetic & shift_op_a[15], shift_op_a[15: 0] }) >>> shift_amt_int[ 3: 0];
+      end
+
+      VEC_MODE8:
+      begin
+          shift_right_result[31:24] = $signed( {shift_arithmetic & shift_op_a[31], shift_op_a[31:24] }) >>> shift_amt_int[26:24];
+          shift_right_result[23:16] = $signed( {shift_arithmetic & shift_op_a[23], shift_op_a[23:16] }) >>> shift_amt_int[18:16];
+          shift_right_result[15: 8] = $signed( {shift_arithmetic & shift_op_a[15], shift_op_a[15: 8] }) >>> shift_amt_int[10: 8];
+          shift_right_result[ 7: 0] = $signed( {shift_arithmetic & shift_op_a[ 7], shift_op_a[ 7: 0] }) >>> shift_amt_int[ 2: 0];
+      end
+
+      default: // VEC_MODE32
+      begin
+          shift_right_result = shift_op_a_32 >> shift_amt_int[4:0];
+      end
+    endcase; // case (vec_mode_i)
+  end
+
+  // bit reverse the shift_right_result for left shifts
+  genvar       j;
+  generate
+    for(j = 0; j < 32; j++)
+    begin
+      assign shift_left_result[j] = shift_right_result[31-j];
+    end
+  endgenerate
+
+  assign shift_result = shift_left ? shift_left_result : shift_right_result;
+
+
+  //////////////////////////////////////////////////////////////////
+  //   ____ ___  __  __ ____   _    ____  ___ ____   ___  _   _   //
+  //  / ___/ _ \|  \/  |  _ \ / \  |  _ \|_ _/ ___| / _ \| \ | |  //
+  // | |  | | | | |\/| | |_) / _ \ | |_) || |\___ \| | | |  \| |  //
+  // | |__| |_| | |  | |  __/ ___ \|  _ < | | ___) | |_| | |\  |  //
+  //  \____\___/|_|  |_|_| /_/   \_\_| \_\___|____/ \___/|_| \_|  //
+  //                                                              //
+  //////////////////////////////////////////////////////////////////
+
+  logic [3:0] is_equal;
+  logic [3:0] is_greater;     // handles both signed and unsigned forms
+  logic [3:0] f_is_greater;   // for floats, only signed and *no vectors*,
+                              // inverted for two negative numbers
+
+  // 8-bit vector comparisons, basic building blocks
+  logic [3:0]  cmp_signed;
+  logic [3:0]  is_equal_vec;
+  logic [3:0]  is_greater_vec;
+  logic [31:0] operand_b_eq;
+  logic        is_equal_clip;
+
+
+  //second == comparator for CLIP instructions
+  always_comb
+  begin
+    operand_b_eq = operand_b_neg;
+    if(operator_i == ALU_CLIPU)
+      operand_b_eq = '0;
+    else
+      operand_b_eq = operand_b_neg;
+  end
+  assign is_equal_clip = operand_a_i == operand_b_eq;
+
+  always_comb
+  begin
+    cmp_signed = 4'b0;
+
+    unique case (operator_i)
+      ALU_GTS,
+      ALU_GES,
+      ALU_LTS,
+      ALU_LES,
+      ALU_SLTS,
+      ALU_SLETS,
+      ALU_MIN,
+      ALU_MAX,
+      ALU_ABS,
+      ALU_CLIP,
+      ALU_CLIPU,
+      ALU_FLE,
+      ALU_FLT,
+      ALU_FMAX,
+      ALU_FMIN: begin
+        case (vector_mode_i)
+          VEC_MODE8:  cmp_signed[3:0] = 4'b1111;
+          VEC_MODE16: cmp_signed[3:0] = 4'b1010;
+          default:     cmp_signed[3:0] = 4'b1000;
+        endcase
+      end
+
+      default:;
+    endcase
+  end
+
+  // generate vector equal and greater than signals, cmp_signed decides if the
+  // comparison is done signed or unsigned
+  genvar i;
+  generate
+    for(i = 0; i < 4; i++)
+    begin
+      assign is_equal_vec[i]   = (operand_a_i[8*i+7:8*i] == operand_b_i[8*i+7:i*8]);
+      assign is_greater_vec[i] = $signed({operand_a_i[8*i+7] & cmp_signed[i], operand_a_i[8*i+7:8*i]})
+                                  >
+                                 $signed({operand_b_i[8*i+7] & cmp_signed[i], operand_b_i[8*i+7:i*8]});
+    end
+  endgenerate
+
+  // generate the real equal and greater than signals that take the vector
+  // mode into account
+  always_comb
+  begin
+    // 32-bit mode
+    is_equal[3:0]   = {4{is_equal_vec[3] & is_equal_vec[2] & is_equal_vec[1] & is_equal_vec[0]}};
+    is_greater[3:0] = {4{is_greater_vec[3] | (is_equal_vec[3] & (is_greater_vec[2]
+                                            | (is_equal_vec[2] & (is_greater_vec[1]
+                                             | (is_equal_vec[1] & (is_greater_vec[0]))))))}};
+
+    case(vector_mode_i)
+      VEC_MODE16:
+      begin
+        is_equal[1:0]   = {2{is_equal_vec[0]   & is_equal_vec[1]}};
+        is_equal[3:2]   = {2{is_equal_vec[2]   & is_equal_vec[3]}};
+        is_greater[1:0] = {2{is_greater_vec[1] | (is_equal_vec[1] & is_greater_vec[0])}};
+        is_greater[3:2] = {2{is_greater_vec[3] | (is_equal_vec[3] & is_greater_vec[2])}};
+      end
+
+      VEC_MODE8:
+      begin
+        is_equal[3:0]   = is_equal_vec[3:0];
+        is_greater[3:0] = is_greater_vec[3:0];
+      end
+
+      default:; // see default assignment
+    endcase
+  end
+
+  // generate the floating point greater signal, inverted for two negative numbers
+  // (but not for identical numbers)
+  assign f_is_greater[3:0] = {4{is_greater[3] ^ (operand_a_i[31] & operand_b_i[31] & !is_equal[3])}};
+
+  // generate comparison result
+  logic [3:0] cmp_result;
+  logic       f_is_qnan;
+  logic       f_is_snan;
+  logic [3:0] f_is_nan;
+
+  always_comb
+  begin
+    cmp_result = is_equal;
+    f_is_nan   = {4{(f_is_qnan | f_is_snan)}};
+    unique case (operator_i)
+      ALU_EQ:            cmp_result = is_equal;
+      ALU_NE:            cmp_result = ~is_equal;
+      ALU_GTS, ALU_GTU:  cmp_result = is_greater;
+      ALU_GES, ALU_GEU:  cmp_result = is_greater | is_equal;
+      ALU_LTS, ALU_SLTS,
+      ALU_LTU, ALU_SLTU: cmp_result = ~(is_greater | is_equal);
+      ALU_SLETS,
+      ALU_SLETU,
+      ALU_LES, ALU_LEU:  cmp_result = ~is_greater;
+      ALU_FEQ:           cmp_result = is_equal & ~f_is_nan;
+      ALU_FLE:           cmp_result = ~f_is_greater & ~f_is_nan;
+      ALU_FLT:           cmp_result = ~(f_is_greater | is_equal) & ~f_is_nan;
+
+      default: ;
+    endcase
+  end
+
+  assign comparison_result_o = cmp_result[3];
+
+
+  // min/max/abs handling
+  logic [31:0] result_minmax;
+  logic [31:0] fp_canonical_nan;
+  logic [ 3:0] sel_minmax;
+  logic        do_min;
+  logic        minmax_is_fp_special;
+  logic [31:0] minmax_b;
+
+  assign minmax_b = (operator_i == ALU_ABS) ? adder_result : operand_b_i;
+
+  assign do_min   = (operator_i == ALU_MIN)  || (operator_i == ALU_MINU) ||
+                    (operator_i == ALU_CLIP) || (operator_i == ALU_CLIPU) ||
+                    (operator_i == ALU_FMIN);
+
+  assign sel_minmax[3:0]      = ((operator_i == ALU_FMIN || operator_i == ALU_FMAX) ? f_is_greater : is_greater) ^ {4{do_min}};
+
+  assign result_minmax[31:24] = (sel_minmax[3] == 1'b1) ? operand_a_i[31:24] : minmax_b[31:24];
+  assign result_minmax[23:16] = (sel_minmax[2] == 1'b1) ? operand_a_i[23:16] : minmax_b[23:16];
+  assign result_minmax[15: 8] = (sel_minmax[1] == 1'b1) ? operand_a_i[15: 8] : minmax_b[15: 8];
+  assign result_minmax[ 7: 0] = (sel_minmax[0] == 1'b1) ? operand_a_i[ 7: 0] : minmax_b[ 7: 0];
+
+  //////////////////////////////////////////////////
+  // Float classification
+  //////////////////////////////////////////////////
+  logic [31:0] fclass_result;
+
+  if (FPU == 1) begin
+     logic [7:0]   fclass_exponent;
+     logic [22:0]  fclass_mantiassa;
+     logic         fclass_ninf;
+     logic         fclass_pinf;
+     logic         fclass_normal;
+     logic         fclass_subnormal;
+     logic         fclass_nzero;
+     logic         fclass_pzero;
+     logic         fclass_is_negative;
+     logic         fclass_snan_a;
+     logic         fclass_qnan_a;
+     logic         fclass_snan_b;
+     logic         fclass_qnan_b;
+
+     assign fclass_exponent    = operand_a_i[30:23];
+     assign fclass_mantiassa   = operand_a_i[22:0];
+     assign fclass_is_negative = operand_a_i[31];
+
+     assign fclass_ninf        = operand_a_i == 32'hFF800000;
+     assign fclass_pinf        = operand_a_i == 32'h7F800000;
+     assign fclass_normal      = fclass_exponent != 0 && fclass_exponent != 255;
+     assign fclass_subnormal   = fclass_exponent == 0 && fclass_mantiassa != 0;
+     assign fclass_nzero       = operand_a_i == 32'h80000000;
+     assign fclass_pzero       = operand_a_i == 32'h00000000;
+     assign fclass_snan_a      = operand_a_i[30:0] == 32'h7fa00000;
+     assign fclass_qnan_a      = operand_a_i[30:0] == 32'h7fc00000;
+     assign fclass_snan_b      = operand_b_i[30:0] == 32'h7fa00000;
+     assign fclass_qnan_b      = operand_b_i[30:0] == 32'h7fc00000;
+
+     assign fclass_result[31:0] = {{22{1'b0}},
+                                   fclass_qnan_a,
+                                   fclass_snan_a,
+                                   fclass_pinf,
+                                   (fclass_normal    && !fclass_is_negative),
+                                   (fclass_subnormal && !fclass_is_negative),
+                                   fclass_pzero,
+                                   fclass_nzero,
+                                   (fclass_subnormal && fclass_is_negative),
+                                   (fclass_normal    && fclass_is_negative),
+                                   fclass_ninf};
+
+
+     // float special cases
+     assign f_is_qnan          =  fclass_qnan_a | fclass_qnan_b;
+     assign f_is_snan          =  fclass_snan_a | fclass_snan_b;
+
+     assign minmax_is_fp_special = (operator_i == ALU_FMIN || operator_i == ALU_FMAX) & (f_is_snan | f_is_qnan);
+     assign fp_canonical_nan     = 32'h7fc00000;
+  end else begin // (FPU == 0)
+     assign minmax_is_fp_special = '0;
+     assign f_is_qnan            = '0;
+     assign f_is_snan            = '0;
+     assign fclass_result        = '0;
+     assign fp_canonical_nan     = '0;
+  end
+
+
+  //////////////////////////////////////////////////
+  // Float sign injection
+  //////////////////////////////////////////////////
+  logic [31:0]  f_sign_inject_result;
+
+
+   always_comb
+     begin
+        if (FPU == 1) begin
+           f_sign_inject_result[30:0] = operand_a_i[30:0];
+           f_sign_inject_result[31]   = operand_a_i[31];
+
+           unique case(operator_i)
+             ALU_FKEEP:  f_sign_inject_result[31] = operand_a_i[31];
+             ALU_FSGNJ:  f_sign_inject_result[31] = operand_b_i[31];
+             ALU_FSGNJN: f_sign_inject_result[31] = !operand_b_i[31];
+             ALU_FSGNJX: f_sign_inject_result[31] = operand_a_i[31] ^ operand_b_i[31];
+             default: ;
+           endcase
+        end
+        else
+          f_sign_inject_result = '0;
+     end
+
+  //////////////////////////////////////////////////
+  // Clip
+  //////////////////////////////////////////////////
+  logic [31:0] clip_result;        // result of clip and clip
+
+  always_comb
+  begin
+    clip_result = result_minmax;
+    if(operator_i == ALU_CLIPU) begin
+      if(operand_a_i[31] || is_equal_clip) begin
+        clip_result = '0;
+      end else begin
+        clip_result = result_minmax;
+      end
+    end else begin
+      //CLIP
+      if(adder_result_expanded[36] || is_equal_clip) begin
+        clip_result = operand_b_neg;
+      end else begin
+        clip_result = result_minmax;
+      end
+    end
+
+  end
+
+  //////////////////////////////////////////////////
+  //  ____  _   _ _   _ _____ _____ _     _____   //
+  // / ___|| | | | | | |  ___|  ___| |   | ____|  //
+  // \___ \| |_| | | | | |_  | |_  | |   |  _|    //
+  //  ___) |  _  | |_| |  _| |  _| | |___| |___   //
+  // |____/|_| |_|\___/|_|   |_|   |_____|_____|  //
+  //                                              //
+  //////////////////////////////////////////////////
+
+  logic [ 3: 0][1:0] shuffle_byte_sel; // select byte in register: 31:24, 23:16, 15:8, 7:0
+  logic [ 3: 0]      shuffle_reg_sel;  // select register: rD/rS2 or rS1
+  logic [ 1: 0]      shuffle_reg1_sel; // select register rD or rS2 for next stage
+  logic [ 1: 0]      shuffle_reg0_sel;
+  logic [ 3: 0]      shuffle_through;
+
+  logic [31: 0]      shuffle_r1, shuffle_r0;
+  logic [31: 0]      shuffle_r1_in, shuffle_r0_in;
+  logic [31: 0]      shuffle_result;
+  logic [31: 0]      pack_result;
+
+
+  always_comb
+  begin
+    shuffle_reg_sel  = '0;
+    shuffle_reg1_sel = 2'b01;
+    shuffle_reg0_sel = 2'b10;
+    shuffle_through  = '1;
+
+    unique case(operator_i)
+      ALU_EXT, ALU_EXTS: begin
+        if (operator_i == ALU_EXTS)
+          shuffle_reg1_sel = 2'b11;
+
+        if (vector_mode_i == VEC_MODE8) begin
+          shuffle_reg_sel[3:1] = 3'b111;
+          shuffle_reg_sel[0]   = 1'b0;
+        end else begin
+          shuffle_reg_sel[3:2] = 2'b11;
+          shuffle_reg_sel[1:0] = 2'b00;
+        end
+      end
+
+      ALU_PCKLO: begin
+        shuffle_reg1_sel = 2'b00;
+
+        if (vector_mode_i == VEC_MODE8) begin
+          shuffle_through = 4'b0011;
+          shuffle_reg_sel = 4'b0001;
+        end else begin
+          shuffle_reg_sel = 4'b0011;
+        end
+      end
+
+      ALU_PCKHI: begin
+        shuffle_reg1_sel = 2'b00;
+
+        if (vector_mode_i == VEC_MODE8) begin
+          shuffle_through = 4'b1100;
+          shuffle_reg_sel = 4'b0100;
+        end else begin
+          shuffle_reg_sel = 4'b0011;
+        end
+      end
+
+      ALU_SHUF2: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_reg_sel[3] = ~operand_b_i[26];
+            shuffle_reg_sel[2] = ~operand_b_i[18];
+            shuffle_reg_sel[1] = ~operand_b_i[10];
+            shuffle_reg_sel[0] = ~operand_b_i[ 2];
+          end
+
+          VEC_MODE16: begin
+            shuffle_reg_sel[3] = ~operand_b_i[17];
+            shuffle_reg_sel[2] = ~operand_b_i[17];
+            shuffle_reg_sel[1] = ~operand_b_i[ 1];
+            shuffle_reg_sel[0] = ~operand_b_i[ 1];
+          end
+          default:;
+        endcase
+      end
+
+      ALU_INS: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_reg0_sel = 2'b00;
+            unique case (imm_vec_ext_i)
+              2'b00: begin
+                shuffle_reg_sel[3:0] = 4'b1110;
+              end
+              2'b01: begin
+                shuffle_reg_sel[3:0] = 4'b1101;
+              end
+              2'b10: begin
+                shuffle_reg_sel[3:0] = 4'b1011;
+              end
+              2'b11: begin
+                shuffle_reg_sel[3:0] = 4'b0111;
+              end
+              default:;
+            endcase
+          end
+          VEC_MODE16: begin
+            shuffle_reg0_sel = 2'b01;
+            shuffle_reg_sel[3] = ~imm_vec_ext_i[ 0];
+            shuffle_reg_sel[2] = ~imm_vec_ext_i[ 0];
+            shuffle_reg_sel[1] =  imm_vec_ext_i[ 0];
+            shuffle_reg_sel[0] =  imm_vec_ext_i[ 0];
+          end
+          default:;
+        endcase
+      end
+
+      default:;
+    endcase
+  end
+
+  always_comb
+  begin
+    shuffle_byte_sel = '0;
+
+    // byte selector
+    unique case (operator_i)
+      ALU_EXTS,
+      ALU_EXT: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_byte_sel[3] = imm_vec_ext_i[1:0];
+            shuffle_byte_sel[2] = imm_vec_ext_i[1:0];
+            shuffle_byte_sel[1] = imm_vec_ext_i[1:0];
+            shuffle_byte_sel[0] = imm_vec_ext_i[1:0];
+          end
+
+          VEC_MODE16: begin
+            shuffle_byte_sel[3] = {imm_vec_ext_i[0], 1'b1};
+            shuffle_byte_sel[2] = {imm_vec_ext_i[0], 1'b1};
+            shuffle_byte_sel[1] = {imm_vec_ext_i[0], 1'b1};
+            shuffle_byte_sel[0] = {imm_vec_ext_i[0], 1'b0};
+          end
+
+          default:;
+        endcase
+      end
+
+      ALU_PCKLO: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_byte_sel[3] = 2'b00;
+            shuffle_byte_sel[2] = 2'b00;
+            shuffle_byte_sel[1] = 2'b00;
+            shuffle_byte_sel[0] = 2'b00;
+          end
+
+          VEC_MODE16: begin
+            shuffle_byte_sel[3] = 2'b01;
+            shuffle_byte_sel[2] = 2'b00;
+            shuffle_byte_sel[1] = 2'b01;
+            shuffle_byte_sel[0] = 2'b00;
+          end
+
+          default:;
+        endcase
+      end
+
+      ALU_PCKHI: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_byte_sel[3] = 2'b00;
+            shuffle_byte_sel[2] = 2'b00;
+            shuffle_byte_sel[1] = 2'b00;
+            shuffle_byte_sel[0] = 2'b00;
+          end
+
+          VEC_MODE16: begin
+            shuffle_byte_sel[3] = 2'b11;
+            shuffle_byte_sel[2] = 2'b10;
+            shuffle_byte_sel[1] = 2'b11;
+            shuffle_byte_sel[0] = 2'b10;
+          end
+
+          default:;
+        endcase
+      end
+
+      ALU_SHUF2,
+      ALU_SHUF: begin
+        unique case (vector_mode_i)
+          VEC_MODE8: begin
+            shuffle_byte_sel[3] = operand_b_i[25:24];
+            shuffle_byte_sel[2] = operand_b_i[17:16];
+            shuffle_byte_sel[1] = operand_b_i[ 9: 8];
+            shuffle_byte_sel[0] = operand_b_i[ 1: 0];
+          end
+
+          VEC_MODE16: begin
+            shuffle_byte_sel[3] = {operand_b_i[16], 1'b1};
+            shuffle_byte_sel[2] = {operand_b_i[16], 1'b0};
+            shuffle_byte_sel[1] = {operand_b_i[ 0], 1'b1};
+            shuffle_byte_sel[0] = {operand_b_i[ 0], 1'b0};
+          end
+          default:;
+        endcase
+      end
+
+      ALU_INS: begin
+        shuffle_byte_sel[3] = 2'b11;
+        shuffle_byte_sel[2] = 2'b10;
+        shuffle_byte_sel[1] = 2'b01;
+        shuffle_byte_sel[0] = 2'b00;
+      end
+
+      default:;
+    endcase
+  end
+
+  assign shuffle_r0_in = shuffle_reg0_sel[1] ?
+                          operand_a_i :
+                          (shuffle_reg0_sel[0] ? {2{operand_a_i[15:0]}} : {4{operand_a_i[7:0]}});
+
+  assign shuffle_r1_in = shuffle_reg1_sel[1] ?
+                                 {{8{operand_a_i[31]}}, {8{operand_a_i[23]}}, {8{operand_a_i[15]}}, {8{operand_a_i[7]}}} :
+                                 (shuffle_reg1_sel[0] ? operand_c_i : operand_b_i);
+
+  assign shuffle_r0[31:24] = shuffle_byte_sel[3][1] ?
+                              (shuffle_byte_sel[3][0] ? shuffle_r0_in[31:24] : shuffle_r0_in[23:16]) :
+                              (shuffle_byte_sel[3][0] ? shuffle_r0_in[15: 8] : shuffle_r0_in[ 7: 0]);
+  assign shuffle_r0[23:16] = shuffle_byte_sel[2][1] ?
+                              (shuffle_byte_sel[2][0] ? shuffle_r0_in[31:24] : shuffle_r0_in[23:16]) :
+                              (shuffle_byte_sel[2][0] ? shuffle_r0_in[15: 8] : shuffle_r0_in[ 7: 0]);
+  assign shuffle_r0[15: 8] = shuffle_byte_sel[1][1] ?
+                              (shuffle_byte_sel[1][0] ? shuffle_r0_in[31:24] : shuffle_r0_in[23:16]) :
+                              (shuffle_byte_sel[1][0] ? shuffle_r0_in[15: 8] : shuffle_r0_in[ 7: 0]);
+  assign shuffle_r0[ 7: 0] = shuffle_byte_sel[0][1] ?
+                              (shuffle_byte_sel[0][0] ? shuffle_r0_in[31:24] : shuffle_r0_in[23:16]) :
+                              (shuffle_byte_sel[0][0] ? shuffle_r0_in[15: 8] : shuffle_r0_in[ 7: 0]);
+
+  assign shuffle_r1[31:24] = shuffle_byte_sel[3][1] ?
+                              (shuffle_byte_sel[3][0] ? shuffle_r1_in[31:24] : shuffle_r1_in[23:16]) :
+                              (shuffle_byte_sel[3][0] ? shuffle_r1_in[15: 8] : shuffle_r1_in[ 7: 0]);
+  assign shuffle_r1[23:16] = shuffle_byte_sel[2][1] ?
+                              (shuffle_byte_sel[2][0] ? shuffle_r1_in[31:24] : shuffle_r1_in[23:16]) :
+                              (shuffle_byte_sel[2][0] ? shuffle_r1_in[15: 8] : shuffle_r1_in[ 7: 0]);
+  assign shuffle_r1[15: 8] = shuffle_byte_sel[1][1] ?
+                              (shuffle_byte_sel[1][0] ? shuffle_r1_in[31:24] : shuffle_r1_in[23:16]) :
+                              (shuffle_byte_sel[1][0] ? shuffle_r1_in[15: 8] : shuffle_r1_in[ 7: 0]);
+  assign shuffle_r1[ 7: 0] = shuffle_byte_sel[0][1] ?
+                              (shuffle_byte_sel[0][0] ? shuffle_r1_in[31:24] : shuffle_r1_in[23:16]) :
+                              (shuffle_byte_sel[0][0] ? shuffle_r1_in[15: 8] : shuffle_r1_in[ 7: 0]);
+
+  assign shuffle_result[31:24] = shuffle_reg_sel[3] ? shuffle_r1[31:24] : shuffle_r0[31:24];
+  assign shuffle_result[23:16] = shuffle_reg_sel[2] ? shuffle_r1[23:16] : shuffle_r0[23:16];
+  assign shuffle_result[15: 8] = shuffle_reg_sel[1] ? shuffle_r1[15: 8] : shuffle_r0[15: 8];
+  assign shuffle_result[ 7: 0] = shuffle_reg_sel[0] ? shuffle_r1[ 7: 0] : shuffle_r0[ 7: 0];
+
+  assign pack_result[31:24] = shuffle_through[3] ? shuffle_result[31:24] : operand_c_i[31:24];
+  assign pack_result[23:16] = shuffle_through[2] ? shuffle_result[23:16] : operand_c_i[23:16];
+  assign pack_result[15: 8] = shuffle_through[1] ? shuffle_result[15: 8] : operand_c_i[15: 8];
+  assign pack_result[ 7: 0] = shuffle_through[0] ? shuffle_result[ 7: 0] : operand_c_i[ 7: 0];
+
+
+  /////////////////////////////////////////////////////////////////////
+  //   ____  _ _      ____                  _      ___               //
+  //  | __ )(_) |_   / ___|___  _   _ _ __ | |_   / _ \ _ __  ___    //
+  //  |  _ \| | __| | |   / _ \| | | | '_ \| __| | | | | '_ \/ __|   //
+  //  | |_) | | |_  | |__| (_) | |_| | | | | |_  | |_| | |_) \__ \_  //
+  //  |____/|_|\__|  \____\___/ \__,_|_| |_|\__|  \___/| .__/|___(_) //
+  //                                                   |_|           //
+  /////////////////////////////////////////////////////////////////////
+
+  logic [31:0] ff_input;   // either op_a_i or its bit reversed version
+  logic [5:0]  cnt_result; // population count
+  logic [5:0]  clb_result; // count leading bits
+  logic [4:0]  ff1_result; // holds the index of the first '1'
+  logic        ff_no_one;  // if no ones are found
+  logic [4:0]  fl1_result; // holds the index of the last '1'
+  logic [5:0]  bitop_result; // result of all bitop operations muxed together
+
+  riscv_popcnt alu_popcnt_i
+  (
+    .in_i        ( operand_a_i ),
+    .result_o    ( cnt_result  )
+  );
+
+  always_comb
+  begin
+    ff_input = '0;
+
+    case (operator_i)
+      ALU_FF1: ff_input = operand_a_i;
+
+      ALU_DIVU,
+      ALU_REMU,
+      ALU_FL1: ff_input = operand_a_rev;
+
+      ALU_DIV,
+      ALU_REM,
+      ALU_CLB: begin
+        if (operand_a_i[31])
+          ff_input = operand_a_neg_rev;
+        else
+          ff_input = operand_a_rev;
+      end
+    endcase
+  end
+
+  riscv_ff_one alu_ff_i
+  (
+    .in_i        ( ff_input   ),
+    .first_one_o ( ff1_result ),
+    .no_ones_o   ( ff_no_one  )
+  );
+
+  // special case if ff1_res is 0 (no 1 found), then we keep the 0
+  // this is done in the result mux
+  assign fl1_result  = 5'd31 - ff1_result;
+  assign clb_result  = ff1_result - 5'd1;
+
+  always_comb
+  begin
+    bitop_result = '0;
+    case (operator_i)
+      ALU_FF1: bitop_result = ff_no_one ? 6'd32 : {1'b0, ff1_result};
+      ALU_FL1: bitop_result = ff_no_one ? 6'd32 : {1'b0, fl1_result};
+      ALU_CNT: bitop_result = cnt_result;
+      ALU_CLB: begin
+        if (ff_no_one) begin
+          if (operand_a_i[31])
+            bitop_result = 6'd31;
+          else
+            bitop_result = '0;
+        end else begin
+          bitop_result = clb_result;
+        end
+      end
+      default:;
+    endcase
+  end
+
+
+  ////////////////////////////////////////////////
+  //  ____  _ _     __  __             _        //
+  // | __ )(_) |_  |  \/  | __ _ _ __ (_)_ __   //
+  // |  _ \| | __| | |\/| |/ _` | '_ \| | '_ \  //
+  // | |_) | | |_  | |  | | (_| | | | | | |_) | //
+  // |____/|_|\__| |_|  |_|\__,_|_| |_|_| .__/  //
+  //                                    |_|     //
+  ////////////////////////////////////////////////
+
+  logic        extract_is_signed;
+  logic        extract_sign;
+  logic [31:0] bmask_first, bmask_inv;
+  logic [31:0] bextins_and;
+  logic [31:0] bextins_result, bclr_result, bset_result;
+
+
+  // construct bit mask for insert/extract/bclr/bset
+  // bmask looks like this 00..0011..1100..00
+  assign bmask_first = {32'hFFFFFFFE} << bmask_a_i;
+  assign bmask       = (~bmask_first) << bmask_b_i;
+  assign bmask_inv   = ~bmask;
+
+  assign bextins_and = (operator_i == ALU_BINS) ? operand_c_i : {32{extract_sign}};
+
+  assign extract_is_signed = (operator_i == ALU_BEXT);
+  assign extract_sign = extract_is_signed & shift_result[bmask_a_i];
+
+  assign bextins_result = (bmask & shift_result) | (bextins_and & bmask_inv);
+
+  assign bclr_result = operand_a_i & bmask_inv;
+  assign bset_result = operand_a_i | bmask;
+
+  /////////////////////////////////////////////////////////////////////////////////
+  //  ____ _____ _______     _____  ________      ________ _____   _____ ______  //
+  // |  _ \_   _|__   __|   |  __ \|  ____\ \    / /  ____|  __ \ / ____|  ____| //
+  // | |_) || |    | |______| |__) | |__   \ \  / /| |__  | |__) | (___ | |__    //
+  // |  _ < | |    | |______|  _  /|  __|   \ \/ / |  __| |  _  / \___ \|  __|   //
+  // | |_) || |_   | |      | | \ \| |____   \  /  | |____| | \ \ ____) | |____  //
+  // |____/_____|  |_|      |_|  \_\______|   \/   |______|_|  \_\_____/|______| //
+  //                                                                             //
+  /////////////////////////////////////////////////////////////////////////////////
+
+  logic [31:0] radix_2_rev;
+  logic [31:0] radix_4_rev;
+  logic [31:0] radix_8_rev;
+  logic [31:0] reverse_result;
+  logic  [1:0] radix_mux_sel;
+
+  assign radix_mux_sel = bmask_a_i[1:0];
+
+  generate
+    // radix-2 bit reverse
+    for(j = 0; j < 32; j++)
+    begin
+      assign radix_2_rev[j] = shift_result[31-j];
+    end
+    // radix-4 bit reverse
+    for(j = 0; j < 16; j++)
+    begin
+      assign radix_4_rev[2*j+1:2*j] = shift_result[31-j*2:31-j*2-1];
+    end
+    // radix-8 bit reverse
+    for(j = 0; j < 10; j++)
+    begin
+      assign radix_8_rev[3*j+2:3*j] = shift_result[31-j*3:31-j*3-2];
+    end
+    assign radix_8_rev[31:30] = 2'b0;
+  endgenerate
+
+  always_comb
+  begin
+    reverse_result = '0;
+
+    unique case (radix_mux_sel)
+      2'b00: reverse_result = radix_2_rev;
+      2'b01: reverse_result = radix_4_rev;
+      2'b10: reverse_result = radix_8_rev;
+
+      default: reverse_result = radix_2_rev;
+    endcase
+  end
+
+  ////////////////////////////////////////////////////
+  //  ____ _____     __     __  ____  _____ __  __  //
+  // |  _ \_ _\ \   / /    / / |  _ \| ____|  \/  | //
+  // | | | | | \ \ / /    / /  | |_) |  _| | |\/| | //
+  // | |_| | |  \ V /    / /   |  _ <| |___| |  | | //
+  // |____/___|  \_/    /_/    |_| \_\_____|_|  |_| //
+  //                                                //
+  ////////////////////////////////////////////////////
+
+   logic [31:0] result_div;
+   logic        div_ready;
+
+   if (SHARED_INT_DIV == 1) begin
+
+      assign result_div = '0;
+      assign div_ready = '1;
+      assign div_valid = '0;
+
+   end else begin : int_div
+
+      logic        div_signed;
+      logic        div_op_a_signed;
+      logic        div_op_b_signed;
+      logic [5:0]  div_shift_int;
+
+      assign div_signed = operator_i[0];
+
+      assign div_op_a_signed = operand_a_i[31] & div_signed;
+      assign div_op_b_signed = operand_b_i[31] & div_signed;
+
+      assign div_shift_int = ff_no_one ? 6'd31 : clb_result;
+      assign div_shift = div_shift_int + (div_op_a_signed ? 6'd0 : 6'd1);
+
+      assign div_valid = enable_i & ((operator_i == ALU_DIV) || (operator_i == ALU_DIVU) ||
+                         (operator_i == ALU_REM) || (operator_i == ALU_REMU));
+
+
+      // inputs A and B are swapped
+      riscv_alu_div div_i
+        (
+         .Clk_CI       ( clk               ),
+         .Rst_RBI      ( rst_n             ),
+
+         // input IF
+         .OpA_DI       ( operand_b_i       ),
+         .OpB_DI       ( shift_left_result ),
+         .OpBShift_DI  ( div_shift         ),
+         .OpBIsZero_SI ( (cnt_result == 0) ),
+
+         .OpBSign_SI   ( div_op_a_signed   ),
+         .OpCode_SI    ( operator_i[1:0]   ),
+
+         .Res_DO       ( result_div        ),
+
+         // Hand-Shake
+         .InVld_SI     ( div_valid         ),
+         .OutRdy_SI    ( ex_ready_i        ),
+         .OutVld_SO    ( div_ready         )
+         );
+   end
+
+  ////////////////////////////////////////////////////////
+  //   ____                 _ _     __  __              //
+  //  |  _ \ ___  ___ _   _| | |_  |  \/  |_   ___  __  //
+  //  | |_) / _ \/ __| | | | | __| | |\/| | | | \ \/ /  //
+  //  |  _ <  __/\__ \ |_| | | |_  | |  | | |_| |>  <   //
+  //  |_| \_\___||___/\__,_|_|\__| |_|  |_|\__,_/_/\_\  //
+  //                                                    //
+  ////////////////////////////////////////////////////////
+
+  always_comb
+  begin
+    result_o   = '0;
+
+    unique case (operator_i)
+      // Standard Operations
+      ALU_AND:  result_o = operand_a_i & operand_b_i;
+      ALU_OR:   result_o = operand_a_i | operand_b_i;
+      ALU_XOR:  result_o = operand_a_i ^ operand_b_i;
+
+      // Shift Operations
+      ALU_ADD, ALU_ADDR, ALU_ADDU, ALU_ADDUR,
+      ALU_SUB, ALU_SUBR, ALU_SUBU, ALU_SUBUR,
+      ALU_SLL,
+      ALU_SRL, ALU_SRA,
+      ALU_ROR:  result_o = shift_result;
+
+      // bit manipulation instructions
+      ALU_BINS,
+      ALU_BEXT,
+      ALU_BEXTU: result_o = bextins_result;
+
+      ALU_BCLR:  result_o = bclr_result;
+      ALU_BSET:  result_o = bset_result;
+
+      // Bit reverse instruction
+      ALU_BREV:  result_o = reverse_result;
+
+      // pack and shuffle operations
+      ALU_SHUF,  ALU_SHUF2,
+      ALU_PCKLO, ALU_PCKHI,
+      ALU_EXT,   ALU_EXTS,
+      ALU_INS: result_o = pack_result;
+
+      // Min/Max/Ins
+      ALU_MIN, ALU_MINU,
+      ALU_MAX, ALU_MAXU,
+      ALU_FMIN,
+      ALU_FMAX: result_o = minmax_is_fp_special ? fp_canonical_nan : result_minmax;
+
+      //Abs/Cplxconj , ABS is used to do 0 - A for Cplxconj
+      ALU_ABS:  result_o = is_clpx_i ? {adder_result[31:16], operand_a_i[15:0]} : result_minmax;
+
+      ALU_CLIP, ALU_CLIPU: result_o = clip_result;
+
+      // Comparison Operations
+      ALU_EQ,    ALU_NE,
+      ALU_GTU,   ALU_GEU,
+      ALU_LTU,   ALU_LEU,
+      ALU_GTS,   ALU_GES,
+      ALU_LTS,   ALU_LES: begin
+          result_o[31:24] = {8{cmp_result[3]}};
+          result_o[23:16] = {8{cmp_result[2]}};
+          result_o[15: 8] = {8{cmp_result[1]}};
+          result_o[ 7: 0] = {8{cmp_result[0]}};
+       end
+      // Non-vector comparisons
+      ALU_FEQ,   ALU_FLT,
+      ALU_FLE,
+      ALU_SLTS,  ALU_SLTU,
+      ALU_SLETS, ALU_SLETU: result_o = {31'b0, comparison_result_o};
+
+      ALU_FF1, ALU_FL1, ALU_CLB, ALU_CNT: result_o = {26'h0, bitop_result[5:0]};
+
+      // Division Unit Commands
+      ALU_DIV, ALU_DIVU,
+      ALU_REM, ALU_REMU: result_o = result_div;
+
+      // fclass
+      ALU_FCLASS: result_o = fclass_result;
+
+      // float sign injection
+      ALU_FSGNJ, ALU_FSGNJN,
+      ALU_FSGNJX, ALU_FKEEP: result_o = f_sign_inject_result;
+
+      default: ; // default case to suppress unique warning
+    endcase
+  end
+
+  assign ready_o = div_ready;
+
+endmodule
diff --git a/hw/deps/riscv/riscv_alu_div.sv b/hw/deps/riscv/riscv_alu_div.sv
new file mode 100644
index 0000000..6fc49f9
--- /dev/null
+++ b/hw/deps/riscv/riscv_alu_div.sv
@@ -0,0 +1,216 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+///////////////////////////////////////////////////////////////////////////////
+// File       : Simple Serial Divider
+// Ver        : 1.0
+// Date       : 15.03.2016
+///////////////////////////////////////////////////////////////////////////////
+//
+// Description: this is a simple serial divider for signed integers (int32).
+//
+///////////////////////////////////////////////////////////////////////////////
+//
+// Authors    : Michael Schaffner (schaffner@iis.ee.ethz.ch)
+//              Andreas Traber    (atraber@iis.ee.ethz.ch)
+//
+///////////////////////////////////////////////////////////////////////////////
+
+module riscv_alu_div
+#(
+   parameter C_WIDTH     = 32,
+   parameter C_LOG_WIDTH = 6
+)
+(
+    input  logic                    Clk_CI,
+    input  logic                    Rst_RBI,
+    // input IF
+    input  logic [C_WIDTH-1:0]      OpA_DI,
+    input  logic [C_WIDTH-1:0]      OpB_DI,
+    input  logic [C_LOG_WIDTH-1:0]  OpBShift_DI,
+    input  logic                    OpBIsZero_SI,
+    //
+    input  logic                    OpBSign_SI, // gate this to 0 in case of unsigned ops
+    input  logic [1:0]              OpCode_SI,  // 0: udiv, 2: urem, 1: div, 3: rem
+    // handshake
+    input  logic                    InVld_SI,
+    // output IF
+    input  logic                    OutRdy_SI,
+    output logic                    OutVld_SO,
+    output logic [C_WIDTH-1:0]      Res_DO
+  );
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // signal declarations
+  ///////////////////////////////////////////////////////////////////////////////
+
+  logic [C_WIDTH-1:0] ResReg_DP, ResReg_DN;
+  logic [C_WIDTH-1:0] ResReg_DP_rev;
+  logic [C_WIDTH-1:0] AReg_DP, AReg_DN;
+  logic [C_WIDTH-1:0] BReg_DP, BReg_DN;
+
+  logic RemSel_SN, RemSel_SP;
+  logic CompInv_SN, CompInv_SP;
+  logic ResInv_SN, ResInv_SP;
+
+  logic [C_WIDTH-1:0] AddMux_D;
+  logic [C_WIDTH-1:0] AddOut_D;
+  logic [C_WIDTH-1:0] AddTmp_D;
+  logic [C_WIDTH-1:0] BMux_D;
+  logic [C_WIDTH-1:0] OutMux_D;
+
+  logic [C_LOG_WIDTH-1:0] Cnt_DP, Cnt_DN;
+  logic CntZero_S;
+
+  logic ARegEn_S, BRegEn_S, ResRegEn_S, ABComp_S, PmSel_S, LoadEn_S;
+
+  enum logic [1:0] {IDLE, DIVIDE, FINISH} State_SN, State_SP;
+
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // datapath
+  ///////////////////////////////////////////////////////////////////////////////
+
+  assign PmSel_S     = LoadEn_S & ~(OpCode_SI[0] & (OpA_DI[$high(OpA_DI)] ^ OpBSign_SI));
+
+  // muxes
+  assign AddMux_D    = (LoadEn_S) ? OpA_DI  : BReg_DP;
+
+  // attention: logical shift in case of negative operand B!
+  assign BMux_D      = (LoadEn_S) ? OpB_DI : {CompInv_SP, (BReg_DP[$high(BReg_DP):1])};
+
+  assign ResReg_DP_rev = {<<{ResReg_DP}};
+  assign OutMux_D    = (RemSel_SP) ? AReg_DP : ResReg_DP_rev;
+
+  // invert if necessary
+  assign Res_DO      = (ResInv_SP) ? -$signed(OutMux_D) : OutMux_D;
+
+  // main comparator
+  assign ABComp_S    = ((AReg_DP == BReg_DP) | ((AReg_DP > BReg_DP) ^ CompInv_SP)) & ((|AReg_DP) | OpBIsZero_SI);
+
+  // main adder
+  assign AddTmp_D    = (LoadEn_S) ? 0 : AReg_DP;
+  assign AddOut_D    = (PmSel_S)  ? AddTmp_D + AddMux_D : AddTmp_D - $signed(AddMux_D);
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // counter
+  ///////////////////////////////////////////////////////////////////////////////
+
+  assign Cnt_DN      = (LoadEn_S)   ? OpBShift_DI :
+                       (~CntZero_S) ? Cnt_DP - 1  : Cnt_DP;
+
+  assign CntZero_S   = ~(|Cnt_DP);
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // FSM
+  ///////////////////////////////////////////////////////////////////////////////
+
+  always_comb
+  begin : p_fsm
+    // default
+    State_SN       = State_SP;
+
+    OutVld_SO      = 1'b0;
+
+    LoadEn_S       = 1'b0;
+
+    ARegEn_S       = 1'b0;
+    BRegEn_S       = 1'b0;
+    ResRegEn_S     = 1'b0;
+
+    case (State_SP)
+      /////////////////////////////////
+      IDLE: begin
+        OutVld_SO    = 1'b1;
+
+        if(InVld_SI) begin
+          OutVld_SO  = 1'b0;
+          ARegEn_S   = 1'b1;
+          BRegEn_S   = 1'b1;
+          LoadEn_S   = 1'b1;
+          State_SN   = DIVIDE;
+        end
+      end
+      /////////////////////////////////
+      DIVIDE: begin
+
+        ARegEn_S     = ABComp_S;
+        BRegEn_S     = 1'b1;
+        ResRegEn_S   = 1'b1;
+
+        // calculation finished
+        // one more divide cycle (32nd divide cycle)
+        if (CntZero_S) begin
+          State_SN   = FINISH;
+        end
+      end
+      /////////////////////////////////
+      FINISH: begin
+        OutVld_SO = 1'b1;
+
+        if(OutRdy_SI) begin
+          State_SN  = IDLE;
+        end
+      end
+      /////////////////////////////////
+      default : /* default */ ;
+      /////////////////////////////////
+    endcase
+  end
+
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // regs
+  ///////////////////////////////////////////////////////////////////////////////
+
+  // get flags
+  assign RemSel_SN  = (LoadEn_S) ? OpCode_SI[1] : RemSel_SP;
+  assign CompInv_SN = (LoadEn_S) ? OpBSign_SI   : CompInv_SP;
+  assign ResInv_SN  = (LoadEn_S) ? (~OpBIsZero_SI | OpCode_SI[1]) & OpCode_SI[0] & (OpA_DI[$high(OpA_DI)] ^ OpBSign_SI) : ResInv_SP;
+
+  assign AReg_DN   = (ARegEn_S)   ? AddOut_D : AReg_DP;
+  assign BReg_DN   = (BRegEn_S)   ? BMux_D   : BReg_DP;
+  assign ResReg_DN = (LoadEn_S)   ? '0       :
+                     (ResRegEn_S) ? {ABComp_S, ResReg_DP[$high(ResReg_DP):1]} : ResReg_DP;
+
+  always_ff @(posedge Clk_CI or negedge Rst_RBI) begin : p_regs
+    if(~Rst_RBI) begin
+       State_SP   <= IDLE;
+       AReg_DP    <= '0;
+       BReg_DP    <= '0;
+       ResReg_DP  <= '0;
+       Cnt_DP     <= '0;
+       RemSel_SP  <= 1'b0;
+       CompInv_SP <= 1'b0;
+       ResInv_SP  <= 1'b0;
+    end else begin
+       State_SP   <= State_SN;
+       AReg_DP    <= AReg_DN;
+       BReg_DP    <= BReg_DN;
+       ResReg_DP  <= ResReg_DN;
+       Cnt_DP     <= Cnt_DN;
+       RemSel_SP  <= RemSel_SN;
+       CompInv_SP <= CompInv_SN;
+       ResInv_SP  <= ResInv_SN;
+    end
+  end
+
+  ///////////////////////////////////////////////////////////////////////////////
+  // assertions
+  ///////////////////////////////////////////////////////////////////////////////
+
+`ifndef SYNTHESIS
+  initial
+  begin : p_assertions
+    assert (C_LOG_WIDTH == $clog2(C_WIDTH+1)) else $error("C_LOG_WIDTH must be $clog2(C_WIDTH+1)");
+  end
+`endif
+
+endmodule // serDiv
diff --git a/hw/deps/riscv/riscv_apu_disp.sv b/hw/deps/riscv/riscv_apu_disp.sv
new file mode 100644
index 0000000..b1ee545
--- /dev/null
+++ b/hw/deps/riscv/riscv_apu_disp.sv
@@ -0,0 +1,248 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Lukas Mueller - lukasmue@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Simple APU dispatcher                                      //
+// Project Name:   PULP                                                       //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Dispatcher for sending instructions to the Marx            //
+//                 interconnect.                                              //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "apu_macros.sv"
+
+module riscv_apu_disp (
+  input logic                           clk_i,
+  input logic                           rst_ni,
+
+  // request input
+  input logic                           enable_i,
+  input logic [1:0]                     apu_lat_i,
+  input logic [5:0]                     apu_waddr_i,
+
+  // response output
+  output logic [5:0]                    apu_waddr_o,
+  output logic                          apu_multicycle_o,
+  output logic                          apu_singlecycle_o,
+
+  // active signal
+  output logic                          active_o,
+
+  // stall signals
+  output logic                          stall_o,
+
+  // dependency checks
+  input  logic [2:0][5:0]               read_regs_i,
+  input  logic [2:0]                    read_regs_valid_i,
+  output logic                          read_dep_o,
+
+  input  logic [1:0][5:0]               write_regs_i,
+  input  logic [1:0]                    write_regs_valid_i,
+  output logic                          write_dep_o,
+
+  // perf counter stuff
+  output logic                          perf_type_o,
+  output logic                          perf_cont_o,
+
+  // apu-interconnect
+  // handshake signals
+  output logic                          apu_master_req_o,
+  output logic                          apu_master_ready_o,
+  input logic                           apu_master_gnt_i,
+  // response channel
+  input logic                           apu_master_valid_i
+
+  );
+
+  logic [5:0]         addr_req, addr_inflight, addr_waiting;
+  logic [5:0]         addr_inflight_dn, addr_waiting_dn;
+  logic               valid_req, valid_inflight, valid_waiting;
+  logic               valid_inflight_dn, valid_waiting_dn;
+  logic               returned_req, returned_inflight, returned_waiting;
+
+  logic               req_accepted;
+  logic               active;
+  logic [1:0]         apu_lat;
+
+
+  logic [2:0] read_deps_req,  read_deps_inflight,  read_deps_waiting;
+  logic [1:0] write_deps_req, write_deps_inflight, write_deps_waiting;
+  logic       read_dep_req,   read_dep_inflight,   read_dep_waiting;
+  logic       write_dep_req,  write_dep_inflight,  write_dep_waiting;
+
+  logic stall_full, stall_type, stall_nack;
+
+  // Generate request signal; do not generate request if stalled unless it's a nack stall
+  assign valid_req    = enable_i & !(stall_full | stall_type);
+  assign addr_req     = apu_waddr_i;
+
+  assign req_accepted = valid_req & apu_master_gnt_i;
+
+  //
+  // In-flight instructions
+  //
+  // Check whether the instructions have returned
+  assign returned_req      = valid_req      &  apu_master_valid_i  & !valid_inflight & !valid_waiting;
+  assign returned_inflight = valid_inflight & (apu_master_valid_i) & !valid_waiting;
+  assign returned_waiting  = valid_waiting  & (apu_master_valid_i);
+
+  // Inflight and waiting registers
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if(~rst_ni) begin
+      valid_inflight   <= 1'b0;
+      valid_waiting    <= 1'b0;
+      addr_inflight    <= '0;
+      addr_waiting     <= '0;
+    end else begin
+       valid_inflight  <= valid_inflight_dn;
+       valid_waiting   <= valid_waiting_dn;
+       addr_inflight   <= addr_inflight_dn;
+       addr_waiting    <= addr_waiting_dn;
+    end
+  end
+
+  always_comb begin
+     valid_inflight_dn      = valid_inflight;
+     valid_waiting_dn       = valid_waiting;
+     addr_inflight_dn       = addr_inflight;
+     addr_waiting_dn        = addr_waiting;
+
+     if (req_accepted & !returned_req) begin // this is a multicycle request
+        valid_inflight_dn   = 1'b1;
+        addr_inflight_dn    = addr_req;
+        if (valid_inflight & !(returned_inflight)) begin // we already have an inflight instruction!
+           valid_waiting_dn = 1'b1;
+           addr_waiting_dn  = addr_inflight;
+        end
+        if (returned_waiting) begin // we have received a new request and waiting goes out of the pipe but will be refilled
+           valid_waiting_dn = 1'b1;
+           addr_waiting_dn  = addr_inflight;
+        end
+     end // no new request
+     else if (returned_inflight) begin // multicycle request has returned
+        valid_inflight_dn   = '0;
+        valid_waiting_dn    = '0;
+        addr_inflight_dn    = '0;
+        addr_waiting_dn     = '0;
+     end
+     else if (returned_waiting) begin // multicycle request has returned
+        valid_waiting_dn    = '0;
+        addr_waiting_dn     = '0;
+     end
+  end
+
+  //
+  // Active type
+  //
+  // Dispatcher is active when there is an unreturned instruction
+  assign active = valid_inflight | valid_waiting;
+
+  // Store the latency type whenever there is a request
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if(~rst_ni) begin
+      apu_lat    <= '0;
+    end else begin
+      if(valid_req) begin
+        apu_lat  <= apu_lat_i;
+      end
+    end
+  end
+
+  //
+  // Dependency checks
+  //
+  // There is a dependency if the register is equal to one of the instructions
+  generate
+    for (genvar i = 0; i < 3; i++) begin
+      assign read_deps_req[i]      = (read_regs_i[i] == addr_req)      & read_regs_valid_i[i];
+      assign read_deps_inflight[i] = (read_regs_i[i] == addr_inflight) & read_regs_valid_i[i];
+      assign read_deps_waiting[i]  = (read_regs_i[i] == addr_waiting)  & read_regs_valid_i[i];
+    end
+  endgenerate
+
+  generate
+    for (genvar i = 0; i < 2; i++) begin
+      assign write_deps_req[i]      = (write_regs_i[i] == addr_req)      & write_regs_valid_i[i];
+      assign write_deps_inflight[i] = (write_regs_i[i] == addr_inflight) & write_regs_valid_i[i];
+      assign write_deps_waiting[i]  = (write_regs_i[i] == addr_waiting)  & write_regs_valid_i[i];
+    end
+  endgenerate
+
+  // Reduce the individual dependency signals into one read and one write dependency
+  assign read_dep_req       = |read_deps_req       & valid_req      & !returned_req;
+  assign read_dep_inflight  = |read_deps_inflight  & valid_inflight & !returned_inflight;
+  assign read_dep_waiting   = |read_deps_waiting   & valid_waiting  & !returned_waiting;
+  assign write_dep_req      = |write_deps_req      & valid_req      & !returned_req;
+  assign write_dep_inflight = |write_deps_inflight & valid_inflight & !returned_inflight;
+  assign write_dep_waiting  = |write_deps_waiting  & valid_waiting  & !returned_waiting;
+
+  assign read_dep_o         = read_dep_req  | read_dep_inflight  | read_dep_waiting;
+  assign write_dep_o        = write_dep_req | write_dep_inflight | write_dep_waiting;
+
+  //
+  // Stall signals
+  //
+  // Stall if we cannot store any more outstanding requests
+  assign stall_full      = valid_inflight & valid_waiting;
+  // Stall if there is a type conflict. if apu is active we can only issue requests with a larger or equal latency
+  // than the latency of the inflight operation (apu_lat_i>=apu_lat). otherwise operations would overtake each other!
+  // so we stall if: (apu_lat_i = 1 & apu_lat = 2/3) | (apu_lat_i = 2 & apu_lat = 3) | (apu_lat_i = 3 (multicycle))
+  assign stall_type      = enable_i  & active & ((apu_lat_i==2'h1) | ((apu_lat_i==2'h2) & (apu_lat==2'h3)) | (apu_lat_i==2'h3));
+  assign stall_nack      = valid_req & !apu_master_gnt_i;
+  assign stall_o         = stall_full | stall_type | stall_nack;
+
+  //
+  // Generate Apu_master request
+  //
+  assign apu_master_req_o      = valid_req;
+
+  //
+  // Use Apu_master response
+  //
+  assign apu_master_ready_o     = 1'b1;
+
+  // Determine write register based on where the instruction returned.
+  always_comb begin
+    apu_waddr_o = '0;
+    if(returned_req)
+      apu_waddr_o = addr_req;
+    if(returned_inflight)
+      apu_waddr_o = addr_inflight;
+    if(returned_waiting)
+      apu_waddr_o = addr_waiting;
+  end
+
+  // Output active signal
+  assign active_o = active;
+
+  // Performance counter signals
+  assign perf_type_o = stall_type;
+  assign perf_cont_o = stall_nack;
+
+  assign apu_multicycle_o  =  (apu_lat == 2'h3);
+  assign apu_singlecycle_o = ~(valid_inflight | valid_waiting);
+
+  //
+  // Assertions
+  //
+
+`ifndef VERILATOR
+  assert property (
+    @(posedge clk_i) (apu_master_valid_i) |-> (valid_req | valid_inflight | valid_waiting))
+    else $warning("[APU Dispatcher] instruction returned while no instruction is in-flight");
+`endif
+
+endmodule
\ No newline at end of file
diff --git a/hw/deps/riscv/riscv_compressed_decoder.sv b/hw/deps/riscv/riscv_compressed_decoder.sv
new file mode 100644
index 0000000..50ecf56
--- /dev/null
+++ b/hw/deps/riscv/riscv_compressed_decoder.sv
@@ -0,0 +1,299 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Sven Stucki - svstucki@student.ethz.ch                     //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Compressed instruction decoder                             //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Decodes RISC-V compressed instructions into their RV32     //
+//                 equivalent. This module is fully combinatorial.            //
+//                 Float extensions added                                     //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+import riscv_defines::*;
+
+module riscv_compressed_decoder
+#(
+  parameter FPU = 0
+)
+(
+  input  logic [31:0] instr_i,
+  output logic [31:0] instr_o,
+  output logic        is_compressed_o,
+  output logic        illegal_instr_o
+);
+
+  //////////////////////////////////////////////////////////////////////////////////////////////////////
+  //   ____                                                 _   ____                     _            //
+  //  / ___|___  _ __ ___  _ __  _ __ ___  ___ ___  ___  __| | |  _ \  ___  ___ ___   __| | ___ _ __  //
+  // | |   / _ \| '_ ` _ \| '_ \| '__/ _ \/ __/ __|/ _ \/ _` | | | | |/ _ \/ __/ _ \ / _` |/ _ \ '__| //
+  // | |__| (_) | | | | | | |_) | | |  __/\__ \__ \  __/ (_| | | |_| |  __/ (_| (_) | (_| |  __/ |    //
+  //  \____\___/|_| |_| |_| .__/|_|  \___||___/___/\___|\__,_| |____/ \___|\___\___/ \__,_|\___|_|    //
+  //                      |_|                                                                         //
+  //////////////////////////////////////////////////////////////////////////////////////////////////////
+
+  generate
+
+  always_comb
+  begin
+    illegal_instr_o = 1'b0;
+    instr_o         = '0;
+
+    unique case (instr_i[1:0])
+      // C0
+      2'b00: begin
+        unique case (instr_i[15:13])
+          3'b000: begin
+            // c.addi4spn -> addi rd', x2, imm
+            instr_o = {2'b0, instr_i[10:7], instr_i[12:11], instr_i[5], instr_i[6], 2'b00, 5'h02, 3'b000, 2'b01, instr_i[4:2], OPCODE_OPIMM};
+            if (instr_i[12:5] == 8'b0)  illegal_instr_o = 1'b1;
+          end
+
+          3'b001: begin
+            // c.fld -> fld rd', imm(rs1')
+          if (FPU==1) // instr_i[12:10]-> offset[5:3],  instr_i[6:5]-> offset[7:6]
+            instr_o = {4'b0, instr_i[6:5], instr_i[12:10], 3'b000, 2'b01, instr_i[9:7], 3'b011, 2'b01, instr_i[4:2], OPCODE_LOAD_FP};
+          else
+            illegal_instr_o = 1'b1;
+          end
+
+          3'b010: begin
+            // c.lw -> lw rd', imm(rs1')
+            instr_o = {5'b0, instr_i[5], instr_i[12:10], instr_i[6], 2'b00, 2'b01, instr_i[9:7], 3'b010, 2'b01, instr_i[4:2], OPCODE_LOAD};
+          end
+
+          3'b011: begin
+            // c.flw -> flw rd', imm(rs1')
+             if (FPU==1)
+               instr_o = {5'b0, instr_i[5], instr_i[12:10], instr_i[6], 2'b00, 2'b01, instr_i[9:7], 3'b010, 2'b01, instr_i[4:2], OPCODE_LOAD_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+
+          3'b101: begin
+            // c.fsd -> fsd rs2', imm(rs1')
+            if (FPU==1) // instr_i[12:10] -> offset[5:3], instr_i[6:5] -> offset[7:6]
+              instr_o = {4'b0, instr_i[6:5], instr_i[12], 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b011, instr_i[11:10], 3'b000, OPCODE_STORE_FP};
+            else
+              illegal_instr_o = 1'b1;
+          end
+
+          3'b110: begin
+            // c.sw -> sw rs2', imm(rs1')
+            instr_o = {5'b0, instr_i[5], instr_i[12], 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b010, instr_i[11:10], instr_i[6], 2'b00, OPCODE_STORE};
+          end
+
+          3'b111: begin
+            // c.fsw -> fsw rs2', imm(rs1')
+             if (FPU==1)
+               instr_o = {5'b0, instr_i[5], instr_i[12], 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b010, instr_i[11:10], instr_i[6], 2'b00, OPCODE_STORE_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+          default: begin
+            illegal_instr_o = 1'b1;
+          end
+        endcase
+      end
+
+
+      // C1
+      2'b01: begin
+        unique case (instr_i[15:13])
+          3'b000: begin
+            // c.addi -> addi rd, rd, nzimm
+            // c.nop
+            instr_o = {{6 {instr_i[12]}}, instr_i[12], instr_i[6:2], instr_i[11:7], 3'b0, instr_i[11:7], OPCODE_OPIMM};
+          end
+
+          3'b001, 3'b101: begin
+            // 001: c.jal -> jal x1, imm
+            // 101: c.j   -> jal x0, imm
+            instr_o = {instr_i[12], instr_i[8], instr_i[10:9], instr_i[6], instr_i[7], instr_i[2], instr_i[11], instr_i[5:3], {9 {instr_i[12]}}, 4'b0, ~instr_i[15], OPCODE_JAL};
+          end
+
+          3'b010: begin
+            // c.li -> addi rd, x0, nzimm
+            instr_o = {{6 {instr_i[12]}}, instr_i[12], instr_i[6:2], 5'b0, 3'b0, instr_i[11:7], OPCODE_OPIMM};
+            if (instr_i[11:7] == 5'b0)  illegal_instr_o = 1'b1;
+          end
+
+          3'b011: begin
+            // c.lui -> lui rd, imm
+            instr_o = {{15 {instr_i[12]}}, instr_i[6:2], instr_i[11:7], OPCODE_LUI};
+
+            if (instr_i[11:7] == 5'h02) begin
+              // c.addi16sp -> addi x2, x2, nzimm
+              instr_o = {{3 {instr_i[12]}}, instr_i[4:3], instr_i[5], instr_i[2], instr_i[6], 4'b0, 5'h02, 3'b000, 5'h02, OPCODE_OPIMM};
+            end else if (instr_i[11:7] == 5'b0) begin
+              illegal_instr_o = 1'b1;
+            end
+
+            if ({instr_i[12], instr_i[6:2]} == 6'b0) illegal_instr_o = 1'b1;
+          end
+
+          3'b100: begin
+            unique case (instr_i[11:10])
+              2'b00,
+              2'b01: begin
+                // 00: c.srli -> srli rd, rd, shamt
+                // 01: c.srai -> srai rd, rd, shamt
+                instr_o = {1'b0, instr_i[10], 5'b0, instr_i[6:2], 2'b01, instr_i[9:7], 3'b101, 2'b01, instr_i[9:7], OPCODE_OPIMM};
+                if (instr_i[12] == 1'b1)  illegal_instr_o = 1'b1;
+                if (instr_i[6:2] == 5'b0) illegal_instr_o = 1'b1;
+              end
+
+              2'b10: begin
+                // c.andi -> andi rd, rd, imm
+                instr_o = {{6 {instr_i[12]}}, instr_i[12], instr_i[6:2], 2'b01, instr_i[9:7], 3'b111, 2'b01, instr_i[9:7], OPCODE_OPIMM};
+              end
+
+              2'b11: begin
+                unique case ({instr_i[12], instr_i[6:5]})
+                  3'b000: begin
+                    // c.sub -> sub rd', rd', rs2'
+                    instr_o = {2'b01, 5'b0, 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b000, 2'b01, instr_i[9:7], OPCODE_OP};
+                  end
+
+                  3'b001: begin
+                    // c.xor -> xor rd', rd', rs2'
+                    instr_o = {7'b0, 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b100, 2'b01, instr_i[9:7], OPCODE_OP};
+                  end
+
+                  3'b010: begin
+                    // c.or  -> or  rd', rd', rs2'
+                    instr_o = {7'b0, 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b110, 2'b01, instr_i[9:7], OPCODE_OP};
+                  end
+
+                  3'b011: begin
+                    // c.and -> and rd', rd', rs2'
+                    instr_o = {7'b0, 2'b01, instr_i[4:2], 2'b01, instr_i[9:7], 3'b111, 2'b01, instr_i[9:7], OPCODE_OP};
+                  end
+
+                  3'b100,
+                  3'b101,
+                  3'b110,
+                  3'b111: begin
+                    // 100: c.subw
+                    // 101: c.addw
+                    illegal_instr_o = 1'b1;
+                  end
+                endcase
+              end
+            endcase
+          end
+
+          3'b110, 3'b111: begin
+            // 0: c.beqz -> beq rs1', x0, imm
+            // 1: c.bnez -> bne rs1', x0, imm
+            instr_o = {{4 {instr_i[12]}}, instr_i[6:5], instr_i[2], 5'b0, 2'b01, instr_i[9:7], 2'b00, instr_i[13], instr_i[11:10], instr_i[4:3], instr_i[12], OPCODE_BRANCH};
+          end
+        endcase
+      end
+
+      // C2
+      2'b10: begin
+        unique case (instr_i[15:13])
+          3'b000: begin
+            // c.slli -> slli rd, rd, shamt
+            instr_o = {7'b0, instr_i[6:2], instr_i[11:7], 3'b001, instr_i[11:7], OPCODE_OPIMM};
+            if (instr_i[11:7] == 5'b0)  illegal_instr_o = 1'b1;
+            if (instr_i[12] == 1'b1 || instr_i[6:2] == 5'b0)  illegal_instr_o = 1'b1;
+          end
+
+          3'b001: begin
+            // c.fldsp -> fld rd, imm(x2)
+             if (FPU==1) // instr_i[6:5] -> offset[4:3], instr_i[4:2] -> offset[8:6], instr_i[12] -> offset[5]
+               instr_o = {3'b0, instr_i[4:2], instr_i[12], instr_i[6:5], 3'b000, 5'h02, 3'b011, instr_i[11:7], OPCODE_LOAD_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+
+          3'b010: begin
+            // c.lwsp -> lw rd, imm(x2)
+            instr_o = {4'b0, instr_i[3:2], instr_i[12], instr_i[6:4], 2'b00, 5'h02, 3'b010, instr_i[11:7], OPCODE_LOAD};
+            if (instr_i[11:7] == 5'b0)  illegal_instr_o = 1'b1;
+          end
+
+          3'b011: begin
+            // c.flwsp -> flw rd, imm(x2)
+             if (FPU==1)
+               instr_o = {4'b0, instr_i[3:2], instr_i[12], instr_i[6:4], 2'b00, 5'h02, 3'b010, instr_i[11:7], OPCODE_LOAD_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+
+          3'b100: begin
+            if (instr_i[12] == 1'b0) begin
+              // c.mv -> add rd/rs1, x0, rs2
+              instr_o = {7'b0, instr_i[6:2], 5'b0, 3'b0, instr_i[11:7], OPCODE_OP};
+
+              if (instr_i[6:2] == 5'b0) begin
+                // c.jr -> jalr x0, rd/rs1, 0
+                instr_o = {12'b0, instr_i[11:7], 3'b0, 5'b0, OPCODE_JALR};
+              end
+            end else begin
+              // c.add -> add rd, rd, rs2
+              instr_o = {7'b0, instr_i[6:2], instr_i[11:7], 3'b0, instr_i[11:7], OPCODE_OP};
+
+              if (instr_i[11:7] == 5'b0) begin
+                // c.ebreak -> ebreak
+                instr_o = {32'h00_10_00_73};
+                if (instr_i[6:2] != 5'b0)
+                  illegal_instr_o = 1'b1;
+              end else if (instr_i[6:2] == 5'b0) begin
+                // c.jalr -> jalr x1, rs1, 0
+                instr_o = {12'b0, instr_i[11:7], 3'b000, 5'b00001, OPCODE_JALR};
+              end
+            end
+          end
+
+          3'b101: begin
+            // c.fsdsp -> fsd rs2, imm(x2)
+             if (FPU==1) // instr_i[12:10] -> offset[5:3], instr_i[9:7] -> offset[8:6]
+               instr_o = {3'b0, instr_i[9:7], instr_i[12], instr_i[6:2], 5'h02, 3'b011, instr_i[11:10], 3'b000, OPCODE_STORE_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+          3'b110: begin
+            // c.swsp -> sw rs2, imm(x2)
+            instr_o = {4'b0, instr_i[8:7], instr_i[12], instr_i[6:2], 5'h02, 3'b010, instr_i[11:9], 2'b00, OPCODE_STORE};
+          end
+
+          3'b111: begin
+            // c.fswsp -> fsw rs2, imm(x2)
+             if (FPU==1)
+               instr_o = {4'b0, instr_i[8:7], instr_i[12], instr_i[6:2], 5'h02, 3'b010, instr_i[11:9], 2'b00, OPCODE_STORE_FP};
+             else
+               illegal_instr_o = 1'b1;
+          end
+        endcase
+      end
+
+      default: begin
+        // 32 bit (or more) instruction
+        instr_o = instr_i;
+      end
+    endcase
+  end
+
+  endgenerate
+
+  assign is_compressed_o = (instr_i[1:0] != 2'b11);
+
+endmodule
diff --git a/hw/deps/riscv/riscv_controller.sv b/hw/deps/riscv/riscv_controller.sv
new file mode 100644
index 0000000..8813796
--- /dev/null
+++ b/hw/deps/riscv/riscv_controller.sv
@@ -0,0 +1,1138 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Matthias Baer - baermatt@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                 Robert Balas - balasr@iis.ee.ethz.ch                       //
+//                 Andrea Bettati - andrea.bettati@studenti.unipr.it          //
+//                                                                            //
+// Design Name:    Main controller                                            //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Main CPU controller of the processor                       //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+
+module riscv_controller
+#(
+  parameter FPU               = 0
+)
+(
+  input  logic        clk,
+  input  logic        rst_n,
+
+  input  logic        fetch_enable_i,             // Start the decoding
+  output logic        ctrl_busy_o,                // Core is busy processing instructions
+  output logic        first_fetch_o,              // Core is at the FIRST FETCH stage
+  output logic        is_decoding_o,              // Core is in decoding state
+  input  logic        is_fetch_failed_i,
+
+  // decoder related signals
+  output logic        deassert_we_o,              // deassert write enable for next instruction
+
+  input  logic        illegal_insn_i,             // decoder encountered an invalid instruction
+  input  logic        ecall_insn_i,               // ecall encountered an mret instruction
+  input  logic        mret_insn_i,                // decoder encountered an mret instruction
+  input  logic        uret_insn_i,                // decoder encountered an uret instruction
+
+  input  logic        dret_insn_i,                // decoder encountered an dret instruction
+
+  input  logic        mret_dec_i,
+  input  logic        uret_dec_i,
+  input  logic        dret_dec_i,
+
+  input  logic        pipe_flush_i,               // decoder wants to do a pipe flush
+  input  logic        ebrk_insn_i,                // decoder encountered an ebreak instruction
+  input  logic        fencei_insn_i,              // decoder encountered an fence.i instruction
+  input  logic        csr_status_i,               // decoder encountered an csr status instruction
+  input  logic        instr_multicycle_i,         // true when multiple cycles are decoded
+
+  output logic        hwloop_mask_o,              //prevent writes on the hwloop instructions in case interrupt are taken
+
+  // from IF/ID pipeline
+  input  logic        instr_valid_i,              // instruction coming from IF/ID pipeline is valid
+
+  // from prefetcher
+  output logic        instr_req_o,                // Start fetching instructions
+
+  // to prefetcher
+  output logic        pc_set_o,                   // jump to address set by pc_mux
+  output logic [2:0]  pc_mux_o,                   // Selector in the Fetch stage to select the rigth PC (normal, jump ...)
+  output logic [2:0]  exc_pc_mux_o,               // Selects target PC for exception
+  output logic [1:0]  trap_addr_mux_o,            // Selects trap address base
+
+  // LSU
+  input  logic        data_req_ex_i,              // data memory access is currently performed in EX stage
+  input  logic        data_we_ex_i,
+  input  logic        data_misaligned_i,
+  input  logic        data_load_event_i,
+  input  logic        data_err_i,
+  output logic        data_err_ack_o,
+
+  // from ALU
+  input  logic        mult_multicycle_i,          // multiplier is taken multiple cycles and uses op c as storage
+
+  // APU dependency checks
+  input  logic        apu_en_i,
+  input  logic        apu_read_dep_i,
+  input  logic        apu_write_dep_i,
+
+  output logic        apu_stall_o,
+
+  // jump/branch signals
+  input  logic        branch_taken_ex_i,          // branch taken signal from EX ALU
+  input  logic [1:0]  jump_in_id_i,               // jump is being calculated in ALU
+  input  logic [1:0]  jump_in_dec_i,              // jump is being calculated in ALU
+
+  // Interrupt Controller Signals
+  input  logic        irq_pending_i,
+  input  logic        irq_req_ctrl_i,
+  input  logic        irq_sec_ctrl_i,
+  input  logic [5:0]  irq_id_ctrl_i,
+  input  logic        m_IE_i,                     // interrupt enable bit from CSR (M mode)
+  input  logic        u_IE_i,                     // interrupt enable bit from CSR (U mode)
+  input  PrivLvl_t    current_priv_lvl_i,
+
+  output logic        irq_ack_o,
+  output logic [5:0]  irq_id_o,
+
+  output logic [5:0]  exc_cause_o,
+  output logic        exc_ack_o,
+  output logic        exc_kill_o,
+
+  // Debug Signal
+  output logic         debug_mode_o,
+  output logic [2:0]   debug_cause_o,
+  output logic         debug_csr_save_o,
+  input  logic         debug_req_i,
+  input  logic         debug_single_step_i,
+  input  logic         debug_ebreakm_i,
+  input  logic         debug_ebreaku_i,
+  input  logic         trigger_match_i,
+
+  output logic        csr_save_if_o,
+  output logic        csr_save_id_o,
+  output logic        csr_save_ex_o,
+  output logic [6:0]  csr_cause_o,
+  output logic        csr_irq_sec_o,
+  output logic        csr_restore_mret_id_o,
+  output logic        csr_restore_uret_id_o,
+
+  output logic        csr_restore_dret_id_o,
+
+  output logic        csr_save_cause_o,
+
+
+  // Regfile target
+  input  logic        regfile_we_id_i,            // currently decoded we enable
+  input  logic [5:0]  regfile_alu_waddr_id_i,     // currently decoded target address
+
+  // Forwarding signals from regfile
+  input  logic        regfile_we_ex_i,            // FW: write enable from  EX stage
+  input  logic [5:0]  regfile_waddr_ex_i,         // FW: write address from EX stage
+  input  logic        regfile_we_wb_i,            // FW: write enable from  WB stage
+  input  logic        regfile_alu_we_fw_i,        // FW: ALU/MUL write enable from  EX stage
+
+  // forwarding signals
+  output logic [1:0]  operand_a_fw_mux_sel_o,     // regfile ra data selector form ID stage
+  output logic [1:0]  operand_b_fw_mux_sel_o,     // regfile rb data selector form ID stage
+  output logic [1:0]  operand_c_fw_mux_sel_o,     // regfile rc data selector form ID stage
+
+  // forwarding detection signals
+  input logic         reg_d_ex_is_reg_a_i,
+  input logic         reg_d_ex_is_reg_b_i,
+  input logic         reg_d_ex_is_reg_c_i,
+  input logic         reg_d_wb_is_reg_a_i,
+  input logic         reg_d_wb_is_reg_b_i,
+  input logic         reg_d_wb_is_reg_c_i,
+  input logic         reg_d_alu_is_reg_a_i,
+  input logic         reg_d_alu_is_reg_b_i,
+  input logic         reg_d_alu_is_reg_c_i,
+
+  // stall signals
+  output logic        halt_if_o,
+  output logic        halt_id_o,
+
+  output logic        misaligned_stall_o,
+  output logic        jr_stall_o,
+  output logic        load_stall_o,
+
+  input  logic        id_ready_i,                 // ID stage is ready
+
+  input  logic        ex_valid_i,                 // EX stage is done
+
+  input  logic        wb_ready_i,                 // WB stage is ready
+
+  // Performance Counters
+  output logic        perf_jump_o,                // we are executing a jump instruction   (j, jr, jal, jalr)
+  output logic        perf_jr_stall_o,            // stall due to jump-register-hazard
+  output logic        perf_ld_stall_o,            // stall due to load-use-hazard
+  output logic        perf_pipeline_stall_o       // stall due to elw extra cycles
+);
+
+  // FSM state encoding
+  ctrl_state_e ctrl_fsm_cs, ctrl_fsm_ns;
+
+  logic jump_done, jump_done_q, jump_in_dec, branch_in_id;
+  logic boot_done, boot_done_q;
+  logic irq_enable_int;
+  logic data_err_q;
+
+  logic debug_mode_q, debug_mode_n;
+  logic ebrk_force_debug_mode;
+
+  logic illegal_insn_q, illegal_insn_n;
+
+  logic instr_valid_irq_flush_n, instr_valid_irq_flush_q;
+
+`ifndef SYNTHESIS
+  // synopsys translate_off
+  // make sure we are called later so that we do not generate messages for
+  // glitches
+  always_ff @(negedge clk)
+  begin
+    // print warning in case of decoding errors
+    if (is_decoding_o && illegal_insn_i) begin
+      $display("%t: Illegal instruction (core %0d) at PC 0x%h:", $time, riscv_core.hart_id_i[3:0],
+               riscv_id_stage.pc_id_i);
+    end
+  end
+  // synopsys translate_on
+`endif
+
+
+  ////////////////////////////////////////////////////////////////////////////////////////////
+  //   ____ ___  ____  _____    ____ ___  _   _ _____ ____   ___  _     _     _____ ____    //
+  //  / ___/ _ \|  _ \| ____|  / ___/ _ \| \ | |_   _|  _ \ / _ \| |   | |   | ____|  _ \   //
+  // | |  | | | | |_) |  _|   | |  | | | |  \| | | | | |_) | | | | |   | |   |  _| | |_) |  //
+  // | |__| |_| |  _ <| |___  | |__| |_| | |\  | | | |  _ <| |_| | |___| |___| |___|  _ <   //
+  //  \____\___/|_| \_\_____|  \____\___/|_| \_| |_| |_| \_\\___/|_____|_____|_____|_| \_\  //
+  //                                                                                        //
+  ////////////////////////////////////////////////////////////////////////////////////////////
+
+  always_comb
+  begin
+    // Default values
+    instr_req_o            = 1'b1;
+
+    exc_ack_o              = 1'b0;
+    exc_kill_o             = 1'b0;
+    data_err_ack_o         = 1'b0;
+
+    csr_save_if_o          = 1'b0;
+    csr_save_id_o          = 1'b0;
+    csr_save_ex_o          = 1'b0;
+    csr_restore_mret_id_o  = 1'b0;
+    csr_restore_uret_id_o  = 1'b0;
+
+    csr_restore_dret_id_o  = 1'b0;
+
+    csr_save_cause_o       = 1'b0;
+
+    exc_cause_o            = '0;
+    exc_pc_mux_o           = EXC_PC_IRQ;
+    trap_addr_mux_o        = TRAP_MACHINE;
+
+    csr_cause_o            = '0;
+    csr_irq_sec_o          = 1'b0;
+
+    pc_mux_o               = PC_BOOT;
+    pc_set_o               = 1'b0;
+    jump_done              = jump_done_q;
+
+    ctrl_fsm_ns            = ctrl_fsm_cs;
+
+    ctrl_busy_o            = 1'b1;
+    first_fetch_o          = 1'b0;
+
+    halt_if_o              = 1'b0;
+    halt_id_o              = 1'b0;
+    irq_ack_o              = 1'b0;
+    irq_id_o               = irq_id_ctrl_i[5:0];
+
+    boot_done              = 1'b0;
+    jump_in_dec            = jump_in_dec_i == BRANCH_JALR || jump_in_dec_i == BRANCH_JAL;
+    branch_in_id           = jump_in_id_i == BRANCH_COND;
+    irq_enable_int         =  ((u_IE_i | irq_sec_ctrl_i) & current_priv_lvl_i == PRIV_LVL_U) | (m_IE_i & current_priv_lvl_i == PRIV_LVL_M);
+
+    ebrk_force_debug_mode  = (debug_ebreakm_i && current_priv_lvl_i == PRIV_LVL_M) ||
+                             (debug_ebreaku_i && current_priv_lvl_i == PRIV_LVL_U);
+    debug_csr_save_o       = 1'b0;
+    debug_cause_o          = DBG_CAUSE_EBREAK;
+    debug_mode_n           = debug_mode_q;
+
+    illegal_insn_n         = illegal_insn_q;
+    // a trap towards the debug unit is generated when one of the
+    // following conditions are true:
+    // - ebreak instruction encountered
+    // - single-stepping mode enabled
+    // - illegal instruction exception and IIE bit is set
+    // - IRQ and INTE bit is set and no exception is currently running
+    // - Debuger requests halt
+
+    perf_pipeline_stall_o  = 1'b0;
+
+
+    //this signal goes to 1 only registered interrupt requests are killed by exc_kill_o
+    //so that the current instructions will have the deassert_we_o signal equal to 0 once the controller is back to DECODE
+    instr_valid_irq_flush_n = 1'b0;
+
+    hwloop_mask_o           = 1'b0;
+
+    unique case (ctrl_fsm_cs)
+      // We were just reset, wait for fetch_enable
+      RESET:
+      begin
+        is_decoding_o = 1'b0;
+        instr_req_o   = 1'b0;
+        if (fetch_enable_i == 1'b1)
+        begin
+          ctrl_fsm_ns = BOOT_SET;
+        end
+      end
+
+      // copy boot address to instr fetch address
+      BOOT_SET:
+      begin
+        is_decoding_o = 1'b0;
+        instr_req_o   = 1'b1;
+        pc_mux_o      = PC_BOOT;
+        pc_set_o      = 1'b1;
+        boot_done     = 1'b1;
+        ctrl_fsm_ns   = FIRST_FETCH;
+      end
+
+      WAIT_SLEEP:
+      begin
+        is_decoding_o = 1'b0;
+        ctrl_busy_o   = 1'b0;
+        instr_req_o   = 1'b0;
+        halt_if_o     = 1'b1;
+        halt_id_o     = 1'b1;
+        ctrl_fsm_ns   = SLEEP;
+      end
+
+      // instruction in if_stage is already valid
+      SLEEP:
+      begin
+        // we begin execution when an
+        // interrupt has arrived
+        is_decoding_o = 1'b0;
+        ctrl_busy_o   = 1'b0;
+        instr_req_o   = 1'b0;
+        halt_if_o     = 1'b1;
+        halt_id_o     = 1'b1;
+
+
+        // normal execution flow
+        // in debug mode or single step mode we leave immediately (wfi=nop)
+        if (irq_pending_i || (debug_req_i || debug_mode_q || debug_single_step_i || trigger_match_i)) begin
+          ctrl_fsm_ns  = FIRST_FETCH;
+        end
+
+      end
+
+      FIRST_FETCH:
+      begin
+        is_decoding_o = 1'b0;
+        first_fetch_o = 1'b1;
+        // Stall because of IF miss
+        if ((id_ready_i == 1'b1) )
+        begin
+          ctrl_fsm_ns = DECODE;
+        end
+
+        // handle interrupts
+        if (irq_req_ctrl_i & irq_enable_int) begin
+          // This assumes that the pipeline is always flushed before
+          // going to sleep.
+          ctrl_fsm_ns = IRQ_TAKEN_IF;
+          halt_if_o   = 1'b1;
+          halt_id_o   = 1'b1;
+        end
+
+        if ((debug_req_i || trigger_match_i) & (~debug_mode_q))
+        begin
+          ctrl_fsm_ns = DBG_TAKEN_IF;
+          halt_if_o   = 1'b1;
+          halt_id_o   = 1'b1;
+        end
+
+      end
+
+      DECODE:
+      begin
+
+          if (branch_taken_ex_i)
+          begin //taken branch
+            // there is a branch in the EX stage that is taken
+
+            is_decoding_o = 1'b0;
+
+            pc_mux_o      = PC_BRANCH;
+            pc_set_o      = 1'b1;
+
+            // if we want to debug, flush the pipeline
+            // the current_pc_if will take the value of the next instruction to
+            // be executed (NPC)
+
+          end  //taken branch
+
+          else if (data_err_i)
+          begin //data error
+            // the current LW or SW have been blocked by the PMP
+
+            is_decoding_o     = 1'b0;
+            halt_if_o         = 1'b1;
+            halt_id_o         = 1'b1;
+            csr_save_ex_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+            data_err_ack_o    = 1'b1;
+            //no jump in this stage as we have to wait one cycle to go to Machine Mode
+
+            csr_cause_o       = data_we_ex_i ? EXC_CAUSE_STORE_FAULT : EXC_CAUSE_LOAD_FAULT;
+            ctrl_fsm_ns       = FLUSH_WB;
+
+          end  //data error
+
+          else if (is_fetch_failed_i)
+          begin
+
+            // the current instruction has been blocked by the PMP
+
+            is_decoding_o     = 1'b0;
+            halt_id_o         = 1'b1;
+            halt_if_o         = 1'b1;
+            csr_save_if_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+
+            //no jump in this stage as we have to wait one cycle to go to Machine Mode
+
+            csr_cause_o       = EXC_CAUSE_INSTR_FAULT;
+            ctrl_fsm_ns       = FLUSH_WB;
+
+
+          end
+          // decode and execute instructions only if the current conditional
+          // branch in the EX stage is either not taken, or there is no
+          // conditional branch in the EX stage
+          else if (instr_valid_i || instr_valid_irq_flush_q) //valid block or replay after interrupt speculation
+          begin // now analyze the current instruction in the ID stage
+
+            is_decoding_o = 1'b1;
+
+            unique case(1'b1)
+
+              //irq_req_ctrl_i comes from a FF in the interrupt controller
+              //irq_enable_int: check again irq_enable_int because xIE could have changed
+              //don't serve in debug mode
+              irq_req_ctrl_i & irq_enable_int & (~debug_req_i) & (~debug_mode_q):
+              begin
+                //Serving the external interrupt
+                halt_if_o     = 1'b1;
+                halt_id_o     = 1'b1;
+                ctrl_fsm_ns   = IRQ_FLUSH;
+                hwloop_mask_o = 1'b1;
+              end
+
+
+              (debug_req_i || trigger_match_i) & (~debug_mode_q):
+              begin
+                //Serving the debug
+                halt_if_o     = 1'b1;
+                halt_id_o     = 1'b1;
+                ctrl_fsm_ns   = DBG_FLUSH;
+              end
+
+
+              default:
+              begin
+
+                exc_kill_o    = irq_req_ctrl_i ? 1'b1 : 1'b0;
+
+                if(illegal_insn_i) begin
+
+                  halt_if_o         = 1'b1;
+                  halt_id_o         = 1'b1;
+                  ctrl_fsm_ns       = FLUSH_EX;
+                  illegal_insn_n    = 1'b1;
+                end else begin
+
+                  //decoding block
+                  unique case (1'b1)
+
+                    jump_in_dec: begin
+                    // handle unconditional jumps
+                    // we can jump directly since we know the address already
+                    // we don't need to worry about conditional branches here as they
+                    // will be evaluated in the EX stage
+                      pc_mux_o = PC_JUMP;
+                      // if there is a jr stall, wait for it to be gone
+                      if ((~jr_stall_o) && (~jump_done_q)) begin
+                        pc_set_o    = 1'b1;
+                        jump_done   = 1'b1;
+                      end
+
+                    end
+                    ebrk_insn_i: begin
+                      halt_if_o     = 1'b1;
+                      halt_id_o     = 1'b1;
+
+                      if (debug_mode_q)
+                        // we got back to the park loop in the debug rom
+                        ctrl_fsm_ns = DBG_FLUSH;
+
+                      else if (ebrk_force_debug_mode)
+                        // debug module commands us to enter debug mode anyway
+                        ctrl_fsm_ns  = DBG_FLUSH;
+
+                      else begin
+                        // otherwise just a normal ebreak exception
+                        ctrl_fsm_ns = FLUSH_EX;
+                      end
+
+                    end
+                    pipe_flush_i: begin
+                      halt_if_o     = 1'b1;
+                      halt_id_o     = 1'b1;
+                      ctrl_fsm_ns   = FLUSH_EX;
+                    end
+                    ecall_insn_i: begin
+                      halt_if_o     = 1'b1;
+                      halt_id_o     = 1'b1;
+                      ctrl_fsm_ns   = FLUSH_EX;
+                    end
+                    fencei_insn_i: begin
+                      halt_if_o     = 1'b1;
+                      halt_id_o     = 1'b1;
+                      ctrl_fsm_ns   = FLUSH_EX;
+                    end
+                    mret_insn_i | uret_insn_i | dret_insn_i: begin
+                      halt_if_o     = 1'b1;
+                      halt_id_o     = 1'b1;
+                      ctrl_fsm_ns   = FLUSH_EX;
+                    end
+                    csr_status_i: begin
+                      halt_if_o     = 1'b1;
+                      ctrl_fsm_ns   = id_ready_i ? FLUSH_EX : DECODE;
+                    end
+                    data_load_event_i: begin
+                      ctrl_fsm_ns   = id_ready_i ? ELW_EXE : DECODE;
+                      halt_if_o     = 1'b1;
+                    end
+                    default:;
+
+                  endcase // unique case (1'b1)
+                end
+
+                if (debug_single_step_i & ~debug_mode_q) begin
+                    // prevent any more instructions from executing
+                    halt_if_o = 1'b1;
+
+                    // we don't handle dret here because its should be illegal
+                    // anyway in this context
+
+                    // illegal, ecall, ebrk and xrettransition to later to a DBG
+                    // state since we need the return address which is
+                    // determined later
+
+                    // TODO: handle ebrk_force_debug_mode plus single stepping over ebreak
+                    if (id_ready_i) begin
+                    // make sure the current instruction has been executed
+                        unique case(1'b1)
+                        illegal_insn_i | ecall_insn_i:
+                            ctrl_fsm_ns = FLUSH_EX; // TODO: flush ex
+                        (~ebrk_force_debug_mode & ebrk_insn_i):
+                            ctrl_fsm_ns = FLUSH_EX;
+                        mret_insn_i | uret_insn_i:
+                            ctrl_fsm_ns = FLUSH_EX;
+                        branch_in_id:
+                            ctrl_fsm_ns = DBG_WAIT_BRANCH;
+                        default:
+                            // regular instruction
+                            ctrl_fsm_ns = DBG_FLUSH;
+                        endcase // unique case (1'b1)
+                    end
+                end
+
+              end //decoding block
+            endcase
+          end  //valid block
+          else begin
+            is_decoding_o         = 1'b0;
+            perf_pipeline_stall_o = data_load_event_i;
+          end
+      end
+
+
+      // flush the pipeline, insert NOP into EX stage
+      FLUSH_EX:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o = 1'b1;
+        halt_id_o = 1'b1;
+
+        if (data_err_i)
+        begin //data error
+            // the current LW or SW have been blocked by the PMP
+            csr_save_ex_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+            data_err_ack_o    = 1'b1;
+            //no jump in this stage as we have to wait one cycle to go to Machine Mode
+            csr_cause_o       = data_we_ex_i ? EXC_CAUSE_STORE_FAULT : EXC_CAUSE_LOAD_FAULT;
+            ctrl_fsm_ns       = FLUSH_WB;
+            //putting illegal to 0 as if it was 1, the core is going to jump to the exception of the EX stage,
+            //so the illegal was never executed
+            illegal_insn_n    = 1'b0;
+        end  //data erro
+        else if (ex_valid_i) begin
+          //check done to prevent data harzard in the CSR registers
+          ctrl_fsm_ns = FLUSH_WB;
+
+          if(illegal_insn_q) begin
+            csr_save_id_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+            csr_cause_o       = EXC_CAUSE_ILLEGAL_INSN;
+          end else begin
+            unique case (1'b1)
+              ebrk_insn_i: begin
+                csr_save_id_o     = 1'b1;
+                csr_save_cause_o  = 1'b1;
+                csr_cause_o       = EXC_CAUSE_BREAKPOINT;
+              end
+              ecall_insn_i: begin
+                csr_save_id_o     = 1'b1;
+                csr_save_cause_o  = 1'b1;
+                csr_cause_o       = current_priv_lvl_i == PRIV_LVL_U ? EXC_CAUSE_ECALL_UMODE : EXC_CAUSE_ECALL_MMODE;
+              end
+              default:;
+            endcase // unique case (1'b1)
+          end
+
+        end
+      end
+
+
+      IRQ_FLUSH:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o   = 1'b1;
+        halt_id_o   = 1'b1;
+
+        if (data_err_i)
+        begin //data error
+            // the current LW or SW have been blocked by the PMP
+            csr_save_ex_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+            data_err_ack_o    = 1'b1;
+            //no jump in this stage as we have to wait one cycle to go to Machine Mode
+            csr_cause_o       = data_we_ex_i ? EXC_CAUSE_STORE_FAULT : EXC_CAUSE_LOAD_FAULT;
+            ctrl_fsm_ns       = FLUSH_WB;
+
+        end  //data error
+        else begin
+          if(irq_pending_i & irq_enable_int) begin
+            ctrl_fsm_ns = IRQ_TAKEN_ID;
+          end else begin
+            // we can go back to decode in case the IRQ is not taken (no ELW REPLAY)
+            exc_kill_o              = 1'b1;
+            instr_valid_irq_flush_n = 1'b1;
+            ctrl_fsm_ns             = DECODE;
+          end
+        end
+      end
+
+      IRQ_FLUSH_ELW:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o   = 1'b1;
+        halt_id_o   = 1'b1;
+
+        perf_pipeline_stall_o = data_load_event_i;
+
+        if(irq_pending_i & irq_enable_int) begin
+            ctrl_fsm_ns = IRQ_TAKEN_ID;
+        end else begin
+          // we can go back to decode in case the IRQ is not taken (no ELW REPLAY)
+          exc_kill_o              = 1'b1;
+          ctrl_fsm_ns             = DECODE;
+        end
+      end
+
+      ELW_EXE:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o   = 1'b1;
+        halt_id_o   = 1'b1;
+
+
+        //if we are here, a elw is executing now in the EX stage
+        //or if an interrupt has been received
+        //the ID stage contains the PC_ID of the elw, therefore halt_id is set to invalid the instruction
+        //If an interrupt occurs, we replay the ELW
+        //No needs to check irq_int_req_i since in the EX stage there is only the elw, no CSR pendings
+        if(id_ready_i)
+          ctrl_fsm_ns = ((debug_req_i || trigger_match_i) & ~debug_mode_q) ? DBG_FLUSH : IRQ_FLUSH_ELW;
+          // if from the ELW EXE we go to IRQ_FLUSH_ELW, it is assumed that if there was an IRQ req together with the grant and IE was valid, then
+          // there must be no hazard due to xIE
+        else
+          ctrl_fsm_ns = ELW_EXE;
+
+        perf_pipeline_stall_o = data_load_event_i;
+      end
+
+      IRQ_TAKEN_ID:
+      begin
+        is_decoding_o = 1'b0;
+
+        pc_set_o          = 1'b1;
+        pc_mux_o          = PC_EXCEPTION;
+        exc_pc_mux_o      = EXC_PC_IRQ;
+        exc_cause_o       = irq_id_ctrl_i;
+        csr_irq_sec_o     = irq_sec_ctrl_i;
+
+        // IRQs (standard plus extension)
+        irq_ack_o         = 1'b1;
+        if(irq_sec_ctrl_i)
+          trap_addr_mux_o  = TRAP_MACHINE;
+        else
+          trap_addr_mux_o  = current_priv_lvl_i == PRIV_LVL_U ? TRAP_USER : TRAP_MACHINE;
+
+        csr_save_cause_o  = 1'b1;
+        csr_cause_o       = {1'b1,irq_id_ctrl_i};
+        csr_save_id_o     = 1'b1;
+        exc_ack_o         = 1'b1;
+        ctrl_fsm_ns       = DECODE;
+      end
+
+
+      IRQ_TAKEN_IF:
+      begin
+        is_decoding_o = 1'b0;
+
+        pc_set_o          = 1'b1;
+        pc_mux_o          = PC_EXCEPTION;
+        exc_pc_mux_o      = EXC_PC_IRQ;
+        exc_cause_o       = irq_id_ctrl_i;
+        csr_irq_sec_o     = irq_sec_ctrl_i;
+
+        // IRQs (standard plus extension)
+        irq_ack_o         = 1'b1;
+        if(irq_sec_ctrl_i)
+          trap_addr_mux_o = TRAP_MACHINE;
+        else
+          trap_addr_mux_o = current_priv_lvl_i == PRIV_LVL_U ? TRAP_USER : TRAP_MACHINE;
+
+        csr_save_cause_o  = 1'b1;
+        csr_cause_o       = {1'b1,irq_id_ctrl_i};
+        csr_save_if_o     = 1'b1;
+        exc_ack_o         = 1'b1;
+        ctrl_fsm_ns       = DECODE;
+      end
+
+
+      // flush the pipeline, insert NOP into EX and WB stage
+      FLUSH_WB:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o = 1'b1;
+        halt_id_o = 1'b1;
+
+        ctrl_fsm_ns = DECODE;
+
+        if(data_err_q) begin
+            //data_error
+            pc_mux_o              = PC_EXCEPTION;
+            pc_set_o              = 1'b1;
+            trap_addr_mux_o       = TRAP_MACHINE;
+            //little hack during testing
+            exc_pc_mux_o          = EXC_PC_EXCEPTION;
+            exc_cause_o           = data_we_ex_i ? EXC_CAUSE_LOAD_FAULT : EXC_CAUSE_STORE_FAULT;
+
+        end
+        else if (is_fetch_failed_i) begin
+            //data_error
+            pc_mux_o              = PC_EXCEPTION;
+            pc_set_o              = 1'b1;
+            trap_addr_mux_o       = TRAP_MACHINE;
+            exc_pc_mux_o          = EXC_PC_EXCEPTION;
+            exc_cause_o           = EXC_CAUSE_INSTR_FAULT;
+
+        end
+        else begin
+          if(illegal_insn_q) begin
+              //exceptions
+              pc_mux_o              = PC_EXCEPTION;
+              pc_set_o              = 1'b1;
+              trap_addr_mux_o       = TRAP_MACHINE;
+              exc_pc_mux_o          = EXC_PC_EXCEPTION;
+              illegal_insn_n        = 1'b0;
+              if (debug_single_step_i && ~debug_mode_q)
+                  ctrl_fsm_ns = DBG_TAKEN_IF;
+          end else begin
+            unique case(1'b1)
+              ebrk_insn_i: begin
+                  //ebreak
+                  pc_mux_o              = PC_EXCEPTION;
+                  pc_set_o              = 1'b1;
+                  trap_addr_mux_o       = TRAP_MACHINE;
+                  exc_pc_mux_o          = EXC_PC_EXCEPTION;
+
+                  if (debug_single_step_i && ~debug_mode_q)
+                      ctrl_fsm_ns = DBG_TAKEN_IF;
+              end
+              ecall_insn_i: begin
+                  //ecall
+                  pc_mux_o              = PC_EXCEPTION;
+                  pc_set_o              = 1'b1;
+                  trap_addr_mux_o       = TRAP_MACHINE;
+                  exc_pc_mux_o          = EXC_PC_EXCEPTION;
+                  // TODO: why is this here, signal only needed for async exceptions
+                  exc_cause_o           = EXC_CAUSE_ECALL_MMODE;
+
+                  if (debug_single_step_i && ~debug_mode_q)
+                      ctrl_fsm_ns = DBG_TAKEN_IF;
+              end
+
+              mret_insn_i: begin
+                 csr_restore_mret_id_o =  1'b1;
+                 ctrl_fsm_ns           = XRET_JUMP;
+              end
+              uret_insn_i: begin
+                 csr_restore_uret_id_o =  1'b1;
+                 ctrl_fsm_ns           = XRET_JUMP;
+              end
+              dret_insn_i: begin
+                  csr_restore_dret_id_o = 1'b1;
+                  ctrl_fsm_ns           = XRET_JUMP;
+              end
+
+              csr_status_i: begin
+
+              end
+              pipe_flush_i: begin
+                  ctrl_fsm_ns = WAIT_SLEEP;
+              end
+              fencei_insn_i: begin
+                  // we just jump to instruction after the fence.i since that
+                  // forces the instruction cache to refetch
+                  pc_mux_o              = PC_FENCEI;
+                  pc_set_o              = 1'b1;
+              end
+              default:;
+            endcase
+          end
+        end
+
+      end
+
+      XRET_JUMP:
+      begin
+        is_decoding_o = 1'b0;
+        ctrl_fsm_ns   = DECODE;
+        unique case(1'b1)
+          mret_dec_i: begin
+              //mret
+              pc_mux_o              = PC_MRET;
+              pc_set_o              = 1'b1;
+          end
+          uret_dec_i: begin
+              //uret
+              pc_mux_o              = PC_URET;
+              pc_set_o              = 1'b1;
+          end
+          dret_dec_i: begin
+              //dret
+              //TODO: is illegal when not in debug mode
+              pc_mux_o              = PC_DRET;
+              pc_set_o              = 1'b1;
+              debug_mode_n          = 1'b0;
+          end
+          default:;
+        endcase
+
+        if (debug_single_step_i && ~debug_mode_q) begin
+          ctrl_fsm_ns = DBG_TAKEN_IF;
+        end
+      end
+
+      // a branch was in ID when a trying to go to debug rom wait until we can
+      // determine branch target address (for saving into dpc) before proceeding
+      DBG_WAIT_BRANCH:
+      begin
+        is_decoding_o = 1'b0;
+        halt_if_o = 1'b1;
+
+        if (branch_taken_ex_i) begin
+          // there is a branch in the EX stage that is taken
+          pc_mux_o = PC_BRANCH;
+          pc_set_o = 1'b1;
+        end
+
+        ctrl_fsm_ns = DBG_FLUSH;
+      end
+
+      // We enter this state when we encounter
+      // 1. ebreak during debug mode
+      // 2. ebreak with forced entry into debug mode (ebreakm or ebreaku set).
+      // 3. halt request during decode
+      // Regular ebreak's go through FLUSH_EX and FLUSH_WB.
+      // For 1. we don't update dcsr and dpc while for 2. and 3. we do
+      // (debug-spec p.39). Critically dpc is set to the address of ebreak and
+      // not to the next instruction's (which is why we save the pc in id).
+      DBG_TAKEN_ID:
+      begin
+        is_decoding_o     = 1'b0;
+        pc_set_o          = 1'b1;
+        pc_mux_o          = PC_EXCEPTION;
+        exc_pc_mux_o      = EXC_PC_DBD;
+        if (((debug_req_i || trigger_match_i) && (~debug_mode_q)) ||
+            (ebrk_insn_i && ebrk_force_debug_mode && (~debug_mode_q))) begin
+            csr_save_cause_o = 1'b1;
+            csr_save_id_o    = 1'b1;
+            debug_csr_save_o = 1'b1;
+            if (debug_req_i)
+                debug_cause_o = DBG_CAUSE_HALTREQ;
+            if (ebrk_insn_i)
+                debug_cause_o = DBG_CAUSE_EBREAK;
+            if (trigger_match_i)
+                debug_cause_o = DBG_CAUSE_TRIGGER;
+        end
+        ctrl_fsm_ns  = DECODE;
+        debug_mode_n = 1'b1;
+      end
+
+      DBG_TAKEN_IF:
+      begin
+        is_decoding_o     = 1'b0;
+        pc_set_o          = 1'b1;
+        pc_mux_o          = PC_EXCEPTION;
+        exc_pc_mux_o      = EXC_PC_DBD;
+        csr_save_cause_o  = 1'b1;
+        debug_csr_save_o  = 1'b1;
+        if (debug_single_step_i)
+            debug_cause_o = DBG_CAUSE_STEP;
+        if (debug_req_i)
+            debug_cause_o = DBG_CAUSE_HALTREQ;
+        if (ebrk_insn_i)
+            debug_cause_o = DBG_CAUSE_EBREAK;
+        if (trigger_match_i)
+          debug_cause_o   = DBG_CAUSE_TRIGGER;
+        csr_save_if_o   = 1'b1;
+        ctrl_fsm_ns     = DECODE;
+        debug_mode_n    = 1'b1;
+      end
+
+      DBG_FLUSH:
+      begin
+        is_decoding_o = 1'b0;
+
+        halt_if_o   = 1'b1;
+        halt_id_o   = 1'b1;
+
+        perf_pipeline_stall_o = data_load_event_i;
+
+        if (data_err_i)
+        begin //data error
+            // the current LW or SW have been blocked by the PMP
+            csr_save_ex_o     = 1'b1;
+            csr_save_cause_o  = 1'b1;
+            data_err_ack_o    = 1'b1;
+            //no jump in this stage as we have to wait one cycle to go to Machine Mode
+            csr_cause_o       = data_we_ex_i ? EXC_CAUSE_STORE_FAULT : EXC_CAUSE_LOAD_FAULT;
+            ctrl_fsm_ns       = FLUSH_WB;
+
+        end  //data error
+        else begin
+          if(debug_mode_q) begin //ebreak in debug rom
+            ctrl_fsm_ns = DBG_TAKEN_ID;
+          end else if(data_load_event_i) begin
+            ctrl_fsm_ns = DBG_TAKEN_ID;
+          end else if (debug_single_step_i) begin
+            // save the next instruction when single stepping regular insn
+            ctrl_fsm_ns  = DBG_TAKEN_IF;
+          end else begin
+            ctrl_fsm_ns  = DBG_TAKEN_ID;
+          end
+        end
+      end
+      // Debug end
+
+      default: begin
+        is_decoding_o = 1'b0;
+        instr_req_o = 1'b0;
+        ctrl_fsm_ns = RESET;
+      end
+    endcase
+  end
+
+  /////////////////////////////////////////////////////////////
+  //  ____  _        _ _    ____            _             _  //
+  // / ___|| |_ __ _| | |  / ___|___  _ __ | |_ _ __ ___ | | //
+  // \___ \| __/ _` | | | | |   / _ \| '_ \| __| '__/ _ \| | //
+  //  ___) | || (_| | | | | |__| (_) | | | | |_| | | (_) | | //
+  // |____/ \__\__,_|_|_|  \____\___/|_| |_|\__|_|  \___/|_| //
+  //                                                         //
+  /////////////////////////////////////////////////////////////
+  always_comb
+  begin
+    load_stall_o   = 1'b0;
+    jr_stall_o     = 1'b0;
+    deassert_we_o  = 1'b0;
+
+    // deassert WE when the core is not decoding instructions
+    if (~is_decoding_o)
+      deassert_we_o = 1'b1;
+
+    // deassert WE in case of illegal instruction
+    if (illegal_insn_i)
+      deassert_we_o = 1'b1;
+
+    // Stall because of load operation
+    if (
+          ( (data_req_ex_i == 1'b1) && (regfile_we_ex_i == 1'b1) ||
+           (wb_ready_i == 1'b0) && (regfile_we_wb_i == 1'b1)
+          ) &&
+          ( (reg_d_ex_is_reg_a_i == 1'b1) || (reg_d_ex_is_reg_b_i == 1'b1) || (reg_d_ex_is_reg_c_i == 1'b1) ||
+            (is_decoding_o && regfile_we_id_i && (regfile_waddr_ex_i == regfile_alu_waddr_id_i)) )
+       )
+    begin
+      deassert_we_o   = 1'b1;
+      load_stall_o    = 1'b1;
+    end
+
+    // Stall because of jr path
+    // - always stall if a result is to be forwarded to the PC
+    // we don't care about in which state the ctrl_fsm is as we deassert_we
+    // anyway when we are not in DECODE
+    if ((jump_in_dec_i == BRANCH_JALR) &&
+        (((regfile_we_wb_i == 1'b1) && (reg_d_wb_is_reg_a_i == 1'b1)) ||
+         ((regfile_we_ex_i == 1'b1) && (reg_d_ex_is_reg_a_i == 1'b1)) ||
+         ((regfile_alu_we_fw_i == 1'b1) && (reg_d_alu_is_reg_a_i == 1'b1))) )
+    begin
+      jr_stall_o      = 1'b1;
+      deassert_we_o   = 1'b1;
+    end
+  end
+
+
+  // stall because of misaligned data access
+  assign misaligned_stall_o = data_misaligned_i;
+
+  // APU dependency stalls (data hazards)
+  assign apu_stall_o = apu_read_dep_i | (apu_write_dep_i & ~apu_en_i);
+
+  // Forwarding control unit
+  always_comb
+  begin
+    // default assignements
+    operand_a_fw_mux_sel_o = SEL_REGFILE;
+    operand_b_fw_mux_sel_o = SEL_REGFILE;
+    operand_c_fw_mux_sel_o = SEL_REGFILE;
+
+    // Forwarding WB -> ID
+    if (regfile_we_wb_i == 1'b1)
+    begin
+      if (reg_d_wb_is_reg_a_i == 1'b1)
+        operand_a_fw_mux_sel_o = SEL_FW_WB;
+      if (reg_d_wb_is_reg_b_i == 1'b1)
+        operand_b_fw_mux_sel_o = SEL_FW_WB;
+      if (reg_d_wb_is_reg_c_i == 1'b1)
+        operand_c_fw_mux_sel_o = SEL_FW_WB;
+    end
+
+    // Forwarding EX -> ID
+    if (regfile_alu_we_fw_i == 1'b1)
+    begin
+     if (reg_d_alu_is_reg_a_i == 1'b1)
+       operand_a_fw_mux_sel_o = SEL_FW_EX;
+     if (reg_d_alu_is_reg_b_i == 1'b1)
+       operand_b_fw_mux_sel_o = SEL_FW_EX;
+     if (reg_d_alu_is_reg_c_i == 1'b1)
+       operand_c_fw_mux_sel_o = SEL_FW_EX;
+    end
+
+    // for misaligned memory accesses
+    if (data_misaligned_i)
+    begin
+      operand_a_fw_mux_sel_o  = SEL_FW_EX;
+      operand_b_fw_mux_sel_o  = SEL_REGFILE;
+    end else if (mult_multicycle_i) begin
+      operand_c_fw_mux_sel_o  = SEL_FW_EX;
+    end
+  end
+
+  // update registers
+  always_ff @(posedge clk , negedge rst_n)
+  begin : UPDATE_REGS
+    if ( rst_n == 1'b0 )
+    begin
+      ctrl_fsm_cs    <= RESET;
+      jump_done_q    <= 1'b0;
+      boot_done_q    <= 1'b0;
+      data_err_q     <= 1'b0;
+
+      debug_mode_q   <= 1'b0;
+      illegal_insn_q <= 1'b0;
+
+      instr_valid_irq_flush_q <= 1'b0;
+
+    end
+    else
+    begin
+      ctrl_fsm_cs    <= ctrl_fsm_ns;
+      boot_done_q    <= boot_done | (~boot_done & boot_done_q);
+      // clear when id is valid (no instruction incoming)
+      jump_done_q    <= jump_done & (~id_ready_i);
+
+      data_err_q     <= data_err_i;
+
+      debug_mode_q   <= debug_mode_n;
+
+      illegal_insn_q <= illegal_insn_n;
+
+      instr_valid_irq_flush_q <= instr_valid_irq_flush_n;
+    end
+  end
+
+  // Performance Counters
+  assign perf_jump_o      = (jump_in_id_i == BRANCH_JAL || jump_in_id_i == BRANCH_JALR);
+  assign perf_jr_stall_o  = jr_stall_o;
+  assign perf_ld_stall_o  = load_stall_o;
+
+  // debug mode
+  assign debug_mode_o = debug_mode_q;
+
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+  // make sure that taken branches do not happen back-to-back, as this is not
+  // possible without branch prediction in the IF stage
+  `ifndef VERILATOR
+  assert property (
+    @(posedge clk) (branch_taken_ex_i) |=> (~branch_taken_ex_i) ) else $warning("Two branches back-to-back are taken");
+  `endif
+endmodule // controller
diff --git a/hw/deps/riscv/riscv_core.sv b/hw/deps/riscv/riscv_core.sv
new file mode 100644
index 0000000..ffaccf0
--- /dev/null
+++ b/hw/deps/riscv/riscv_core.sv
@@ -0,0 +1,1284 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Matthias Baer - baermatt@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Top level module                                           //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Top level module of the RISC-V core.                       //
+//                 added APU, FPU parameter to include the APU_dispatcher     //
+//                 and the FPU                                                //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import apu_core_package::*;
+
+`include "riscv_config.sv"
+
+import riscv_defines::*;
+
+module riscv_core
+#(
+  parameter PULP_HWLP           =  0,
+  parameter INSTR_RDATA_WIDTH   = 128,
+  parameter N_EXT_PERF_COUNTERS =  0,
+  parameter PULP_CLUSTER        =  1,
+  parameter FPU                 =  0,
+  parameter PULP_ZFINX          =  0,
+  parameter NUM_MHPMCOUNTERS    =  1,
+  parameter SHARED_FP           =  0,
+  parameter SHARED_DSP_MULT     =  0,
+  parameter SHARED_INT_DIV      =  0,
+  parameter SHARED_FP_DIVSQRT   =  0,
+  parameter WAPUTYPE            =  0,
+  parameter APU_NARGS_CPU       =  3,
+  parameter APU_WOP_CPU         =  6,
+  parameter APU_NDSFLAGS_CPU    = 15,
+  parameter APU_NUSFLAGS_CPU    =  5,
+  parameter N_PMP_ENTRIES       = 16
+)
+(
+  // Clock and Reset
+  input  logic        clk_i,
+  input  logic        rst_ni,
+
+  input  logic        clock_en_i,    // enable clock, otherwise it is gated
+  input  logic        scan_cg_en_i,  // enable all clock gates for testing
+
+  // Core ID, Cluster ID, debug mode halt address and boot address are considered more or less static
+  input  logic [31:0] boot_addr_i,
+  input  logic [31:0] dm_halt_addr_i,
+  input  logic [31:0] hart_id_i,
+
+  // Instruction memory interface
+  output logic        instr_req_o,
+  input  logic        instr_gnt_i,
+  input  logic        instr_rvalid_i,
+  output logic [31:0] instr_addr_o,
+  input  logic [INSTR_RDATA_WIDTH-1:0] instr_rdata_i,
+
+  // Data memory interface
+  output logic        data_req_o,
+  input  logic        data_gnt_i,
+  input  logic        data_rvalid_i,
+  output logic        data_we_o,
+  output logic [3:0]  data_be_o,
+  output logic [31:0] data_addr_o,
+  output logic [31:0] data_wdata_o,
+  input  logic [31:0] data_rdata_i,
+
+  output logic [5:0]  data_atop_o,
+  output logic        data_buffer_o,
+  output logic        data_unaligned_o,
+
+  // apu-interconnect
+  // handshake signals
+  output logic                           apu_master_req_o,
+  output logic                           apu_master_ready_o,
+  input logic                            apu_master_gnt_i,
+  // request channel
+  output logic [APU_NARGS_CPU-1:0][31:0] apu_master_operands_o,
+  output logic [APU_WOP_CPU-1:0]         apu_master_op_o,
+  output logic [WAPUTYPE-1:0]            apu_master_type_o,
+  output logic [APU_NDSFLAGS_CPU-1:0]    apu_master_flags_o,
+  // response channel
+  input logic                            apu_master_valid_i,
+  input logic [31:0]                     apu_master_result_i,
+  input logic [APU_NUSFLAGS_CPU-1:0]     apu_master_flags_i,
+
+  // Interrupt inputs
+  output logic        irq_ack_o,
+  output logic [5:0]  irq_id_o,
+
+  input  logic        irq_software_i,
+  input  logic        irq_timer_i,
+  input  logic        irq_external_i,
+  input  logic [47:0] irq_fast_i,
+
+  // Debug Interface
+  input  logic        debug_req_i,
+
+  // CPU Control Signals
+  input  logic        fetch_enable_i,
+  output logic        core_busy_o,
+
+  // PMP coonfiguration
+  // NOTE: when pmp_conf_override_i is high, the pmp configuration is taken from the input
+  // (i.e., pmp_addr_i and pmp_cfg_i) instead of from the CS registers.
+  input  logic                            pmp_conf_override_i,
+  input  logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_i,
+  input  logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_i
+);
+
+  // Unused parameters and signals (left in code for future design extensions)
+  localparam PULP_SECURE         =  1;
+  localparam USE_PMP             =  1;          // if PULP_SECURE is 1, you can still not use the PMP
+  localparam A_EXTENSION         =  1;
+  localparam FP_DIVSQRT          =  FPU;
+  //localparam SHARED_FP           =  0;
+  //localparam SHARED_DSP_MULT     =  0;
+  localparam SHARED_INT_MULT     =  0;
+  //localparam SHARED_INT_DIV      =  0;
+  //localparam SHARED_FP_DIVSQRT   =  0;
+  localparam DEBUG_TRIGGER_EN    =  1;
+
+  // Unused signals related to above unused parameters
+  // Left in code (with their original _i, _o postfixes) for future design extensions;
+  // these used to be former inputs/outputs of RI5CY
+
+  logic                           irq_sec_i;
+  logic                           sec_lvl_o;
+
+  localparam N_HWLP      = 2;
+  localparam N_HWLP_BITS = $clog2(N_HWLP);
+  localparam APU         = ((SHARED_DSP_MULT==1) | (SHARED_INT_DIV==1) | (FPU==1)) ? 1 : 0;
+
+
+  // IF/ID signals
+  logic              is_hwlp_id;
+  logic [N_HWLP-1:0] hwlp_dec_cnt_id;
+  logic              instr_valid_id;
+  logic [31:0]       instr_rdata_id;    // Instruction sampled inside IF stage
+  logic              is_compressed_id;
+  logic              is_fetch_failed_id;
+  logic              illegal_c_insn_id; // Illegal compressed instruction sent to ID stage
+  logic [31:0]       pc_if;             // Program counter in IF stage
+  logic [31:0]       pc_id;             // Program counter in ID stage
+
+  logic              clear_instr_valid;
+  logic              pc_set;
+  logic [2:0]        pc_mux_id;         // Mux selector for next PC
+  logic [2:0]        exc_pc_mux_id;     // Mux selector for exception PC
+  logic [5:0]        m_exc_vec_pc_mux_id; // Mux selector for vectored IRQ PC
+  logic [5:0]        u_exc_vec_pc_mux_id; // Mux selector for vectored IRQ PC
+  logic [5:0]        exc_cause;
+  logic [1:0]        trap_addr_mux;
+
+  // ID performance counter signals
+  logic        is_decoding;
+
+  logic        useincr_addr_ex;   // Active when post increment
+  logic        data_misaligned;
+
+  logic        mult_multicycle;
+
+  // Jump and branch target and decision (EX->IF)
+  logic [31:0] jump_target_id, jump_target_ex;
+  logic        branch_in_ex;
+  logic        branch_decision;
+
+  logic        ctrl_busy;
+  logic        if_busy;
+  logic        lsu_busy;
+  logic        apu_busy;
+
+  logic [31:0] pc_ex; // PC of last executed branch or p.elw
+
+  // ALU Control
+  logic        alu_en_ex;
+  logic [ALU_OP_WIDTH-1:0] alu_operator_ex;
+  logic [31:0] alu_operand_a_ex;
+  logic [31:0] alu_operand_b_ex;
+  logic [31:0] alu_operand_c_ex;
+  logic [ 4:0] bmask_a_ex;
+  logic [ 4:0] bmask_b_ex;
+  logic [ 1:0] imm_vec_ext_ex;
+  logic [ 1:0] alu_vec_mode_ex;
+  logic        alu_is_clpx_ex, alu_is_subrot_ex;
+  logic [ 1:0] alu_clpx_shift_ex;
+
+  // Multiplier Control
+  logic [ 2:0] mult_operator_ex;
+  logic [31:0] mult_operand_a_ex;
+  logic [31:0] mult_operand_b_ex;
+  logic [31:0] mult_operand_c_ex;
+  logic        mult_en_ex;
+  logic        mult_sel_subword_ex;
+  logic [ 1:0] mult_signed_mode_ex;
+  logic [ 4:0] mult_imm_ex;
+  logic [31:0] mult_dot_op_a_ex;
+  logic [31:0] mult_dot_op_b_ex;
+  logic [31:0] mult_dot_op_c_ex;
+  logic [ 1:0] mult_dot_signed_ex;
+  logic        mult_is_clpx_ex;
+  logic [ 1:0] mult_clpx_shift_ex;
+  logic        mult_clpx_img_ex;
+
+  // FPU
+  logic [C_PC-1:0]            fprec_csr;
+  logic [C_RM-1:0]            frm_csr;
+  logic [C_FFLAG-1:0]         fflags;
+  logic [C_FFLAG-1:0]         fflags_csr;
+  logic                       fflags_we;
+
+  // APU
+  logic                        apu_en_ex;
+  logic [WAPUTYPE-1:0]         apu_type_ex;
+  logic [APU_NDSFLAGS_CPU-1:0] apu_flags_ex;
+  logic [APU_WOP_CPU-1:0]      apu_op_ex;
+  logic [1:0]                  apu_lat_ex;
+  logic [APU_NARGS_CPU-1:0][31:0]                 apu_operands_ex;
+  logic [5:0]                  apu_waddr_ex;
+
+  logic [2:0][5:0]             apu_read_regs;
+  logic [2:0]                  apu_read_regs_valid;
+  logic                        apu_read_dep;
+  logic [1:0][5:0]             apu_write_regs;
+  logic [1:0]                  apu_write_regs_valid;
+  logic                        apu_write_dep;
+
+  logic                        perf_apu_type;
+  logic                        perf_apu_cont;
+  logic                        perf_apu_dep;
+  logic                        perf_apu_wb;
+
+  // Register Write Control
+  logic [5:0]  regfile_waddr_ex;
+  logic        regfile_we_ex;
+  logic [5:0]  regfile_waddr_fw_wb_o;        // From WB to ID
+  logic        regfile_we_wb;
+  logic [31:0] regfile_wdata;
+
+  logic [5:0]  regfile_alu_waddr_ex;
+  logic        regfile_alu_we_ex;
+
+  logic [5:0]  regfile_alu_waddr_fw;
+  logic        regfile_alu_we_fw;
+  logic [31:0] regfile_alu_wdata_fw;
+
+  // CSR control
+  logic        csr_access_ex;
+  logic [1:0]  csr_op_ex;
+  logic [23:0] mtvec, utvec;
+  logic [1:0]  mtvec_mode;
+  logic [1:0]  utvec_mode;
+
+  logic        csr_access;
+  logic [1:0]  csr_op;
+  csr_num_e    csr_addr;
+  csr_num_e    csr_addr_int;
+  logic [31:0] csr_rdata;
+  logic [31:0] csr_wdata;
+  PrivLvl_t    current_priv_lvl;
+
+  // Stack Protection
+  logic        stack_access;
+  logic [31:0] stack_base,
+               stack_limit;
+
+  // Data Memory Control:  From ID stage (id-ex pipe) <--> load store unit
+  logic        data_we_ex;
+  logic [5:0]  data_atop_ex;
+  logic        data_buffer_ex;
+  logic [1:0]  data_type_ex;
+  logic [1:0]  data_sign_ext_ex;
+  logic [1:0]  data_reg_offset_ex;
+  logic        data_req_ex;
+  logic        data_load_event_ex;
+  logic        data_misaligned_ex;
+
+  logic [31:0] lsu_rdata;
+
+  // stall control
+  logic        halt_if;
+  logic        id_ready;
+  logic        ex_ready;
+
+  logic        id_valid;
+  logic        ex_valid;
+  logic        wb_valid;
+
+  logic        lsu_ready_ex;
+  logic        lsu_ready_wb;
+
+  logic        apu_ready_wb;
+
+  // Signals between instruction core interface and pipe (if and id stages)
+  logic        instr_req_int;    // Id stage asserts a req to instruction core interface
+
+  // Interrupts
+  logic        m_irq_enable, u_irq_enable;
+  logic        csr_irq_sec;
+  logic [31:0] mepc, uepc, depc;
+
+  logic        csr_save_cause;
+  logic        csr_save_if;
+  logic        csr_save_id;
+  logic        csr_save_ex;
+  logic [6:0]  csr_cause;
+  logic        csr_restore_mret_id;
+  logic        csr_restore_uret_id;
+
+  logic        csr_restore_dret_id;
+
+  // debug mode and dcsr configuration
+  logic        debug_mode;
+  logic [2:0]  debug_cause;
+  logic        debug_csr_save;
+  logic        debug_single_step;
+  logic        debug_ebreakm;
+  logic        debug_ebreaku;
+  logic        trigger_match;
+
+  // Hardware loop controller signals
+  logic [N_HWLP-1:0] [31:0] hwlp_start;
+  logic [N_HWLP-1:0] [31:0] hwlp_end;
+  logic [N_HWLP-1:0] [31:0] hwlp_cnt;
+
+  // used to write from CS registers to hardware loop registers
+  logic   [N_HWLP_BITS-1:0] csr_hwlp_regid;
+  logic               [2:0] csr_hwlp_we;
+  logic              [31:0] csr_hwlp_data;
+
+  // Performance Counters
+  logic        perf_imiss;
+  logic        perf_jump;
+  logic        perf_jr_stall;
+  logic        perf_ld_stall;
+  logic        perf_pipeline_stall;
+
+  //core busy signals
+  logic        core_ctrl_firstfetch, core_busy_int, core_busy_q;
+
+  //pmp signals (sent to PMP)
+  logic  [N_PMP_ENTRIES-1:0] [31:0] pmp_addr;
+  logic  [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg;
+
+  //pmp signal (set by CS)
+  logic  [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_cs;
+  logic  [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_cs;
+
+  logic                             data_req_pmp;
+  logic [31:0]                      data_addr_pmp;
+  logic                             data_gnt_pmp;
+  logic                             data_err_pmp;
+  logic                             data_err_ack;
+  logic                             instr_req_pmp;
+  logic                             instr_gnt_pmp;
+  logic [31:0]                      instr_addr_pmp;
+  logic                             instr_err_pmp;
+
+  // interrupt signals
+  logic        irq_pending;
+  logic [5:0]  irq_id;
+
+  //Simchecker signal
+  logic is_interrupt;
+  assign is_interrupt = (pc_mux_id == PC_EXCEPTION) && (exc_pc_mux_id == EXC_PC_IRQ);
+  assign m_exc_vec_pc_mux_id = (mtvec_mode == 2'b0) ? 6'h0 : exc_cause;
+  assign u_exc_vec_pc_mux_id = (utvec_mode == 2'b0) ? 6'h0 : exc_cause;
+
+  // N_EXT_PERF_COUNTERS == 0
+  assign ext_perf_counters_i = 'b0;
+
+  // PULP_SECURE == 0
+  assign irq_sec_i = 1'b0;
+
+  // APU master signals
+   generate
+      if ( SHARED_FP ) begin
+         assign apu_master_type_o  = apu_type_ex;
+         assign apu_master_flags_o = apu_flags_ex;
+         assign fflags_csr         = apu_master_flags_i;
+      end
+      else begin
+         assign apu_master_type_o  = '0;
+         assign apu_master_flags_o = '0;
+         assign fflags_csr         = fflags;
+      end
+   endgenerate
+
+`ifdef APU_TRACE
+
+   int         apu_trace;
+   string      fn;
+   string      apu_waddr_trace;
+
+
+   // open/close output file for writing
+   initial
+     begin
+        wait(rst_ni == 1'b1);
+        // hart_id_i[10:5] and hart_id_i[3:0] mean cluster_id and core_id in PULP
+        $sformat(fn, "apu_trace_core_%h_%h.log", hart_id_i[10:5], hart_id_i[3:0]);
+        $display("[APU_TRACER] Output filename is: %s", fn);
+        apu_trace = $fopen(fn, "w");
+        $fwrite(apu_trace, "time       register \tresult\n");
+
+        while(1) begin
+
+           @(negedge clk_i);
+           if (ex_stage_i.apu_valid == 1'b1) begin
+              if (ex_stage_i.apu_waddr>31)
+                $sformat(apu_waddr_trace, "f%d",ex_stage_i.apu_waddr[4:0]);
+              else
+                $sformat(apu_waddr_trace, "x%d",ex_stage_i.apu_waddr[4:0]);
+              $fwrite(apu_trace, "%t %s \t\t%h\n", $time, apu_waddr_trace, ex_stage_i.apu_result);
+           end
+        end
+
+   end
+
+   final
+     begin
+        $fclose(apu_trace);
+     end
+`endif
+
+  //////////////////////////////////////////////////////////////////////////////////////////////
+  //   ____ _            _      __  __                                                   _    //
+  //  / ___| | ___   ___| | __ |  \/  | __ _ _ __   __ _  __ _  ___ _ __ ___   ___ _ __ | |_  //
+  // | |   | |/ _ \ / __| |/ / | |\/| |/ _` | '_ \ / _` |/ _` |/ _ \ '_ ` _ \ / _ \ '_ \| __| //
+  // | |___| | (_) | (__|   <  | |  | | (_| | | | | (_| | (_| |  __/ | | | | |  __/ | | | |_  //
+  //  \____|_|\___/ \___|_|\_\ |_|  |_|\__,_|_| |_|\__,_|\__, |\___|_| |_| |_|\___|_| |_|\__| //
+  //                                                     |___/                                //
+  //////////////////////////////////////////////////////////////////////////////////////////////
+
+  logic        clk;
+
+  logic        clock_en;
+
+
+  logic        sleeping;
+
+
+  assign core_busy_o = core_ctrl_firstfetch ? 1'b1 : core_busy_q;
+
+  // if we are sleeping on a barrier let's just wait on the instruction
+  // interface to finish loading instructions
+  assign core_busy_int = (PULP_CLUSTER & data_load_event_ex & data_req_o) ? (if_busy | apu_busy) : (if_busy | ctrl_busy | lsu_busy | apu_busy);
+
+  assign clock_en      = PULP_CLUSTER ? clock_en_i | core_busy_o : irq_pending | debug_req_i | core_busy_o;
+
+  assign sleeping      = ~core_busy_o;
+
+
+  always_ff @(posedge clk_i, negedge rst_ni)
+  begin
+    if (rst_ni == 1'b0) begin
+      core_busy_q <= 1'b0;
+    end else begin
+      core_busy_q <= core_busy_int;
+    end
+  end
+
+  // main clock gate of the core
+  // generates all clocks except the one for the debug unit which is
+  // independent
+  cluster_clock_gating core_clock_gate_i
+  (
+    .clk_i     ( clk_i           ),
+    .en_i      ( clock_en        ),
+    .test_en_i ( scan_cg_en_i    ),
+    .clk_o     ( clk             )
+  );
+
+  //////////////////////////////////////////////////
+  //   ___ _____   ____ _____  _    ____ _____    //
+  //  |_ _|  ___| / ___|_   _|/ \  / ___| ____|   //
+  //   | || |_    \___ \ | | / _ \| |  _|  _|     //
+  //   | ||  _|    ___) || |/ ___ \ |_| | |___    //
+  //  |___|_|     |____/ |_/_/   \_\____|_____|   //
+  //                                              //
+  //////////////////////////////////////////////////
+  riscv_if_stage
+  #(
+    .N_HWLP              ( N_HWLP            ),
+    .RDATA_WIDTH         ( INSTR_RDATA_WIDTH ),
+    .FPU                 ( FPU               )
+  )
+  if_stage_i
+  (
+    .clk                 ( clk               ),
+    .rst_n               ( rst_ni            ),
+
+    // boot address
+    .boot_addr_i         ( boot_addr_i[31:1] ),
+
+    // debug mode halt address
+    .dm_halt_addr_i      ( dm_halt_addr_i[31:2] ),
+
+    // trap vector location
+    .m_trap_base_addr_i  ( mtvec             ),
+    .u_trap_base_addr_i  ( utvec             ),
+    .trap_addr_mux_i     ( trap_addr_mux     ),
+
+    // instruction request control
+    .req_i               ( instr_req_int     ),
+
+    // instruction cache interface
+    .instr_req_o         ( instr_req_pmp     ),
+    .instr_addr_o        ( instr_addr_pmp    ),
+    .instr_gnt_i         ( instr_gnt_pmp     ),
+    .instr_rvalid_i      ( instr_rvalid_i    ),
+    .instr_rdata_i       ( instr_rdata_i     ),
+    .instr_err_pmp_i     ( instr_err_pmp     ),
+
+    // outputs to ID stage
+    .hwlp_dec_cnt_id_o   ( hwlp_dec_cnt_id   ),
+    .is_hwlp_id_o        ( is_hwlp_id        ),
+    .instr_valid_id_o    ( instr_valid_id    ),
+    .instr_rdata_id_o    ( instr_rdata_id    ),
+    .is_compressed_id_o  ( is_compressed_id  ),
+    .illegal_c_insn_id_o ( illegal_c_insn_id ),
+    .pc_if_o             ( pc_if             ),
+    .pc_id_o             ( pc_id             ),
+    .is_fetch_failed_o   ( is_fetch_failed_id ),
+
+    // control signals
+    .clear_instr_valid_i ( clear_instr_valid ),
+    .pc_set_i            ( pc_set            ),
+
+    .mepc_i              ( mepc              ), // exception return address
+    .uepc_i              ( uepc              ), // exception return address
+
+    .depc_i              ( depc              ), // debug return address
+
+    .pc_mux_i            ( pc_mux_id         ), // sel for pc multiplexer
+    .exc_pc_mux_i        ( exc_pc_mux_id     ),
+    .m_exc_vec_pc_mux_i  ( m_exc_vec_pc_mux_id ),
+    .u_exc_vec_pc_mux_i  ( u_exc_vec_pc_mux_id ),
+
+    // from hwloop registers
+    .hwlp_start_i        ( hwlp_start        ),
+    .hwlp_end_i          ( hwlp_end          ),
+    .hwlp_cnt_i          ( hwlp_cnt          ),
+
+
+    // Jump targets
+    .jump_target_id_i    ( jump_target_id    ),
+    .jump_target_ex_i    ( jump_target_ex    ),
+
+    // pipeline stalls
+    .halt_if_i           ( halt_if           ),
+    .id_ready_i          ( id_ready          ),
+
+    .if_busy_o           ( if_busy           ),
+    .perf_imiss_o        ( perf_imiss        )
+  );
+
+
+  /////////////////////////////////////////////////
+  //   ___ ____    ____ _____  _    ____ _____   //
+  //  |_ _|  _ \  / ___|_   _|/ \  / ___| ____|  //
+  //   | || | | | \___ \ | | / _ \| |  _|  _|    //
+  //   | || |_| |  ___) || |/ ___ \ |_| | |___   //
+  //  |___|____/  |____/ |_/_/   \_\____|_____|  //
+  //                                             //
+  /////////////////////////////////////////////////
+  riscv_id_stage
+  #(
+    .PULP_HWLP                    ( PULP_HWLP            ),
+    .N_HWLP                       ( N_HWLP               ),
+    .PULP_SECURE                  ( PULP_SECURE          ),
+    .USE_PMP                      ( USE_PMP              ),
+    .A_EXTENSION                  ( A_EXTENSION          ),
+    .APU                          ( APU                  ),
+    .FPU                          ( FPU                  ),
+    .PULP_ZFINX                   ( PULP_ZFINX           ),
+    .FP_DIVSQRT                   ( FP_DIVSQRT           ),
+    .SHARED_FP                    ( SHARED_FP            ),
+    .SHARED_DSP_MULT              ( SHARED_DSP_MULT      ),
+    .SHARED_INT_MULT              ( SHARED_INT_MULT      ),
+    .SHARED_INT_DIV               ( SHARED_INT_DIV       ),
+    .SHARED_FP_DIVSQRT            ( SHARED_FP_DIVSQRT    ),
+    .WAPUTYPE                     ( WAPUTYPE             ),
+    .APU_NARGS_CPU                ( APU_NARGS_CPU        ),
+    .APU_WOP_CPU                  ( APU_WOP_CPU          ),
+    .APU_NDSFLAGS_CPU             ( APU_NDSFLAGS_CPU     ),
+    .APU_NUSFLAGS_CPU             ( APU_NUSFLAGS_CPU     ),
+    .DEBUG_TRIGGER_EN             ( DEBUG_TRIGGER_EN     )
+  )
+  id_stage_i
+  (
+    .clk                          ( clk                  ),
+    .rst_n                        ( rst_ni               ),
+
+    .scan_cg_en_i                 ( scan_cg_en_i         ),
+
+    // Processor Enable
+    .fetch_enable_i               ( fetch_enable_i       ),
+    .ctrl_busy_o                  ( ctrl_busy            ),
+    .core_ctrl_firstfetch_o       ( core_ctrl_firstfetch ),
+    .is_decoding_o                ( is_decoding          ),
+
+    // Interface to instruction memory
+    .hwlp_dec_cnt_i               ( hwlp_dec_cnt_id      ),
+    .is_hwlp_i                    ( is_hwlp_id           ),
+    .instr_valid_i                ( instr_valid_id       ),
+    .instr_rdata_i                ( instr_rdata_id       ),
+    .instr_req_o                  ( instr_req_int        ),
+
+    // Jumps and branches
+    .branch_in_ex_o               ( branch_in_ex         ),
+    .branch_decision_i            ( branch_decision      ),
+    .jump_target_o                ( jump_target_id       ),
+
+    // IF and ID control signals
+    .clear_instr_valid_o          ( clear_instr_valid    ),
+    .pc_set_o                     ( pc_set               ),
+    .pc_mux_o                     ( pc_mux_id            ),
+    .exc_pc_mux_o                 ( exc_pc_mux_id        ),
+    .exc_cause_o                  ( exc_cause            ),
+    .trap_addr_mux_o              ( trap_addr_mux        ),
+    .illegal_c_insn_i             ( illegal_c_insn_id    ),
+    .is_compressed_i              ( is_compressed_id     ),
+    .is_fetch_failed_i            ( is_fetch_failed_id   ),
+
+    .pc_if_i                      ( pc_if                ),
+    .pc_id_i                      ( pc_id                ),
+
+    // Stalls
+    .halt_if_o                    ( halt_if              ),
+
+    .id_ready_o                   ( id_ready             ),
+    .ex_ready_i                   ( ex_ready             ),
+    .wb_ready_i                   ( lsu_ready_wb         ),
+
+    .id_valid_o                   ( id_valid             ),
+    .ex_valid_i                   ( ex_valid             ),
+
+    // From the Pipeline ID/EX
+    .pc_ex_o                      ( pc_ex                ),
+
+    .alu_en_ex_o                  ( alu_en_ex            ),
+    .alu_operator_ex_o            ( alu_operator_ex      ),
+    .alu_operand_a_ex_o           ( alu_operand_a_ex     ),
+    .alu_operand_b_ex_o           ( alu_operand_b_ex     ),
+    .alu_operand_c_ex_o           ( alu_operand_c_ex     ),
+    .bmask_a_ex_o                 ( bmask_a_ex           ),
+    .bmask_b_ex_o                 ( bmask_b_ex           ),
+    .imm_vec_ext_ex_o             ( imm_vec_ext_ex       ),
+    .alu_vec_mode_ex_o            ( alu_vec_mode_ex      ),
+    .alu_is_clpx_ex_o             ( alu_is_clpx_ex       ),
+    .alu_is_subrot_ex_o           ( alu_is_subrot_ex     ),
+    .alu_clpx_shift_ex_o          ( alu_clpx_shift_ex    ),
+
+    .regfile_waddr_ex_o           ( regfile_waddr_ex     ),
+    .regfile_we_ex_o              ( regfile_we_ex        ),
+
+    .regfile_alu_we_ex_o          ( regfile_alu_we_ex    ),
+    .regfile_alu_waddr_ex_o       ( regfile_alu_waddr_ex ),
+
+    // MUL
+    .mult_operator_ex_o           ( mult_operator_ex     ), // from ID to EX stage
+    .mult_en_ex_o                 ( mult_en_ex           ), // from ID to EX stage
+    .mult_sel_subword_ex_o        ( mult_sel_subword_ex  ), // from ID to EX stage
+    .mult_signed_mode_ex_o        ( mult_signed_mode_ex  ), // from ID to EX stage
+    .mult_operand_a_ex_o          ( mult_operand_a_ex    ), // from ID to EX stage
+    .mult_operand_b_ex_o          ( mult_operand_b_ex    ), // from ID to EX stage
+    .mult_operand_c_ex_o          ( mult_operand_c_ex    ), // from ID to EX stage
+    .mult_imm_ex_o                ( mult_imm_ex          ), // from ID to EX stage
+
+    .mult_dot_op_a_ex_o           ( mult_dot_op_a_ex     ), // from ID to EX stage
+    .mult_dot_op_b_ex_o           ( mult_dot_op_b_ex     ), // from ID to EX stage
+    .mult_dot_op_c_ex_o           ( mult_dot_op_c_ex     ), // from ID to EX stage
+    .mult_dot_signed_ex_o         ( mult_dot_signed_ex   ), // from ID to EX stage
+    .mult_is_clpx_ex_o            ( mult_is_clpx_ex      ), // from ID to EX stage
+    .mult_clpx_shift_ex_o         ( mult_clpx_shift_ex   ), // from ID to EX stage
+    .mult_clpx_img_ex_o           ( mult_clpx_img_ex     ), // from ID to EX stage
+
+    // FPU
+    .frm_i                        ( frm_csr                 ),
+
+    // APU
+    .apu_en_ex_o                  ( apu_en_ex               ),
+    .apu_type_ex_o                ( apu_type_ex             ),
+    .apu_op_ex_o                  ( apu_op_ex               ),
+    .apu_lat_ex_o                 ( apu_lat_ex              ),
+    .apu_operands_ex_o            ( apu_operands_ex         ),
+    .apu_flags_ex_o               ( apu_flags_ex            ),
+    .apu_waddr_ex_o               ( apu_waddr_ex            ),
+
+    .apu_read_regs_o              ( apu_read_regs           ),
+    .apu_read_regs_valid_o        ( apu_read_regs_valid     ),
+    .apu_read_dep_i               ( apu_read_dep            ),
+    .apu_write_regs_o             ( apu_write_regs          ),
+    .apu_write_regs_valid_o       ( apu_write_regs_valid    ),
+    .apu_write_dep_i              ( apu_write_dep           ),
+    .apu_perf_dep_o               ( perf_apu_dep            ),
+    .apu_busy_i                   ( apu_busy                ),
+
+    // CSR ID/EX
+    .csr_access_ex_o              ( csr_access_ex        ),
+    .csr_op_ex_o                  ( csr_op_ex            ),
+    .current_priv_lvl_i           ( current_priv_lvl     ),
+    .csr_irq_sec_o                ( csr_irq_sec          ),
+    .csr_cause_o                  ( csr_cause            ),
+    .csr_save_if_o                ( csr_save_if          ), // control signal to save pc
+    .csr_save_id_o                ( csr_save_id          ), // control signal to save pc
+    .csr_save_ex_o                ( csr_save_ex          ), // control signal to save pc
+    .csr_restore_mret_id_o        ( csr_restore_mret_id  ), // control signal to restore pc
+    .csr_restore_uret_id_o        ( csr_restore_uret_id  ), // control signal to restore pc
+
+    .csr_restore_dret_id_o        ( csr_restore_dret_id  ), // control signal to restore pc
+
+    .csr_save_cause_o             ( csr_save_cause       ),
+
+    // hardware loop signals to IF hwlp controller
+    .hwlp_start_o                 ( hwlp_start           ),
+    .hwlp_end_o                   ( hwlp_end             ),
+    .hwlp_cnt_o                   ( hwlp_cnt             ),
+
+    // hardware loop signals from CSR
+    .csr_hwlp_regid_i             ( csr_hwlp_regid       ),
+    .csr_hwlp_we_i                ( csr_hwlp_we          ),
+    .csr_hwlp_data_i              ( csr_hwlp_data        ),
+
+    // LSU
+    .data_req_ex_o                ( data_req_ex          ), // to load store unit
+    .data_we_ex_o                 ( data_we_ex           ), // to load store unit
+    .atop_ex_o                    ( data_atop_ex         ),
+    .buffer_ex_o                  ( data_buffer_ex       ),
+    .data_type_ex_o               ( data_type_ex         ), // to load store unit
+    .data_sign_ext_ex_o           ( data_sign_ext_ex     ), // to load store unit
+    .data_reg_offset_ex_o         ( data_reg_offset_ex   ), // to load store unit
+    .data_load_event_ex_o         ( data_load_event_ex   ), // to load store unit
+
+    .data_misaligned_ex_o         ( data_misaligned_ex   ), // to load store unit
+
+    .prepost_useincr_ex_o         ( useincr_addr_ex      ),
+    .data_misaligned_i            ( data_misaligned      ),
+    .data_err_i                   ( data_err_pmp         ),
+    .data_err_ack_o               ( data_err_ack         ),
+
+
+    // Interrupt Signals
+    .irq_pending_i                ( irq_pending          ), // incoming interrupts
+    .irq_id_i                     ( irq_id               ),
+    .irq_sec_i                    ( (PULP_SECURE) ? irq_sec_i : 1'b0 ),
+    .m_irq_enable_i               ( m_irq_enable         ),
+    .u_irq_enable_i               ( u_irq_enable         ),
+    .irq_ack_o                    ( irq_ack_o            ),
+    .irq_id_o                     ( irq_id_o             ),
+
+    // Debug Signal
+    .debug_mode_o                 ( debug_mode           ),
+    .debug_cause_o                ( debug_cause          ),
+    .debug_csr_save_o             ( debug_csr_save       ),
+    .debug_req_i                  ( debug_req_i          ),
+    .debug_single_step_i          ( debug_single_step    ),
+    .debug_ebreakm_i              ( debug_ebreakm        ),
+    .debug_ebreaku_i              ( debug_ebreaku        ),
+    .trigger_match_i              ( trigger_match        ),
+
+    // Forward Signals
+    .regfile_waddr_wb_i           ( regfile_waddr_fw_wb_o),  // Write address ex-wb pipeline
+    .regfile_we_wb_i              ( regfile_we_wb        ),  // write enable for the register file
+    .regfile_wdata_wb_i           ( regfile_wdata        ),  // write data to commit in the register file
+
+    .regfile_alu_waddr_fw_i       ( regfile_alu_waddr_fw ),
+    .regfile_alu_we_fw_i          ( regfile_alu_we_fw    ),
+    .regfile_alu_wdata_fw_i       ( regfile_alu_wdata_fw ),
+
+    // from ALU
+    .mult_multicycle_i            ( mult_multicycle      ),
+
+    // Performance Counters
+    .perf_jump_o                  ( perf_jump            ),
+    .perf_jr_stall_o              ( perf_jr_stall        ),
+    .perf_ld_stall_o              ( perf_ld_stall        ),
+    .perf_pipeline_stall_o        ( perf_pipeline_stall  )
+  );
+
+
+  /////////////////////////////////////////////////////
+  //   _______  __  ____ _____  _    ____ _____      //
+  //  | ____\ \/ / / ___|_   _|/ \  / ___| ____|     //
+  //  |  _|  \  /  \___ \ | | / _ \| |  _|  _|       //
+  //  | |___ /  \   ___) || |/ ___ \ |_| | |___      //
+  //  |_____/_/\_\ |____/ |_/_/   \_\____|_____|     //
+  //                                                 //
+  /////////////////////////////////////////////////////
+  riscv_ex_stage
+  #(
+   .FPU              ( FPU                ),
+   .FP_DIVSQRT       ( FP_DIVSQRT         ),
+   .SHARED_FP        ( SHARED_FP          ),
+   .SHARED_DSP_MULT  ( SHARED_DSP_MULT    ),
+   .SHARED_INT_DIV   ( SHARED_INT_DIV     ),
+   .APU_NARGS_CPU    ( APU_NARGS_CPU      ),
+   .APU_WOP_CPU      ( APU_WOP_CPU        ),
+   .APU_NDSFLAGS_CPU ( APU_NDSFLAGS_CPU   ),
+   .APU_NUSFLAGS_CPU ( APU_NUSFLAGS_CPU   )
+  )
+  ex_stage_i
+  (
+    // Global signals: Clock and active low asynchronous reset
+    .clk                        ( clk                          ),
+    .rst_n                      ( rst_ni                       ),
+
+    // Alu signals from ID stage
+    .alu_en_i                   ( alu_en_ex                    ),
+    .alu_operator_i             ( alu_operator_ex              ), // from ID/EX pipe registers
+    .alu_operand_a_i            ( alu_operand_a_ex             ), // from ID/EX pipe registers
+    .alu_operand_b_i            ( alu_operand_b_ex             ), // from ID/EX pipe registers
+    .alu_operand_c_i            ( alu_operand_c_ex             ), // from ID/EX pipe registers
+    .bmask_a_i                  ( bmask_a_ex                   ), // from ID/EX pipe registers
+    .bmask_b_i                  ( bmask_b_ex                   ), // from ID/EX pipe registers
+    .imm_vec_ext_i              ( imm_vec_ext_ex               ), // from ID/EX pipe registers
+    .alu_vec_mode_i             ( alu_vec_mode_ex              ), // from ID/EX pipe registers
+    .alu_is_clpx_i              ( alu_is_clpx_ex               ), // from ID/EX pipe registers
+    .alu_is_subrot_i            ( alu_is_subrot_ex             ), // from ID/Ex pipe registers
+    .alu_clpx_shift_i           ( alu_clpx_shift_ex            ), // from ID/EX pipe registers
+
+    // Multipler
+    .mult_operator_i            ( mult_operator_ex             ), // from ID/EX pipe registers
+    .mult_operand_a_i           ( mult_operand_a_ex            ), // from ID/EX pipe registers
+    .mult_operand_b_i           ( mult_operand_b_ex            ), // from ID/EX pipe registers
+    .mult_operand_c_i           ( mult_operand_c_ex            ), // from ID/EX pipe registers
+    .mult_en_i                  ( mult_en_ex                   ), // from ID/EX pipe registers
+    .mult_sel_subword_i         ( mult_sel_subword_ex          ), // from ID/EX pipe registers
+    .mult_signed_mode_i         ( mult_signed_mode_ex          ), // from ID/EX pipe registers
+    .mult_imm_i                 ( mult_imm_ex                  ), // from ID/EX pipe registers
+    .mult_dot_op_a_i            ( mult_dot_op_a_ex             ), // from ID/EX pipe registers
+    .mult_dot_op_b_i            ( mult_dot_op_b_ex             ), // from ID/EX pipe registers
+    .mult_dot_op_c_i            ( mult_dot_op_c_ex             ), // from ID/EX pipe registers
+    .mult_dot_signed_i          ( mult_dot_signed_ex           ), // from ID/EX pipe registers
+    .mult_is_clpx_i             ( mult_is_clpx_ex              ), // from ID/EX pipe registers
+    .mult_clpx_shift_i          ( mult_clpx_shift_ex           ), // from ID/EX pipe registers
+    .mult_clpx_img_i            ( mult_clpx_img_ex             ), // from ID/EX pipe registers
+
+    .mult_multicycle_o          ( mult_multicycle              ), // to ID/EX pipe registers
+
+    // FPU
+    .fpu_prec_i                 ( fprec_csr                    ),
+    .fpu_fflags_o               ( fflags                       ),
+    .fpu_fflags_we_o            ( fflags_we                    ),
+
+    // APU
+    .apu_en_i                   ( apu_en_ex                    ),
+    .apu_op_i                   ( apu_op_ex                    ),
+    .apu_lat_i                  ( apu_lat_ex                   ),
+    .apu_operands_i             ( apu_operands_ex              ),
+    .apu_waddr_i                ( apu_waddr_ex                 ),
+    .apu_flags_i                ( apu_flags_ex                 ),
+
+    .apu_read_regs_i            ( apu_read_regs                ),
+    .apu_read_regs_valid_i      ( apu_read_regs_valid          ),
+    .apu_read_dep_o             ( apu_read_dep                 ),
+    .apu_write_regs_i           ( apu_write_regs               ),
+    .apu_write_regs_valid_i     ( apu_write_regs_valid         ),
+    .apu_write_dep_o            ( apu_write_dep                ),
+
+    .apu_perf_type_o            ( perf_apu_type                ),
+    .apu_perf_cont_o            ( perf_apu_cont                ),
+    .apu_perf_wb_o              ( perf_apu_wb                  ),
+    .apu_ready_wb_o             ( apu_ready_wb                 ),
+    .apu_busy_o                 ( apu_busy                     ),
+
+    // apu-interconnect
+    // handshake signals
+    .apu_master_req_o           ( apu_master_req_o             ),
+    .apu_master_ready_o         ( apu_master_ready_o           ),
+    .apu_master_gnt_i           ( apu_master_gnt_i             ),
+    // request channel
+    .apu_master_operands_o      ( apu_master_operands_o        ),
+    .apu_master_op_o            ( apu_master_op_o              ),
+    // response channel
+    .apu_master_valid_i         ( apu_master_valid_i           ),
+    .apu_master_result_i        ( apu_master_result_i          ),
+
+    .lsu_en_i                   ( data_req_ex                  ),
+    .lsu_rdata_i                ( lsu_rdata                    ),
+
+    // interface with CSRs
+    .csr_access_i               ( csr_access_ex                ),
+    .csr_rdata_i                ( csr_rdata                    ),
+
+    // From ID Stage: Regfile control signals
+    .branch_in_ex_i             ( branch_in_ex                 ),
+    .regfile_alu_waddr_i        ( regfile_alu_waddr_ex         ),
+    .regfile_alu_we_i           ( regfile_alu_we_ex            ),
+
+    .regfile_waddr_i            ( regfile_waddr_ex             ),
+    .regfile_we_i               ( regfile_we_ex                ),
+
+    // Output of ex stage pipeline
+    .regfile_waddr_wb_o         ( regfile_waddr_fw_wb_o        ),
+    .regfile_we_wb_o            ( regfile_we_wb                ),
+    .regfile_wdata_wb_o         ( regfile_wdata                ),
+
+    // To IF: Jump and branch target and decision
+    .jump_target_o              ( jump_target_ex               ),
+    .branch_decision_o          ( branch_decision              ),
+
+    // To ID stage: Forwarding signals
+    .regfile_alu_waddr_fw_o     ( regfile_alu_waddr_fw         ),
+    .regfile_alu_we_fw_o        ( regfile_alu_we_fw            ),
+    .regfile_alu_wdata_fw_o     ( regfile_alu_wdata_fw         ),
+
+    // stall control
+    .is_decoding_i              ( is_decoding                  ),
+    .lsu_ready_ex_i             ( lsu_ready_ex                 ),
+    .lsu_err_i                  ( data_err_pmp                 ),
+
+    .ex_ready_o                 ( ex_ready                     ),
+    .ex_valid_o                 ( ex_valid                     ),
+    .wb_ready_i                 ( lsu_ready_wb                 )
+  );
+
+
+  ////////////////////////////////////////////////////////////////////////////////////////
+  //    _     ___    _    ____    ____ _____ ___  ____  _____   _   _ _   _ ___ _____   //
+  //   | |   / _ \  / \  |  _ \  / ___|_   _/ _ \|  _ \| ____| | | | | \ | |_ _|_   _|  //
+  //   | |  | | | |/ _ \ | | | | \___ \ | || | | | |_) |  _|   | | | |  \| || |  | |    //
+  //   | |__| |_| / ___ \| |_| |  ___) || || |_| |  _ <| |___  | |_| | |\  || |  | |    //
+  //   |_____\___/_/   \_\____/  |____/ |_| \___/|_| \_\_____|  \___/|_| \_|___| |_|    //
+  //                                                                                    //
+  ////////////////////////////////////////////////////////////////////////////////////////
+
+  riscv_load_store_unit  load_store_unit_i
+  (
+    .clk_i                 ( clk                ),
+    .rst_ni                ( rst_ni             ),
+
+    //output to data memory
+    .data_req_o            ( data_req_pmp       ),
+    .data_gnt_i            ( data_gnt_pmp       ),
+    .data_rvalid_i         ( data_rvalid_i      ),
+    .data_err_i            ( data_err_pmp       ),
+
+    .data_addr_o           ( data_addr_pmp      ),
+    .data_we_o             ( data_we_o          ),
+    .data_atop_o           ( data_atop_o        ),
+    .data_be_o             ( data_be_o          ),
+    .data_buffer_o         ( data_buffer_o      ),
+    .data_wdata_o          ( data_wdata_o       ),
+    .data_rdata_i          ( data_rdata_i       ),
+
+    // signal from ex stage
+    .data_we_ex_i          ( data_we_ex         ),
+    .data_atop_ex_i        ( data_atop_ex       ),
+    .data_buffer_ex_i      ( data_buffer_ex     ),
+    .data_type_ex_i        ( data_type_ex       ),
+    .data_wdata_ex_i       ( alu_operand_c_ex   ),
+    .data_reg_offset_ex_i  ( data_reg_offset_ex ),
+    .data_sign_ext_ex_i    ( data_sign_ext_ex   ),  // sign extension
+
+    .data_rdata_ex_o       ( lsu_rdata          ),
+    .data_req_ex_i         ( data_req_ex        ),
+    .operand_a_ex_i        ( alu_operand_a_ex   ),
+    .operand_b_ex_i        ( alu_operand_b_ex   ),
+    .addr_useincr_ex_i     ( useincr_addr_ex    ),
+
+    .data_misaligned_ex_i  ( data_misaligned_ex ), // from ID/EX pipeline
+    .data_misaligned_o     ( data_misaligned    ),
+
+    // control signals
+    .lsu_ready_ex_o        ( lsu_ready_ex       ),
+    .lsu_ready_wb_o        ( lsu_ready_wb       ),
+
+    .ex_valid_i            ( ex_valid           ),
+    .busy_o                ( lsu_busy           )
+  );
+
+  assign wb_valid = lsu_ready_wb & apu_ready_wb;
+
+
+  //////////////////////////////////////
+  //        ____ ____  ____           //
+  //       / ___/ ___||  _ \ ___      //
+  //      | |   \___ \| |_) / __|     //
+  //      | |___ ___) |  _ <\__ \     //
+  //       \____|____/|_| \_\___/     //
+  //                                  //
+  //   Control and Status Registers   //
+  //////////////////////////////////////
+
+  riscv_cs_registers
+  #(
+    .A_EXTENSION      ( A_EXTENSION           ),
+    .FPU              ( FPU                   ),
+    .APU              ( APU                   ),
+    .PULP_SECURE      ( PULP_SECURE           ),
+    .USE_PMP          ( USE_PMP               ),
+    .N_PMP_ENTRIES    ( N_PMP_ENTRIES         ),
+    .NUM_MHPMCOUNTERS ( NUM_MHPMCOUNTERS      ),
+    .PULP_HWLP        ( PULP_HWLP             ),
+    .DEBUG_TRIGGER_EN ( DEBUG_TRIGGER_EN      )
+  )
+  cs_registers_i
+  (
+    .clk                     ( clk                ),
+    .rst_n                   ( rst_ni             ),
+
+    // Hart ID from outside
+    .hart_id_i               ( hart_id_i          ),
+    .mtvec_o                 ( mtvec              ),
+    .utvec_o                 ( utvec              ),
+    .mtvec_mode_o            ( mtvec_mode         ),
+    .utvec_mode_o            ( utvec_mode         ),
+    // boot address
+    .boot_addr_i             ( boot_addr_i[31:1]  ),
+    // Interface to CSRs (SRAM like)
+    .csr_access_i            ( csr_access         ),
+    .csr_addr_i              ( csr_addr           ),
+    .csr_wdata_i             ( csr_wdata          ),
+    .csr_op_i                ( csr_op             ),
+    .csr_rdata_o             ( csr_rdata          ),
+
+    .frm_o                   ( frm_csr            ),
+    .fprec_o                 ( fprec_csr          ),
+    .fflags_i                ( fflags_csr         ),
+    .fflags_we_i             ( fflags_we          ),
+
+    // Interrupt related control signals
+    .m_irq_enable_o          ( m_irq_enable       ),
+    .u_irq_enable_o          ( u_irq_enable       ),
+    .csr_irq_sec_i           ( csr_irq_sec        ),
+    .sec_lvl_o               ( sec_lvl_o          ),
+    .mepc_o                  ( mepc               ),
+    .uepc_o                  ( uepc               ),
+    .irq_software_i          ( irq_software_i     ),
+    .irq_timer_i             ( irq_timer_i        ),
+    .irq_external_i          ( irq_external_i     ),
+    .irq_fast_i              ( irq_fast_i         ),
+    .irq_pending_o           ( irq_pending        ), // IRQ to ID/Controller
+    .irq_id_o                ( irq_id             ),
+    // debug
+    .debug_mode_i            ( debug_mode         ),
+    .debug_cause_i           ( debug_cause        ),
+    .debug_csr_save_i        ( debug_csr_save     ),
+    .depc_o                  ( depc               ),
+    .debug_single_step_o     ( debug_single_step  ),
+    .debug_ebreakm_o         ( debug_ebreakm      ),
+    .debug_ebreaku_o         ( debug_ebreaku      ),
+    .trigger_match_o         ( trigger_match      ),
+
+    .priv_lvl_o              ( current_priv_lvl   ),
+
+    .pmp_addr_o              ( pmp_addr_cs        ),
+    .pmp_cfg_o               ( pmp_cfg_cs         ),
+
+    .pc_if_i                 ( pc_if              ),
+    .pc_id_i                 ( pc_id              ),
+    .pc_ex_i                 ( pc_ex              ),
+
+    .csr_save_if_i           ( csr_save_if        ),
+    .csr_save_id_i           ( csr_save_id        ),
+    .csr_save_ex_i           ( csr_save_ex        ),
+    .csr_restore_mret_i      ( csr_restore_mret_id ),
+    .csr_restore_uret_i      ( csr_restore_uret_id ),
+
+    .csr_restore_dret_i      ( csr_restore_dret_id ),
+
+    .csr_cause_i             ( csr_cause          ),
+    .csr_save_cause_i        ( csr_save_cause     ),
+
+    // from hwloop registers
+    .hwlp_start_i            ( hwlp_start         ),
+    .hwlp_end_i              ( hwlp_end           ),
+    .hwlp_cnt_i              ( hwlp_cnt           ),
+
+    .hwlp_regid_o            ( csr_hwlp_regid     ),
+    .hwlp_we_o               ( csr_hwlp_we        ),
+    .hwlp_data_o             ( csr_hwlp_data      ),
+
+    .stack_base_o            ( stack_base         ),
+    .stack_limit_o           ( stack_limit        ),
+
+    // performance counter related signals
+    .id_valid_i              ( id_valid           ),
+    .is_compressed_i         ( is_compressed_id   ),
+    .is_decoding_i           ( is_decoding        ),
+
+    .imiss_i                 ( perf_imiss         ),
+    .pc_set_i                ( pc_set             ),
+    .jump_i                  ( perf_jump          ),
+    .branch_i                ( branch_in_ex       ),
+    .branch_taken_i          ( branch_decision    ),
+    .ld_stall_i              ( perf_ld_stall      ),
+    .jr_stall_i              ( perf_jr_stall      ),
+    .pipeline_stall_i        ( perf_pipeline_stall ),
+
+    .apu_typeconflict_i      ( perf_apu_type      ),
+    .apu_contention_i        ( perf_apu_cont      ),
+    .apu_dep_i               ( perf_apu_dep       ),
+    .apu_wb_i                ( perf_apu_wb        ),
+
+    .mem_load_i              ( data_req_o & data_gnt_i & (~data_we_o) ),
+    .mem_store_i             ( data_req_o & data_gnt_i & data_we_o    )
+
+  );
+
+  //  CSR access
+  assign csr_access   =  csr_access_ex;
+  assign csr_addr     =  csr_addr_int;
+  assign csr_wdata    =  alu_operand_a_ex;
+  assign csr_op       =  csr_op_ex;
+
+  assign csr_addr_int = csr_num_e'(csr_access_ex ? alu_operand_b_ex[11:0] : '0);
+
+
+
+  ///////////////////////////
+  //   ____  __  __ ____   //
+  //  |  _ \|  \/  |  _ \  //
+  //  | |_) | |\/| | |_) | //
+  //  |  __/| |  | |  __/  //
+  //  |_|   |_|  |_|_|     //
+  //                       //
+  ///////////////////////////
+
+  generate
+  if(PULP_SECURE && USE_PMP) begin : RISCY_PMP
+  riscv_pmp
+  #(
+     .N_PMP_ENTRIES(N_PMP_ENTRIES)
+  )
+  pmp_unit_i
+  (
+    .clk                     ( clk                ),
+    .rst_n                   ( rst_ni             ),
+
+    .pmp_privil_mode_i       ( current_priv_lvl   ),
+
+    .pmp_addr_i              ( pmp_addr           ),
+    .pmp_cfg_i               ( pmp_cfg            ),
+
+
+    .data_req_i              ( data_req_pmp       ),
+    .data_addr_i             ( data_addr_pmp      ),
+    .data_we_i               ( data_we_o          ),
+    .data_gnt_o              ( data_gnt_pmp       ),
+
+    .data_req_o              ( data_req_o         ),
+    .data_gnt_i              ( data_gnt_i         ),
+    .data_addr_o             ( data_addr_o        ),
+    .data_err_o              ( data_err_pmp       ),
+    .data_err_ack_i          ( data_err_ack       ),
+
+    .instr_req_i             ( instr_req_pmp      ),
+    .instr_addr_i            ( instr_addr_pmp     ),
+    .instr_gnt_o             ( instr_gnt_pmp      ),
+
+    .instr_req_o             ( instr_req_o        ),
+    .instr_gnt_i             ( instr_gnt_i        ),
+    .instr_addr_o            ( instr_addr_o       ),
+    .instr_err_o             ( instr_err_pmp      )
+  );
+  end else begin
+    assign instr_req_o   = instr_req_pmp;
+    assign instr_addr_o  = instr_addr_pmp;
+    assign instr_gnt_pmp = instr_gnt_i;
+    assign instr_err_pmp = 1'b0;
+
+    assign data_req_o    = data_req_pmp;
+    assign data_addr_o   = data_addr_pmp;
+    assign data_gnt_pmp  = data_gnt_i;
+    assign data_err_pmp  = 1'b0;
+  end
+
+
+  always_comb begin
+    pmp_addr = pmp_addr_cs;
+    pmp_cfg = pmp_cfg_cs;
+
+    //external configuration has priority over CS
+    if (pmp_conf_override_i) begin
+      pmp_addr = pmp_addr_i;
+      pmp_cfg = pmp_cfg_i;
+    end
+  end
+  endgenerate
+
+
+`ifdef TRACE_EXECUTION
+
+  riscv_tracer riscv_tracer_i
+  (
+    .clk            ( clk_i                                ), // always-running clock for tracing
+    .rst_n          ( rst_ni                               ),
+
+    .fetch_enable   ( fetch_enable_i                       ),
+    .hart_id_i      ( hart_id_i                            ),
+
+    .pc             ( id_stage_i.pc_id_i                   ),
+    .instr          ( id_stage_i.instr                     ),
+    .controller_state_i ( id_stage_i.controller_i.ctrl_fsm_cs ),
+    .compressed     ( id_stage_i.is_compressed_i           ),
+    .id_valid       ( id_stage_i.id_valid_o                ),
+    .is_decoding    ( id_stage_i.is_decoding_o             ),
+    .pipe_flush     ( id_stage_i.controller_i.pipe_flush_i ),
+    .mret           ( id_stage_i.controller_i.mret_insn_i  ),
+    .uret           ( id_stage_i.controller_i.uret_insn_i  ),
+    .dret           ( id_stage_i.controller_i.dret_insn_i  ),
+    .ecall          ( id_stage_i.controller_i.ecall_insn_i ),
+    .ebreak         ( id_stage_i.controller_i.ebrk_insn_i  ),
+    .fence          ( id_stage_i.controller_i.fencei_insn_i),
+    .rs1_value      ( id_stage_i.operand_a_fw_id           ),
+    .rs2_value      ( id_stage_i.operand_b_fw_id           ),
+    .rs3_value      ( id_stage_i.alu_operand_c             ),
+    .rs2_value_vec  ( id_stage_i.alu_operand_b             ),
+
+    .rs1_is_fp      ( id_stage_i.regfile_fp_a              ),
+    .rs2_is_fp      ( id_stage_i.regfile_fp_b              ),
+    .rs3_is_fp      ( id_stage_i.regfile_fp_c              ),
+    .rd_is_fp       ( id_stage_i.regfile_fp_d              ),
+
+    .ex_valid       ( ex_valid                             ),
+    .ex_reg_addr    ( regfile_alu_waddr_fw                 ),
+    .ex_reg_we      ( regfile_alu_we_fw                    ),
+    .ex_reg_wdata   ( regfile_alu_wdata_fw                 ),
+
+    .ex_data_addr   ( data_addr_o                          ),
+    .ex_data_req    ( data_req_o                           ),
+    .ex_data_gnt    ( data_gnt_i                           ),
+    .ex_data_we     ( data_we_o                            ),
+    .ex_data_wdata  ( data_wdata_o                         ),
+    .data_misaligned ( data_misaligned                     ),
+
+    .wb_bypass      ( ex_stage_i.branch_in_ex_i            ),
+
+    .wb_valid       ( wb_valid                             ),
+    .wb_reg_addr    ( regfile_waddr_fw_wb_o                ),
+    .wb_reg_we      ( regfile_we_wb                        ),
+    .wb_reg_wdata   ( regfile_wdata                        ),
+
+    .imm_u_type     ( id_stage_i.imm_u_type                ),
+    .imm_uj_type    ( id_stage_i.imm_uj_type               ),
+    .imm_i_type     ( id_stage_i.imm_i_type                ),
+    .imm_iz_type    ( id_stage_i.imm_iz_type[11:0]         ),
+    .imm_z_type     ( id_stage_i.imm_z_type                ),
+    .imm_s_type     ( id_stage_i.imm_s_type                ),
+    .imm_sb_type    ( id_stage_i.imm_sb_type               ),
+    .imm_s2_type    ( id_stage_i.imm_s2_type               ),
+    .imm_s3_type    ( id_stage_i.imm_s3_type               ),
+    .imm_vs_type    ( id_stage_i.imm_vs_type               ),
+    .imm_vu_type    ( id_stage_i.imm_vu_type               ),
+    .imm_shuffle_type ( id_stage_i.imm_shuffle_type        ),
+    .imm_clip_type  ( id_stage_i.instr_rdata_i[11:7]       )
+  );
+`endif
+
+`ifdef PRINT_CORE_MEM_ACCESSES
+  always_comb begin
+    if (data_req_o && data_gnt_i) begin
+      if (data_we_o) begin
+        $display("Core %0d,%0d writes 0x%08x.", cluster_id_i, core_id_i, data_addr_o);
+      end else begin
+        $display("Core %0d,%0d reads  0x%08x.", cluster_id_i, core_id_i, data_addr_o);
+      end
+    end
+  end
+ `endif
+
+endmodule
\ No newline at end of file
diff --git a/hw/deps/riscv/riscv_cs_registers.sv b/hw/deps/riscv/riscv_cs_registers.sv
new file mode 100644
index 0000000..57588a5
--- /dev/null
+++ b/hw/deps/riscv/riscv_cs_registers.sv
@@ -0,0 +1,1646 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Sven Stucki - svstucki@student.ethz.ch                     //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                 Andrea Bettati - andrea.bettati@studenti.unipr.it          //
+//                                                                            //
+// Design Name:    Control and Status Registers                               //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Control and Status Registers (CSRs) loosely following the  //
+//                 RiscV draft priviledged instruction set spec (v1.9)        //
+//                 Added Floating point support                               //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+
+`ifndef PULP_FPGA_EMUL
+ `ifdef SYNTHESIS
+  `define ASIC_SYNTHESIS
+ `endif
+`endif
+
+module riscv_cs_registers
+#(
+  parameter N_HWLP           = 2,
+  parameter N_HWLP_BITS      = $clog2(N_HWLP),
+  parameter APU              = 0,
+  parameter A_EXTENSION      = 0,
+  parameter FPU              = 0,
+  parameter PULP_SECURE      = 0,
+  parameter USE_PMP          = 0,
+  parameter N_PMP_ENTRIES    = 16,
+  parameter NUM_MHPMCOUNTERS = 1,
+  parameter PULP_HWLP        = 0,
+  parameter DEBUG_TRIGGER_EN = 1
+)
+(
+  // Clock and Reset
+  input  logic            clk,
+  input  logic            rst_n,
+
+  // Hart ID
+  input  logic [31:0]     hart_id_i,
+  output logic [23:0]     mtvec_o,
+  output logic [23:0]     utvec_o,
+  output logic  [1:0]     mtvec_mode_o,
+  output logic  [1:0]     utvec_mode_o,
+
+  // Used for boot address
+  input  logic [30:0]     boot_addr_i,
+
+  // Interface to registers (SRAM like)
+  input  logic                    csr_access_i,
+  input  riscv_defines::csr_num_e csr_addr_i,
+  input  logic [31:0]             csr_wdata_i,
+  input  logic  [1:0]             csr_op_i,
+  output logic [31:0]             csr_rdata_o,
+
+  output logic [2:0]         frm_o,
+  output logic [C_PC-1:0]    fprec_o,
+  input  logic [C_FFLAG-1:0] fflags_i,
+  input  logic               fflags_we_i,
+
+  // Interrupts
+  // IRQ lines from int_controller
+  input  logic            irq_software_i,
+  input  logic            irq_timer_i,
+  input  logic            irq_external_i,
+  input  logic [47:0]     irq_fast_i,
+
+  output logic            m_irq_enable_o,
+  output logic            u_irq_enable_o,
+  // IRQ req to ID/controller
+  output logic            irq_pending_o,    //used to wake up the WFI and to signal interrupts to controller
+  output logic [5:0]      irq_id_o,
+
+  //csr_irq_sec_i is always 0 if PULP_SECURE is zero
+  input  logic            csr_irq_sec_i,
+  output logic            sec_lvl_o,
+  output logic [31:0]     mepc_o,
+  output logic [31:0]     uepc_o,
+
+  // debug
+  input  logic            debug_mode_i,
+  input  logic  [2:0]     debug_cause_i,
+  input  logic            debug_csr_save_i,
+  output logic [31:0]     depc_o,
+  output logic            debug_single_step_o,
+  output logic            debug_ebreakm_o,
+  output logic            debug_ebreaku_o,
+  output logic            trigger_match_o,
+
+
+  output logic  [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_o,
+  output logic  [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_o,
+
+  output PrivLvl_t        priv_lvl_o,
+
+  input  logic [31:0]     pc_if_i,
+  input  logic [31:0]     pc_id_i,
+  input  logic [31:0]     pc_ex_i,
+
+  input  logic            csr_save_if_i,
+  input  logic            csr_save_id_i,
+  input  logic            csr_save_ex_i,
+
+  input  logic            csr_restore_mret_i,
+  input  logic            csr_restore_uret_i,
+
+  input  logic            csr_restore_dret_i,
+  //coming from controller
+  input  logic [6:0]      csr_cause_i,
+  //coming from controller
+  input  logic            csr_save_cause_i,
+  // Hardware loops
+  input  logic [N_HWLP-1:0] [31:0] hwlp_start_i,
+  input  logic [N_HWLP-1:0] [31:0] hwlp_end_i,
+  input  logic [N_HWLP-1:0] [31:0] hwlp_cnt_i,
+
+  output logic [31:0]              hwlp_data_o,
+  output logic [N_HWLP_BITS-1:0]   hwlp_regid_o,
+  output logic [2:0]               hwlp_we_o,
+
+  // Stack Protection
+  output logic [31:0]     stack_base_o,
+  output logic [31:0]     stack_limit_o,
+
+  // Performance Counters
+  input  logic                 id_valid_i,        // ID stage is done
+  input  logic                 is_compressed_i,   // compressed instruction in ID
+  input  logic                 is_decoding_i,     // controller is in DECODE state
+
+  input  logic                 imiss_i,           // instruction fetch
+  input  logic                 pc_set_i,          // pc was set to a new value
+  input  logic                 jump_i,            // jump instruction seen   (j, jr, jal, jalr)
+  input  logic                 branch_i,          // branch instruction seen (bf, bnf)
+  input  logic                 branch_taken_i,    // branch was taken
+  input  logic                 ld_stall_i,        // load use hazard
+  input  logic                 jr_stall_i,        // jump register use hazard
+  input  logic                 pipeline_stall_i,  // extra cycles from elw
+
+  input  logic                 apu_typeconflict_i,
+  input  logic                 apu_contention_i,
+  input  logic                 apu_dep_i,
+  input  logic                 apu_wb_i,
+
+  input  logic                 mem_load_i,        // load from memory in this cycle
+  input  logic                 mem_store_i        // store to memory in this cycle
+
+);
+
+  localparam NUM_HPM_EVENTS  =   16;
+
+  localparam MTVEC_MODE      = 2'b01;
+
+  localparam MAX_N_PMP_ENTRIES = 16;
+  localparam MAX_N_PMP_CFG     =  4;
+  localparam N_PMP_CFG         = N_PMP_ENTRIES % 4 == 0 ? N_PMP_ENTRIES/4 : N_PMP_ENTRIES/4 + 1;
+
+
+  `define MSTATUS_UIE_BITS        0
+  `define MSTATUS_SIE_BITS        1
+  `define MSTATUS_MIE_BITS        3
+  `define MSTATUS_UPIE_BITS       4
+  `define MSTATUS_SPIE_BITS       5
+  `define MSTATUS_MPIE_BITS       7
+  `define MSTATUS_SPP_BITS        8
+  `define MSTATUS_MPP_BITS    12:11
+  `define MSTATUS_MPRV_BITS      17
+
+  // misa
+  localparam logic [1:0] MXL = 2'd1; // M-XLEN: XLEN in M-Mode for RV32
+  localparam logic [31:0] MISA_VALUE =
+      (32'(A_EXTENSION) <<  0)  // A - Atomic Instructions extension
+    | (1                <<  2)  // C - Compressed extension
+    | (0                <<  3)  // D - Double precision floating-point extension
+    | (0                <<  4)  // E - RV32E base ISA
+    | (32'(FPU)         <<  5)  // F - Single precision floating-point extension
+    | (1                <<  8)  // I - RV32I/64I/128I base ISA
+    | (1                << 12)  // M - Integer Multiply/Divide extension
+    | (0                << 13)  // N - User level interrupts supported
+    | (0                << 18)  // S - Supervisor mode implemented
+    | (32'(PULP_SECURE) << 20)  // U - User mode implemented
+    | (1                << 23)  // X - Non-standard extensions present
+    | (32'(MXL)         << 30); // M-XLEN
+
+  typedef struct packed {
+    logic uie;
+    // logic sie;      - unimplemented, hardwired to '0
+    // logic hie;      - unimplemented, hardwired to '0
+    logic mie;
+    logic upie;
+    // logic spie;     - unimplemented, hardwired to '0
+    // logic hpie;     - unimplemented, hardwired to '0
+    logic mpie;
+    // logic spp;      - unimplemented, hardwired to '0
+    // logic[1:0] hpp; - unimplemented, hardwired to '0
+    PrivLvl_t mpp;
+    logic mprv;
+  } Status_t;
+
+  typedef struct packed{
+      logic [31:28] xdebugver;
+      logic [27:16] zero2;
+      logic         ebreakm;
+      logic         zero1;
+      logic         ebreaks;
+      logic         ebreaku;
+      logic         stepie;
+      logic         stopcount;
+      logic         stoptime;
+      logic [8:6]   cause;
+      logic         zero0;
+      logic         mprven;
+      logic         nmip;
+      logic         step;
+      PrivLvl_t     prv;
+  } Dcsr_t;
+
+`ifndef SYNTHESIS
+  initial
+  begin
+    $display("[CORE] Core settings: PULP_SECURE = %d, N_PMP_ENTRIES = %d, N_PMP_CFG %d",PULP_SECURE, N_PMP_ENTRIES, N_PMP_CFG);
+  end
+`endif
+
+  typedef struct packed {
+   logic  [MAX_N_PMP_ENTRIES-1:0] [31:0] pmpaddr;
+   //logic  [MAX_N_PMP_CFG-1:0]     [31:0] pmpcfg_packed;
+   logic  [MAX_N_PMP_ENTRIES-1:0] [ 7:0] pmpcfg;
+  } Pmp_t;
+
+  typedef logic [MAX_N_PMP_CFG-1:0][31:0] pmpcfg_packed_t;
+
+  // CSR update logic
+  logic [31:0] csr_wdata_int;
+  logic [31:0] csr_rdata_int;
+  logic        csr_we_int;
+  logic [C_RM-1:0]     frm_q, frm_n;
+  logic [C_FFLAG-1:0]  fflags_q, fflags_n;
+  logic [C_PC-1:0]     fprec_q, fprec_n;
+
+  // Interrupt control signals
+  logic [31:0] mepc_q, mepc_n;
+  logic [31:0] uepc_q, uepc_n;
+  // Trigger
+  logic [31:0] tmatch_control_rdata;
+  logic [31:0] tmatch_value_rdata;
+  // Debug
+  Dcsr_t       dcsr_q, dcsr_n;
+  logic [31:0] depc_q, depc_n;
+  logic [31:0] dscratch0_q, dscratch0_n;
+  logic [31:0] dscratch1_q, dscratch1_n;
+  logic [31:0] mscratch_q, mscratch_n;
+
+  logic [31:0] exception_pc;
+  Status_t mstatus_q, mstatus_n;
+  logic [ 6:0] mcause_q, mcause_n;
+  logic [ 6:0] ucause_q, ucause_n;
+  logic [31:0] stack_base_q, stack_base_n,
+               stack_size_q, stack_size_n;
+  //not implemented yet
+  logic [23:0] mtvec_n, mtvec_q;
+  logic [23:0] utvec_n, utvec_q;
+  logic [ 1:0] mtvec_mode_n, mtvec_mode_q;
+  logic [ 1:0] utvec_mode_n, utvec_mode_q;
+
+  Interrupts_t mip;
+  logic [31:0] mip1;
+  Interrupts_t mie_q, mie_n;
+  logic [31:0] mie1_q, mie1_n;
+  //machine enabled interrupt pending
+  Interrupts_t menip;
+  logic [31:0] menip1;
+
+  logic is_irq;
+  PrivLvl_t priv_lvl_n, priv_lvl_q;
+  
+  Pmp_t pmp_reg_q;
+  Pmp_t pmp_reg_n;
+  pmpcfg_packed_t pmpcfg_packed_q;
+  pmpcfg_packed_t pmpcfg_packed_n;
+
+  //clock gating for pmp regs
+  logic [MAX_N_PMP_ENTRIES-1:0] pmpaddr_we;
+  logic [MAX_N_PMP_ENTRIES-1:0] pmpcfg_we;
+
+  // Performance Counter Signals
+  logic                      id_valid_q;
+
+  
+  // performance counters
+  logic [31:0] [63:0]        mhpmcounter_q;   
+  logic [31:0] [63:0]        mhpmcounter_n;
+
+  // event enable
+  logic [31:0] [31:0]        mhpmevent_q;
+  logic [31:0] [31:0]        mhpmevent_n;     
+
+  // performance counter enable
+  logic [31:0]               mcountinhibit_q;
+  logic [31:0]               mcountinhibit_n;
+
+  logic [NUM_HPM_EVENTS-1:0] hpm_events;                       // events for performance counters
+
+  Interrupts_t                   irq_req;
+  logic [31:0]                   irq_req1;
+
+  assign is_irq = csr_cause_i[6];
+
+  assign irq_req.irq_software = irq_software_i;
+  assign irq_req.irq_timer    = irq_timer_i;
+  assign irq_req.irq_external = irq_external_i;
+  assign irq_req.irq_fast     = irq_fast_i[15:0];
+  assign irq_req1             = irq_fast_i[47:16];
+
+  // mip CSR is purely combintational
+  // must be able to re-enable the clock upon WFI
+  assign mip.irq_software   = irq_req.irq_software;
+  assign mip.irq_timer      = irq_req.irq_timer;
+  assign mip.irq_external   = irq_req.irq_external;
+  assign mip.irq_fast       = irq_req.irq_fast;
+  assign mip1               = irq_req1;
+
+  // menip signal the controller
+  assign menip.irq_software = irq_req.irq_software & mie_q.irq_software;
+  assign menip.irq_timer    = irq_req.irq_timer    & mie_q.irq_timer;
+  assign menip.irq_external = irq_req.irq_external & mie_q.irq_external;
+  assign menip.irq_fast     = irq_req.irq_fast     & mie_q.irq_fast;
+  assign menip1             = irq_req1             & mie1_q;
+
+
+
+  ////////////////////////////////////////////
+  //   ____ ____  ____    ____              //
+  //  / ___/ ___||  _ \  |  _ \ ___  __ _   //
+  // | |   \___ \| |_) | | |_) / _ \/ _` |  //
+  // | |___ ___) |  _ <  |  _ <  __/ (_| |  //
+  //  \____|____/|_| \_\ |_| \_\___|\__, |  //
+  //                                |___/   //
+  ////////////////////////////////////////////
+
+  // NOTE!!!: Any new CSR register added in this file must also be
+  //   added to the valid CSR register list riscv_decoder.v
+
+   genvar j;
+
+
+if(PULP_SECURE==1) begin
+  // read logic
+  always_comb
+  begin
+    casex (csr_addr_i)
+      // fcsr: Floating-Point Control and Status Register (frm + fflags).
+      CSR_FFLAGS : csr_rdata_int = (FPU == 1) ? {27'b0, fflags_q}        : '0;
+      CSR_FRM    : csr_rdata_int = (FPU == 1) ? {29'b0, frm_q}           : '0;
+      CSR_FCSR   : csr_rdata_int = (FPU == 1) ? {24'b0, frm_q, fflags_q} : '0;
+      FPREC      : csr_rdata_int = (FPU == 1) ? {27'b0, fprec_q}         : '0; // Optional precision control for FP DIV/SQRT Unit
+
+      // mstatus
+      CSR_MSTATUS: csr_rdata_int = {
+                                  14'b0,
+                                  mstatus_q.mprv,
+                                  4'b0,
+                                  mstatus_q.mpp,
+                                  3'b0,
+                                  mstatus_q.mpie,
+                                  2'h0,
+                                  mstatus_q.upie,
+                                  mstatus_q.mie,
+                                  2'h0,
+                                  mstatus_q.uie
+                                };
+
+      // misa: machine isa register
+      CSR_MISA: csr_rdata_int = MISA_VALUE;
+
+      // mie: machine interrupt enable
+      CSR_MIE: begin
+        csr_rdata_int                                     = '0;
+        csr_rdata_int[CSR_MSIX_BIT]                       = mie_q.irq_software;
+        csr_rdata_int[CSR_MTIX_BIT]                       = mie_q.irq_timer;
+        csr_rdata_int[CSR_MEIX_BIT]                       = mie_q.irq_external;
+        csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] = mie_q.irq_fast;
+      end
+
+      // mie1: machine interrupt enable for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIE1: csr_rdata_int = mie1_q;
+
+      // mtvec: machine trap-handler base address
+      CSR_MTVEC: csr_rdata_int = {mtvec_q, 6'h0, mtvec_mode_q};
+      // mscratch: machine scratch
+      CSR_MSCRATCH: csr_rdata_int = mscratch_q;
+      // mepc: exception program counter
+      CSR_MEPC: csr_rdata_int = mepc_q;
+      // mcause: exception cause
+      CSR_MCAUSE: csr_rdata_int = {mcause_q[6], 25'b0, mcause_q[5:0]};
+      // mip: interrupt pending
+      CSR_MIP: begin
+        csr_rdata_int                                     = '0;
+        csr_rdata_int[CSR_MSIX_BIT]                       = mip.irq_software;
+        csr_rdata_int[CSR_MTIX_BIT]                       = mip.irq_timer;
+        csr_rdata_int[CSR_MEIX_BIT]                       = mip.irq_external;
+        csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] = mip.irq_fast;
+      end
+
+      // mip1: machine interrupt pending for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIP1: csr_rdata_int = mip1;
+
+      // mhartid: unique hardware thread id
+      CSR_MHARTID: csr_rdata_int = hart_id_i;
+
+      // unimplemented, read 0 CSRs
+      CSR_MVENDORID,
+        CSR_MARCHID,
+        CSR_MIMPID,
+        CSR_MTVAL,
+        CSR_MCOUNTEREN :
+          csr_rdata_int = 'b0;
+
+      CSR_TSELECT,
+        CSR_TDATA3,
+        CSR_MCONTEXT,
+        CSR_SCONTEXT:
+               csr_rdata_int = 'b0; // Always read 0
+      CSR_TDATA1:
+               csr_rdata_int = tmatch_control_rdata;
+      CSR_TDATA2:
+               csr_rdata_int = tmatch_value_rdata;
+
+      CSR_DCSR:
+               csr_rdata_int = dcsr_q;//
+      CSR_DPC:
+               csr_rdata_int = depc_q;
+      CSR_DSCRATCH0:
+               csr_rdata_int = dscratch0_q;//
+      CSR_DSCRATCH1:
+               csr_rdata_int = dscratch1_q;//
+
+      // Hardware Performance Monitor
+      CSR_MCYCLE,
+      CSR_MINSTRET,
+      CSR_MHPMCOUNTER3,
+      CSR_MHPMCOUNTER4,  CSR_MHPMCOUNTER5,  CSR_MHPMCOUNTER6,  CSR_MHPMCOUNTER7,
+      CSR_MHPMCOUNTER8,  CSR_MHPMCOUNTER9,  CSR_MHPMCOUNTER10, CSR_MHPMCOUNTER11,
+      CSR_MHPMCOUNTER12, CSR_MHPMCOUNTER13, CSR_MHPMCOUNTER14, CSR_MHPMCOUNTER15,
+      CSR_MHPMCOUNTER16, CSR_MHPMCOUNTER17, CSR_MHPMCOUNTER18, CSR_MHPMCOUNTER19,
+      CSR_MHPMCOUNTER20, CSR_MHPMCOUNTER21, CSR_MHPMCOUNTER22, CSR_MHPMCOUNTER23,
+      CSR_MHPMCOUNTER24, CSR_MHPMCOUNTER25, CSR_MHPMCOUNTER26, CSR_MHPMCOUNTER27,
+      CSR_MHPMCOUNTER28, CSR_MHPMCOUNTER29, CSR_MHPMCOUNTER30, CSR_MHPMCOUNTER31:
+        csr_rdata_int = mhpmcounter_q[csr_addr_i[4:0]][31:0];
+
+      CSR_MCYCLEH,
+      CSR_MINSTRETH,
+      CSR_MHPMCOUNTER3H,
+      CSR_MHPMCOUNTER4H,  CSR_MHPMCOUNTER5H,  CSR_MHPMCOUNTER6H,  CSR_MHPMCOUNTER7H,
+      CSR_MHPMCOUNTER8H,  CSR_MHPMCOUNTER9H,  CSR_MHPMCOUNTER10H, CSR_MHPMCOUNTER11H,
+      CSR_MHPMCOUNTER12H, CSR_MHPMCOUNTER13H, CSR_MHPMCOUNTER14H, CSR_MHPMCOUNTER15H,
+      CSR_MHPMCOUNTER16H, CSR_MHPMCOUNTER17H, CSR_MHPMCOUNTER18H, CSR_MHPMCOUNTER19H,
+      CSR_MHPMCOUNTER20H, CSR_MHPMCOUNTER21H, CSR_MHPMCOUNTER22H, CSR_MHPMCOUNTER23H,
+      CSR_MHPMCOUNTER24H, CSR_MHPMCOUNTER25H, CSR_MHPMCOUNTER26H, CSR_MHPMCOUNTER27H,
+      CSR_MHPMCOUNTER28H, CSR_MHPMCOUNTER29H, CSR_MHPMCOUNTER30H, CSR_MHPMCOUNTER31H:
+        csr_rdata_int = mhpmcounter_q[csr_addr_i[4:0]][63:32];
+
+      CSR_MCOUNTINHIBIT: csr_rdata_int = mcountinhibit_q;
+
+      CSR_MHPMEVENT3,
+      CSR_MHPMEVENT4,  CSR_MHPMEVENT5,  CSR_MHPMEVENT6,  CSR_MHPMEVENT7,
+      CSR_MHPMEVENT8,  CSR_MHPMEVENT9,  CSR_MHPMEVENT10, CSR_MHPMEVENT11,
+      CSR_MHPMEVENT12, CSR_MHPMEVENT13, CSR_MHPMEVENT14, CSR_MHPMEVENT15,
+      CSR_MHPMEVENT16, CSR_MHPMEVENT17, CSR_MHPMEVENT18, CSR_MHPMEVENT19,
+      CSR_MHPMEVENT20, CSR_MHPMEVENT21, CSR_MHPMEVENT22, CSR_MHPMEVENT23,
+      CSR_MHPMEVENT24, CSR_MHPMEVENT25, CSR_MHPMEVENT26, CSR_MHPMEVENT27,
+      CSR_MHPMEVENT28, CSR_MHPMEVENT29, CSR_MHPMEVENT30, CSR_MHPMEVENT31:
+        csr_rdata_int = mhpmevent_q[csr_addr_i[4:0]];
+
+      // hardware loops  (not official)
+      HWLoop0_START  : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_start_i[0];
+      HWLoop0_END    : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_end_i[0]  ;
+      HWLoop0_COUNTER: csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_cnt_i[0]  ;
+      HWLoop1_START  : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_start_i[1];
+      HWLoop1_END    : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_end_i[1]  ;
+      HWLoop1_COUNTER: csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_cnt_i[1]  ;
+
+      // PMP config registers
+      CSR_PMPCFG0: csr_rdata_int = USE_PMP ? pmpcfg_packed_q[0] : '0;
+      CSR_PMPCFG1: csr_rdata_int = USE_PMP ? pmpcfg_packed_q[1] : '0;
+      CSR_PMPCFG2: csr_rdata_int = USE_PMP ? pmpcfg_packed_q[2] : '0;
+      CSR_PMPCFG3: csr_rdata_int = USE_PMP ? pmpcfg_packed_q[3] : '0;
+
+      CSR_PMPADDR_RANGE_X :
+          csr_rdata_int = USE_PMP ? pmp_reg_q.pmpaddr[csr_addr_i[3:0]] : '0;
+
+      /* USER CSR */
+      // ustatus
+      CSR_USTATUS: csr_rdata_int = {
+                                  27'b0,
+                                  mstatus_q.upie,
+                                  3'h0,
+                                  mstatus_q.uie
+                                };
+      // utvec: user trap-handler base address
+      CSR_UTVEC: csr_rdata_int = {utvec_q, 6'h0, utvec_mode_q};
+      // duplicated mhartid: unique hardware thread id (not official)
+      UHARTID: csr_rdata_int = hart_id_i;
+      // uepc: exception program counter
+      CSR_UEPC: csr_rdata_int = uepc_q;
+      // ucause: exception cause
+      CSR_UCAUSE: csr_rdata_int = {ucause_q[6], 25'h0, ucause_q[5:0]};
+
+      // current priv level (not official)
+      PRIVLV: csr_rdata_int = {30'h0, priv_lvl_q};
+
+      default:
+        csr_rdata_int = '0;
+    endcase
+  end
+end else begin //PULP_SECURE == 0
+  // read logic
+  always_comb
+  begin
+
+    case (csr_addr_i)
+      // fcsr: Floating-Point Control and Status Register (frm + fflags).
+      CSR_FFLAGS : csr_rdata_int = (FPU == 1) ? {27'b0, fflags_q}        : '0;
+      CSR_FRM    : csr_rdata_int = (FPU == 1) ? {29'b0, frm_q}           : '0;
+      CSR_FCSR   : csr_rdata_int = (FPU == 1) ? {24'b0, frm_q, fflags_q} : '0;
+      FPREC      : csr_rdata_int = (FPU == 1) ? {27'b0, fprec_q}         : '0; // Optional precision control for FP DIV/SQRT Unit
+      // mstatus: always M-mode, contains IE bit
+      CSR_MSTATUS: csr_rdata_int = {
+                                  14'b0,
+                                  mstatus_q.mprv,
+                                  4'b0,
+                                  mstatus_q.mpp,
+                                  3'b0,
+                                  mstatus_q.mpie,
+                                  2'h0,
+                                  mstatus_q.upie,
+                                  mstatus_q.mie,
+                                  2'h0,
+                                  mstatus_q.uie
+                                };
+      // misa: machine isa register
+      CSR_MISA: csr_rdata_int = MISA_VALUE;
+      // mie: machine interrupt enable
+      CSR_MIE: begin
+        csr_rdata_int                                     = '0;
+        csr_rdata_int[CSR_MSIX_BIT]                       = mie_q.irq_software;
+        csr_rdata_int[CSR_MTIX_BIT]                       = mie_q.irq_timer;
+        csr_rdata_int[CSR_MEIX_BIT]                       = mie_q.irq_external;
+        csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] = mie_q.irq_fast;
+      end
+
+      // mie1: machine interrupt enable for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIE1: csr_rdata_int = mie1_q;
+      // mtvec: machine trap-handler base address
+      CSR_MTVEC: csr_rdata_int = {mtvec_q, 6'h0, mtvec_mode_q};
+      // mscratch: machine scratch
+      CSR_MSCRATCH: csr_rdata_int = mscratch_q;
+      // mepc: exception program counter
+      CSR_MEPC: csr_rdata_int = mepc_q;
+      // mcause: exception cause
+      CSR_MCAUSE: csr_rdata_int = {mcause_q[6], 25'b0, mcause_q[5:0]};
+      // mip: interrupt pending
+      CSR_MIP: begin
+        csr_rdata_int                                     = '0;
+        csr_rdata_int[CSR_MSIX_BIT]                       = mip.irq_software;
+        csr_rdata_int[CSR_MTIX_BIT]                       = mip.irq_timer;
+        csr_rdata_int[CSR_MEIX_BIT]                       = mip.irq_external;
+        csr_rdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW] = mip.irq_fast;
+      end
+      // mip1: machine interrupt pending for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIP1: csr_rdata_int = mip1;
+      // mhartid: unique hardware thread id
+      CSR_MHARTID: csr_rdata_int = hart_id_i;
+
+      // unimplemented, read 0 CSRs
+      CSR_MVENDORID,
+        CSR_MARCHID,
+        CSR_MIMPID,
+        CSR_MTVAL,
+        CSR_MCOUNTEREN :
+          csr_rdata_int = 'b0;
+
+      CSR_TSELECT,
+        CSR_TDATA3,
+        CSR_MCONTEXT,
+        CSR_SCONTEXT:
+               csr_rdata_int = 'b0; // Always read 0
+      CSR_TDATA1:
+               csr_rdata_int = tmatch_control_rdata;
+      CSR_TDATA2:
+               csr_rdata_int = tmatch_value_rdata;
+
+      CSR_DCSR:
+               csr_rdata_int = dcsr_q;//
+      CSR_DPC:
+               csr_rdata_int = depc_q;
+      CSR_DSCRATCH0:
+               csr_rdata_int = dscratch0_q;//
+      CSR_DSCRATCH1:
+               csr_rdata_int = dscratch1_q;//
+
+      // Hardware Performance Monitor
+      CSR_MCYCLE,
+      CSR_MINSTRET,
+      CSR_MHPMCOUNTER3,
+      CSR_MHPMCOUNTER4,  CSR_MHPMCOUNTER5,  CSR_MHPMCOUNTER6,  CSR_MHPMCOUNTER7,
+      CSR_MHPMCOUNTER8,  CSR_MHPMCOUNTER9,  CSR_MHPMCOUNTER10, CSR_MHPMCOUNTER11,
+      CSR_MHPMCOUNTER12, CSR_MHPMCOUNTER13, CSR_MHPMCOUNTER14, CSR_MHPMCOUNTER15,
+      CSR_MHPMCOUNTER16, CSR_MHPMCOUNTER17, CSR_MHPMCOUNTER18, CSR_MHPMCOUNTER19,
+      CSR_MHPMCOUNTER20, CSR_MHPMCOUNTER21, CSR_MHPMCOUNTER22, CSR_MHPMCOUNTER23,
+      CSR_MHPMCOUNTER24, CSR_MHPMCOUNTER25, CSR_MHPMCOUNTER26, CSR_MHPMCOUNTER27,
+      CSR_MHPMCOUNTER28, CSR_MHPMCOUNTER29, CSR_MHPMCOUNTER30, CSR_MHPMCOUNTER31:
+        csr_rdata_int = mhpmcounter_q[csr_addr_i[4:0]][31:0];
+
+      CSR_MCYCLEH,
+      CSR_MINSTRETH,
+      CSR_MHPMCOUNTER3H,
+      CSR_MHPMCOUNTER4H,  CSR_MHPMCOUNTER5H,  CSR_MHPMCOUNTER6H,  CSR_MHPMCOUNTER7H,
+      CSR_MHPMCOUNTER8H,  CSR_MHPMCOUNTER9H,  CSR_MHPMCOUNTER10H, CSR_MHPMCOUNTER11H,
+      CSR_MHPMCOUNTER12H, CSR_MHPMCOUNTER13H, CSR_MHPMCOUNTER14H, CSR_MHPMCOUNTER15H,
+      CSR_MHPMCOUNTER16H, CSR_MHPMCOUNTER17H, CSR_MHPMCOUNTER18H, CSR_MHPMCOUNTER19H,
+      CSR_MHPMCOUNTER20H, CSR_MHPMCOUNTER21H, CSR_MHPMCOUNTER22H, CSR_MHPMCOUNTER23H,
+      CSR_MHPMCOUNTER24H, CSR_MHPMCOUNTER25H, CSR_MHPMCOUNTER26H, CSR_MHPMCOUNTER27H,
+      CSR_MHPMCOUNTER28H, CSR_MHPMCOUNTER29H, CSR_MHPMCOUNTER30H, CSR_MHPMCOUNTER31H:
+        csr_rdata_int = mhpmcounter_q[csr_addr_i[4:0]][63:32];
+
+      CSR_MCOUNTINHIBIT: csr_rdata_int = mcountinhibit_q;
+
+      CSR_MHPMEVENT3,
+      CSR_MHPMEVENT4,  CSR_MHPMEVENT5,  CSR_MHPMEVENT6,  CSR_MHPMEVENT7,
+      CSR_MHPMEVENT8,  CSR_MHPMEVENT9,  CSR_MHPMEVENT10, CSR_MHPMEVENT11,
+      CSR_MHPMEVENT12, CSR_MHPMEVENT13, CSR_MHPMEVENT14, CSR_MHPMEVENT15,
+      CSR_MHPMEVENT16, CSR_MHPMEVENT17, CSR_MHPMEVENT18, CSR_MHPMEVENT19,
+      CSR_MHPMEVENT20, CSR_MHPMEVENT21, CSR_MHPMEVENT22, CSR_MHPMEVENT23,
+      CSR_MHPMEVENT24, CSR_MHPMEVENT25, CSR_MHPMEVENT26, CSR_MHPMEVENT27,
+      CSR_MHPMEVENT28, CSR_MHPMEVENT29, CSR_MHPMEVENT30, CSR_MHPMEVENT31:
+        csr_rdata_int = mhpmevent_q[csr_addr_i[4:0]];
+
+      // hardware loops  (not official)
+      HWLoop0_START   : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_start_i[0] ;
+      HWLoop0_END     : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_end_i[0]   ;
+      HWLoop0_COUNTER : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_cnt_i[0]   ;
+      HWLoop1_START   : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_start_i[1] ;
+      HWLoop1_END     : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_end_i[1]   ;
+      HWLoop1_COUNTER : csr_rdata_int = !PULP_HWLP ? 'b0 : hwlp_cnt_i[1]   ;
+
+      /* USER CSR */
+      // dublicated mhartid: unique hardware thread id (not official)
+      UHARTID: csr_rdata_int = hart_id_i;
+      // current priv level (not official)
+      PRIVLV: csr_rdata_int = {30'h0, priv_lvl_q};
+      default:
+        csr_rdata_int = '0;
+    endcase
+  end
+end //PULP_SECURE
+
+if(PULP_SECURE==1) begin
+  // write logic
+  always_comb
+  begin
+    fflags_n                 = fflags_q;
+    frm_n                    = frm_q;
+    fprec_n                  = fprec_q;
+    mscratch_n               = mscratch_q;
+    mepc_n                   = mepc_q;
+    uepc_n                   = uepc_q;
+    depc_n                   = depc_q;
+    dcsr_n                   = dcsr_q;
+    dscratch0_n              = dscratch0_q;
+    dscratch1_n              = dscratch1_q;
+
+    mstatus_n                = mstatus_q;
+    mcause_n                 = mcause_q;
+    ucause_n                 = ucause_q;
+    hwlp_we_o                = '0;
+    hwlp_regid_o             = '0;
+    exception_pc             = pc_id_i;
+    priv_lvl_n               = priv_lvl_q;
+    mtvec_n                  = mtvec_q;
+    utvec_n                  = utvec_q;
+    mtvec_mode_n             = mtvec_mode_q;
+    utvec_mode_n             = utvec_mode_q;
+    pmp_reg_n.pmpaddr        = pmp_reg_q.pmpaddr;
+    pmpcfg_packed_n          = pmpcfg_packed_q;
+    pmpaddr_we               = '0;
+    pmpcfg_we                = '0;
+
+    mie_n                    = mie_q;
+    mie1_n                   = mie1_q;
+
+    if (FPU == 1) if (fflags_we_i) fflags_n = fflags_i | fflags_q;
+
+    casex (csr_addr_i)
+      // fcsr: Floating-Point Control and Status Register (frm, fflags, fprec).
+      CSR_FFLAGS : if (csr_we_int) fflags_n = (FPU == 1) ? csr_wdata_int[C_FFLAG-1:0] : '0;
+      CSR_FRM    : if (csr_we_int) frm_n    = (FPU == 1) ? csr_wdata_int[C_RM-1:0]    : '0;
+      CSR_FCSR   : if (csr_we_int) begin
+         fflags_n = (FPU == 1) ? csr_wdata_int[C_FFLAG-1:0]            : '0;
+         frm_n    = (FPU == 1) ? csr_wdata_int[C_RM+C_FFLAG-1:C_FFLAG] : '0;
+      end
+      FPREC      : if (csr_we_int) fprec_n = (FPU == 1) ? csr_wdata_int[C_PC-1:0]    : '0;
+
+      // mstatus: IE bit
+      CSR_MSTATUS: if (csr_we_int) begin
+        mstatus_n = '{
+          uie:  csr_wdata_int[`MSTATUS_UIE_BITS],
+          mie:  csr_wdata_int[`MSTATUS_MIE_BITS],
+          upie: csr_wdata_int[`MSTATUS_UPIE_BITS],
+          mpie: csr_wdata_int[`MSTATUS_MPIE_BITS],
+          mpp:  PrivLvl_t'(csr_wdata_int[`MSTATUS_MPP_BITS]),
+          mprv: csr_wdata_int[`MSTATUS_MPRV_BITS]
+        };
+      end
+      // mie: machine interrupt enable
+      CSR_MIE: if (csr_we_int) begin
+        mie_n.irq_software = csr_wdata_int[CSR_MSIX_BIT];
+        mie_n.irq_timer    = csr_wdata_int[CSR_MTIX_BIT];
+        mie_n.irq_external = csr_wdata_int[CSR_MEIX_BIT];
+        mie_n.irq_fast     = csr_wdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW];
+      end
+      // mie1: machine interrupt enable for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIE1: if (csr_we_int) begin
+        mie1_n = csr_wdata_int;
+      end
+      // mtvec: machine trap-handler base address
+      CSR_MTVEC: if (csr_we_int) begin
+        mtvec_n      = csr_wdata_int[31:8];
+        mtvec_mode_n = {1'b0, csr_wdata_int[0]}; // Only direct and vectored mode are supported
+      end
+      // mscratch: machine scratch
+      CSR_MSCRATCH: if (csr_we_int) begin
+        mscratch_n = csr_wdata_int;
+      end
+      // mepc: exception program counter
+      CSR_MEPC: if (csr_we_int) begin
+        mepc_n = csr_wdata_int & ~32'b1; // force 16-bit alignment
+      end
+      // mcause
+      CSR_MCAUSE: if (csr_we_int) mcause_n = {csr_wdata_int[31], csr_wdata_int[5:0]};
+
+      // Debug
+      CSR_DCSR:
+               if (csr_we_int)
+               begin
+                    dcsr_n = csr_wdata_int;
+                    //31:28 xdebuger = 4 -> debug is implemented
+                    dcsr_n.xdebugver=4'h4;
+                    //privilege level: 0-> U;1-> S; 3->M.
+                    dcsr_n.prv=priv_lvl_q;
+                    //currently not supported:
+                    dcsr_n.nmip=1'b0;   //nmip
+                    dcsr_n.mprven=1'b0; //mprven
+                    dcsr_n.stopcount=1'b0;   //stopcount
+                    dcsr_n.stoptime=1'b0;  //stoptime
+               end
+      CSR_DPC:
+               if (csr_we_int)
+               begin
+                    depc_n = csr_wdata_int & ~32'b1; // force 16-bit alignment
+               end
+
+      CSR_DSCRATCH0:
+               if (csr_we_int)
+               begin
+                    dscratch0_n = csr_wdata_int;
+               end
+
+      CSR_DSCRATCH1:
+               if (csr_we_int)
+               begin
+                    dscratch1_n = csr_wdata_int;
+               end
+
+      // hardware loops
+      HWLoop0_START:   if (csr_we_int) begin hwlp_we_o = 3'b001; hwlp_regid_o = 1'b0; end
+      HWLoop0_END:     if (csr_we_int) begin hwlp_we_o = 3'b010; hwlp_regid_o = 1'b0; end
+      HWLoop0_COUNTER: if (csr_we_int) begin hwlp_we_o = 3'b100; hwlp_regid_o = 1'b0; end
+      HWLoop1_START:   if (csr_we_int) begin hwlp_we_o = 3'b001; hwlp_regid_o = 1'b1; end
+      HWLoop1_END:     if (csr_we_int) begin hwlp_we_o = 3'b010; hwlp_regid_o = 1'b1; end
+      HWLoop1_COUNTER: if (csr_we_int) begin hwlp_we_o = 3'b100; hwlp_regid_o = 1'b1; end
+
+
+      // PMP config registers
+      CSR_PMPCFG0: if (csr_we_int) begin pmpcfg_packed_n[0] = csr_wdata_int; pmpcfg_we[3:0]   = 4'b1111; end
+      CSR_PMPCFG1: if (csr_we_int) begin pmpcfg_packed_n[1] = csr_wdata_int; pmpcfg_we[7:4]   = 4'b1111; end
+      CSR_PMPCFG2: if (csr_we_int) begin pmpcfg_packed_n[2] = csr_wdata_int; pmpcfg_we[11:8]  = 4'b1111; end
+      CSR_PMPCFG3: if (csr_we_int) begin pmpcfg_packed_n[3] = csr_wdata_int; pmpcfg_we[15:12] = 4'b1111; end
+
+      CSR_PMPADDR_RANGE_X :
+          if (csr_we_int) begin pmp_reg_n.pmpaddr[csr_addr_i[3:0]]   = csr_wdata_int; pmpaddr_we[csr_addr_i[3:0]] = 1'b1;  end
+
+
+      /* USER CSR */
+      // ucause: exception cause
+      CSR_USTATUS: if (csr_we_int) begin
+        mstatus_n = '{
+          uie:  csr_wdata_int[`MSTATUS_UIE_BITS],
+          mie:  mstatus_q.mie,
+          upie: csr_wdata_int[`MSTATUS_UPIE_BITS],
+          mpie: mstatus_q.mpie,
+          mpp:  mstatus_q.mpp,
+          mprv: mstatus_q.mprv
+        };
+      end
+      // utvec: user trap-handler base address
+      CSR_UTVEC: if (csr_we_int) begin
+        utvec_n      = csr_wdata_int[31:8];
+        utvec_mode_n = {1'b0, csr_wdata_int[0]}; // Only direct and vectored mode are supported
+      end
+      // uepc: exception program counter
+      CSR_UEPC: if (csr_we_int) begin
+        uepc_n     = csr_wdata_int;
+      end
+      // ucause: exception cause
+      CSR_UCAUSE: if (csr_we_int) ucause_n = {csr_wdata_int[31], csr_wdata_int[5:0]};
+    endcase
+
+    // exception controller gets priority over other writes
+    unique case (1'b1)
+
+      csr_save_cause_i: begin
+
+        unique case (1'b1)
+          csr_save_if_i:
+            exception_pc = pc_if_i;
+          csr_save_id_i:
+            exception_pc = pc_id_i;
+          csr_save_ex_i:
+            exception_pc = pc_ex_i;
+          default:;
+        endcase
+
+        unique case (priv_lvl_q)
+
+          PRIV_LVL_U: begin
+            if(~is_irq) begin
+              //Exceptions, Ecall U --> M
+              priv_lvl_n     = PRIV_LVL_M;
+              mstatus_n.mpie = mstatus_q.uie;
+              mstatus_n.mie  = 1'b0;
+              mstatus_n.mpp  = PRIV_LVL_U;
+              // TODO: correctly handled?
+              if (debug_csr_save_i)
+                  depc_n = exception_pc;
+              else
+                  mepc_n = exception_pc;
+              mcause_n       = csr_cause_i;
+
+            end
+            else begin
+              if(~csr_irq_sec_i) begin
+              //U --> U
+                priv_lvl_n     = PRIV_LVL_U;
+                mstatus_n.upie = mstatus_q.uie;
+                mstatus_n.uie  = 1'b0;
+                // TODO: correctly handled?
+                if (debug_csr_save_i)
+                    depc_n = exception_pc;
+                else
+                    uepc_n = exception_pc;
+                ucause_n       = csr_cause_i;
+
+              end else begin
+              //U --> M
+                priv_lvl_n     = PRIV_LVL_M;
+                mstatus_n.mpie = mstatus_q.uie;
+                mstatus_n.mie  = 1'b0;
+                mstatus_n.mpp  = PRIV_LVL_U;
+                // TODO: correctly handled?
+                if (debug_csr_save_i)
+                    depc_n = exception_pc;
+                else
+                    mepc_n = exception_pc;
+                mcause_n       = csr_cause_i;
+              end
+            end
+          end //PRIV_LVL_U
+
+          PRIV_LVL_M: begin
+            if (debug_csr_save_i) begin
+                // all interrupts are masked, don't update cause, epc, tval dpc
+                // and mpstatus
+                dcsr_n.prv   = PRIV_LVL_M;
+                dcsr_n.cause = debug_cause_i;
+                depc_n       = exception_pc;
+            end else begin
+                //Exceptions or Interrupts from PRIV_LVL_M always do M --> M
+                priv_lvl_n     = PRIV_LVL_M;
+                mstatus_n.mpie = mstatus_q.mie;
+                mstatus_n.mie  = 1'b0;
+                mstatus_n.mpp  = PRIV_LVL_M;
+                mepc_n         = exception_pc;
+                mcause_n       = csr_cause_i;
+            end
+          end //PRIV_LVL_M
+          default:;
+
+        endcase
+
+      end //csr_save_cause_i
+
+      csr_restore_uret_i: begin //URET
+        //mstatus_q.upp is implicitly 0, i.e PRIV_LVL_U
+        mstatus_n.uie  = mstatus_q.upie;
+        priv_lvl_n     = PRIV_LVL_U;
+        mstatus_n.upie = 1'b1;
+      end //csr_restore_uret_i
+
+      csr_restore_mret_i: begin //MRET
+        unique case (mstatus_q.mpp)
+          PRIV_LVL_U: begin
+            mstatus_n.uie  = mstatus_q.mpie;
+            priv_lvl_n     = PRIV_LVL_U;
+            mstatus_n.mpie = 1'b1;
+            mstatus_n.mpp  = PRIV_LVL_U;
+          end
+          PRIV_LVL_M: begin
+            mstatus_n.mie  = mstatus_q.mpie;
+            priv_lvl_n     = PRIV_LVL_M;
+            mstatus_n.mpie = 1'b1;
+            mstatus_n.mpp  = PRIV_LVL_U;
+          end
+          default:;
+        endcase
+      end //csr_restore_mret_i
+
+
+      csr_restore_dret_i: begin //DRET
+          // restore to the recorded privilege level
+          // TODO: prevent illegal values, see riscv-debug p.44
+          priv_lvl_n = dcsr_q.prv;
+
+      end //csr_restore_dret_i
+
+      default:;
+    endcase
+  end
+end else begin //PULP_SECURE == 0
+  // write logic
+  always_comb
+  begin
+    fflags_n                 = fflags_q;
+    frm_n                    = frm_q;
+    fprec_n                  = fprec_q;
+    mscratch_n               = mscratch_q;
+    mepc_n                   = mepc_q;
+    uepc_n                   = 'b0;             // Not used if PULP_SECURE == 0
+    depc_n                   = depc_q;
+    dcsr_n                   = dcsr_q;
+    dscratch0_n              = dscratch0_q;
+    dscratch1_n              = dscratch1_q;
+
+    mstatus_n                = mstatus_q;
+    mcause_n                 = mcause_q;
+    ucause_n                 = '0;              // Not used if PULP_SECURE == 0
+    hwlp_we_o                = '0;
+    hwlp_regid_o             = '0;
+    exception_pc             = pc_id_i;
+    priv_lvl_n               = priv_lvl_q;
+    mtvec_n                  = mtvec_q;
+    utvec_n                  = '0;              // Not used if PULP_SECURE == 0
+    pmp_reg_n.pmpaddr        = '0;              // Not used if PULP_SECURE == 0
+    pmpcfg_packed_n          = '0;              // Not used if PULP_SECURE == 0
+    pmp_reg_n.pmpcfg         = '0;              // Not used if PULP_SECURE == 0
+    pmpaddr_we               = '0;
+    pmpcfg_we                = '0;
+
+    mie_n                    = mie_q;
+    mie1_n                   = mie1_q;
+    mtvec_mode_n             = mtvec_mode_q;
+    utvec_mode_n             = '0;              // Not used if PULP_SECURE == 0
+
+    if (FPU == 1) if (fflags_we_i) fflags_n = fflags_i | fflags_q;
+
+    case (csr_addr_i)
+      // fcsr: Floating-Point Control and Status Register (frm, fflags, fprec).
+      CSR_FFLAGS : if (csr_we_int) fflags_n = (FPU == 1) ? csr_wdata_int[C_FFLAG-1:0] : '0;
+      CSR_FRM    : if (csr_we_int) frm_n    = (FPU == 1) ? csr_wdata_int[C_RM-1:0]    : '0;
+      CSR_FCSR   : if (csr_we_int) begin
+         fflags_n = (FPU == 1) ? csr_wdata_int[C_FFLAG-1:0]            : '0;
+         frm_n    = (FPU == 1) ? csr_wdata_int[C_RM+C_FFLAG-1:C_FFLAG] : '0;
+      end
+      FPREC      : if (csr_we_int) fprec_n = (FPU == 1) ? csr_wdata_int[C_PC-1:0]    : '0;
+
+      // mstatus: IE bit
+      CSR_MSTATUS: if (csr_we_int) begin
+        mstatus_n = '{
+          uie:  csr_wdata_int[`MSTATUS_UIE_BITS],
+          mie:  csr_wdata_int[`MSTATUS_MIE_BITS],
+          upie: csr_wdata_int[`MSTATUS_UPIE_BITS],
+          mpie: csr_wdata_int[`MSTATUS_MPIE_BITS],
+          mpp:  PrivLvl_t'(csr_wdata_int[`MSTATUS_MPP_BITS]),
+          mprv: csr_wdata_int[`MSTATUS_MPRV_BITS]
+        };
+      end
+      // mie: machine interrupt enable
+      CSR_MIE: if(csr_we_int) begin
+        mie_n.irq_software = csr_wdata_int[CSR_MSIX_BIT];
+        mie_n.irq_timer    = csr_wdata_int[CSR_MTIX_BIT];
+        mie_n.irq_external = csr_wdata_int[CSR_MEIX_BIT];
+        mie_n.irq_fast     = csr_wdata_int[CSR_MFIX_BIT_HIGH:CSR_MFIX_BIT_LOW];
+      end
+      // mie1: machine interrupt enable for fast interrupt extension (irq_fast_i[47:16])
+      CSR_MIE1: if (csr_we_int) begin
+        mie1_n = csr_wdata_int;
+      end
+      // mtvec: machine trap-handler base address
+      CSR_MTVEC: if (csr_we_int) begin
+        mtvec_n    = csr_wdata_int[31:8];
+      end
+      // mscratch: machine scratch
+      CSR_MSCRATCH: if (csr_we_int) begin
+        mscratch_n = csr_wdata_int;
+      end
+      // mepc: exception program counter
+      CSR_MEPC: if (csr_we_int) begin
+        mepc_n = csr_wdata_int & ~32'b1; // force 16-bit alignment
+      end
+      // mcause
+      CSR_MCAUSE: if (csr_we_int) mcause_n = {csr_wdata_int[31], csr_wdata_int[5:0]};
+
+      CSR_DCSR:
+               if (csr_we_int)
+               begin
+                    dcsr_n = csr_wdata_int;
+                    //31:28 xdebuger = 4 -> debug is implemented
+                    dcsr_n.xdebugver=4'h4;
+                    //privilege level: 0-> U;1-> S; 3->M.
+                    dcsr_n.prv=priv_lvl_q;
+                    //currently not supported:
+                    dcsr_n.nmip=1'b0;   //nmip
+                    dcsr_n.mprven=1'b0; //mprven
+                    dcsr_n.stopcount=1'b0;   //stopcount
+                    dcsr_n.stoptime=1'b0;  //stoptime
+               end
+      CSR_DPC:
+               if (csr_we_int)
+               begin
+                    depc_n = csr_wdata_int & ~32'b1; // force 16-bit alignment
+               end
+
+      CSR_DSCRATCH0:
+               if (csr_we_int)
+               begin
+                    dscratch0_n = csr_wdata_int;
+               end
+
+      CSR_DSCRATCH1:
+               if (csr_we_int)
+               begin
+                    dscratch1_n = csr_wdata_int;
+               end
+
+      // hardware loops
+      HWLoop0_START:   if (csr_we_int) begin hwlp_we_o = 3'b001; hwlp_regid_o = 1'b0; end
+      HWLoop0_END:     if (csr_we_int) begin hwlp_we_o = 3'b010; hwlp_regid_o = 1'b0; end
+      HWLoop0_COUNTER: if (csr_we_int) begin hwlp_we_o = 3'b100; hwlp_regid_o = 1'b0; end
+      HWLoop1_START:   if (csr_we_int) begin hwlp_we_o = 3'b001; hwlp_regid_o = 1'b1; end
+      HWLoop1_END:     if (csr_we_int) begin hwlp_we_o = 3'b010; hwlp_regid_o = 1'b1; end
+      HWLoop1_COUNTER: if (csr_we_int) begin hwlp_we_o = 3'b100; hwlp_regid_o = 1'b1; end
+    endcase
+
+    // exception controller gets priority over other writes
+    unique case (1'b1)
+
+      csr_save_cause_i: begin
+        unique case (1'b1)
+          csr_save_if_i:
+            exception_pc = pc_if_i;
+          csr_save_id_i:
+            exception_pc = pc_id_i;
+          default:;
+        endcase
+
+        if (debug_csr_save_i) begin
+            // all interrupts are masked, don't update cause, epc, tval dpc and
+            // mpstatus
+            dcsr_n.prv   = PRIV_LVL_M;
+            dcsr_n.cause = debug_cause_i;
+            depc_n       = exception_pc;
+        end else begin
+            priv_lvl_n     = PRIV_LVL_M;
+            mstatus_n.mpie = mstatus_q.mie;
+            mstatus_n.mie  = 1'b0;
+            mstatus_n.mpp  = PRIV_LVL_M;
+            mepc_n = exception_pc;
+            mcause_n       = csr_cause_i;
+        end
+      end //csr_save_cause_i
+
+      csr_restore_mret_i: begin //MRET
+        mstatus_n.mie  = mstatus_q.mpie;
+        priv_lvl_n     = PRIV_LVL_M;
+        mstatus_n.mpie = 1'b1;
+        mstatus_n.mpp  = PRIV_LVL_M;
+      end //csr_restore_mret_i
+
+      csr_restore_dret_i: begin //DRET
+        // restore to the recorded privilege level
+        // TODO: prevent illegal values, see riscv-debug p.44
+        priv_lvl_n = dcsr_q.prv;
+      end //csr_restore_dret_i
+
+      default:;
+    endcase
+  end
+end //PULP_SECURE
+
+  assign hwlp_data_o = csr_wdata_int;
+
+  // CSR operation logic
+  always_comb
+  begin
+    csr_wdata_int = csr_wdata_i;
+    csr_we_int    = 1'b1;
+
+    unique case (csr_op_i)
+      CSR_OP_WRITE: csr_wdata_int = csr_wdata_i;
+      CSR_OP_SET:   csr_wdata_int = csr_wdata_i | csr_rdata_o;
+      CSR_OP_CLEAR: csr_wdata_int = (~csr_wdata_i) & csr_rdata_o;
+
+      CSR_OP_READ: begin
+        csr_wdata_int = csr_wdata_i;
+        csr_we_int    = 1'b0;
+      end
+
+      default:;
+    endcase
+  end
+
+  assign csr_rdata_o = csr_rdata_int;
+
+  // Interrupt Encoder:
+  // - sets correct id to request to ID
+  // - encodes priority order
+  always_comb
+  begin
+
+    if (menip1[31])              irq_id_o = 6'd63;
+    else if (menip1[30])         irq_id_o = 6'd62;
+    else if (menip1[29])         irq_id_o = 6'd61;
+    else if (menip1[28])         irq_id_o = 6'd60;
+    else if (menip1[27])         irq_id_o = 6'd59;
+    else if (menip1[26])         irq_id_o = 6'd58;
+    else if (menip1[25])         irq_id_o = 6'd57;
+    else if (menip1[24])         irq_id_o = 6'd56;
+    else if (menip1[23])         irq_id_o = 6'd55;
+    else if (menip1[22])         irq_id_o = 6'd54;
+    else if (menip1[21])         irq_id_o = 6'd53;
+    else if (menip1[20])         irq_id_o = 6'd52;
+    else if (menip1[19])         irq_id_o = 6'd51;
+    else if (menip1[18])         irq_id_o = 6'd50;
+    else if (menip1[17])         irq_id_o = 6'd49;
+    else if (menip1[16])         irq_id_o = 6'd48;
+    else if (menip1[15])         irq_id_o = 6'd47;
+    else if (menip1[14])         irq_id_o = 6'd46;
+    else if (menip1[13])         irq_id_o = 6'd45;
+    else if (menip1[12])         irq_id_o = 6'd44;
+    else if (menip1[11])         irq_id_o = 6'd43;
+    else if (menip1[10])         irq_id_o = 6'd42;
+    else if (menip1[ 9])         irq_id_o = 6'd41;
+    else if (menip1[ 8])         irq_id_o = 6'd40;
+    else if (menip1[ 7])         irq_id_o = 6'd39;
+    else if (menip1[ 6])         irq_id_o = 6'd38;
+    else if (menip1[ 5])         irq_id_o = 6'd37;
+    else if (menip1[ 4])         irq_id_o = 6'd36;
+    else if (menip1[ 3])         irq_id_o = 6'd35;
+    else if (menip1[ 2])         irq_id_o = 6'd34;
+    else if (menip1[ 1])         irq_id_o = 6'd33;
+    else if (menip1[ 0])         irq_id_o = 6'd32;
+    else if (menip.irq_fast[15]) irq_id_o = 6'd31;
+    else if (menip.irq_fast[14]) irq_id_o = 6'd30;
+    else if (menip.irq_fast[13]) irq_id_o = 6'd29;
+    else if (menip.irq_fast[12]) irq_id_o = 6'd28;
+    else if (menip.irq_fast[11]) irq_id_o = 6'd27;
+    else if (menip.irq_fast[10]) irq_id_o = 6'd26;
+    else if (menip.irq_fast[ 9]) irq_id_o = 6'd25;
+    else if (menip.irq_fast[ 8]) irq_id_o = 6'd24;
+    else if (menip.irq_fast[ 7]) irq_id_o = 6'd23;
+    else if (menip.irq_fast[ 6]) irq_id_o = 6'd22;
+    else if (menip.irq_fast[ 5]) irq_id_o = 6'd21;
+    else if (menip.irq_fast[ 4]) irq_id_o = 6'd20;
+    else if (menip.irq_fast[ 3]) irq_id_o = 6'd19;
+    else if (menip.irq_fast[ 2]) irq_id_o = 6'd18;
+    else if (menip.irq_fast[ 1]) irq_id_o = 6'd17;
+    else if (menip.irq_fast[ 0]) irq_id_o = 6'd16;
+    else if (menip.irq_external) irq_id_o = CSR_MEIX_BIT;
+    else if (menip.irq_software) irq_id_o = CSR_MSIX_BIT;
+    else if (menip.irq_timer)    irq_id_o = CSR_MTIX_BIT;
+    else                         irq_id_o = CSR_MTIX_BIT;
+  end
+
+
+  // directly output some registers
+  assign m_irq_enable_o  = mstatus_q.mie & priv_lvl_q == PRIV_LVL_M;
+  assign u_irq_enable_o  = mstatus_q.uie & priv_lvl_q == PRIV_LVL_U;
+  assign priv_lvl_o      = priv_lvl_q;
+  assign sec_lvl_o       = priv_lvl_q[0];
+  assign frm_o           = (FPU == 1) ? frm_q : '0;
+  assign fprec_o         = (FPU == 1) ? fprec_q : '0;
+
+  assign mtvec_o         = mtvec_q;
+  assign utvec_o         = utvec_q;
+  assign mtvec_mode_o    = mtvec_mode_q;
+  assign utvec_mode_o    = utvec_mode_q;
+
+  assign mepc_o          = mepc_q;
+  assign uepc_o          = uepc_q;
+
+  assign depc_o          = depc_q;
+
+  assign pmp_addr_o     = pmp_reg_q.pmpaddr;
+  assign pmp_cfg_o      = pmp_reg_q.pmpcfg;
+
+  assign debug_single_step_o  = dcsr_q.step;
+  assign debug_ebreakm_o      = dcsr_q.ebreakm;
+  assign debug_ebreaku_o      = dcsr_q.ebreaku;
+
+  // Output interrupt pending to ID/Controller and to clock gating (WFI)
+  assign irq_pending_o = menip.irq_software | menip.irq_timer | menip.irq_external | (|menip.irq_fast) | (|menip1);
+
+  generate
+  if (PULP_SECURE == 1)
+  begin
+
+    for(j=0;j<N_PMP_ENTRIES;j++)
+    begin : CS_PMP_CFG
+      assign pmp_reg_n.pmpcfg[j]                                 = pmpcfg_packed_n[j/4][8*((j%4)+1)-1:8*(j%4)];
+      assign pmpcfg_packed_q[j/4][8*((j%4)+1)-1:8*(j%4)]         = pmp_reg_q.pmpcfg[j];
+    end
+
+    for(j=0;j<N_PMP_ENTRIES;j++)
+    begin : CS_PMP_REGS_FF
+      always_ff @(posedge clk, negedge rst_n)
+      begin
+          if (rst_n == 1'b0)
+          begin
+            pmp_reg_q.pmpcfg[j]   <= '0;
+            pmp_reg_q.pmpaddr[j]  <= '0;
+          end
+          else
+          begin
+            if(pmpcfg_we[j])
+              pmp_reg_q.pmpcfg[j]    <= USE_PMP ? pmp_reg_n.pmpcfg[j]  : '0;
+            if(pmpaddr_we[j])
+              pmp_reg_q.pmpaddr[j]   <= USE_PMP ? pmp_reg_n.pmpaddr[j] : '0;
+          end
+        end
+      end //CS_PMP_REGS_FF
+
+      always_ff @(posedge clk, negedge rst_n)
+      begin
+          if (rst_n == 1'b0)
+          begin
+            uepc_q         <= '0;
+            ucause_q       <= '0;
+            utvec_q        <= '0;
+            utvec_mode_q   <= MTVEC_MODE;
+            priv_lvl_q     <= PRIV_LVL_M;
+          end
+          else
+          begin
+            uepc_q         <= uepc_n;
+            ucause_q       <= ucause_n;
+            utvec_q        <= utvec_n;
+            utvec_mode_q   <= utvec_mode_n;
+            priv_lvl_q     <= priv_lvl_n;
+          end
+        end
+
+  end
+  else begin
+        assign pmp_reg_q    = '0;
+        assign uepc_q       = '0;
+        assign ucause_q     = '0;
+        assign utvec_q      = '0;
+        assign utvec_mode_q = '0;
+        assign priv_lvl_q   = PRIV_LVL_M;
+
+  end
+  endgenerate
+
+
+  // actual registers
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (rst_n == 1'b0)
+    begin
+      frm_q      <= '0;
+      fflags_q   <= '0;
+      fprec_q    <= '0;
+      mstatus_q  <= '{
+              uie:  1'b0,
+              mie:  1'b0,
+              upie: 1'b0,
+              mpie: 1'b0,
+              mpp:  PRIV_LVL_M,
+              mprv: 1'b0
+            };
+      mepc_q      <= '0;
+      mcause_q    <= '0;
+
+      depc_q      <= '0;
+      dcsr_q         <= '{
+          xdebugver: XDEBUGVER_STD,
+          cause:     DBG_CAUSE_NONE, // 3'h0
+          prv:       PRIV_LVL_M,
+          default:   '0
+      };
+      dscratch0_q  <= '0;
+      dscratch1_q  <= '0;
+      mscratch_q   <= '0;
+      mie_q        <= '0;
+      mie1_q       <= '0;
+      mtvec_q      <= '0;
+      mtvec_mode_q <= MTVEC_MODE;
+      stack_base_q <= '0;
+      stack_size_q <= '0;
+    end
+    else
+    begin
+      // update CSRs
+      if(FPU == 1) begin
+        frm_q      <= frm_n;
+        fflags_q   <= fflags_n;
+        fprec_q    <= fprec_n;
+      end else begin
+        frm_q      <= 'b0;
+        fflags_q   <= 'b0;
+        fprec_q    <= 'b0;
+      end
+      if (PULP_SECURE == 1) begin
+        mstatus_q      <= mstatus_n ;
+      end else begin
+        mstatus_q  <= '{
+                uie:  1'b0,
+                mie:  mstatus_n.mie,
+                upie: 1'b0,
+                mpie: mstatus_n.mpie,
+                mpp:  PRIV_LVL_M,
+                mprv: 1'b0
+              };
+      end
+      mepc_q       <= mepc_n;
+      mcause_q     <= mcause_n;
+      depc_q       <= depc_n;
+      dcsr_q       <= dcsr_n;
+      dscratch0_q  <= dscratch0_n;
+      dscratch1_q  <= dscratch1_n;
+      mscratch_q   <= mscratch_n;
+      mie_q        <= mie_n;
+      mie1_q       <= mie1_n;
+      mtvec_q      <= mtvec_n;
+      mtvec_mode_q <= mtvec_mode_n;
+      stack_base_q <= stack_base_n;
+      stack_size_q <= stack_size_n;
+    end
+  end
+  assign stack_base_o = stack_base_q;
+  assign stack_limit_o = stack_base_q - stack_size_q;
+
+ ////////////////////////////////////////////////////////////////////////
+ //  ____       _                   _____     _                        //
+ // |  _ \  ___| |__  _   _  __ _  |_   _| __(_) __ _  __ _  ___ _ __  //
+ // | | | |/ _ \ '_ \| | | |/ _` |   | || '__| |/ _` |/ _` |/ _ \ '__| //
+ // | |_| |  __/ |_) | |_| | (_| |   | || |  | | (_| | (_| |  __/ |    //
+ // |____/ \___|_.__/ \__,_|\__, |   |_||_|  |_|\__, |\__, |\___|_|    //
+ //                         |___/               |___/ |___/            //
+ ////////////////////////////////////////////////////////////////////////
+
+  if (DEBUG_TRIGGER_EN) begin : gen_trigger_regs
+    // Register values
+    logic        tmatch_control_exec_n, tmatch_control_exec_q;
+    logic [31:0] tmatch_value_n       , tmatch_value_q;
+    // Write enables
+    logic tmatch_control_we;
+    logic tmatch_value_we;
+
+    // Write select
+    assign tmatch_control_we = csr_we_int & debug_mode_i & (csr_addr_i == CSR_TDATA1);
+    assign tmatch_value_we   = csr_we_int & debug_mode_i & (csr_addr_i == CSR_TDATA2);
+
+
+    // Registers
+    always_ff @(posedge clk or negedge rst_n) begin
+      if (!rst_n) begin
+        tmatch_control_exec_q <= 'b0;
+        tmatch_value_q        <= 'b0;
+      end else begin
+        if(tmatch_control_we)
+          tmatch_control_exec_q <= csr_wdata_int[2];
+        if(tmatch_value_we)
+          tmatch_value_q        <= csr_wdata_int[31:0];
+     end
+    end
+
+    // Assign read data
+    // TDATA0 - only support simple address matching
+    assign tmatch_control_rdata =
+               {
+                4'h2,                  // type    : address/data match
+                1'b1,                  // dmode   : access from D mode only
+                6'h00,                 // maskmax : exact match only
+                1'b0,                  // hit     : not supported
+                1'b0,                  // select  : address match only
+                1'b0,                  // timing  : match before execution
+                2'b00,                 // sizelo  : match any access
+                4'h1,                  // action  : enter debug mode
+                1'b0,                  // chain   : not supported
+                4'h0,                  // match   : simple match
+                1'b1,                  // m       : match in m-mode
+                1'b0,                  // 0       : zero
+                1'b0,                  // s       : not supported
+                PULP_SECURE==1,        // u       : match in u-mode
+                tmatch_control_exec_q, // execute : match instruction address
+                1'b0,                  // store   : not supported
+                1'b0};                 // load    : not supported
+
+    // TDATA1 - address match value only
+    assign tmatch_value_rdata = tmatch_value_q;
+
+    // Breakpoint matching
+    // We match against the next address, as the breakpoint must be taken before execution
+    assign trigger_match_o = tmatch_control_exec_q &
+                              (pc_id_i[31:0] == tmatch_value_q[31:0]);
+
+  end else begin : gen_no_trigger_regs
+    assign tmatch_control_rdata = 'b0;
+    assign tmatch_value_rdata   = 'b0;
+    assign trigger_match_o      = 'b0;
+  end
+
+  /////////////////////////////////////////////////////////////////
+  //   ____            __     ____                  _            //
+  // |  _ \ ___ _ __ / _|   / ___|___  _   _ _ __ | |_ ___ _ __  //
+  // | |_) / _ \ '__| |_   | |   / _ \| | | | '_ \| __/ _ \ '__| //
+  // |  __/  __/ |  |  _|  | |__| (_) | |_| | | | | ||  __/ |    //
+  // |_|   \___|_|  |_|(_)  \____\___/ \__,_|_| |_|\__\___|_|    //
+  //                                                             //
+  /////////////////////////////////////////////////////////////////
+
+  // ------------------------
+  // Events to count
+
+  assign hpm_events[0]  = 1'b1;                                          // cycle counter
+  assign hpm_events[1]  = id_valid_i & is_decoding_i;                    // instruction counter
+  assign hpm_events[2]  = ld_stall_i & id_valid_q;                       // nr of load use hazards
+  assign hpm_events[3]  = jr_stall_i & id_valid_q;                       // nr of jump register hazards
+  assign hpm_events[4]  = imiss_i & (~pc_set_i);                         // cycles waiting for instruction fetches, excluding jumps and branches
+  assign hpm_events[5]  = mem_load_i;                                    // nr of loads
+  assign hpm_events[6]  = mem_store_i;                                   // nr of stores
+  assign hpm_events[7]  = jump_i                     & id_valid_q;       // nr of jumps (unconditional)
+  assign hpm_events[8]  = branch_i                   & id_valid_q;       // nr of branches (conditional)
+  assign hpm_events[9]  = branch_i & branch_taken_i  & id_valid_q;       // nr of taken branches (conditional)
+  assign hpm_events[10] = id_valid_i & is_decoding_i & is_compressed_i;  // compressed instruction counter
+  assign hpm_events[11] = pipeline_stall_i;                              // extra cycles from elw
+
+  assign hpm_events[12] = !APU ? 1'b0 : apu_typeconflict_i & ~apu_dep_i;
+  assign hpm_events[13] = !APU ? 1'b0 : apu_contention_i;
+  assign hpm_events[14] = !APU ? 1'b0 : apu_dep_i & ~apu_contention_i;
+  assign hpm_events[15] = !APU ? 1'b0 : apu_wb_i;
+
+  // ------------------------
+  // address decoder for performance counter registers
+  logic mcountinhibit_we ;
+  logic mhpmevent_we     ;
+
+  assign mcountinhibit_we = csr_we_int & (  csr_addr_i == CSR_MCOUNTINHIBIT);
+  assign mhpmevent_we     = csr_we_int & ( (csr_addr_i == CSR_MHPMEVENT3  )||
+                                           (csr_addr_i == CSR_MHPMEVENT4  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT5  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT6  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT7  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT8  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT9  ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT10 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT11 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT12 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT13 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT14 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT15 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT16 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT17 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT18 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT19 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT20 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT21 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT22 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT23 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT24 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT25 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT26 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT27 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT28 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT29 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT30 ) ||
+                                           (csr_addr_i == CSR_MHPMEVENT31 ) );
+
+  // ------------------------
+  // next value for performance counters and control registers
+  always_comb
+    begin
+      mcountinhibit_n = mcountinhibit_q;
+      mhpmevent_n     = mhpmevent_q    ;
+      mhpmcounter_n   = mhpmcounter_q  ;
+
+      // Inhibit Control
+      if(mcountinhibit_we)
+        mcountinhibit_n = csr_wdata_int;
+
+      // Event Control
+      if(mhpmevent_we)
+        mhpmevent_n[csr_addr_i[4:0]] = csr_wdata_int;
+
+      // Counters
+      for(int cnt_idx=0; cnt_idx<32; cnt_idx++)
+
+        if( csr_we_int & ( csr_addr_i == (CSR_MCYCLE + cnt_idx) ) )
+          // write lower counter bits
+          mhpmcounter_n[cnt_idx][31:0]  = csr_wdata_int;
+
+        else if( csr_we_int & ( csr_addr_i == (CSR_MCYCLEH + cnt_idx) ) )
+          // write upper counter bits
+          mhpmcounter_n[cnt_idx][63:32]  = csr_wdata_int;
+
+        else
+          if(!mcountinhibit_q[cnt_idx])
+            // If not inhibitted, increment on appropriate condition
+
+            if( cnt_idx == 0)
+              // mcycle = mhpmcounter[0] : count every cycle (if not inhibited)
+              mhpmcounter_n[cnt_idx] = mhpmcounter_n[cnt_idx] + 1;
+
+            else if(cnt_idx == 2)
+              // minstret = mhpmcounter[2]  : count every retired instruction (if not inhibited)
+              mhpmcounter_n[cnt_idx] = mhpmcounter_n[cnt_idx] + hpm_events[1];
+
+            else if( (cnt_idx>2) && (cnt_idx<(NUM_MHPMCOUNTERS+3)))
+              // add +1 if any event is enabled and active
+              mhpmcounter_n[cnt_idx] = mhpmcounter_q[cnt_idx] +
+                                       |(hpm_events & mhpmevent_q[cnt_idx][NUM_HPM_EVENTS-1:0]) ;
+    end
+
+  // ------------------------
+  // HPM Registers
+  //  Counter Registers: mhpcounter_q[]
+  genvar cnt_gidx;
+  generate
+    for(cnt_gidx = 0; cnt_gidx < 32; cnt_gidx++) begin : g_mhpmcounter
+      // mcyclce  is located at index 0
+      // there is no counter at index 1
+      // minstret is located at index 2
+      // Programable HPM counters start at index 3
+      
+      if( (cnt_gidx == 1) || (cnt_gidx >= (NUM_MHPMCOUNTERS+3) ) ) begin : g_non_implemented
+        always_ff @(posedge clk, negedge rst_n) begin
+          mhpmcounter_q[cnt_gidx] <= 'b0;
+        end
+      end else begin : g_implemented
+        always_ff @(posedge clk, negedge rst_n) begin
+            if (!rst_n) begin
+                mhpmcounter_q[cnt_gidx] <= 'b0;
+            end else begin
+                mhpmcounter_q[cnt_gidx] <= mhpmcounter_n[cnt_gidx];
+            end
+        end
+      end
+    end
+  endgenerate
+
+  //  Event Register: mhpevent_q[]
+  genvar evt_gidx;
+  generate
+    for(evt_gidx = 0; evt_gidx < 32; evt_gidx++) begin : g_mhpmevent
+      // programable HPM events start at index3
+      if( (evt_gidx < 3) || (evt_gidx >= (NUM_MHPMCOUNTERS+3) ) ) begin : g_non_implemented
+        always_ff @(posedge clk, negedge rst_n) begin
+          mhpmevent_q[evt_gidx] <= 'b0;
+        end
+      end else begin : g_implemented
+        if(NUM_HPM_EVENTS < 32) begin
+          always_ff @(posedge clk, negedge rst_n) begin
+            mhpmevent_q[evt_gidx][31:NUM_HPM_EVENTS] <= 'b0;
+          end
+        end else begin
+          always_ff @(posedge clk, negedge rst_n) begin
+            if (!rst_n) begin
+                mhpmevent_q[evt_gidx][NUM_HPM_EVENTS-1:0]  <= 'b0;
+            end else begin
+                mhpmevent_q[evt_gidx][NUM_HPM_EVENTS-1:0]  <= mhpmevent_n[evt_gidx][NUM_HPM_EVENTS-1:0];
+            end
+          end
+        end
+      end
+    end
+  endgenerate
+
+  //  Inhibit Regsiter: mcountinhibit_q
+  //  Note: implemented counters are disabled out of reset to save power
+  genvar inh_gidx;
+  generate
+    for(inh_gidx = 0; inh_gidx < 32; inh_gidx++) begin : g_mcountinhibit
+      if( (inh_gidx == 1) || (inh_gidx >= (NUM_MHPMCOUNTERS+3) ) ) begin : g_non_implemented
+        always_ff @(posedge clk, negedge rst_n) begin
+          mcountinhibit_q[inh_gidx] <= 'b1; // default disable
+        end
+      end else begin : g_implemented
+        always_ff @(posedge clk, negedge rst_n) begin
+          if (!rst_n) begin
+            mcountinhibit_q[inh_gidx] <= 'b1; // default disable
+          end else begin
+            mcountinhibit_q[inh_gidx] <= mcountinhibit_n[inh_gidx];
+          end
+        end
+      end
+    end
+  endgenerate
+
+  // capture valid for event match
+  always_ff @(posedge clk, negedge rst_n)
+    if (!rst_n)
+      id_valid_q <= 'b0;
+    else
+      id_valid_q <= id_valid_i;
+
+
+endmodule
+
diff --git a/hw/deps/riscv/riscv_decoder.sv b/hw/deps/riscv/riscv_decoder.sv
new file mode 100644
index 0000000..3a2bfff
--- /dev/null
+++ b/hw/deps/riscv/riscv_decoder.sv
@@ -0,0 +1,2675 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer        Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Matthias Baer - baermatt@student.ethz.ch                   //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Decoder                                                    //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Decoder                                                    //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "apu_macros.sv"
+
+import riscv_defines::*;
+
+module riscv_decoder
+#(
+  parameter PULP_HWLP         = 0,
+  parameter A_EXTENSION       = 0,
+  parameter FPU               = 0,
+  parameter FP_DIVSQRT        = 0,
+  parameter PULP_SECURE       = 0,
+  parameter USE_PMP           = 0,
+  parameter SHARED_FP         = 0,
+  parameter SHARED_DSP_MULT   = 0,
+  parameter SHARED_INT_MULT   = 0,
+  parameter SHARED_INT_DIV    = 0,
+  parameter SHARED_FP_DIVSQRT = 0,
+  parameter WAPUTYPE          = 0,
+  parameter APU_WOP_CPU       = 6,
+  parameter DEBUG_TRIGGER_EN  = 1
+)
+(
+  // singals running to/from controller
+  input  logic        deassert_we_i,           // deassert we, we are stalled or not active
+  input  logic        data_misaligned_i,       // misaligned data load/store in progress
+  input  logic        mult_multicycle_i,       // multiplier taking multiple cycles, using op c as storage
+  output logic        instr_multicycle_o,      // true when multiple cycles are decoded
+
+  output logic        illegal_insn_o,          // illegal instruction encountered
+  output logic        ebrk_insn_o,             // trap instruction encountered
+
+  output logic        mret_insn_o,             // return from exception instruction encountered (M)
+  output logic        uret_insn_o,             // return from exception instruction encountered (S)
+  output logic        dret_insn_o,             // return from debug (M)
+
+  output logic        mret_dec_o,              // return from exception instruction encountered (M) without deassert
+  output logic        uret_dec_o,              // return from exception instruction encountered (S) without deassert
+  output logic        dret_dec_o,              // return from debug (M) without deassert
+
+  output logic        ecall_insn_o,            // environment call (syscall) instruction encountered
+  output logic        pipe_flush_o,            // pipeline flush is requested
+
+  output logic        fencei_insn_o,           // fence.i instruction
+
+  output logic        rega_used_o,             // rs1 is used by current instruction
+  output logic        regb_used_o,             // rs2 is used by current instruction
+  output logic        regc_used_o,             // rs3 is used by current instruction
+
+  output logic        reg_fp_a_o,              // fp reg a is used
+  output logic        reg_fp_b_o,              // fp reg b is used
+  output logic        reg_fp_c_o,              // fp reg c is used
+  output logic        reg_fp_d_o,              // fp reg d is used
+
+  output logic [ 0:0] bmask_a_mux_o,           // bit manipulation mask a mux
+  output logic [ 1:0] bmask_b_mux_o,           // bit manipulation mask b mux
+  output logic        alu_bmask_a_mux_sel_o,   // bit manipulation mask a mux (reg or imm)
+  output logic        alu_bmask_b_mux_sel_o,   // bit manipulation mask b mux (reg or imm)
+
+  // from IF/ID pipeline
+  input  logic [31:0] instr_rdata_i,           // instruction read from instr memory/cache
+  input  logic        illegal_c_insn_i,        // compressed instruction decode failed
+
+  // ALU signals
+  output logic        alu_en_o,                // ALU enable
+  output logic [ALU_OP_WIDTH-1:0] alu_operator_o, // ALU operation selection
+  output logic [2:0]  alu_op_a_mux_sel_o,      // operand a selection: reg value, PC, immediate or zero
+  output logic [2:0]  alu_op_b_mux_sel_o,      // operand b selection: reg value or immediate
+  output logic [1:0]  alu_op_c_mux_sel_o,      // operand c selection: reg value or jump target
+  output logic [1:0]  alu_vec_mode_o,          // selects between 32 bit, 16 bit and 8 bit vectorial modes
+  output logic        scalar_replication_o,    // scalar replication enable
+  output logic        scalar_replication_c_o,  // scalar replication enable for operand C
+  output logic [0:0]  imm_a_mux_sel_o,         // immediate selection for operand a
+  output logic [3:0]  imm_b_mux_sel_o,         // immediate selection for operand b
+  output logic [1:0]  regc_mux_o,              // register c selection: S3, RD or 0
+  output logic        is_clpx_o,               // whether the instruction is complex (pulpv3) or not
+  output logic        is_subrot_o,
+
+  // MUL related control signals
+  output logic [2:0]  mult_operator_o,         // Multiplication operation selection
+  output logic        mult_int_en_o,           // perform integer multiplication
+  output logic        mult_dot_en_o,           // perform dot multiplication
+  output logic [0:0]  mult_imm_mux_o,          // Multiplication immediate mux selector
+  output logic        mult_sel_subword_o,      // Select subwords for 16x16 bit of multiplier
+  output logic [1:0]  mult_signed_mode_o,      // Multiplication in signed mode
+  output logic [1:0]  mult_dot_signed_o,       // Dot product in signed mode
+
+  // FPU
+  input  logic [C_RM-1:0]             frm_i,   // Rounding mode from float CSR
+
+  output logic [C_FPNEW_FMTBITS-1:0]  fpu_dst_fmt_o,   // fpu destination format
+  output logic [C_FPNEW_FMTBITS-1:0]  fpu_src_fmt_o,   // fpu source format
+  output logic [C_FPNEW_IFMTBITS-1:0] fpu_int_fmt_o,   // fpu integer format (for casts)
+
+  // APU
+  output logic                apu_en_o,
+  output logic [WAPUTYPE-1:0] apu_type_o,
+  output logic [APU_WOP_CPU-1:0]  apu_op_o,
+  output logic [1:0]          apu_lat_o,
+  output logic [WAPUTYPE-1:0] apu_flags_src_o,
+  output logic [2:0]          fp_rnd_mode_o,
+
+  // register file related signals
+  output logic        regfile_mem_we_o,        // write enable for regfile
+  output logic        regfile_alu_we_o,        // write enable for 2nd regfile port
+  output logic        regfile_alu_we_dec_o,    // write enable for 2nd regfile port without deassert
+  output logic        regfile_alu_waddr_sel_o, // Select register write address for ALU/MUL operations
+
+  // CSR manipulation
+  output logic        csr_access_o,            // access to CSR
+  output logic        csr_status_o,            // access to xstatus CSR
+  output logic [1:0]  csr_op_o,                // operation to perform on CSR
+  input  PrivLvl_t    current_priv_lvl_i,      // The current privilege level
+
+  // Stack protection
+  output logic        stack_access_o,          // memory access through the stack pointer
+
+  // LD/ST unit signals
+  output logic        data_req_o,              // start transaction to data memory
+  output logic        data_we_o,               // data memory write enable
+  output logic        prepost_useincr_o,       // when not active bypass the alu result for address calculation
+  output logic [1:0]  data_type_o,             // data type on data memory: byte, half word or word
+  output logic [1:0]  data_sign_extension_o,   // sign extension on read data from data memory / NaN boxing
+  output logic [1:0]  data_reg_offset_o,       // offset in byte inside register for stores
+  output logic        data_load_event_o,       // data request is in the special event range
+
+  // Atomic memory access
+  output logic [5:0]  atop_o,                  // define atomic memory operation
+  output logic        buffer_o,                // define bufferable store
+
+  // hwloop signals
+  output logic [2:0]  hwloop_we_o,             // write enable for hwloop regs
+  output logic        hwloop_target_mux_sel_o, // selects immediate for hwloop target
+  output logic        hwloop_start_mux_sel_o,  // selects hwloop start address input
+  output logic        hwloop_cnt_mux_sel_o,    // selects hwloop counter input
+
+  input  logic        debug_mode_i,            // processor is in debug mode
+
+  // jump/branches
+  output logic [1:0]  jump_in_dec_o,           // jump_in_id without deassert
+  output logic [1:0]  jump_in_id_o,            // jump is being calculated in ALU
+  output logic [1:0]  jump_target_mux_sel_o    // jump target selection
+);
+
+  // careful when modifying the following parameters! these types have to match the ones in the APU!
+  localparam APUTYPE_DSP_MULT   = (SHARED_DSP_MULT)       ? 0 : 0;
+  localparam APUTYPE_INT_MULT   = (SHARED_INT_MULT)       ? SHARED_DSP_MULT : 0;
+  localparam APUTYPE_INT_DIV    = (SHARED_INT_DIV)        ? SHARED_DSP_MULT + SHARED_INT_MULT : 0;
+  localparam APUTYPE_FP         = (SHARED_FP)             ? SHARED_DSP_MULT + SHARED_INT_MULT + SHARED_INT_DIV : 0;
+  localparam APUTYPE_ADDSUB     = (SHARED_FP)             ? ((SHARED_FP==1) ? APUTYPE_FP   : APUTYPE_FP)   : 0;
+  localparam APUTYPE_MULT       = (SHARED_FP)             ? ((SHARED_FP==1) ? APUTYPE_FP+1 : APUTYPE_FP)   : 0;
+  localparam APUTYPE_CAST       = (SHARED_FP)             ? ((SHARED_FP==1) ? APUTYPE_FP+2 : APUTYPE_FP)   : 0;
+  localparam APUTYPE_MAC        = (SHARED_FP)             ? ((SHARED_FP==1) ? APUTYPE_FP+3 : APUTYPE_FP)   : 0;
+  // SHARED_FP_DIVSQRT is without effect unless FP_DIVSQRT is set.
+  // SHARED_FP_DIVSQRT==1, SHARED_FP==1 (old config): separate div and sqrt units
+  // SHARED_FP_DIVSQRT==1, SHARED_FP==2 (new config): divsqrt enabled within shared FPnew blocks
+  // SHARED_FP_DIVSQRT==2, SHARED_FP==1 (old config): merged div/sqrt unit
+  // SHARED_FP_DIVSQRT==2, SHARED_FP==2 (new config): separate shared divsqrt blocks (allows different share ratio)
+  localparam APUTYPE_DIV        = (SHARED_FP_DIVSQRT==1)  ? ((SHARED_FP==1) ? APUTYPE_FP+4 : APUTYPE_FP)   :
+                                 ((SHARED_FP_DIVSQRT==2)  ? ((SHARED_FP==1) ? APUTYPE_FP+4 : APUTYPE_FP+1) : 0);
+  localparam APUTYPE_SQRT       = (SHARED_FP_DIVSQRT==1)  ? ((SHARED_FP==1) ? APUTYPE_FP+5 : APUTYPE_FP)   :
+                                 ((SHARED_FP_DIVSQRT==2)  ? ((SHARED_FP==1) ? APUTYPE_FP+4 : APUTYPE_FP+1) : 0);
+
+  // write enable/request control
+  logic       regfile_mem_we;
+  logic       regfile_alu_we;
+  logic       data_req;
+  logic [2:0] hwloop_we;
+  logic       csr_illegal;
+  logic [1:0] jump_in_id;
+
+  logic [1:0] csr_op;
+
+  logic       mult_int_en;
+  logic       mult_dot_en;
+  logic       apu_en;
+
+  // this instruction needs floating-point rounding-mode verification
+  logic check_fprm;
+
+  logic [C_FPNEW_OPBITS-1:0] fpu_op;     // fpu operation
+  logic                      fpu_op_mod; // fpu operation modifier
+  logic                      fpu_vec_op; // fpu vectorial operation
+  // unittypes for latencies to help us decode for APU
+  enum logic[1:0] {ADDMUL, DIVSQRT, NONCOMP, CONV} fp_op_group;
+
+
+  /////////////////////////////////////////////
+  //   ____                     _            //
+  //  |  _ \  ___  ___ ___   __| | ___ _ __  //
+  //  | | | |/ _ \/ __/ _ \ / _` |/ _ \ '__| //
+  //  | |_| |  __/ (_| (_) | (_| |  __/ |    //
+  //  |____/ \___|\___\___/ \__,_|\___|_|    //
+  //                                         //
+  /////////////////////////////////////////////
+
+  always_comb
+  begin
+    jump_in_id                  = BRANCH_NONE;
+    jump_target_mux_sel_o       = JT_JAL;
+
+    alu_en_o                    = 1'b1;
+    alu_operator_o              = ALU_SLTU;
+    alu_op_a_mux_sel_o          = OP_A_REGA_OR_FWD;
+    alu_op_b_mux_sel_o          = OP_B_REGB_OR_FWD;
+    alu_op_c_mux_sel_o          = OP_C_REGC_OR_FWD;
+    alu_vec_mode_o              = VEC_MODE32;
+    scalar_replication_o        = 1'b0;
+    scalar_replication_c_o      = 1'b0;
+    regc_mux_o                  = REGC_ZERO;
+    imm_a_mux_sel_o             = IMMA_ZERO;
+    imm_b_mux_sel_o             = IMMB_I;
+
+    mult_operator_o             = MUL_I;
+    mult_int_en                 = 1'b0;
+    mult_dot_en                 = 1'b0;
+    mult_imm_mux_o              = MIMM_ZERO;
+    mult_signed_mode_o          = 2'b00;
+    mult_sel_subword_o          = 1'b0;
+    mult_dot_signed_o           = 2'b00;
+
+    apu_en                      = 1'b0;
+    apu_type_o                  = '0;
+    apu_op_o                    = '0;
+    apu_lat_o                   = '0;
+    apu_flags_src_o             = '0;
+    fp_rnd_mode_o               = '0;
+    fpu_op                      = fpnew_pkg::SGNJ;
+    fpu_op_mod                  = 1'b0;
+    fpu_vec_op                  = 1'b0;
+    fpu_dst_fmt_o               = fpnew_pkg::FP32;
+    fpu_src_fmt_o               = fpnew_pkg::FP32;
+    fpu_int_fmt_o               = fpnew_pkg::INT32;
+    check_fprm                  = 1'b0;
+    fp_op_group                 = ADDMUL;
+
+    regfile_mem_we              = 1'b0;
+    regfile_alu_we              = 1'b0;
+    regfile_alu_waddr_sel_o     = 1'b1;
+
+    prepost_useincr_o           = 1'b1;
+
+    hwloop_we                   = 3'b0;
+    hwloop_target_mux_sel_o     = 1'b0;
+    hwloop_start_mux_sel_o      = 1'b0;
+    hwloop_cnt_mux_sel_o        = 1'b0;
+
+    csr_access_o                = 1'b0;
+    csr_status_o                = 1'b0;
+    csr_illegal                 = 1'b0;
+    csr_op                      = CSR_OP_READ;
+    mret_insn_o                 = 1'b0;
+    uret_insn_o                 = 1'b0;
+
+    dret_insn_o                 = 1'b0;
+
+    data_we_o                   = 1'b0;
+    data_type_o                 = 2'b00;
+    data_sign_extension_o       = 2'b00;
+    data_reg_offset_o           = 2'b00;
+    data_req                    = 1'b0;
+    data_load_event_o           = 1'b0;
+
+    atop_o                      = 6'b000000;
+    buffer_o                    = 1'b0;
+
+    illegal_insn_o              = 1'b0;
+    ebrk_insn_o                 = 1'b0;
+    ecall_insn_o                = 1'b0;
+    pipe_flush_o                = 1'b0;
+
+    fencei_insn_o               = 1'b0;
+
+    rega_used_o                 = 1'b0;
+    regb_used_o                 = 1'b0;
+    regc_used_o                 = 1'b0;
+    reg_fp_a_o                  = 1'b0;
+    reg_fp_b_o                  = 1'b0;
+    reg_fp_c_o                  = 1'b0;
+    reg_fp_d_o                  = 1'b0;
+
+    bmask_a_mux_o               = BMASK_A_ZERO;
+    bmask_b_mux_o               = BMASK_B_ZERO;
+    alu_bmask_a_mux_sel_o       = BMASK_A_IMM;
+    alu_bmask_b_mux_sel_o       = BMASK_B_IMM;
+
+    instr_multicycle_o          = 1'b0;
+    is_clpx_o                   = 1'b0;
+    is_subrot_o                 = 1'b0;
+
+    mret_dec_o                  = 1'b0;
+    uret_dec_o                  = 1'b0;
+    dret_dec_o                  = 1'b0;
+
+    unique case (instr_rdata_i[6:0])
+
+      //////////////////////////////////////
+      //      _ _   _ __  __ ____  ____   //
+      //     | | | | |  \/  |  _ \/ ___|  //
+      //  _  | | | | | |\/| | |_) \___ \  //
+      // | |_| | |_| | |  | |  __/ ___) | //
+      //  \___/ \___/|_|  |_|_|   |____/  //
+      //                                  //
+      //////////////////////////////////////
+
+      OPCODE_JAL: begin   // Jump and Link
+        jump_target_mux_sel_o = JT_JAL;
+        jump_in_id            = BRANCH_JAL;
+        // Calculate and store PC+4
+        alu_op_a_mux_sel_o  = OP_A_CURRPC;
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_b_mux_sel_o     = IMMB_PCINCR;
+        alu_operator_o      = ALU_ADD;
+        regfile_alu_we      = 1'b1;
+        // Calculate jump target (= PC + UJ imm)
+      end
+
+      OPCODE_JALR: begin  // Jump and Link Register
+        jump_target_mux_sel_o = JT_JALR;
+        jump_in_id            = BRANCH_JALR;
+        // Calculate and store PC+4
+        alu_op_a_mux_sel_o  = OP_A_CURRPC;
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_b_mux_sel_o     = IMMB_PCINCR;
+        alu_operator_o      = ALU_ADD;
+        regfile_alu_we      = 1'b1;
+        // Calculate jump target (= RS1 + I imm)
+        rega_used_o         = 1'b1;
+
+        if (instr_rdata_i[14:12] != 3'b0) begin
+          jump_in_id       = BRANCH_NONE;
+          regfile_alu_we   = 1'b0;
+          illegal_insn_o   = 1'b1;
+        end
+      end
+
+      OPCODE_BRANCH: begin // Branch
+        jump_target_mux_sel_o = JT_COND;
+        jump_in_id            = BRANCH_COND;
+        alu_op_c_mux_sel_o    = OP_C_JT;
+        rega_used_o           = 1'b1;
+        regb_used_o           = 1'b1;
+
+        unique case (instr_rdata_i[14:12])
+          3'b000: alu_operator_o = ALU_EQ;
+          3'b001: alu_operator_o = ALU_NE;
+          3'b100: alu_operator_o = ALU_LTS;
+          3'b101: alu_operator_o = ALU_GES;
+          3'b110: alu_operator_o = ALU_LTU;
+          3'b111: alu_operator_o = ALU_GEU;
+          3'b010: begin
+            alu_operator_o      = ALU_EQ;
+            regb_used_o         = 1'b0;
+            alu_op_b_mux_sel_o  = OP_B_IMM;
+            imm_b_mux_sel_o     = IMMB_BI;
+          end
+          3'b011: begin
+            alu_operator_o      = ALU_NE;
+            regb_used_o         = 1'b0;
+            alu_op_b_mux_sel_o  = OP_B_IMM;
+            imm_b_mux_sel_o     = IMMB_BI;
+          end
+        endcase
+      end
+
+
+      //////////////////////////////////
+      //  _     ____    ______ _____  //
+      // | |   |  _ \  / / ___|_   _| //
+      // | |   | | | |/ /\___ \ | |   //
+      // | |___| |_| / /  ___) || |   //
+      // |_____|____/_/  |____/ |_|   //
+      //                              //
+      //////////////////////////////////
+
+      OPCODE_STORE,
+      OPCODE_STORE_BUF,
+      OPCODE_STORE_POST,
+      OPCODE_STORE_POST_BUF: begin
+        data_req       = 1'b1;
+        data_we_o      = 1'b1;
+        rega_used_o    = 1'b1;
+        regb_used_o    = 1'b1;
+        alu_operator_o = ALU_ADD;
+        instr_multicycle_o = 1'b1;
+        // pass write data through ALU operand c
+        alu_op_c_mux_sel_o = OP_C_REGB_OR_FWD;
+
+        // post-increment setup
+        if (instr_rdata_i[6:0] == OPCODE_STORE_POST) begin
+          prepost_useincr_o       = 1'b0;
+          regfile_alu_waddr_sel_o = 1'b0;
+          regfile_alu_we          = 1'b1;
+        end
+
+        if (instr_rdata_i[14] == 1'b0) begin
+          // offset from immediate
+          imm_b_mux_sel_o     = IMMB_S;
+          alu_op_b_mux_sel_o  = OP_B_IMM;
+        end else begin
+          // offset from register
+          regc_used_o        = 1'b1;
+          alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+          regc_mux_o         = REGC_RD;
+        end
+
+        // store size
+        unique case (instr_rdata_i[13:12])
+          2'b00: data_type_o = 2'b10; // SB
+          2'b01: data_type_o = 2'b01; // SH
+          2'b10: data_type_o = 2'b00; // SW
+          default: begin
+            data_req       = 1'b0;
+            data_we_o      = 1'b0;
+            illegal_insn_o = 1'b1;
+          end
+        endcase
+
+        if (instr_rdata_i[6:0] == OPCODE_STORE_BUF
+            || instr_rdata_i[6:0] == OPCODE_STORE_POST_BUF) begin
+          buffer_o = 1'b1;
+        end
+
+        stack_access_o = (instr_rdata_i[19:15] == 5'd2);
+      end
+
+      OPCODE_LOAD,
+      OPCODE_LOAD_POST: begin
+        data_req        = 1'b1;
+        regfile_mem_we  = 1'b1;
+        rega_used_o     = 1'b1;
+        data_type_o     = 2'b00;
+        instr_multicycle_o = 1'b1;
+        // offset from immediate
+        alu_operator_o      = ALU_ADD;
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_b_mux_sel_o     = IMMB_I;
+
+        // post-increment setup
+        if (instr_rdata_i[6:0] == OPCODE_LOAD_POST) begin
+          prepost_useincr_o       = 1'b0;
+          regfile_alu_waddr_sel_o = 1'b0;
+          regfile_alu_we          = 1'b1;
+        end
+
+        // sign/zero extension
+        data_sign_extension_o = {1'b0,~instr_rdata_i[14]};
+
+        // load size
+        unique case (instr_rdata_i[13:12])
+          2'b00:   data_type_o = 2'b10; // LB
+          2'b01:   data_type_o = 2'b01; // LH
+          2'b10:   data_type_o = 2'b00; // LW
+          default: data_type_o = 2'b00; // illegal or reg-reg
+        endcase
+
+        // reg-reg load (different encoding)
+        if (instr_rdata_i[14:12] == 3'b111) begin
+          // offset from RS2
+          regb_used_o        = 1'b1;
+          alu_op_b_mux_sel_o = OP_B_REGB_OR_FWD;
+
+          // sign/zero extension
+          data_sign_extension_o = {1'b0, ~instr_rdata_i[30]};
+
+          // load size
+          unique case (instr_rdata_i[31:25])
+            7'b0000_000,
+            7'b0100_000: data_type_o = 2'b10; // LB, LBU
+            7'b0001_000,
+            7'b0101_000: data_type_o = 2'b01; // LH, LHU
+            7'b0010_000: data_type_o = 2'b00; // LW
+            default: begin
+              illegal_insn_o = 1'b1;
+            end
+          endcase
+        end
+
+        // special p.elw (event load)
+        if (instr_rdata_i[14:12] == 3'b110)
+          data_load_event_o = 1'b1;
+
+        if (instr_rdata_i[14:12] == 3'b011) begin
+          // LD -> RV64 only
+          illegal_insn_o = 1'b1;
+        end
+
+        stack_access_o = (instr_rdata_i[19:15] == 5'd2);
+      end
+
+      OPCODE_AMO: begin
+        if (A_EXTENSION) begin : decode_amo
+          if (instr_rdata_i[14:12] == 3'b010) begin // RV32A Extension (word)
+            data_req          = 1'b1;
+            data_type_o       = 2'b00;
+            rega_used_o       = 1'b1;
+            regb_used_o       = 1'b1;
+            regfile_mem_we    = 1'b1;
+            prepost_useincr_o = 1'b0; // only use alu_operand_a as address (not a+b)
+            alu_op_a_mux_sel_o = OP_A_REGA_OR_FWD;
+
+            data_sign_extension_o = 1'b1;
+
+            // Apply AMO instruction at `atop_o`.
+            atop_o = {1'b1, instr_rdata_i[31:27]};
+
+            unique case (instr_rdata_i[31:27])
+              AMO_LR: begin
+                data_we_o = 1'b0;
+              end
+              AMO_SC,
+              AMO_SWAP,
+              AMO_ADD,
+              AMO_XOR,
+              AMO_AND,
+              AMO_OR,
+              AMO_MIN,
+              AMO_MAX,
+              AMO_MINU,
+              AMO_MAXU: begin
+                data_we_o = 1'b1;
+                alu_op_c_mux_sel_o = OP_C_REGB_OR_FWD; // pass write data through ALU operand c
+              end
+              default : illegal_insn_o = 1'b1;
+            endcase
+          end
+          else begin
+            illegal_insn_o = 1'b1;
+          end
+        end else begin : no_decode_amo
+          illegal_insn_o = 1'b1;
+        end
+      end
+
+
+      //////////////////////////
+      //     _    _    _   _  //
+      //    / \  | |  | | | | //
+      //   / _ \ | |  | | | | //
+      //  / ___ \| |__| |_| | //
+      // /_/   \_\_____\___/  //
+      //                      //
+      //////////////////////////
+
+      OPCODE_LUI: begin  // Load Upper Immediate
+        alu_op_a_mux_sel_o  = OP_A_IMM;
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_a_mux_sel_o     = IMMA_ZERO;
+        imm_b_mux_sel_o     = IMMB_U;
+        alu_operator_o      = ALU_ADD;
+        regfile_alu_we      = 1'b1;
+      end
+
+      OPCODE_AUIPC: begin  // Add Upper Immediate to PC
+        alu_op_a_mux_sel_o  = OP_A_CURRPC;
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_b_mux_sel_o     = IMMB_U;
+        alu_operator_o      = ALU_ADD;
+        regfile_alu_we      = 1'b1;
+      end
+
+      OPCODE_OPIMM: begin // Register-Immediate ALU Operations
+        alu_op_b_mux_sel_o  = OP_B_IMM;
+        imm_b_mux_sel_o     = IMMB_I;
+        regfile_alu_we      = 1'b1;
+        rega_used_o         = 1'b1;
+
+        unique case (instr_rdata_i[14:12])
+          3'b000: alu_operator_o = ALU_ADD;  // Add Immediate
+          3'b010: alu_operator_o = ALU_SLTS; // Set to one if Lower Than Immediate
+          3'b011: alu_operator_o = ALU_SLTU; // Set to one if Lower Than Immediate Unsigned
+          3'b100: alu_operator_o = ALU_XOR;  // Exclusive Or with Immediate
+          3'b110: alu_operator_o = ALU_OR;   // Or with Immediate
+          3'b111: alu_operator_o = ALU_AND;  // And with Immediate
+
+          3'b001: begin
+            alu_operator_o = ALU_SLL;  // Shift Left Logical by Immediate
+            if (instr_rdata_i[31:25] != 7'b0)
+              illegal_insn_o = 1'b1;
+          end
+
+          3'b101: begin
+            if (instr_rdata_i[31:25] == 7'b0)
+              alu_operator_o = ALU_SRL;  // Shift Right Logical by Immediate
+            else if (instr_rdata_i[31:25] == 7'b010_0000)
+              alu_operator_o = ALU_SRA;  // Shift Right Arithmetically by Immediate
+            else
+              illegal_insn_o = 1'b1;
+          end
+
+
+        endcase
+      end
+
+      OPCODE_OP: begin  // Register-Register ALU operation
+
+        // PREFIX 11
+        if (instr_rdata_i[31:30] == 2'b11) begin
+
+          //////////////////////////////
+          // IMMEDIATE BIT-MANIPULATION
+          //////////////////////////////
+
+          regfile_alu_we = 1'b1;
+          rega_used_o    = 1'b1;
+
+          // bit-manipulation instructions
+          bmask_a_mux_o       = BMASK_A_S3;
+          bmask_b_mux_o       = BMASK_B_S2;
+          alu_op_b_mux_sel_o  = OP_B_IMM;
+
+          unique case (instr_rdata_i[14:12])
+            3'b000: begin
+              alu_operator_o  = ALU_BEXT;
+              imm_b_mux_sel_o = IMMB_S2;
+              bmask_b_mux_o   = BMASK_B_ZERO;
+            end
+            3'b001: begin
+              alu_operator_o  = ALU_BEXTU;
+              imm_b_mux_sel_o = IMMB_S2;
+              bmask_b_mux_o   = BMASK_B_ZERO;
+            end
+            3'b010: begin
+              alu_operator_o  = ALU_BINS;
+              imm_b_mux_sel_o = IMMB_S2;
+              regc_used_o     = 1'b1;
+              regc_mux_o      = REGC_RD;
+            end
+            3'b011: begin
+              alu_operator_o = ALU_BCLR;
+            end
+            3'b100: begin
+              alu_operator_o = ALU_BSET;
+            end
+            3'b101: begin
+              alu_operator_o        = ALU_BREV;
+              // Enable write back to RD
+              regc_used_o           = 1'b1;
+              regc_mux_o            = REGC_RD;
+              // Extract the source register on operand a
+              imm_b_mux_sel_o       = IMMB_S2;
+              // Map the radix to bmask_a immediate
+              alu_bmask_a_mux_sel_o = BMASK_A_IMM;
+            end
+            default: illegal_insn_o = 1'b1;
+          endcase
+        end
+
+        // PREFIX 10
+        else if (instr_rdata_i[31:30] == 2'b10) begin
+
+          //////////////////////////////
+          // REGISTER BIT-MANIPULATION
+          //////////////////////////////
+          if (instr_rdata_i[29:25]==5'b00000) begin
+
+            regfile_alu_we = 1'b1;
+            rega_used_o    = 1'b1;
+
+            bmask_a_mux_o       = BMASK_A_S3;
+            bmask_b_mux_o       = BMASK_B_S2;
+            alu_op_b_mux_sel_o  = OP_B_IMM;
+
+            unique case (instr_rdata_i[14:12])
+              3'b000: begin
+                alu_operator_o  = ALU_BEXT;
+                imm_b_mux_sel_o = IMMB_S2;
+                bmask_b_mux_o   = BMASK_B_ZERO;
+                //register variant
+                alu_op_b_mux_sel_o     = OP_B_BMASK;
+                alu_bmask_a_mux_sel_o  = BMASK_A_REG;
+                regb_used_o            = 1'b1;
+              end
+              3'b001: begin
+                alu_operator_o  = ALU_BEXTU;
+                imm_b_mux_sel_o = IMMB_S2;
+                bmask_b_mux_o   = BMASK_B_ZERO;
+                //register variant
+                alu_op_b_mux_sel_o     = OP_B_BMASK;
+                alu_bmask_a_mux_sel_o  = BMASK_A_REG;
+                regb_used_o            = 1'b1;
+              end
+              3'b010: begin
+                alu_operator_o      = ALU_BINS;
+                imm_b_mux_sel_o     = IMMB_S2;
+                regc_used_o         = 1'b1;
+                regc_mux_o          = REGC_RD;
+                //register variant
+                alu_op_b_mux_sel_o     = OP_B_BMASK;
+                alu_bmask_a_mux_sel_o  = BMASK_A_REG;
+                alu_bmask_b_mux_sel_o  = BMASK_B_REG;
+                regb_used_o            = 1'b1;
+              end
+              3'b011: begin
+                alu_operator_o = ALU_BCLR;
+                //register variant
+                regb_used_o            = 1'b1;
+                alu_bmask_a_mux_sel_o  = BMASK_A_REG;
+                alu_bmask_b_mux_sel_o  = BMASK_B_REG;
+              end
+              3'b100: begin
+                alu_operator_o = ALU_BSET;
+                //register variant
+                regb_used_o            = 1'b1;
+                alu_bmask_a_mux_sel_o  = BMASK_A_REG;
+                alu_bmask_b_mux_sel_o  = BMASK_B_REG;
+              end
+              default: illegal_insn_o = 1'b1;
+            endcase
+
+          ///////////////////////
+          // VECTORIAL FLOAT OPS
+          ///////////////////////
+          end else begin
+            // Vectorial FP not available in 'old' shared FPU
+            if (FPU==1 && C_XFVEC && SHARED_FP!=1) begin
+
+              // using APU instead of ALU
+              apu_en           = 1'b1;
+              alu_en_o         = 1'b0;
+              apu_flags_src_o  = APU_FLAGS_FPNEW;
+              // by default, set all registers to FP registers and use 2
+              rega_used_o      = 1'b1;
+              regb_used_o      = 1'b1;
+              reg_fp_a_o       = 1'b1;
+              reg_fp_b_o       = 1'b1;
+              reg_fp_d_o       = 1'b1;
+              fpu_vec_op       = 1'b1;
+              // replication bit comes from instruction (can change for some ops)
+              scalar_replication_o = instr_rdata_i[14];
+              // by default we need to verify rm is legal but assume it is for now
+              check_fprm       = 1'b1;
+              fp_rnd_mode_o    = frm_i; // all vectorial ops have rm from fcsr
+
+              // Decode Formats
+              unique case (instr_rdata_i[13:12])
+                // FP32
+                2'b00: begin
+                  fpu_dst_fmt_o  = fpnew_pkg::FP32;
+                  alu_vec_mode_o = VEC_MODE32;
+                end
+                // FP16ALT
+                2'b01: begin
+                  fpu_dst_fmt_o  = fpnew_pkg::FP16ALT;
+                  alu_vec_mode_o = VEC_MODE16;
+                end
+                // FP16
+                2'b10: begin
+                  fpu_dst_fmt_o  = fpnew_pkg::FP16;
+                  alu_vec_mode_o = VEC_MODE16;
+                end
+                // FP8
+                2'b11: begin
+                  fpu_dst_fmt_o  = fpnew_pkg::FP8;
+                  alu_vec_mode_o = VEC_MODE8;
+                end
+              endcase
+
+              // By default, src=dst
+              fpu_src_fmt_o = fpu_dst_fmt_o;
+
+              // decode vectorial FP instruction
+              unique case (instr_rdata_i[29:25]) inside
+                // vfadd.vfmt - Vectorial FP Addition
+                5'b00001: begin
+                  fpu_op      = fpnew_pkg::ADD;
+                  fp_op_group = ADDMUL;
+                  apu_type_o  = APUTYPE_ADDSUB;
+                  // FPnew needs addition operands as operand B and C
+                  alu_op_b_mux_sel_o     = OP_B_REGA_OR_FWD;
+                  alu_op_c_mux_sel_o     = OP_C_REGB_OR_FWD;
+                  scalar_replication_o   = 1'b0;
+                  scalar_replication_c_o = instr_rdata_i[14];
+                end
+                // vfsub.vfmt - Vectorial FP Subtraction
+                5'b00010: begin
+                  fpu_op      = fpnew_pkg::ADD;
+                  fpu_op_mod  = 1'b1;
+                  fp_op_group = ADDMUL;
+                  apu_type_o  = APUTYPE_ADDSUB;
+                  // FPnew needs addition operands as operand B and C
+                  alu_op_b_mux_sel_o     = OP_B_REGA_OR_FWD;
+                  alu_op_c_mux_sel_o     = OP_C_REGB_OR_FWD;
+                  scalar_replication_o   = 1'b0;
+                  scalar_replication_c_o = instr_rdata_i[14];
+                end
+                // vfmul.vfmt - Vectorial FP Multiplication
+                5'b00011: begin
+                  fpu_op      = fpnew_pkg::MUL;
+                  fp_op_group = ADDMUL;
+                  apu_type_o  = APUTYPE_MULT;
+                end
+                // vfdiv.vfmt - Vectorial FP Division
+                5'b00100: begin
+                  if (FP_DIVSQRT) begin
+                    fpu_op      = fpnew_pkg::DIV;
+                    fp_op_group = DIVSQRT;
+                    apu_type_o  = APUTYPE_DIV;
+                  end else
+                    illegal_insn_o = 1'b1;
+                end
+                // vfmin.vfmt - Vectorial FP Minimum
+                5'b00101: begin
+                  fpu_op        = fpnew_pkg::MINMAX;
+                  fp_rnd_mode_o = 3'b000; // min
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0; // instruction encoded in rm
+                end
+                // vfmax.vfmt - Vectorial FP Maximum
+                5'b00110: begin
+                  fpu_op        = fpnew_pkg::MINMAX;
+                  fp_rnd_mode_o = 3'b001; // max
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0; // instruction encoded in rm
+                end
+                // vfsqrt.vfmt - Vectorial FP Square Root
+                5'b00111: begin
+                  if (FP_DIVSQRT) begin
+                    regb_used_o = 1'b0;
+                    fpu_op      = fpnew_pkg::SQRT;
+                    fp_op_group = DIVSQRT;
+                    apu_type_o  = APUTYPE_SQRT;
+                    // rs2 and R must be zero
+                    if ((instr_rdata_i[24:20] != 5'b00000) || instr_rdata_i[14]) begin
+                      illegal_insn_o = 1'b1;
+                    end
+                  end else
+                    illegal_insn_o = 1'b1;
+                end
+                // vfmac.vfmt - Vectorial FP Multiply-Accumulate
+                5'b01000: begin
+                  regc_used_o = 1'b1;
+                  regc_mux_o  = REGC_RD; // third operand is rd
+                  reg_fp_c_o  = 1'b1;
+                  fpu_op      = fpnew_pkg::FMADD;
+                  fp_op_group = ADDMUL;
+                  apu_type_o  = APUTYPE_MAC;
+                end
+                // vfmre.vfmt - Vectorial FP Multiply-Reduce
+                5'b01001: begin
+                  regc_used_o = 1'b1;
+                  regc_mux_o  = REGC_RD; // third operand is rd
+                  reg_fp_c_o  = 1'b1;
+                  fpu_op      = fpnew_pkg::FMADD;
+                  fpu_op_mod  = 1'b1;
+                  fp_op_group = ADDMUL;
+                  apu_type_o  = APUTYPE_MAC;
+                end
+                // Moves, Conversions, Classifications
+                5'b01100: begin
+                  regb_used_o          = 1'b0;
+                  scalar_replication_o = 1'b0;
+                  // Decode Operation in rs2
+                  unique case (instr_rdata_i[24:20]) inside
+                    // vfmv.{x.vfmt/vfmt.x} - Vectorial FP Reg <-> GP Reg Moves
+                    5'b00000: begin
+                      alu_op_b_mux_sel_o = OP_B_REGA_OR_FWD; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
+                      fpu_op             = fpnew_pkg::SGNJ;
+                      fp_rnd_mode_o      = 3'b011;  // passthrough without checking nan-box
+                      fp_op_group        = NONCOMP;
+                      apu_type_o         = APUTYPE_FP; // doesn't matter much as long as it's not div
+                      check_fprm         = 1'b0;
+                      // GP reg to FP reg
+                      if (instr_rdata_i[14]) begin
+                        reg_fp_a_o        = 1'b0; // go from integer regfile
+                        fpu_op_mod        = 1'b0; // nan-box result
+                      end
+                      // FP reg to GP reg
+                      else begin
+                        reg_fp_d_o        = 1'b0; // go to integer regfile
+                        fpu_op_mod        = 1'b1; // sign-extend result
+                      end
+                    end
+                    // vfclass.vfmt - Vectorial FP Classifications
+                    5'b00001: begin
+                      reg_fp_d_o    = 1'b0; // go to integer regfile
+                      fpu_op        = fpnew_pkg::CLASSIFY;
+                      fp_rnd_mode_o = 3'b000;
+                      fp_op_group   = NONCOMP;
+                      apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                      check_fprm    = 1'b0;
+                      // R must not be set
+                      if (instr_rdata_i[14]) illegal_insn_o = 1'b1;
+                    end
+                    // vfcvt.{x.vfmt/vfmt.x} - Vectorial FP <-> Int Conversions
+                    5'b0001?: begin
+                      fp_op_group = CONV;
+                      fpu_op_mod  = instr_rdata_i[14]; // signed/unsigned switch
+                      apu_type_o  = APUTYPE_CAST;
+                      // Integer width matches FP width
+                      unique case (instr_rdata_i[13:12])
+                        // FP32
+                        2'b00 : fpu_int_fmt_o = fpnew_pkg::INT32;
+                        // FP16[ALT]
+                        2'b01,
+                        2'b10: fpu_int_fmt_o = fpnew_pkg::INT16;
+                        // FP8
+                        2'b11: fpu_int_fmt_o = fpnew_pkg::INT8;
+                      endcase
+                      // Int to FP conversion
+                      if (instr_rdata_i[20]) begin
+                        reg_fp_a_o = 1'b0; // go from integer regfile
+                        fpu_op     = fpnew_pkg::I2F;
+                      end
+                      // FP to Int conversion
+                      else begin
+                        reg_fp_d_o = 1'b0; // go to integer regfile
+                        fpu_op     = fpnew_pkg::F2I;
+                      end
+                    end
+                    // vfcvt.vfmt.vfmt - Vectorial FP <-> FP Conversions
+                    5'b001??: begin
+                      fpu_op      = fpnew_pkg::F2F;
+                      fp_op_group = CONV;
+                      apu_type_o  = APUTYPE_CAST;
+                      // check source format
+                      unique case (instr_rdata_i[21:20])
+                        // Only process instruction if corresponding extension is active (static)
+                        2'b00: begin
+                          fpu_src_fmt_o = fpnew_pkg::FP32;
+                          if (~C_RVF) illegal_insn_o = 1'b1;
+                        end
+                        2'b01: begin
+                          fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                          if (~C_XF16ALT) illegal_insn_o = 1'b1;
+                        end
+                        2'b10: begin
+                          fpu_src_fmt_o = fpnew_pkg::FP16;
+                          if (~C_XF16) illegal_insn_o = 1'b1;
+                        end
+                        2'b11: begin
+                          fpu_src_fmt_o = fpnew_pkg::FP8;
+                          if (~C_XF8) illegal_insn_o = 1'b1;
+                        end
+                      endcase
+                      // R must not be set
+                      if (instr_rdata_i[14]) illegal_insn_o = 1'b1;
+                    end
+                    // others
+                    default : illegal_insn_o = 1'b1;
+                  endcase
+                end
+                // vfsgnj.vfmt - Vectorial FP Sign Injection
+                5'b01101: begin
+                  fpu_op        = fpnew_pkg::SGNJ;
+                  fp_rnd_mode_o = 3'b000; // sgnj
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfsgnjn.vfmt - Vectorial FP Negated Sign Injection
+                5'b01110: begin
+                  fpu_op        = fpnew_pkg::SGNJ;
+                  fp_rnd_mode_o = 3'b001; // sgnjn
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfsgnjx.vfmt - Vectorial FP Xored Sign Injection
+                5'b01111: begin
+                  fpu_op        = fpnew_pkg::SGNJ;
+                  fp_rnd_mode_o = 3'b010; // sgnjx
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfeq.vfmt - Vectorial FP Equals
+                5'b10000: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fp_rnd_mode_o = 3'b010; // eq
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfne.vfmt - Vectorial FP Not Equals
+                5'b10001: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fpu_op_mod    = 1'b1; // invert output
+                  fp_rnd_mode_o = 3'b010; // eq
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vflt.vfmt - Vectorial FP Less Than
+                5'b10010: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fp_rnd_mode_o = 3'b001; // lt
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfge.vfmt - Vectorial FP Greater Than or Equals
+                5'b10011: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fpu_op_mod    = 1'b1; // invert output
+                  fp_rnd_mode_o = 3'b001; // lt
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfle.vfmt - Vectorial FP Less Than or Equals
+                5'b10100: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fp_rnd_mode_o = 3'b000; // le
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfgt.vfmt - Vectorial FP Greater Than
+                5'b10101: begin
+                  reg_fp_d_o    = 1'b0; // go to integer regfile
+                  fpu_op        = fpnew_pkg::CMP;
+                  fpu_op_mod    = 1'b1; // invert output
+                  fp_rnd_mode_o = 3'b000; // le
+                  fp_op_group   = NONCOMP;
+                  apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                  check_fprm    = 1'b0;
+                end
+                // vfcpk{a-d}.vfmt.s/d
+                5'b110??: begin
+                  // vfcpk{{a/c}/{b/d}} selection in R bit
+                  fpu_op_mod           = instr_rdata_i[14];
+                  fp_op_group          = CONV;
+                  apu_type_o           = APUTYPE_CAST;
+                  scalar_replication_o = 1'b0;
+
+                  if (instr_rdata_i[25]) fpu_op = fpnew_pkg::CPKCD; // vfcpk{c/d}
+                  else fpu_op = fpnew_pkg::CPKAB; // vfcpk{a/b}
+
+                  // vfcpk{a-d}.vfmt.d - from double
+                  if (instr_rdata_i[26]) begin
+                    fpu_src_fmt_o  = fpnew_pkg::FP64;
+                    if (~C_RVD) illegal_insn_o = 1'b1;
+                  end
+                  // vfcpk{a-d}.vfmt.s
+                  else begin
+                    fpu_src_fmt_o  = fpnew_pkg::FP32;
+                    if (~C_RVF) illegal_insn_o = 1'b1;
+                  end
+                  // Resolve legal vfcpk / format combinations (mostly static)
+                  if (fpu_op == fpnew_pkg::CPKCD) begin // vfcpk{c/d} not possible unless FP8 and FLEN>=64
+                    if (~C_XF8 || ~C_RVD) illegal_insn_o = 1'b1;
+                  end else begin
+                    if (instr_rdata_i[14]) begin // vfcpkb
+                      // vfcpkb not possible for FP32
+                      if (fpu_dst_fmt_o == fpnew_pkg::FP32) illegal_insn_o = 1'b1;
+                      // vfcpkb not possible for FP16[ALT] if not RVD
+                      if (~C_RVD && (fpu_dst_fmt_o != fpnew_pkg::FP8)) illegal_insn_o = 1'b1;
+                    end
+                  end
+                end
+                // Rest are illegal instructions
+                default: begin
+                  illegal_insn_o = 1'b1;
+                end
+              endcase
+
+              // check enabled formats (static)
+              // need RVD for F vectors
+              if ((~C_RVF || ~C_RVD) && fpu_dst_fmt_o == fpnew_pkg::FP32) illegal_insn_o = 1'b1;
+              // need RVF for F16 vectors
+              if ((~C_XF16 || ~C_RVF) && fpu_dst_fmt_o == fpnew_pkg::FP16) illegal_insn_o = 1'b1;
+              // need RVF for F16 vectors
+              if ((~C_XF16ALT || ~C_RVF) && fpu_dst_fmt_o == fpnew_pkg::FP16ALT) begin
+                illegal_insn_o = 1'b1;
+              end
+              // need F16 for F8 vectors
+              if ((~C_XF8 || (~C_XF16 && ~C_XF16ALT)) && fpu_dst_fmt_o == fpnew_pkg::FP8) begin
+                illegal_insn_o = 1'b1;
+              end
+
+              // check rounding mode
+              if (check_fprm) begin
+                unique case (frm_i) inside
+                  [3'b000:3'b100] : ; //legal rounding modes
+                  default         : illegal_insn_o = 1'b1;
+                endcase
+              end
+
+              // Set latencies for FPnew from config. The C_LAT constants contain the number
+              // of pipeline registers. the APU takes the following values:
+              // 1 = single cycle (no latency), 2 = one pipestage, 3 = two or more pipestages
+              case (fp_op_group)
+                // ADDMUL has format dependent latency
+                ADDMUL : begin
+                  unique case (fpu_dst_fmt_o)
+                    fpnew_pkg::FP32    : apu_lat_o = (C_LAT_FP32<2)    ? C_LAT_FP32+1    : 2'h3;
+                    fpnew_pkg::FP16    : apu_lat_o = (C_LAT_FP16<2)    ? C_LAT_FP16+1    : 2'h3;
+                    fpnew_pkg::FP16ALT : apu_lat_o = (C_LAT_FP16ALT<2) ? C_LAT_FP16ALT+1 : 2'h3;
+                    fpnew_pkg::FP8     : apu_lat_o = (C_LAT_FP8<2)     ? C_LAT_FP8+1     : 2'h3;
+                    default : ;
+                  endcase
+                end
+                // DIVSQRT is iterative and takes more than 2 cycles
+                DIVSQRT : apu_lat_o = 2'h3;
+                // NONCOMP uses the same latency for all formats
+                NONCOMP : apu_lat_o = (C_LAT_NONCOMP<2) ? C_LAT_NONCOMP+1 : 2'h3;
+                // CONV uses the same latency for all formats
+                CONV    : apu_lat_o = (C_LAT_CONV<2) ? C_LAT_CONV+1 : 2'h3;
+              endcase
+
+              // Set FPnew OP and OPMOD as the APU op
+              apu_op_o = {fpu_vec_op, fpu_op_mod, fpu_op};
+            end
+            // FPU!=1 or no Vectors or old shared unit
+            else begin
+              illegal_insn_o = 1'b1;
+            end
+          end // Vectorial Float Ops
+
+        end  // prefix 10
+
+        // PREFIX 00/01
+        else begin
+          // non bit-manipulation instructions
+          regfile_alu_we = 1'b1;
+          rega_used_o    = 1'b1;
+
+          if (~instr_rdata_i[28]) regb_used_o = 1'b1;
+
+          unique case ({instr_rdata_i[30:25], instr_rdata_i[14:12]})
+            // RV32I ALU operations
+            {6'b00_0000, 3'b000}: alu_operator_o = ALU_ADD;   // Add
+            {6'b10_0000, 3'b000}: alu_operator_o = ALU_SUB;   // Sub
+            {6'b00_0000, 3'b010}: alu_operator_o = ALU_SLTS;  // Set Lower Than
+            {6'b00_0000, 3'b011}: alu_operator_o = ALU_SLTU;  // Set Lower Than Unsigned
+            {6'b00_0000, 3'b100}: alu_operator_o = ALU_XOR;   // Xor
+            {6'b00_0000, 3'b110}: alu_operator_o = ALU_OR;    // Or
+            {6'b00_0000, 3'b111}: alu_operator_o = ALU_AND;   // And
+            {6'b00_0000, 3'b001}: alu_operator_o = ALU_SLL;   // Shift Left Logical
+            {6'b00_0000, 3'b101}: alu_operator_o = ALU_SRL;   // Shift Right Logical
+            {6'b10_0000, 3'b101}: alu_operator_o = ALU_SRA;   // Shift Right Arithmetic
+
+            // supported RV32M instructions
+            {6'b00_0001, 3'b000}: begin // mul
+              alu_en_o        = 1'b0;
+              mult_int_en     = 1'b1;
+              mult_operator_o = MUL_MAC32;
+              regc_mux_o      = REGC_ZERO;
+            end
+            {6'b00_0001, 3'b001}: begin // mulh
+              alu_en_o           = 1'b0;
+              regc_used_o        = 1'b1;
+              regc_mux_o         = REGC_ZERO;
+              mult_signed_mode_o = 2'b11;
+              mult_int_en        = 1'b1;
+              mult_operator_o    = MUL_H;
+              instr_multicycle_o = 1'b1;
+            end
+            {6'b00_0001, 3'b010}: begin // mulhsu
+              alu_en_o           = 1'b0;
+              regc_used_o        = 1'b1;
+              regc_mux_o         = REGC_ZERO;
+              mult_signed_mode_o = 2'b01;
+              mult_int_en        = 1'b1;
+              mult_operator_o    = MUL_H;
+              instr_multicycle_o = 1'b1;
+            end
+            {6'b00_0001, 3'b011}: begin // mulhu
+              alu_en_o           = 1'b0;
+              regc_used_o        = 1'b1;
+              regc_mux_o         = REGC_ZERO;
+              mult_signed_mode_o = 2'b00;
+              mult_int_en        = 1'b1;
+              mult_operator_o    = MUL_H;
+              instr_multicycle_o = 1'b1;
+            end
+            {6'b00_0001, 3'b100}: begin // div
+              alu_op_a_mux_sel_o = OP_A_REGB_OR_FWD;
+              alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+              regc_mux_o         = REGC_S1;
+              regc_used_o        = 1'b1;
+              regb_used_o        = 1'b1;
+              rega_used_o        = 1'b0;
+              alu_operator_o     = ALU_DIV;
+              instr_multicycle_o = 1'b1;
+              `USE_APU_INT_DIV
+            end
+            {6'b00_0001, 3'b101}: begin // divu
+              alu_op_a_mux_sel_o = OP_A_REGB_OR_FWD;
+              alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+              regc_mux_o         = REGC_S1;
+              regc_used_o        = 1'b1;
+              regb_used_o        = 1'b1;
+              rega_used_o        = 1'b0;
+              alu_operator_o     = ALU_DIVU;
+              instr_multicycle_o = 1'b1;
+              `USE_APU_INT_DIV
+            end
+            {6'b00_0001, 3'b110}: begin // rem
+              alu_op_a_mux_sel_o = OP_A_REGB_OR_FWD;
+              alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+              regc_mux_o         = REGC_S1;
+              regc_used_o        = 1'b1;
+              regb_used_o        = 1'b1;
+              rega_used_o        = 1'b0;
+              alu_operator_o     = ALU_REM;
+              instr_multicycle_o = 1'b1;
+              `USE_APU_INT_DIV
+            end
+            {6'b00_0001, 3'b111}: begin // remu
+              alu_op_a_mux_sel_o = OP_A_REGB_OR_FWD;
+              alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+              regc_mux_o         = REGC_S1;
+              regc_used_o        = 1'b1;
+              regb_used_o        = 1'b1;
+              rega_used_o        = 1'b0;
+              alu_operator_o     = ALU_REMU;
+              instr_multicycle_o = 1'b1;
+              `USE_APU_INT_DIV
+            end
+
+            // PULP specific instructions
+            {6'b10_0001, 3'b000}: begin // p.mac
+              alu_en_o        = 1'b0;
+              regc_used_o     = 1'b1;
+              regc_mux_o      = REGC_RD;
+              mult_int_en     = 1'b1;
+              mult_operator_o = MUL_MAC32;
+              `USE_APU_INT_MULT
+            end
+            {6'b10_0001, 3'b001}: begin // p.msu
+              alu_en_o        = 1'b0;
+              regc_used_o     = 1'b1;
+              regc_mux_o      = REGC_RD;
+              mult_int_en     = 1'b1;
+              mult_operator_o = MUL_MSU32;
+              `USE_APU_INT_MULT
+            end
+            {6'b00_0010, 3'b010}: alu_operator_o = ALU_SLETS; // Set Lower Equal Than    p.slet
+            {6'b00_0010, 3'b011}: alu_operator_o = ALU_SLETU; // Set Lower Equal Than Unsigned   p.sletu
+            {6'b00_0010, 3'b100}: begin alu_operator_o = ALU_MIN;   end // Min   p.min
+            {6'b00_0010, 3'b101}: begin alu_operator_o = ALU_MINU;  end // Min Unsigned
+            {6'b00_0010, 3'b110}: begin alu_operator_o = ALU_MAX;   end // Max
+            {6'b00_0010, 3'b111}: begin alu_operator_o = ALU_MAXU;  end // Max Unsigned
+            {6'b00_0100, 3'b101}: begin alu_operator_o = ALU_ROR;   end // Rotate Right
+
+            // PULP specific instructions using only one source register
+            {6'b00_1000, 3'b000}: begin alu_operator_o = ALU_FF1;  end // Find First 1
+            {6'b00_1000, 3'b001}: begin alu_operator_o = ALU_FL1;  end // Find Last 1
+            {6'b00_1000, 3'b010}: begin alu_operator_o = ALU_CLB;  end // Count Leading Bits
+            {6'b00_1000, 3'b011}: begin alu_operator_o = ALU_CNT;  end // Count set bits (popcount)
+            {6'b00_1000, 3'b100}: begin alu_operator_o = ALU_EXTS; alu_vec_mode_o = VEC_MODE16;  end // Sign-extend Half-word
+            {6'b00_1000, 3'b101}: begin alu_operator_o = ALU_EXT;  alu_vec_mode_o = VEC_MODE16;  end // Zero-extend Half-word
+            {6'b00_1000, 3'b110}: begin alu_operator_o = ALU_EXTS; alu_vec_mode_o = VEC_MODE8;   end // Sign-extend Byte
+            {6'b00_1000, 3'b111}: begin alu_operator_o = ALU_EXT;  alu_vec_mode_o = VEC_MODE8;   end // Zero-extend Byte
+
+            {6'b00_0010, 3'b000}: begin alu_operator_o = ALU_ABS;  end // p.abs
+
+            {6'b00_1010, 3'b001}: begin // p.clip
+              alu_operator_o     = ALU_CLIP;
+              alu_op_b_mux_sel_o = OP_B_IMM;
+              imm_b_mux_sel_o    = IMMB_CLIP;
+            end
+
+            {6'b00_1010, 3'b010}: begin // p.clipu
+              alu_operator_o     = ALU_CLIPU;
+              alu_op_b_mux_sel_o = OP_B_IMM;
+              imm_b_mux_sel_o    = IMMB_CLIP;
+            end
+
+            {6'b00_1010, 3'b101}: begin // p.clipr
+              alu_operator_o     = ALU_CLIP;
+              regb_used_o        = 1'b1;
+            end
+
+            {6'b00_1010, 3'b110}: begin // p.clipur
+              alu_operator_o     = ALU_CLIPU;
+              regb_used_o        = 1'b1;
+            end
+
+            default: begin
+              illegal_insn_o = 1'b1;
+            end
+          endcase
+        end
+      end
+
+      ////////////////////////////
+      //  ______ _____  _    _  //
+      // |  ____|  __ \| |  | | //
+      // | |__  | |__) | |  | | //
+      // |  __| |  ___/| |  | | //
+      // | |    | |    | |__| | //
+      // |_|    |_|     \____/  //
+      //                        //
+      ////////////////////////////
+
+      // floating point arithmetic
+      OPCODE_OP_FP: begin
+        if (FPU==1) begin
+
+          // using APU instead of ALU
+          apu_en           = 1'b1;
+          alu_en_o         = 1'b0;
+          // Private and new shared FP use FPnew
+          apu_flags_src_o  = (SHARED_FP==1) ? APU_FLAGS_FP : APU_FLAGS_FPNEW;
+          // by default, set all registers to FP registers and use 2
+          rega_used_o      = 1'b1;
+          regb_used_o      = 1'b1;
+          reg_fp_a_o       = 1'b1;
+          reg_fp_b_o       = 1'b1;
+          reg_fp_d_o       = 1'b1;
+          // by default we need to verify rm is legal but assume it is for now
+          check_fprm       = 1'b1;
+          fp_rnd_mode_o    = instr_rdata_i[14:12];
+
+          // Decode Formats (preliminary, can change for some ops)
+          unique case (instr_rdata_i[26:25])
+            // FP32
+            2'b00: fpu_dst_fmt_o = fpnew_pkg::FP32;
+            // FP64
+            2'b01: fpu_dst_fmt_o = fpnew_pkg::FP64;
+            // FP16 or FP16ALT
+            2'b10: begin
+              // FP16alt encoded in rm field
+              if (instr_rdata_i[14:12]==3'b101) fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+              // this can still change to FP16ALT
+              else fpu_dst_fmt_o = fpnew_pkg::FP16;
+            end
+            // FP8
+            2'b11: fpu_dst_fmt_o = fpnew_pkg::FP8;
+          endcase
+
+          // By default, src=dst
+          fpu_src_fmt_o = fpu_dst_fmt_o;
+
+          // decode FP instruction
+          unique case (instr_rdata_i[31:27])
+            // fadd.fmt - FP Addition
+            5'b00000: begin
+              fpu_op        = fpnew_pkg::ADD;
+              fp_op_group   = ADDMUL;
+              apu_type_o    = APUTYPE_ADDSUB;
+              apu_op_o      = 2'b0;
+              apu_lat_o     = (PIPE_REG_ADDSUB==1) ? 2'h2 : 2'h1;
+              // FPnew needs addition operands as operand B and C
+              if (SHARED_FP!=1) begin
+                alu_op_b_mux_sel_o = OP_B_REGA_OR_FWD;
+                alu_op_c_mux_sel_o = OP_C_REGB_OR_FWD;
+              end
+            end
+            // fsub.fmt - FP Subtraction
+            5'b00001: begin
+              fpu_op        = fpnew_pkg::ADD;
+              fpu_op_mod    = 1'b1;
+              fp_op_group   = ADDMUL;
+              apu_type_o    = APUTYPE_ADDSUB;
+              apu_op_o      = 2'b1;
+              apu_lat_o     = (PIPE_REG_ADDSUB==1) ? 2'h2 : 2'h1;
+              if (SHARED_FP!=1) begin
+                alu_op_b_mux_sel_o = OP_B_REGA_OR_FWD;
+                alu_op_c_mux_sel_o = OP_C_REGB_OR_FWD;
+              end
+            end
+            // fmul.fmt - FP Multiplication
+            5'b00010: begin
+              fpu_op        = fpnew_pkg::MUL;
+              fp_op_group   = ADDMUL;
+              apu_type_o    = APUTYPE_MULT;
+              apu_lat_o     = (PIPE_REG_MULT==1) ? 2'h2 : 2'h1;
+            end
+            // fdiv.fmt - FP Division
+            5'b00011: begin
+              if (FP_DIVSQRT) begin
+                fpu_op      = fpnew_pkg::DIV;
+                fp_op_group = DIVSQRT;
+                apu_type_o  = APUTYPE_DIV;
+                apu_lat_o   = 2'h3;
+              end else
+                illegal_insn_o = 1'b1;
+            end
+            // fsqrt.fmt - FP Square Root
+            5'b01011: begin
+              if (FP_DIVSQRT) begin
+                regb_used_o = 1'b0;
+                fpu_op      = fpnew_pkg::SQRT;
+                fp_op_group = DIVSQRT;
+                apu_type_o  = APUTYPE_SQRT;
+                apu_op_o    = 1'b1;
+                apu_lat_o   = 2'h3;
+                // rs2 must be zero
+                if (instr_rdata_i[24:20] != 5'b00000) illegal_insn_o = 1'b1;
+              end else
+                illegal_insn_o = 1'b1;
+            end
+            // fsgn{j[n]/jx}.fmt - FP Sign Injection
+            5'b00100: begin
+              // old FPU needs ALU
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                case (instr_rdata_i[14:12])
+                  //fsgnj.s
+                  3'h0: alu_operator_o = ALU_FSGNJ;
+                  //fsgnjn.s
+                  3'h1: alu_operator_o = ALU_FSGNJN;
+                  //fsgnjx.s
+                  3'h2: alu_operator_o = ALU_FSGNJX;
+                  // illegal instruction
+                  default: illegal_insn_o = 1'b1;
+                endcase
+              // FPnew supports SGNJ
+              end else begin
+                fpu_op        = fpnew_pkg::SGNJ;
+                fp_op_group   = NONCOMP;
+                apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                check_fprm    = 1'b0; // instruction encoded in rm, do the check here
+                if (C_XF16ALT) begin  // FP16ALT instructions encoded in rm separately (static)
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b010], [3'b100:3'b110]})) begin
+                    illegal_insn_o = 1'b1;
+                  end
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end else begin
+                    fp_rnd_mode_o = {1'b0, instr_rdata_i[13:12]};
+                  end
+                end else begin
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b010]})) illegal_insn_o = 1'b1;
+                end
+              end
+            end
+            // fmin/fmax.fmt - FP Minimum / Maximum
+            5'b00101: begin
+              // old FPU needs ALU
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                case (instr_rdata_i[14:12])
+                  //fmin.s
+                  3'h0:     alu_operator_o = ALU_FMIN;
+                  //fmax.s
+                  3'h1:     alu_operator_o = ALU_FMAX;
+                  default:  illegal_insn_o = 1'b1;
+                endcase
+              // FPnew supports MIN-MAX
+              end else begin
+                fpu_op        = fpnew_pkg::MINMAX;
+                fp_op_group   = NONCOMP;
+                apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                check_fprm    = 1'b0; // instruction encoded in rm, do the check here
+                if (C_XF16ALT) begin  // FP16ALT instructions encoded in rm separately (static)
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b001], [3'b100:3'b101]})) begin
+                    illegal_insn_o = 1'b1;
+                  end
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end else begin
+                    fp_rnd_mode_o = {1'b0, instr_rdata_i[13:12]};
+                  end
+                end else begin
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b001]})) illegal_insn_o = 1'b1;
+                end
+              end
+            end
+            // fcvt.fmt.fmt - FP to FP Conversion
+            5'b01000: begin
+              // old FPU has hacky fcvt.s.d
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                regb_used_o    = 1'b0;
+                alu_operator_o = ALU_FKEEP;
+              // FPnew does proper casts
+              end else begin
+                regb_used_o   = 1'b0;
+                fpu_op        = fpnew_pkg::F2F;
+                fp_op_group   = CONV;
+                apu_type_o    = APUTYPE_CAST;
+                // bits [22:20] used, other bits must be 0
+                if (instr_rdata_i[24:23]) illegal_insn_o = 1'b1;
+                // check source format
+                unique case (instr_rdata_i[22:20])
+                  // Only process instruction if corresponding extension is active (static)
+                  3'b000: begin
+                    if (~C_RVF) illegal_insn_o = 1'b1;
+                    fpu_src_fmt_o = fpnew_pkg::FP32;
+                  end
+                  3'b001: begin
+                    if (~C_RVD) illegal_insn_o = 1'b1;
+                    fpu_src_fmt_o = fpnew_pkg::FP64;
+                  end
+                  3'b010: begin
+                    if (~C_XF16) illegal_insn_o = 1'b1;
+                    fpu_src_fmt_o = fpnew_pkg::FP16;
+                  end
+                  3'b110: begin
+                    if (~C_XF16ALT) illegal_insn_o = 1'b1;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end
+                  3'b011: begin
+                    if (~C_XF8) illegal_insn_o = 1'b1;
+                    fpu_src_fmt_o = fpnew_pkg::FP8;
+                  end
+                  default: illegal_insn_o = 1'b1;
+                endcase
+              end
+            end
+            // fmulex.s.fmt - FP Expanding Multiplication to FP32
+            5'b01001: begin
+              fpu_op        = fpnew_pkg::MUL;
+              fp_op_group   = ADDMUL;
+              apu_type_o    = APUTYPE_MULT;
+              apu_lat_o     = (PIPE_REG_MULT==1) ? 2'h2 : 2'h1;
+              // set dst format to FP32
+              fpu_dst_fmt_o = fpnew_pkg::FP32;
+            end
+            // fmacex.s.fmt - FP Expanding Multipy-Accumulate to FP32
+            5'b01010: begin
+              regc_used_o = 1'b1;
+              regc_mux_o  = REGC_RD; // third operand is rd
+              reg_fp_c_o  = 1'b1;
+              fpu_op      = fpnew_pkg::FMADD;
+              fp_op_group = ADDMUL;
+              apu_type_o  = APUTYPE_MAC;
+              apu_lat_o   = (PIPE_REG_MULT==1) ? 2'h2 : 2'h1;
+              // set dst format to FP32
+              fpu_dst_fmt_o = fpnew_pkg::FP32;
+            end
+            // feq/flt/fle.fmt - FP Comparisons
+            5'b10100: begin
+              // old FPU needs ALU
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                reg_fp_d_o     = 1'b0;
+                case (instr_rdata_i[14:12])
+                  //fle.s
+                  3'h0:     alu_operator_o = ALU_FLE;
+                  //flt.s
+                  3'h1:     alu_operator_o = ALU_FLT;
+                  //feq.s
+                  3'h2:     alu_operator_o = ALU_FEQ;
+                  default:  illegal_insn_o = 1'b1;
+                endcase
+              // FPnew supports comparisons
+              end else begin
+                fpu_op        = fpnew_pkg::CMP;
+                fp_op_group   = NONCOMP;
+                reg_fp_d_o    = 1'b0; // go to integer regfile
+                apu_type_o    = APUTYPE_FP; // doesn't matter much as long as it's not div
+                check_fprm    = 1'b0; // instruction encoded in rm, do the check here
+                if (C_XF16ALT) begin  // FP16ALT instructions encoded in rm separately (static)
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b010], [3'b100:3'b110]})) begin
+                    illegal_insn_o = 1'b1;
+                  end
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end else begin
+                    fp_rnd_mode_o = {1'b0, instr_rdata_i[13:12]};
+                  end
+                end else begin
+                  if (!(instr_rdata_i[14:12] inside {[3'b000:3'b010]})) illegal_insn_o = 1'b1;
+                end
+              end
+            end
+            // fcvt.ifmt.fmt - FP to Int Conversion
+            5'b11000: begin
+              regb_used_o   = 1'b0;
+              reg_fp_d_o    = 1'b0; // go to integer regfile
+              fpu_op        = fpnew_pkg::F2I;
+              fp_op_group   = CONV;
+              fpu_op_mod    = instr_rdata_i[20]; // signed/unsigned switch
+              apu_type_o    = APUTYPE_CAST;
+              apu_op_o      = 2'b1;
+              apu_lat_o     = (PIPE_REG_CAST==1) ? 2'h2 : 2'h1;
+
+              unique case (instr_rdata_i[26:25]) //fix for casting to different formats other than FP32
+                2'b00: begin
+                  if (~C_RVF) illegal_insn_o = 1;
+                  else fpu_src_fmt_o = fpnew_pkg::FP32;
+                end
+                2'b01: begin
+                  if (~C_RVD) illegal_insn_o = 1;
+                  else fpu_src_fmt_o = fpnew_pkg::FP64;
+                end
+                2'b10: begin
+                  if (instr_rdata_i[14:12] == 3'b101) begin
+                    if (~C_XF16ALT) illegal_insn_o = 1;
+                    else fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end else if (~C_XF16) begin
+                    illegal_insn_o = 1;
+                  end else begin
+                    fpu_src_fmt_o = fpnew_pkg::FP16;
+                  end
+                end
+                2'b11: begin
+                  if (~C_XF8) illegal_insn_o = 1;
+                  else fpu_src_fmt_o = fpnew_pkg::FP8;
+                end
+              endcase // unique case (instr_rdata_i[26:25])
+              // bits [21:20] used, other bits must be 0
+              if (instr_rdata_i[24:21]) illegal_insn_o = 1'b1;   // in RV32, no casts to L allowed.
+            end
+            // fcvt.fmt.ifmt - Int to FP Conversion
+            5'b11010: begin
+              regb_used_o   = 1'b0;
+              reg_fp_a_o    = 1'b0; // go from integer regfile
+              fpu_op        = fpnew_pkg::I2F;
+              fp_op_group   = CONV;
+              fpu_op_mod    = instr_rdata_i[20]; // signed/unsigned switch
+              apu_type_o    = APUTYPE_CAST;
+              apu_op_o      = 2'b0;
+              apu_lat_o     = (PIPE_REG_CAST==1) ? 2'h2 : 2'h1;
+              // bits [21:20] used, other bits must be 0
+              if (instr_rdata_i[24:21]) illegal_insn_o = 1'b1;   // in RV32, no casts to L allowed.
+            end
+            // move and class
+            5'b11100: begin
+              // old fpu maps this to ALU ops
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                case (instr_rdata_i[14:12])
+                  // fmv.x.s - move from floating point to gp register
+                  3'b000: begin
+                     reg_fp_d_o     = 1'b0; // go to integer regfile
+                     alu_operator_o = ALU_ADD;
+                  end
+                  // fclass - classify float
+                  3'b001: begin
+                     regb_used_o    = 1'b0;
+                     reg_fp_d_o     = 1'b0; // go to integer regfile
+                     alu_operator_o = ALU_FCLASS;
+                  end
+                  default: illegal_insn_o = 1'b1;
+                endcase
+              // FPnew does proper NaN-Boxing
+              end else begin
+                regb_used_o = 1'b0;
+                reg_fp_d_o  = 1'b0; // go to integer regfile
+                fp_op_group = NONCOMP;
+                apu_type_o  = APUTYPE_FP; // doesn't matter much as long as it's not div
+                check_fprm  = 1'b0; // instruction encoded in rm, do the check here
+                // fmv.x.fmt - FPR to GPR Move
+                if (instr_rdata_i[14:12] == 3'b000 || (C_XF16ALT && instr_rdata_i[14:12] == 3'b100)) begin
+                  alu_op_b_mux_sel_o  = OP_B_REGA_OR_FWD; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
+                  fpu_op              = fpnew_pkg::SGNJ; // mapped to SGNJ-passthrough since no recoding
+                  fpu_op_mod          = 1'b1;    // sign-extend result
+                  fp_rnd_mode_o       = 3'b011;  // passthrough without checking nan-box
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end
+                // fclass.fmt - FP Classify
+                end else if (instr_rdata_i[14:12] == 3'b001 || (C_XF16ALT && instr_rdata_i[14:12] == 3'b101)) begin
+                  fpu_op        = fpnew_pkg::CLASSIFY;
+                  fp_rnd_mode_o = 3'b000;
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end
+                end else begin
+                  illegal_insn_o = 1'b1;
+                end
+                // rs2 must be zero
+                if (instr_rdata_i[24:20]) illegal_insn_o = 1'b1;
+              end
+            end
+            // fmv.fmt.x - GPR to FPR Move
+            5'b11110: begin
+              // old fpu maps this to ALU ops
+              if (SHARED_FP==1) begin
+                apu_en         = 1'b0;
+                alu_en_o       = 1'b1;
+                regfile_alu_we = 1'b1;
+                reg_fp_a_o     = 1'b0; // go from integer regfile
+                alu_operator_o = ALU_ADD;
+              // FPnew does proper NaN-Boxing
+              end else begin
+                regb_used_o         = 1'b0;
+                reg_fp_a_o          = 1'b0; // go from integer regfile
+                alu_op_b_mux_sel_o  = OP_B_REGA_OR_FWD; // set rs2 = rs1 so we can map FMV to SGNJ in the unit
+                fpu_op              = fpnew_pkg::SGNJ; // mapped to SGNJ-passthrough since no recoding
+                fpu_op_mod          = 1'b0;    // nan-box result
+                fp_op_group         = NONCOMP;
+                fp_rnd_mode_o       = 3'b011;  // passthrough without checking nan-box
+                apu_type_o          = APUTYPE_FP; // doesn't matter much as long as it's not div
+                check_fprm          = 1'b0; // instruction encoded in rm, do the check here
+                if (instr_rdata_i[14:12] == 3'b000 || (C_XF16ALT && instr_rdata_i[14:12] == 3'b100)) begin
+                  // FP16ALT uses special encoding here
+                  if (instr_rdata_i[14]) begin
+                    fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+                    fpu_src_fmt_o = fpnew_pkg::FP16ALT;
+                  end
+                end else begin
+                  illegal_insn_o = 1'b1;
+                end
+                // rs2 must be zero
+                if (instr_rdata_i[24:20] != 5'b00000) illegal_insn_o = 1'b1;
+              end
+            end
+            // Rest are illegal instructions
+            default: begin
+              illegal_insn_o = 1'b1;
+            end
+          endcase
+
+          // check enabled formats (static)
+          if (~C_RVF && fpu_dst_fmt_o == fpnew_pkg::FP32) illegal_insn_o = 1'b1;
+          if ((~C_RVD || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP64) illegal_insn_o = 1'b1;
+          if ((~C_XF16 || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP16) illegal_insn_o = 1'b1;
+          if ((~C_XF16ALT || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP16ALT) begin
+            illegal_insn_o = 1'b1;
+          end
+          if ((~C_XF8 || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP8) illegal_insn_o = 1'b1;
+
+          // check rounding mode
+          if (check_fprm) begin
+            unique case (instr_rdata_i[14:12]) inside
+              [3'b000:3'b100]: ; //legal rounding modes
+              3'b101: begin      // Alternative Half-Precsision encded as fmt=10 and rm=101
+                if (~C_XF16ALT || fpu_dst_fmt_o != fpnew_pkg::FP16ALT) illegal_insn_o = 1'b1;
+                // actual rounding mode from frm csr
+                unique case (frm_i) inside
+                  [3'b000:3'b100] : fp_rnd_mode_o = frm_i; //legal rounding modes
+                  default         : illegal_insn_o = 1'b1;
+                endcase
+              end
+              3'b111: begin
+                // rounding mode from frm csr
+                unique case (frm_i) inside
+                  [3'b000:3'b100] : fp_rnd_mode_o = frm_i; //legal rounding modes
+                  default         : illegal_insn_o = 1'b1;
+                endcase
+              end
+              default : illegal_insn_o = 1'b1;
+            endcase
+          end
+
+          // Set latencies for FPnew from config. The C_LAT constants contain the number
+          // of pipeline registers. the APU takes the following values:
+          // 1 = single cycle (no latency), 2 = one pipestage, 3 = two or more pipestages
+          if (SHARED_FP!=1) begin
+            case (fp_op_group)
+              // ADDMUL has format dependent latency
+              ADDMUL : begin
+                unique case (fpu_dst_fmt_o)
+                  fpnew_pkg::FP32    : apu_lat_o = (C_LAT_FP32<2)    ? C_LAT_FP32+1    : 2'h3;
+                  fpnew_pkg::FP64    : apu_lat_o = (C_LAT_FP64<2)    ? C_LAT_FP64+1    : 2'h3;
+                  fpnew_pkg::FP16    : apu_lat_o = (C_LAT_FP16<2)    ? C_LAT_FP16+1    : 2'h3;
+                  fpnew_pkg::FP16ALT : apu_lat_o = (C_LAT_FP16ALT<2) ? C_LAT_FP16ALT+1 : 2'h3;
+                  fpnew_pkg::FP8     : apu_lat_o = (C_LAT_FP8<2)     ? C_LAT_FP8+1     : 2'h3;
+                  default : ;
+                endcase
+              end
+              // DIVSQRT is iterative and takes more than 2 cycles
+              DIVSQRT : apu_lat_o = 2'h3;
+              // NONCOMP uses the same latency for all formats
+              NONCOMP : apu_lat_o = (C_LAT_NONCOMP<2) ? C_LAT_NONCOMP+1 : 2'h3;
+              // CONV uses the same latency for all formats
+              CONV    : apu_lat_o = (C_LAT_CONV<2) ? C_LAT_CONV+1 : 2'h3;
+            endcase
+          end
+
+          // Set FPnew OP and OPMOD as the APU op
+          if (SHARED_FP!=1) apu_op_o = {fpu_vec_op, fpu_op_mod, fpu_op};
+
+        end
+        // FPU!=1
+        else
+          illegal_insn_o = 1'b1;
+      end
+
+      // floating point fused arithmetic
+      OPCODE_OP_FMADD,
+      OPCODE_OP_FMSUB,
+      OPCODE_OP_FNMSUB,
+      OPCODE_OP_FNMADD : begin
+        if (FPU==1) begin
+          // using APU instead of ALU
+          apu_en           = 1'b1;
+          alu_en_o         = 1'b0;
+          // Private and new shared FP use FPnew
+          apu_flags_src_o  = (SHARED_FP==1) ? APU_FLAGS_FP : APU_FLAGS_FPNEW;
+          apu_type_o       = APUTYPE_MAC;
+          apu_lat_o        = (PIPE_REG_MAC>1) ? 2'h3 : 2'h2;
+          // all registers are FP registers and use three
+          rega_used_o      = 1'b1;
+          regb_used_o      = 1'b1;
+          regc_used_o      = 1'b1;
+          regc_mux_o       = REGC_S4;
+          reg_fp_a_o       = 1'b1;
+          reg_fp_b_o       = 1'b1;
+          reg_fp_c_o       = 1'b1;
+          reg_fp_d_o       = 1'b1;
+          fp_rnd_mode_o    = instr_rdata_i[14:12];
+
+          // Decode Formats
+          unique case (instr_rdata_i[26:25])
+            // FP32
+            2'b00 : fpu_dst_fmt_o = fpnew_pkg::FP32;
+            // FP64
+            2'b01 : fpu_dst_fmt_o = fpnew_pkg::FP64;
+            // FP16 or FP16ALT
+            2'b10 : begin
+              // FP16alt encoded in rm field
+              if (instr_rdata_i[14:12]==3'b101) fpu_dst_fmt_o = fpnew_pkg::FP16ALT;
+              else fpu_dst_fmt_o = fpnew_pkg::FP16;
+            end
+            // FP8
+            2'b11 : fpu_dst_fmt_o = fpnew_pkg::FP8;
+          endcase
+
+          // By default, src=dst
+          fpu_src_fmt_o = fpu_dst_fmt_o;
+
+          // decode FP intstruction
+          unique case (instr_rdata_i[6:0])
+            // fmadd.fmt - FP Fused multiply-add
+            OPCODE_OP_FMADD : begin
+              fpu_op      = fpnew_pkg::FMADD;
+              apu_op_o    = 2'b00;
+            end
+            // fmsub.fmt - FP Fused multiply-subtract
+            OPCODE_OP_FMSUB : begin
+              fpu_op      = fpnew_pkg::FMADD;
+              fpu_op_mod  = 1'b1;
+              apu_op_o    = 2'b01;
+            end
+            // fnmsub.fmt - FP Negated fused multiply-subtract
+            OPCODE_OP_FNMSUB : begin
+              fpu_op      = fpnew_pkg::FNMSUB;
+              apu_op_o    = 2'b10;
+            end
+            // fnmadd.fmt - FP Negated fused multiply-add
+            OPCODE_OP_FNMADD : begin
+              fpu_op      = fpnew_pkg::FNMSUB;
+              fpu_op_mod  = 1'b1;
+              apu_op_o    = 2'b11;
+            end
+          endcase
+
+          // check enabled formats (static)
+          if (~C_RVF && fpu_dst_fmt_o == fpnew_pkg::FP32) illegal_insn_o = 1'b1;
+          if ((~C_RVD || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP64) illegal_insn_o = 1'b1;
+          if ((~C_XF16 || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP16) illegal_insn_o = 1'b1;
+          if ((~C_XF16ALT || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP16ALT) begin
+            illegal_insn_o = 1'b1;
+          end
+          if ((~C_XF8 || SHARED_FP==1) && fpu_dst_fmt_o == fpnew_pkg::FP8) illegal_insn_o = 1'b1;
+
+          // check rounding mode
+          unique case (instr_rdata_i[14:12]) inside
+            [3'b000:3'b100]: ; //legal rounding modes
+            3'b101: begin      // Alternative Half-Precsision encded as fmt=10 and rm=101
+              if (~C_XF16ALT || fpu_dst_fmt_o != fpnew_pkg::FP16ALT) illegal_insn_o = 1'b1;
+              // actual rounding mode from frm csr
+              unique case (frm_i) inside
+                [3'b000:3'b100] : fp_rnd_mode_o = frm_i; //legal rounding modes
+                default         : illegal_insn_o = 1'b1;
+              endcase
+            end
+            3'b111: begin
+              // rounding mode from frm csr
+              unique case (frm_i) inside
+                [3'b000:3'b100] : fp_rnd_mode_o = frm_i; //legal rounding modes
+                default         : illegal_insn_o = 1'b1;
+              endcase
+            end
+            default : illegal_insn_o = 1'b1;
+          endcase
+
+          // Set latencies for FPnew from config. The C_LAT constants contain the number
+          // of pipeline registers. the APU takes the following values:
+          // 1 = single cycle (no latency), 2 = one pipestage, 3 = two or more pipestages
+          if (SHARED_FP!=1) begin
+            // format dependent latency
+            unique case (fpu_dst_fmt_o)
+              fpnew_pkg::FP32    : apu_lat_o = (C_LAT_FP32<2)    ? C_LAT_FP32+1    : 2'h3;
+              fpnew_pkg::FP64    : apu_lat_o = (C_LAT_FP64<2)    ? C_LAT_FP64+1    : 2'h3;
+              fpnew_pkg::FP16    : apu_lat_o = (C_LAT_FP16<2)    ? C_LAT_FP16+1    : 2'h3;
+              fpnew_pkg::FP16ALT : apu_lat_o = (C_LAT_FP16ALT<2) ? C_LAT_FP16ALT+1 : 2'h3;
+              fpnew_pkg::FP8     : apu_lat_o = (C_LAT_FP8<2)     ? C_LAT_FP8+1     : 2'h3;
+              default : ;
+            endcase
+          end
+
+          // Set FPnew OP and OPMOD as the APU op
+          if (SHARED_FP!=1) apu_op_o = {fpu_vec_op, fpu_op_mod, fpu_op};
+        end
+        // FPU!=1
+        else begin
+          illegal_insn_o = 1'b1;
+        end
+      end
+
+      OPCODE_STORE_FP: begin
+        if (FPU==1) begin
+          data_req            = 1'b1;
+          data_we_o           = 1'b1;
+          rega_used_o         = 1'b1;
+          regb_used_o         = 1'b1;
+          alu_operator_o      = ALU_ADD;
+          reg_fp_b_o          = 1'b1;
+          instr_multicycle_o  = 1'b1;
+
+          // offset from immediate
+          imm_b_mux_sel_o     = IMMB_S;
+          alu_op_b_mux_sel_o  = OP_B_IMM;
+
+          // pass write data through ALU operand c
+          alu_op_c_mux_sel_o = OP_C_REGB_OR_FWD;
+
+          // Decode data type
+          unique case (instr_rdata_i[14:12])
+            // fsb - FP8 store
+            3'b000 : if (C_XF8) data_type_o = 2'b10;
+                     else illegal_insn_o = 1'b1;
+            // fsh - FP16 store
+            3'b001 : if (C_XF16 | C_XF16ALT) data_type_o = 2'b01;
+                     else illegal_insn_o = 1'b1;
+            // fsw - FP32 store
+            3'b010 : if (C_RVF) data_type_o = 2'b00;
+                     else illegal_insn_o = 1'b1;
+            // fsd - FP64 store
+            3'b011 : if (C_RVD) data_type_o = 2'b00; // 64bit stores unsupported!
+                     else illegal_insn_o = 1'b1;
+            default: illegal_insn_o = 1'b1;
+          endcase
+
+          // sanitize memory bus signals for illegal instr (not sure if needed??)
+          if (illegal_insn_o) begin
+            data_req       = 1'b0;
+            data_we_o      = 1'b0;
+          end
+        end
+        // FPU!=1
+        else
+          illegal_insn_o = 1'b1;
+      end
+
+      OPCODE_LOAD_FP: begin
+        if (FPU==1) begin
+          data_req            = 1'b1;
+          regfile_mem_we      = 1'b1;
+          reg_fp_d_o          = 1'b1;
+          rega_used_o         = 1'b1;
+          alu_operator_o      = ALU_ADD;
+          instr_multicycle_o  = 1'b1;
+
+          // offset from immediate
+          imm_b_mux_sel_o     = IMMB_I;
+          alu_op_b_mux_sel_o  = OP_B_IMM;
+
+          // NaN boxing
+          data_sign_extension_o = 2'b10;
+
+          // Decode data type
+          unique case (instr_rdata_i[14:12])
+            // flb - FP8 load
+            3'b000 : if (C_XF8) data_type_o = 2'b10;
+                     else illegal_insn_o = 1'b1;
+            // flh - FP16 load
+            3'b001 : if (C_XF16 | C_XF16ALT) data_type_o = 2'b01;
+                     else illegal_insn_o = 1'b1;
+            // flw - FP32 load
+            3'b010 : if (C_RVF) data_type_o = 2'b00;
+                     else illegal_insn_o = 1'b1;
+            // fld - FP64 load
+            3'b011 : if (C_RVD) data_type_o = 2'b00; // 64bit loads unsupported!
+                     else illegal_insn_o = 1'b1;
+            default: illegal_insn_o = 1'b1;
+          endcase
+        end
+        // FPU!=1
+        else
+          illegal_insn_o = 1'b1;
+      end
+
+      OPCODE_PULP_OP: begin  // PULP specific ALU instructions with three source operands
+        regfile_alu_we = 1'b1;
+        rega_used_o    = 1'b1;
+        regb_used_o    = 1'b1;
+
+        case (instr_rdata_i[13:12])
+          2'b00: begin // multiply with subword selection
+            alu_en_o           = 1'b0;
+
+            mult_sel_subword_o = instr_rdata_i[30];
+            mult_signed_mode_o = {2{instr_rdata_i[31]}};
+
+            mult_imm_mux_o = MIMM_S3;
+            regc_mux_o     = REGC_ZERO;
+            mult_int_en    = 1'b1;
+
+            if (instr_rdata_i[14])
+              mult_operator_o = MUL_IR;
+            else
+              mult_operator_o = MUL_I;
+
+            `USE_APU_INT_MULT
+          end
+
+          2'b01: begin // MAC with subword selection
+            alu_en_o           = 1'b0;
+
+            mult_sel_subword_o = instr_rdata_i[30];
+            mult_signed_mode_o = {2{instr_rdata_i[31]}};
+
+            regc_used_o     = 1'b1;
+            regc_mux_o      = REGC_RD;
+            mult_imm_mux_o  = MIMM_S3;
+            mult_int_en     = 1'b1;
+
+            if (instr_rdata_i[14])
+              mult_operator_o = MUL_IR;
+            else
+              mult_operator_o = MUL_I;
+
+            `USE_APU_INT_MULT
+          end
+
+          2'b10: begin // add with normalization and rounding
+            // decide between using unsigned and rounding, and combinations
+            // thereof
+            case ({instr_rdata_i[31],instr_rdata_i[14]})
+              2'b00: alu_operator_o = ALU_ADD;
+              2'b01: alu_operator_o = ALU_ADDR;
+              2'b10: alu_operator_o = ALU_ADDU;
+              2'b11: alu_operator_o = ALU_ADDUR;
+            endcase
+
+            bmask_a_mux_o = BMASK_A_ZERO;
+            bmask_b_mux_o = BMASK_B_S3;
+
+            if (instr_rdata_i[30]) begin
+              //register variant
+              regc_used_o            = 1'b1;
+              regc_mux_o             = REGC_RD;
+              alu_bmask_b_mux_sel_o  = BMASK_B_REG;
+              alu_op_a_mux_sel_o     = OP_A_REGC_OR_FWD;
+              alu_op_b_mux_sel_o     = OP_B_REGA_OR_FWD;
+            end
+
+          end
+
+          2'b11: begin // sub with normalization and rounding
+            // decide between using unsigned and rounding, and combinations
+            // thereof
+            case ({instr_rdata_i[31],instr_rdata_i[14]})
+              2'b00: alu_operator_o = ALU_SUB;
+              2'b01: alu_operator_o = ALU_SUBR;
+              2'b10: alu_operator_o = ALU_SUBU;
+              2'b11: alu_operator_o = ALU_SUBUR;
+            endcase
+
+            bmask_a_mux_o = BMASK_A_ZERO;
+            bmask_b_mux_o = BMASK_B_S3;
+
+            if (instr_rdata_i[30]) begin
+              //register variant
+              regc_used_o            = 1'b1;
+              regc_mux_o             = REGC_RD;
+              alu_bmask_b_mux_sel_o  = BMASK_B_REG;
+              alu_op_a_mux_sel_o     = OP_A_REGC_OR_FWD;
+              alu_op_b_mux_sel_o     = OP_B_REGA_OR_FWD;
+            end
+
+          end
+        endcase
+      end
+
+      OPCODE_VECOP: begin
+        regfile_alu_we      = 1'b1;
+        rega_used_o         = 1'b1;
+        imm_b_mux_sel_o     = IMMB_VS;
+
+        // vector size
+        if (instr_rdata_i[12]) begin
+          alu_vec_mode_o  = VEC_MODE8;
+          mult_operator_o = MUL_DOT8;
+        end else begin
+          alu_vec_mode_o = VEC_MODE16;
+          mult_operator_o = MUL_DOT16;
+        end
+
+        // distinguish normal vector, sc and sci modes
+        if (instr_rdata_i[14]) begin
+          scalar_replication_o = 1'b1;
+
+          if (instr_rdata_i[13]) begin
+            // immediate scalar replication, .sci
+            alu_op_b_mux_sel_o = OP_B_IMM;
+          end else begin
+            // register scalar replication, .sc
+            regb_used_o = 1'b1;
+          end
+        end else begin
+          // normal register use
+          regb_used_o = 1'b1;
+        end
+
+        // now decode the instruction
+        unique case (instr_rdata_i[31:26])
+          6'b00000_0: begin alu_operator_o = ALU_ADD;  imm_b_mux_sel_o = IMMB_VS;  end // pv.add
+          6'b00001_0: begin alu_operator_o = ALU_SUB;  imm_b_mux_sel_o = IMMB_VS;  end // pv.sub
+          6'b00010_0: begin alu_operator_o = ALU_ADD;  imm_b_mux_sel_o = IMMB_VS; bmask_b_mux_o = BMASK_B_ONE;  end // pv.avg
+          6'b00011_0: begin alu_operator_o = ALU_ADDU; imm_b_mux_sel_o = IMMB_VU; bmask_b_mux_o = BMASK_B_ONE;  end // pv.avgu
+          6'b00100_0: begin alu_operator_o = ALU_MIN;  imm_b_mux_sel_o = IMMB_VS;  end // pv.min
+          6'b00101_0: begin alu_operator_o = ALU_MINU; imm_b_mux_sel_o = IMMB_VU;  end // pv.minu
+          6'b00110_0: begin alu_operator_o = ALU_MAX;  imm_b_mux_sel_o = IMMB_VS;  end // pv.max
+          6'b00111_0: begin alu_operator_o = ALU_MAXU; imm_b_mux_sel_o = IMMB_VU;  end // pv.maxu
+          6'b01000_0: begin alu_operator_o = ALU_SRL;  imm_b_mux_sel_o = IMMB_VS;  end // pv.srl
+          6'b01001_0: begin alu_operator_o = ALU_SRA;  imm_b_mux_sel_o = IMMB_VS;  end // pv.sra
+          6'b01010_0: begin alu_operator_o = ALU_SLL;  imm_b_mux_sel_o = IMMB_VS;  end // pv.sll
+          6'b01011_0: begin alu_operator_o = ALU_OR;   imm_b_mux_sel_o = IMMB_VS;  end // pv.or
+          6'b01100_0: begin alu_operator_o = ALU_XOR;  imm_b_mux_sel_o = IMMB_VS;  end // pv.xor
+          6'b01101_0: begin alu_operator_o = ALU_AND;  imm_b_mux_sel_o = IMMB_VS;  end // pv.and
+          6'b01110_0: begin alu_operator_o = ALU_ABS;  imm_b_mux_sel_o = IMMB_VS;  end // pv.abs
+
+          // shuffle/pack
+          6'b11101_0,       // pv.shuffleI1
+          6'b11110_0,       // pv.shuffleI2
+          6'b11111_0,       // pv.shuffleI3
+          6'b11000_0: begin // pv.shuffle, pv.shuffleI0
+            alu_operator_o       = ALU_SHUF;
+            imm_b_mux_sel_o      = IMMB_SHUF;
+            regb_used_o          = 1'b1;
+            scalar_replication_o = 1'b0;
+          end
+          6'b11001_0: begin // pv.shuffle2
+            alu_operator_o       = ALU_SHUF2;
+            regb_used_o          = 1'b1;
+            regc_used_o          = 1'b1;
+            regc_mux_o           = REGC_RD;
+            scalar_replication_o = 1'b0;
+          end
+          6'b11010_0: begin // pv.pack
+            alu_operator_o = instr_rdata_i[25] ? ALU_PCKHI : ALU_PCKLO;
+            regb_used_o    = 1'b1;
+          end
+          6'b11011_0: begin // pv.packhi
+            alu_operator_o = ALU_PCKHI;
+            regb_used_o    = 1'b1;
+            regc_used_o    = 1'b1;
+            regc_mux_o     = REGC_RD;
+          end
+          6'b11100_0: begin // pv.packlo
+            alu_operator_o = ALU_PCKLO;
+            regb_used_o    = 1'b1;
+            regc_used_o    = 1'b1;
+            regc_mux_o     = REGC_RD;
+          end
+
+          6'b01111_0: begin // pv.extract
+            alu_operator_o = ALU_EXTS;
+          end
+
+          6'b10010_0: begin // pv.extractu
+            alu_operator_o = ALU_EXT;
+          end
+
+          6'b10110_0: begin // pv.insert
+            alu_operator_o     = ALU_INS;
+            regc_used_o        = 1'b1;
+            regc_mux_o         = REGC_RD;
+            alu_op_b_mux_sel_o = OP_B_REGC_OR_FWD;
+          end
+
+          6'b10000_0: begin // pv.dotup
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b00;
+            imm_b_mux_sel_o   = IMMB_VU;
+            `USE_APU_DSP_MULT
+          end
+          6'b10001_0: begin // pv.dotusp
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b01;
+            `USE_APU_DSP_MULT
+          end
+          6'b10011_0: begin // pv.dotsp
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b11;
+            `USE_APU_DSP_MULT
+          end
+          6'b10100_0: begin // pv.sdotup
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b00;
+            regc_used_o       = 1'b1;
+            regc_mux_o        = REGC_RD;
+            imm_b_mux_sel_o   = IMMB_VU;
+            `USE_APU_DSP_MULT
+          end
+          6'b10101_0: begin // pv.sdotusp
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b01;
+            regc_used_o       = 1'b1;
+            regc_mux_o        = REGC_RD;
+            `USE_APU_DSP_MULT
+          end
+          6'b10111_0: begin // pv.sdotsp
+            alu_en_o          = 1'b0;
+            mult_dot_en       = 1'b1;
+            mult_dot_signed_o = 2'b11;
+            regc_used_o       = 1'b1;
+            regc_mux_o        = REGC_RD;
+            `USE_APU_DSP_MULT
+          end
+
+          /*  COMPLEX INSTRUCTIONS */
+
+          6'b01010_1: begin // pc.clpxmul.h.{r,i}.{/,div2,div4,div8}
+            alu_en_o             = 1'b0;
+            mult_dot_en          = 1'b1;
+            mult_dot_signed_o    = 2'b11;
+            is_clpx_o            = 1'b1;
+            regc_used_o          = 1'b1;
+            regc_mux_o           = REGC_RD;
+            scalar_replication_o = 1'b0;
+            alu_op_b_mux_sel_o   = OP_B_REGB_OR_FWD;
+            regb_used_o          = 1'b1;
+            `USE_APU_DSP_MULT
+          end
+
+          6'b01101_1: begin // pv.subrotmj.h.{/,div2,div4,div8}
+            alu_operator_o       = ALU_SUB;
+            is_clpx_o            = 1'b1;
+            scalar_replication_o = 1'b0;
+            alu_op_b_mux_sel_o   = OP_B_REGB_OR_FWD;
+            regb_used_o          = 1'b1;
+            is_subrot_o          = 1'b1;
+          end
+
+          6'b01011_1: begin // pv.cplxconj.h
+            alu_operator_o       = ALU_ABS;
+            is_clpx_o            = 1'b1;
+            scalar_replication_o = 1'b0;
+            regb_used_o          = 1'b0;
+          end
+
+          6'b01110_1: begin // pv.add.h.{div2,div4,div8}
+            alu_operator_o       = ALU_ADD;
+            is_clpx_o            = 1'b1;
+            scalar_replication_o = 1'b0;
+            alu_op_b_mux_sel_o   = OP_B_REGB_OR_FWD;
+            regb_used_o          = 1'b1;
+          end
+
+          6'b01100_1: begin // pv.sub.h.{div2,div4,div8}
+            alu_operator_o       = ALU_SUB;
+            is_clpx_o            = 1'b1;
+            scalar_replication_o = 1'b0;
+            alu_op_b_mux_sel_o   = OP_B_REGB_OR_FWD;
+            regb_used_o          = 1'b1;
+          end
+
+          // comparisons, always have bit 26 set
+          6'b00000_1: begin alu_operator_o = ALU_EQ;  imm_b_mux_sel_o     = IMMB_VS; end // pv.cmpeq
+          6'b00001_1: begin alu_operator_o = ALU_NE;  imm_b_mux_sel_o     = IMMB_VS; end // pv.cmpne
+          6'b00010_1: begin alu_operator_o = ALU_GTS; imm_b_mux_sel_o     = IMMB_VS; end // pv.cmpgt
+          6'b00011_1: begin alu_operator_o = ALU_GES; imm_b_mux_sel_o     = IMMB_VS; end // pv.cmpge
+          6'b00100_1: begin alu_operator_o = ALU_LTS; imm_b_mux_sel_o     = IMMB_VS; end // pv.cmplt
+          6'b00101_1: begin alu_operator_o = ALU_LES; imm_b_mux_sel_o     = IMMB_VS; end // pv.cmple
+          6'b00110_1: begin alu_operator_o = ALU_GTU; imm_b_mux_sel_o     = IMMB_VU; end // pv.cmpgtu
+          6'b00111_1: begin alu_operator_o = ALU_GEU; imm_b_mux_sel_o     = IMMB_VU; end // pv.cmpgeu
+          6'b01000_1: begin alu_operator_o = ALU_LTU; imm_b_mux_sel_o     = IMMB_VU; end // pv.cmpltu
+          6'b01001_1: begin alu_operator_o = ALU_LEU; imm_b_mux_sel_o     = IMMB_VU; end // pv.cmpleu
+
+          default: illegal_insn_o = 1'b1;
+        endcase
+      end
+
+
+      ////////////////////////////////////////////////
+      //  ____  ____  _____ ____ ___    _    _      //
+      // / ___||  _ \| ____/ ___|_ _|  / \  | |     //
+      // \___ \| |_) |  _|| |    | |  / _ \ | |     //
+      //  ___) |  __/| |__| |___ | | / ___ \| |___  //
+      // |____/|_|   |_____\____|___/_/   \_\_____| //
+      //                                            //
+      ////////////////////////////////////////////////
+
+      OPCODE_FENCE: begin
+        unique case (instr_rdata_i[14:12])
+          3'b000: begin // FENCE (FENCE.I instead, a bit more conservative)
+            // flush pipeline
+            fencei_insn_o = 1'b1;
+          end
+
+          3'b001: begin // FENCE.I
+            // flush prefetch buffer, flush pipeline
+            fencei_insn_o = 1'b1;
+          end
+
+          default: begin
+            illegal_insn_o =  1'b1;
+          end
+        endcase
+      end
+
+      OPCODE_SYSTEM: begin
+        if (instr_rdata_i[14:12] == 3'b000)
+        begin
+          // non CSR related SYSTEM instructions
+          if ( {instr_rdata_i[19:15], instr_rdata_i[11:7]} == '0)
+          begin
+            unique case (instr_rdata_i[31:20])
+              12'h000:  // ECALL
+              begin
+                // environment (system) call
+                ecall_insn_o  = 1'b1;
+              end
+
+              12'h001:  // ebreak
+              begin
+                // debugger trap
+                ebrk_insn_o = 1'b1;
+              end
+
+              12'h302:  // mret
+              begin
+                illegal_insn_o = (PULP_SECURE) ? current_priv_lvl_i != PRIV_LVL_M : 1'b0;
+                mret_insn_o    = ~illegal_insn_o;
+                mret_dec_o     = 1'b1;
+              end
+
+              12'h002:  // uret
+              begin
+                uret_insn_o   = (PULP_SECURE) ? 1'b1 : 1'b0;
+                uret_dec_o     = 1'b1;
+              end
+
+              12'h7b2:  // dret
+              begin
+                illegal_insn_o = !debug_mode_i;
+                dret_insn_o    =  debug_mode_i;
+                dret_dec_o     =  1'b1;
+              end
+
+              12'h105:  // wfi
+              begin
+                // flush pipeline
+                pipe_flush_o = 1'b1;
+              end
+
+              default:
+              begin
+                illegal_insn_o = 1'b1;
+              end
+            endcase
+          end else illegal_insn_o = 1'b1;
+        end
+        else
+        begin
+          // instruction to read/modify CSR
+          csr_access_o        = 1'b1;
+          regfile_alu_we      = 1'b1;
+          alu_op_b_mux_sel_o  = OP_B_IMM;
+          imm_a_mux_sel_o     = IMMA_Z;
+          imm_b_mux_sel_o     = IMMB_I;    // CSR address is encoded in I imm
+          instr_multicycle_o  = 1'b1;
+
+          if (instr_rdata_i[14] == 1'b1) begin
+            // rs1 field is used as immediate
+            alu_op_a_mux_sel_o = OP_A_IMM;
+          end else begin
+            rega_used_o        = 1'b1;
+            alu_op_a_mux_sel_o = OP_A_REGA_OR_FWD;
+          end
+
+          // instr_rdata_i[19:14] = rs or immediate value
+          //   if set or clear with rs==x0 or imm==0,
+          //   then do not perform a write action
+          unique case (instr_rdata_i[13:12])
+            2'b01:   csr_op   = CSR_OP_WRITE;
+            2'b10:   csr_op   = instr_rdata_i[19:15] == 5'b0 ? CSR_OP_READ : CSR_OP_SET;
+            2'b11:   csr_op   = instr_rdata_i[19:15] == 5'b0 ? CSR_OP_READ : CSR_OP_CLEAR;
+            default: csr_illegal = 1'b1;
+          endcase
+
+          if (instr_rdata_i[29:28] > current_priv_lvl_i) begin
+            // No access to higher privilege CSR
+            csr_illegal = 1'b1;
+          end
+
+          // Determine if CSR access is illegal
+          casex(instr_rdata_i[31:20])
+            // Floating point
+            CSR_FFLAGS,
+              CSR_FRM,
+              CSR_FCSR,
+              FPREC :
+                if(!FPU) csr_illegal = 1'b1;
+
+            //  Writes to read only CSRs results in illegal instruction
+            CSR_MVENDORID,
+              CSR_MARCHID,
+              CSR_MIMPID,
+              CSR_MHARTID :
+                if(csr_op != CSR_OP_READ) csr_illegal = 1'b1;
+
+            // These are valid CSR registers
+            CSR_MSTATUS,
+              CSR_MISA,
+              CSR_MIE,
+              CSR_MIE1,
+              CSR_MTVEC,
+              CSR_MSCRATCH,
+              CSR_MEPC,
+              CSR_MCAUSE,
+              CSR_MTVAL,
+              CSR_MIP,
+              CSR_MIP1,
+              CSR_MVENDORID,
+              CSR_MARCHID,
+              CSR_MIMPID,
+              CSR_MHARTID,
+              CSR_MCOUNTEREN,
+
+              UHARTID,
+              PRIVLV,
+
+              // Hardware Performance Monitor
+              CSR_MCYCLE,
+              CSR_MINSTRET,
+              CSR_MHPMCOUNTER3,
+              CSR_MHPMCOUNTER4,  CSR_MHPMCOUNTER5,  CSR_MHPMCOUNTER6,  CSR_MHPMCOUNTER7,
+              CSR_MHPMCOUNTER8,  CSR_MHPMCOUNTER9,  CSR_MHPMCOUNTER10, CSR_MHPMCOUNTER11,
+              CSR_MHPMCOUNTER12, CSR_MHPMCOUNTER13, CSR_MHPMCOUNTER14, CSR_MHPMCOUNTER15,
+              CSR_MHPMCOUNTER16, CSR_MHPMCOUNTER17, CSR_MHPMCOUNTER18, CSR_MHPMCOUNTER19,
+              CSR_MHPMCOUNTER20, CSR_MHPMCOUNTER21, CSR_MHPMCOUNTER22, CSR_MHPMCOUNTER23,
+              CSR_MHPMCOUNTER24, CSR_MHPMCOUNTER25, CSR_MHPMCOUNTER26, CSR_MHPMCOUNTER27,
+              CSR_MHPMCOUNTER28, CSR_MHPMCOUNTER29, CSR_MHPMCOUNTER30, CSR_MHPMCOUNTER31,
+              CSR_MCYCLEH,
+              CSR_MINSTRETH,
+              CSR_MHPMCOUNTER3H,
+              CSR_MHPMCOUNTER4H,  CSR_MHPMCOUNTER5H,  CSR_MHPMCOUNTER6H,  CSR_MHPMCOUNTER7H,
+              CSR_MHPMCOUNTER8H,  CSR_MHPMCOUNTER9H,  CSR_MHPMCOUNTER10H, CSR_MHPMCOUNTER11H,
+              CSR_MHPMCOUNTER12H, CSR_MHPMCOUNTER13H, CSR_MHPMCOUNTER14H, CSR_MHPMCOUNTER15H,
+              CSR_MHPMCOUNTER16H, CSR_MHPMCOUNTER17H, CSR_MHPMCOUNTER18H, CSR_MHPMCOUNTER19H,
+              CSR_MHPMCOUNTER20H, CSR_MHPMCOUNTER21H, CSR_MHPMCOUNTER22H, CSR_MHPMCOUNTER23H,
+              CSR_MHPMCOUNTER24H, CSR_MHPMCOUNTER25H, CSR_MHPMCOUNTER26H, CSR_MHPMCOUNTER27H,
+              CSR_MHPMCOUNTER28H, CSR_MHPMCOUNTER29H, CSR_MHPMCOUNTER30H, CSR_MHPMCOUNTER31H,
+              CSR_MCOUNTINHIBIT,
+              CSR_MHPMEVENT3,
+              CSR_MHPMEVENT4,  CSR_MHPMEVENT5,  CSR_MHPMEVENT6,  CSR_MHPMEVENT7,
+              CSR_MHPMEVENT8,  CSR_MHPMEVENT9,  CSR_MHPMEVENT10, CSR_MHPMEVENT11,
+              CSR_MHPMEVENT12, CSR_MHPMEVENT13, CSR_MHPMEVENT14, CSR_MHPMEVENT15,
+              CSR_MHPMEVENT16, CSR_MHPMEVENT17, CSR_MHPMEVENT18, CSR_MHPMEVENT19,
+              CSR_MHPMEVENT20, CSR_MHPMEVENT21, CSR_MHPMEVENT22, CSR_MHPMEVENT23,
+              CSR_MHPMEVENT24, CSR_MHPMEVENT25, CSR_MHPMEVENT26, CSR_MHPMEVENT27,
+              CSR_MHPMEVENT28, CSR_MHPMEVENT29, CSR_MHPMEVENT30, CSR_MHPMEVENT31:
+                ; // do nothing, not illegal
+
+            // Debug register access
+            CSR_DCSR,
+              CSR_DPC,
+              CSR_DSCRATCH0,
+              CSR_DSCRATCH1 :
+                if(!debug_mode_i) csr_illegal = 1'b1;
+
+            // Debug Trigger register access
+            CSR_TSELECT     ,
+              CSR_TDATA1    ,
+              CSR_TDATA2    ,
+              CSR_TDATA3    ,
+              CSR_MCONTEXT  ,
+              CSR_SCONTEXT  :
+                if(!debug_mode_i || DEBUG_TRIGGER_EN != 1)
+                  csr_illegal = 1'b1;
+
+            // Hardware Loop register access
+            HWLoop0_START,
+              HWLoop0_END,
+              HWLoop0_COUNTER,
+              HWLoop1_START,
+              HWLoop1_END,
+              HWLoop1_COUNTER :
+                if(!PULP_HWLP) csr_illegal = 1'b1;
+
+            // PMP register access
+            CSR_PMPCFG_RANGE_X,
+              CSR_PMPADDR_RANGE_X :
+                if(!USE_PMP) csr_illegal = 1'b1;
+
+            // User register access
+            CSR_USTATUS,
+              CSR_UTVEC,
+              CSR_UEPC,
+              CSR_UCAUSE :
+                if(!PULP_SECURE) csr_illegal = 1'b1;
+
+            default : csr_illegal = 1'b1;
+
+          endcase // casex (instr_rdata_i[31:20])
+
+          // set csr_status for specific CSR register access:
+          //  Causes controller to enter FLUSH
+          if(~csr_illegal)
+            if (instr_rdata_i[31:20] == CSR_MSTATUS   ||
+                instr_rdata_i[31:20] == CSR_USTATUS   ||
+                instr_rdata_i[31:20] == CSR_UEPC      ||
+                // Debug registers
+                instr_rdata_i[31:20] == CSR_DCSR      ||
+                instr_rdata_i[31:20] == CSR_DPC       ||
+                instr_rdata_i[31:20] == CSR_DSCRATCH0 ||
+                instr_rdata_i[31:20] == CSR_DSCRATCH1  )
+              //access to xstatus
+              csr_status_o = 1'b1;
+
+          illegal_insn_o = csr_illegal;
+
+        end
+
+      end
+
+
+      ///////////////////////////////////////////////
+      //  _   ___        ___     ___   ___  ____   //
+      // | | | \ \      / / |   / _ \ / _ \|  _ \  //
+      // | |_| |\ \ /\ / /| |  | | | | | | | |_) | //
+      // |  _  | \ V  V / | |__| |_| | |_| |  __/  //
+      // |_| |_|  \_/\_/  |_____\___/ \___/|_|     //
+      //                                           //
+      ///////////////////////////////////////////////
+
+      OPCODE_HWLOOP: begin
+        if(PULP_HWLP) begin : HWLOOP_FEATURE_ENABLED
+          hwloop_target_mux_sel_o = 1'b0;
+
+          unique case (instr_rdata_i[14:12])
+            3'b000: begin
+              // lp.starti: set start address to PC + I-type immediate
+              hwloop_we[0]           = 1'b1;
+              hwloop_start_mux_sel_o = 1'b0;
+            end
+
+            3'b001: begin
+              // lp.endi: set end address to PC + I-type immediate
+              hwloop_we[1]         = 1'b1;
+            end
+
+            3'b010: begin
+              // lp.count: initialize counter from rs1
+              hwloop_we[2]         = 1'b1;
+              hwloop_cnt_mux_sel_o = 1'b1;
+              rega_used_o          = 1'b1;
+            end
+
+            3'b011: begin
+              // lp.counti: initialize counter from I-type immediate
+              hwloop_we[2]         = 1'b1;
+              hwloop_cnt_mux_sel_o = 1'b0;
+            end
+
+            3'b100: begin
+              // lp.setup: initialize counter from rs1, set start address to
+              // next instruction and end address to PC + I-type immediate
+              hwloop_we              = 3'b111;
+              hwloop_start_mux_sel_o = 1'b1;
+              hwloop_cnt_mux_sel_o   = 1'b1;
+              rega_used_o            = 1'b1;
+            end
+
+            3'b101: begin
+              // lp.setupi: initialize counter from immediate, set start address to
+              // next instruction and end address to PC + I-type immediate
+              hwloop_we               = 3'b111;
+              hwloop_target_mux_sel_o = 1'b1;
+              hwloop_start_mux_sel_o  = 1'b1;
+              hwloop_cnt_mux_sel_o    = 1'b0;
+            end
+
+            default: begin
+              illegal_insn_o = 1'b1;
+            end
+          endcase // case (instr_rdata_i[14:12])
+
+        end else begin // block: HWLOOP_FEATURE_ENABLED
+          illegal_insn_o = 1'b1;
+        end
+      end // case: OPCODE_HWLOOP
+
+      default: begin
+        illegal_insn_o = 1'b1;
+      end
+    endcase
+
+    // make sure invalid compressed instruction causes an exception
+    if (illegal_c_insn_i) begin
+      illegal_insn_o = 1'b1;
+    end
+
+    // misaligned access was detected by the LSU
+    // TODO: this section should eventually be moved out of the decoder
+    if (data_misaligned_i == 1'b1)
+    begin
+      // only part of the pipeline is unstalled, make sure that the
+      // correct operands are sent to the AGU
+      alu_op_a_mux_sel_o  = OP_A_REGA_OR_FWD;
+      alu_op_b_mux_sel_o  = OP_B_IMM;
+      imm_b_mux_sel_o     = IMMB_PCINCR;
+
+      // if prepost increments are used, we do not write back the
+      // second address since the first calculated address was
+      // the correct one
+      regfile_alu_we = 1'b0;
+
+      // if post increments are used, we must make sure that for
+      // the second memory access we do use the adder
+      prepost_useincr_o = 1'b1;
+      // we do not want to replicate operand_b
+      scalar_replication_o = 1'b0;
+    end else if (mult_multicycle_i) begin
+      alu_op_c_mux_sel_o = OP_C_REGC_OR_FWD;
+    end
+  end
+
+  // deassert we signals (in case of stalls)
+  assign apu_en_o          = (deassert_we_i) ? 1'b0          : apu_en;
+  assign mult_int_en_o     = (deassert_we_i) ? 1'b0          : mult_int_en;
+  assign mult_dot_en_o     = (deassert_we_i) ? 1'b0          : mult_dot_en;
+  assign regfile_mem_we_o  = (deassert_we_i) ? 1'b0          : regfile_mem_we;
+  assign regfile_alu_we_o  = (deassert_we_i) ? 1'b0          : regfile_alu_we;
+  assign data_req_o        = (deassert_we_i) ? 1'b0          : data_req;
+  assign hwloop_we_o       = (deassert_we_i) ? 3'b0          : hwloop_we;
+  assign csr_op_o          = (deassert_we_i) ? CSR_OP_READ   : csr_op;
+  assign jump_in_id_o      = (deassert_we_i) ? BRANCH_NONE   : jump_in_id;
+
+  assign jump_in_dec_o         = jump_in_id;
+  assign regfile_alu_we_dec_o  = regfile_alu_we;
+
+endmodule // controller
diff --git a/hw/deps/riscv/riscv_ex_stage.sv b/hw/deps/riscv/riscv_ex_stage.sv
new file mode 100644
index 0000000..8afd4c8
--- /dev/null
+++ b/hw/deps/riscv/riscv_ex_stage.sv
@@ -0,0 +1,564 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Renzo Andri - andrire@student.ethz.ch                      //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                 Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Execute stage                                              //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Execution stage: Hosts ALU and MAC unit                    //
+//                 ALU: computes additions/subtractions/comparisons           //
+//                 MULT: computes normal multiplications                      //
+//                 APU_DISP: offloads instructions to the shared unit.        //
+//                 SHARED_DSP_MULT, SHARED_INT_DIV allow                      //
+//                 to offload also dot-product, int-div, int-mult to the      //
+//                 shared unit.                                               //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+`include "apu_macros.sv"
+
+import apu_core_package::*;
+import riscv_defines::*;
+
+module riscv_ex_stage
+#(
+  parameter FPU              =  0,
+  parameter FP_DIVSQRT       =  0,
+  parameter SHARED_FP        =  0,
+  parameter SHARED_DSP_MULT  =  0,
+  parameter SHARED_INT_DIV   =  0,
+  parameter APU_NARGS_CPU    =  3,
+  parameter APU_WOP_CPU      =  6,
+  parameter APU_NDSFLAGS_CPU = 15,
+  parameter APU_NUSFLAGS_CPU =  5
+)
+(
+  input  logic        clk,
+  input  logic        rst_n,
+
+  // ALU signals from ID stage
+  input  logic [ALU_OP_WIDTH-1:0] alu_operator_i,
+  input  logic [31:0] alu_operand_a_i,
+  input  logic [31:0] alu_operand_b_i,
+  input  logic [31:0] alu_operand_c_i,
+  input  logic        alu_en_i,
+  input  logic [ 4:0] bmask_a_i,
+  input  logic [ 4:0] bmask_b_i,
+  input  logic [ 1:0] imm_vec_ext_i,
+  input  logic [ 1:0] alu_vec_mode_i,
+  input  logic        alu_is_clpx_i,
+  input  logic        alu_is_subrot_i,
+  input  logic [ 1:0] alu_clpx_shift_i,
+
+  // Multiplier signals
+  input  logic [ 2:0] mult_operator_i,
+  input  logic [31:0] mult_operand_a_i,
+  input  logic [31:0] mult_operand_b_i,
+  input  logic [31:0] mult_operand_c_i,
+  input  logic        mult_en_i,
+  input  logic        mult_sel_subword_i,
+  input  logic [ 1:0] mult_signed_mode_i,
+  input  logic [ 4:0] mult_imm_i,
+
+  input  logic [31:0] mult_dot_op_a_i,
+  input  logic [31:0] mult_dot_op_b_i,
+  input  logic [31:0] mult_dot_op_c_i,
+  input  logic [ 1:0] mult_dot_signed_i,
+  input  logic        mult_is_clpx_i,
+  input  logic [ 1:0] mult_clpx_shift_i,
+  input  logic        mult_clpx_img_i,
+
+  output logic        mult_multicycle_o,
+
+  // FPU signals
+  input  logic [C_PC-1:0]             fpu_prec_i,
+  output logic [C_FFLAG-1:0]          fpu_fflags_o,
+  output logic                        fpu_fflags_we_o,
+
+  // APU signals
+  input  logic                        apu_en_i,
+  input  logic [APU_WOP_CPU-1:0]      apu_op_i,
+  input  logic [1:0]                  apu_lat_i,
+  input  logic [APU_NARGS_CPU-1:0][31:0] apu_operands_i,
+  input  logic [5:0]                  apu_waddr_i,
+  input  logic [APU_NDSFLAGS_CPU-1:0] apu_flags_i,
+
+  input  logic [2:0][5:0]             apu_read_regs_i,
+  input  logic [2:0]                  apu_read_regs_valid_i,
+  output logic                        apu_read_dep_o,
+  input  logic [1:0][5:0]             apu_write_regs_i,
+  input  logic [1:0]                  apu_write_regs_valid_i,
+  output logic                        apu_write_dep_o,
+
+  output logic                        apu_perf_type_o,
+  output logic                        apu_perf_cont_o,
+  output logic                        apu_perf_wb_o,
+
+  output logic                        apu_busy_o,
+  output logic                        apu_ready_wb_o,
+
+  // apu-interconnect
+  // handshake signals
+  output logic                       apu_master_req_o,
+  output logic                       apu_master_ready_o,
+  input logic                        apu_master_gnt_i,
+  // request channel
+  output logic [APU_NARGS_CPU-1:0][31:0] apu_master_operands_o,
+  output logic [APU_WOP_CPU-1:0]     apu_master_op_o,
+  // response channel
+  input logic                        apu_master_valid_i,
+  input logic [31:0]                 apu_master_result_i,
+
+  input  logic        lsu_en_i,
+  input  logic [31:0] lsu_rdata_i,
+
+  // input from ID stage
+  input  logic        branch_in_ex_i,
+  input  logic [5:0]  regfile_alu_waddr_i,
+  input  logic        regfile_alu_we_i,
+
+  // directly passed through to WB stage, not used in EX
+  input  logic        regfile_we_i,
+  input  logic [5:0]  regfile_waddr_i,
+
+  // CSR access
+  input  logic        csr_access_i,
+  input  logic [31:0] csr_rdata_i,
+
+  // Output of EX stage pipeline
+  output logic [5:0]  regfile_waddr_wb_o,
+  output logic        regfile_we_wb_o,
+  output logic [31:0] regfile_wdata_wb_o,
+
+  // Forwarding ports : to ID stage
+  output logic  [5:0] regfile_alu_waddr_fw_o,
+  output logic        regfile_alu_we_fw_o,
+  output logic [31:0] regfile_alu_wdata_fw_o,    // forward to RF and ID/EX pipe, ALU & MUL
+
+  // To IF: Jump and branch target and decision
+  output logic [31:0] jump_target_o,
+  output logic        branch_decision_o,
+
+  // Stall Control
+  input logic         is_decoding_i, // Used to mask data Dependency inside the APU dispatcher in case of an istruction non valid
+  input logic         lsu_ready_ex_i, // EX part of LSU is done
+  input logic         lsu_err_i,
+
+  output logic        ex_ready_o, // EX stage ready for new data
+  output logic        ex_valid_o, // EX stage gets new data
+  input  logic        wb_ready_i  // WB stage ready for new data
+);
+
+  logic [31:0]    alu_result;
+  logic [31:0]    mult_result;
+  logic           alu_cmp_result;
+
+  logic           regfile_we_lsu;
+  logic [5:0]     regfile_waddr_lsu;
+
+  logic           wb_contention;
+  logic           wb_contention_lsu;
+
+  logic           alu_ready;
+  logic           mult_ready;
+  logic           fpu_ready;
+
+  // APU signals
+  logic           apu_valid;
+  logic [5:0]     apu_waddr;
+  logic [31:0]    apu_result;
+  logic           apu_stall;
+  logic           apu_active;
+  logic           apu_singlecycle;
+  logic           apu_multicycle;
+  logic           apu_req;
+  logic           apu_ready;
+  logic           apu_gnt;
+
+  // ALU write port mux
+  always_comb
+  begin
+    regfile_alu_wdata_fw_o = '0;
+    regfile_alu_waddr_fw_o = '0;
+    regfile_alu_we_fw_o    = '0;
+    wb_contention          = 1'b0;
+
+    // APU single cycle operations, and multicycle operations (>2cycles) are written back on ALU port
+    if (apu_valid & (apu_singlecycle | apu_multicycle)) begin
+      regfile_alu_we_fw_o    = 1'b1;
+      regfile_alu_waddr_fw_o = apu_waddr;
+      regfile_alu_wdata_fw_o = apu_result;
+
+      if(regfile_alu_we_i & ~apu_en_i) begin
+        wb_contention = 1'b1;
+      end
+    end else begin
+      regfile_alu_we_fw_o      = regfile_alu_we_i & ~apu_en_i; // private fpu incomplete?
+      regfile_alu_waddr_fw_o   = regfile_alu_waddr_i;
+      if (alu_en_i)
+        regfile_alu_wdata_fw_o = alu_result;
+      if (mult_en_i)
+        regfile_alu_wdata_fw_o = mult_result;
+      if (csr_access_i)
+        regfile_alu_wdata_fw_o = csr_rdata_i;
+    end
+  end
+
+  // LSU write port mux
+  always_comb
+  begin
+    regfile_we_wb_o    = 1'b0;
+    regfile_waddr_wb_o = regfile_waddr_lsu;
+    regfile_wdata_wb_o = lsu_rdata_i;
+    wb_contention_lsu  = 1'b0;
+
+    if (regfile_we_lsu) begin
+      regfile_we_wb_o = 1'b1;
+      if (apu_valid & (!apu_singlecycle & !apu_multicycle)) begin
+         wb_contention_lsu = 1'b1;
+//         $error("%t, wb-contention", $time);
+      end
+    // APU two-cycle operations are written back on LSU port
+    end else if (apu_valid & (!apu_singlecycle & !apu_multicycle)) begin
+      regfile_we_wb_o    = 1'b1;
+      regfile_waddr_wb_o = apu_waddr;
+      regfile_wdata_wb_o = apu_result;
+    end
+  end
+
+  // branch handling
+  assign branch_decision_o = alu_cmp_result;
+  assign jump_target_o     = alu_operand_c_i;
+
+
+  ////////////////////////////
+  //     _    _    _   _    //
+  //    / \  | |  | | | |   //
+  //   / _ \ | |  | | | |   //
+  //  / ___ \| |__| |_| |   //
+  // /_/   \_\_____\___/    //
+  //                        //
+  ////////////////////////////
+
+  riscv_alu
+  #(
+    .SHARED_INT_DIV( SHARED_INT_DIV ),
+    .FPU           ( FPU            )
+    )
+   alu_i
+  (
+    .clk                 ( clk             ),
+    .rst_n               ( rst_n           ),
+    .enable_i            ( alu_en_i        ),
+    .operator_i          ( alu_operator_i  ),
+    .operand_a_i         ( alu_operand_a_i ),
+    .operand_b_i         ( alu_operand_b_i ),
+    .operand_c_i         ( alu_operand_c_i ),
+
+    .vector_mode_i       ( alu_vec_mode_i  ),
+    .bmask_a_i           ( bmask_a_i       ),
+    .bmask_b_i           ( bmask_b_i       ),
+    .imm_vec_ext_i       ( imm_vec_ext_i   ),
+
+    .is_clpx_i           ( alu_is_clpx_i   ),
+    .clpx_shift_i        ( alu_clpx_shift_i),
+    .is_subrot_i         ( alu_is_subrot_i ),
+
+    .result_o            ( alu_result      ),
+    .comparison_result_o ( alu_cmp_result  ),
+
+    .ready_o             ( alu_ready       ),
+    .ex_ready_i          ( ex_ready_o      )
+  );
+
+
+  ////////////////////////////////////////////////////////////////
+  //  __  __ _   _ _   _____ ___ ____  _     ___ _____ ____     //
+  // |  \/  | | | | | |_   _|_ _|  _ \| |   |_ _| ____|  _ \    //
+  // | |\/| | | | | |   | |  | || |_) | |    | ||  _| | |_) |   //
+  // | |  | | |_| | |___| |  | ||  __/| |___ | || |___|  _ <    //
+  // |_|  |_|\___/|_____|_| |___|_|   |_____|___|_____|_| \_\   //
+  //                                                            //
+  ////////////////////////////////////////////////////////////////
+
+  riscv_mult
+  #(
+    .SHARED_DSP_MULT(SHARED_DSP_MULT)
+   )
+   mult_i
+  (
+    .clk             ( clk                  ),
+    .rst_n           ( rst_n                ),
+
+    .enable_i        ( mult_en_i            ),
+    .operator_i      ( mult_operator_i      ),
+
+    .short_subword_i ( mult_sel_subword_i   ),
+    .short_signed_i  ( mult_signed_mode_i   ),
+
+    .op_a_i          ( mult_operand_a_i     ),
+    .op_b_i          ( mult_operand_b_i     ),
+    .op_c_i          ( mult_operand_c_i     ),
+    .imm_i           ( mult_imm_i           ),
+
+    .dot_op_a_i      ( mult_dot_op_a_i      ),
+    .dot_op_b_i      ( mult_dot_op_b_i      ),
+    .dot_op_c_i      ( mult_dot_op_c_i      ),
+    .dot_signed_i    ( mult_dot_signed_i    ),
+    .is_clpx_i       ( mult_is_clpx_i       ),
+    .clpx_shift_i    ( mult_clpx_shift_i    ),
+    .clpx_img_i      ( mult_clpx_img_i      ),
+
+    .result_o        ( mult_result          ),
+
+    .multicycle_o    ( mult_multicycle_o    ),
+    .ready_o         ( mult_ready           ),
+    .ex_ready_i      ( ex_ready_o           )
+  );
+
+   generate
+      if (FPU == 1) begin
+         ////////////////////////////////////////////////////
+         //     _    ____  _   _   ____ ___ ____  ____     //
+         //    / \  |  _ \| | | | |  _ \_ _/ ___||  _ \    //
+         //   / _ \ | |_) | | | | | | | | |\___ \| |_) |   //
+         //  / ___ \|  __/| |_| | | |_| | | ___) |  __/    //
+         // /_/   \_\_|    \___/  |____/___|____/|_|       //
+         //                                                //
+         ////////////////////////////////////////////////////
+
+         riscv_apu_disp apu_disp_i
+         (
+         .clk_i              ( clk                            ),
+         .rst_ni             ( rst_n                          ),
+
+         .enable_i           ( apu_en_i                       ),
+         .apu_lat_i          ( apu_lat_i                      ),
+         .apu_waddr_i        ( apu_waddr_i                    ),
+
+         .apu_waddr_o        ( apu_waddr                      ),
+         .apu_multicycle_o   ( apu_multicycle                 ),
+         .apu_singlecycle_o  ( apu_singlecycle                ),
+
+         .active_o           ( apu_active                     ),
+         .stall_o            ( apu_stall                      ),
+
+         .read_regs_i        ( apu_read_regs_i                ),
+         .read_regs_valid_i  ( apu_read_regs_valid_i          ),
+         .read_dep_o         ( apu_read_dep_o                 ),
+         .write_regs_i       ( apu_write_regs_i               ),
+         .write_regs_valid_i ( apu_write_regs_valid_i         ),
+         .write_dep_o        ( apu_write_dep_o                ),
+
+         .perf_type_o        ( apu_perf_type_o                ),
+         .perf_cont_o        ( apu_perf_cont_o                ),
+
+         // apu-interconnect
+         // handshake signals
+         .apu_master_req_o   ( apu_req                        ),
+         .apu_master_ready_o ( apu_ready                      ),
+         .apu_master_gnt_i   ( apu_gnt                        ),
+         // response channel
+         .apu_master_valid_i ( apu_valid                      )
+         );
+
+         assign apu_perf_wb_o  = wb_contention | wb_contention_lsu;
+         assign apu_ready_wb_o = ~(apu_active | apu_en_i | apu_stall) | apu_valid;
+
+         if ( SHARED_FP ) begin
+            assign apu_master_req_o      = apu_req;
+            assign apu_master_ready_o    = apu_ready;
+            assign apu_gnt               = apu_master_gnt_i;
+            assign apu_valid             = apu_master_valid_i;
+            assign apu_master_operands_o = apu_operands_i;
+            assign apu_master_op_o       = apu_op_i;
+            assign apu_result            = apu_master_result_i;
+            assign fpu_fflags_we_o       = apu_valid;
+            assign fpu_ready             = 1'b1;
+         end
+         else begin
+
+           //////////////////////////////
+           //   ______ _____  _    _   //
+           //  |  ____|  __ \| |  | |  //
+           //  | |__  | |__) | |  | |  //
+           //  |  __| |  ___/| |  | |  //
+           //  | |    | |    | |__| |  //
+           //  |_|    |_|     \____/   //
+           //////////////////////////////
+
+
+           logic [C_FPNEW_OPBITS-1:0]   fpu_op;
+           logic                        fpu_op_mod;
+           logic                        fpu_vec_op;
+
+           logic [C_FPNEW_FMTBITS-1:0]  fpu_dst_fmt;
+           logic [C_FPNEW_FMTBITS-1:0]  fpu_src_fmt;
+           logic [C_FPNEW_IFMTBITS-1:0] fpu_int_fmt;
+           logic [C_RM-1:0]             fp_rnd_mode;
+
+           assign {fpu_vec_op, fpu_op_mod, fpu_op} = apu_op_i;
+           assign {fpu_int_fmt, fpu_src_fmt, fpu_dst_fmt, fp_rnd_mode} = apu_flags_i;
+
+           localparam C_DIV = FP_DIVSQRT ? fpnew_pkg::MERGED : fpnew_pkg::DISABLED;
+
+           logic FPU_ready_int;
+
+          // -----------
+          // FPU Config
+          // -----------
+          // Features (enabled formats, vectors etc.)
+          localparam fpnew_pkg::fpu_features_t FPU_FEATURES = '{
+            Width:         C_FLEN,
+            EnableVectors: C_XFVEC,
+            EnableNanBox:  1'b0,
+            FpFmtMask:     {C_RVF, C_RVD, C_XF16, C_XF8, C_XF16ALT},
+            IntFmtMask:    {C_XFVEC && C_XF8, C_XFVEC && (C_XF16 || C_XF16ALT), 1'b1, 1'b0}
+          };
+
+          // Implementation (number of registers etc)
+          localparam fpnew_pkg::fpu_implementation_t FPU_IMPLEMENTATION = '{
+            PipeRegs:  '{// FP32, FP64, FP16, FP8, FP16alt
+                         '{C_LAT_FP32, C_LAT_FP64, C_LAT_FP16, C_LAT_FP8, C_LAT_FP16ALT}, // ADDMUL
+                         '{default: C_LAT_DIVSQRT}, // DIVSQRT
+                         '{default: C_LAT_NONCOMP}, // NONCOMP
+                         '{default: C_LAT_CONV}},   // CONV
+            UnitTypes: '{'{default: fpnew_pkg::MERGED}, // ADDMUL
+                         '{default: C_DIV},               // DIVSQRT
+                         '{default: fpnew_pkg::PARALLEL}, // NONCOMP
+                         '{default: fpnew_pkg::MERGED}},  // CONV
+            PipeConfig: fpnew_pkg::AFTER
+          };
+
+          //---------------
+          // FPU instance
+          //---------------
+
+          fpnew_top #(
+            .Features       ( FPU_FEATURES       ),
+            .Implementation ( FPU_IMPLEMENTATION ),
+            .TagType        ( logic              )
+          ) i_fpnew_bulk (
+            .clk_i          ( clk                                   ),
+            .rst_ni         ( rst_n                                 ),
+            .operands_i     ( apu_operands_i                        ),
+            .rnd_mode_i     ( fpnew_pkg::roundmode_e'(fp_rnd_mode)  ),
+            .op_i           ( fpnew_pkg::operation_e'(fpu_op)       ),
+            .op_mod_i       ( fpu_op_mod                            ),
+            .src_fmt_i      ( fpnew_pkg::fp_format_e'(fpu_src_fmt)  ),
+            .dst_fmt_i      ( fpnew_pkg::fp_format_e'(fpu_dst_fmt)  ),
+            .int_fmt_i      ( fpnew_pkg::int_format_e'(fpu_int_fmt) ),
+            .vectorial_op_i ( fpu_vec_op                            ),
+            .tag_i          ( 1'b0                                  ),
+            .in_valid_i     ( apu_req                               ),
+            .in_ready_o     ( FPU_ready_int                         ),
+            .flush_i        ( 1'b0                                  ),
+            .result_o       ( apu_result                            ),
+            .status_o       ( fpu_fflags_o                          ),
+            .tag_o          ( /* unused */                          ),
+            .out_valid_o    ( apu_valid                             ),
+            .out_ready_i    ( 1'b1                                  ),
+            .busy_o         ( /* unused */                          )
+          );
+
+          assign fpu_fflags_we_o          = apu_valid;
+          assign apu_master_req_o         = '0;
+          assign apu_master_ready_o       = 1'b1;
+          assign apu_master_operands_o[0] = '0;
+          assign apu_master_operands_o[1] = '0;
+          assign apu_master_operands_o[2] = '0;
+          assign apu_master_op_o          = '0;
+          assign apu_gnt                  = 1'b1;
+
+          assign fpu_ready = (FPU_ready_int & apu_req) | (~apu_req);
+
+        end
+
+      end
+      else begin
+         // default assignements for the case when no FPU/APU is attached.
+         assign apu_master_req_o         = '0;
+         assign apu_master_ready_o       = 1'b1;
+         assign apu_master_operands_o[0] = '0;
+         assign apu_master_operands_o[1] = '0;
+         assign apu_master_operands_o[2] = '0;
+         assign apu_master_op_o          = '0;
+         assign apu_req                  = 1'b0;
+         assign apu_gnt                  = 1'b0;
+         assign apu_ready                = 1'b0;
+         assign apu_result               = 32'b0;
+         assign apu_valid       = 1'b0;
+         assign apu_waddr       = 6'b0;
+         assign apu_stall       = 1'b0;
+         assign apu_active      = 1'b0;
+         assign apu_ready_wb_o  = 1'b1;
+         assign apu_perf_wb_o   = 1'b0;
+         assign apu_perf_cont_o = 1'b0;
+         assign apu_perf_type_o = 1'b0;
+         assign apu_singlecycle = 1'b0;
+         assign apu_multicycle  = 1'b0;
+         assign apu_read_dep_o  = 1'b0;
+         assign apu_write_dep_o = 1'b0;
+         assign fpu_fflags_we_o = 1'b0;
+         assign fpu_fflags_o    = '0;
+         // we need this because we want ex_ready_o to go high otherwise the
+         // pipeline can't progress
+         assign fpu_ready       = 1'b1;
+
+      end
+   endgenerate
+
+   assign apu_busy_o = apu_active;
+
+  ///////////////////////////////////////
+  // EX/WB Pipeline Register           //
+  ///////////////////////////////////////
+  always_ff @(posedge clk, negedge rst_n)
+  begin : EX_WB_Pipeline_Register
+    if (~rst_n)
+    begin
+      regfile_waddr_lsu   <= '0;
+      regfile_we_lsu      <= 1'b0;
+    end
+    else
+    begin
+      if (ex_valid_o) // wb_ready_i is implied
+      begin
+        regfile_we_lsu    <= regfile_we_i & ~lsu_err_i;
+        if (regfile_we_i & ~lsu_err_i ) begin
+          regfile_waddr_lsu <= regfile_waddr_i;
+        end
+      end else if (wb_ready_i) begin
+        // we are ready for a new instruction, but there is none available,
+        // so we just flush the current one out of the pipe
+        regfile_we_lsu    <= 1'b0;
+      end
+    end
+  end
+
+  // As valid always goes to the right and ready to the left, and we are able
+  // to finish branches without going to the WB stage, ex_valid does not
+  // depend on ex_ready.
+  assign ex_ready_o = (~apu_stall & alu_ready & mult_ready & lsu_ready_ex_i
+                       & wb_ready_i & ~wb_contention & fpu_ready) | (branch_in_ex_i);
+  assign ex_valid_o = (apu_valid | alu_en_i | mult_en_i | csr_access_i | lsu_en_i)
+                       & (alu_ready & mult_ready & lsu_ready_ex_i & wb_ready_i);
+
+endmodule
diff --git a/hw/deps/riscv/riscv_ff_one.sv b/hw/deps/riscv/riscv_ff_one.sv
new file mode 100644
index 0000000..8524e76
--- /dev/null
+++ b/hw/deps/riscv/riscv_ff_one.sv
@@ -0,0 +1,98 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Andreas Traber - atraber@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    riscv_ff_one                                               //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Find First One                                             //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_ff_one
+#(
+  parameter LEN = 32
+)
+(
+  input  logic [LEN-1:0]         in_i,
+
+  output logic [$clog2(LEN)-1:0] first_one_o,
+  output logic                   no_ones_o
+);
+
+  localparam NUM_LEVELS = $clog2(LEN);
+
+  logic [LEN-1:0] [NUM_LEVELS-1:0]           index_lut;
+  logic [2**NUM_LEVELS-1:0]                  sel_nodes;
+  logic [2**NUM_LEVELS-1:0] [NUM_LEVELS-1:0] index_nodes;
+
+
+  //////////////////////////////////////////////////////////////////////////////
+  // generate tree structure
+  //////////////////////////////////////////////////////////////////////////////
+
+  generate
+    genvar j;
+    for (j = 0; j < LEN; j++) begin
+      assign index_lut[j] = $unsigned(j);
+    end
+  endgenerate
+
+  generate
+    genvar k;
+    genvar l;
+    genvar level;
+    for (level = 0; level < NUM_LEVELS; level++) begin
+    //------------------------------------------------------------
+    if (level < NUM_LEVELS-1) begin
+      for (l = 0; l < 2**level; l++) begin
+        assign sel_nodes[2**level-1+l]   = sel_nodes[2**(level+1)-1+l*2] | sel_nodes[2**(level+1)-1+l*2+1];
+        assign index_nodes[2**level-1+l] = (sel_nodes[2**(level+1)-1+l*2] == 1'b1) ?
+                                           index_nodes[2**(level+1)-1+l*2] : index_nodes[2**(level+1)-1+l*2+1];
+      end
+    end
+    //------------------------------------------------------------
+    if (level == NUM_LEVELS-1) begin
+      for (k = 0; k < 2**level; k++) begin
+        // if two successive indices are still in the vector...
+        if (k * 2 < LEN-1) begin
+          assign sel_nodes[2**level-1+k]   = in_i[k*2] | in_i[k*2+1];
+          assign index_nodes[2**level-1+k] = (in_i[k*2] == 1'b1) ? index_lut[k*2] : index_lut[k*2+1];
+        end
+        // if only the first index is still in the vector...
+        if (k * 2 == LEN-1) begin
+          assign sel_nodes[2**level-1+k]   = in_i[k*2];
+          assign index_nodes[2**level-1+k] = index_lut[k*2];
+        end
+        // if index is out of range
+        if (k * 2 > LEN-1) begin
+          assign sel_nodes[2**level-1+k]   = 1'b0;
+          assign index_nodes[2**level-1+k] = '0;
+        end
+      end
+    end
+    //------------------------------------------------------------
+    end
+  endgenerate
+
+  //////////////////////////////////////////////////////////////////////////////
+  // connect output
+  //////////////////////////////////////////////////////////////////////////////
+
+  assign first_one_o = index_nodes[0];
+  assign no_ones_o   = ~sel_nodes[0];
+
+endmodule
diff --git a/hw/deps/riscv/riscv_hwloop_controller.sv b/hw/deps/riscv/riscv_hwloop_controller.sv
new file mode 100644
index 0000000..bab8f0a
--- /dev/null
+++ b/hw/deps/riscv/riscv_hwloop_controller.sv
@@ -0,0 +1,98 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    hwloop controller                                          //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Hardware loop controller unit. This unit is responsible to //
+//                 handle hardware loops. Tasks are:                          //
+//                 a) compare PC to all stored end addresses                  //
+//                 b) jump to the right start address if counter =/ 0         //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_hwloop_controller
+#(
+  parameter N_REGS = 2
+)
+(
+  // from id stage
+  input  logic [31:0]              current_pc_i,
+
+  // from hwloop_regs
+  input  logic [N_REGS-1:0] [31:0] hwlp_start_addr_i,
+  input  logic [N_REGS-1:0] [31:0] hwlp_end_addr_i,
+  input  logic [N_REGS-1:0] [31:0] hwlp_counter_i,
+
+  // to hwloop_regs
+  output logic [N_REGS-1:0]        hwlp_dec_cnt_o,
+
+  // from pipeline stages
+  input  logic [N_REGS-1:0]        hwlp_dec_cnt_id_i,
+
+  // to id stage
+  output logic                     hwlp_jump_o,
+  output logic [31:0]              hwlp_targ_addr_o
+);
+
+
+  logic [N_REGS-1:0] pc_is_end_addr;
+
+  // end address detection
+  integer j;
+
+
+  // generate comparators. check for end address and the loop counter
+  genvar i;
+  generate
+    for (i = 0; i < N_REGS; i++) begin
+      always @(*)
+      begin
+        pc_is_end_addr[i] = 1'b0;
+
+        if (current_pc_i == hwlp_end_addr_i[i]) begin
+          if (hwlp_counter_i[i][31:2] != 30'h0) begin
+            pc_is_end_addr[i] = 1'b1;
+          end else begin
+            // hwlp_counter_i[i][31:2] == 32'h0
+            case (hwlp_counter_i[i][1:0])
+              2'b11:        pc_is_end_addr[i] = 1'b1;
+              2'b10:        pc_is_end_addr[i] = ~hwlp_dec_cnt_id_i[i]; // only when there is nothing in flight
+              2'b01, 2'b00: pc_is_end_addr[i] = 1'b0;
+            endcase
+          end
+        end
+      end
+    end
+  endgenerate
+
+  // select corresponding start address and decrement counter
+  always_comb
+  begin
+    hwlp_targ_addr_o = '0;
+    hwlp_dec_cnt_o   = '0;
+
+    for (j = 0; j < N_REGS; j++) begin
+      if (pc_is_end_addr[j]) begin
+        hwlp_targ_addr_o  = hwlp_start_addr_i[j];
+        hwlp_dec_cnt_o[j] = 1'b1;
+        break;
+      end
+    end
+  end
+
+  // output signal for ID stage
+  assign hwlp_jump_o = (|pc_is_end_addr);
+
+endmodule
diff --git a/hw/deps/riscv/riscv_hwloop_regs.sv b/hw/deps/riscv/riscv_hwloop_regs.sv
new file mode 100644
index 0000000..4f5b58b
--- /dev/null
+++ b/hw/deps/riscv/riscv_hwloop_regs.sv
@@ -0,0 +1,134 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    hwloop regs                                                //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Hardware loop registers                                    //
+//                 a) store start/end address of N=4 hardware loops           //
+//                 b) store init value of counter for each hardware loop      //
+//                 c) decrement counter if hwloop taken                       //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_hwloop_regs
+#(
+  parameter N_REGS     = 2,
+  parameter N_REG_BITS = $clog2(N_REGS)
+)
+(
+  input  logic                     clk,
+  input  logic                     rst_n,
+
+  // from ex stage
+  input  logic           [31:0]    hwlp_start_data_i,
+  input  logic           [31:0]    hwlp_end_data_i,
+  input  logic           [31:0]    hwlp_cnt_data_i,
+  input  logic            [2:0]    hwlp_we_i,
+  input  logic [N_REG_BITS-1:0]    hwlp_regid_i,         // selects the register set
+
+  // from controller
+  input  logic                     valid_i,
+
+  // from hwloop controller
+  input  logic [N_REGS-1:0]        hwlp_dec_cnt_i,
+
+  // to hwloop controller
+  output logic [N_REGS-1:0] [31:0] hwlp_start_addr_o,
+  output logic [N_REGS-1:0] [31:0] hwlp_end_addr_o,
+  output logic [N_REGS-1:0] [31:0] hwlp_counter_o
+);
+
+
+  logic [N_REGS-1:0] [31:0] hwlp_start_q;
+  logic [N_REGS-1:0] [31:0] hwlp_end_q;
+  logic [N_REGS-1:0] [31:0] hwlp_counter_q, hwlp_counter_n;
+
+  int unsigned i;
+
+
+  assign hwlp_start_addr_o = hwlp_start_q;
+  assign hwlp_end_addr_o   = hwlp_end_q;
+  assign hwlp_counter_o    = hwlp_counter_q;
+
+
+  /////////////////////////////////////////////////////////////////////////////////
+  // HWLOOP start-address register                                               //
+  /////////////////////////////////////////////////////////////////////////////////
+  always_ff @(posedge clk, negedge rst_n)
+  begin : HWLOOP_REGS_START
+    if (rst_n == 1'b0)
+    begin
+      hwlp_start_q <= '{default: 32'b0};
+    end
+    else if (hwlp_we_i[0] == 1'b1)
+    begin
+      hwlp_start_q[hwlp_regid_i] <= hwlp_start_data_i;
+    end
+  end
+
+
+  /////////////////////////////////////////////////////////////////////////////////
+  // HWLOOP end-address register                                                 //
+  /////////////////////////////////////////////////////////////////////////////////
+  always_ff @(posedge clk, negedge rst_n)
+  begin : HWLOOP_REGS_END
+    if (rst_n == 1'b0)
+    begin
+      hwlp_end_q <= '{default: 32'b0};
+    end
+    else if (hwlp_we_i[1] == 1'b1)
+    begin
+      hwlp_end_q[hwlp_regid_i] <= hwlp_end_data_i;
+    end
+  end
+
+
+  /////////////////////////////////////////////////////////////////////////////////
+  // HWLOOP counter register with decrement logic                                //
+  /////////////////////////////////////////////////////////////////////////////////
+  genvar k;
+  for (k = 0; k < N_REGS; k++) begin
+    assign hwlp_counter_n[k] = hwlp_counter_q[k] - 1;
+  end
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin : HWLOOP_REGS_COUNTER
+    if (rst_n == 1'b0)
+    begin
+      hwlp_counter_q <= '{default: 32'b0};
+    end
+    else
+    begin
+      for (i = 0; i < N_REGS; i++)
+      begin
+        if ((hwlp_we_i[2] == 1'b1) && (i == hwlp_regid_i)) begin
+          hwlp_counter_q[i] <= hwlp_cnt_data_i;
+        end else begin
+          if (hwlp_dec_cnt_i[i] && valid_i)
+            hwlp_counter_q[i] <= hwlp_counter_n[i];
+        end
+      end
+    end
+  end
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+  `ifndef VERILATOR
+    // do not decrement more than one counter at once
+    assert property (
+      @(posedge clk) (valid_i) |-> ($countones(hwlp_dec_cnt_i) <= 1) );
+  `endif
+endmodule
diff --git a/hw/deps/riscv/riscv_id_stage.sv b/hw/deps/riscv/riscv_id_stage.sv
new file mode 100644
index 0000000..0c0df3b
--- /dev/null
+++ b/hw/deps/riscv/riscv_id_stage.sv
@@ -0,0 +1,1676 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Renzo Andri - andrire@student.ethz.ch                      //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Instruction Decode Stage                                   //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Decode stage of the core. It decodes the instructions      //
+//                 and hosts the register file.                               //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+import apu_core_package::*;
+
+
+// Source/Destination register instruction index
+`define REG_S1 19:15
+`define REG_S2 24:20
+`define REG_S4 31:27
+`define REG_D  11:07
+
+module riscv_id_stage
+#(
+  parameter PULP_HWLP         =  0,
+  parameter N_HWLP            =  2,
+  parameter N_HWLP_BITS       =  $clog2(N_HWLP),
+  parameter PULP_SECURE       =  0,
+  parameter USE_PMP           =  0,
+  parameter A_EXTENSION       =  0,
+  parameter APU               =  0,
+  parameter FPU               =  0,
+  parameter PULP_ZFINX        =  0,
+  parameter FP_DIVSQRT        =  0,
+  parameter SHARED_FP         =  0,
+  parameter SHARED_DSP_MULT   =  0,
+  parameter SHARED_INT_MULT   =  0,
+  parameter SHARED_INT_DIV    =  0,
+  parameter SHARED_FP_DIVSQRT =  0,
+  parameter WAPUTYPE          =  0,
+  parameter APU_NARGS_CPU     =  3,
+  parameter APU_WOP_CPU       =  6,
+  parameter APU_NDSFLAGS_CPU  = 15,
+  parameter APU_NUSFLAGS_CPU  =  5,
+  parameter DEBUG_TRIGGER_EN  =  1
+)
+(
+    input  logic        clk,
+    input  logic        rst_n,
+
+    input  logic        scan_cg_en_i,
+
+    input  logic        fetch_enable_i,
+    output logic        ctrl_busy_o,
+    output logic        core_ctrl_firstfetch_o,
+    output logic        is_decoding_o,
+
+    // Interface to IF stage
+    input  logic [N_HWLP-1:0] hwlp_dec_cnt_i,
+    input  logic              is_hwlp_i,
+    input  logic              instr_valid_i,
+    input  logic       [31:0] instr_rdata_i,      // comes from pipeline of IF stage
+    output logic              instr_req_o,
+
+
+    // Jumps and branches
+    output logic        branch_in_ex_o,
+    input  logic        branch_decision_i,
+    output logic [31:0] jump_target_o,
+
+    // IF and ID stage signals
+    output logic        clear_instr_valid_o,
+    output logic        pc_set_o,
+    output logic [2:0]  pc_mux_o,
+    output logic [2:0]  exc_pc_mux_o,
+    output logic [1:0]  trap_addr_mux_o,
+
+    input  logic        illegal_c_insn_i,
+    input  logic        is_compressed_i,
+    input  logic        is_fetch_failed_i,
+
+    input  logic [31:0] pc_if_i,
+    input  logic [31:0] pc_id_i,
+
+    // Stalls
+    output logic        halt_if_o,      // controller requests a halt of the IF stage
+
+    output logic        id_ready_o,     // ID stage is ready for the next instruction
+    input  logic        ex_ready_i,     // EX stage is ready for the next instruction
+    input  logic        wb_ready_i,     // WB stage is ready for the next instruction
+
+    output logic        id_valid_o,     // ID stage is done
+    input  logic        ex_valid_i,     // EX stage is done
+
+    // Pipeline ID/EX
+    output logic [31:0] pc_ex_o,
+
+    output logic [31:0] alu_operand_a_ex_o,
+    output logic [31:0] alu_operand_b_ex_o,
+    output logic [31:0] alu_operand_c_ex_o,
+    output logic [ 4:0] bmask_a_ex_o,
+    output logic [ 4:0] bmask_b_ex_o,
+    output logic [ 1:0] imm_vec_ext_ex_o,
+    output logic [ 1:0] alu_vec_mode_ex_o,
+
+    output logic [5:0]  regfile_waddr_ex_o,
+    output logic        regfile_we_ex_o,
+
+    output logic [5:0]  regfile_alu_waddr_ex_o,
+    output logic        regfile_alu_we_ex_o,
+
+    // ALU
+    output logic        alu_en_ex_o,
+    output logic [ALU_OP_WIDTH-1:0] alu_operator_ex_o,
+    output logic        alu_is_clpx_ex_o,
+    output logic        alu_is_subrot_ex_o,
+    output logic [ 1:0] alu_clpx_shift_ex_o,
+
+
+    // MUL
+    output logic [ 2:0] mult_operator_ex_o,
+    output logic [31:0] mult_operand_a_ex_o,
+    output logic [31:0] mult_operand_b_ex_o,
+    output logic [31:0] mult_operand_c_ex_o,
+    output logic        mult_en_ex_o,
+    output logic        mult_sel_subword_ex_o,
+    output logic [ 1:0] mult_signed_mode_ex_o,
+    output logic [ 4:0] mult_imm_ex_o,
+
+    output logic [31:0] mult_dot_op_a_ex_o,
+    output logic [31:0] mult_dot_op_b_ex_o,
+    output logic [31:0] mult_dot_op_c_ex_o,
+    output logic [ 1:0] mult_dot_signed_ex_o,
+    output logic        mult_is_clpx_ex_o,
+    output logic [ 1:0] mult_clpx_shift_ex_o,
+    output logic        mult_clpx_img_ex_o,
+
+    // APU
+    output logic                        apu_en_ex_o,
+    output logic [WAPUTYPE-1:0]         apu_type_ex_o,
+    output logic [APU_WOP_CPU-1:0]      apu_op_ex_o,
+    output logic [1:0]                  apu_lat_ex_o,
+    output logic [APU_NARGS_CPU-1:0][31:0]                 apu_operands_ex_o,
+    output logic [APU_NDSFLAGS_CPU-1:0] apu_flags_ex_o,
+    output logic [5:0]                  apu_waddr_ex_o,
+
+    output logic [2:0][5:0]            apu_read_regs_o,
+    output logic [2:0]                 apu_read_regs_valid_o,
+    input  logic                       apu_read_dep_i,
+    output logic [1:0][5:0]            apu_write_regs_o,
+    output logic [1:0]                 apu_write_regs_valid_o,
+    input  logic                       apu_write_dep_i,
+    output logic                       apu_perf_dep_o,
+    input  logic                       apu_busy_i,
+    input  logic [C_RM-1:0]            frm_i,
+
+    // CSR ID/EX
+    output logic        csr_access_ex_o,
+    output logic [1:0]  csr_op_ex_o,
+    input  PrivLvl_t    current_priv_lvl_i,
+    output logic        csr_irq_sec_o,
+    output logic [6:0]  csr_cause_o,
+    output logic        csr_save_if_o,
+    output logic        csr_save_id_o,
+    output logic        csr_save_ex_o,
+    output logic        csr_restore_mret_id_o,
+    output logic        csr_restore_uret_id_o,
+
+    output logic        csr_restore_dret_id_o,
+
+    // Stack protection
+    output logic        stack_access_o,
+
+    output logic        csr_save_cause_o,
+
+    // hwloop signals
+    output logic [N_HWLP-1:0] [31:0] hwlp_start_o,
+    output logic [N_HWLP-1:0] [31:0] hwlp_end_o,
+    output logic [N_HWLP-1:0] [31:0] hwlp_cnt_o,
+
+    // hwloop signals from CS register
+    input  logic   [N_HWLP_BITS-1:0] csr_hwlp_regid_i,
+    input  logic               [2:0] csr_hwlp_we_i,
+    input  logic              [31:0] csr_hwlp_data_i,
+
+    // Interface to load store unit
+    output logic        data_req_ex_o,
+    output logic        data_we_ex_o,
+    output logic [1:0]  data_type_ex_o,
+    output logic [1:0]  data_sign_ext_ex_o,
+    output logic [1:0]  data_reg_offset_ex_o,
+    output logic        data_load_event_ex_o,
+
+    output logic        data_misaligned_ex_o,
+
+    output logic        prepost_useincr_ex_o,
+    input  logic        data_misaligned_i,
+    input  logic        data_err_i,
+    output logic        data_err_ack_o,
+
+    output logic [5:0]  atop_ex_o,
+    output logic        buffer_ex_o,
+
+    // Interrupt signals
+    input  logic        irq_pending_i,
+    input  logic        irq_sec_i,
+    input  logic [5:0]  irq_id_i,
+    input  logic        m_irq_enable_i,
+    input  logic        u_irq_enable_i,
+    output logic        irq_ack_o,
+    output logic [5:0]  irq_id_o,
+    output logic [5:0]  exc_cause_o,
+
+    // Debug Signal
+    output logic        debug_mode_o,
+    output logic [2:0]  debug_cause_o,
+    output logic        debug_csr_save_o,
+    input  logic        debug_req_i,
+    input  logic        debug_single_step_i,
+    input  logic        debug_ebreakm_i,
+    input  logic        debug_ebreaku_i,
+    input  logic        trigger_match_i,
+
+    // Forward Signals
+    input  logic [5:0]  regfile_waddr_wb_i,
+    input  logic        regfile_we_wb_i,
+    input  logic [31:0] regfile_wdata_wb_i, // From wb_stage: selects data from data memory, ex_stage result and sp rdata
+
+    input  logic [5:0]  regfile_alu_waddr_fw_i,
+    input  logic        regfile_alu_we_fw_i,
+    input  logic [31:0] regfile_alu_wdata_fw_i,
+
+    // from ALU
+    input  logic        mult_multicycle_i,    // when we need multiple cycles in the multiplier and use op c as storage
+
+    // Performance Counters
+    output logic        perf_jump_o,          // we are executing a jump instruction
+    output logic        perf_jr_stall_o,      // jump-register-hazard
+    output logic        perf_ld_stall_o,      // load-use-hazard
+    output logic        perf_pipeline_stall_o //extra cycles from elw
+);
+
+  logic [31:0] instr;
+
+  // Decoder/Controller ID stage internal signals
+  logic        deassert_we;
+
+  logic        illegal_insn_dec;
+  logic        ebrk_insn;
+  logic        mret_insn_dec;
+  logic        uret_insn_dec;
+
+  logic        dret_insn_dec;
+
+  logic        ecall_insn_dec;
+  logic        pipe_flush_dec;
+
+  logic        fencei_insn_dec;
+
+  logic        rega_used_dec;
+  logic        regb_used_dec;
+  logic        regc_used_dec;
+
+  logic        branch_taken_ex;
+  logic [1:0]  jump_in_id;
+  logic [1:0]  jump_in_dec;
+
+  logic        misaligned_stall;
+  logic        jr_stall;
+  logic        load_stall;
+  logic        csr_apu_stall;
+  logic        instr_multicycle;
+  logic        hwloop_mask;
+  logic        halt_id;
+
+
+  // Immediate decoding and sign extension
+  logic [31:0] imm_i_type;
+  logic [31:0] imm_iz_type;
+  logic [31:0] imm_s_type;
+  logic [31:0] imm_sb_type;
+  logic [31:0] imm_u_type;
+  logic [31:0] imm_uj_type;
+  logic [31:0] imm_z_type;
+  logic [31:0] imm_s2_type;
+  logic [31:0] imm_bi_type;
+  logic [31:0] imm_s3_type;
+  logic [31:0] imm_vs_type;
+  logic [31:0] imm_vu_type;
+  logic [31:0] imm_shuffleb_type;
+  logic [31:0] imm_shuffleh_type;
+  logic [31:0] imm_shuffle_type;
+  logic [31:0] imm_clip_type;
+
+  logic [31:0] imm_a;       // contains the immediate for operand b
+  logic [31:0] imm_b;       // contains the immediate for operand b
+
+  logic [31:0] jump_target;       // calculated jump target (-> EX -> IF)
+
+
+
+  // Signals running between controller and exception controller
+  logic       irq_req_ctrl, irq_sec_ctrl;
+  logic [5:0] irq_id_ctrl;
+  logic       exc_ack, exc_kill;// handshake
+
+  // Register file interface
+  logic [5:0]  regfile_addr_ra_id;
+  logic [5:0]  regfile_addr_rb_id;
+  logic [5:0]  regfile_addr_rc_id;
+
+  logic        regfile_fp_a;
+  logic        regfile_fp_b;
+  logic        regfile_fp_c;
+  logic        regfile_fp_d;
+
+  logic        fregfile_ena; // whether the fp register file is enabled/present
+
+  logic [5:0]  regfile_waddr_id;
+  logic [5:0]  regfile_alu_waddr_id;
+  logic        regfile_alu_we_id, regfile_alu_we_dec_id;
+
+  logic [31:0] regfile_data_ra_id;
+  logic [31:0] regfile_data_rb_id;
+  logic [31:0] regfile_data_rc_id;
+
+  // ALU Control
+  logic        alu_en;
+  logic [ALU_OP_WIDTH-1:0] alu_operator;
+  logic [2:0]  alu_op_a_mux_sel;
+  logic [2:0]  alu_op_b_mux_sel;
+  logic [1:0]  alu_op_c_mux_sel;
+  logic [1:0]  regc_mux;
+
+  logic [0:0]  imm_a_mux_sel;
+  logic [3:0]  imm_b_mux_sel;
+  logic [1:0]  jump_target_mux_sel;
+
+  // Multiplier Control
+  logic [2:0]  mult_operator;    // multiplication operation selection
+  logic        mult_en;          // multiplication is used instead of ALU
+  logic        mult_int_en;      // use integer multiplier
+  logic        mult_sel_subword; // Select a subword when doing multiplications
+  logic [1:0]  mult_signed_mode; // Signed mode multiplication at the output of the controller, and before the pipe registers
+  logic        mult_dot_en;      // use dot product
+  logic [1:0]  mult_dot_signed;  // Signed mode dot products (can be mixed types)
+
+  // FPU signals
+  logic [C_FPNEW_FMTBITS-1:0]  fpu_src_fmt;
+  logic [C_FPNEW_FMTBITS-1:0]  fpu_dst_fmt;
+  logic [C_FPNEW_IFMTBITS-1:0] fpu_int_fmt;
+
+  // APU signals
+  logic                        apu_en;
+  logic [WAPUTYPE-1:0]         apu_type;
+  logic [APU_WOP_CPU-1:0]      apu_op;
+  logic [1:0]                  apu_lat;
+  logic [APU_NARGS_CPU-1:0][31:0]                 apu_operands;
+  logic [APU_NDSFLAGS_CPU-1:0] apu_flags;
+  logic [5:0]                  apu_waddr;
+
+  logic [2:0][5:0]            apu_read_regs;
+  logic [2:0]                 apu_read_regs_valid;
+  logic [1:0][5:0]            apu_write_regs;
+  logic [1:0]                 apu_write_regs_valid;
+
+  logic [WAPUTYPE-1:0]        apu_flags_src;
+  logic                       apu_stall;
+  logic [2:0]                 fp_rnd_mode;
+
+  // Register Write Control
+  logic        regfile_we_id;
+  logic        regfile_alu_waddr_mux_sel;
+
+  // Data Memory Control
+  logic        data_we_id;
+  logic [1:0]  data_type_id;
+  logic [1:0]  data_sign_ext_id;
+  logic [1:0]  data_reg_offset_id;
+  logic        data_req_id;
+  logic        data_load_event_id;
+
+  // Atomic memory instruction
+  logic [5:0]  atop_id;
+  logic        buffer_id;
+
+  // hwloop signals
+  logic [N_HWLP_BITS-1:0] hwloop_regid, hwloop_regid_int;
+  logic             [2:0] hwloop_we, hwloop_we_int, hwloop_we_masked;
+  logic                   hwloop_target_mux_sel;
+  logic                   hwloop_start_mux_sel;
+  logic                   hwloop_cnt_mux_sel;
+
+  logic            [31:0] hwloop_target;
+  logic            [31:0] hwloop_start, hwloop_start_int;
+  logic            [31:0] hwloop_end;
+  logic            [31:0] hwloop_cnt, hwloop_cnt_int;
+
+  logic                   hwloop_valid;
+
+  // CSR control
+  logic        csr_access;
+  logic [1:0]  csr_op;
+  logic        csr_status;
+
+  logic        prepost_useincr;
+
+  // Forwarding
+  logic [1:0]  operand_a_fw_mux_sel;
+  logic [1:0]  operand_b_fw_mux_sel;
+  logic [1:0]  operand_c_fw_mux_sel;
+  logic [31:0] operand_a_fw_id;
+  logic [31:0] operand_b_fw_id;
+  logic [31:0] operand_c_fw_id;
+
+  logic [31:0] operand_b, operand_b_vec;
+  logic [31:0] operand_c, operand_c_vec;
+
+  logic [31:0] alu_operand_a;
+  logic [31:0] alu_operand_b;
+  logic [31:0] alu_operand_c;
+
+  // Immediates for ID
+  logic [0:0]  bmask_a_mux;
+  logic [1:0]  bmask_b_mux;
+  logic        alu_bmask_a_mux_sel;
+  logic        alu_bmask_b_mux_sel;
+  logic [0:0]  mult_imm_mux;
+
+  logic [ 4:0] bmask_a_id_imm;
+  logic [ 4:0] bmask_b_id_imm;
+  logic [ 4:0] bmask_a_id;
+  logic [ 4:0] bmask_b_id;
+  logic [ 1:0] imm_vec_ext_id;
+  logic [ 4:0] mult_imm_id;
+
+  logic [ 1:0] alu_vec_mode;
+  logic        scalar_replication;
+  logic        scalar_replication_c;
+
+  // Forwarding detection signals
+  logic        reg_d_ex_is_reg_a_id;
+  logic        reg_d_ex_is_reg_b_id;
+  logic        reg_d_ex_is_reg_c_id;
+  logic        reg_d_wb_is_reg_a_id;
+  logic        reg_d_wb_is_reg_b_id;
+  logic        reg_d_wb_is_reg_c_id;
+  logic        reg_d_alu_is_reg_a_id;
+  logic        reg_d_alu_is_reg_b_id;
+  logic        reg_d_alu_is_reg_c_id;
+
+  logic        stack_access;
+
+  logic        is_clpx, is_subrot;
+
+  logic        mret_dec;
+  logic        uret_dec;
+  logic        dret_dec;
+
+  assign instr = instr_rdata_i;
+
+  // immediate extraction and sign extension
+  assign imm_i_type  = { {20 {instr[31]}}, instr[31:20] };
+  assign imm_iz_type = {            20'b0, instr[31:20] };
+  assign imm_s_type  = { {20 {instr[31]}}, instr[31:25], instr[11:7] };
+  assign imm_sb_type = { {19 {instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0 };
+  assign imm_u_type  = { instr[31:12], 12'b0 };
+  assign imm_uj_type = { {12 {instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0 };
+
+  // immediate for CSR manipulatin (zero extended)
+  assign imm_z_type  = { 27'b0, instr[`REG_S1] };
+
+  assign imm_s2_type = { 27'b0, instr[24:20] };
+  assign imm_bi_type = { {27{instr[24]}}, instr[24:20] };
+  assign imm_s3_type = { 27'b0, instr[29:25] };
+  assign imm_vs_type = { {26 {instr[24]}}, instr[24:20], instr[25] };
+  assign imm_vu_type = { 26'b0, instr[24:20], instr[25] };
+
+  // same format as rS2 for shuffle needs, expands immediate
+  assign imm_shuffleb_type = {6'b0, instr[28:27], 6'b0, instr[24:23], 6'b0, instr[22:21], 6'b0, instr[20], instr[25]};
+  assign imm_shuffleh_type = {15'h0, instr[20], 15'h0, instr[25]};
+
+  // clipping immediate, uses a small barrel shifter to pre-process the
+  // immediate and an adder to subtract 1
+  // The end result is a mask that has 1's set in the lower part
+  // TODO: check if this can be shared with the bit-manipulation unit
+  assign imm_clip_type    = (32'h1 << instr[24:20]) - 1;
+
+  //-----------------------------------------------------------------------------
+  //-- FPU Register file enable:
+  //-- Taken from Cluster Config Reg if FPU reg file exists, or always disabled
+  //-----------------------------------------------------------------------------
+  assign fregfile_ena = FPU && !PULP_ZFINX ? 1'b1 : 1'b0;
+
+  //---------------------------------------------------------------------------
+  // source register selection regfile_fp_x=1 <=> REG_x is a FP-register
+  //---------------------------------------------------------------------------
+  assign regfile_addr_ra_id = {fregfile_ena & regfile_fp_a, instr[`REG_S1]};
+  assign regfile_addr_rb_id = {fregfile_ena & regfile_fp_b, instr[`REG_S2]};
+
+  // register C mux
+  always_comb begin
+    unique case (regc_mux)
+      REGC_ZERO:  regfile_addr_rc_id = '0;
+      REGC_RD:    regfile_addr_rc_id = {fregfile_ena & regfile_fp_c, instr[`REG_D]};
+      REGC_S1:    regfile_addr_rc_id = {fregfile_ena & regfile_fp_c, instr[`REG_S1]};
+      REGC_S4:    regfile_addr_rc_id = {fregfile_ena & regfile_fp_c, instr[`REG_S4]};
+      default:    regfile_addr_rc_id = '0;
+    endcase
+  end
+
+  //---------------------------------------------------------------------------
+  // destination registers regfile_fp_d=1 <=> REG_D is a FP-register
+  //---------------------------------------------------------------------------
+  assign regfile_waddr_id = {fregfile_ena & regfile_fp_d, instr[`REG_D]};
+
+  // Second Register Write Address Selection
+  // Used for prepost load/store and multiplier
+  assign regfile_alu_waddr_id = regfile_alu_waddr_mux_sel ?
+                                regfile_waddr_id : regfile_addr_ra_id;
+
+  // Forwarding control signals
+  assign reg_d_ex_is_reg_a_id  = (regfile_waddr_ex_o     == regfile_addr_ra_id) && (rega_used_dec == 1'b1) && (regfile_addr_ra_id != '0);
+  assign reg_d_ex_is_reg_b_id  = (regfile_waddr_ex_o     == regfile_addr_rb_id) && (regb_used_dec == 1'b1) && (regfile_addr_rb_id != '0);
+  assign reg_d_ex_is_reg_c_id  = (regfile_waddr_ex_o     == regfile_addr_rc_id) && (regc_used_dec == 1'b1) && (regfile_addr_rc_id != '0);
+  assign reg_d_wb_is_reg_a_id  = (regfile_waddr_wb_i     == regfile_addr_ra_id) && (rega_used_dec == 1'b1) && (regfile_addr_ra_id != '0);
+  assign reg_d_wb_is_reg_b_id  = (regfile_waddr_wb_i     == regfile_addr_rb_id) && (regb_used_dec == 1'b1) && (regfile_addr_rb_id != '0);
+  assign reg_d_wb_is_reg_c_id  = (regfile_waddr_wb_i     == regfile_addr_rc_id) && (regc_used_dec == 1'b1) && (regfile_addr_rc_id != '0);
+  assign reg_d_alu_is_reg_a_id = (regfile_alu_waddr_fw_i == regfile_addr_ra_id) && (rega_used_dec == 1'b1) && (regfile_addr_ra_id != '0);
+  assign reg_d_alu_is_reg_b_id = (regfile_alu_waddr_fw_i == regfile_addr_rb_id) && (regb_used_dec == 1'b1) && (regfile_addr_rb_id != '0);
+  assign reg_d_alu_is_reg_c_id = (regfile_alu_waddr_fw_i == regfile_addr_rc_id) && (regc_used_dec == 1'b1) && (regfile_addr_rc_id != '0);
+
+
+  // kill instruction in the IF/ID stage by setting the instr_valid_id control
+  // signal to 0 for instructions that are done
+  assign clear_instr_valid_o = id_ready_o | halt_id | branch_taken_ex;
+
+  assign branch_taken_ex     = branch_in_ex_o & branch_decision_i;
+
+
+  assign mult_en = mult_int_en | mult_dot_en;
+
+  ///////////////////////////////////////////////
+  //  _   ___        ___     ___   ___  ____   //
+  // | | | \ \      / / |   / _ \ / _ \|  _ \  //
+  // | |_| |\ \ /\ / /| |  | | | | | | | |_) | //
+  // |  _  | \ V  V / | |__| |_| | |_| |  __/  //
+  // |_| |_|  \_/\_/  |_____\___/ \___/|_|     //
+  //                                           //
+  ///////////////////////////////////////////////
+
+  // hwloop register id
+  assign hwloop_regid_int = instr[7];   // rd contains hwloop register id
+
+  // hwloop target mux
+  always_comb begin
+    case (hwloop_target_mux_sel)
+      1'b0: hwloop_target = pc_id_i + {imm_iz_type[30:0], 1'b0};
+      1'b1: hwloop_target = pc_id_i + {imm_z_type[30:0], 1'b0};
+    endcase
+  end
+
+  // hwloop start mux
+  always_comb begin
+    case (hwloop_start_mux_sel)
+      1'b0: hwloop_start_int = hwloop_target;   // for PC + I imm
+      1'b1: hwloop_start_int = pc_if_i;         // for next PC
+    endcase
+  end
+
+
+  // hwloop cnt mux
+  always_comb begin : hwloop_cnt_mux
+    case (hwloop_cnt_mux_sel)
+      1'b0: hwloop_cnt_int = imm_iz_type;
+      1'b1: hwloop_cnt_int = operand_a_fw_id;
+    endcase;
+  end
+
+  /*
+    when hwloop_mask is 1, the controller is about to take an interrupt
+    the xEPC is going to have the hwloop instruction PC, therefore, do not update the
+    hwloop registers to make clear that the instruction hasn't been executed.
+    Although it may not be a HW bugs causing uninteded behaviours,
+    it helps verifications processes when checking the hwloop regs
+  */
+  assign hwloop_we_masked = hwloop_we_int & ~{3{hwloop_mask}} & {3{id_ready_o}};
+
+  // multiplex between access from instructions and access via CSR registers
+  assign hwloop_start = hwloop_we_masked[0] ? hwloop_start_int : csr_hwlp_data_i;
+  assign hwloop_end   = hwloop_we_masked[1] ? hwloop_target    : csr_hwlp_data_i;
+  assign hwloop_cnt   = hwloop_we_masked[2] ? hwloop_cnt_int   : csr_hwlp_data_i;
+  assign hwloop_regid = (|hwloop_we_masked) ? hwloop_regid_int : csr_hwlp_regid_i;
+  assign hwloop_we    = (|hwloop_we_masked) ? hwloop_we_masked  : csr_hwlp_we_i;
+
+
+  //////////////////////////////////////////////////////////////////
+  //      _                         _____                    _    //
+  //     | |_   _ _ __ ___  _ __   |_   _|_ _ _ __ __ _  ___| |_  //
+  //  _  | | | | | '_ ` _ \| '_ \    | |/ _` | '__/ _` |/ _ \ __| //
+  // | |_| | |_| | | | | | | |_) |   | | (_| | | | (_| |  __/ |_  //
+  //  \___/ \__,_|_| |_| |_| .__/    |_|\__,_|_|  \__, |\___|\__| //
+  //                       |_|                    |___/           //
+  //////////////////////////////////////////////////////////////////
+
+  always_comb begin : jump_target_mux
+    unique case (jump_target_mux_sel)
+      JT_JAL:  jump_target = pc_id_i + imm_uj_type;
+      JT_COND: jump_target = pc_id_i + imm_sb_type;
+
+      // JALR: Cannot forward RS1, since the path is too long
+      JT_JALR: jump_target = regfile_data_ra_id + imm_i_type;
+      default:  jump_target = regfile_data_ra_id + imm_i_type;
+    endcase
+  end
+
+  assign jump_target_o = jump_target;
+
+
+  ////////////////////////////////////////////////////////
+  //   ___                                 _      _     //
+  //  / _ \ _ __   ___ _ __ __ _ _ __   __| |    / \    //
+  // | | | | '_ \ / _ \ '__/ _` | '_ \ / _` |   / _ \   //
+  // | |_| | |_) |  __/ | | (_| | | | | (_| |  / ___ \  //
+  //  \___/| .__/ \___|_|  \__,_|_| |_|\__,_| /_/   \_\ //
+  //       |_|                                          //
+  ////////////////////////////////////////////////////////
+
+  // ALU_Op_a Mux
+  always_comb begin : alu_operand_a_mux
+    case (alu_op_a_mux_sel)
+      OP_A_REGA_OR_FWD:  alu_operand_a = operand_a_fw_id;
+      OP_A_REGB_OR_FWD:  alu_operand_a = operand_b_fw_id;
+      OP_A_REGC_OR_FWD:  alu_operand_a = operand_c_fw_id;
+      OP_A_CURRPC:       alu_operand_a = pc_id_i;
+      OP_A_IMM:          alu_operand_a = imm_a;
+      default:           alu_operand_a = operand_a_fw_id;
+    endcase; // case (alu_op_a_mux_sel)
+  end
+
+  always_comb begin : immediate_a_mux
+    unique case (imm_a_mux_sel)
+      IMMA_Z:      imm_a = imm_z_type;
+      IMMA_ZERO:   imm_a = '0;
+      default:     imm_a = '0;
+    endcase
+  end
+
+  // Operand a forwarding mux
+  always_comb begin : operand_a_fw_mux
+    case (operand_a_fw_mux_sel)
+      SEL_FW_EX:    operand_a_fw_id = regfile_alu_wdata_fw_i;
+      SEL_FW_WB:    operand_a_fw_id = regfile_wdata_wb_i;
+      SEL_REGFILE:  operand_a_fw_id = regfile_data_ra_id;
+      default:      operand_a_fw_id = regfile_data_ra_id;
+    endcase; // case (operand_a_fw_mux_sel)
+  end
+
+  //////////////////////////////////////////////////////
+  //   ___                                 _   ____   //
+  //  / _ \ _ __   ___ _ __ __ _ _ __   __| | | __ )  //
+  // | | | | '_ \ / _ \ '__/ _` | '_ \ / _` | |  _ \  //
+  // | |_| | |_) |  __/ | | (_| | | | | (_| | | |_) | //
+  //  \___/| .__/ \___|_|  \__,_|_| |_|\__,_| |____/  //
+  //       |_|                                        //
+  //////////////////////////////////////////////////////
+
+  // Immediate Mux for operand B
+  // TODO: check if sign-extension stuff works well here, maybe able to save
+  // some area here
+  always_comb begin : immediate_b_mux
+    unique case (imm_b_mux_sel)
+      IMMB_I:      imm_b = imm_i_type;
+      IMMB_S:      imm_b = imm_s_type;
+      IMMB_U:      imm_b = imm_u_type;
+      IMMB_PCINCR: imm_b = (is_compressed_i && (~data_misaligned_i)) ? 32'h2 : 32'h4;
+      IMMB_S2:     imm_b = imm_s2_type;
+      IMMB_BI:     imm_b = imm_bi_type;
+      IMMB_S3:     imm_b = imm_s3_type;
+      IMMB_VS:     imm_b = imm_vs_type;
+      IMMB_VU:     imm_b = imm_vu_type;
+      IMMB_SHUF:   imm_b = imm_shuffle_type;
+      IMMB_CLIP:   imm_b = {1'b0, imm_clip_type[31:1]};
+      default:     imm_b = imm_i_type;
+    endcase
+  end
+
+  // ALU_Op_b Mux
+  always_comb begin : alu_operand_b_mux
+    case (alu_op_b_mux_sel)
+      OP_B_REGA_OR_FWD:  operand_b = operand_a_fw_id;
+      OP_B_REGB_OR_FWD:  operand_b = operand_b_fw_id;
+      OP_B_REGC_OR_FWD:  operand_b = operand_c_fw_id;
+      OP_B_IMM:          operand_b = imm_b;
+      OP_B_BMASK:        operand_b = $unsigned(operand_b_fw_id[4:0]);
+      default:           operand_b = operand_b_fw_id;
+    endcase // case (alu_op_b_mux_sel)
+  end
+
+
+  // scalar replication for operand B and shuffle type
+  always_comb begin
+    if (alu_vec_mode == VEC_MODE8) begin
+      operand_b_vec    = {4{operand_b[7:0]}};
+      imm_shuffle_type = imm_shuffleb_type;
+    end else begin
+      operand_b_vec    = {2{operand_b[15:0]}};
+      imm_shuffle_type = imm_shuffleh_type;
+    end
+  end
+
+  // choose normal or scalar replicated version of operand b
+  assign alu_operand_b = (scalar_replication == 1'b1) ? operand_b_vec : operand_b;
+
+
+  // Operand b forwarding mux
+  always_comb begin : operand_b_fw_mux
+    case (operand_b_fw_mux_sel)
+      SEL_FW_EX:    operand_b_fw_id = regfile_alu_wdata_fw_i;
+      SEL_FW_WB:    operand_b_fw_id = regfile_wdata_wb_i;
+      SEL_REGFILE:  operand_b_fw_id = regfile_data_rb_id;
+      default:      operand_b_fw_id = regfile_data_rb_id;
+    endcase; // case (operand_b_fw_mux_sel)
+  end
+
+
+  //////////////////////////////////////////////////////
+  //   ___                                 _    ____  //
+  //  / _ \ _ __   ___ _ __ __ _ _ __   __| |  / ___| //
+  // | | | | '_ \ / _ \ '__/ _` | '_ \ / _` | | |     //
+  // | |_| | |_) |  __/ | | (_| | | | | (_| | | |___  //
+  //  \___/| .__/ \___|_|  \__,_|_| |_|\__,_|  \____| //
+  //       |_|                                        //
+  //////////////////////////////////////////////////////
+
+  // ALU OP C Mux
+  always_comb begin : alu_operand_c_mux
+    case (alu_op_c_mux_sel)
+      OP_C_REGC_OR_FWD:  operand_c = operand_c_fw_id;
+      OP_C_REGB_OR_FWD:  operand_c = operand_b_fw_id;
+      OP_C_JT:           operand_c = jump_target;
+      default:           operand_c = operand_c_fw_id;
+    endcase // case (alu_op_c_mux_sel)
+  end
+
+
+  // scalar replication for operand C and shuffle type
+  always_comb begin
+    if (alu_vec_mode == VEC_MODE8) begin
+      operand_c_vec    = {4{operand_c[7:0]}};
+    end else begin
+      operand_c_vec    = {2{operand_c[15:0]}};
+    end
+  end
+
+  // choose normal or scalar replicated version of operand b
+  assign alu_operand_c = (scalar_replication_c == 1'b1) ? operand_c_vec : operand_c;
+
+
+  // Operand c forwarding mux
+  always_comb begin : operand_c_fw_mux
+    case (operand_c_fw_mux_sel)
+      SEL_FW_EX:    operand_c_fw_id = regfile_alu_wdata_fw_i;
+      SEL_FW_WB:    operand_c_fw_id = regfile_wdata_wb_i;
+      SEL_REGFILE:  operand_c_fw_id = regfile_data_rc_id;
+      default:      operand_c_fw_id = regfile_data_rc_id;
+    endcase; // case (operand_c_fw_mux_sel)
+  end
+
+
+  ///////////////////////////////////////////////////////////////////////////
+  //  ___                              _ _       _              ___ ____   //
+  // |_ _|_ __ ___  _ __ ___   ___  __| (_) __ _| |_ ___  ___  |_ _|  _ \  //
+  //  | || '_ ` _ \| '_ ` _ \ / _ \/ _` | |/ _` | __/ _ \/ __|  | || | | | //
+  //  | || | | | | | | | | | |  __/ (_| | | (_| | ||  __/\__ \  | || |_| | //
+  // |___|_| |_| |_|_| |_| |_|\___|\__,_|_|\__,_|\__\___||___/ |___|____/  //
+  //                                                                       //
+  ///////////////////////////////////////////////////////////////////////////
+
+  always_comb begin
+    unique case (bmask_a_mux)
+      BMASK_A_ZERO: bmask_a_id_imm = '0;
+      BMASK_A_S3:   bmask_a_id_imm = imm_s3_type[4:0];
+      default:      bmask_a_id_imm = '0;
+    endcase
+  end
+  always_comb begin
+    unique case (bmask_b_mux)
+      BMASK_B_ZERO: bmask_b_id_imm = '0;
+      BMASK_B_ONE:  bmask_b_id_imm = 5'd1;
+      BMASK_B_S2:   bmask_b_id_imm = imm_s2_type[4:0];
+      BMASK_B_S3:   bmask_b_id_imm = imm_s3_type[4:0];
+      default:      bmask_b_id_imm = '0;
+    endcase
+  end
+
+  always_comb begin
+    unique case (alu_bmask_a_mux_sel)
+      BMASK_A_IMM: bmask_a_id = bmask_a_id_imm;
+      BMASK_A_REG: bmask_a_id = operand_b_fw_id[9:5];
+      default:     bmask_a_id = bmask_a_id_imm;
+    endcase
+  end
+  always_comb begin
+    unique case (alu_bmask_b_mux_sel)
+      BMASK_B_IMM: bmask_b_id = bmask_b_id_imm;
+      BMASK_B_REG: bmask_b_id = operand_b_fw_id[4:0];
+      default:     bmask_b_id = bmask_b_id_imm;
+    endcase
+  end
+
+  assign imm_vec_ext_id = imm_vu_type[1:0];
+
+
+  always_comb begin
+    unique case (mult_imm_mux)
+      MIMM_ZERO: mult_imm_id = '0;
+      MIMM_S3:   mult_imm_id = imm_s3_type[4:0];
+      default:   mult_imm_id = '0;
+    endcase
+  end
+
+  /////////////////////////////
+  // APU operand assignment  //
+  /////////////////////////////
+  // read regs
+  generate
+    if (APU == 1) begin : apu_op_preparation
+
+      if (APU_NARGS_CPU >= 1)
+       assign apu_operands[0] = alu_operand_a;
+      if (APU_NARGS_CPU >= 2)
+       assign apu_operands[1] = alu_operand_b;
+      if (APU_NARGS_CPU >= 3)
+       assign apu_operands[2] = alu_operand_c;
+
+      // write reg
+      assign apu_waddr = regfile_alu_waddr_id;
+
+      // flags
+      always_comb begin
+        unique case (apu_flags_src)
+          APU_FLAGS_INT_MULT:
+            apu_flags = {7'h0 , mult_imm_id, mult_signed_mode, mult_sel_subword};
+          APU_FLAGS_DSP_MULT:
+            apu_flags = {13'h0, mult_dot_signed};
+          APU_FLAGS_FP:
+            if (FPU == 1)
+              apu_flags = fp_rnd_mode;
+            else
+              apu_flags = '0;
+          APU_FLAGS_FPNEW:
+            if (FPU == 1)
+              apu_flags = {fpu_int_fmt, fpu_src_fmt, fpu_dst_fmt, fp_rnd_mode};
+            else
+              apu_flags = '0;
+          default:
+            apu_flags = '0;
+        endcase
+       end
+
+      // dependency checks
+      always_comb begin
+        unique case (alu_op_a_mux_sel)
+          OP_A_REGA_OR_FWD: begin
+             apu_read_regs[0]        = regfile_addr_ra_id;
+             apu_read_regs_valid [0] = 1'b1;
+          end // OP_A_REGA_OR_FWD:
+          OP_A_REGB_OR_FWD: begin
+             apu_read_regs[0]        = regfile_addr_rb_id;
+             apu_read_regs_valid[0]  = 1'b1;
+          end
+          default: begin
+             apu_read_regs[0]        = regfile_addr_ra_id;
+             apu_read_regs_valid [0] = 1'b0;
+          end
+        endcase
+       end
+
+      always_comb begin
+        unique case (alu_op_b_mux_sel)
+          OP_B_REGA_OR_FWD: begin
+             apu_read_regs[1]       = regfile_addr_ra_id;
+             apu_read_regs_valid[1] = 1'b1;
+          end
+          OP_B_REGB_OR_FWD: begin
+             apu_read_regs[1]       = regfile_addr_rb_id;
+             apu_read_regs_valid[1] = 1'b1;
+          end
+          OP_B_REGC_OR_FWD: begin
+             apu_read_regs[1]       = regfile_addr_rc_id;
+             apu_read_regs_valid[1] = 1'b1;
+          end
+          default: begin
+             apu_read_regs[1]        = regfile_addr_rb_id;
+             apu_read_regs_valid [1] = 1'b0;
+          end
+        endcase
+       end
+
+      always_comb begin
+        unique case (alu_op_c_mux_sel)
+          OP_C_REGB_OR_FWD: begin
+             apu_read_regs[2]       = regfile_addr_rb_id;
+             apu_read_regs_valid[2] = 1'b1;
+          end
+          OP_C_REGC_OR_FWD: begin
+             apu_read_regs[2]       = regfile_addr_rc_id;
+             apu_read_regs_valid[2] = 1'b1;
+          end
+          default: begin
+             apu_read_regs[2]        = regfile_addr_rc_id;
+             apu_read_regs_valid [2] = 1'b0;
+          end
+        endcase
+       end
+
+      assign apu_write_regs[0]        = regfile_alu_waddr_id;
+      assign apu_write_regs_valid [0] = regfile_alu_we_id;
+
+      assign apu_write_regs[1]        = regfile_waddr_id;
+      assign apu_write_regs_valid[1]  = regfile_we_id;
+
+      assign apu_read_regs_o          = apu_read_regs;
+      assign apu_read_regs_valid_o    = apu_read_regs_valid;
+
+      assign apu_write_regs_o         = apu_write_regs;
+      assign apu_write_regs_valid_o   = apu_write_regs_valid;
+    end else begin
+      for (genvar i=0; i<APU_NARGS_CPU; i++) begin : apu_tie_off
+        assign apu_operands[i]       = '0;
+      end
+
+      assign apu_read_regs           = '0;
+      assign apu_read_regs_valid     = '0;
+      assign apu_write_regs          = '0;
+      assign apu_write_regs_valid    = '0;
+      assign apu_waddr               = '0;
+      assign apu_flags               = '0;
+      assign apu_write_regs_o        = '0;
+      assign apu_read_regs_o         = '0;
+      assign apu_write_regs_valid_o  = '0;
+      assign apu_read_regs_valid_o   = '0;
+    end
+  endgenerate
+
+  assign apu_perf_dep_o      = apu_stall;
+  // stall when we access the CSR after a multicycle APU instruction
+  assign csr_apu_stall       = (csr_access & (apu_en_ex_o & (apu_lat_ex_o[1] == 1'b1) | apu_busy_i));
+
+`ifndef SYNTHESIS
+  always_comb begin
+    if (FPU==1 && SHARED_FP!=1) begin
+      assert (APU_NDSFLAGS_CPU >= C_RM+2*C_FPNEW_FMTBITS+C_FPNEW_IFMTBITS)
+        else $error("[apu] APU_NDSFLAGS_CPU APU flagbits is smaller than %0d", C_RM+2*C_FPNEW_FMTBITS+C_FPNEW_IFMTBITS);
+    end
+  end
+`endif
+
+
+  /////////////////////////////////////////////////////////
+  //  ____  _____ ____ ___ ____ _____ _____ ____  ____   //
+  // |  _ \| ____/ ___|_ _/ ___|_   _| ____|  _ \/ ___|  //
+  // | |_) |  _|| |  _ | |\___ \ | | |  _| | |_) \___ \  //
+  // |  _ <| |__| |_| || | ___) || | | |___|  _ < ___) | //
+  // |_| \_\_____\____|___|____/ |_| |_____|_| \_\____/  //
+  //                                                     //
+  /////////////////////////////////////////////////////////
+  riscv_register_file
+    #(
+      .ADDR_WIDTH(6),
+      .FPU(FPU)
+     )
+  registers_i
+  (
+    .clk                ( clk                ),
+    .rst_n              ( rst_n              ),
+
+    .test_en_i          ( scan_cg_en_i       ),
+
+    .fregfile_disable_i ( 1'b0               ),
+
+    // Read port a
+    .raddr_a_i          ( regfile_addr_ra_id ),
+    .rdata_a_o          ( regfile_data_ra_id ),
+
+    // Read port b
+    .raddr_b_i          ( regfile_addr_rb_id ),
+    .rdata_b_o          ( regfile_data_rb_id ),
+
+    // Read port c
+    .raddr_c_i          ( regfile_addr_rc_id ),
+    .rdata_c_o          ( regfile_data_rc_id ),
+
+    // Write port a
+    .waddr_a_i          ( regfile_waddr_wb_i ),
+    .wdata_a_i          ( regfile_wdata_wb_i ),
+    .we_a_i             ( regfile_we_wb_i    ),
+
+    // Write port b
+    .waddr_b_i          ( regfile_alu_waddr_fw_i ),
+    .wdata_b_i          ( regfile_alu_wdata_fw_i ),
+    .we_b_i             ( regfile_alu_we_fw_i )
+  );
+
+
+
+
+  ///////////////////////////////////////////////
+  //  ____  _____ ____ ___  ____  _____ ____   //
+  // |  _ \| ____/ ___/ _ \|  _ \| ____|  _ \  //
+  // | | | |  _|| |  | | | | | | |  _| | |_) | //
+  // | |_| | |__| |__| |_| | |_| | |___|  _ <  //
+  // |____/|_____\____\___/|____/|_____|_| \_\ //
+  //                                           //
+  ///////////////////////////////////////////////
+
+  riscv_decoder
+    #(
+      .PULP_HWLP           ( PULP_HWLP            ),
+      .A_EXTENSION         ( A_EXTENSION          ),
+      .FPU                 ( FPU                  ),
+      .FP_DIVSQRT          ( FP_DIVSQRT           ),
+      .PULP_SECURE         ( PULP_SECURE          ),
+      .USE_PMP             ( USE_PMP              ),
+      .SHARED_FP           ( SHARED_FP            ),
+      .SHARED_DSP_MULT     ( SHARED_DSP_MULT      ),
+      .SHARED_INT_MULT     ( SHARED_INT_MULT      ),
+      .SHARED_INT_DIV      ( SHARED_INT_DIV       ),
+      .SHARED_FP_DIVSQRT   ( SHARED_FP_DIVSQRT    ),
+      .WAPUTYPE            ( WAPUTYPE             ),
+      .APU_WOP_CPU         ( APU_WOP_CPU          ),
+      .DEBUG_TRIGGER_EN    ( DEBUG_TRIGGER_EN     )
+      )
+  decoder_i
+  (
+    // controller related signals
+    .deassert_we_i                   ( deassert_we               ),
+    .data_misaligned_i               ( data_misaligned_i         ),
+    .mult_multicycle_i               ( mult_multicycle_i         ),
+    .instr_multicycle_o              ( instr_multicycle          ),
+
+    .illegal_insn_o                  ( illegal_insn_dec          ),
+    .ebrk_insn_o                     ( ebrk_insn                 ),
+
+    .mret_insn_o                     ( mret_insn_dec             ),
+    .uret_insn_o                     ( uret_insn_dec             ),
+    .dret_insn_o                     ( dret_insn_dec             ),
+
+    .mret_dec_o                      ( mret_dec                  ),
+    .uret_dec_o                      ( uret_dec                  ),
+    .dret_dec_o                      ( dret_dec                  ),
+
+    .ecall_insn_o                    ( ecall_insn_dec            ),
+    .pipe_flush_o                    ( pipe_flush_dec            ),
+
+    .fencei_insn_o                   ( fencei_insn_dec           ),
+
+    .rega_used_o                     ( rega_used_dec             ),
+    .regb_used_o                     ( regb_used_dec             ),
+    .regc_used_o                     ( regc_used_dec             ),
+
+    .reg_fp_a_o                      ( regfile_fp_a              ),
+    .reg_fp_b_o                      ( regfile_fp_b              ),
+    .reg_fp_c_o                      ( regfile_fp_c              ),
+    .reg_fp_d_o                      ( regfile_fp_d              ),
+
+    .bmask_a_mux_o                   ( bmask_a_mux               ),
+    .bmask_b_mux_o                   ( bmask_b_mux               ),
+    .alu_bmask_a_mux_sel_o           ( alu_bmask_a_mux_sel       ),
+    .alu_bmask_b_mux_sel_o           ( alu_bmask_b_mux_sel       ),
+
+    // from IF/ID pipeline
+    .instr_rdata_i                   ( instr                     ),
+    .illegal_c_insn_i                ( illegal_c_insn_i          ),
+
+    // ALU signals
+    .alu_en_o                        ( alu_en                    ),
+    .alu_operator_o                  ( alu_operator              ),
+    .alu_op_a_mux_sel_o              ( alu_op_a_mux_sel          ),
+    .alu_op_b_mux_sel_o              ( alu_op_b_mux_sel          ),
+    .alu_op_c_mux_sel_o              ( alu_op_c_mux_sel          ),
+    .alu_vec_mode_o                  ( alu_vec_mode              ),
+    .scalar_replication_o            ( scalar_replication        ),
+    .scalar_replication_c_o          ( scalar_replication_c      ),
+    .imm_a_mux_sel_o                 ( imm_a_mux_sel             ),
+    .imm_b_mux_sel_o                 ( imm_b_mux_sel             ),
+    .regc_mux_o                      ( regc_mux                  ),
+    .is_clpx_o                       ( is_clpx                   ),
+    .is_subrot_o                     ( is_subrot                 ),
+
+    // MUL signals
+    .mult_operator_o                 ( mult_operator             ),
+    .mult_int_en_o                   ( mult_int_en               ),
+    .mult_sel_subword_o              ( mult_sel_subword          ),
+    .mult_signed_mode_o              ( mult_signed_mode          ),
+    .mult_imm_mux_o                  ( mult_imm_mux              ),
+    .mult_dot_en_o                   ( mult_dot_en               ),
+    .mult_dot_signed_o               ( mult_dot_signed           ),
+
+    // FPU / APU signals
+    .frm_i                           ( frm_i                     ),
+    .fpu_src_fmt_o                   ( fpu_src_fmt               ),
+    .fpu_dst_fmt_o                   ( fpu_dst_fmt               ),
+    .fpu_int_fmt_o                   ( fpu_int_fmt               ),
+    .apu_en_o                        ( apu_en                    ),
+    .apu_type_o                      ( apu_type                  ),
+    .apu_op_o                        ( apu_op                    ),
+    .apu_lat_o                       ( apu_lat                   ),
+    .apu_flags_src_o                 ( apu_flags_src             ),
+    .fp_rnd_mode_o                   ( fp_rnd_mode               ),
+
+    // Register file control signals
+    .regfile_mem_we_o                ( regfile_we_id             ),
+    .regfile_alu_we_o                ( regfile_alu_we_id         ),
+    .regfile_alu_we_dec_o            ( regfile_alu_we_dec_id     ),
+    .regfile_alu_waddr_sel_o         ( regfile_alu_waddr_mux_sel ),
+
+    // CSR control signals
+    .csr_access_o                    ( csr_access                ),
+    .csr_status_o                    ( csr_status                ),
+    .csr_op_o                        ( csr_op                    ),
+    .current_priv_lvl_i              ( current_priv_lvl_i        ),
+
+    // Stack protection
+    .stack_access_o                  ( stack_access              ),
+
+    // Data bus interface
+    .data_req_o                      ( data_req_id               ),
+    .data_we_o                       ( data_we_id                ),
+    .prepost_useincr_o               ( prepost_useincr           ),
+    .data_type_o                     ( data_type_id              ),
+    .data_sign_extension_o           ( data_sign_ext_id          ),
+    .data_reg_offset_o               ( data_reg_offset_id        ),
+    .data_load_event_o               ( data_load_event_id        ),
+
+    // Atomic memory access
+    .atop_o                          ( atop_id                   ),
+    .buffer_o                        ( buffer_id                 ),
+
+    // hwloop signals
+    .hwloop_we_o                     ( hwloop_we_int             ),
+    .hwloop_target_mux_sel_o         ( hwloop_target_mux_sel     ),
+    .hwloop_start_mux_sel_o          ( hwloop_start_mux_sel      ),
+    .hwloop_cnt_mux_sel_o            ( hwloop_cnt_mux_sel        ),
+
+    // debug mode
+    .debug_mode_i                    ( debug_mode_o              ),
+
+    // jump/branches
+    .jump_in_dec_o                   ( jump_in_dec               ),
+    .jump_in_id_o                    ( jump_in_id                ),
+    .jump_target_mux_sel_o           ( jump_target_mux_sel       )
+
+  );
+
+  ////////////////////////////////////////////////////////////////////
+  //    ____ ___  _   _ _____ ____   ___  _     _     _____ ____    //
+  //   / ___/ _ \| \ | |_   _|  _ \ / _ \| |   | |   | ____|  _ \   //
+  //  | |  | | | |  \| | | | | |_) | | | | |   | |   |  _| | |_) |  //
+  //  | |__| |_| | |\  | | | |  _ <| |_| | |___| |___| |___|  _ <   //
+  //   \____\___/|_| \_| |_| |_| \_\\___/|_____|_____|_____|_| \_\  //
+  //                                                                //
+  ////////////////////////////////////////////////////////////////////
+
+  riscv_controller
+  #(
+    .FPU ( FPU )
+  )
+  controller_i
+  (
+    .clk                            ( clk                    ),
+    .rst_n                          ( rst_n                  ),
+
+    .fetch_enable_i                 ( fetch_enable_i         ),
+    .ctrl_busy_o                    ( ctrl_busy_o            ),
+    .first_fetch_o                  ( core_ctrl_firstfetch_o ),
+    .is_decoding_o                  ( is_decoding_o          ),
+    .is_fetch_failed_i              ( is_fetch_failed_i      ),
+
+    // decoder related signals
+    .deassert_we_o                  ( deassert_we            ),
+
+    .illegal_insn_i                 ( illegal_insn_dec       ),
+    .ecall_insn_i                   ( ecall_insn_dec         ),
+    .mret_insn_i                    ( mret_insn_dec          ),
+    .uret_insn_i                    ( uret_insn_dec          ),
+
+    .dret_insn_i                    ( dret_insn_dec          ),
+
+    .mret_dec_i                     ( mret_dec               ),
+    .uret_dec_i                     ( uret_dec               ),
+    .dret_dec_i                     ( dret_dec               ),
+
+
+    .pipe_flush_i                   ( pipe_flush_dec         ),
+    .ebrk_insn_i                    ( ebrk_insn              ),
+    .fencei_insn_i                  ( fencei_insn_dec        ),
+    .csr_status_i                   ( csr_status             ),
+    .instr_multicycle_i             ( instr_multicycle       ),
+
+    .hwloop_mask_o                  ( hwloop_mask            ),
+
+    // from IF/ID pipeline
+    .instr_valid_i                  ( instr_valid_i          ),
+
+    // from prefetcher
+    .instr_req_o                    ( instr_req_o            ),
+
+    // to prefetcher
+    .pc_set_o                       ( pc_set_o               ),
+    .pc_mux_o                       ( pc_mux_o               ),
+    .exc_pc_mux_o                   ( exc_pc_mux_o           ),
+    .exc_cause_o                    ( exc_cause_o            ),
+    .trap_addr_mux_o                ( trap_addr_mux_o        ),
+
+    // LSU
+    .data_req_ex_i                  ( data_req_ex_o          ),
+    .data_we_ex_i                   ( data_we_ex_o           ),
+    .data_misaligned_i              ( data_misaligned_i      ),
+    .data_load_event_i              ( data_load_event_id     ),
+    .data_err_i                     ( data_err_i             ),
+    .data_err_ack_o                 ( data_err_ack_o         ),
+
+    // ALU
+    .mult_multicycle_i              ( mult_multicycle_i      ),
+
+    // APU
+    .apu_en_i                       ( apu_en                 ),
+    .apu_read_dep_i                 ( apu_read_dep_i         ),
+    .apu_write_dep_i                ( apu_write_dep_i        ),
+
+    .apu_stall_o                    ( apu_stall              ),
+
+    // jump/branch control
+    .branch_taken_ex_i              ( branch_taken_ex        ),
+    .jump_in_id_i                   ( jump_in_id             ),
+    .jump_in_dec_i                  ( jump_in_dec            ),
+
+    // Interrupt Controller Signals
+    .irq_pending_i                  ( irq_pending_i          ),
+    .irq_req_ctrl_i                 ( irq_req_ctrl           ),
+    .irq_sec_ctrl_i                 ( irq_sec_ctrl           ),
+    .irq_id_ctrl_i                  ( irq_id_ctrl            ),
+    .m_IE_i                         ( m_irq_enable_i         ),
+    .u_IE_i                         ( u_irq_enable_i         ),
+    .current_priv_lvl_i             ( current_priv_lvl_i     ),
+
+    .irq_ack_o                      ( irq_ack_o              ),
+    .irq_id_o                       ( irq_id_o               ),
+
+    .exc_ack_o                      ( exc_ack                ),
+    .exc_kill_o                     ( exc_kill               ),
+
+    // Debug Signal
+    .debug_mode_o                   ( debug_mode_o           ),
+    .debug_cause_o                  ( debug_cause_o          ),
+    .debug_csr_save_o               ( debug_csr_save_o       ),
+    .debug_req_i                    ( debug_req_i            ),
+    .debug_single_step_i            ( debug_single_step_i    ),
+    .debug_ebreakm_i                ( debug_ebreakm_i        ),
+    .debug_ebreaku_i                ( debug_ebreaku_i        ),
+    .trigger_match_i                ( trigger_match_i        ),
+
+    // CSR Controller Signals
+    .csr_save_cause_o               ( csr_save_cause_o       ),
+    .csr_cause_o                    ( csr_cause_o            ),
+    .csr_save_if_o                  ( csr_save_if_o          ),
+    .csr_save_id_o                  ( csr_save_id_o          ),
+    .csr_save_ex_o                  ( csr_save_ex_o          ),
+    .csr_restore_mret_id_o          ( csr_restore_mret_id_o  ),
+    .csr_restore_uret_id_o          ( csr_restore_uret_id_o  ),
+
+    .csr_restore_dret_id_o          ( csr_restore_dret_id_o  ),
+
+    .csr_irq_sec_o                  ( csr_irq_sec_o          ),
+
+    // Write targets from ID
+    .regfile_we_id_i                ( regfile_alu_we_dec_id  ),
+    .regfile_alu_waddr_id_i         ( regfile_alu_waddr_id   ),
+
+    // Forwarding signals from regfile
+    .regfile_we_ex_i                ( regfile_we_ex_o        ),
+    .regfile_waddr_ex_i             ( regfile_waddr_ex_o     ),
+    .regfile_we_wb_i                ( regfile_we_wb_i        ),
+
+    // regfile port 2
+    .regfile_alu_we_fw_i            ( regfile_alu_we_fw_i    ),
+
+    // Forwarding detection signals
+    .reg_d_ex_is_reg_a_i            ( reg_d_ex_is_reg_a_id   ),
+    .reg_d_ex_is_reg_b_i            ( reg_d_ex_is_reg_b_id   ),
+    .reg_d_ex_is_reg_c_i            ( reg_d_ex_is_reg_c_id   ),
+    .reg_d_wb_is_reg_a_i            ( reg_d_wb_is_reg_a_id   ),
+    .reg_d_wb_is_reg_b_i            ( reg_d_wb_is_reg_b_id   ),
+    .reg_d_wb_is_reg_c_i            ( reg_d_wb_is_reg_c_id   ),
+    .reg_d_alu_is_reg_a_i           ( reg_d_alu_is_reg_a_id  ),
+    .reg_d_alu_is_reg_b_i           ( reg_d_alu_is_reg_b_id  ),
+    .reg_d_alu_is_reg_c_i           ( reg_d_alu_is_reg_c_id  ),
+
+    // Forwarding signals
+    .operand_a_fw_mux_sel_o         ( operand_a_fw_mux_sel   ),
+    .operand_b_fw_mux_sel_o         ( operand_b_fw_mux_sel   ),
+    .operand_c_fw_mux_sel_o         ( operand_c_fw_mux_sel   ),
+
+    // Stall signals
+    .halt_if_o                      ( halt_if_o              ),
+    .halt_id_o                      ( halt_id                ),
+
+    .misaligned_stall_o             ( misaligned_stall       ),
+    .jr_stall_o                     ( jr_stall               ),
+    .load_stall_o                   ( load_stall             ),
+
+    .id_ready_i                     ( id_ready_o             ),
+
+    .ex_valid_i                     ( ex_valid_i             ),
+
+    .wb_ready_i                     ( wb_ready_i             ),
+
+    // Performance Counters
+    .perf_jump_o                    ( perf_jump_o            ),
+    .perf_jr_stall_o                ( perf_jr_stall_o        ),
+    .perf_ld_stall_o                ( perf_ld_stall_o        ),
+    .perf_pipeline_stall_o          ( perf_pipeline_stall_o  )
+  );
+
+
+////////////////////////////////////////////////////////////////////////
+//  _____      _       _____             _             _ _            //
+// |_   _|    | |     /  __ \           | |           | | |           //
+//   | | _ __ | |_    | /  \/ ___  _ __ | |_ _ __ ___ | | | ___ _ __  //
+//   | || '_ \| __|   | |    / _ \| '_ \| __| '__/ _ \| | |/ _ \ '__| //
+//  _| || | | | |_ _  | \__/\ (_) | | | | |_| | | (_) | | |  __/ |    //
+//  \___/_| |_|\__(_)  \____/\___/|_| |_|\__|_|  \___/|_|_|\___|_|    //
+//                                                                    //
+////////////////////////////////////////////////////////////////////////
+
+  riscv_int_controller
+  #(
+    .PULP_SECURE(PULP_SECURE)
+   )
+  int_controller_i
+  (
+    .clk                  ( clk                ),
+    .rst_n                ( rst_n              ),
+
+    // to controller
+    .irq_req_ctrl_o       ( irq_req_ctrl       ),
+    .irq_sec_ctrl_o       ( irq_sec_ctrl       ),
+    .irq_id_ctrl_o        ( irq_id_ctrl        ),
+
+    .ctrl_ack_i           ( exc_ack            ),
+    .ctrl_kill_i          ( exc_kill           ),
+
+    // Interrupt signals
+    .irq_pending_i        ( irq_pending_i      ),
+    .irq_sec_i            ( irq_sec_i          ),
+    .irq_id_i             ( irq_id_i           ),
+
+    .m_IE_i               ( m_irq_enable_i     ),
+    .u_IE_i               ( u_irq_enable_i     ),
+    .current_priv_lvl_i   ( current_priv_lvl_i )
+
+  );
+
+
+  //////////////////////////////////////////////////////////////////////////
+  //          ____ ___  _   _ _____ ____   ___  _     _     _____ ____    //
+  //         / ___/ _ \| \ | |_   _|  _ \ / _ \| |   | |   | ____|  _ \   //
+  // HWLOOP-| |  | | | |  \| | | | | |_) | | | | |   | |   |  _| | |_) |  //
+  //        | |__| |_| | |\  | | | |  _ <| |_| | |___| |___| |___|  _ <   //
+  //         \____\___/|_| \_| |_| |_| \_\\___/|_____|_____|_____|_| \_\  //
+  //                                                                      //
+  //////////////////////////////////////////////////////////////////////////
+
+  riscv_hwloop_regs
+  #(
+    .N_REGS ( N_HWLP )
+  )
+  hwloop_regs_i
+  (
+    .clk                   ( clk                       ),
+    .rst_n                 ( rst_n                     ),
+
+    // from ID
+    .hwlp_start_data_i     ( hwloop_start              ),
+    .hwlp_end_data_i       ( hwloop_end                ),
+    .hwlp_cnt_data_i       ( hwloop_cnt                ),
+    .hwlp_we_i             ( hwloop_we                 ),
+    .hwlp_regid_i          ( hwloop_regid              ),
+
+    // from controller
+    .valid_i               ( hwloop_valid              ),
+
+    // to hwloop controller
+    .hwlp_start_addr_o     ( hwlp_start_o              ),
+    .hwlp_end_addr_o       ( hwlp_end_o                ),
+    .hwlp_counter_o        ( hwlp_cnt_o                ),
+
+    // from hwloop controller
+    .hwlp_dec_cnt_i        ( hwlp_dec_cnt_i            )
+  );
+
+  assign hwloop_valid = instr_valid_i & clear_instr_valid_o & is_hwlp_i;
+
+
+  /////////////////////////////////////////////////////////////////////////////////
+  //   ___ ____        _______  __  ____ ___ ____  _____ _     ___ _   _ _____   //
+  //  |_ _|  _ \      | ____\ \/ / |  _ \_ _|  _ \| ____| |   |_ _| \ | | ____|  //
+  //   | || | | |_____|  _|  \  /  | |_) | || |_) |  _| | |    | ||  \| |  _|    //
+  //   | || |_| |_____| |___ /  \  |  __/| ||  __/| |___| |___ | || |\  | |___   //
+  //  |___|____/      |_____/_/\_\ |_|  |___|_|   |_____|_____|___|_| \_|_____|  //
+  //                                                                             //
+  /////////////////////////////////////////////////////////////////////////////////
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin : ID_EX_PIPE_REGISTERS
+    if (rst_n == 1'b0)
+    begin
+      alu_en_ex_o                 <= '0;
+      alu_operator_ex_o           <= ALU_SLTU;
+      alu_operand_a_ex_o          <= '0;
+      alu_operand_b_ex_o          <= '0;
+      alu_operand_c_ex_o          <= '0;
+      bmask_a_ex_o                <= '0;
+      bmask_b_ex_o                <= '0;
+      imm_vec_ext_ex_o            <= '0;
+      alu_vec_mode_ex_o           <= '0;
+      alu_clpx_shift_ex_o         <= 2'b0;
+      alu_is_clpx_ex_o            <= 1'b0;
+      alu_is_subrot_ex_o          <= 1'b0;
+
+      mult_operator_ex_o          <= '0;
+      mult_operand_a_ex_o         <= '0;
+      mult_operand_b_ex_o         <= '0;
+      mult_operand_c_ex_o         <= '0;
+      mult_en_ex_o                <= 1'b0;
+      mult_sel_subword_ex_o       <= 1'b0;
+      mult_signed_mode_ex_o       <= 2'b00;
+      mult_imm_ex_o               <= '0;
+
+      mult_dot_op_a_ex_o          <= '0;
+      mult_dot_op_b_ex_o          <= '0;
+      mult_dot_op_c_ex_o          <= '0;
+      mult_dot_signed_ex_o        <= '0;
+      mult_is_clpx_ex_o           <= 1'b0;
+      mult_clpx_shift_ex_o        <= 2'b0;
+      mult_clpx_img_ex_o          <= 1'b0;
+
+      apu_en_ex_o                 <= '0;
+      apu_type_ex_o               <= '0;
+      apu_op_ex_o                 <= '0;
+      apu_lat_ex_o                <= '0;
+      apu_operands_ex_o[0]        <= '0;
+      apu_operands_ex_o[1]        <= '0;
+      apu_operands_ex_o[2]        <= '0;
+      apu_flags_ex_o              <= '0;
+      apu_waddr_ex_o              <= '0;
+
+
+      regfile_waddr_ex_o          <= 6'b0;
+      regfile_we_ex_o             <= 1'b0;
+
+      regfile_alu_waddr_ex_o      <= 6'b0;
+      regfile_alu_we_ex_o         <= 1'b0;
+      prepost_useincr_ex_o        <= 1'b0;
+
+      csr_access_ex_o             <= 1'b0;
+      csr_op_ex_o                 <= CSR_OP_READ;
+
+      data_we_ex_o                <= 1'b0;
+      data_type_ex_o              <= 2'b0;
+      data_sign_ext_ex_o          <= 2'b0;
+      data_reg_offset_ex_o        <= 2'b0;
+      data_req_ex_o               <= 1'b0;
+      data_load_event_ex_o        <= 1'b0;
+      atop_ex_o                   <= 5'b0;
+      buffer_ex_o                 <= 1'b0;
+
+      data_misaligned_ex_o        <= 1'b0;
+      stack_access_o              <= 1'b0;
+
+      pc_ex_o                     <= '0;
+
+      branch_in_ex_o              <= 1'b0;
+
+    end
+    else if (data_misaligned_i) begin
+      // misaligned data access case
+      if (ex_ready_i)
+      begin // misaligned access case, only unstall alu operands
+
+        // if we are using post increments, then we have to use the
+        // original value of the register for the second memory access
+        // => keep it stalled
+        if (prepost_useincr_ex_o == 1'b1)
+        begin
+          alu_operand_a_ex_o        <= alu_operand_a;
+        end
+
+        alu_operand_b_ex_o          <= alu_operand_b;
+        regfile_alu_we_ex_o         <= regfile_alu_we_id;
+        prepost_useincr_ex_o        <= prepost_useincr;
+
+        data_misaligned_ex_o        <= 1'b1;
+        stack_access_o              <= stack_access;
+      end
+    end else if (mult_multicycle_i) begin
+      mult_operand_c_ex_o <= alu_operand_c;
+    end
+    else begin
+      // normal pipeline unstall case
+
+      if (id_valid_o)
+      begin // unstall the whole pipeline
+
+        alu_en_ex_o                 <= alu_en | branch_taken_ex;
+        if (alu_en | branch_taken_ex)
+        begin
+          //this prevents divisions or multicycle instructions to keep the EX stage busy
+          alu_operator_ex_o           <= branch_taken_ex ? ALU_SLTU : alu_operator;
+          if(~branch_taken_ex) begin
+            alu_operand_a_ex_o        <= alu_operand_a;
+            alu_operand_b_ex_o        <= alu_operand_b;
+            alu_operand_c_ex_o        <= alu_operand_c;
+            bmask_a_ex_o              <= bmask_a_id;
+            bmask_b_ex_o              <= bmask_b_id;
+            imm_vec_ext_ex_o          <= imm_vec_ext_id;
+            alu_vec_mode_ex_o         <= alu_vec_mode;
+            alu_is_clpx_ex_o          <= is_clpx;
+            alu_clpx_shift_ex_o       <= instr[14:13];
+            alu_is_subrot_ex_o        <= is_subrot;
+          end
+        end
+
+        mult_en_ex_o                <= mult_en;
+        if (mult_int_en) begin
+          mult_operator_ex_o        <= mult_operator;
+          mult_sel_subword_ex_o     <= mult_sel_subword;
+          mult_signed_mode_ex_o     <= mult_signed_mode;
+          mult_operand_a_ex_o       <= alu_operand_a;
+          mult_operand_b_ex_o       <= alu_operand_b;
+          mult_operand_c_ex_o       <= alu_operand_c;
+          mult_imm_ex_o             <= mult_imm_id;
+        end
+        if (mult_dot_en) begin
+          mult_operator_ex_o        <= mult_operator;
+          mult_dot_signed_ex_o      <= mult_dot_signed;
+          mult_dot_op_a_ex_o        <= alu_operand_a;
+          mult_dot_op_b_ex_o        <= alu_operand_b;
+          mult_dot_op_c_ex_o        <= alu_operand_c;
+          mult_is_clpx_ex_o         <= is_clpx;
+          mult_clpx_shift_ex_o      <= instr[14:13];
+          mult_clpx_img_ex_o        <= instr[25];
+        end
+
+        // APU pipeline
+        apu_en_ex_o                 <= apu_en;
+        if (apu_en) begin
+          apu_type_ex_o             <= apu_type;
+          apu_op_ex_o               <= apu_op;
+          apu_lat_ex_o              <= apu_lat;
+          apu_operands_ex_o         <= apu_operands;
+          apu_flags_ex_o            <= apu_flags;
+          apu_waddr_ex_o            <= apu_waddr;
+        end
+
+        regfile_we_ex_o             <= regfile_we_id;
+        if (regfile_we_id) begin
+          regfile_waddr_ex_o        <= regfile_waddr_id;
+        end
+
+        regfile_alu_we_ex_o         <= regfile_alu_we_id;
+        if (regfile_alu_we_id) begin
+          regfile_alu_waddr_ex_o    <= regfile_alu_waddr_id;
+        end
+
+        prepost_useincr_ex_o        <= prepost_useincr;
+
+        csr_access_ex_o             <= csr_access;
+        csr_op_ex_o                 <= csr_op;
+
+        data_req_ex_o               <= data_req_id;
+        if (data_req_id)
+        begin // only needed for LSU when there is an active request
+          data_we_ex_o              <= data_we_id;
+          data_type_ex_o            <= data_type_id;
+          data_sign_ext_ex_o        <= data_sign_ext_id;
+          data_reg_offset_ex_o      <= data_reg_offset_id;
+          data_load_event_ex_o      <= data_load_event_id;
+          atop_ex_o                 <= atop_id;
+          buffer_ex_o               <= buffer_id;
+        end else begin
+          data_load_event_ex_o      <= 1'b0;
+        end
+
+        data_misaligned_ex_o        <= 1'b0;
+        stack_access_o              <= stack_access;
+
+        if ((jump_in_id == BRANCH_COND) || data_req_id) begin
+          pc_ex_o                   <= pc_id_i;
+        end
+
+        branch_in_ex_o              <= jump_in_id == BRANCH_COND;
+      end else if(ex_ready_i) begin
+        // EX stage is ready but we don't have a new instruction for it,
+        // so we set all write enables to 0, but unstall the pipe
+
+        regfile_we_ex_o             <= 1'b0;
+
+        regfile_alu_we_ex_o         <= 1'b0;
+
+        csr_op_ex_o                 <= CSR_OP_READ;
+
+        data_req_ex_o               <= 1'b0;
+
+        data_load_event_ex_o        <= 1'b0;
+
+        data_misaligned_ex_o        <= 1'b0;
+        stack_access_o              <= stack_access;
+
+        branch_in_ex_o              <= 1'b0;
+
+        apu_en_ex_o                 <= 1'b0;
+
+        alu_operator_ex_o           <= ALU_SLTU;
+
+        mult_en_ex_o                <= 1'b0;
+
+        alu_en_ex_o                 <= 1'b1;
+
+      end else if (csr_access_ex_o) begin
+       //In the EX stage there was a CSR access, to avoid multiple
+       //writes to the RF, disable regfile_alu_we_ex_o.
+       //Not doing it can overwrite the RF file with the currennt CSR value rather than the old one
+       regfile_alu_we_ex_o         <= 1'b0;
+      end
+    end
+  end
+
+
+  // stall control
+  assign id_ready_o = ((~misaligned_stall) & (~jr_stall) & (~load_stall) & (~apu_stall) & (~csr_apu_stall) & ex_ready_i);
+  assign id_valid_o = (~halt_id) & id_ready_o;
+
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+  `ifndef VERILATOR
+    // make sure that branch decision is valid when jumping
+    assert property (
+      @(posedge clk) (branch_in_ex_o) |-> (branch_decision_i !== 1'bx) ) else begin $display("%t, Branch decision is X in module %m", $time); $stop; end
+
+    // the instruction delivered to the ID stage should always be valid
+    assert property (
+      @(posedge clk) (instr_valid_i & (~illegal_c_insn_i)) |-> (!$isunknown(instr_rdata_i)) ) else $display("Instruction is valid, but has at least one X");
+  `endif
+endmodule
diff --git a/hw/deps/riscv/riscv_if_stage.sv b/hw/deps/riscv/riscv_if_stage.sv
new file mode 100644
index 0000000..cef7739
--- /dev/null
+++ b/hw/deps/riscv/riscv_if_stage.sv
@@ -0,0 +1,428 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Renzo Andri - andrire@student.ethz.ch                      //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Igor Loi - igor.loi@unibo.it                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Sven Stucki - svstucki@student.ethz.ch                     //
+//                                                                            //
+// Design Name:    Instruction Fetch Stage                                    //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Instruction fetch unit: Selection of the next PC, and      //
+//                 buffering (sampling) of the read instruction               //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+import riscv_defines::*;
+
+module riscv_if_stage
+#(
+  parameter N_HWLP          = 2,
+  parameter RDATA_WIDTH     = 32,
+  parameter FPU             = 0
+)
+(
+    input  logic        clk,
+    input  logic        rst_n,
+
+    // Used to calculate the exception offsets
+    input  logic [23:0] m_trap_base_addr_i,
+    input  logic [23:0] u_trap_base_addr_i,
+    input  logic  [1:0] trap_addr_mux_i,
+    // Boot address
+    input  logic [30:0] boot_addr_i,
+
+    // Debug mode halt address
+    input  logic [29:0] dm_halt_addr_i,
+
+    // instruction request control
+    input  logic        req_i,
+
+    // instruction cache interface
+    output logic                   instr_req_o,
+    output logic            [31:0] instr_addr_o,
+    input  logic                   instr_gnt_i,
+    input  logic                   instr_rvalid_i,
+    input  logic [RDATA_WIDTH-1:0] instr_rdata_i,
+    input  logic                   instr_err_pmp_i,
+
+    // Output of IF Pipeline stage
+    output logic [N_HWLP-1:0] hwlp_dec_cnt_id_o,     // currently served instruction was the target of a hwlp
+    output logic              is_hwlp_id_o,          // currently served instruction was the target of a hwlp
+    output logic              instr_valid_id_o,      // instruction in IF/ID pipeline is valid
+    output logic       [31:0] instr_rdata_id_o,      // read instruction is sampled and sent to ID stage for decoding
+    output logic              is_compressed_id_o,    // compressed decoder thinks this is a compressed instruction
+    output logic              illegal_c_insn_id_o,   // compressed decoder thinks this is an invalid instruction
+    output logic       [31:0] pc_if_o,
+    output logic       [31:0] pc_id_o,
+    output logic              is_fetch_failed_o,
+
+    // Forwarding ports - control signals
+    input  logic        clear_instr_valid_i,   // clear instruction valid bit in IF/ID pipe
+    input  logic        pc_set_i,              // set the program counter to a new value
+    input  logic [31:0] mepc_i,    // address used to restore PC when the interrupt/exception is served
+    input  logic [31:0] uepc_i,    // address used to restore PC when the interrupt/exception is served
+
+    input  logic [31:0] depc_i,    // address used to restore PC when the debug is served
+
+    input  logic  [2:0] pc_mux_i,              // sel for pc multiplexer
+    input  logic  [2:0] exc_pc_mux_i,          // selects ISR address
+    input  logic  [5:0] m_exc_vec_pc_mux_i,    // selects ISR address for vectorized interrupt lines
+    input  logic  [5:0] u_exc_vec_pc_mux_i,    // selects ISR address for vectorized interrupt lines
+
+    // jump and branch target and decision
+    input  logic [31:0] jump_target_id_i,      // jump target address
+    input  logic [31:0] jump_target_ex_i,      // jump target address
+
+    // from hwloop controller
+    input  logic [N_HWLP-1:0] [31:0] hwlp_start_i,          // hardware loop start addresses
+    input  logic [N_HWLP-1:0] [31:0] hwlp_end_i,            // hardware loop end addresses
+    input  logic [N_HWLP-1:0] [31:0] hwlp_cnt_i,            // hardware loop counters
+
+    // pipeline stall
+    input  logic        halt_if_i,
+    input  logic        id_ready_i,
+
+    // misc signals
+    output logic        if_busy_o,             // is the IF stage busy fetching instructions?
+    output logic        perf_imiss_o           // Instruction Fetch Miss
+);
+
+  localparam IGNORE_CAUSE_MSB = 0;             // Ignore the MSB of the exception code (effectively mapping the top 32 and bottom 32 IRQs on top of each other)
+
+  // offset FSM
+  enum logic[0:0] {WAIT, IDLE } offset_fsm_cs, offset_fsm_ns;
+
+  logic              if_valid, if_ready;
+  logic              valid;
+
+  // prefetch buffer related signals
+  logic              prefetch_busy;
+  logic              branch_req;
+  logic       [31:0] fetch_addr_n;
+
+  logic              fetch_valid;
+  logic              fetch_ready;
+  logic       [31:0] fetch_rdata;
+  logic       [31:0] fetch_addr;
+  logic              is_hwlp_id_q, fetch_is_hwlp;
+
+  logic       [31:0] exc_pc;
+
+  // hardware loop related signals
+  logic              hwlp_jump, hwlp_branch;
+  logic       [31:0] hwlp_target;
+  logic [N_HWLP-1:0] hwlp_dec_cnt, hwlp_dec_cnt_if;
+
+  logic [23:0]       trap_base_addr;
+  logic  [5:0]       exc_vec_pc_mux;
+  logic              fetch_failed;
+
+
+  // exception PC selection mux
+  always_comb
+  begin : EXC_PC_MUX
+    unique case (trap_addr_mux_i)
+      TRAP_MACHINE:  trap_base_addr = m_trap_base_addr_i;
+      TRAP_USER:     trap_base_addr = u_trap_base_addr_i;
+      default:       trap_base_addr = m_trap_base_addr_i;
+    endcase
+
+    unique case (trap_addr_mux_i)
+      TRAP_MACHINE:  exc_vec_pc_mux = m_exc_vec_pc_mux_i;
+      TRAP_USER:     exc_vec_pc_mux = u_exc_vec_pc_mux_i;
+      default:       exc_vec_pc_mux = m_exc_vec_pc_mux_i;
+    endcase
+
+    unique case (exc_pc_mux_i)
+      EXC_PC_EXCEPTION:                        exc_pc = { trap_base_addr, 8'h0 }; //1.10 all the exceptions go to base address
+      EXC_PC_IRQ:                              exc_pc = { trap_base_addr, 1'b0,IGNORE_CAUSE_MSB ? {1'b0, exc_vec_pc_mux[4:0]} : exc_vec_pc_mux[5:0], 2'b0 }; // interrupts are vectored
+      EXC_PC_DBD:                              exc_pc = { dm_halt_addr_i, 2'b0 };
+      default:                                 exc_pc = { trap_base_addr, 8'h0 };
+    endcase
+  end
+
+  // fetch address selection
+  always_comb
+  begin
+    fetch_addr_n = '0;
+
+    unique case (pc_mux_i)
+      PC_BOOT:      fetch_addr_n = {boot_addr_i, 1'b0};
+      PC_JUMP:      fetch_addr_n = jump_target_id_i;
+      PC_BRANCH:    fetch_addr_n = jump_target_ex_i;
+      PC_EXCEPTION: fetch_addr_n = exc_pc;             // set PC to exception handler
+      PC_MRET:      fetch_addr_n = mepc_i; // PC is restored when returning from IRQ/exception
+      PC_URET:      fetch_addr_n = uepc_i; // PC is restored when returning from IRQ/exception
+      PC_DRET:      fetch_addr_n = depc_i; //
+      PC_FENCEI:    fetch_addr_n = pc_id_o + 4; // jump to next instr forces prefetch buffer reload
+      default:;
+    endcase
+  end
+
+  generate
+    if (RDATA_WIDTH == 32) begin : prefetch_32
+      // prefetch buffer, caches a fixed number of instructions
+      riscv_prefetch_buffer prefetch_buffer_i
+      (
+        .clk               ( clk                         ),
+        .rst_n             ( rst_n                       ),
+
+        .req_i             ( req_i                       ),
+
+        .branch_i          ( branch_req                  ),
+        .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),
+
+        .hwloop_i          ( hwlp_jump                   ),
+        .hwloop_target_i   ( hwlp_target                 ),
+        .hwlp_branch_o     ( hwlp_branch                 ),
+
+        .ready_i           ( fetch_ready                 ),
+        .valid_o           ( fetch_valid                 ),
+        .rdata_o           ( fetch_rdata                 ),
+        .addr_o            ( fetch_addr                  ),
+        .is_hwlp_o         ( fetch_is_hwlp               ),
+
+        // goes to instruction memory / instruction cache
+        .instr_req_o       ( instr_req_o                 ),
+        .instr_addr_o      ( instr_addr_o                ),
+        .instr_gnt_i       ( instr_gnt_i                 ),
+        .instr_rvalid_i    ( instr_rvalid_i              ),
+        .instr_err_pmp_i   ( instr_err_pmp_i             ),
+        .fetch_failed_o    ( fetch_failed                ),
+        .instr_rdata_i     ( instr_rdata_i               ),
+
+        // Prefetch Buffer Status
+        .busy_o            ( prefetch_busy               )
+      );
+    end else if (RDATA_WIDTH == 128) begin : prefetch_128
+      // prefetch buffer, caches a fixed number of instructions
+      riscv_prefetch_L0_buffer prefetch_buffer_i
+      (
+        .clk               ( clk                         ),
+        .rst_n             ( rst_n                       ),
+
+        .req_i             ( 1'b1                        ),
+
+        .branch_i          ( branch_req                  ),
+        .addr_i            ( {fetch_addr_n[31:1], 1'b0}  ),
+
+        .hwloop_i          ( hwlp_jump                   ),
+        .hwloop_target_i   ( hwlp_target                 ),
+
+        .ready_i           ( fetch_ready                 ),
+        .valid_o           ( fetch_valid                 ),
+        .rdata_o           ( fetch_rdata                 ),
+        .addr_o            ( fetch_addr                  ),
+        .is_hwlp_o         ( fetch_is_hwlp               ),
+
+        // goes to instruction memory / instruction cache
+        .instr_req_o       ( instr_req_o                 ),
+        .instr_addr_o      ( instr_addr_o                ),
+        .instr_gnt_i       ( instr_gnt_i                 ),
+        .instr_rvalid_i    ( instr_rvalid_i              ),
+        .instr_rdata_i     ( instr_rdata_i               ),
+
+        // Prefetch Buffer Status
+        .busy_o            ( prefetch_busy               )
+       );
+
+       assign hwlp_branch  = 1'b0;
+       assign fetch_failed = 1'b0;
+
+    end
+  endgenerate
+
+  // offset FSM state
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (rst_n == 1'b0) begin
+      offset_fsm_cs     <= IDLE;
+    end else begin
+      offset_fsm_cs     <= offset_fsm_ns;
+    end
+  end
+
+  // offset FSM state transition logic
+  always_comb
+  begin
+    offset_fsm_ns = offset_fsm_cs;
+
+    fetch_ready   = 1'b0;
+    branch_req    = 1'b0;
+    valid         = 1'b0;
+
+    unique case (offset_fsm_cs)
+      // no valid instruction data for ID stage
+      // assume aligned
+      IDLE: begin
+        if (req_i) begin
+          branch_req    = 1'b1;
+          offset_fsm_ns = WAIT;
+        end
+      end
+
+      // serving aligned 32 bit or 16 bit instruction, we don't know yet
+      WAIT: begin
+        if (fetch_valid) begin
+          valid   = 1'b1; // an instruction is ready for ID stage
+
+          if (req_i && if_valid) begin
+            fetch_ready   = 1'b1;
+            offset_fsm_ns = WAIT;
+          end
+        end
+      end
+
+      default: begin
+        offset_fsm_ns = IDLE;
+      end
+    endcase
+
+
+    // take care of jumps and branches
+    if (pc_set_i) begin
+      valid = 1'b0;
+
+      // switch to new PC from ID stage
+      branch_req    = 1'b1;
+      offset_fsm_ns = WAIT;
+    end
+    else begin
+      if(hwlp_branch)
+        valid = 1'b0;
+    end
+  end
+
+  // Hardware Loops
+  riscv_hwloop_controller
+  #(
+    .N_REGS ( N_HWLP )
+  )
+  hwloop_controller_i
+  (
+    .current_pc_i          ( fetch_addr        ),
+
+    .hwlp_jump_o           ( hwlp_jump         ),
+    .hwlp_targ_addr_o      ( hwlp_target       ),
+
+    // from hwloop_regs
+    .hwlp_start_addr_i     ( hwlp_start_i      ),
+    .hwlp_end_addr_i       ( hwlp_end_i        ),
+    .hwlp_counter_i        ( hwlp_cnt_i        ),
+
+    // to hwloop_regs
+    .hwlp_dec_cnt_o        ( hwlp_dec_cnt      ),
+    .hwlp_dec_cnt_id_i     ( hwlp_dec_cnt_id_o & {N_HWLP{is_hwlp_id_o}} )
+  );
+
+
+  assign pc_if_o         = fetch_addr;
+
+  assign if_busy_o       = prefetch_busy;
+
+  assign perf_imiss_o    = (~fetch_valid) | branch_req;
+
+
+  // compressed instruction decoding, or more precisely compressed instruction
+  // expander
+  //
+  // since it does not matter where we decompress instructions, we do it here
+  // to ease timing closure
+  logic [31:0] instr_decompressed;
+  logic        illegal_c_insn;
+  logic        instr_compressed_int;
+
+  riscv_compressed_decoder
+    #(
+      .FPU(FPU)
+     )
+  compressed_decoder_i
+  (
+    .instr_i         ( fetch_rdata          ),
+    .instr_o         ( instr_decompressed   ),
+    .is_compressed_o ( instr_compressed_int ),
+    .illegal_instr_o ( illegal_c_insn       )
+  );
+
+  // prefetch -> IF registers
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (rst_n == 1'b0)
+    begin
+      hwlp_dec_cnt_if <= '0;
+    end
+    else
+    begin
+      if (hwlp_jump)
+        hwlp_dec_cnt_if <= hwlp_dec_cnt;
+    end
+  end
+
+  // IF-ID pipeline registers, frozen when the ID stage is stalled
+  always_ff @(posedge clk, negedge rst_n)
+  begin : IF_ID_PIPE_REGISTERS
+    if (rst_n == 1'b0)
+    begin
+      instr_valid_id_o      <= 1'b0;
+      instr_rdata_id_o      <= '0;
+      illegal_c_insn_id_o   <= 1'b0;
+      is_compressed_id_o    <= 1'b0;
+      pc_id_o               <= '0;
+      is_hwlp_id_q          <= 1'b0;
+      hwlp_dec_cnt_id_o     <= '0;
+      is_fetch_failed_o     <= 1'b0;
+
+    end
+    else
+    begin
+
+      if (if_valid)
+      begin
+        instr_valid_id_o    <= 1'b1;
+        instr_rdata_id_o    <= instr_decompressed;
+        illegal_c_insn_id_o <= illegal_c_insn;
+        is_compressed_id_o  <= instr_compressed_int;
+        pc_id_o             <= pc_if_o;
+        is_hwlp_id_q        <= fetch_is_hwlp;
+        is_fetch_failed_o   <= 1'b0;
+
+        if (fetch_is_hwlp)
+          hwlp_dec_cnt_id_o   <= hwlp_dec_cnt_if;
+
+      end else if (clear_instr_valid_i) begin
+        instr_valid_id_o    <= 1'b0;
+        is_fetch_failed_o   <= fetch_failed;
+      end
+
+    end
+  end
+
+  assign is_hwlp_id_o = is_hwlp_id_q & instr_valid_id_o;
+
+  assign if_ready = valid & id_ready_i;
+  assign if_valid = (~halt_if_i) & if_ready;
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+  `ifndef VERILATOR
+    // there should never be a grant when there is no request
+    assert property (
+      @(posedge clk) (instr_gnt_i) |-> (instr_req_o) )
+      else $warning("There was a grant without a request");
+  `endif
+endmodule
diff --git a/hw/deps/riscv/riscv_int_controller.sv b/hw/deps/riscv/riscv_int_controller.sv
new file mode 100644
index 0000000..b7fea15
--- /dev/null
+++ b/hw/deps/riscv/riscv_int_controller.sv
@@ -0,0 +1,126 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Additional contributions by:                                               //
+//                                                                            //
+// Design Name:    Interrupt Controller                                       //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Interrupt Controller of the pipelined processor            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+
+module riscv_int_controller
+#(
+  parameter PULP_SECURE = 0
+)
+(
+  input  logic        clk,
+  input  logic        rst_n,
+
+  // irq_req for controller
+  output logic        irq_req_ctrl_o,
+  output logic        irq_sec_ctrl_o,
+  output logic  [5:0] irq_id_ctrl_o,
+
+  // handshake signals to controller
+  input  logic        ctrl_ack_i,
+  input  logic        ctrl_kill_i,
+
+  // external interrupt lines
+  input  logic        irq_pending_i,  // level-triggered interrupt inputs
+  input  logic        irq_sec_i,      // interrupt secure bit from EU
+  input  logic  [5:0] irq_id_i,       // interrupt id [0,1,....31]
+
+  input  logic        m_IE_i,         // interrupt enable bit from CSR (M mode)
+  input  logic        u_IE_i,         // interrupt enable bit from CSR (U mode)
+  input  PrivLvl_t    current_priv_lvl_i
+
+);
+
+  enum logic [1:0] { IDLE, IRQ_PENDING, IRQ_DONE} exc_ctrl_cs;
+
+  logic irq_enable_ext;
+  logic [5:0] irq_id_q;
+  logic irq_sec_q;
+
+if(PULP_SECURE)
+  assign irq_enable_ext =  ((u_IE_i | irq_sec_i) & current_priv_lvl_i == PRIV_LVL_U) | (m_IE_i & current_priv_lvl_i == PRIV_LVL_M);
+else
+  assign irq_enable_ext =  m_IE_i;
+
+  assign irq_req_ctrl_o = exc_ctrl_cs == IRQ_PENDING;
+  assign irq_sec_ctrl_o = irq_sec_q;
+  assign irq_id_ctrl_o  = irq_id_q;
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (rst_n == 1'b0) begin
+
+      irq_id_q    <= '0;
+      irq_sec_q   <= 1'b0;
+      exc_ctrl_cs <= IDLE;
+
+    end else begin
+
+      unique case (exc_ctrl_cs)
+
+        IDLE:
+        begin
+          if(irq_enable_ext & irq_pending_i) begin
+            exc_ctrl_cs <= IRQ_PENDING;
+            irq_id_q    <= irq_id_i;
+            irq_sec_q   <= irq_sec_i;
+          end
+        end
+
+        IRQ_PENDING:
+        begin
+          unique case(1'b1)
+            ctrl_ack_i:
+              exc_ctrl_cs <= IRQ_DONE;
+            ctrl_kill_i:
+              exc_ctrl_cs <= IDLE;
+            default:
+              exc_ctrl_cs <= IRQ_PENDING;
+          endcase
+        end
+
+        IRQ_DONE:
+        begin
+          irq_sec_q   <= 1'b0;
+          exc_ctrl_cs <= IDLE;
+        end
+
+      endcase
+
+    end
+  end
+
+
+`ifndef SYNTHESIS
+  // synopsys translate_off
+  // evaluate at falling edge to avoid duplicates during glitches
+  // Removed this message as it pollutes too much the output and makes tests fail
+  //always_ff @(negedge clk)
+  //begin
+  //  if (rst_n && exc_ctrl_cs == IRQ_DONE)
+  //    $display("%t: Entering interrupt service routine. [%m]", $time);
+  //end
+  // synopsys translate_on
+`endif
+
+endmodule
diff --git a/hw/deps/riscv/riscv_load_store_unit.sv b/hw/deps/riscv/riscv_load_store_unit.sv
new file mode 100644
index 0000000..0c387b7
--- /dev/null
+++ b/hw/deps/riscv/riscv_load_store_unit.sv
@@ -0,0 +1,337 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module riscv_load_store_unit (
+  input  logic        clk_i,
+  input  logic        rst_ni,
+
+  // output to data memory
+  output logic        data_req_o,
+  input  logic        data_gnt_i,
+  input  logic        data_rvalid_i,
+  input  logic        data_err_i,
+
+  output logic [31:0] data_addr_o,
+  output logic        data_we_o,
+  output logic  [3:0] data_be_o,
+  output logic        data_buffer_o,
+  output logic [31:0] data_wdata_o,
+  input  logic [31:0] data_rdata_i,
+
+  // signals from ex stage
+  input  logic        data_we_ex_i,         // write enable                      -> from ex stage
+  input  logic  [1:0] data_type_ex_i,       // Data type word, halfword, byte    -> from ex stage
+  input  logic [31:0] data_wdata_ex_i,      // data to write to memory           -> from ex stage
+  input  logic  [1:0] data_reg_offset_ex_i, // offset inside register for stores -> from ex stage
+  input  logic  [1:0] data_sign_ext_ex_i,   // sign extension                    -> from ex stage
+
+  output logic [31:0] data_rdata_ex_o,      // requested data                    -> to ex stage
+  input  logic        data_req_ex_i,        // data request                      -> from ex stage
+  input  logic [31:0] operand_a_ex_i,       // operand a from RF for address     -> from ex stage
+  input  logic [31:0] operand_b_ex_i,       // operand b from RF for address     -> from ex stage
+  input  logic        addr_useincr_ex_i,    // use a + b or just a for address   -> from ex stage
+
+  input  logic        data_misaligned_ex_i, // misaligned access in last ld/st   -> from ID/EX pipeline
+  output logic        data_misaligned_o,    // misaligned access was detected    -> to controller
+
+  input  logic  [5:0] data_atop_ex_i,       // atomic instructions signal        -> from ex stage
+  input  logic        data_buffer_ex_i,
+  output logic  [5:0] data_atop_o,          // atomic instruction signal         -> core output
+
+  // exception signals
+  output logic        load_err_o,
+  output logic        store_err_o,
+
+  // stall signal
+  output logic        lsu_ready_ex_o, // LSU ready for new data in EX stage
+  output logic        lsu_ready_wb_o, // LSU ready for new data in WB stage
+
+  input  logic        ex_valid_i,
+  output logic        busy_o
+);
+
+  // Calculate shift amount for strobe and data for unaligned accesses.
+  logic [1:0] shamt;
+  always_comb begin
+    shamt = operand_a_ex_i[1:0];
+    if (addr_useincr_ex_i) begin
+      shamt += operand_b_ex_i[1:0];
+    end
+  end
+
+  // Compute byte enable.
+  always_comb begin
+    if (data_type_ex_i[1]) begin          // writing a single byte
+      data_be_o =    1'b1;
+    end else if (data_type_ex_i[0]) begin // writing a half word
+      data_be_o =   2'b11;
+    end else begin                        // writing a full word
+      data_be_o = 4'b1111;
+    end
+    data_be_o <<= shamt;
+    // Write or read the other part of the word during the second access of an unaligned access.
+    // FIXME: will not work for 16 bit accesses
+    if (data_misaligned_ex_i) begin
+      data_be_o = ~data_be_o;
+    end
+  end
+
+  // Latch properties of request to reconstruct response.
+  logic [3:0] mask_d,     mask_q;
+  logic [1:0] shamt_d,    shamt_q;
+  logic [1:0] type_d,     type_q;
+  logic [1:0] sign_ext_d, sign_ext_q;
+  logic       we_d,       we_q;
+  always_comb begin
+    mask_d      = mask_q;
+    shamt_d     = shamt_q;
+    sign_ext_d  = sign_ext_q;
+    type_d      = type_q;
+    we_d        = we_q;
+    if (data_req_o && data_gnt_i) begin
+      mask_d      = data_be_o;
+      shamt_d     = shamt;
+      sign_ext_d  = data_sign_ext_ex_i;
+      type_d      = data_type_ex_i;
+      we_d        = data_we_ex_i;
+    end
+  end
+
+  // Rotate write data to the left by the shift amount.
+  always_comb begin
+    case (shamt)
+      2'd0: data_wdata_o = data_wdata_ex_i;
+      2'd1: data_wdata_o = {data_wdata_ex_i[23:0], data_wdata_ex_i[31:24]};
+      2'd2: data_wdata_o = {data_wdata_ex_i[15:0], data_wdata_ex_i[31:16]};
+      2'd3: data_wdata_o = {data_wdata_ex_i[ 7:0], data_wdata_ex_i[31: 8]};
+    endcase
+  end
+
+  // Identify responses to misaligned accesses.
+  enum logic [1:0] {
+    RespRegular,    // response to regular, non-misaligned request
+    RespMisaligned, // response to first request of a misaligned access -> misaligned response
+    RespAligned     // response to second request of a misaligned access -> aligned response
+  } resp_state_d, resp_state_q;
+  always_comb begin
+    resp_state_d = resp_state_q;
+    if (data_req_o && data_gnt_i && data_misaligned_o) begin
+      // When we request misaligned data, the next response is misaligned.
+      resp_state_d = RespMisaligned;
+    end else if (data_rvalid_i) begin
+      // A response to the first request of a misaligned access means the next response is to the
+      // second request.
+      resp_state_d = (resp_state_q == RespMisaligned) ? RespAligned : RespRegular;
+    end
+  end
+
+  // Reconstruct read data from read response.
+  logic [31:0] rdata_d, rdata_q;
+  always_comb begin
+    rdata_d = rdata_q;
+    if (data_rvalid_i) begin
+      // Mask response with byte enable from request.
+      rdata_d = data_rdata_i & {{8{mask_q[3]}}, {8{mask_q[2]}}, {8{mask_q[1]}}, {8{mask_q[0]}}};
+      // Reconstruct misaligned response.
+      case (resp_state_q)
+        RespRegular,
+        RespMisaligned: begin
+          rdata_d = rdata_d >> 8*shamt_q;
+        end
+        RespAligned: begin
+          rdata_d = (rdata_d << 8*(4 - shamt_q)) | rdata_q;
+        end
+      endcase
+      if (sign_ext_q == 2'b00) begin
+        // Zero-extend.
+        if (type_q[1]) begin          // single byte
+          rdata_d = {{24{1'b0}}, rdata_d[ 7:0]};
+        end else if (type_q[0]) begin // half word
+          rdata_d = {{16{1'b0}}, rdata_d[15:0]};
+        end
+      end else if (sign_ext_q == 2'b10) begin
+        // One-extend.
+        if (type_q[1]) begin          // single byte
+          rdata_d = {{24{1'b1}}, rdata_d[ 7:0]};
+        end else if (type_q[0]) begin // half word
+          rdata_d = {{16{1'b1}}, rdata_d[15:0]};
+        end
+      end else begin
+        // Sign-extend.
+        if (type_q[1]) begin          // single byte
+          rdata_d = {{24{rdata_d[ 7]}}, rdata_d[ 7:0]};
+        end else if (type_q[0]) begin // half word
+          rdata_d = {{16{rdata_d[15]}}, rdata_d[15:0]};
+        end
+      end
+    end
+  end
+
+  enum logic [1:0] {
+    Idle, WaitRValid, WaitRValidExStall, IdleExStall
+  } state_d, state_q;
+
+  // Main LSU FSM
+  always_comb begin
+    state_d         = state_q;
+    data_req_o      = 1'b0;
+    lsu_ready_ex_o  = 1'b1;
+    lsu_ready_wb_o  = 1'b1;
+
+    case (state_q)
+      Idle: begin
+        // Start here and stay in Idle until request was granted.
+        data_req_o = data_req_ex_i;
+        if (data_req_ex_i) begin
+          lsu_ready_ex_o = 1'b0;
+          if (data_gnt_i) begin
+            lsu_ready_ex_o = 1'b1;
+            if (ex_valid_i) begin
+              state_d = WaitRValid;
+            end else begin
+              state_d = WaitRValidExStall;
+            end
+          end
+        end
+      end
+
+      WaitRValid: begin
+        // Wait for rvalid in WB stage and send a new request if there is any.
+        lsu_ready_wb_o = 1'b0;
+        if (data_rvalid_i) begin
+          // We don't have to wait for anything here as we are the only stall source for the WB
+          // stage.
+          lsu_ready_wb_o  = 1'b1;
+          data_req_o      = data_req_ex_i;
+          if (data_req_ex_i) begin
+            lsu_ready_ex_o = 1'b0;
+            if (data_gnt_i) begin
+              lsu_ready_ex_o = 1'b1;
+              if (ex_valid_i) begin
+                state_d = WaitRValid;
+              end else begin
+                state_d = WaitRValidExStall;
+              end
+            end else begin
+              state_d = Idle;
+            end
+          end else begin
+            if (data_rvalid_i) begin
+              // No request, so go to Idle
+              state_d = Idle;
+            end
+          end
+        end
+      end
+
+      WaitRValidExStall: begin
+        // Wait for rvalid while still in EX stage.  We end up here when there was an EX stall, so
+        // in this cycle we just wait and don't send new requests.
+        data_req_o = 1'b0;
+        if (data_rvalid_i) begin
+          if (ex_valid_i) begin
+            // We are done and can go back to Idle.  The data is safely stored already.
+            state_d = Idle;
+          end else begin
+            // We have to wait until ex_stall is deasserted.
+            state_d = IdleExStall;
+          end
+        end else begin
+          // We didn't yet receive the rvalid, so we check the ex_stall signal. If we are no longer
+          // stalled we can change to the "normal" WaitRValid state.
+          if (ex_valid_i) begin
+            state_d = WaitRValid;
+          end
+        end
+      end
+
+      IdleExStall: begin
+        // Wait for us to be unstalled and then change back to Idle state.
+        if (ex_valid_i) begin
+          state_d = Idle;
+        end
+      end
+
+      default: state_d = Idle;
+    endcase
+  end
+
+  // Check for misaligned accesses that need a second memory access.  If one is detected, this is
+  // signaled with data_misaligned_o to the controller, which selectively stalls the pipeline.
+  always_comb begin
+    data_misaligned_o = 1'b0;
+    if (data_req_ex_i && !data_misaligned_ex_i) begin
+      data_misaligned_o =
+             (data_type_ex_i == 2'b00 && data_addr_o[1:0] != 2'b00)   // misaligned word
+          || (data_type_ex_i == 2'b01 && data_addr_o[1:0] == 2'b11);  // misaligned half word
+    end
+  end
+
+  // Generate address from operands.
+  always_comb begin
+    data_addr_o = operand_a_ex_i;
+    if (addr_useincr_ex_i) begin
+      data_addr_o += operand_b_ex_i;
+      if (data_misaligned_ex_i) begin
+        data_addr_o &= 32'hFFFF_FFFC;
+      end
+    end
+  end
+
+  assign busy_o = (state_q == WaitRValid) || (state_q == WaitRValidExStall)
+      || (state_q == IdleExStall) || (data_req_o);
+
+  // Output to register file
+  assign data_rdata_ex_o = data_rvalid_i ? rdata_d : rdata_q;
+
+  // Output to data interface
+  assign data_we_o        = data_we_ex_i;
+  assign data_atop_o      = data_atop_ex_i;
+  assign data_buffer_o    = data_buffer_ex_i;
+
+  assign load_err_o       = data_gnt_i && data_err_i && ~data_we_o;
+  assign store_err_o      = data_gnt_i && data_err_i && data_we_o;
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (!rst_ni) begin
+      mask_q        <=   '0;
+      rdata_q       <=   '0;
+      resp_state_q  <= RespRegular;
+      shamt_q       <=   '0;
+      sign_ext_q    <=   '0;
+      state_q       <= Idle;
+      type_q        <=   '0;
+      we_q          <= 1'b0;
+    end else begin
+      mask_q        <= mask_d;
+      rdata_q       <= rdata_d;
+      resp_state_q  <= resp_state_d;
+      shamt_q       <= shamt_d;
+      sign_ext_q    <= sign_ext_d;
+      state_q       <= state_d;
+      type_q        <= type_d;
+      we_q          <= we_d;
+    end
+  end
+
+  // Assertions
+  `ifndef VERILATOR
+    // Make sure there is no new request when the old one is not yet completely done.
+    assert property (@(posedge clk_i) state_q == WaitRValid && data_gnt_i |-> data_rvalid_i)
+        else $warning("It should not be possible to get a grant without an rvalid for the last request!");
+
+    assert property (@(posedge clk_i) state_q == Idle |-> !data_rvalid_i)
+        else $warning("There should be no rvalid when the LSU is idle!");
+
+    // Assert that the address does not contain X when request is sent.
+    assert property (@(posedge clk_i) data_req_o |-> !$isunknown(data_addr_o))
+        else $error("There has been a data request but the address is unknown!");
+  `endif
+endmodule
diff --git a/hw/deps/riscv/riscv_mult.sv b/hw/deps/riscv/riscv_mult.sv
new file mode 100644
index 0000000..653392c
--- /dev/null
+++ b/hw/deps/riscv/riscv_mult.sv
@@ -0,0 +1,365 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Matthias Baer - baermatt@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Andreas Traber - atraber@student.ethz.ch                   //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    Subword multiplier and MAC                                 //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Advanced MAC unit for PULP.                                //
+//                 added parameter SHARED_DSP_MULT to offload dot-product     //
+//                 instructions to the shared unit                            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+
+module riscv_mult
+#(
+  parameter SHARED_DSP_MULT = 1
+  )
+(
+  input  logic        clk,
+  input  logic        rst_n,
+
+  input  logic        enable_i,
+  input  logic [ 2:0] operator_i,
+
+  // integer and short multiplier
+  input  logic        short_subword_i,
+  input  logic [ 1:0] short_signed_i,
+
+  input  logic [31:0] op_a_i,
+  input  logic [31:0] op_b_i,
+  input  logic [31:0] op_c_i,
+
+  input  logic [ 4:0] imm_i,
+
+
+  // dot multiplier
+  input  logic [ 1:0] dot_signed_i,
+  input  logic [31:0] dot_op_a_i,
+  input  logic [31:0] dot_op_b_i,
+  input  logic [31:0] dot_op_c_i,
+  input  logic        is_clpx_i,
+  input  logic [ 1:0] clpx_shift_i,
+  input  logic        clpx_img_i,
+
+  output logic [31:0] result_o,
+
+  output logic        multicycle_o,
+  output logic        ready_o,
+  input  logic        ex_ready_i
+);
+
+  ///////////////////////////////////////////////////////////////
+  //  ___ _  _ _____ ___ ___ ___ ___   __  __ _   _ _  _____   //
+  // |_ _| \| |_   _| __/ __| __| _ \ |  \/  | | | | ||_   _|  //
+  //  | || .  | | | | _| (_ | _||   / | |\/| | |_| | |__| |    //
+  // |___|_|\_| |_| |___\___|___|_|_\ |_|  |_|\___/|____|_|    //
+  //                                                           //
+  ///////////////////////////////////////////////////////////////
+
+  logic [16:0] short_op_a;
+  logic [16:0] short_op_b;
+  logic [32:0] short_op_c;
+  logic [33:0] short_mul;
+  logic [33:0] short_mac;
+  logic [31:0] short_round, short_round_tmp;
+  logic [33:0] short_result;
+
+  logic        short_mac_msb1;
+  logic        short_mac_msb0;
+
+  logic [ 4:0] short_imm;
+  logic [ 1:0] short_subword;
+  logic [ 1:0] short_signed;
+  logic        short_shift_arith;
+  logic [ 4:0] mulh_imm;
+  logic [ 1:0] mulh_subword;
+  logic [ 1:0] mulh_signed;
+  logic        mulh_shift_arith;
+  logic        mulh_carry_q;
+  logic        mulh_active;
+  logic        mulh_save;
+  logic        mulh_clearcarry;
+  logic        mulh_ready;
+
+  enum logic [2:0] {IDLE, STEP0, STEP1, STEP2, FINISH} mulh_CS, mulh_NS;
+
+  // prepare the rounding value
+  assign short_round_tmp = (32'h00000001) << imm_i;
+  assign short_round = (operator_i == MUL_IR) ? {1'b0, short_round_tmp[31:1]} : '0;
+
+  // perform subword selection and sign extensions
+  assign short_op_a[15:0] = short_subword[0] ? op_a_i[31:16] : op_a_i[15:0];
+  assign short_op_b[15:0] = short_subword[1] ? op_b_i[31:16] : op_b_i[15:0];
+
+  assign short_op_a[16]   = short_signed[0] & short_op_a[15];
+  assign short_op_b[16]   = short_signed[1] & short_op_b[15];
+
+  assign short_op_c       = mulh_active ? $signed({mulh_carry_q, op_c_i}) : $signed(op_c_i);
+
+  assign short_mul        = $signed(short_op_a) * $signed(short_op_b);
+  assign short_mac        = $signed(short_op_c) + $signed(short_mul) + $signed(short_round);
+
+   //we use only short_signed_i[0] as it cannot be short_signed_i[1] 1 and short_signed_i[0] 0
+  assign short_result     = $signed({short_shift_arith & short_mac_msb1, short_shift_arith & short_mac_msb0, short_mac[31:0]}) >>> short_imm;
+
+  // choose between normal short multiplication operation and mulh operation
+  assign short_imm         = mulh_active ? mulh_imm         : imm_i;
+  assign short_subword     = mulh_active ? mulh_subword     : {2{short_subword_i}};
+  assign short_signed      = mulh_active ? mulh_signed      : short_signed_i;
+  assign short_shift_arith = mulh_active ? mulh_shift_arith : short_signed_i[0];
+
+  assign short_mac_msb1    = mulh_active ? short_mac[33] : short_mac[31];
+  assign short_mac_msb0    = mulh_active ? short_mac[32] : short_mac[31];
+
+
+  always_comb
+  begin
+    mulh_NS          = mulh_CS;
+    mulh_imm         = 5'd0;
+    mulh_subword     = 2'b00;
+    mulh_signed      = 2'b00;
+    mulh_shift_arith = 1'b0;
+    mulh_ready       = 1'b0;
+    mulh_active      = 1'b1;
+    mulh_save        = 1'b0;
+    mulh_clearcarry  = 1'b0;
+    multicycle_o     = 1'b0;
+
+    case (mulh_CS)
+      IDLE: begin
+        mulh_active = 1'b0;
+        mulh_ready  = 1'b1;
+        mulh_save   = 1'b0;
+        if ((operator_i == MUL_H) && enable_i) begin
+          mulh_ready  = 1'b0;
+          mulh_NS     = STEP0;
+        end
+      end
+
+      STEP0: begin
+        multicycle_o = 1'b1;
+        mulh_imm         = 5'd16;
+        mulh_active      = 1'b1;
+        //AL*BL never overflows
+        mulh_save        = 1'b0;
+        mulh_NS          = STEP1;
+        //Here always a 32'b unsigned result (no carry)
+      end
+
+      STEP1: begin
+        multicycle_o = 1'b1;
+        //AL*BH is signed iff B is signed
+        mulh_signed      = {short_signed_i[1], 1'b0};
+        mulh_subword     = 2'b10;
+        mulh_save        = 1'b1;
+        mulh_shift_arith = 1'b1;
+        mulh_NS          = STEP2;
+        //Here signed 32'b + unsigned 32'b result.
+        //Result is a signed 33'b
+        //Store the carry as it will be used as sign extension, we do
+        //not shift
+      end
+
+      STEP2: begin
+        multicycle_o = 1'b1;
+        //AH*BL is signed iff A is signed
+        mulh_signed      = {1'b0, short_signed_i[0]};
+        mulh_subword     = 2'b01;
+        mulh_imm         = 5'd16;
+        mulh_save        = 1'b1;
+        mulh_clearcarry  = 1'b1;
+        mulh_shift_arith = 1'b1;
+        mulh_NS          = FINISH;
+        //Here signed 32'b + signed 33'b result.
+        //Result is a signed 34'b
+        //We do not store the carries as the bits 34:33 are shifted back, so we clear it
+      end
+
+      FINISH: begin
+        mulh_signed  = short_signed_i;
+        mulh_subword = 2'b11;
+        mulh_ready   = 1'b1;
+        if (ex_ready_i)
+          mulh_NS = IDLE;
+      end
+    endcase
+  end
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (~rst_n)
+    begin
+      mulh_CS      <= IDLE;
+      mulh_carry_q <= 1'b0;
+    end else begin
+      mulh_CS      <= mulh_NS;
+
+      if (mulh_save)
+        mulh_carry_q <= ~mulh_clearcarry & short_mac[32];
+      else if (ex_ready_i) // clear carry when we are going to the next instruction
+        mulh_carry_q <= 1'b0;
+    end
+  end
+
+  // 32x32 = 32-bit multiplier
+  logic [31:0] int_op_a_msu;
+  logic [31:0] int_op_b_msu;
+  logic [31:0] int_result;
+
+  logic        int_is_msu;
+
+  assign int_is_msu = (operator_i == MUL_MSU32); // TODO: think about using a separate signal here, could prevent some switching
+
+  assign int_op_a_msu = op_a_i ^ {32{int_is_msu}};
+  assign int_op_b_msu = op_b_i & {32{int_is_msu}};
+
+  assign int_result = $signed(op_c_i) + $signed(int_op_b_msu) + $signed(int_op_a_msu) * $signed(op_b_i);
+
+  ///////////////////////////////////////////////
+  //  ___   ___ _____   __  __ _   _ _  _____  //
+  // |   \ / _ \_   _| |  \/  | | | | ||_   _| //
+  // | |) | (_) || |   | |\/| | |_| | |__| |   //
+  // |___/ \___/ |_|   |_|  |_|\___/|____|_|   //
+  //                                           //
+  ///////////////////////////////////////////////
+
+  logic [31:0] dot_char_result;
+  logic [32:0] dot_short_result;
+  logic [31:0] accumulator;
+  logic [15:0] clpx_shift_result;
+
+   generate
+     if (SHARED_DSP_MULT == 0) begin
+
+        logic [3:0][ 8:0] dot_char_op_a;
+        logic [3:0][ 8:0] dot_char_op_b;
+        logic [3:0][17:0] dot_char_mul;
+
+        logic [1:0][16:0] dot_short_op_a;
+        logic [1:0][16:0] dot_short_op_b;
+        logic [1:0][33:0] dot_short_mul;
+        logic      [16:0] dot_short_op_a_1_neg; //to compute -rA[31:16]*rB[31:16] -> (!rA[31:16] + 1)*rB[31:16] = !rA[31:16]*rB[31:16] + rB[31:16]
+        logic      [31:0] dot_short_op_b_ext;
+
+        assign dot_char_op_a[0] = {dot_signed_i[1] & dot_op_a_i[ 7], dot_op_a_i[ 7: 0]};
+        assign dot_char_op_a[1] = {dot_signed_i[1] & dot_op_a_i[15], dot_op_a_i[15: 8]};
+        assign dot_char_op_a[2] = {dot_signed_i[1] & dot_op_a_i[23], dot_op_a_i[23:16]};
+        assign dot_char_op_a[3] = {dot_signed_i[1] & dot_op_a_i[31], dot_op_a_i[31:24]};
+
+        assign dot_char_op_b[0] = {dot_signed_i[0] & dot_op_b_i[ 7], dot_op_b_i[ 7: 0]};
+        assign dot_char_op_b[1] = {dot_signed_i[0] & dot_op_b_i[15], dot_op_b_i[15: 8]};
+        assign dot_char_op_b[2] = {dot_signed_i[0] & dot_op_b_i[23], dot_op_b_i[23:16]};
+        assign dot_char_op_b[3] = {dot_signed_i[0] & dot_op_b_i[31], dot_op_b_i[31:24]};
+
+        assign dot_char_mul[0]  = $signed(dot_char_op_a[0]) * $signed(dot_char_op_b[0]);
+        assign dot_char_mul[1]  = $signed(dot_char_op_a[1]) * $signed(dot_char_op_b[1]);
+        assign dot_char_mul[2]  = $signed(dot_char_op_a[2]) * $signed(dot_char_op_b[2]);
+        assign dot_char_mul[3]  = $signed(dot_char_op_a[3]) * $signed(dot_char_op_b[3]);
+
+        assign dot_char_result  = $signed(dot_char_mul[0]) + $signed(dot_char_mul[1]) +
+                                  $signed(dot_char_mul[2]) + $signed(dot_char_mul[3]) +
+                                  $signed(dot_op_c_i);
+
+
+        assign dot_short_op_a[0]    = {dot_signed_i[1] & dot_op_a_i[15], dot_op_a_i[15: 0]};
+        assign dot_short_op_a[1]    = {dot_signed_i[1] & dot_op_a_i[31], dot_op_a_i[31:16]};
+        assign dot_short_op_a_1_neg = dot_short_op_a[1] ^ {17{(is_clpx_i & ~clpx_img_i)}}; //negates whether clpx_img_i is 0 or 1, only REAL PART needs to be negated
+
+        assign dot_short_op_b[0] = (is_clpx_i & clpx_img_i) ? {dot_signed_i[0] & dot_op_b_i[31], dot_op_b_i[31:16]} : {dot_signed_i[0] & dot_op_b_i[15], dot_op_b_i[15: 0]};
+        assign dot_short_op_b[1] = (is_clpx_i & clpx_img_i) ? {dot_signed_i[0] & dot_op_b_i[15], dot_op_b_i[15: 0]} : {dot_signed_i[0] & dot_op_b_i[31], dot_op_b_i[31:16]};
+
+        assign dot_short_mul[0]  = $signed(dot_short_op_a[0]) * $signed(dot_short_op_b[0]);
+        assign dot_short_mul[1]  = $signed(dot_short_op_a_1_neg) * $signed(dot_short_op_b[1]);
+
+        assign dot_short_op_b_ext = $signed(dot_short_op_b[1]);
+        assign accumulator        = is_clpx_i ? dot_short_op_b_ext & {32{~clpx_img_i}} : $signed(dot_op_c_i);
+
+        assign dot_short_result  = $signed(dot_short_mul[0][31:0]) + $signed(dot_short_mul[1][31:0]) + $signed(accumulator);
+        assign clpx_shift_result = $signed(dot_short_result[31:15])>>>clpx_shift_i;
+
+     end else begin
+        assign dot_char_result  = '0;
+        assign dot_short_result = '0;
+     end
+  endgenerate
+
+  ////////////////////////////////////////////////////////
+  //   ____                 _ _     __  __              //
+  //  |  _ \ ___  ___ _   _| | |_  |  \/  |_   ___  __  //
+  //  | |_) / _ \/ __| | | | | __| | |\/| | | | \ \/ /  //
+  //  |  _ <  __/\__ \ |_| | | |_  | |  | | |_| |>  <   //
+  //  |_| \_\___||___/\__,_|_|\__| |_|  |_|\__,_/_/\_\  //
+  //                                                    //
+  ////////////////////////////////////////////////////////
+
+  always_comb
+  begin
+    result_o   = '0;
+
+    unique case (operator_i)
+      MUL_MAC32, MUL_MSU32: result_o = int_result[31:0];
+
+      MUL_I, MUL_IR, MUL_H: result_o = short_result[31:0];
+
+      MUL_DOT8:  result_o = dot_char_result[31:0];
+      MUL_DOT16: begin
+        if(is_clpx_i) begin
+          if(clpx_img_i) begin
+            result_o[31:16] = clpx_shift_result;
+            result_o[15:0]  = dot_op_c_i[15:0];
+          end else begin
+            result_o[15:0]  = clpx_shift_result;
+            result_o[31:16] = dot_op_c_i[31:16];
+          end
+        end else begin
+            result_o = dot_short_result[31:0];
+        end
+      end
+
+      default: ; // default case to suppress unique warning
+    endcase
+  end
+
+  assign ready_o      = mulh_ready;
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+
+  // check multiplication result for mulh
+  `ifndef VERILATOR
+  assert property (
+    @(posedge clk) ((mulh_CS == FINISH) && (operator_i == MUL_H) && (short_signed_i == 2'b11))
+    |->
+    (result_o == (($signed({{32{op_a_i[31]}}, op_a_i}) * $signed({{32{op_b_i[31]}}, op_b_i})) >>> 32) ) );
+
+  // check multiplication result for mulhsu
+  assert property (
+    @(posedge clk) ((mulh_CS == FINISH) && (operator_i == MUL_H) && (short_signed_i == 2'b01))
+    |->
+    (result_o == (($signed({{32{op_a_i[31]}}, op_a_i}) * {32'b0, op_b_i}) >> 32) ) );
+
+  // check multiplication result for mulhu
+  assert property (
+    @(posedge clk) ((mulh_CS == FINISH) && (operator_i == MUL_H) && (short_signed_i == 2'b00))
+    |->
+    (result_o == (({32'b0, op_a_i} * {32'b0, op_b_i}) >> 32) ) );
+  `endif
+endmodule
diff --git a/hw/deps/riscv/riscv_pmp.sv b/hw/deps/riscv/riscv_pmp.sv
new file mode 100644
index 0000000..c8622d5
--- /dev/null
+++ b/hw/deps/riscv/riscv_pmp.sv
@@ -0,0 +1,810 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    BASIC MPU                                                  //
+// Project Name:   RISCV                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    BASIC MPU: it suppoerts NA4, DIS, NAPOT and TOR            //
+//                 NAPOT can be configured from 8B to 4GB                     //
+//                 Number of RULES is parametric, and TOR and NAPOT can be    //
+//                 disabled.                                                  //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+
+
+`define RULE_0  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxx0
+`define RULE_1  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxx01
+`define RULE_2  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxx011
+`define RULE_3  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxx0111
+`define RULE_4  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxx01111
+`define RULE_5  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx011111
+`define RULE_6  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0111111
+`define RULE_7  32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_01111111
+`define RULE_8  32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_11111111
+`define RULE_9  32'bxxxxxxxx_xxxxxxxx_xxxxxx01_11111111
+`define RULE_10 32'bxxxxxxxx_xxxxxxxx_xxxxx011_11111111
+`define RULE_11 32'bxxxxxxxx_xxxxxxxx_xxxx0111_11111111
+`define RULE_12 32'bxxxxxxxx_xxxxxxxx_xxx01111_11111111
+`define RULE_13 32'bxxxxxxxx_xxxxxxxx_xx011111_11111111
+`define RULE_14 32'bxxxxxxxx_xxxxxxxx_x0111111_11111111
+`define RULE_15 32'bxxxxxxxx_xxxxxxxx_01111111_11111111
+`define RULE_16 32'bxxxxxxxx_xxxxxxx0_11111111_11111111
+`define RULE_17 32'bxxxxxxxx_xxxxxx01_11111111_11111111
+`define RULE_18 32'bxxxxxxxx_xxxxx011_11111111_11111111
+`define RULE_19 32'bxxxxxxxx_xxxx0111_11111111_11111111
+`define RULE_20 32'bxxxxxxxx_xxx01111_11111111_11111111
+`define RULE_21 32'bxxxxxxxx_xx011111_11111111_11111111
+`define RULE_22 32'bxxxxxxxx_x0111111_11111111_11111111
+`define RULE_23 32'bxxxxxxxx_01111111_11111111_11111111
+`define RULE_24 32'bxxxxxxx0_11111111_11111111_11111111
+`define RULE_25 32'bxxxxxx01_11111111_11111111_11111111
+`define RULE_26 32'bxxxxx011_11111111_11111111_11111111
+`define RULE_27 32'bxxxx0111_11111111_11111111_11111111
+`define RULE_28 32'bxxx01111_11111111_11111111_11111111
+`define RULE_29 32'bxx011111_11111111_11111111_11111111
+`define RULE_30 32'bx0111111_11111111_11111111_11111111
+`define RULE_31 32'b01111111_11111111_11111111_11111111
+
+
+
+`define EN_NAPOT_RULE_8B       /* 0  */
+`define EN_NAPOT_RULE_16B      /* 1  */
+`define EN_NAPOT_RULE_32B      /* 2  */
+`define EN_NAPOT_RULE_64B      /* 3  */
+`define EN_NAPOT_RULE_128B     /* 4  */
+`define EN_NAPOT_RULE_256B     /* 5  */
+`define EN_NAPOT_RULE_512B     /* 6  */
+`define EN_NAPOT_RULE_1KB      /* 7  */
+`define EN_NAPOT_RULE_2KB      /* 8  */
+`define EN_NAPOT_RULE_4KB      /* 9  */
+`define EN_NAPOT_RULE_8KB      /* 10 */
+`define EN_NAPOT_RULE_16KB     /* 11 */
+`define EN_NAPOT_RULE_32KB     /* 12 */
+`define EN_NAPOT_RULE_64KB     /* 13 */
+`define EN_NAPOT_RULE_128KB    /* 14 */
+`define EN_NAPOT_RULE_256KB    /* 15 */
+`define EN_NAPOT_RULE_512KB    /* 16 */
+`define EN_NAPOT_RULE_1MB      /* 17 */
+`define EN_NAPOT_RULE_2MB      /* 18 */
+`define EN_NAPOT_RULE_4MB      /* 19 */
+`define EN_NAPOT_RULE_8MB      /* 20 */
+`define EN_NAPOT_RULE_16MB     /* 21 */
+`define EN_NAPOT_RULE_32MB     /* 22 */
+`define EN_NAPOT_RULE_64MB     /* 23 */
+`define EN_NAPOT_RULE_128MB    /* 24 */
+`define EN_NAPOT_RULE_256MB    /* 25 */
+`define EN_NAPOT_RULE_512MB    /* 26 */
+`define EN_NAPOT_RULE_1GB      /* 27 */
+`define EN_NAPOT_RULE_2GB      /* 28 */
+`define EN_NAPOT_RULE_4GB      /* 29 */
+`define EN_NAPOT_RULE_8GB      /* 30 */
+`define EN_NAPOT_RULE_16GB     /* 31 */
+
+
+`define ENABLE_NAPOT
+`define ENABLE_TOR
+
+//`define DEBUG_RULE
+
+import riscv_defines::*;
+
+module riscv_pmp
+#(
+   parameter N_PMP_ENTRIES = 16
+)
+(
+   input logic                             clk,
+   input logic                             rst_n,
+
+   input PrivLvl_t                         pmp_privil_mode_i,
+
+   input logic  [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_i,
+   input logic  [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_i,
+
+
+   // data side : if TO pipeline
+   input  logic                            data_req_i,
+   input  logic [31:0]                     data_addr_i,
+   input  logic                            data_we_i,
+   output logic                            data_gnt_o,
+   // if to Memory
+   output logic                            data_req_o,
+   input  logic                            data_gnt_i,
+   output logic [31:0]                     data_addr_o,
+   output logic                            data_err_o,
+   input  logic                            data_err_ack_i,
+
+
+   // fetch side : if TO pipeline
+   input  logic                            instr_req_i,
+   input  logic [31:0]                     instr_addr_i,
+   output logic                            instr_gnt_o,
+   // fetch to PF buffer
+   output logic                            instr_req_o,
+   input  logic                            instr_gnt_i,
+   output logic [31:0]                     instr_addr_o,
+   output logic                            instr_err_o
+);
+
+
+   logic [N_PMP_ENTRIES-1:0]      EN_rule;
+   logic [N_PMP_ENTRIES-1:0]      R_rule;
+   logic [N_PMP_ENTRIES-1:0]      W_rule;
+   logic [N_PMP_ENTRIES-1:0]      X_rule;
+   logic [N_PMP_ENTRIES-1:0][1:0] MODE_rule;
+   logic [N_PMP_ENTRIES-1:0][1:0] WIRI_rule;
+   logic [N_PMP_ENTRIES-1:0][1:0] LOCK_rule;
+   logic [N_PMP_ENTRIES-1:0][31:0] mask_addr;
+
+   logic [N_PMP_ENTRIES-1:0][31:0] start_addr;
+   logic [N_PMP_ENTRIES-1:0][31:0] stop_addr;
+   logic [N_PMP_ENTRIES-1:0]       data_match_region;
+   logic [N_PMP_ENTRIES-1:0]       instr_match_region;
+   logic                            data_err_int;
+   genvar i;
+   int unsigned j,k;
+
+
+   ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ██╗   ██╗██╗     ███████╗    ███████╗██╗  ██╗██████╗  █████╗ ███╗   ██╗███████╗██╗ ██████╗ ███╗   ██╗ //
+   // ██╔══██╗██║   ██║██║     ██╔════╝    ██╔════╝╚██╗██╔╝██╔══██╗██╔══██╗████╗  ██║██╔════╝██║██╔═══██╗████╗  ██║ //
+   // ██████╔╝██║   ██║██║     █████╗      █████╗   ╚███╔╝ ██████╔╝███████║██╔██╗ ██║███████╗██║██║   ██║██╔██╗ ██║ //
+   // ██╔══██╗██║   ██║██║     ██╔══╝      ██╔══╝   ██╔██╗ ██╔═══╝ ██╔══██║██║╚██╗██║╚════██║██║██║   ██║██║╚██╗██║ //
+   // ██║  ██║╚██████╔╝███████╗███████╗    ███████╗██╔╝ ██╗██║     ██║  ██║██║ ╚████║███████║██║╚██████╔╝██║ ╚████║ //
+   // ╚═╝  ╚═╝ ╚═════╝ ╚══════╝╚══════╝    ╚══════╝╚═╝  ╚═╝╚═╝     ╚═╝  ╚═╝╚═╝  ╚═══╝╚══════╝╚═╝ ╚═════╝ ╚═╝  ╚═══╝ //
+   ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+   generate
+      for(i=0;i<N_PMP_ENTRIES;i++)
+      begin : CFG_EXP
+         assign {LOCK_rule[i],WIRI_rule[i],MODE_rule[i],X_rule[i], W_rule[i], R_rule[i] } = pmp_cfg_i[i];
+      end
+
+      // address Expansion
+
+      for(i=0;i<N_PMP_ENTRIES;i++)
+      begin : ADDR_EXP
+         always @(*)
+         begin
+            start_addr[i] = '0;
+            stop_addr[i]  = '0;
+            mask_addr[i]  = 32'hFFFF_FFFF;
+
+            case (MODE_rule[i])
+               2'b00:
+               begin : DISABLED
+                  EN_rule[i] = 1'b0;
+                  `ifdef DEBUG_RULE $display(" DISABLED[%d]", i ); `endif
+               end
+
+`ifdef ENABLE_TOR
+               2'b01:
+               begin : TOR_MODE
+                  EN_rule[i] = 1'b1;
+                  if(i==0)
+                  begin
+                     start_addr[i] = 0;
+                  end
+                  else
+                  begin
+                     start_addr[i] = pmp_addr_i[i-1];
+                  end
+
+                  stop_addr[i] = pmp_addr_i[i];
+                  `ifdef DEBUG_RULE $display(" TOR[%d]: %8h<-- addr --> %8h", i , start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+               end
+`endif
+
+
+               2'b10:
+               begin : NA4_MODE
+                  EN_rule[i] = 1'b1;
+                  stop_addr[i]  = pmp_addr_i[i];
+                  start_addr[i] = pmp_addr_i[i];
+                  `ifdef DEBUG_RULE $display(" NA4[%d]  %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+               end
+
+`ifdef ENABLE_NAPOT
+               2'b11:
+               begin : NAPOT_MODE
+                  EN_rule[i]    = 1'b1;
+                  mask_addr[i]  = 32'hFFFF_FFFF;
+                  stop_addr[i]  = pmp_addr_i[i];
+                  start_addr[i] = pmp_addr_i[i];
+
+
+
+                  casex(pmp_addr_i[i])
+
+      `ifdef EN_NAPOT_RULE_8B
+                     `RULE_0:
+                     begin: BYTE_ALIGN_8B
+                        mask_addr[i]  = 32'hFFFF_FFFE;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_8B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_16B
+                     `RULE_1:
+                     begin: BYTE_ALIGN_16B
+                        mask_addr[i]  = 32'hFFFF_FFFC;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_16B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_32B
+                     `RULE_2:
+                     begin: BYTE_ALIGN_32B
+                        mask_addr[i]  = 32'hFFFF_FFF8;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_32B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_64B
+                     `RULE_3:
+                     begin: BYTE_ALIGN_64B
+                        mask_addr[i]  = 32'hFFFF_FFF0;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_64B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_128B
+                     `RULE_4:
+                     begin: BYTE_ALIGN_128B
+                        mask_addr[i]  = 32'hFFFF_FFE0;
+                        start_addr[i] = pmp_addr_i[i] & 32'hFFFF_FFE0;
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_128B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_256B
+                     `RULE_5:
+                     begin: BYTE_ALIGN_256B
+                        mask_addr[i]  = 32'hFFFF_FFC0;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_256B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_512B
+                     `RULE_6:
+                     begin: BYTE_ALIGN_512B
+                        mask_addr[i]  = 32'hFFFF_FF80;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_512B: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_1KB
+                     `RULE_7:
+                     begin: BYTE_ALIGN_1KB
+                        mask_addr[i]  = 32'hFFFF_FF00;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_1KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_2KB
+                     `RULE_8:
+                     begin: BYTE_ALIGN_2KB
+                        mask_addr[i]  = 32'hFFFF_FE00;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_2K: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_4KB
+                     `RULE_9:
+                     begin: BYTE_ALIGN_4KB
+                        mask_addr[i]  = 32'hFFFF_FC00;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_4KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_8KB
+                     `RULE_10:
+                     begin: BYTE_ALIGN_8KB
+                        mask_addr[i]  = 32'hFFFF_F800;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_8KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_16KB
+                     `RULE_11:
+                     begin: BYTE_ALIGN_16KB
+                        mask_addr[i]  = 32'hFFFF_F000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_16KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_32KB
+                     `RULE_12:
+                     begin: BYTE_ALIGN_32KB
+                        mask_addr[i]  = 32'hFFFF_E000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_32KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_64KB
+                     `RULE_13:
+                     begin: BYTE_ALIGN_64KB
+                        mask_addr[i]  = 32'hFFFF_C000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_64KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_128KB
+                     `RULE_14:
+                     begin: BYTE_ALIGN_128KB
+                        mask_addr[i]  = 32'hFFFF_8000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_128KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_256KB
+                     `RULE_15:
+                     begin: BYTE_ALIGN_256KB
+                        mask_addr[i]  = 32'hFFFF_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_256KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_512KB
+                     `RULE_16:
+                     begin: BYTE_ALIGN_512KB
+                        mask_addr[i]  = 32'hFFFE_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_512KB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_1MB
+                     `RULE_17:
+                     begin: BYTE_ALIGN_1MB
+                        mask_addr[i]  = 32'hFFFC_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_1MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_2MB
+                     `RULE_18:
+                     begin: BYTE_ALIGN_2MB
+                        mask_addr[i]  = 32'hFFF8_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_2MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_4MB
+                     `RULE_19:
+                     begin: BYTE_ALIGN_4MB
+                        mask_addr[i]  = 32'hFFF0_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_4MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+      `ifdef EN_NAPOT_RULE_8MB
+                     `RULE_20:
+                     begin: BYTE_ALIGN_8MB
+                        mask_addr[i]  = 32'hFFE0_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_8MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_16MB
+                     `RULE_21:
+                     begin: BYTE_ALIGN_16MB
+                        mask_addr[i]  = 32'hFFC0_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_16MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_32MB
+                     `RULE_22:
+                     begin: BYTE_ALIGN_32MB
+                        mask_addr[i]  = 32'hFF80_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_32MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_64MB
+                     `RULE_23:
+                     begin: BYTE_ALIGN_64MB
+                        mask_addr[i]  = 32'hFF00_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                        `ifdef DEBUG_RULE $display(" NAPOT[%d]  --> BYTE_ALIGN_64MB: %8h<-- addr --> %8h", i, start_addr[i]<<2, stop_addr[i]<<2 ); `endif
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_128MB
+                     `RULE_24:
+                     begin: BYTE_ALIGN_128MB
+                        mask_addr[i]  = 32'hFE00_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_256MB
+                     `RULE_25:
+                     begin: BYTE_ALIGN_256MB
+                        mask_addr[i]  = 32'hFC00_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_512MB
+                     `RULE_26:
+                     begin: BYTE_ALIGN_512MB
+                        mask_addr[i]  = 32'hF800_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+      `ifdef EN_NAPOT_RULE_1GB
+                     `RULE_27:
+                     begin: BYTE_ALIGN_1GB
+                        mask_addr[i]  = 32'hF000_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+
+
+
+      `ifdef EN_NAPOT_RULE_2GB
+                     `RULE_28:
+                     begin: BYTE_ALIGN_2GB
+                        mask_addr[i]  = 32'hE000_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+
+      `ifdef EN_NAPOT_RULE_4GB
+                     `RULE_29:
+                     begin: BYTE_ALIGN_4GB
+                        mask_addr[i]  = 32'hC000_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+
+      `ifdef EN_NAPOT_RULE_8GB
+                     `RULE_30:
+                     begin: BYTE_ALIGN_8GB
+                        mask_addr[i]  = 32'h8000_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+
+      `ifdef EN_NAPOT_RULE_16GB
+                     `RULE_31:
+                     begin: BYTE_ALIGN_16GB
+                        mask_addr[i]  = 32'h0000_0000;
+                        start_addr[i] = pmp_addr_i[i] & mask_addr[i];
+                        stop_addr[i]  = pmp_addr_i[i];
+                     end
+      `endif
+                     default:
+                     begin: INVALID_RULE
+                        EN_rule[i]    = 1'b0;
+                        start_addr[i] = '0;
+                        stop_addr[i]  = '0;
+                     end
+
+                  endcase
+
+
+               end
+`endif
+
+            default:
+            begin: DEFAULT_DISABLED
+               EN_rule[i]    = 1'b0;
+               start_addr[i] = '0;
+               stop_addr[i]  = '0;
+            end
+
+            endcase
+         end
+      end
+   endgenerate
+
+
+   ///////////////////////////////////////////////////////////////////////////////////////////////
+   // ██████╗ ██╗   ██╗██╗     ███████╗         ██████╗██╗  ██╗███████╗ ██████╗██╗  ██╗███████╗ //
+   // ██╔══██╗██║   ██║██║     ██╔════╝        ██╔════╝██║  ██║██╔════╝██╔════╝██║ ██╔╝██╔════╝ //
+   // ██████╔╝██║   ██║██║     █████╗          ██║     ███████║█████╗  ██║     █████╔╝ ███████╗ //
+   // ██╔══██╗██║   ██║██║     ██╔══╝          ██║     ██╔══██║██╔══╝  ██║     ██╔═██╗ ╚════██║ //
+   // ██║  ██║╚██████╔╝███████╗███████╗███████╗╚██████╗██║  ██║███████╗╚██████╗██║  ██╗███████║ //
+   // ╚═╝  ╚═╝ ╚═════╝ ╚══════╝╚══════╝╚══════╝ ╚═════╝╚═╝  ╚═╝╚══════╝ ╚═════╝╚═╝  ╚═╝╚══════╝ //
+   ///////////////////////////////////////////////////////////////////////////////////////////////
+
+
+
+
+   always_comb
+   begin
+      for(j=0;j<N_PMP_ENTRIES;j++)
+      begin
+
+         if( EN_rule[j] & ((~data_we_i & R_rule[j]) | (data_we_i & W_rule[j])) )
+         begin
+             case(MODE_rule[j])
+         `ifdef ENABLE_TOR
+               2'b01:
+               begin : TOR_CHECK_DATA
+                      if ( ( data_addr_i[31:2] >= start_addr[j])  &&  ( data_addr_i[31:2] < stop_addr[j])  )
+                      begin
+                         data_match_region[j] = 1'b1;
+                         `ifdef DEBUG_RULE $display("HIT on TOR RULE %d: [%8h] <= data_addr_i [%8h] <= [%8h], RULE=%2h, X=%b, W=%b, R=%d", j, (start_addr[j])>>2 , data_addr_i , (stop_addr[j])>>2, pmp_cfg_i[j][4:3], X_rule[j], W_rule[j], R_rule[j]); `endif
+                      end
+                      else
+                      begin
+                         data_match_region[j] = 1'b0;
+                      end
+               end
+         `endif
+
+               2'b10:
+               begin : NA4_CHECK_DATA
+                  if ( data_addr_i[31:2] == start_addr[j][29:0] )
+                  begin
+                     data_match_region[j] = 1'b1;
+                     `ifdef DEBUG_RULE $display("HIT on NA4 RULE %d: [%8h] == [%8h] , RULE=%2h, X=%b, W=%b, R=%d", j, (start_addr[j])>>2 , data_addr_i , pmp_cfg_i[j][4:3], X_rule[j], W_rule[j], R_rule[j]); `endif
+                  end
+                  else
+                  begin
+                     data_match_region[j] = 1'b0;
+                  end
+               end
+
+         `ifdef ENABLE_NAPOT
+               2'b11:
+               begin : NAPOT_CHECK_DATA
+                     //$display("Checking NAPOT RULE [%d]: %8h, == %8h", j, data_addr_i[31:2] &  mask_addr[j][29:0], start_addr[j][29:0]);
+                     if ( (data_addr_i[31:2] & mask_addr[j][31:2]) == start_addr[j][31:2] )
+                     begin
+                        data_match_region[j] = 1'b1;
+                     end
+                     else
+                     begin
+                        data_match_region[j] = 1'b0;
+                        //$display("NO MACHING NAPOT: %8h, == %8h", (data_addr_i[31:2] &  mask_addr[j][29:0]), start_addr[j][29:0]);
+                     end
+               end
+         `endif
+
+               default:
+               begin
+                  data_match_region[j] = 1'b0;
+               end
+            endcase // MODE_rule[j]
+
+         end
+         else
+         begin
+               data_match_region[j] = 1'b0;
+         end
+
+      end
+   end
+
+   assign data_addr_o  = data_addr_i;
+
+   always_comb
+   begin
+      if(pmp_privil_mode_i == PRIV_LVL_M)
+      begin
+         data_req_o   = data_req_i;
+         data_gnt_o   = data_gnt_i;
+         data_err_int   = 1'b0;
+
+      end
+      else
+      begin
+            if(|data_match_region == 1'b0)
+            begin
+               data_req_o   = 1'b0;
+               data_err_int   = data_req_i;
+               data_gnt_o   = 1'b0;
+            end
+            else
+            begin
+               data_req_o   =  data_req_i;
+               data_err_int =  1'b0;
+               data_gnt_o   =  data_gnt_i;
+            end
+      end
+   end
+
+
+   enum logic {IDLE, GIVE_ERROR} data_err_state_q, data_err_state_n;
+
+   always_comb
+   begin
+      data_err_o       = 1'b0;
+      data_err_state_n = data_err_state_q;
+      unique case(data_err_state_q)
+
+         IDLE:
+         begin
+            if(data_err_int)
+               data_err_state_n = GIVE_ERROR;
+         end
+
+         GIVE_ERROR:
+         begin
+            data_err_o = 1'b1;
+            if(data_err_ack_i)
+               data_err_state_n = IDLE;
+         end
+
+        default: ;
+      endcase
+   end
+
+
+   always_ff @(posedge clk or negedge rst_n) begin
+      if(~rst_n) begin
+          data_err_state_q <= IDLE;
+      end else begin
+          data_err_state_q <= data_err_state_n;
+      end
+   end
+
+
+   always_comb
+   begin
+      for(k=0;k<N_PMP_ENTRIES;k++)
+      begin
+
+         if(EN_rule[k] & X_rule[k])
+         begin
+
+             case(MODE_rule[k])
+         `ifdef ENABLE_TOR
+               2'b01:
+               begin : TOR_CHECK
+                      if ( ( instr_addr_i[31:2] >= start_addr[k])  &&  ( instr_addr_i[31:2] < stop_addr[k])  )
+                      begin
+                         instr_match_region[k] = 1'b1;
+                         `ifdef DEBUG_RULE $display("HIT on TOR RULE %d: [%8h] <= data_addr_i [%8h] <= [%8h], RULE=%2h, X=%b, W=%b, R=%d", k, (start_addr[k])>>2 , data_addr_i , (stop_addr[k])>>2, pmp_cfg_i[k][4:3], X_rule[k], W_rule[k], R_rule[k]); `endif
+                      end
+                      else
+                      begin
+                         instr_match_region[k] = 1'b0;
+                      end
+               end
+         `endif
+
+               2'b10:
+               begin : NA4_CHECK
+                  if ( instr_addr_i[31:2] == start_addr[k][29:0] )
+                  begin
+                     instr_match_region[k] = 1'b1;
+                     `ifdef DEBUG_RULE $display("HIT on NA4 RULE %d: [%8h] == [%8h] , RULE=%2h, X=%b, W=%b, R=%d", k, (start_addr[k])>>2 , data_addr_i , pmp_cfg_i[k][4:3], X_rule[k], W_rule[k], R_rule[k]); `endif
+                  end
+                  else
+                  begin
+                     instr_match_region[k] = 1'b0;
+                  end
+               end
+
+         `ifdef ENABLE_NAPOT
+               2'b11:
+               begin
+                     if ( (instr_addr_i[31:2] & mask_addr[k][31:2]) == start_addr[k][31:2] )
+                     begin
+                        instr_match_region[k] = 1'b1;
+                     end
+                     else
+                     begin
+                        instr_match_region[k] = 1'b0;
+                     end
+               end
+         `endif
+
+               default:
+               begin
+                  instr_match_region[k] = 1'b0;
+               end
+            endcase // MODE_rule[i]
+
+/*             if ( ( instr_addr_i[31:2] >= start_addr[k])  &&  ( instr_addr_i[31:2] <= stop_addr[k])  )
+             begin
+                instr_match_region[k] = 1'b1;
+             end
+             else
+             begin
+                instr_match_region[k] = 1'b0;
+             end*/
+         end
+         else
+         begin
+            instr_match_region[k] = 1'b0;
+         end
+
+
+      end
+   end
+
+   assign instr_addr_o  = instr_addr_i;
+
+   always_comb
+   begin
+      if(pmp_privil_mode_i == PRIV_LVL_M)
+      begin
+         instr_req_o   = instr_req_i;
+         instr_gnt_o   = instr_gnt_i;
+         instr_err_o   = 1'b0;
+
+      end
+      else
+      begin
+            if(|instr_match_region == 1'b0)
+            begin
+               instr_req_o   = 1'b0;
+               instr_err_o   = instr_req_i;
+               instr_gnt_o   = 1'b0;
+            end
+            else
+            begin
+               instr_req_o   =  instr_req_i;
+               instr_err_o   =  1'b0;
+               instr_gnt_o   =  instr_gnt_i;
+            end
+      end
+   end
+
+
+endmodule
diff --git a/hw/deps/riscv/riscv_popcnt.sv b/hw/deps/riscv/riscv_popcnt.sv
new file mode 100644
index 0000000..69c7ee6
--- /dev/null
+++ b/hw/deps/riscv/riscv_popcnt.sv
@@ -0,0 +1,63 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Andreas Traber - atraber@student.ethz.ch                   //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    riscv_popcnt                                               //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Count the number of '1's in a word                         //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_popcnt
+(
+  input  logic [31:0]  in_i,
+  output logic [5: 0]  result_o
+);
+
+  logic [15:0][1:0] cnt_l1;
+  logic [ 7:0][2:0] cnt_l2;
+  logic [ 3:0][3:0] cnt_l3;
+  logic [ 1:0][4:0] cnt_l4;
+
+  genvar      l, m, n, p;
+  generate for(l = 0; l < 16; l++)
+    begin
+      assign cnt_l1[l] = {1'b0, in_i[2*l]} + {1'b0, in_i[2*l + 1]};
+    end
+  endgenerate
+
+  generate for(m = 0; m < 8; m++)
+    begin
+      assign cnt_l2[m] = {1'b0, cnt_l1[2*m]} + {1'b0, cnt_l1[2*m + 1]};
+    end
+  endgenerate
+
+  generate for(n = 0; n < 4; n++)
+    begin
+      assign cnt_l3[n] = {1'b0, cnt_l2[2*n]} + {1'b0, cnt_l2[2*n + 1]};
+    end
+  endgenerate
+
+  generate for(p = 0; p < 2; p++)
+    begin
+      assign cnt_l4[p] = {1'b0, cnt_l3[2*p]} + {1'b0, cnt_l3[2*p + 1]};
+    end
+  endgenerate
+
+  assign result_o = {1'b0, cnt_l4[0]} + {1'b0, cnt_l4[1]};
+
+endmodule
diff --git a/hw/deps/riscv/riscv_prefetch_L0_buffer.sv b/hw/deps/riscv/riscv_prefetch_L0_buffer.sv
new file mode 100644
index 0000000..b2f2f44
--- /dev/null
+++ b/hw/deps/riscv/riscv_prefetch_L0_buffer.sv
@@ -0,0 +1,579 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Igor Loi - igor.loi@unibo.it                               //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                                                                            //
+// Design Name:    Prefetcher Buffer for 128 bit memory interface             //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Prefetch Buffer that caches instructions. This cuts overly //
+//                 long critical paths to the instruction cache               //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_prefetch_L0_buffer
+#(
+  parameter                                   RDATA_IN_WIDTH = 128
+)
+(
+  input  logic                                clk,
+  input  logic                                rst_n,
+
+  input  logic                                req_i,
+
+  input  logic                                branch_i,
+  input  logic [31:0]                         addr_i,
+
+  input  logic                                hwloop_i,
+  input  logic [31:0]                         hwloop_target_i,
+
+  input  logic                                ready_i,
+  output logic                                valid_o,
+  output logic [31:0]                         rdata_o,
+  output logic [31:0]                         addr_o,
+  output logic                                is_hwlp_o, // is set when the currently served data is from a hwloop
+
+  // goes to instruction memory / instruction cache
+  output logic                                instr_req_o,
+  output logic [31:0]                         instr_addr_o,
+  input  logic                                instr_gnt_i,
+  input  logic                                instr_rvalid_i,
+  input  logic [RDATA_IN_WIDTH/32-1:0][31:0]  instr_rdata_i,
+
+  // Prefetch Buffer Status
+  output logic                                busy_o
+);
+
+  logic                               busy_L0;
+
+  enum logic [3:0] { IDLE, BRANCHED,
+                     HWLP_WAIT_GNT, HWLP_GRANTED, HWLP_GRANTED_WAIT, HWLP_FETCH_DONE,
+                     NOT_VALID, NOT_VALID_GRANTED, NOT_VALID_CROSS, NOT_VALID_CROSS_GRANTED,
+                     VALID, VALID_CROSS, VALID_GRANTED, VALID_FETCH_DONE } CS, NS;
+
+  logic                               do_fetch;
+  logic                               do_hwlp, do_hwlp_int;
+  logic                               use_last;
+  logic                               save_rdata_last;
+  logic                               use_hwlp;
+  logic                               save_rdata_hwlp;
+  logic                               valid;
+
+  logic                               hwlp_is_crossword;
+  logic                               is_crossword;
+  logic                               next_is_crossword;
+  logic                               next_valid;
+  logic                               next_upper_compressed;
+  logic                               fetch_possible;
+  logic                               upper_is_compressed;
+
+  logic                       [31:0]  addr_q, addr_n, addr_int, addr_aligned_next, addr_real_next;
+  logic                               is_hwlp_q, is_hwlp_n;
+
+  logic                       [31:0]  rdata_last_q;
+
+  logic                               valid_L0;
+  logic [RDATA_IN_WIDTH/32-1:0][31:0] rdata_L0;
+  logic                        [31:0] addr_L0;
+
+  logic                               fetch_valid;
+  logic                               fetch_gnt;
+
+  // prepared data for output
+  logic                        [31:0] rdata, rdata_unaligned;
+
+  logic                               aligned_is_compressed, unaligned_is_compressed;
+  logic                               hwlp_aligned_is_compressed, hwlp_unaligned_is_compressed;
+
+
+  riscv_L0_buffer
+  #(
+    .RDATA_IN_WIDTH ( RDATA_IN_WIDTH )
+  )
+  L0_buffer_i
+  (
+    .clk                  ( clk                ),
+    .rst_n                ( rst_n              ),
+
+    .prefetch_i           ( do_fetch           ),
+    .prefetch_addr_i      ( addr_real_next   ), //addr_aligned_next
+
+    .branch_i             ( branch_i           ),
+    .branch_addr_i        ( addr_i             ),
+
+    .hwlp_i               ( do_hwlp | do_hwlp_int ),
+    .hwlp_addr_i          ( hwloop_target_i    ),
+
+    .fetch_gnt_o          ( fetch_gnt          ),
+    .fetch_valid_o        ( fetch_valid        ),
+
+    .valid_o              ( valid_L0           ),
+    .rdata_o              ( rdata_L0           ),
+    .addr_o               ( addr_L0            ),
+
+    .instr_req_o          ( instr_req_o        ),
+    .instr_addr_o         ( instr_addr_o       ),
+    .instr_gnt_i          ( instr_gnt_i        ),
+    .instr_rvalid_i       ( instr_rvalid_i     ),
+    .instr_rdata_i        ( instr_rdata_i      ),
+
+    .busy_o               ( busy_L0            )
+  );
+
+
+  assign rdata = (use_last || use_hwlp) ? rdata_last_q : rdata_L0[addr_o[3:2]];
+
+  // the lower part of rdata_unaligned is always the higher part of rdata
+  assign rdata_unaligned[15:0] = rdata[31:16];
+
+  always_comb
+  begin
+    // rdata_unaligned[31:16] = '0; Not Needed
+
+    case(addr_o[3:2])
+       2'b00: begin rdata_unaligned[31:16] = rdata_L0[1][15:0]; end
+       2'b01: begin rdata_unaligned[31:16] = rdata_L0[2][15:0]; end
+       2'b10: begin rdata_unaligned[31:16] = rdata_L0[3][15:0]; end
+       2'b11: begin rdata_unaligned[31:16] = rdata_L0[0][15:0]; end
+    endcase // addr_o
+  end
+
+
+  assign unaligned_is_compressed = rdata[17:16] != 2'b11;
+  assign aligned_is_compressed   = rdata[1:0] != 2'b11;
+  assign upper_is_compressed     = rdata_L0[3][17:16] != 2'b11;
+  assign is_crossword            = (addr_o[3:1] == 3'b111) && (~upper_is_compressed);
+  assign next_is_crossword       = ((addr_o[3:1] == 3'b110) && (aligned_is_compressed) && (~upper_is_compressed)) || ((addr_o[3:1] == 3'b101) && (~unaligned_is_compressed) && (~upper_is_compressed));
+  assign next_upper_compressed   = ((addr_o[3:1] == 3'b110) && (aligned_is_compressed) && upper_is_compressed) || ((addr_o[3:1] == 3'b101) && (~unaligned_is_compressed) && upper_is_compressed);
+  assign next_valid              = ((addr_o[3:2] != 2'b11) || next_upper_compressed) && (~next_is_crossword) && valid;
+
+  //addr_o[3:2] == 2'b11;// ((addr_o[3:1] == 3'b101) & (~upper_is_compressed)) | addr_o[3:2] == 2'b11; //
+  assign fetch_possible          =  (addr_o[3:2] == 2'b11 );
+
+  assign addr_aligned_next = { addr_o[31:2], 2'b00 } + 32'h4;
+  assign addr_real_next    = (next_is_crossword) ? { addr_o[31:4], 4'b0000 } + 32'h16 : { addr_o[31:2], 2'b00 } + 32'h4;
+
+  assign hwlp_unaligned_is_compressed = rdata_L0[2][17:16] != 2'b11;
+  assign hwlp_aligned_is_compressed   = rdata_L0[3][1:0] != 2'b11;
+  assign hwlp_is_crossword            = (hwloop_target_i[3:1] == 3'b111) && (~upper_is_compressed);
+
+  always_comb
+  begin
+    addr_int    = addr_o;
+
+    // advance address when pipeline is unstalled
+    if (ready_i) begin
+
+      if (addr_o[1]) begin
+        // unaligned case
+        // always move to next entry in the FIFO
+
+        if (unaligned_is_compressed) begin
+          addr_int = { addr_aligned_next[31:2], 2'b00};
+        end else begin
+          addr_int = { addr_aligned_next[31:2], 2'b10};
+        end
+
+      end else begin
+        // aligned case
+
+        if (aligned_is_compressed) begin
+          // just increase address, do not move to next entry in the FIFO
+          addr_int = { addr_o[31:2], 2'b10 };
+        end else begin
+          // move to next entry in the FIFO
+          addr_int = { addr_aligned_next[31:2], 2'b00 };
+        end
+      end
+
+    end
+  end
+
+  always_comb
+  begin
+    NS              = CS;
+    do_fetch        = 1'b0;
+    do_hwlp         = 1'b0;
+    do_hwlp_int     = 1'b0;
+    use_last        = 1'b0;
+    use_hwlp        = 1'b0;
+    save_rdata_last = 1'b0;
+    save_rdata_hwlp = 1'b0;
+    valid           = 1'b0;
+    addr_n          = addr_int;
+    is_hwlp_n       = is_hwlp_q;
+
+    if (ready_i)
+      is_hwlp_n = 1'b0;
+
+    case (CS)
+      IDLE: begin
+        // wait here for something to happen
+      end
+
+      BRANCHED: begin
+        valid    = 1'b0;
+        do_fetch = fetch_possible;
+
+        if (fetch_valid && (~is_crossword))
+          valid = 1'b1;
+
+        if (ready_i) begin
+          if (hwloop_i) begin
+            addr_n = addr_o; // keep the old address for now
+            NS = HWLP_WAIT_GNT;
+          end else begin
+            if (next_valid) begin
+              if (fetch_gnt) begin
+                save_rdata_last = 1'b1;
+                NS = VALID_GRANTED;
+              end else
+                NS = VALID;
+            end else if (next_is_crossword) begin
+              if (fetch_gnt) begin
+                save_rdata_last = 1'b1;
+                NS = NOT_VALID_CROSS_GRANTED;
+              end else begin
+                NS = NOT_VALID_CROSS;
+              end
+            end else begin
+              if (fetch_gnt)
+                NS = NOT_VALID_GRANTED;
+              else
+                NS = NOT_VALID;
+            end
+          end
+        end else begin
+          if (fetch_valid) begin
+            if (is_crossword) begin
+              save_rdata_last = 1'b1;
+              if (fetch_gnt)
+                NS = NOT_VALID_CROSS_GRANTED;
+              else
+                NS = NOT_VALID_CROSS;
+            end else begin
+              if (fetch_gnt) begin
+                save_rdata_last = 1'b1;
+                NS = VALID_GRANTED;
+              end else
+                NS = VALID;
+            end
+          end
+        end
+      end
+
+      NOT_VALID: begin
+        do_fetch = 1'b1;
+
+        if (fetch_gnt)
+          NS = NOT_VALID_GRANTED;
+      end
+
+      NOT_VALID_GRANTED: begin
+        valid   = fetch_valid;
+        do_hwlp = hwloop_i;
+
+        if (fetch_valid)
+          NS = VALID;
+      end
+
+      NOT_VALID_CROSS:
+      begin
+        do_fetch = 1'b1;
+
+        if (fetch_gnt)
+        begin
+          save_rdata_last = 1'b1;
+          NS = NOT_VALID_CROSS_GRANTED;
+        end
+      end
+
+      NOT_VALID_CROSS_GRANTED:
+      begin
+        valid    = fetch_valid;
+        use_last = 1'b1;
+        do_hwlp  = hwloop_i;
+
+        if (fetch_valid)
+        begin
+          if (ready_i)
+            NS = VALID;
+          else
+            NS = VALID_CROSS;
+        end
+      end
+
+      VALID: begin
+         valid    = 1'b1;
+         do_fetch = fetch_possible;  // fetch_possible  =  addr_o[3:2] == 2'b11;//
+         do_hwlp  = hwloop_i;
+
+         if (ready_i)
+         begin
+            if (next_is_crossword)
+            begin
+               do_fetch = 1'b1;
+
+               if (fetch_gnt)
+               begin
+                  save_rdata_last = 1'b1;
+                  NS = NOT_VALID_CROSS_GRANTED;
+               end
+               else // not fetching
+               begin
+                  NS = NOT_VALID_CROSS;
+               end
+            end
+            else // Next is not crossword
+               if (~next_valid)
+               begin
+                  if (fetch_gnt)
+                     NS = NOT_VALID_GRANTED;
+                  else
+                     NS = NOT_VALID;
+               end
+               else // Next is valid
+               begin
+                  if (fetch_gnt)
+                  begin
+                     if (next_upper_compressed)
+                     begin
+                        save_rdata_last = 1'b1;
+                        NS = VALID_GRANTED;
+                     end
+                  end
+               end
+         end
+         else // NOT ready
+         begin
+            if (fetch_gnt)
+               begin
+                  save_rdata_last = 1'b1;
+                  NS = VALID_GRANTED;
+               end
+         end
+      end
+
+      VALID_CROSS: begin
+        valid    = 1'b1;
+        use_last = 1'b1;
+        do_hwlp  = hwloop_i;
+
+        if (ready_i)
+          NS = VALID;
+      end
+
+      VALID_GRANTED: begin
+        valid    = 1'b1;
+        use_last = 1'b1;
+        do_hwlp  = hwloop_i;
+
+        if (ready_i) begin
+          if (fetch_valid) begin
+            if (next_is_crossword)
+              NS = VALID_CROSS;
+            else if(next_upper_compressed)
+              NS = VALID_FETCH_DONE;
+            else
+              NS = VALID;
+          end else begin
+            if (next_is_crossword)
+              NS = NOT_VALID_CROSS_GRANTED;
+            else if (next_upper_compressed)
+              NS = VALID_GRANTED;
+            else
+              NS = NOT_VALID_GRANTED;
+          end
+        end else begin
+          if (fetch_valid)
+            NS = VALID_FETCH_DONE;
+        end
+      end
+
+      VALID_FETCH_DONE: begin
+        valid    = 1'b1;
+        use_last = 1'b1;
+        do_hwlp  = hwloop_i;
+
+        if (ready_i) begin
+          if (next_is_crossword)
+            NS = VALID_CROSS;
+          else if (next_upper_compressed)
+            NS = VALID_FETCH_DONE;
+          else
+            NS = VALID;
+        end
+      end
+
+      HWLP_WAIT_GNT: begin
+        do_hwlp_int = 1'b1;
+
+        if (fetch_gnt) begin
+          is_hwlp_n = 1'b1;
+          addr_n = hwloop_target_i;
+          NS = BRANCHED;
+        end
+      end
+
+      HWLP_GRANTED: begin
+        valid    = 1'b1;
+        use_hwlp = 1'b1;
+
+        if (ready_i) begin
+          addr_n = hwloop_target_i;
+
+          if (fetch_valid) begin
+            is_hwlp_n = 1'b1;
+
+            if (hwlp_is_crossword) begin
+              NS = NOT_VALID_CROSS;
+            end else begin
+              NS = VALID;
+            end
+          end else begin
+            NS = HWLP_GRANTED_WAIT;
+          end
+        end else begin
+          if (fetch_valid)
+            NS = HWLP_FETCH_DONE;
+        end
+      end
+
+      HWLP_GRANTED_WAIT: begin
+        use_hwlp = 1'b1;
+
+        if (fetch_valid) begin
+          is_hwlp_n = 1'b1;
+
+          if ( (addr_L0[3:1] == 3'b111) && (~upper_is_compressed)) begin
+            NS = NOT_VALID_CROSS;
+          end else begin
+            NS = VALID;
+          end
+        end
+      end
+
+      HWLP_FETCH_DONE: begin
+        valid    = 1'b1;
+        use_hwlp = 1'b1;
+
+        if (ready_i) begin
+          is_hwlp_n = 1'b1;
+          addr_n = hwloop_target_i;
+
+          if (hwlp_is_crossword) begin
+            NS = NOT_VALID_CROSS;
+          end else begin
+            NS = VALID;
+          end
+        end
+      end
+    endcase
+
+    // branches always have priority
+    if (branch_i) begin
+      is_hwlp_n = 1'b0;
+      addr_n    = addr_i;
+      NS        = BRANCHED;
+
+    end else if (hwloop_i) begin
+      if (do_hwlp) begin
+        if (ready_i) begin
+          if (fetch_gnt) begin
+            is_hwlp_n = 1'b1;
+            addr_n = hwloop_target_i;
+            NS = BRANCHED;
+          end else begin
+            addr_n = addr_o; // keep the old address for now
+            NS = HWLP_WAIT_GNT;
+          end
+        end else begin
+          if (fetch_gnt) begin
+            save_rdata_hwlp = 1'b1;
+            NS = HWLP_GRANTED;
+          end
+        end
+      end
+    end
+  end
+
+
+  //////////////////////////////////////////////////////////////////////////////
+  // registers
+  //////////////////////////////////////////////////////////////////////////////
+
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (~rst_n)
+    begin
+      addr_q         <= '0;
+      is_hwlp_q      <= 1'b0;
+      CS             <= IDLE;
+      rdata_last_q   <= '0;
+    end
+    else
+    begin
+      addr_q    <= addr_n;
+      is_hwlp_q <= is_hwlp_n;
+
+      CS <= NS;
+
+      if (save_rdata_hwlp)
+        rdata_last_q <= rdata_o;
+      else if(save_rdata_last)
+           begin
+              //rdata_last_q <= rdata_L0[3];
+              if(ready_i)
+              begin
+                   rdata_last_q <= rdata_L0[3];//rdata;
+              end
+              else
+              begin
+                   rdata_last_q <= rdata;//rdata;
+              end
+           end
+    end
+  end
+
+  //////////////////////////////////////////////////////////////////////////////
+  // output ports
+  //////////////////////////////////////////////////////////////////////////////
+
+  assign rdata_o = ((~addr_o[1]) || use_hwlp) ? rdata : rdata_unaligned;
+  assign valid_o = valid & (~branch_i);
+
+  assign addr_o = addr_q;
+
+  assign is_hwlp_o = is_hwlp_q & (~branch_i);
+
+  assign busy_o = busy_L0;
+
+
+  //----------------------------------------------------------------------------
+  // Assertions
+  //----------------------------------------------------------------------------
+  `ifndef VERILATOR
+    // there should never be a ready_i without valid_o
+    assert property (
+      @(posedge clk) (ready_i) |-> (valid_o) ) else $warning("IF Stage is ready without prefetcher having valid data");
+
+    // never is_crossword while also next_is_crossword
+    assert property (
+      @(posedge clk) (next_is_crossword) |-> (~is_crossword) ) else $warning("Cannot have two crossword accesses back-to-back");
+    assert property (
+      @(posedge clk) (is_crossword) |-> (~next_is_crossword) ) else $warning("Cannot have two crossword accesses back-to-back");
+  `endif
+endmodule // prefetch_L0_buffer
+
diff --git a/hw/deps/riscv/riscv_register_file.sv b/hw/deps/riscv/riscv_register_file.sv
new file mode 100644
index 0000000..24881fc
--- /dev/null
+++ b/hw/deps/riscv/riscv_register_file.sv
@@ -0,0 +1,189 @@
+// Copyright 2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Francesco Conti - f.conti@unibo.it                         //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Michael Gautschi - gautschi@iis.ee.ethz.ch                 //
+//                                                                            //
+// Design Name:    RISC-V register file                                       //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Register file with 31x 32 bit wide registers. Register 0   //
+//                 is fixed to 0. This register file is based on flip-flops.  //
+//                 Also supports the fp-register file now if FPU=1            //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+module riscv_register_file
+#(
+    parameter ADDR_WIDTH    = 5,
+    parameter DATA_WIDTH    = 32,
+    parameter FPU           = 0
+)
+(
+    // Clock and Reset
+    input  logic         clk,
+    input  logic         rst_n,
+
+    input  logic         test_en_i,
+
+    input  logic         fregfile_disable_i,
+
+    //Read port R1
+    input  logic [ADDR_WIDTH-1:0]  raddr_a_i,
+    output logic [DATA_WIDTH-1:0]  rdata_a_o,
+
+    //Read port R2
+    input  logic [ADDR_WIDTH-1:0]  raddr_b_i,
+    output logic [DATA_WIDTH-1:0]  rdata_b_o,
+
+    //Read port R3
+    input  logic [ADDR_WIDTH-1:0]  raddr_c_i,
+    output logic [DATA_WIDTH-1:0]  rdata_c_o,
+
+    // Write port W1
+    input logic [ADDR_WIDTH-1:0]   waddr_a_i,
+    input logic [DATA_WIDTH-1:0]   wdata_a_i,
+    input logic                    we_a_i,
+
+    // Write port W2
+    input logic [ADDR_WIDTH-1:0]   waddr_b_i,
+    input logic [DATA_WIDTH-1:0]   wdata_b_i,
+    input logic                    we_b_i
+);
+
+  // number of integer registers
+  localparam    NUM_WORDS     = 2**(ADDR_WIDTH-1);
+  // number of floating point registers
+  localparam    NUM_FP_WORDS  = 2**(ADDR_WIDTH-1);
+  localparam    NUM_TOT_WORDS = FPU ? NUM_WORDS + NUM_FP_WORDS : NUM_WORDS;
+
+  // integer register file
+  logic [NUM_WORDS-1:0][DATA_WIDTH-1:0]     mem;
+
+  // fp register file
+  logic [NUM_FP_WORDS-1:0][DATA_WIDTH-1:0]  mem_fp;
+
+  // mask bit for fpregfile selection (top bit of address)
+  logic                                     fregfile_ena;
+
+  // masked write addresses
+  logic [ADDR_WIDTH-1:0]                    waddr_a;
+  logic [ADDR_WIDTH-1:0]                    waddr_b;
+
+  // write enable signals for all registers
+  logic [NUM_TOT_WORDS-1:0]                 we_a_dec;
+  logic [NUM_TOT_WORDS-1:0]                 we_b_dec;
+
+
+  //-----------------------------------------------------------------------------
+  //-- FPU Register file enable:
+  //-- Taken from Cluster Config Reg if FPU reg file exists, or always enabled (safe default)
+  //-----------------------------------------------------------------------------
+  assign fregfile_ena = FPU ? ~fregfile_disable_i : '1;
+
+
+  //-----------------------------------------------------------------------------
+  //-- READ : Read address decoder RAD
+  //-----------------------------------------------------------------------------
+  if (FPU == 1) begin
+     assign rdata_a_o = (fregfile_ena & raddr_a_i[5]) ? mem_fp[raddr_a_i[4:0]] : mem[raddr_a_i[4:0]];
+     assign rdata_b_o = (fregfile_ena & raddr_b_i[5]) ? mem_fp[raddr_b_i[4:0]] : mem[raddr_b_i[4:0]];
+     assign rdata_c_o = (fregfile_ena & raddr_c_i[5]) ? mem_fp[raddr_c_i[4:0]] : mem[raddr_c_i[4:0]];
+  end else begin
+     assign rdata_a_o = mem[raddr_a_i[4:0]];
+     assign rdata_b_o = mem[raddr_b_i[4:0]];
+     assign rdata_c_o = mem[raddr_c_i[4:0]];
+  end
+
+  //-----------------------------------------------------------------------------
+  //-- WRITE : Write Address Decoder (WAD), combinatorial process
+  //-----------------------------------------------------------------------------
+
+  // Mask top bit of write address to disable fp regfile
+  assign waddr_a = {(fregfile_ena & waddr_a_i[5]), waddr_a_i[4:0]};
+  assign waddr_b = {(fregfile_ena & waddr_b_i[5]), waddr_b_i[4:0]};
+
+  always_comb
+  begin : we_a_decoder
+    for (int i = 0; i < NUM_TOT_WORDS; i++) begin
+      if (waddr_a == i)
+        we_a_dec[i] = we_a_i;
+      else
+        we_a_dec[i] = 1'b0;
+    end
+  end
+
+  always_comb
+  begin : we_b_decoder
+    for (int i=0; i<NUM_TOT_WORDS; i++) begin
+      if (waddr_b == i)
+        we_b_dec[i] = we_b_i;
+      else
+        we_b_dec[i] = 1'b0;
+    end
+  end
+
+  genvar i,l;
+  generate
+
+    //-----------------------------------------------------------------------------
+    //-- WRITE : Write operation
+    //-----------------------------------------------------------------------------
+    // R0 is nil
+    always_ff @(posedge clk or negedge rst_n) begin
+      if(~rst_n) begin
+        // R0 is nil
+        mem[0] <= 32'b0;
+      end else begin
+        // R0 is nil
+        mem[0] <= 32'b0;
+      end
+    end
+
+    // loop from 1 to NUM_WORDS-1 as R0 is nil
+    for (i = 1; i < NUM_WORDS; i++)
+    begin : rf_gen
+
+      always_ff @(posedge clk, negedge rst_n)
+      begin : register_write_behavioral
+        if (rst_n==1'b0) begin
+          mem[i] <= 32'b0;
+        end else begin
+          if(we_b_dec[i] == 1'b1)
+            mem[i] <= wdata_b_i;
+          else if(we_a_dec[i] == 1'b1)
+            mem[i] <= wdata_a_i;
+        end
+      end
+
+    end
+
+    if (FPU == 1) begin
+      // Floating point registers
+      for(l = 0; l < NUM_FP_WORDS; l++) begin
+        always_ff @(posedge clk, negedge rst_n)
+        begin : fp_regs
+          if (rst_n==1'b0)
+            mem_fp[l] <= '0;
+          else if(we_b_dec[l+NUM_WORDS] == 1'b1)
+            mem_fp[l] <= wdata_b_i;
+          else if(we_a_dec[l+NUM_WORDS] == 1'b1)
+            mem_fp[l] <= wdata_a_i;
+        end
+      end
+    end
+
+  endgenerate
+
+endmodule
diff --git a/hw/deps/riscv/riscv_store_buffer.sv b/hw/deps/riscv/riscv_store_buffer.sv
new file mode 100644
index 0000000..26cb25c
--- /dev/null
+++ b/hw/deps/riscv/riscv_store_buffer.sv
@@ -0,0 +1,225 @@
+// Copyright 2020 ETH Zurich and University of Bologna.
+// All rights reserved.
+//
+// This code is under development and not yet released to the public.
+// Until it is released, the code is under the copyright of ETH Zurich and
+// the University of Bologna, and may contain confidential and/or unpublished
+// work. Any reuse/redistribution is strictly forbidden without written
+// permission from ETH Zurich.
+
+`include "common_cells/registers.svh"
+
+module riscv_store_buffer #(
+  // Maximum number of stores that can be outstanding.
+  parameter int unsigned Depth = 0,
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  // Do not change the following constants.
+  localparam type addr_t = logic [AddrWidth-1:0],
+  localparam type atop_t = logic [5:0],
+  localparam type data_t = logic [DataWidth-1:0],
+  localparam type strb_t = logic [DataWidth/8-1:0]
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  // Request Ports from RI5CY
+  input  addr_t addr_i,
+  input  logic  we_ni,
+  input  logic  buffer_i,
+  input  strb_t be_i,
+  input  data_t wdata_i,
+  input  atop_t atop_i,
+  input  logic  req_i,
+  output logic  gnt_o,
+  // Response Ports to RI5CY
+  output data_t rdata_o,
+  output logic  rvalid_o,
+
+  // Request Ports to Downstream
+  output addr_t addr_o,
+  output logic  we_no,
+  output strb_t be_o,
+  output data_t wdata_o,
+  output atop_t atop_o,
+  output logic  req_o,
+  input  logic  gnt_i,
+  // Response Ports from Downstream
+  input  data_t rdata_i,
+  input  logic  rvalid_i
+);
+
+  localparam int unsigned CntWidth = $clog2(Depth+1);
+
+  typedef enum logic {Buffer, AwaitResp} state_t;
+  typedef logic [CntWidth-1:0] cnt_t;
+
+  cnt_t   cnt_d,    cnt_q;
+  logic   rvalid_d, rvalid_q;
+  state_t state_d,  state_q;
+
+  // Feed non-handshake request signals through.
+  assign addr_o       = addr_i;
+  assign we_no        = we_ni;
+  assign be_o         = be_i;
+  assign wdata_o      = wdata_i;
+  assign atop_o       = atop_i;
+
+  function bit req_bufferable(logic we_n, logic buffer, atop_t atop);
+    // Bufferable requests are non-atomic writes flagged as bufferable.
+    return (!we_n && buffer && atop == '0);
+  endfunction
+
+  /*
+  function automatic void fwd_and_complete(ref logic req_o, logic gnt_o, data_t rdata_o,
+      logic rvalid_d, input logic gnt_i);
+    // Forward the request and grant it as soon as downstream has granted it, ..
+    req_o = 1'b1;
+    gnt_o = gnt_i;
+    // .. then report the write as complete.
+    rdata_o = 32'hB4FFE3ED;
+    rvalid_d = gnt_i;
+  endfunction
+  */
+
+  function bit cnt_full(input cnt_t cnt_q);
+    return (cnt_q == Depth);
+  endfunction
+
+  function bit cnt_empty(input cnt_t cnt_q);
+    return (cnt_q == '0);
+  endfunction
+
+  /*
+  function automatic void serve_req(
+      input logic req_i, logic gnt_i, logic we_ni, logic buffer_i, atop_t atop_i, cnt_t cnt_q,
+      ref logic req_o, logic gnt_o, data_t rdata_o, logic rvalid_d
+  );
+    if (req_i) begin
+      if (req_bufferable(we_ni, buffer_i, atop_i)) begin
+        if (!cnt_full(cnt_q)) begin
+          fwd_and_complete(req_o, gnt_o, rdata_o, rvalid_d, gnt_i);
+        end
+      end else begin
+        // Wait for counter to be empty.
+        if (cnt_empty(cnt_q)) begin
+          req_o = 1'b1;
+          gnt_o = gnt_i;
+          if (gnt_i) begin
+            state_d = AwaitResp;
+          end
+        end
+      end
+    end
+  endfunction
+  */
+
+  // Buffer Controller
+  always_comb begin
+    // Default assignments on core side.
+    gnt_o = 1'b0;
+    rdata_o = 'x;
+    rvalid_d = 1'b0;
+    rvalid_o = rvalid_q;
+    // Default assignments on memory side.
+    req_o = 1'b0;
+    // Default state transition.
+    state_d = state_q;
+    // Handle requests.
+    unique case (state_q)
+      Buffer: begin
+        //serve_req(req_i, gnt_i, we_ni, buffer_i, atop_i, cnt_q, req_o, gnt_o, rdata_o, rvalid_d);
+
+        if (req_i) begin
+            if (req_bufferable(we_ni, buffer_i, atop_i)) begin
+                if (!cnt_full(cnt_q)) begin
+                    // Forward the request and grant it as soon as downstream has granted it, ..
+                    req_o = 1'b1;
+                    gnt_o = gnt_i;
+                    // .. then report the write as complete.
+                    rdata_o = 32'hB4FFE3ED;
+                    rvalid_d = gnt_i;
+                end
+            end else begin
+                // Wait for counter to be empty.
+                if (cnt_empty(cnt_q)) begin
+                    req_o = 1'b1;
+                    gnt_o = gnt_i;
+                    if (gnt_i) begin
+                        state_d = AwaitResp;
+                    end
+                end
+            end
+        end 
+      end
+
+      AwaitResp: begin
+        rdata_o = rdata_i;
+        rvalid_o = rvalid_i;
+        if (rvalid_i) begin
+          state_d = Buffer;
+          // Serve next request.
+          //serve_req(req_i, gnt_i, we_ni, buffer_i, atop_i, cnt_q, req_o, gnt_o, rdata_o, rvalid_d);
+
+            if (req_i) begin
+                if (req_bufferable(we_ni, buffer_i, atop_i)) begin
+                    if (!cnt_full(cnt_q)) begin
+                        // Forward the request and grant it as soon as downstream has granted it, ..
+                        req_o = 1'b1;
+                        gnt_o = gnt_i;
+                        // .. then report the write as complete.
+                        rdata_o = 32'hB4FFE3ED;
+                        rvalid_d = gnt_i;
+                    end
+                end else begin
+                    // Wait for counter to be empty.
+                    if (cnt_empty(cnt_q)) begin
+                        req_o = 1'b1;
+                        gnt_o = gnt_i;
+                        if (gnt_i) begin
+                            state_d = AwaitResp;
+                        end
+                    end
+                end
+            end 
+        end
+      end
+
+      default: /* do nothing */ ;
+    endcase
+  end
+
+  // Count downstream transactions.
+  always_comb begin
+    cnt_d = cnt_q;
+    if (req_o && gnt_i) begin
+      cnt_d += 1;
+    end
+    if (rvalid_i) begin
+      cnt_d -= 1;
+    end
+  end
+
+  `FFARN(cnt_q, cnt_d, '0, clk_i, rst_ni)
+  `FFARN(rvalid_q, rvalid_d, 1'b0, clk_i, rst_ni)
+  `FFARN(state_q, state_d, Buffer, clk_i, rst_ni)
+
+  `ifndef VERILATOR
+  // Assertions
+  default disable iff (!rst_ni);
+  assert property (@(posedge clk_i)
+      cnt_q == $past(cnt_q) || cnt_q == $past(cnt_q) + 1 || cnt_q == $past(cnt_q) - 1
+  ) else $error("Counter over- or underflowed!");
+  `endif
+
+  // pragma translate_off
+  `ifndef VERILATOR
+  initial begin
+    assert (AddrWidth > 0) else $fatal(1, "Address width must be non-zero!");
+    assert (DataWidth > 0) else $fatal(1, "Data width must be non-zero!");
+    assert (Depth     > 0) else $fatal(1, "Depth must be non-zero!");
+  end
+  `endif
+  // pragma translate_on
+
+endmodule
diff --git a/hw/deps/riscv/riscv_tracer.sv b/hw/deps/riscv/riscv_tracer.sv
new file mode 100644
index 0000000..087c452
--- /dev/null
+++ b/hw/deps/riscv/riscv_tracer.sv
@@ -0,0 +1,1192 @@
+// Copyright (c) 2019-2020 ETH Zurich, University of Bologna
+//
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+////////////////////////////////////////////////////////////////////////////////
+// Engineer:       Andreas Traber - atraber@iis.ee.ethz.ch                    //
+//                                                                            //
+// Additional contributions by:                                               //
+//                 Davide Schiavone - pschiavo@iis.ee.ethz.ch                 //
+//                 Salvatore Di Girolamo - digirols@inf.ethz.ch               //
+//                                                                            //
+// Design Name:    RISC-V Tracer                                              //
+// Project Name:   RI5CY                                                      //
+// Language:       SystemVerilog                                              //
+//                                                                            //
+// Description:    Traces the executed instructions                           //
+//                                                                            //
+////////////////////////////////////////////////////////////////////////////////
+
+import riscv_defines::*;
+import riscv_tracer_defines::*;
+
+// Source/Destination register instruction index
+`define REG_S1 19:15
+`define REG_S2 24:20
+`define REG_S3 29:25
+`define REG_S4 31:27
+`define REG_D  11:07
+
+module riscv_tracer (
+  // Clock and Reset
+  input  logic        clk,
+  input  logic        rst_n,
+
+  input  logic        fetch_enable,
+  input  logic [31:0] hart_id_i,
+
+  input  logic [31:0] pc,
+  input  logic [31:0] instr,
+  input  ctrl_state_e controller_state_i,
+
+  input  logic        compressed,
+  input  logic        id_valid,
+  input  logic        is_decoding,
+  input  logic        pipe_flush,
+  input  logic        mret,
+  input  logic        uret,
+  input  logic        dret,
+  input  logic        ecall,
+  input  logic        ebreak,
+  input  logic        fence,
+
+  input  logic [31:0] rs1_value,
+  input  logic [31:0] rs2_value,
+  input  logic [31:0] rs3_value,
+
+  input  logic [31:0] rs2_value_vec,
+
+  input  logic        rd_is_fp,
+  input  logic        rs1_is_fp,
+  input  logic        rs2_is_fp,
+  input  logic        rs3_is_fp,
+
+  input  logic        ex_valid,
+  input  logic [ 5:0] ex_reg_addr,
+  input  logic        ex_reg_we,
+  input  logic [31:0] ex_reg_wdata,
+
+  input  logic        ex_data_req,
+  input  logic        ex_data_gnt,
+  input  logic        ex_data_we,
+  input  logic [31:0] ex_data_addr,
+  input  logic [31:0] ex_data_wdata,
+  input  logic        data_misaligned,
+
+  input  logic        wb_bypass,
+
+  input  logic        wb_valid,
+  input  logic [ 5:0] wb_reg_addr,
+  input  logic        wb_reg_we,
+  input  logic [31:0] wb_reg_wdata,
+
+  input  logic [31:0] imm_u_type,
+  input  logic [31:0] imm_uj_type,
+  input  logic [31:0] imm_i_type,
+  input  logic [11:0] imm_iz_type,
+  input  logic [31:0] imm_z_type,
+  input  logic [31:0] imm_s_type,
+  input  logic [31:0] imm_sb_type,
+  input  logic [31:0] imm_s2_type,
+  input  logic [31:0] imm_s3_type,
+  input  logic [31:0] imm_vs_type,
+  input  logic [31:0] imm_vu_type,
+  input  logic [31:0] imm_shuffle_type,
+  input  logic [ 4:0] imm_clip_type
+);
+
+  `define ADDREG(REQ_QUEUE, R, ADDR, VAL) R.addr = ADDR; R.value = VAL; REQ_QUEUE.push_back(R);
+
+  typedef enum logic [1:0] {Init, Running} state_t;
+
+  typedef struct packed {
+    logic [ 5:0] addr;
+    logic [31:0] value;
+  } reg_t;
+
+  typedef struct packed {
+    logic [31:0] addr;
+    logic        we;
+    logic [ 3:0] be;
+    logic [31:0] wdata;
+    logic [31:0] rdata;
+  } mem_acc_t;
+
+  class instr_trace_t;
+    time         simtime;
+    integer      cycles;
+    logic [31:0] pc;
+    logic [31:0] instr;
+    reg_t        regs_read[$];
+    reg_t        regs_write[$];
+    mem_acc_t    mem_access[$];
+    logic        run_ex;
+    string       str;
+
+    function new();
+      str = "";
+    endfunction
+
+  endclass
+
+  integer      f;
+  string       fn;
+  integer      cycles;
+  logic [5:0]  rd, rs1, rs2, rs3, rs4;
+
+  state_t       state;
+
+  // TODO: this is super ugly but verilator currently does not 
+  // support complex data types as function argurments. :-(
+  instr_trace_t current_instr;
+
+  instr_trace_t instr_ex[$];
+  instr_trace_t instr_wb[$];
+  instr_trace_t instr_ex_misaligned[$];
+  instr_trace_t to_print[$];
+
+  assign rd  = {rd_is_fp,  instr[`REG_D]};
+  assign rs1 = {rs1_is_fp, instr[`REG_S1]};
+  assign rs2 = {rs2_is_fp, instr[`REG_S2]};
+  assign rs3 = {rs3_is_fp, instr[`REG_S3]};
+  assign rs4 = {rs3_is_fp, instr[`REG_S4]};
+
+  function void printMnemonic(input string mnemonic);
+    begin
+      current_instr.str = mnemonic;
+    end
+  endfunction // printMnemonic
+  
+  function void printRInstr(input string mnemonic);
+    reg_t r;
+    begin    
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF); 
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, x%0d", mnemonic, rd, rs1, rs2);
+    end
+  endfunction // printRInstr
+  
+  function void printAddNInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, x%0d, 0x%0d", mnemonic, rd, rs1, rs2, $unsigned(imm_s3_type[4:0]));
+    end
+  endfunction // printAddNInstr
+
+  function void printR1Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d", mnemonic, rd, rs1);
+    end
+  endfunction // printR1Instr
+
+  function void printR3Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rd, rs3_value);
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, x%0d", mnemonic, rd, rs1, rs2);
+    end
+  endfunction // printR3Instr
+
+  function void printF3Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_read, r, rs4, rs3_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s f%0d, f%0d, f%0d, f%0d", mnemonic, rd-32, rs1-32, rs2-32, rs4-32);
+    end
+  endfunction // printF3Instr
+
+  function void printF2Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s f%0d, f%0d, f%0d", mnemonic, rd-32, rs1-32, rs2-32);
+    end
+  endfunction // printF2Instr
+
+  function void printF2IInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, f%0d, f%0d", mnemonic, rd, rs1-32, rs2-32);
+    end
+  endfunction // printF2IInstr
+
+  function void printFInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s f%0d, f%0d", mnemonic, rd-32, rs1-32);
+    end
+  endfunction // printFInstr
+
+  function void printFIInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, f%0d", mnemonic, rd, rs1-32);
+    end
+  endfunction // printFIInstr
+
+  function void printIFInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s f%0d, x%0d", mnemonic, rd-32, rs1);
+    end
+  endfunction // printIFInstr
+
+  function void printClipInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, %0d", mnemonic, rd, rs1, $unsigned(imm_clip_type));
+    end
+  endfunction // printClipInstr
+
+  function void printIInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, %0d", mnemonic, rd, rs1, $signed(imm_i_type));
+    end
+  endfunction // printIInstr
+
+  function void printIuInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, 0x%0x", mnemonic, rd, rs1, imm_i_type);
+    end
+  endfunction // printIuInstr
+
+  function void printUInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str = $sformatf("%-16s x%0d, 0x%0h", mnemonic, rd, {imm_u_type[31:12], 12'h000});
+    end
+  endfunction // printUInstr
+
+  function void printUJInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str =  $sformatf("%-16s x%0d, %0d", mnemonic, rd, $signed(imm_uj_type));
+    end
+  endfunction // printUJInstr
+
+  function void printSBInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      current_instr.str = $sformatf("%-16s x%0d, x%0d, %0d", mnemonic, rs1, rs2, $signed(imm_sb_type));
+    end
+  endfunction // printSBInstr
+
+  function void printSBallInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      current_instr.str =  $sformatf("%-16s x%0d, %0d", mnemonic, rs1, $signed(imm_sb_type));
+    end
+  endfunction // printSBallInstr
+
+  function void printCSRInstr(input string mnemonic);
+    logic [11:0] csr;
+    reg_t r;
+    begin
+      csr = instr[31:20];
+
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+
+      if (instr[14] == 1'b0) begin
+        `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+        current_instr.str = $sformatf("%-16s x%0d, x%0d, 0x%h", mnemonic, rd, rs1, csr);
+      end else begin
+        current_instr.str = $sformatf("%-16s x%0d, 0x%h, 0x%h", mnemonic, rd, imm_z_type, csr);
+      end
+    end
+  endfunction // printCSRInstr
+
+  function void printBit1Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str =  $sformatf("%-16s x%0d, x%0d, %0d, %0d", mnemonic, rd, rs1, imm_s3_type, imm_s2_type);
+    end
+  endfunction // printBit1Instr
+
+  function void printBitRevInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str =  $sformatf("%-16s x%0d, x%0d, %0d, %0d", mnemonic, rd, rs1, imm_s2_type, imm_s3_type);
+    end
+  endfunction // printBitRevInstr
+
+  function void printBit2Instr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rd, rs3_value);
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      current_instr.str =  $sformatf("%-16s x%0d, x%0d, %0d, %0d", mnemonic, rd, rs1, imm_s3_type, imm_s2_type);
+    end
+  endfunction // printBit2Instr
+
+  function void printAtomicInstr(input string mnemonic);
+    reg_t r;
+    begin
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+      if (instr[31:27] == AMO_LR) begin
+        // Do not print rs2 for load-reserved
+        current_instr.str = $sformatf("%-16s x%0d, (x%0d)", mnemonic, rd, rs1);
+      end else begin
+        current_instr.str = $sformatf("%-16s x%0d, x%0d, (x%0d)", mnemonic, rd, rs2, rs1);
+      end
+    end
+  endfunction // printAtomicInstr
+
+  function void printStoreBuffInstr();
+    string mnemonic;
+    reg_t r;
+    begin
+
+      case (instr[13:12])
+        2'b00:  mnemonic = "bsb";
+        2'b01:  mnemonic = "bsh";
+        2'b10:  mnemonic = "bsw";
+        2'b11: begin
+          printMnemonic("INVALID");
+          return;
+        end
+      endcase
+
+      if (instr[14] == 1'b0) begin
+        // regular store
+        if (instr[6:0] != OPCODE_STORE_POST_BUF) begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s x%0d, %0d(x%0d)", mnemonic, rs2, $signed(imm_s_type), rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, %0d(x%0d!)", mnemonic, rs2, $signed(imm_s_type), rs1);
+        end
+      end else begin
+        // reg-reg store
+        if (instr[6:0] != OPCODE_STORE_POST_BUF) begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs3, rs3_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("p.%-14s x%0d, x%0d(x%0d)", mnemonic, rs2, rs3, rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs3, rs3_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, x%0d(x%0d!)", mnemonic, rs2, rs3, rs1);
+        end
+      end
+    end
+  endfunction // printStoreBuffInstr
+
+  function void printStoreInstr();
+    string mnemonic;
+    reg_t r;
+    begin
+
+      case (instr[13:12])
+        2'b00:  mnemonic = "sb";
+        2'b01:  mnemonic = "sh";
+        2'b10:  mnemonic = "sw";
+        2'b11: begin
+          printMnemonic("INVALID");
+          return;
+        end
+      endcase
+
+      if (instr[14] == 1'b0) begin
+        // regular store
+        if (instr[6:0] != OPCODE_STORE_POST) begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s x%0d, %0d(x%0d)", mnemonic, rs2, $signed(imm_s_type), rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, %0d(x%0d!)", mnemonic, rs2, $signed(imm_s_type), rs1);
+        end
+      end else begin
+        // reg-reg store
+        if (instr[6:0] != OPCODE_STORE_POST) begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs3, rs3_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("p.%-14s x%0d, x%0d(x%0d)", mnemonic, rs2, rs3, rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs3, rs3_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, x%0d(x%0d!)", mnemonic, rs2, rs3, rs1);
+        end
+      end
+    end
+  endfunction // printStoreInstr
+
+  function void printHwloopInstr();
+    string mnemonic;
+    reg_t r;
+    begin
+      // set mnemonic
+      case (instr[14:12])
+        3'b000: mnemonic = "lp.starti";
+        3'b001: mnemonic = "lp.endi";
+        3'b010: mnemonic = "lp.count";
+        3'b011: mnemonic = "lp.counti";
+        3'b100: mnemonic = "lp.setup";
+        3'b101: mnemonic = "lp.setupi";
+        3'b111: begin
+          printMnemonic("INVALID");
+          return;
+        end
+      endcase
+
+      // decode and print instruction
+      case (instr[14:12])
+        // lp.starti and lp.endi
+        3'b000,
+        3'b001: current_instr.str = $sformatf("%-16s 0x%0d, 0x%0h", mnemonic, rd, imm_iz_type);
+        // lp.count
+        3'b010: begin
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s 0x%0d, x%0d", mnemonic, rd, rs1);
+        end
+        // lp.counti
+        3'b011: current_instr.str = $sformatf("%-16s x%0d, 0x%0h", mnemonic, rd, imm_iz_type);
+        // lp.setup
+        3'b100: begin
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s 0x%0d, x%0d, 0x%0h", mnemonic, rd, rs1, imm_iz_type);
+        end
+        // lp.setupi
+        3'b101: begin
+          current_instr.str = $sformatf("%-16s 0x%0d, 0x%0h, 0x%0h", mnemonic, rd, imm_iz_type, rs1);
+        end
+      endcase
+    end
+  endfunction // printHwloopInstr
+
+  function void printLoadInstr();
+    string mnemonic;
+    logic [2:0] size;
+    reg_t r;
+    begin
+      // detect reg-reg load and find size
+      size = instr[14:12];
+      if (instr[14:12] == 3'b111)
+        size = instr[30:28];
+
+      case (size)
+        3'b000: mnemonic = "lb";
+        3'b001: mnemonic = "lh";
+        3'b010: mnemonic = "lw";
+        3'b100: mnemonic = "lbu";
+        3'b101: mnemonic = "lhu";
+        3'b110: mnemonic = "p.elw";
+        3'b011,
+        3'b111: begin
+          printMnemonic("INVALID");
+          return;
+        end
+      endcase
+
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+
+      if (instr[14:12] != 3'b111) begin
+        // regular load
+        if (instr[6:0] != OPCODE_LOAD_POST) begin
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s x%0d, %0d(x%0d)", mnemonic, rd, $signed(imm_i_type), rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, %0d(x%0d!)", mnemonic, rd, $signed(imm_i_type), rs1);
+        end
+      end else begin
+        // reg-reg load
+        if (instr[6:0] != OPCODE_LOAD_POST) begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          current_instr.str = $sformatf("%-16s x%0d, x%0d(x%0d)", mnemonic, rd, rs2, rs1);
+        end else begin
+          `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+          `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+          `ADDREG(current_instr.regs_write, r, rs1, 32'hDEADBEEF);
+          current_instr.str = $sformatf("p.%-14s x%0d, x%0d(x%0d!)", mnemonic, rd, rs2, rs1);
+        end
+      end
+    end
+  endfunction //printLoadInstr
+
+  function void printMulInstr();
+    string mnemonic;
+    string str_suf;
+    string str_imm;
+    string str_asm;
+    reg_t r;
+    begin
+
+      // always read rs1 and rs2 and write rd
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+
+      if (instr[12]) begin
+        `ADDREG(current_instr.regs_read, r, rd, rs3_value);
+      end
+
+      case ({instr[31:30], instr[14]})
+        3'b000: str_suf = "u";
+        3'b001: str_suf = "uR";
+        3'b010: str_suf = "hhu";
+        3'b011: str_suf = "hhuR";
+        3'b100: str_suf = "s";
+        3'b101: str_suf = "sR";
+        3'b110: str_suf = "hhs";
+        3'b111: str_suf = "hhsR";
+      endcase
+
+      if (instr[12])
+        mnemonic = "p.mac";
+      else
+        mnemonic = "p.mul";
+
+      if (imm_s3_type[4:0] != 5'b00000)
+        str_asm = $sformatf("%s%sN", mnemonic, str_suf);
+      else
+        str_asm = $sformatf("%s%s", mnemonic, str_suf);
+
+      if (instr[29:25] != 5'b00000)
+        current_instr.str = $sformatf("%-16s x%0d, x%0d, x%0d, %0d", str_asm, rd, rs1, rs2, $unsigned(imm_s3_type[4:0]));
+      else
+        current_instr.str = $sformatf("%-16s x%0d, x%0d, x%0d", str_asm, rd, rs1, rs2);
+    end
+  endfunction // printMulInstr
+
+  function void printVecInstr();
+    string mnemonic;
+    string str_asm;
+    string str_args;
+    string str_hb;
+    string str_sci;
+    string str_imm;
+    reg_t r;
+    begin
+
+      // always read rs1 and write rd
+      `ADDREG(current_instr.regs_read, r, rs1, rs1_value);
+      `ADDREG(current_instr.regs_write, r, rd, 32'hDEADBEEF);
+
+      case (instr[14:13])
+        2'b00: str_sci = "";
+        2'b10: str_sci = ".sc";
+        2'b11: str_sci = ".sci";
+      endcase
+
+      if (instr[12])
+        str_hb = ".b";
+      else
+        str_hb = ".h";
+
+      // set mnemonic
+      case (instr[31:26])
+        6'b000000: begin mnemonic = "pv.add";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000010: begin mnemonic = "pv.sub";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000100: begin mnemonic = "pv.avg";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000110: begin mnemonic = "pv.avgu";     str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b001000: begin mnemonic = "pv.min";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b001010: begin mnemonic = "pv.minu";     str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b001100: begin mnemonic = "pv.max";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b001110: begin mnemonic = "pv.maxu";     str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b010000: begin mnemonic = "pv.srl";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b010010: begin mnemonic = "pv.sra";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b010100: begin mnemonic = "pv.sll";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b010110: begin mnemonic = "pv.or";       str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b011000: begin mnemonic = "pv.xor";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b011010: begin mnemonic = "pv.and";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b011100: begin mnemonic = "pv.abs";      str_imm = $sformatf("0x%0d", imm_vs_type); end
+
+        6'b011110: begin mnemonic = "pv.extract";  str_imm = $sformatf("0x%0d", imm_vs_type); str_sci = ""; end
+        6'b100100: begin mnemonic = "pv.extractu"; str_imm = $sformatf("0x%0d", imm_vu_type); str_sci = ""; end
+        6'b101100: begin mnemonic = "pv.insert";   str_imm = $sformatf("0x%0d", imm_vs_type); end
+
+        // shuffle/pack
+        6'b110000: begin
+          if (instr[14:12] == 3'b001) begin
+              mnemonic = "pv.shuffle";
+          end else begin
+              mnemonic = "pv.shufflei0";
+              str_imm = $sformatf("0x%0d", imm_shuffle_type);
+          end
+        end
+        6'b111010: begin mnemonic = "pv.shufflei1"; str_imm = $sformatf("0x%0d", imm_shuffle_type);  end
+        6'b111100: begin mnemonic = "pv.shufflei2"; str_imm = $sformatf("0x%0d", imm_shuffle_type);  end
+        6'b111110: begin mnemonic = "pv.shufflei3"; str_imm = $sformatf("0x%0d", imm_shuffle_type);  end
+
+        6'b110010: begin mnemonic = "pv.shuffle2"; end
+
+        6'b110100: begin mnemonic = instr[25] ? "pv.pack.h" : "pv.pack"; end
+        6'b110110: begin mnemonic = "pv.packhi";                         end
+        6'b111000: begin mnemonic = "pv.packlo";                         end
+
+        // comparisons
+        6'b000001: begin mnemonic = "pv.cmpeq";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000011: begin mnemonic = "pv.cmpne";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000101: begin mnemonic = "pv.cmpgt";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b000111: begin mnemonic = "pv.cmpge";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b001001: begin mnemonic = "pv.cmplt";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b001011: begin mnemonic = "pv.cmple";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b001101: begin mnemonic = "pv.cmpgtu";   str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b001111: begin mnemonic = "pv.cmpgeu";   str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b010001: begin mnemonic = "pv.cmpltu";   str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b010011: begin mnemonic = "pv.cmpleu";   str_imm = $sformatf("0x%0d", imm_vu_type); end
+
+        // dotproducts
+        6'b100000: begin mnemonic = "pv.dotup";    str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b100010: begin mnemonic = "pv.dotusp";   str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b100110: begin mnemonic = "pv.dotsp";    str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b101000: begin mnemonic = "pv.sdotup";   str_imm = $sformatf("0x%0d", imm_vu_type); end
+        6'b101010: begin mnemonic = "pv.sdotusp";  str_imm = $sformatf("0x%0d", imm_vs_type); end
+        6'b101110: begin mnemonic = "pv.sdotsp";   str_imm = $sformatf("0x%0d", imm_vs_type); end
+
+        6'b010101: begin
+          unique case (instr[14:13])
+              2'b00: mnemonic = instr[25] ? "pv.clpxmul.r"      : "pv.clpxmul.i";
+              2'b01: mnemonic = instr[25] ? "pv.clpxmul.r.div2" : "pv.clpxmul.i.div2";
+              2'b10: mnemonic = instr[25] ? "pv.clpxmul.r.div4" : "pv.clpxmul.i.div4";
+              2'b11: mnemonic = instr[25] ? "pv.clpxmul.r.div8" : "pv.clpxmul.i.div8";
+          endcase
+          str_sci = "";
+        end
+
+        6'b011011: begin
+          unique case (instr[14:13])
+              2'b00: mnemonic = "pv.subrotmj";
+              2'b01: mnemonic = "pv.subrotmj.div2";
+              2'b10: mnemonic = "pv.subrotmj.div4";
+              2'b11: mnemonic = "pv.subrotmj.div8";
+          endcase
+          str_sci = "";
+        end
+
+        6'b010111: begin mnemonic = "pv.cplxconj";  end
+
+        6'b011101: begin
+          unique case (instr[14:13])
+              2'b01: mnemonic = "pv.add.div2";
+              2'b10: mnemonic = "pv.add.div4";
+              2'b11: mnemonic = "pv.add.div8";
+          endcase
+          str_sci = "";
+        end
+
+        6'b011001: begin
+          unique case (instr[14:13])
+              2'b01: mnemonic = "pv.sub.div2";
+              2'b10: mnemonic = "pv.sub.div4";
+              2'b11: mnemonic = "pv.sub.div8";
+          endcase
+          str_sci = "";
+        end
+
+        default: begin
+          printMnemonic("INVALID");
+          return;
+        end
+      endcase
+
+      if (str_sci == "") begin
+        `ADDREG(current_instr.regs_read, r, rs2, rs2_value);
+        str_args = $sformatf("x%0d, x%0d, x%0d", rd, rs1, rs2);
+      end else if (str_sci == ".sc") begin
+        `ADDREG(current_instr.regs_read, r, rs2, rs2_value_vec);
+        str_args = $sformatf("x%0d, x%0d, x%0d", rd, rs1, rs2);
+      end else if (str_sci == ".sci") begin
+        str_args = $sformatf("x%0d, x%0d, %s", rd, rs1, str_imm);
+      end
+
+      str_asm = $sformatf("%s%s%s", mnemonic, str_sci, str_hb);
+
+      current_instr.str = $sformatf("%-16s %s", str_asm, str_args);
+    end
+  endfunction // printVecInstr
+
+
+  function string regAddrToStr(input logic [5:0] addr);
+      begin
+        // TODO: use this function to also format the arguments to the
+        // instructions
+        if (SymbolicRegs) begin // format according to RISC-V ABI
+          if (addr >= 42)
+            return $sformatf(" f%0d", addr-32);
+          else if (addr > 32)
+            return $sformatf("  f%0d", addr-32);
+          else begin
+            if (addr == 0)
+              return $sformatf("zero");
+            else if (addr == 1)
+              return $sformatf("  ra");
+            else if (addr == 2)
+              return $sformatf("  sp");
+            else if (addr == 3)
+              return $sformatf("  gp");
+            else if (addr == 4)
+              return $sformatf("  tp");
+            else if (addr >= 5 && addr <= 7)
+              return $sformatf("  t%0d", addr-5);
+            else if (addr >= 8 && addr <= 9)
+              return $sformatf("  s%0d", addr-8);
+            else if (addr >= 10 && addr <= 17)
+              return $sformatf("  a%0d", addr-10);
+            else if (addr >= 18 && addr <= 25)
+              return $sformatf("  s%0d", addr-16);
+            else if (addr >= 26 && addr <= 27)
+              return $sformatf(" s%0d", addr-16);
+            else if (addr >= 28 && addr <= 31)
+              return $sformatf("  t%0d", addr-25);
+            else
+              return $sformatf("UNKNOWN %0d", addr);
+          end
+        end else begin
+          if (addr >= 42)
+            return $sformatf("f%0d", addr-32);
+          else if (addr > 32)
+            return $sformatf(" f%0d", addr-32);
+          else if (addr < 10)
+            return $sformatf(" x%0d", addr);
+          else
+            return $sformatf("x%0d", addr);
+        end
+      end
+  endfunction
+
+  function void printInstrTrace();
+    instr_trace_t trace;
+    mem_acc_t mem_acc;
+    if (to_print.size() > 0) begin
+        trace = to_print.pop_front();
+
+        $fwrite(f, "%21d %15d %h %h %-36s", trace.simtime,
+                                          trace.cycles,
+                                          trace.pc,
+                                          trace.instr,
+                                          trace.str);
+
+        foreach(trace.regs_write[i]) begin
+          if (trace.regs_write[i].addr != 0)
+            $fwrite(f, " %s=%08x", regAddrToStr(trace.regs_write[i].addr), trace.regs_write[i].value);
+        end
+
+        foreach(trace.regs_read[i]) begin
+          if (trace.regs_read[i].addr != 0)
+            $fwrite(f, " %s:%08x", regAddrToStr(trace.regs_read[i].addr), trace.regs_read[i].value);
+        end
+
+        if (trace.mem_access.size() > 0) begin
+          mem_acc = trace.mem_access.pop_front();
+
+          $fwrite(f, "  PA:%08x", mem_acc.addr);
+        end
+
+        $fwrite(f, "\n");
+        $fflush();
+
+    end
+  endfunction
+
+
+  function void progressID();
+
+    // special case for WFI because we don't wait for unstalling there
+    if ( (id_valid || pipe_flush || mret || uret || ecall || ebreak || dret || fence) && is_decoding)
+    begin
+      current_instr = new ();
+
+      current_instr.simtime    = $time;
+      current_instr.cycles     = cycles;
+      current_instr.pc         = pc;
+      current_instr.instr      = instr;
+      current_instr.run_ex     = 0;
+      //$display("LOG: %08x time: %0d \n", current_instr.pc, cycles);
+
+      // use casex instead of case inside due to ModelSim bug
+      casex (instr)
+        // Aliases
+        32'h00_00_00_13:  printMnemonic("nop");
+        // Regular opcodes
+        INSTR_LUI:        printUInstr("lui");
+        INSTR_AUIPC:      printUInstr("auipc");
+        INSTR_JAL:        printUJInstr("jal");
+        INSTR_JALR:       printIInstr("jalr");
+        // BRANCH
+        INSTR_BEQ:        printSBInstr("beq");
+        INSTR_BNE:        printSBInstr("bne");
+        INSTR_BLT:        printSBInstr("blt");
+        INSTR_BGE:        printSBInstr("bge");
+        INSTR_BLTU:       printSBInstr("bltu");
+        INSTR_BGEU:       printSBInstr("bgeu");
+        INSTR_BEQIMM:     printSBallInstr("p.beqimm");
+        INSTR_BNEIMM:     printSBallInstr("p.bneimm");
+        // OPIMM
+        INSTR_ADDI:       printIInstr("addi");
+        INSTR_SLTI:       printIInstr("slti");
+        INSTR_SLTIU:      printIInstr("sltiu");
+        INSTR_XORI:       printIInstr("xori");
+        INSTR_ORI:        printIInstr("ori");
+        INSTR_ANDI:       printIInstr("andi");
+        INSTR_SLLI:       printIuInstr("slli");
+        INSTR_SRLI:       printIuInstr("srli");
+        INSTR_SRAI:       printIuInstr("srai");
+        // OP
+        INSTR_ADD:        printRInstr("add");
+        INSTR_SUB:        printRInstr("sub");
+        INSTR_SLL:        printRInstr("sll");
+        INSTR_SLT:        printRInstr("slt");
+        INSTR_SLTU:       printRInstr("sltu");
+        INSTR_XOR:        printRInstr("xor");
+        INSTR_SRL:        printRInstr("srl");
+        INSTR_SRA:        printRInstr("sra");
+        INSTR_OR:         printRInstr("or");
+        INSTR_AND:        printRInstr("and");
+        INSTR_EXTHS:      printRInstr("p.exths");
+        INSTR_EXTHZ:      printRInstr("p.exthz");
+        INSTR_EXTBS:      printRInstr("p.extbs");
+        INSTR_EXTBZ:      printRInstr("p.extbz");
+        INSTR_PAVG:       printRInstr("p.avg");
+        INSTR_PAVGU:      printRInstr("p.avgu");
+
+        INSTR_PADDN:      printAddNInstr("p.addN");
+        INSTR_PADDUN:     printAddNInstr("p.adduN");
+        INSTR_PADDRN:     printAddNInstr("p.addRN");
+        INSTR_PADDURN:    printAddNInstr("p.adduRN");
+        INSTR_PSUBN:      printAddNInstr("p.subN");
+        INSTR_PSUBUN:     printAddNInstr("p.subuN");
+        INSTR_PSUBRN:     printAddNInstr("p.subRN");
+        INSTR_PSUBURN:    printAddNInstr("p.subuRN");
+
+        INSTR_PADDNR:     printR3Instr("p.addNr");
+        INSTR_PADDUNR:    printR3Instr("p.adduNr");
+        INSTR_PADDRNR:    printR3Instr("p.addRNr");
+        INSTR_PADDURNR:   printR3Instr("p.adduRNr");
+        INSTR_PSUBNR:     printR3Instr("p.subNr");
+        INSTR_PSUBUNR:    printR3Instr("p.subuNr");
+        INSTR_PSUBRNR:    printR3Instr("p.subRNr");
+        INSTR_PSUBURNR:   printR3Instr("p.subuRNr");
+
+        INSTR_PSLET:      printRInstr("p.slet");
+        INSTR_PSLETU:     printRInstr("p.sletu");
+        INSTR_PMIN:       printRInstr("p.min");
+        INSTR_PMINU:      printRInstr("p.minu");
+        INSTR_PMAX:       printRInstr("p.max");
+        INSTR_PMAXU:      printRInstr("p.maxu");
+        INSTR_PABS:       printR1Instr("p.abs");
+        INSTR_PCLIP:      printClipInstr("p.clip");
+        INSTR_PCLIPU:     printClipInstr("p.clipu");
+        INSTR_PBEXT:      printBit1Instr("p.extract");
+        INSTR_PBEXTU:     printBit1Instr("p.extractu");
+        INSTR_PBINS:      printBit2Instr("p.insert");
+        INSTR_PBCLR:      printBit1Instr("p.bclr");
+        INSTR_PBSET:      printBit1Instr("p.bset");
+        INSTR_PBREV:      printBitRevInstr("p.bitrev");
+
+        INSTR_PCLIPR:     printRInstr("p.clipr");
+        INSTR_PCLIPUR:    printRInstr("p.clipur");
+        INSTR_PBEXTR:     printRInstr("p.extractr");
+        INSTR_PBEXTUR:    printRInstr("p.extractur");
+        INSTR_PBINSR:     printR3Instr("p.insertr");
+        INSTR_PBCLRR:     printRInstr("p.bclrr");
+        INSTR_PBSETR:     printRInstr("p.bsetr");
+
+        INSTR_FF1:        printR1Instr("p.ff1");
+        INSTR_FL1:        printR1Instr("p.fl1");
+        INSTR_CLB:        printR1Instr("p.clb");
+        INSTR_CNT:        printR1Instr("p.cnt");
+        INSTR_ROR:        printRInstr("p.ror");
+
+        // FENCE
+        INSTR_FENCE:      printMnemonic("fence");
+        INSTR_FENCEI:     printMnemonic("fencei");
+        // SYSTEM (CSR manipulation)
+        INSTR_CSRRW:      printCSRInstr("csrrw");
+        INSTR_CSRRS:      printCSRInstr("csrrs");
+        INSTR_CSRRC:      printCSRInstr("csrrc");
+        INSTR_CSRRWI:     printCSRInstr("csrrwi");
+        INSTR_CSRRSI:     printCSRInstr("csrrsi");
+        INSTR_CSRRCI:     printCSRInstr("csrrci");
+        // SYSTEM (others)
+        INSTR_ECALL:      printMnemonic("ecall");
+        INSTR_EBREAK:     printMnemonic("ebreak");
+        INSTR_URET:       printMnemonic("uret");
+        INSTR_MRET:       printMnemonic("mret");
+        INSTR_WFI:        printMnemonic("wfi");
+
+        INSTR_DRET:       printMnemonic("dret");
+
+        // RV32M
+        INSTR_PMUL:       printRInstr("mul");
+        INSTR_PMUH:       printRInstr("mulh");
+        INSTR_PMULHSU:    printRInstr("mulhsu");
+        INSTR_PMULHU:     printRInstr("mulhu");
+        INSTR_DIV:        printRInstr("div");
+        INSTR_DIVU:       printRInstr("divu");
+        INSTR_REM:        printRInstr("rem");
+        INSTR_REMU:       printRInstr("remu");
+        // PULP MULTIPLIER
+        INSTR_PMAC:       printR3Instr("p.mac");
+        INSTR_PMSU:       printR3Instr("p.msu");
+        INSTR_PMULS     : printMulInstr();
+        INSTR_PMULHLSN  : printMulInstr();
+        INSTR_PMULRS    : printMulInstr();
+        INSTR_PMULRHLSN : printMulInstr();
+        INSTR_PMULU     : printMulInstr();
+        INSTR_PMULUHLU  : printMulInstr();
+        INSTR_PMULRU    : printMulInstr();
+        INSTR_PMULRUHLU : printMulInstr();
+        INSTR_PMACS     : printMulInstr();
+        INSTR_PMACHLSN  : printMulInstr();
+        INSTR_PMACRS    : printMulInstr();
+        INSTR_PMACRHLSN : printMulInstr();
+        INSTR_PMACU     : printMulInstr();
+        INSTR_PMACUHLU  : printMulInstr();
+        INSTR_PMACRU    : printMulInstr();
+        INSTR_PMACRUHLU : printMulInstr();
+
+        // FP-OP
+        INSTR_FMADD:      printF3Instr("fmadd.s");
+        INSTR_FMSUB:      printF3Instr("fmsub.s");
+        INSTR_FNMADD:     printF3Instr("fnmadd.s");
+        INSTR_FNMSUB:     printF3Instr("fnmsub.s");
+        INSTR_FADD:       printF2Instr("fadd.s");
+        INSTR_FSUB:       printF2Instr("fsub.s");
+        INSTR_FMUL:       printF2Instr("fmul.s");
+        INSTR_FDIV:       printF2Instr("fdiv.s");
+        INSTR_FSQRT:      printFInstr("fsqrt.s");
+        INSTR_FSGNJS:     printF2Instr("fsgnj.s");
+        INSTR_FSGNJNS:    printF2Instr("fsgnjn.s");
+        INSTR_FSGNJXS:    printF2Instr("fsgnjx.s");
+        INSTR_FMIN:       printF2Instr("fmin.s");
+        INSTR_FMAX:       printF2Instr("fmax.s");
+        INSTR_FCVTWS:     printFIInstr("fcvt.w.s");
+        INSTR_FCVTWUS:    printFIInstr("fcvt.wu.s");
+        INSTR_FMVXS:      printFIInstr("fmv.x.s");
+        INSTR_FEQS:       printF2IInstr("feq.s");
+        INSTR_FLTS:       printF2IInstr("flt.s");
+        INSTR_FLES:       printF2IInstr("fle.s");
+        INSTR_FCLASS:     printFIInstr("fclass.s");
+        INSTR_FCVTSW:     printIFInstr("fcvt.s.w");
+        INSTR_FCVTSWU:    printIFInstr("fcvt.s.wu");
+        INSTR_FMVSX:      printIFInstr("fmv.s.x");
+
+        // RV32A
+        INSTR_LR:         printAtomicInstr("lr.w");
+        INSTR_SC:         printAtomicInstr("sc.w");
+        INSTR_AMOSWAP:    printAtomicInstr("amoswap.w");
+        INSTR_AMOADD:     printAtomicInstr("amoadd.w");
+        INSTR_AMOXOR:     printAtomicInstr("amoxor.w");
+        INSTR_AMOAND:     printAtomicInstr("amoand.w");
+        INSTR_AMOOR:      printAtomicInstr("amoor.w");
+        INSTR_AMOMIN:     printAtomicInstr("amomin.w");
+        INSTR_AMOMAX:     printAtomicInstr("amomax.w");
+        INSTR_AMOMINU:    printAtomicInstr("amominu.w");
+        INSTR_AMOMAXU:    printAtomicInstr("amomaxu.w");
+
+        // opcodes with custom decoding
+        {25'b?, OPCODE_LOAD}:           printLoadInstr();
+        {25'b?, OPCODE_LOAD_FP}:        printLoadInstr();
+        {25'b?, OPCODE_LOAD_POST}:      printLoadInstr();
+        {25'b?, OPCODE_STORE}:          printStoreInstr();
+        {25'b?, OPCODE_STORE_FP}:       printStoreInstr();
+        {25'b?, OPCODE_STORE_POST}:     printStoreInstr();
+        {25'b?, OPCODE_STORE_BUF}:      printStoreBuffInstr();
+        {25'b?, OPCODE_STORE_POST_BUF}: printStoreBuffInstr();
+        {25'b?, OPCODE_HWLOOP}:         printHwloopInstr();
+        {25'b?, OPCODE_VECOP}:          printVecInstr();
+        default:                        printMnemonic("INVALID");
+      endcase // unique case (instr)
+      
+      instr_ex.push_back(current_instr);
+    end
+  endfunction
+
+  function void progressEX();
+    instr_trace_t trace;
+    instr_trace_t trace_pop;
+    mem_acc_t     mem_acc;
+
+    if (instr_ex.size() > 0) begin
+      trace = instr_ex.pop_front(); 
+
+      //$display("EX: %08x time: %0d \n", trace.pc, cycles);
+
+      foreach(trace.regs_write[i]) begin
+        if ((trace.regs_write[i].addr == ex_reg_addr) && ex_reg_we) begin
+            trace.regs_write[i].value = ex_reg_wdata;
+        end
+      end
+
+      if (ex_data_req && ex_data_gnt) begin
+        mem_acc.addr = ex_data_addr;
+        mem_acc.we   = ex_data_we;
+
+        if (mem_acc.we) begin
+          mem_acc.wdata = ex_data_wdata;
+        end else begin
+          mem_acc.wdata = 32'hDEADBEEF;
+        end
+
+        trace.mem_access.push_back(mem_acc);
+      end
+
+      if (ex_valid || wb_bypass) begin
+        if(ex_data_req && data_misaligned) begin
+          instr_ex_misaligned.push_back(trace);
+        end else begin
+          instr_wb.push_back(trace);
+        end
+
+        // NOTE: verilator seems to not like pop_front as standalone (i.e., without assignment) statement.
+        //trace_pop = instr_ex.pop_front();    
+      end else begin
+        // NOTE: we don't have a front() method (?) and instr_ex[0] has not queue semantic. Verilator 
+        // maps queue operations to std::deque, so pushing/popping have O(1) complexity
+        instr_ex.push_front(trace);
+      end
+    end
+  endfunction
+  
+  function void progressEXMisaligned();
+    instr_trace_t trace;
+    instr_trace_t trace_pop;
+
+    if (instr_ex_misaligned.size() > 0) begin
+      trace = instr_ex_misaligned.pop_front();
+      //$display("EXM: %08x time: %0d \n", trace.pc, cycles);
+      if (ex_valid || wb_bypass) begin
+        instr_wb.push_back(trace);
+        // NOTE: verilator seems to not like pop_front as standalone (i.e., without assignment) statement.
+        //trace_pop = instr_ex_misaligned.pop_front();
+      end else begin
+        instr_ex_misaligned.push_front(trace);
+      end
+    end
+  endfunction
+
+  function void progressWB();
+    instr_trace_t trace;
+    instr_trace_t trace_pop;
+    if (instr_wb.size() > 0) begin
+      trace = instr_wb.pop_front();
+      foreach(trace.regs_write[i]) begin
+        //$display("WB: %0d; wb_reg_addr: %08x; wb_reg_wdata: %08x\n", trace.instr, wb_reg_addr, wb_reg_wdata);
+        //$display("WB: %08x time: %0d \n", trace.pc, cycles);
+
+        if ((trace.regs_write[i].addr == wb_reg_addr) && wb_reg_we) begin
+          trace.regs_write[i].value = wb_reg_wdata;
+        end
+      end
+
+      if (wb_valid) begin
+        to_print.push_back(trace);
+        // NOTE: verilator seems to not like pop_front as standalone (i.e., without assignment) statement.
+        //trace_pop = instr_wb.pop_front();      
+      end else begin
+        instr_wb.push_front(trace);
+      end 
+    end
+  endfunction
+
+  // cycle counter
+  always_ff @(posedge clk, negedge rst_n)
+  begin
+    if (rst_n == 1'b0)
+      cycles <= 0;
+    else
+      cycles <= cycles + 1;
+  end
+
+  always_ff @(posedge clk, negedge rst_n) begin
+    if (rst_n == 1'b0) begin
+        state <= Init;
+        f = 0;
+    end else begin
+        state <= Running;
+        if (f == 0) begin
+            $sformat(fn, "trace_core_%h_%h.log", hart_id_i[10:5], hart_id_i[3:0]);
+            // $display("[TRACER] Output filename is: %s", fn);
+            f = $fopen(fn, "w");
+            $fwrite(f, "                Time           Cycles PC       Instr    Mnemonic\n");
+        end
+    end
+  end
+
+  final
+  begin
+    $fclose(f);
+  end
+
+  // log execution
+  always @(negedge clk)
+  begin
+
+    if (state == Running) begin
+      //we run the stages in reverse order because we don't want the same instr being 
+      //processed by the multiple stages in the same cycle.
+      progressWB();
+      progressEXMisaligned();
+      progressEX();
+      progressID();
+
+      printInstrTrace();
+    end
+  end // always @ (posedge clk)
+
+endmodule
diff --git a/hw/deps/riscv/verilator-model/cluster_clock_gating.sv b/hw/deps/riscv/verilator-model/cluster_clock_gating.sv
new file mode 100644
index 0000000..d486555
--- /dev/null
+++ b/hw/deps/riscv/verilator-model/cluster_clock_gating.sv
@@ -0,0 +1,34 @@
+// Copyright 2017 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module cluster_clock_gating
+(
+    input  logic clk_i,
+    input  logic en_i,
+    input  logic test_en_i,
+    output logic clk_o
+  );
+
+`ifdef PULP_FPGA_EMUL
+  // no clock gates in FPGA flow
+  assign clk_o = clk_i;
+`else
+  logic clk_en;
+
+  always_latch
+  begin
+     if (clk_i == 1'b0)
+       clk_en <= en_i | test_en_i;
+  end
+
+  assign clk_o = clk_i & clk_en;
+`endif
+
+endmodule // cluster_clock_gating
diff --git a/hw/deps/scm/latch_scm/register_file_1w_multi_port_read.sv b/hw/deps/scm/latch_scm/register_file_1w_multi_port_read.sv
new file mode 100644
index 0000000..9d93525
--- /dev/null
+++ b/hw/deps/scm/latch_scm/register_file_1w_multi_port_read.sv
@@ -0,0 +1,173 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module register_file_1w_multi_port_read
+#(
+    parameter ADDR_WIDTH    = 5,
+    parameter DATA_WIDTH    = 32,
+
+    parameter N_READ        = 2,
+    parameter N_WRITE       = 1
+)
+(
+    input  logic                                   clk,
+    input  logic                                   rst_n,
+    input  logic                                   test_en_i,
+
+    // Read port
+    input  logic [N_READ-1:0]                      ReadEnable,
+    input  logic [N_READ-1:0][ADDR_WIDTH-1:0]      ReadAddr,
+    output logic [N_READ-1:0][DATA_WIDTH-1:0]      ReadData,
+
+    // Write port
+    input  logic                                   WriteEnable,
+    input  logic [ADDR_WIDTH-1:0]                  WriteAddr,
+    input  logic [DATA_WIDTH-1:0]                  WriteData
+);
+
+    localparam    NUM_WORDS = 2**ADDR_WIDTH;
+
+    // Read address register, located at the input of the address decoder
+    logic [N_READ-1:0][ADDR_WIDTH-1:0]             RAddrRegxDP;
+    logic [N_READ-1:0][NUM_WORDS-1:0]              RAddrOneHotxD;
+
+    logic [DATA_WIDTH-1:0]                         MemContentxDP[NUM_WORDS];
+
+    logic [NUM_WORDS-1:0]                          WAddrOneHotxD;
+    logic [NUM_WORDS-1:0]                          ClocksxC;
+    logic [DATA_WIDTH-1:0]                         WDataIntxD;
+
+    logic                                          clk_int;
+
+    int unsigned i;
+    int unsigned k;
+
+    genvar       x;
+    genvar       z;
+
+    cluster_clock_gating CG_WE_GLOBAL
+    (
+        .clk_o     ( clk_int        ),
+        .en_i      ( WriteEnable    ),
+        .test_en_i ( test_en_i      ),
+        .clk_i     ( clk            )
+    );
+
+    //-----------------------------------------------------------------------------
+    //-- READ : Read address register
+    //-----------------------------------------------------------------------------
+
+    generate
+        for(z=0; z<N_READ; z++ )
+        begin
+            always_ff @(posedge clk)
+            begin : p_RAddrReg
+                if(rst_n == 1'b0)
+                begin
+                    RAddrRegxDP[z] <= '0;
+                end
+                else
+                begin
+                    if( ReadEnable[z] )
+                        RAddrRegxDP[z] <= ReadAddr[z];
+                end
+            end
+
+
+
+    //-----------------------------------------------------------------------------
+    //-- READ : Read address decoder RAD
+    //-----------------------------------------------------------------------------
+            always @(*)
+            begin : p_RAD
+              RAddrOneHotxD[z] = '0;
+              RAddrOneHotxD[z][RAddrRegxDP[z]] = 1'b1;
+            end
+            assign ReadData[z] = MemContentxDP[RAddrRegxDP[z]];
+
+        end
+    endgenerate
+
+    //-----------------------------------------------------------------------------
+    //-- WRITE : Write Address Decoder (WAD), combinatorial process
+    //-----------------------------------------------------------------------------
+    always_comb
+    begin : p_WAD
+      for(i=0; i<NUM_WORDS; i++)
+      begin : p_WordIter
+            if ( (WriteEnable == 1'b1 ) && (WriteAddr == i) )
+              WAddrOneHotxD[i] = 1'b1;
+            else
+              WAddrOneHotxD[i] = 1'b0;
+      end
+    end
+
+
+
+    //-----------------------------------------------------------------------------
+    //-- WRITE : Clock gating (if integrated clock-gating cells are available)
+    //-----------------------------------------------------------------------------
+    generate
+        for(x=0; x<NUM_WORDS; x++)
+        begin : CG_CELL_WORD_ITER
+                cluster_clock_gating CG_Inst
+                (
+                  .clk_o     ( ClocksxC[x]      ),
+                  .en_i      ( WAddrOneHotxD[x] ),
+                  .test_en_i ( 1'b0             ), // test Enable is not affecting those cells
+                  .clk_i     ( clk_int          )
+                );
+        end
+    endgenerate
+
+
+
+
+    //-----------------------------------------------------------------------------
+    // WRITE : SAMPLE INPUT DATA
+    //---------------------------------------------------------------------------
+    always_ff @(posedge clk)
+    begin : sample_waddr
+        if(rst_n == 1'b0)
+        begin
+            WDataIntxD <= '0;
+        end
+        else
+        begin
+            if(WriteEnable )
+              WDataIntxD <= WriteData;
+        end
+    end
+
+
+
+
+
+    //-----------------------------------------------------------------------------
+    //-- WRITE : Write operation
+    //-----------------------------------------------------------------------------
+    //-- Generate M = WORDS sequential processes, each of which describes one
+    //-- word of the memory. The processes are synchronized with the clocks
+    //-- ClocksxC(i), i = 0, 1, ..., M-1
+    //-- Use active low, i.e. transparent on low latches as storage elements
+    //-- Data is sampled on rising clock edge
+
+
+    always_latch
+    begin : latch_wdata
+      for(k=0; k<NUM_WORDS; k++)
+        begin : w_WordIter
+            if( ClocksxC[k] == 1'b1)
+              MemContentxDP[k] <= WDataIntxD;
+        end
+    end
+
+
+endmodule
\ No newline at end of file
diff --git a/hw/deps/tech_cells_generic/src/rtl/tc_sram.sv b/hw/deps/tech_cells_generic/src/rtl/tc_sram.sv
new file mode 100644
index 0000000..5c50fc2
--- /dev/null
+++ b/hw/deps/tech_cells_generic/src/rtl/tc_sram.sv
@@ -0,0 +1,206 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Author: Wolfgang Roenninger <wroennin@ethz.ch>
+
+// Description: Functional module of a generic SRAM
+//
+// Parameters:
+// - NumWords:    Number of words in the macro. Address width can be calculated with:
+//                `AddrWidth = (NumWords > 32'd1) ? $clog2(NumWords) : 32'd1`
+//                The module issues a warning if there is a request on an address which is
+//                not in range.
+// - DataWidth:   Width of the ports `wdata_i` and `rdata_o`.
+// - ByteWidth:   Width of a byte, the byte enable signal `be_i` can be calculated with the
+//                ceiling division `ceil(DataWidth, ByteWidth)`.
+// - NumPorts:    Number of read and write ports. Each is a full port. Ports with a higher
+//                index read and write after the ones with lower indices.
+// - Latency:     Read latency, the read data is available this many cycles after a request.
+// - SimInit:     Macro simulation initialization. Values are:
+//                "zeros":  Each bit gets initialized with 1'b0.
+//                "ones":   Each bit gets initialized with 1'b1.
+//                "random": Each bit gets random initialized with 1'b0 or 1'b1.
+//                "none":   Each bit gets initialized with 1'bx. (default)
+// - PrintSimCfg: Prints at the beginning of the simulation a `Hello` message with
+//                the instantiated parameters and signal widths.
+//
+// Ports:
+// - `clk_i`:   Clock
+// - `rst_ni`:  Asynchronous reset, active low
+// - `req_i`:   Request, active high
+// - `we_i`:    Write request, active high
+// - `addr_i`:  Request address
+// - `wdata_i`: Write data, has to be valid on request
+// - `be_i`:    Byte enable, active high
+// - `rdata_o`: Read data, valid `Latency` cycles after a request with `we_i` low.
+//
+// Behaviour:
+// - Address collision:  When Ports are making a write access onto the same address,
+//                       the write operation will start at the port with the lowest address
+//                       index, each port will overwrite the changes made by the previous ports
+//                       according how the respective `be_i` signal is set.
+// - Read data on write: This implementation will not produce a read data output on the signal
+//                       `rdata_o` when `req_i` and `we_i` are asserted. The output data is stable
+//                       on write requests.
+
+module tc_sram #(
+  parameter int unsigned NumWords     = 32'd1024, // Number of Words in data array
+  parameter int unsigned DataWidth    = 32'd128,  // Data signal width
+  parameter int unsigned ByteWidth    = 32'd8,    // Width of a data byte
+  parameter int unsigned NumPorts     = 32'd2,    // Number of read and write ports
+  parameter int unsigned Latency      = 32'd1,    // Latency when the read data is available
+  parameter              SimInit      = "none",   // Simulation initialization
+  parameter bit          PrintSimCfg  = 1'b0,     // Print configuration
+  // DEPENDENT PARAMETERS, DO NOT OVERWRITE!
+  parameter int unsigned AddrWidth = (NumWords > 32'd1) ? $clog2(NumWords) : 32'd1,
+  parameter int unsigned BeWidth   = (DataWidth + ByteWidth - 32'd1) / ByteWidth, // ceil_div
+  parameter type         addr_t    = logic [AddrWidth-1:0],
+  parameter type         data_t    = logic [DataWidth-1:0],
+  parameter type         be_t      = logic [BeWidth-1:0]
+) (
+  input  logic                 clk_i,      // Clock
+  input  logic                 rst_ni,     // Asynchronous reset active low
+  // input ports
+  input  logic  [NumPorts-1:0] req_i,      // request
+  input  logic  [NumPorts-1:0] we_i,       // write enable
+  input  addr_t [NumPorts-1:0] addr_i,     // request address
+  input  data_t [NumPorts-1:0] wdata_i,    // write data
+  input  be_t   [NumPorts-1:0] be_i,       // write byte enable
+  // output ports
+  output data_t [NumPorts-1:0] rdata_o     // read data
+);
+
+  // memory array
+  data_t sram [NumWords-1:0];
+  // hold the read address when no read access is made
+  addr_t [NumPorts-1:0] r_addr_q;
+
+  // SRAM simulation initialization
+  data_t [NumWords-1:0] init_val;
+  initial begin : proc_sram_init
+    for (int unsigned i = 0; i < NumWords; i++) begin
+      for (int unsigned j = 0; j < DataWidth; j++) begin
+        case (SimInit)
+          "zeros":  init_val[i][j] = 1'b0;
+          "ones":   init_val[i][j] = 1'b1;
+          "random": init_val[i][j] = $urandom();
+          default:  init_val[i][j] = 1'bx;
+        endcase
+      end
+    end
+  end
+
+  // set the read output if requested
+  // The read data at the highest array index is set combinational.
+  // It gets then delayed for a number of cycles until it gets available at the output at
+  // array index 0.
+
+  // read data output assignment
+  data_t [NumPorts-1:0][Latency-1:0] rdata_q,  rdata_d;
+  if (Latency == 32'd0) begin : gen_no_read_lat
+    for (genvar i = 0; i < NumPorts; i++) begin : gen_port
+      assign rdata_o[i] = (req_i[i] && !we_i[i]) ? sram[addr_i[i]] : sram[r_addr_q[i]];
+    end
+  end else begin : gen_read_lat
+
+    always_comb begin
+      for (int unsigned i = 0; i < NumPorts; i++) begin
+        rdata_o[i] = rdata_q[i][0];
+        for (int unsigned j = 0; j < (Latency-1); j++) begin
+          rdata_d[i][j] = rdata_q[i][j+1];
+        end
+        rdata_d[i][Latency-1] = (req_i[i] && !we_i[i]) ? sram[addr_i[i]] : sram[r_addr_q[i]];
+      end
+    end
+  end
+
+  /* verilator lint_on BLKLOOPINIT */
+  // write memory array
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if (!rst_ni) begin
+      for (int i = 0; i < NumPorts; i++) begin
+        r_addr_q[i] <= {AddrWidth{1'b0}};
+        // initialize the read output register for each port
+        if (Latency != 32'd0) begin
+          for (int unsigned j = 0; j < Latency; j++) begin
+            rdata_q[i][j] <= init_val[{AddrWidth{1'b0}}];
+          end
+        end
+      end
+    end else begin
+      // read value latch happens before new data is written to the sram
+      for (int unsigned i = 0; i < NumPorts; i++) begin
+        if (Latency != 0) begin
+          for (int unsigned j = 0; j < Latency; j++) begin
+            rdata_q[i][j] <= rdata_d[i][j];
+          end
+        end
+      end
+      // there is a request for the SRAM, latch the required register
+      for (int unsigned i = 0; i < NumPorts; i++) begin
+        if (req_i[i]) begin
+          if (we_i[i]) begin
+            // update value when write is set at clock
+            for (int unsigned j = 0; j < DataWidth; j++) begin
+              if (be_i[i][j/ByteWidth]) begin
+                sram[addr_i[i]][j] = wdata_i[i][j];
+              end
+            end
+          end else begin
+            // otherwise update read address for subsequent non request cycles
+            r_addr_q[i] <= addr_i[i];
+          end
+        end // if req_i
+      end // for ports
+    end // if !rst_ni
+  end
+  /* verilator lint_on BLKLOOPINIT */
+  
+// Validate parameters.
+// pragma translate_off
+`ifndef VERILATOR
+`ifndef TARGET_SYNTHESYS
+  initial begin: p_assertions
+    assert ($bits(addr_i)  == NumPorts * AddrWidth) else $fatal(1, "AddrWidth problem on `addr_i`");
+    assert ($bits(wdata_i) == NumPorts * DataWidth) else $fatal(1, "DataWidth problem on `wdata_i`");
+    assert ($bits(be_i)    == NumPorts * BeWidth)   else $fatal(1, "BeWidth   problem on `be_i`"   );
+    assert ($bits(rdata_o) == NumPorts * DataWidth) else $fatal(1, "DataWidth problem on `rdata_o`");
+    assert (NumWords  >= 32'd1) else $fatal(1, "NumWords has to be > 0");
+    assert (DataWidth >= 32'd1) else $fatal(1, "DataWidth has to be > 0");
+    assert (ByteWidth >= 32'd1) else $fatal(1, "ByteWidth has to be > 0");
+    assert (NumPorts  >= 32'd1) else $fatal(1, "The number of ports must be at least 1!");
+  end
+  initial begin: p_sim_hello
+    if (PrintSimCfg) begin
+      $display("#################################################################################");
+      $display("tc_sram functional instantiated with the configuration:"                          );
+      $display("Instance: %m"                                                                     );
+      $display("Number of ports   (dec): %0d", NumPorts                                           );
+      $display("Number of words   (dec): %0d", NumWords                                           );
+      $display("Address width     (dec): %0d", AddrWidth                                          );
+      $display("Data width        (dec): %0d", DataWidth                                          );
+      $display("Byte width        (dec): %0d", ByteWidth                                          );
+      $display("Byte enable width (dec): %0d", BeWidth                                            );
+      $display("Latency Cycles    (dec): %0d", Latency                                            );
+      $display("Simulation init   (str): %0s", SimInit                                            );
+      $display("#################################################################################");
+    end
+  end
+  for (genvar i = 0; i < NumPorts; i++) begin : gen_assertions
+    assert property ( @(posedge clk_i) disable iff (!rst_ni)
+        (req_i[i] |-> (addr_i[i] < NumWords))) else
+      $warning("Request address %0h not mapped, port %0d, expect random write or read behavior!",
+          addr_i[i], i);
+  end
+
+`endif
+`endif
+// pragma translate_on
+endmodule
diff --git a/hw/deps/timer_unit/rtl/timer_unit.sv b/hw/deps/timer_unit/rtl/timer_unit.sv
new file mode 100644
index 0000000..07f19df
--- /dev/null
+++ b/hw/deps/timer_unit/rtl/timer_unit.sv
@@ -0,0 +1,579 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+`define CFG_REG_LO         6'h0
+`define CFG_REG_HI         6'h4
+`define TIMER_VAL_LO       6'h8
+`define TIMER_VAL_HI       6'hC
+`define TIMER_CMP_LO       6'h10
+`define TIMER_CMP_HI       6'h14
+`define TIMER_START_LO     6'h18
+`define TIMER_START_HI     6'h1C
+`define TIMER_RESET_LO     6'h20
+`define TIMER_RESET_HI     6'h24
+
+
+`define ENABLE_BIT          'd0
+`define RESET_BIT           'd1
+`define IRQ_BIT             'd2
+`define IEM_BIT             'd3
+`define CMP_CLR_BIT         'd4
+`define ONE_SHOT_BIT        'd5
+`define PRESCALER_EN_BIT    'd6
+`define REF_CLK_EN_BIT      'd7
+`define PRESCALER_START_BIT 'd8
+`define PRESCALER_STOP_BIT  'd15
+`define MODE_64_BIT         'd31
+
+module timer_unit
+  #(
+    parameter ID_WIDTH       = 5
+    )
+   (
+    input  logic                      clk_i,
+    input  logic                      rst_ni,
+    
+    input logic                       ref_clk_i,
+    
+    input logic                       req_i,
+    input logic [31:0]                addr_i,
+    input logic                       wen_i,
+    input logic [31:0]                wdata_i,
+    input logic [3:0]                 be_i,
+    input logic [ID_WIDTH-1:0]        id_i,
+    output logic                      gnt_o,
+    
+    output logic                      r_valid_o,
+    output logic                      r_opc_o,
+    output logic [ID_WIDTH-1:0]       r_id_o,
+    output logic [31:0]               r_rdata_o,
+    
+    input  logic                      event_lo_i,
+    input  logic                      event_hi_i,
+    
+    output logic                      irq_lo_o,
+    output logic                      irq_hi_o,
+
+    output logic                      busy_o
+    );
+   
+   logic 			      s_req,s_wen;
+   logic [31:0] 		      s_addr;
+   
+   logic 			      s_write_counter_lo, s_write_counter_hi;
+   logic 			      s_start_timer_lo,s_start_timer_hi,s_reset_timer_lo,s_reset_timer_hi;
+   
+   logic 			      s_ref_clk0, s_ref_clk1, s_ref_clk2, s_ref_clk3, s_ref_clk_edge, s_ref_clk_edge_del;
+   
+   logic [31:0] 		      s_counter_val_lo, s_counter_val_hi;
+   
+   logic [31:0] 		      s_cfg_lo, s_cfg_lo_reg;
+   logic [31:0] 		      s_cfg_hi, s_cfg_hi_reg;
+   logic [31:0] 		      s_timer_val_lo;
+   logic [31:0] 		      s_timer_val_hi;
+   logic [31:0] 		      s_timer_cmp_lo, s_timer_cmp_lo_reg;
+   logic [31:0] 		      s_timer_cmp_hi, s_timer_cmp_hi_reg;
+   
+   logic 			      s_enable_count_lo,s_enable_count_hi,s_enable_count_prescaler_lo,s_enable_count_prescaler_hi;
+   logic 			      s_reset_count_lo,s_reset_count_hi,s_reset_count_prescaler_lo,s_reset_count_prescaler_hi;
+   logic 			      s_target_reached_lo,s_target_reached_hi,s_target_reached_prescaler_lo, s_target_reached_prescaler_hi;
+   logic 			      s_clear_reset_lo, s_clear_reset_hi;
+   
+   enum 			      logic [1:0] { TRANS_IDLE, TRANS_RUN } CS, NS;
+   
+   //**********************************************************
+   //*************** FSM FOR GNT AND R_VALID ******************
+   //**********************************************************
+   assign r_opc_o = 1'b0;
+
+   always_ff @(posedge clk_i, negedge  rst_ni)
+     begin
+        if(rst_ni == 1'b0)
+          CS <= TRANS_IDLE;
+        else
+          CS <= NS;
+     end
+   
+   always_comb
+     begin
+	
+	gnt_o = 1'b1;
+	r_valid_o = 1'b0;
+	
+	case(CS)
+	  
+	  TRANS_IDLE:
+	    begin
+	       if (req_i == 1'b1)
+		 NS = TRANS_RUN;
+	       else
+		 NS = TRANS_IDLE;
+	    end
+	  
+	  TRANS_RUN:
+	    begin
+	       r_valid_o = 1'b1;
+	       if (req_i == 1'b1)
+		 NS = TRANS_RUN;
+	       else
+		 NS = TRANS_IDLE;
+	    end
+	  
+	  default:
+	    NS = TRANS_IDLE;
+	  
+	endcase
+	
+     end
+   
+   //**********************************************************
+   //*************** DELAYED ADDR, REQ, WEN *******************
+   //**********************************************************
+   
+   always_ff @(posedge clk_i, negedge  rst_ni)
+     begin
+        if(rst_ni == 1'b0)
+	  begin
+	     s_req  <= 0;
+	     s_wen  <= 0;
+         s_addr <= 0;
+	     r_id_o <= 0;
+	  end
+	else
+	  begin
+	     s_req  <= req_i;
+	     s_wen  <= wen_i;
+         s_addr <= addr_i;
+	     r_id_o <= id_i;
+	  end
+     end
+   
+   //**********************************************************
+   //*************** PERIPHS INTERFACE ************************
+   //**********************************************************
+   
+   // register write logic
+   always_comb
+     begin
+	
+	s_cfg_lo           = s_cfg_lo_reg;
+	s_cfg_hi           = s_cfg_hi_reg;
+	s_timer_cmp_lo     = s_timer_cmp_lo_reg;
+	s_timer_cmp_hi     = s_timer_cmp_hi_reg;
+	s_write_counter_lo = 1'b0;
+	s_write_counter_hi = 1'b0;
+	s_start_timer_lo   = 1'b0;
+	s_start_timer_hi   = 1'b0;
+	s_reset_timer_lo   = 1'b0;
+	s_reset_timer_hi   = 1'b0;
+	
+	// APERIPH BUS: LOWER PRIORITY
+        if (req_i && ~wen_i)
+          begin
+	     
+             case (addr_i[5:0])
+	       
+	       `CFG_REG_LO:
+		 s_cfg_lo           = wdata_i;
+	       
+	       `CFG_REG_HI:
+		 s_cfg_hi           = wdata_i;
+	       
+	       `TIMER_VAL_LO:
+		 s_write_counter_lo = 1'b1;
+	       
+	       `TIMER_VAL_HI:
+		 s_write_counter_hi = 1'b1;
+	       
+	       `TIMER_CMP_LO:
+                 s_timer_cmp_lo     = wdata_i;
+	       
+	       `TIMER_CMP_HI:
+                 s_timer_cmp_hi     = wdata_i;
+	       
+	       `TIMER_START_LO:
+		 s_start_timer_lo   = 1'b1;
+	       
+	       `TIMER_START_HI:
+		 s_start_timer_hi   = 1'b1;
+	       
+	       `TIMER_RESET_LO:
+		 s_reset_timer_lo   = 1'b1;
+	       
+	       `TIMER_RESET_HI:
+		 s_reset_timer_hi   = 1'b1;
+	       
+             endcase
+          end
+	
+	// INPUT EVENTS: HIGHER PRIORITY
+	if ( ((event_lo_i == 1) && (s_cfg_lo[`IEM_BIT] == 1'b1)) | s_start_timer_lo == 1 )
+	  s_cfg_lo[`ENABLE_BIT] = 1;
+	else
+	  begin
+	     if ( s_cfg_lo_reg[`MODE_64_BIT] == 1'b0 ) // 32 BIT MODE
+	       begin
+		  if ( ( s_cfg_lo[`ONE_SHOT_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 ) ) // ONE SHOT FEATURE: DISABLES TIMER ONCE THE TARGET IS REACHED
+		    s_cfg_lo[`ENABLE_BIT] = 0;
+	       end
+	     else
+	       begin
+			  if ( ( s_cfg_lo[`ONE_SHOT_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 ) && ( s_target_reached_hi == 1'b1 ) ) // ONE SHOT FEATURE: DISABLES TIMER ONCE LOW COUNTER REACHES 0xFFFFFFFF and HI COUNTER TARGET IS REACHED
+		    s_cfg_lo[`ENABLE_BIT] = 0;
+	       end
+	  end
+	
+	// INPUT EVENTS: HIGHER PRIORITY
+	if ( ((event_hi_i == 1) && (s_cfg_hi[`IEM_BIT] == 1'b1)) | s_start_timer_hi == 1 )
+	  s_cfg_hi[`ENABLE_BIT] = 1;
+	else
+	  begin
+	     if ( ( s_cfg_hi_reg[`MODE_64_BIT] == 1'b0 ) && ( s_cfg_hi[`ONE_SHOT_BIT] == 1'b1 ) && ( s_target_reached_hi == 1'b1 ) ) // ONE SHOT FEATURE: DISABLES TIMER ONCE THE TARGET IS REACHED IN 32 BIT MODE
+	       s_cfg_hi[`ENABLE_BIT] = 0;
+	   	else begin
+	   		if ( ( s_cfg_lo[`ONE_SHOT_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 ) && ( s_target_reached_hi == 1'b1 ) )
+	   	   		s_cfg_hi[`ENABLE_BIT] = 0;
+	   	end
+	  end
+	
+	// RESET LO
+	if (s_reset_count_lo == 1'b1)
+	  s_cfg_lo[`RESET_BIT] = 1'b0;
+	
+	// RESET HI
+	if (s_reset_count_hi == 1'b1)
+	  s_cfg_hi[`RESET_BIT] = 1'b0;
+	
+     end
+   
+   // sequential part
+   always_ff @(posedge clk_i, negedge rst_ni)
+     begin
+        if(~rst_ni)
+          begin
+	     s_cfg_lo_reg       <= 0;
+	     s_cfg_hi_reg       <= 0;
+	     s_timer_cmp_lo_reg <= 0;
+	     s_timer_cmp_hi_reg <= 0;
+          end
+        else
+          begin
+	     s_cfg_lo_reg       <= s_cfg_lo;
+	     s_cfg_hi_reg       <= s_cfg_hi;
+	     s_timer_cmp_lo_reg <= s_timer_cmp_lo;
+	     s_timer_cmp_hi_reg <= s_timer_cmp_hi;
+          end
+     end
+   
+   // APB register read logic
+   always_comb
+     begin
+        r_rdata_o = 'b0;
+	
+        if (s_req && s_wen)
+          begin
+	     
+             case (s_addr[5:0])
+               
+	       `CFG_REG_LO:
+                 r_rdata_o = s_cfg_lo_reg;
+	       
+               `CFG_REG_HI:
+                 r_rdata_o = s_cfg_hi_reg;
+	       
+               `TIMER_VAL_LO:
+                 r_rdata_o = s_timer_val_lo;
+	       
+	       `TIMER_VAL_HI:
+                 r_rdata_o = s_timer_val_hi;
+	       
+	       `TIMER_CMP_LO:
+                 r_rdata_o = s_timer_cmp_lo_reg;
+	       
+	       `TIMER_CMP_HI:
+                 r_rdata_o = s_timer_cmp_hi_reg;
+	       
+             endcase
+	     
+          end
+	
+     end
+   
+   //**********************************************************
+   //*************** CONTROL **********************************
+   //**********************************************************
+   
+   // RESET COUNT SIGNAL GENERATION
+   always_comb
+     begin
+	s_reset_count_lo           = 1'b0;
+	s_reset_count_hi           = 1'b0;
+	s_reset_count_prescaler_lo = 1'b0;
+	s_reset_count_prescaler_hi = 1'b0;
+	
+	if ( s_cfg_lo_reg[`RESET_BIT] == 1'b1 | s_reset_timer_lo == 1'b1 )
+	  begin
+	     s_reset_count_lo           = 1'b1;
+	     s_reset_count_prescaler_lo = 1'b1;
+	  end
+	else
+	  begin
+	     if ( s_cfg_lo_reg[`MODE_64_BIT] == 1'b0 ) // 32-bit mode
+	       begin
+		  if ( ( s_cfg_lo_reg[`CMP_CLR_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 ) ) // if compare and clear feature is enabled the counter is resetted when the target is reached
+		    begin
+		       s_reset_count_lo  = 1;
+		    end
+	       end
+	     else // 64-bit mode
+	       begin
+			  if ( ( s_cfg_lo_reg[`CMP_CLR_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 )  && ( s_target_reached_hi == 1'b1 ) ) // if compare and clear feature is enabled the counter is resetted when the target is reached
+		    begin
+		       s_reset_count_lo = 1;
+		    end
+	       end
+	  end
+	
+	if ( s_cfg_hi_reg[`RESET_BIT] == 1'b1 | s_reset_timer_hi == 1'b1 )
+	  begin
+	     s_reset_count_hi           = 1'b1;
+	     s_reset_count_prescaler_hi = 1'b1;
+	  end
+	else
+	  begin
+	     if ( s_cfg_lo_reg[`MODE_64_BIT] == 1'b0 ) // 32-bit mode
+	       begin
+		  if ( ( s_cfg_hi_reg[`CMP_CLR_BIT] == 1'b1 ) && ( s_target_reached_hi == 1'b1 ) ) // if compare and clear feature is enabled the counter is resetted when the target is reached
+		    begin
+		       s_reset_count_hi = 1;
+		    end
+	       end
+	     else // 64-bit mode
+	       begin
+		  if ( ( s_cfg_lo_reg[`CMP_CLR_BIT] == 1'b1 ) && ( s_target_reached_lo == 1'b1 )  && ( s_target_reached_hi == 1'b1 ) ) // if compare and clear feature is enabled the counter is resetted when the target is reached
+		    begin
+		       s_reset_count_hi = 1;
+		    end
+	       end
+          end
+	
+	if ( ( s_cfg_lo_reg[`PRESCALER_EN_BIT] ) && ( s_target_reached_prescaler_lo == 1'b1 ) )
+	  begin
+	     s_reset_count_prescaler_lo = 1'b1;
+	  end
+
+	if ( ( s_cfg_hi_reg[`PRESCALER_EN_BIT] ) && ( s_target_reached_prescaler_hi == 1'b1 ) )
+	  begin
+	     s_reset_count_prescaler_hi = 1'b1;
+	  end
+	
+     end
+   
+   // ENABLE SIGNALS GENERATION
+   always_comb
+     begin
+	s_enable_count_lo           = 1'b0;
+	s_enable_count_hi           = 1'b0;
+	s_enable_count_prescaler_lo = 1'b0;
+	s_enable_count_prescaler_hi = 1'b0;
+	
+	// 32 bit mode lo counter
+	if ( s_cfg_lo_reg[`ENABLE_BIT] == 1'b1 )
+	  begin
+	     if ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b0 && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b0 ) // prescaler disabled, ref clock disabled
+	       begin
+		  s_enable_count_lo = 1'b1;
+	       end
+	     else
+	       if ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b0 && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler disabled, ref clock enabled
+		 begin
+		    s_enable_count_lo = s_ref_clk_edge;
+		 end
+	       else
+		 if ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b1 && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler enabled, ref clock enabled
+		   begin
+		      s_enable_count_prescaler_lo = s_ref_clk_edge;
+		      s_enable_count_lo           = s_target_reached_prescaler_lo;
+		   end
+		 else // prescaler enabled, ref clock disabled
+		   begin
+		      s_enable_count_prescaler_lo = 1'b1;
+		      s_enable_count_lo           = s_target_reached_prescaler_lo;
+		   end
+	  end
+	
+	// 32 bit mode hi counter
+	if ( s_cfg_hi_reg[`ENABLE_BIT] == 1'b1 ) // counter hi enabled
+	  begin
+	     if ( s_cfg_hi_reg[`PRESCALER_EN_BIT] == 1'b0 && s_cfg_hi_reg[`REF_CLK_EN_BIT] == 1'b0 ) // prescaler disabled, ref clock disabled
+	       begin
+		  s_enable_count_hi = 1'b1;
+	       end
+	     else
+	       if ( s_cfg_hi_reg[`PRESCALER_EN_BIT] == 1'b0 && s_cfg_hi_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler disabled, ref clock enabled
+		 begin
+		    s_enable_count_hi = s_ref_clk_edge;
+		 end
+	       else
+		 if ( s_cfg_hi_reg[`PRESCALER_EN_BIT] == 1'b1 && s_cfg_hi_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler enabled, ref clock enabled
+		   begin
+		      s_enable_count_prescaler_hi = s_ref_clk_edge;
+		      s_enable_count_hi           = s_target_reached_prescaler_hi;
+		   end
+		 else // prescaler enabled, ref clock disabled
+		   begin
+		      s_enable_count_prescaler_hi = 1'b1;
+		      s_enable_count_hi           = s_target_reached_prescaler_hi;
+		   end
+	  end
+   
+	// 64-bit mode
+	if ( ( s_cfg_lo_reg[`ENABLE_BIT] == 1'b1 ) && ( s_cfg_lo_reg[`MODE_64_BIT] == 1'b1 ) ) // timer enabled,  64-bit mode
+	  begin
+	    if ( ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b0 ) && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b0 ) // prescaler disabled, ref clock disabled
+	    begin
+		  	s_enable_count_lo = 1'b1;
+		  	s_enable_count_hi = ( s_timer_val_lo == 32'hFFFFFFFF );
+	    end
+	    else if ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b0 && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler disabled, ref clock enabled
+		begin
+		   s_enable_count_lo = s_ref_clk_edge;
+		   s_enable_count_hi = s_ref_clk_edge_del && ( s_timer_val_lo == 32'hFFFFFFFF );
+		end
+       	else if ( s_cfg_lo_reg[`PRESCALER_EN_BIT] == 1'b1 && s_cfg_lo_reg[`REF_CLK_EN_BIT] == 1'b1 ) // prescaler enabled, ref clock enabled
+		begin
+		    s_enable_count_prescaler_lo = s_ref_clk_edge;
+			s_enable_count_lo           = s_target_reached_prescaler_lo;
+   		    s_enable_count_hi = s_target_reached_prescaler_lo && s_ref_clk_edge_del && ( s_timer_val_lo == 32'hFFFFFFFF );
+		end
+		else  // prescaler enabled, ref clock disabled
+		begin
+		    s_enable_count_prescaler_lo = 1'b1;
+		    s_enable_count_lo           = s_target_reached_prescaler_lo;
+		    s_enable_count_hi = s_target_reached_prescaler_lo && ( s_timer_val_lo == 32'hFFFFFFFF );
+		end
+	  end	
+     end
+   
+   // IRQ SIGNALS GENERATION
+   always_comb
+     begin
+	irq_lo_o = 1'b0;
+	irq_hi_o = 1'b0;
+	
+	if ( s_cfg_lo_reg[`MODE_64_BIT] == 1'b0 )
+	  begin
+	     irq_lo_o = s_target_reached_lo & s_cfg_lo_reg[`IRQ_BIT];
+	     irq_hi_o = s_target_reached_hi & s_cfg_hi_reg[`IRQ_BIT];
+	  end
+	else
+	  begin
+	     irq_lo_o = s_target_reached_lo & s_target_reached_hi & s_cfg_lo_reg[`IRQ_BIT];
+	  end
+     end
+   
+   //**********************************************************
+   //*************** EDGE DETECTOR FOR REF CLOCK **************
+   //**********************************************************
+   
+   always_ff @(posedge clk_i, negedge rst_ni)
+     begin
+        if(~rst_ni)
+          begin
+	     s_ref_clk0    <= 1'b0;
+	     s_ref_clk1    <= 1'b0;
+	     s_ref_clk2    <= 1'b0;
+	     s_ref_clk3    <= 1'b0;
+          end
+        else
+          begin
+	     s_ref_clk0    <= ref_clk_i;
+	     s_ref_clk1    <= s_ref_clk0;
+	     s_ref_clk2    <= s_ref_clk1;
+	     s_ref_clk3    <= s_ref_clk2;
+          end
+     end
+   
+   assign s_ref_clk_edge = ( ( s_ref_clk1 == 1'b1 ) & ( s_ref_clk2 == 1'b0 ) ) ? 1'b1  : 1'b0;
+   assign s_ref_clk_edge_del = ( ( s_ref_clk2 == 1'b1 ) & ( s_ref_clk3 == 1'b0 ) ) ? 1'b1  : 1'b0;
+   
+   //**********************************************************
+   //*************** COUNTERS *********************************
+   //**********************************************************
+   
+   timer_unit_counter_presc prescaler_lo_i
+     (
+      .clk_i(clk_i),
+      .rst_ni(rst_ni),
+      
+      .write_counter_i(1'b0),
+      .counter_value_i(32'h0000_0000),
+      
+      .enable_count_i(s_enable_count_prescaler_lo),
+      .reset_count_i(s_reset_count_prescaler_lo),
+      .compare_value_i({24'd0,s_cfg_lo_reg[`PRESCALER_STOP_BIT:`PRESCALER_START_BIT]}),
+      
+      .counter_value_o(),
+      .target_reached_o(s_target_reached_prescaler_lo)
+   );
+   
+   timer_unit_counter_presc prescaler_hi_i
+     (
+      .clk_i(clk_i),
+      .rst_ni(rst_ni),
+      
+      .write_counter_i(1'b0),
+      .counter_value_i(32'h0000_0000),
+      
+      .enable_count_i(s_enable_count_prescaler_hi),
+      .reset_count_i(s_reset_count_prescaler_hi),
+      .compare_value_i({24'd0,s_cfg_hi_reg[`PRESCALER_STOP_BIT:`PRESCALER_START_BIT]}),
+      
+      .counter_value_o(),
+      .target_reached_o(s_target_reached_prescaler_hi)
+   );
+   
+   timer_unit_counter counter_lo_i
+     (
+      .clk_i(clk_i),
+      .rst_ni(rst_ni),
+      
+      .write_counter_i(s_write_counter_lo),
+      .counter_value_i(wdata_i),
+      
+      .enable_count_i(s_enable_count_lo),
+      .reset_count_i(s_reset_count_lo),
+      .compare_value_i(s_timer_cmp_lo_reg),
+      
+      .counter_value_o(s_timer_val_lo),
+      .target_reached_o(s_target_reached_lo)
+   );
+   
+   timer_unit_counter counter_hi_i
+     (
+      .clk_i(clk_i),
+      .rst_ni(rst_ni),
+      
+      .write_counter_i(s_write_counter_hi),
+      .counter_value_i(wdata_i),
+      
+      .enable_count_i(s_enable_count_hi),
+      .reset_count_i(s_reset_count_hi),
+      .compare_value_i(s_timer_cmp_hi_reg),
+      
+      .counter_value_o(s_timer_val_hi),
+      .target_reached_o(s_target_reached_hi)
+      );
+   
+   assign busy_o = s_cfg_hi_reg[`ENABLE_BIT] | s_cfg_lo_reg[`ENABLE_BIT];
+   
+endmodule
diff --git a/hw/deps/timer_unit/rtl/timer_unit_counter.sv b/hw/deps/timer_unit/rtl/timer_unit_counter.sv
new file mode 100644
index 0000000..6592d7f
--- /dev/null
+++ b/hw/deps/timer_unit/rtl/timer_unit_counter.sv
@@ -0,0 +1,73 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module timer_unit_counter
+  (
+   input  logic        clk_i,
+   input  logic        rst_ni,
+   
+   input  logic        write_counter_i,
+   input  logic [31:0] counter_value_i,
+   
+   input  logic        reset_count_i,
+   input  logic        enable_count_i,
+   input  logic [31:0] compare_value_i,
+   
+   output logic [31:0] counter_value_o,
+   output logic        target_reached_o
+   );
+   
+   logic [31:0]        s_count, s_count_reg;
+
+   // COUNTER
+   always_comb
+   begin
+      s_count = s_count_reg;
+      
+      // start counting
+      if ( reset_count_i == 1 )
+         s_count = 0;
+      else
+	begin
+	   if (write_counter_i == 1) // OVERWRITE COUNTER
+	     s_count = counter_value_i;
+	   else
+	     begin
+		if ( enable_count_i == 1 ) // the counter is increased if counter is enabled and there is a tick
+		  s_count = s_count_reg + 1;
+	     end
+	end
+   end
+   
+   always_ff@(posedge clk_i, negedge rst_ni)
+   begin
+      if (rst_ni == 0)
+         s_count_reg <= 0;
+      else
+         s_count_reg <= s_count;
+   end
+
+   // COMPARATOR
+   always_ff@(posedge clk_i, negedge rst_ni)
+   begin
+      if (rst_ni == 0)
+         target_reached_o <= 1'b0;
+      else
+         if ( s_count == compare_value_i )
+            target_reached_o <= 1'b1;
+         else
+            target_reached_o <= 1'b0;
+   end
+   
+   assign counter_value_o = s_count_reg;
+
+endmodule
diff --git a/hw/deps/timer_unit/rtl/timer_unit_counter_presc.sv b/hw/deps/timer_unit/rtl/timer_unit_counter_presc.sv
new file mode 100644
index 0000000..099da6b
--- /dev/null
+++ b/hw/deps/timer_unit/rtl/timer_unit_counter_presc.sv
@@ -0,0 +1,73 @@
+// Copyright 2014-2018 ETH Zurich and University of Bologna.
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the “License”); you may not use this file except in
+// compliance with the License. You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Davide Rossi <davide.rossi@unibo.it>
+
+module timer_unit_counter_presc
+  (
+   input  logic        clk_i,
+   input  logic        rst_ni,
+   
+   input  logic        write_counter_i,
+   input  logic [31:0] counter_value_i,
+   
+   input  logic        reset_count_i,
+   input  logic        enable_count_i,
+   input  logic [31:0] compare_value_i,
+   
+   output logic [31:0] counter_value_o,
+   output logic        target_reached_o
+   );
+   
+   logic [31:0]        s_count, s_count_reg;
+
+   // COUNTER
+   always_comb
+   begin
+     s_count = s_count_reg;
+      
+     // start counting
+     if ( reset_count_i == 1 || target_reached_o==1)
+       s_count = 0;
+     else
+     begin
+        if (write_counter_i == 1) // OVERWRITE COUNTER
+           s_count = counter_value_i;
+        else
+        begin
+             if ( enable_count_i == 1 )
+               s_count = s_count_reg + 1;
+        end
+     end
+   end
+   
+   always_ff@(posedge clk_i, negedge rst_ni)
+   begin
+      if (rst_ni == 0)
+         s_count_reg <= 0;
+      else
+         s_count_reg <= s_count;
+   end
+
+   // COMPARATOR
+   always_ff@(posedge clk_i, negedge rst_ni)
+   begin
+      if (rst_ni == 0)
+         target_reached_o <= 1'b0;
+      else
+         if ( s_count == compare_value_i )
+            target_reached_o <= 1'b1;
+         else
+            target_reached_o <= 1'b0;
+   end
+   
+   assign counter_value_o = s_count_reg;
+
+endmodule
diff --git a/hw/src/apb/apb_bus.sv b/hw/src/apb/apb_bus.sv
new file mode 100644
index 0000000..d908873
--- /dev/null
+++ b/hw/src/apb/apb_bus.sv
@@ -0,0 +1,128 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Imported from WIP in axi repo; TODO: unify APB modules and depend on the updated apb repo
+
+// APB Bus with Single Master and Multiple Slave Interfaces
+// Each slave is accessible at exactly one address segment, and the address ranges of no two slaves
+// may overlap. If the input address of this bus is not in any slave address segment, the bus
+// responds with slverr; otherwise, this bus feeds all signals through to the slave. The slaves see
+// offset-compensated addresses, e.g., if this bus gets ADDR_BEGIN[i] as input address, slave i will
+// get address 0.
+module apb_bus #(
+  // Number of slaves.
+  parameter int unsigned ADDR_WIDTH = 0,
+  parameter int unsigned DATA_WIDTH = 0,
+  parameter int unsigned N_SLV      = 0,
+  // Address ranges of the slaves. Slave i is mapped in the inclusive interval from ADDR_BEGIN[i] to
+  // ADDR_END[i].
+  parameter logic [N_SLV-1:0][ADDR_WIDTH-1:0] ADDR_BEGIN  = '0,
+  parameter logic [N_SLV-1:0][ADDR_WIDTH-1:0] ADDR_END    = '0,
+  // Dependent parameters, do not change!
+  parameter int unsigned STRB_WIDTH = DATA_WIDTH/8
+) (
+  // Input
+  input  logic            [ADDR_WIDTH-1:0]  paddr_i,
+  input  logic                       [2:0]  pprot_i,
+  input  logic                              psel_i,
+  input  logic                              penable_i,
+  input  logic                              pwrite_i,
+  input  logic            [DATA_WIDTH-1:0]  pwdata_i,
+  input  logic            [STRB_WIDTH-1:0]  pstrb_i,
+  output logic                              pready_o,
+  output logic            [DATA_WIDTH-1:0]  prdata_o,
+  output logic                              pslverr_o,
+
+  // Outputs
+  output logic [N_SLV-1:0][ADDR_WIDTH-1:0]  paddr_o,
+  output logic [N_SLV-1:0]           [2:0]  pprot_o,
+  output logic [N_SLV-1:0]                  psel_o,
+  output logic [N_SLV-1:0]                  penable_o,
+  output logic [N_SLV-1:0]                  pwrite_o,
+  output logic [N_SLV-1:0][DATA_WIDTH-1:0]  pwdata_o,
+  output logic [N_SLV-1:0][STRB_WIDTH-1:0]  pstrb_o,
+  input  logic [N_SLV-1:0]                  pready_i,
+  input  logic [N_SLV-1:0][DATA_WIDTH-1:0]  prdata_i,
+  input  logic [N_SLV-1:0]                  pslverr_i
+);
+
+  logic [$clog2(N_SLV)-1:0] sel_idx;
+  logic dec_err;
+
+  for (genvar i = 0; i < N_SLV; i++) begin: gen_oup_demux
+    assign paddr_o[i]   = paddr_i - ADDR_BEGIN[i];
+    assign pprot_o[i]   = pprot_i;
+    assign psel_o[i]    = psel_i & (paddr_i >= ADDR_BEGIN[i] && paddr_i <= ADDR_END[i]);
+    assign penable_o[i] = penable_i;
+    assign pwrite_o[i]  = pwrite_i;
+    assign pwdata_o[i]  = pwdata_i;
+    assign pstrb_o[i]   = pstrb_i;
+  end
+
+  assign dec_err = psel_i & ~(|psel_o);
+
+  if (N_SLV > 1) begin: gen_sel_idx_onehot
+    onehot_to_bin #(.ONEHOT_WIDTH(N_SLV)) i_sel_idx (
+      .onehot (psel_o),
+      .bin    (sel_idx)
+    );
+  end else begin: gen_sel_idx_zero
+    assign sel_idx = 1'b0;
+  end
+
+  always_comb begin
+    if (psel_i) begin
+      if (dec_err) begin
+        pready_o  = 1'b1;
+        prdata_o  = '0;
+        pslverr_o = 1'b1;
+      end else begin
+        pready_o  = pready_i[sel_idx];
+        prdata_o  = prdata_i[sel_idx];
+        pslverr_o = pslverr_i[sel_idx];
+      end
+    end else begin // !psel_i
+      pready_o  = 1'b0;
+      prdata_o  = '0;
+      pslverr_o = 1'b0;
+    end
+  end
+
+  // Validate parameters.
+  // pragma translate_off
+  `ifndef VERILATOR
+    initial begin: p_assertions
+      assert (N_SLV >= 1) else $fatal(1, "The number of slave ports must be at least 1!");
+      assert (ADDR_WIDTH >= 1) else $fatal(1, "The addr width must be at least 1!");
+      assert (DATA_WIDTH >= 1) else $fatal(1, "The data width must be at least 1!");
+    end
+    for (genvar i = 0; i < N_SLV; i++) begin: gen_assert_addr_outer
+      initial begin
+        assert (ADDR_BEGIN[i] <= ADDR_END[i])
+          else $fatal(1, "Invalid address range for slave %0d", i);
+      end
+      for (genvar j = 0; j < N_SLV; j++) begin: gen_assert_addr_inner
+        initial begin
+          if (i != j) begin
+            if (ADDR_BEGIN[j] >= ADDR_BEGIN[i]) begin
+              assert (ADDR_BEGIN[j] > ADDR_END[i])
+                else $fatal("Address range of slaves %0d and %0d overlap!", i, j);
+            end else begin
+              assert (ADDR_END[j] < ADDR_BEGIN[i])
+                else $fatal("Address range of slaves %0d and %0d overlap!", i, j);
+            end
+          end
+        end
+      end
+    end
+  `endif
+  // pragma translate_on
+
+endmodule
diff --git a/hw/src/apb/apb_bus_wrap.sv b/hw/src/apb/apb_bus_wrap.sv
new file mode 100644
index 0000000..47ada15
--- /dev/null
+++ b/hw/src/apb/apb_bus_wrap.sv
@@ -0,0 +1,82 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// TODO: put into updated apb repo
+
+module apb_bus_wrap #(
+  parameter int unsigned ADDR_WIDTH = 0,
+  parameter int unsigned DATA_WIDTH = 0,
+  parameter int unsigned N_SLV      = 0,
+  // Address ranges of the slaves. Slave i is mapped in the inclusive interval from ADDR_BEGIN[i] to
+  // ADDR_END[i].
+  parameter logic [N_SLV-1:0][ADDR_WIDTH-1:0] ADDR_BEGIN  = '0,
+  parameter logic [N_SLV-1:0][ADDR_WIDTH-1:0] ADDR_END    = '0,
+  // Dependent parameters, do not change!
+  parameter int unsigned STRB_WIDTH = DATA_WIDTH/8
+) (
+  APB_BUS.Slave   inp,
+  APB_BUS.Master  oup[N_SLV-1:0]
+);
+
+  logic [N_SLV-1:0][ADDR_WIDTH-1:0]  paddr;
+  logic [N_SLV-1:0]           [2:0]  pprot;
+  logic [N_SLV-1:0]                  psel;
+  logic [N_SLV-1:0]                  penable;
+  logic [N_SLV-1:0]                  pwrite;
+  logic [N_SLV-1:0][DATA_WIDTH-1:0]  pwdata;
+  logic [N_SLV-1:0][STRB_WIDTH-1:0]  pstrb;
+  logic [N_SLV-1:0]                  pready;
+  logic [N_SLV-1:0][DATA_WIDTH-1:0]  prdata;
+  logic [N_SLV-1:0]                  pslverr;
+
+  apb_bus #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_SLV      (N_SLV),
+    .ADDR_BEGIN (ADDR_BEGIN),
+    .ADDR_END   (ADDR_END)
+  ) i_apb_bus (
+    .paddr_i    (inp.paddr),
+    .pprot_i    ('0), // TODO: connect after upgrade to APBv2
+    .psel_i     (inp.psel),
+    .penable_i  (inp.penable),
+    .pwrite_i   (inp.pwrite),
+    .pwdata_i   (inp.pwdata),
+    .pstrb_i    ('1), // TODO: connect after upgrade to APBv2
+    .pready_o   (inp.pready),
+    .prdata_o   (inp.prdata),
+    .pslverr_o  (inp.pslverr),
+
+    .paddr_o    (paddr),
+    .pprot_o    (), // TODO: connect after upgrade to APBv2
+    .psel_o     (psel),
+    .penable_o  (penable),
+    .pwrite_o   (pwrite),
+    .pwdata_o   (pwdata),
+    .pstrb_o    (), // TODO: connect after upgrade to APBv2
+    .pready_i   (pready),
+    .prdata_i   (prdata),
+    .pslverr_i  (pslverr)
+  );
+
+  for (genvar i = 0; i < N_SLV; i++) begin: gen_bind_oup
+    assign oup[i].paddr   = paddr[i];
+    //assign oup[i].pprot   = pprot[i]; // TODO: connect after upgrade to APBv2
+    assign oup[i].psel    = psel[i];
+    assign oup[i].penable = penable[i];
+    assign oup[i].pwrite  = pwrite[i];
+    assign oup[i].pwdata  = pwdata[i];
+    //assign oup[i].pstrb   = pstrb[i]; // TODO: connect after upgrade to APBv2
+    assign pready[i]      = oup[i].pready;
+    assign prdata[i]      = oup[i].prdata;
+    assign pslverr[i]     = oup[i].pslverr;
+  end
+
+endmodule
diff --git a/hw/src/apb/apb_ro_regs.sv b/hw/src/apb/apb_ro_regs.sv
new file mode 100644
index 0000000..e454a0b
--- /dev/null
+++ b/hw/src/apb/apb_ro_regs.sv
@@ -0,0 +1,56 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Imported from WIP in axi repo; TODO: unify APB modules and depend on the updated apb repo
+
+// APB Read-Only Registers
+// TODO: Module specification
+
+module apb_ro_regs #(
+  parameter int unsigned ADDR_WIDTH = 0,
+  parameter int unsigned DATA_WIDTH = 0,
+  parameter int unsigned N_REGS     = 0
+) (
+  APB_BUS.Slave                             apb,
+  input  logic [N_REGS-1:0][DATA_WIDTH-1:0] reg_i
+);
+
+  localparam WORD_OFF = $clog2(DATA_WIDTH/8);
+
+  always_comb begin
+    apb.prdata  = 'x;
+    apb.pslverr = 1'b0;
+    if (apb.psel) begin
+      if (apb.pwrite) begin
+        // Error response to writes
+        apb.pslverr = 1'b1;
+      end else begin
+        automatic logic [ADDR_WIDTH-WORD_OFF-1:0] word_addr = apb.paddr >> WORD_OFF;
+        if (word_addr >= N_REGS) begin
+          // Error response to reads out of range
+          apb.pslverr = 1'b1;
+        end else begin
+          apb.prdata = reg_i[word_addr];
+        end
+      end
+    end
+  end
+  assign apb.pready = apb.psel & apb.penable;
+
+  // Validate parameters.
+  // pragma translate_off
+  `ifndef VERILATOR
+    initial begin: p_assertions
+      assert (N_REGS >= 1) else $fatal(1, "The number of registers must be at least 1!");
+    end
+  `endif
+  // pragma translate_on
+
+endmodule
diff --git a/hw/src/apb/apb_rw_regs.sv b/hw/src/apb/apb_rw_regs.sv
new file mode 100644
index 0000000..7d9d40e
--- /dev/null
+++ b/hw/src/apb/apb_rw_regs.sv
@@ -0,0 +1,82 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// Imported from WIP in axi repo; TODO: unify APB modules and depend on the updated apb repo
+
+// APB Read-Write Registers
+// TODO: Module specification
+
+module apb_rw_regs #(
+  parameter int unsigned ADDR_WIDTH = 0,
+  parameter int unsigned DATA_WIDTH = 0,
+  parameter int unsigned N_REGS     = 0
+) (
+  input  logic        clk_i,
+  input  logic        rst_ni,
+
+  // APB Interface
+  APB_BUS.Slave       apb,
+
+  // Register Interface
+  input  logic [N_REGS-1:0][DATA_WIDTH-1:0] init_i,
+  output logic [N_REGS-1:0][DATA_WIDTH-1:0] q_o
+);
+
+  localparam int unsigned STRB_WIDTH = DATA_WIDTH/8;
+  localparam int unsigned WORD_OFF = $clog2(STRB_WIDTH);
+
+  logic [N_REGS-1:0][DATA_WIDTH-1:0] reg_d, reg_q;
+
+  always_comb begin
+    reg_d       = reg_q;
+    apb.prdata  = 'x;
+    apb.pslverr = 1'b0;
+    if (apb.psel) begin
+      automatic logic [ADDR_WIDTH-WORD_OFF-1:0] word_addr = apb.paddr >> WORD_OFF;
+      if (word_addr >= N_REGS) begin
+        // Error response to accesses that are out of range
+        apb.pslverr = 1'b1;
+      end else begin
+        if (apb.pwrite) begin
+          reg_d[word_addr] = apb.pwdata;
+          // TODO: handle after upgrade to APBv2
+          //for (int i = 0; i < STRB_WIDTH; i++) begin
+          //  if (apb.pstrb[i]) begin
+          //    reg_d[word_addr][i*8 +: 8] = apb.pwdata[i*8 +: 8];
+          //  end
+          //end
+        end else begin
+          apb.prdata = reg_q[word_addr];
+        end
+      end
+    end
+  end
+  assign apb.pready = apb.psel & apb.penable;
+
+  assign q_o = reg_q;
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    if (!rst_ni) begin
+      reg_q <= init_i;
+    end else begin
+      reg_q <= reg_d;
+    end
+  end
+
+  // Validate parameters.
+  // pragma translate_off
+  `ifndef VERILATOR
+    initial begin: p_assertions
+      assert (N_REGS >= 1) else $fatal(1, "The number of registers must be at least 1!");
+    end
+  `endif
+  // pragma translate_on
+
+endmodule
diff --git a/hw/src/apb/apb_stdout.sv b/hw/src/apb/apb_stdout.sv
new file mode 100644
index 0000000..3e44ae7
--- /dev/null
+++ b/hw/src/apb/apb_stdout.sv
@@ -0,0 +1,70 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module apb_stdout #(
+  parameter int unsigned  N_CORES     = 0,
+  parameter int unsigned  N_CLUSTERS  = 0,
+  parameter int unsigned  ADDR_WIDTH  = 0,
+  parameter int unsigned  DATA_WIDTH  = 0
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  APB_BUS.Slave apb
+);
+  `ifndef VERILATOR
+  byte buffer [N_CLUSTERS-1:0][N_CORES-1:0][$];
+
+  function void flush(int unsigned i_cl, int unsigned i_core);
+    automatic string s;
+    for (int i_char = 0; i_char < buffer[i_cl][i_core].size(); i_char++) begin
+      s = $sformatf("%s%c", s, buffer[i_cl][i_core][i_char]);
+    end
+    if (s.len() > 0) begin
+      $display("[%01d,%01d] %s", i_cl, i_core, s);
+    end
+    buffer[i_cl][i_core] = {};
+  endfunction
+
+  function void append(int unsigned i_cl, int unsigned i_core, byte ch);
+    if (ch == 8'hA) begin
+      flush(i_cl, i_core);
+    end else begin
+      buffer[i_cl][i_core].push_back(ch);
+    end
+  endfunction
+
+  always_ff @(posedge clk_i or negedge rst_ni) begin
+    int unsigned cl_idx, core_idx;
+    byte data;
+    if (!rst_ni) begin
+      for (int i_cl = 0; i_cl < N_CLUSTERS; i_cl++) begin
+        for (int i_core = 0; i_core < N_CORES; i_core++) begin
+          flush(i_cl, i_core);
+        end
+      end
+    end else begin
+      if (apb.psel && apb.penable && apb.pwrite) begin
+        cl_idx = (apb.paddr >> 7) & 32'hF;
+        core_idx = (apb.paddr >> 3) & 32'hF;
+        if (cl_idx < N_CLUSTERS && core_idx < N_CORES) begin
+          data = apb.pwdata & 32'hFF;
+          append(cl_idx, core_idx, data);
+        end
+      end
+    end
+  end
+  `endif
+
+  assign apb.prdata = '0;
+  assign apb.pslverr = 1'b0;
+  assign apb.pready = 1'b1;
+
+
+endmodule
diff --git a/hw/src/cmds/cluster_cmd.sv b/hw/src/cmds/cluster_cmd.sv
new file mode 100644
index 0000000..08500e9
--- /dev/null
+++ b/hw/src/cmds/cluster_cmd.sv
@@ -0,0 +1,50 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+module cluster_cmd #(
+    parameter int unsigned NUM_CORES = 8
+) (
+    input  logic                        clk_i,
+    input  logic                        rst_ni,
+
+    //from hpu drivers (commands)
+    output logic [NUM_CORES-1:0]        cmd_ready_o,
+    input  logic [NUM_CORES-1:0]        cmd_valid_i,
+    input  pspin_cmd_t [NUM_CORES-1:0]  cmd_i,
+
+    //to uncluster 
+    input  logic                        cmd_ready_i,
+    output logic                        cmd_valid_o,
+    output pspin_cmd_t                  cmd_o 
+);
+
+    rr_arb_tree #(
+        .NumIn      (NUM_CORES),
+        .DataType   (pspin_cmd_t),
+        .ExtPrio    (0),
+        .AxiVldRdy  (1),
+        .LockIn     (1)
+    ) i_cluster_cmd_arb (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .rr_i       ('0),
+        .req_i      (cmd_valid_i),
+        .gnt_o      (cmd_ready_o),
+        .data_i     (cmd_i),
+        .gnt_i      (cmd_ready_i),
+        .req_o      (cmd_valid_o),
+        .data_o     (cmd_o),
+        .idx_o      ()
+    );
+
+endmodule
diff --git a/hw/src/cmds/cmd_unit.sv b/hw/src/cmds/cmd_unit.sv
new file mode 100644
index 0000000..2e698c7
--- /dev/null
+++ b/hw/src/cmds/cmd_unit.sv
@@ -0,0 +1,212 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+module cmd_unit #(
+    parameter int unsigned NUM_CLUSTERS             = 4,
+    parameter int unsigned NUM_CMD_INTERFACES       = 2,
+    parameter int unsigned INTF_RESP_BUFF_SIZE      = 8
+) (
+    input logic                                         clk_i,
+    input logic                                         rst_ni,
+
+    output logic [NUM_CLUSTERS-1:0]                     cmd_ready_o,
+    input  logic [NUM_CLUSTERS-1:0]                     cmd_valid_i,
+    input  pspin_cmd_t [NUM_CLUSTERS-1:0]               cmd_i,
+
+    output logic                                        cmd_resp_valid_o,
+    output pspin_cmd_resp_t                             cmd_resp_o,
+
+    input  logic [NUM_CMD_INTERFACES-1:0]               intf_ready_i,
+    output logic [NUM_CMD_INTERFACES-1:0]               intf_valid_o,
+    output pspin_cmd_t [NUM_CMD_INTERFACES-1:0]         intf_cmd_o,
+
+    input  logic [NUM_CMD_INTERFACES-1:0]               intf_cmd_resp_valid_i,
+    input  pspin_cmd_resp_t [NUM_CMD_INTERFACES-1:0]    intf_cmd_resp_i
+);
+
+    /* spill registers from clusters */
+    logic [NUM_CLUSTERS-1:0] cluster_cmd_ready;
+    logic [NUM_CLUSTERS-1:0] cluster_cmd_valid;
+    pspin_cmd_t [NUM_CLUSTERS-1:0] cluster_cmd;
+
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin : gen_cluster_spill_reg
+        spill_register #(
+            .T       (pspin_cmd_t)
+        ) i_cluster_cmd_spill (
+            .clk_i   (clk_i),
+            .rst_ni  (rst_ni),
+            .valid_i (cmd_valid_i[i]),
+            .ready_o (cmd_ready_o[i]),
+            .data_i  (cmd_i[i]),
+            .valid_o (cluster_cmd_valid[i]),
+            .ready_i (cluster_cmd_ready[i]),
+            .data_o  (cluster_cmd[i])
+        );
+    end
+
+    /* stream demux */
+    logic [NUM_CLUSTERS-1:0][NUM_CMD_INTERFACES-1:0] intf_demux_valid;
+    logic [NUM_CLUSTERS-1:0][NUM_CMD_INTERFACES-1:0] intf_demux_ready;
+
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin : gen_cluster_stream_demux
+        stream_demux #(
+            .N_OUP          (NUM_CMD_INTERFACES)
+        ) i_stream_demux_cluster_cmd (
+            .inp_valid_i    (cluster_cmd_valid[i]),
+            .inp_ready_o    (cluster_cmd_ready[i]),
+            .oup_sel_i      (cluster_cmd[i].intf_id),
+            .oup_valid_o    (intf_demux_valid[i]),
+            .oup_ready_i    (intf_demux_ready[i])
+        );
+    end
+
+    /* cross wires */
+    logic [NUM_CMD_INTERFACES-1:0][NUM_CLUSTERS-1:0] intf_mux_valid;
+    logic [NUM_CMD_INTERFACES-1:0][NUM_CLUSTERS-1:0] intf_mux_ready;
+
+    for (genvar i=0; i<NUM_CMD_INTERFACES; i++) begin: gen_xbar_l1
+        for (genvar j=0; j<NUM_CLUSTERS; j++) begin: gen_xbar_l2
+            assign intf_mux_valid[i][j] = intf_demux_valid[j][i];
+            assign intf_demux_ready[j][i] = intf_mux_ready[i][j];
+        end
+    end
+
+    /* round robin on interfaces */
+    logic [NUM_CMD_INTERFACES-1:0] cmd_arb_ready;
+    logic [NUM_CMD_INTERFACES-1:0] cmd_arb_valid;
+    pspin_cmd_t [NUM_CMD_INTERFACES-1:0] cmd_arb_cmd;
+
+    logic [NUM_CMD_INTERFACES-1:0] fifo_in_flight_req_has_space;
+
+    for (genvar i=0; i<NUM_CMD_INTERFACES; i++) begin: gen_rr_arb
+        // select a cluster to serve
+        rr_arb_tree #(
+            .NumIn      (NUM_CLUSTERS),
+            .DataType   (pspin_cmd_t),
+            .ExtPrio    (0),
+            .AxiVldRdy  (1),
+            .LockIn     (1)
+        ) i_cmd_intf_arb (
+            .clk_i      (clk_i),
+            .rst_ni     (rst_ni),
+            .flush_i    (1'b0),
+            .rr_i       ('0),
+            .req_i      (intf_mux_valid[i]),
+            .gnt_o      (intf_mux_ready[i]),
+            .data_i     (cluster_cmd),
+            .gnt_i      (cmd_arb_ready[i]),
+            .req_o      (cmd_arb_valid[i]),
+            .data_o     (cmd_arb_cmd[i]),
+            .idx_o      ()
+        );
+
+        assign intf_valid_o[i]  = cmd_arb_valid[i] && fifo_in_flight_req_has_space[i];
+        assign cmd_arb_ready[i] = intf_ready_i[i] && fifo_in_flight_req_has_space[i];
+        assign intf_cmd_o[i]    = cmd_arb_cmd[i];
+    end
+
+    /* in flight requests fifo & response buffer */
+    logic [NUM_CMD_INTERFACES-1:0] fifo_in_flight_req_pop;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_in_flight_req_push;
+    logic [NUM_CMD_INTERFACES-1:0][$clog2(INTF_RESP_BUFF_SIZE)-1:0] fifo_in_flight_req_usage;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_pop;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_push;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_empty;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_valid;
+    logic [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_ready;
+
+    pspin_cmd_resp_t [NUM_CMD_INTERFACES-1:0] fifo_resp_buffer_data;
+
+    pspin_cmd_resp_t resp_arb_data;
+    logic resp_arb_valid;
+
+    for (genvar i=0; i<NUM_CMD_INTERFACES; i++) begin: gen_fifo_req
+        fifo_v3 #(
+            .dtype     (logic),
+            .DEPTH     (INTF_RESP_BUFF_SIZE)
+        ) i_req_fifo (
+            .clk_i     (clk_i),
+            .rst_ni    (rst_ni),
+            .flush_i   (1'b0),
+            .testmode_i(1'b0),
+            .full_o    (),
+            .empty_o   (),
+            .usage_o   (fifo_in_flight_req_usage[i]),
+            .data_i    (1'b1),
+            .push_i    (fifo_in_flight_req_push[i]),
+            .data_o    (),
+            .pop_i     (fifo_in_flight_req_pop[i])
+        ); 
+
+        assign fifo_in_flight_req_push[i]       = cmd_arb_valid[i] && cmd_arb_ready[i];
+        assign fifo_in_flight_req_pop[i]        = fifo_resp_buffer_pop[i];
+        assign fifo_in_flight_req_has_space[i]  = fifo_in_flight_req_usage[i] < INTF_RESP_BUFF_SIZE - 1;
+    end
+
+    for (genvar i=0; i<NUM_CMD_INTERFACES; i++) begin: gen_fifo_resp
+        fifo_v3 #(
+            .dtype     (pspin_cmd_resp_t),
+            .DEPTH     (INTF_RESP_BUFF_SIZE)
+        ) i_resp_fifo (
+            .clk_i     (clk_i),
+            .rst_ni    (rst_ni),
+            .flush_i   (1'b0),
+            .testmode_i(1'b0),
+            .full_o    (),
+            .empty_o   (fifo_resp_buffer_empty[i]),
+            .usage_o   (),
+            .data_i    (intf_cmd_resp_i[i]),
+            .push_i    (fifo_resp_buffer_push[i]),
+            .data_o    (fifo_resp_buffer_data[i]),
+            .pop_i     (fifo_resp_buffer_pop[i])
+        ); 
+
+        assign fifo_resp_buffer_push[i] = intf_cmd_resp_valid_i[i];
+        assign fifo_resp_buffer_pop[i] = fifo_resp_buffer_ready[i] && fifo_resp_buffer_valid[i];
+        assign fifo_resp_buffer_valid[i] = !fifo_resp_buffer_empty[i];
+    end
+
+    rr_arb_tree #(
+        .NumIn      (NUM_CMD_INTERFACES),
+        .DataType   (pspin_cmd_resp_t),
+        .ExtPrio    (0),
+        .AxiVldRdy  (1),
+        .LockIn     (1)
+    ) i_cmd_resp_arb (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .rr_i       ('0),
+        .req_i      (fifo_resp_buffer_valid),
+        .gnt_o      (fifo_resp_buffer_ready),
+        .data_i     (fifo_resp_buffer_data),
+        .gnt_i      (1'b1),
+        .req_o      (resp_arb_valid),
+        .data_o     (resp_arb_data),
+        .idx_o      ()
+    );
+
+    /* spill register to clusters */
+    spill_register #(
+        .T(pspin_cmd_resp_t)
+    ) i_cluster_cmd_resp_spill (
+        .clk_i   (clk_i),
+        .rst_ni  (rst_ni),
+        .valid_i (resp_arb_valid),
+        .ready_o (),
+        .data_i  (resp_arb_data),
+        .valid_o (cmd_resp_valid_o),
+        .ready_i (1'b1),
+        .data_o  (cmd_resp_o)    
+    );
+
+endmodule
diff --git a/hw/src/host_direct.sv b/hw/src/host_direct.sv
new file mode 100644
index 0000000..c69d1d7
--- /dev/null
+++ b/hw/src/host_direct.sv
@@ -0,0 +1,258 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module host_direct #(
+    parameter int unsigned AW_FIFO_DEPTH        = 16,
+    parameter int unsigned AR_FIFO_DEPTH        = 16,
+    parameter int unsigned W_FIFO_DEPTH         = 16,
+    parameter int unsigned WRITES_FIFO_DEPTH    = 32,
+    parameter int unsigned READS_FIFO_DEPTH     = 32,
+    parameter int unsigned AXI_AW               = 64,
+    parameter int unsigned AXI_DW               = 512,
+    parameter int unsigned CMD_IMM_DATA_SIZE    = 512,
+
+    parameter type axi_host_aw_t                = logic,
+    parameter type axi_host_ar_t                = logic,
+    parameter type axi_host_w_t                 = logic,
+    parameter type axi_host_r_t                 = logic,
+    parameter type axi_host_b_t                 = logic,
+
+    /// host data request type (64 bit)
+    parameter type axi_host_req_t               = logic,
+    /// host data response type (64 bit)
+    parameter type axi_host_res_t               = logic,
+
+    parameter type cmd_req_t                    = logic,
+    parameter type cmd_res_t                    = logic,
+    parameter type cmd_id_t                     = logic
+) (
+    input  logic             clk_i,
+    input  logic             rst_ni,
+
+    //command
+    input  logic             cmd_req_valid_i,
+    output logic             cmd_req_ready_o,
+    input  cmd_req_t         cmd_req_i,
+
+    //response
+    output logic             cmd_resp_valid_o,
+    output cmd_res_t         cmd_resp_o,
+
+    /// to host (64 bit address)
+    output axi_host_req_t    host_req_o,
+    input  axi_host_res_t    host_resp_i
+);
+
+    localparam int unsigned BaseHDId = 'h11;
+    localparam int unsigned CMD_IMM_DATA_BYTES = CMD_IMM_DATA_SIZE/8;
+    localparam int unsigned AXI_STRB = AXI_DW/8;
+    localparam int unsigned AXI_STRB_PADDING = AXI_STRB - CMD_IMM_DATA_BYTES;
+
+    typedef struct packed {
+        logic [AXI_AW-1:0]  address;
+    } ax_descr_t;
+
+    typedef struct packed {
+        logic [CMD_IMM_DATA_SIZE-1:0]  data;
+        logic [AXI_STRB-1:0] strb;
+    } w_descr_t;
+
+    logic fifo_aw_full, fifo_aw_push, fifo_aw_pop, fifo_aw_empty;
+    logic fifo_w_full, fifo_w_push, fifo_w_pop, fifo_w_empty; 
+    logic fifo_ar_full, fifo_ar_push, fifo_ar_pop, fifo_ar_empty;
+
+    logic fifo_write_id_full, fifo_write_id_empty, fifo_write_id_push, fifo_write_id_pop;
+    logic fifo_read_id_full, fifo_read_id_empty, fifo_read_id_push, fifo_read_id_pop;
+    cmd_id_t fifo_write_id_out, fifo_read_id_out;
+
+    ax_descr_t fifo_ax_data_in;
+    ax_descr_t fifo_aw_data_out, fifo_ar_data_out;
+
+    w_descr_t fifo_w_data_in, fifo_w_data_out;
+
+    /* AW QUEUE */
+    fifo_v3 #(
+        .dtype     (ax_descr_t),
+        .DEPTH     (AW_FIFO_DEPTH)
+    ) i_aw_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (fifo_aw_full),
+        .empty_o   (fifo_aw_empty),
+        .usage_o   (),
+        .data_i    (fifo_ax_data_in),
+        .push_i    (fifo_aw_push),
+        .data_o    (fifo_aw_data_out),
+        .pop_i     (fifo_aw_pop)
+    );
+
+    /* AR QUEUE */
+    fifo_v3 #(
+        .dtype     (ax_descr_t),
+        .DEPTH     (AR_FIFO_DEPTH)
+    ) i_ar_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (fifo_ar_full),
+        .empty_o   (fifo_ar_empty),
+        .usage_o   (),
+        .data_i    (fifo_ax_data_in),
+        .push_i    (fifo_ar_push),
+        .data_o    (fifo_ar_data_out),
+        .pop_i     (fifo_ar_pop)
+    );
+
+    /* W QUEUE */
+    fifo_v3 #(
+        .dtype     (w_descr_t),
+        .DEPTH     (W_FIFO_DEPTH)
+    ) i_w_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (fifo_w_full),
+        .empty_o   (fifo_w_empty),
+        .usage_o   (),
+        .data_i    (fifo_w_data_in),
+        .push_i    (fifo_w_push),
+        .data_o    (fifo_w_data_out),
+        .pop_i     (fifo_w_pop)
+    );
+    
+    /* WRITE IDs QUEUE */
+    fifo_v3 #(
+        .dtype     (cmd_id_t),
+        .DEPTH     (WRITES_FIFO_DEPTH)
+    ) i_write_id_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (fifo_write_id_full),
+        .empty_o   (fifo_write_id_empty),
+        .usage_o   (),
+        .data_i    (cmd_req_i.cmd_id),
+        .push_i    (fifo_write_id_push),
+        .data_o    (fifo_write_id_out),
+        .pop_i     (fifo_write_id_pop)
+    );
+    
+    /* READ IDs QUEUE */
+    fifo_v3 #(
+        .dtype     (cmd_id_t),
+        .DEPTH     (READS_FIFO_DEPTH)
+    ) i_read_id_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (fifo_read_id_full),
+        .empty_o   (fifo_read_id_empty),
+        .usage_o   (),
+        .data_i    (cmd_req_i.cmd_id),
+        .push_i    (fifo_read_id_push),
+        .data_o    (fifo_read_id_out),
+        .pop_i     (fifo_read_id_pop)
+    );
+    
+    // We are ready to accept commands only if we can push to the queues
+    assign cmd_req_ready_o = (cmd_req_i.descr.host_direct_cmd.nic_to_host == 1'b1 && !fifo_aw_full && !fifo_w_full && !fifo_write_id_full) || (cmd_req_i.descr.host_direct_cmd.nic_to_host == 1'b0 && !fifo_ar_full && !fifo_read_id_full);
+
+    // Define push logic
+    assign fifo_aw_push = cmd_req_valid_i && cmd_req_ready_o && cmd_req_i.descr.host_direct_cmd.nic_to_host == 1'b1;
+    assign fifo_w_push = fifo_aw_push;
+    assign fifo_ar_push = cmd_req_valid_i && cmd_req_ready_o && cmd_req_i.descr.host_direct_cmd.nic_to_host == 1'b0;
+    assign fifo_write_id_push = fifo_aw_push;
+    assign fifo_read_id_push = fifo_ar_push;    
+
+    // Define pop logic
+    assign fifo_aw_pop = host_resp_i.aw_ready && host_req_o.aw_valid; 
+    assign fifo_ar_pop = host_resp_i.ar_ready && host_req_o.ar_valid;
+    assign fifo_w_pop  = host_resp_i.w_ready && host_req_o.w_valid;
+    assign fifo_write_id_pop = host_req_o.b_ready && host_resp_i.b_valid;
+    assign fifo_read_id_pop = host_req_o.r_ready && host_resp_i.r_valid;
+
+    // Define new AX to push
+    assign fifo_ax_data_in.address = cmd_req_i.descr.host_direct_cmd.host_addr;
+
+    // Define new W to push
+    assign fifo_w_data_in.data[CMD_IMM_DATA_SIZE-1:0] = cmd_req_i.descr.host_direct_cmd.imm_data[CMD_IMM_DATA_SIZE-1:0];
+    assign fifo_w_data_in.strb    = '1 >> (AXI_STRB - cmd_req_i.descr.host_direct_cmd.imm_data_size);
+
+    // Define valid outputs
+    assign host_req_o.aw_valid = ~fifo_aw_empty;
+    assign host_req_o.ar_valid = ~fifo_ar_empty;
+    assign host_req_o.w_valid = ~fifo_w_empty;
+
+    // Define AW output
+    assign host_req_o.aw.id     = BaseHDId;
+    assign host_req_o.aw.addr   = fifo_aw_data_out.address;
+    assign host_req_o.aw.len    = 8'h00;
+    assign host_req_o.aw.size   = 3'b110;
+    assign host_req_o.aw.burst  = axi_pkg::BURST_INCR;
+    assign host_req_o.aw.lock   = 1'b0;
+    assign host_req_o.aw.cache  = 4'h0;
+    assign host_req_o.aw.prot   = 3'b000;
+    assign host_req_o.aw.qos    = 4'h0;
+    assign host_req_o.aw.region = 4'h0;
+    assign host_req_o.aw.atop   = 6'b000000;
+    assign host_req_o.aw.user   = '0;
+
+    // Define AR output
+    assign host_req_o.ar.id     = BaseHDId;
+    assign host_req_o.ar.addr   = fifo_ar_data_out.address;
+    assign host_req_o.ar.len    = 8'h00;
+    assign host_req_o.ar.size   = 3'b110;
+    assign host_req_o.ar.burst  = axi_pkg::BURST_INCR;
+    assign host_req_o.ar.lock   = 1'b0;
+    assign host_req_o.ar.cache  = 4'h0;
+    assign host_req_o.ar.prot   = 3'b000;
+    assign host_req_o.ar.qos    = 4'h0;
+    assign host_req_o.ar.region = 4'h0;
+    assign host_req_o.ar.user   = '0;
+
+    // Define W output
+    assign host_req_o.w.data    = fifo_w_data_out.data;
+    assign host_req_o.w.strb    = fifo_w_data_out.strb;
+    assign host_req_o.w.last    = 1'b1;
+    assign host_req_o.w.user    = '0;
+
+    // Handle AXI responses
+    always_comb begin
+        cmd_resp_o.cmd_id = '0;
+        cmd_resp_valid_o = 1'b0;
+        host_req_o.r_ready = 1'b0;
+        host_req_o.b_ready = 1'b0;
+
+        if (host_resp_i.r_valid) begin
+            host_req_o.r_ready = 1'b1;
+            cmd_resp_o.cmd_id = fifo_read_id_out;
+            cmd_resp_valid_o = 1'b1;
+        end 
+        else if (host_resp_i.b_valid ) begin
+            host_req_o.b_ready = 1'b1;
+            cmd_resp_o.cmd_id = fifo_write_id_out;
+            cmd_resp_valid_o = 1'b1;
+        end
+    end
+
+    // Assertions
+    assert property(
+      @(posedge clk_i) (CMD_IMM_DATA_SIZE <= AXI_DW))
+        else $fatal (1, "Command immediate data cannot be bigger than AXI data channel width!");
+    
+
+
+endmodule
diff --git a/hw/src/host_mst_mux.sv b/hw/src/host_mst_mux.sv
new file mode 100644
index 0000000..5bac9dc
--- /dev/null
+++ b/hw/src/host_mst_mux.sv
@@ -0,0 +1,108 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+
+`include "axi/typedef.svh"
+
+module host_mst_mux #(
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type req_t = logic,
+  parameter type resp_t = logic,
+  // Dependent parameters, DO NOT OVERRIDE!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  input  req_t dma_req_i,
+  output resp_t dma_resp_o,
+
+  input  req_t hdir_req_i,
+  output resp_t hdir_resp_o,
+
+  output req_t host_req_o,
+  input  resp_t host_resp_i
+);
+
+  localparam int unsigned NoSlavePorts = 2;
+  localparam int unsigned MuxIdWidth = IdWidth + cf_math_pkg::idx_width(NoSlavePorts);
+
+
+  // Types of input and output channels.
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+
+
+  typedef logic [MuxIdWidth-1:0] mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(mux_aw_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mux_b_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mux_ar_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mux_r_t, data_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(mux_req_t, mux_aw_t, w_t, mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(mux_resp_t, mux_b_t, mux_r_t)
+
+  mux_req_t mux_req;
+  mux_resp_t mux_resp;
+
+  axi_mux #(
+    .SlvAxiIDWidth      (IdWidth),
+    .slv_aw_chan_t      (aw_t),
+    .mst_aw_chan_t      (mux_aw_t),
+    .w_chan_t           (w_t),
+    .slv_b_chan_t       (b_t),
+    .mst_b_chan_t       (mux_b_t),
+    .slv_ar_chan_t      (ar_t),
+    .mst_ar_chan_t      (mux_ar_t),
+    .slv_r_chan_t       (r_t),
+    .mst_r_chan_t       (mux_r_t),
+    .slv_req_t          (req_t),
+    .slv_resp_t         (resp_t),
+    .mst_req_t          (mux_req_t),
+    .mst_resp_t         (mux_resp_t),
+    .NoSlvPorts         (NoSlavePorts)
+  ) i_mux_host_mst (
+    .clk_i              (clk_i),
+    .rst_ni             (rst_ni),
+    .test_i             (1'b0),
+    .slv_reqs_i         ({dma_req_i,   hdir_req_i}),
+    .slv_resps_o        ({dma_resp_o,  hdir_resp_o}),
+    .mst_req_o          (mux_req),
+    .mst_resp_i         (mux_resp)
+  );
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (MuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (mux_req_t),
+    .slv_resp_t           (mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_hnd_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (mux_req),
+    .slv_resp_o (mux_resp),
+    .mst_req_o  (host_req_o),
+    .mst_resp_i (host_resp_i)
+  );
+
+endmodule
diff --git a/hw/src/interconnects/cluster_noc.sv b/hw/src/interconnects/cluster_noc.sv
new file mode 100644
index 0000000..1e3d1bf
--- /dev/null
+++ b/hw/src/interconnects/cluster_noc.sv
@@ -0,0 +1,179 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+module cluster_noc #(
+  parameter int unsigned NumClusters = 0,
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter int unsigned NHIIdWidth = 0,
+  parameter int unsigned ClIdWidth = 0,
+  parameter type nhi_req_t = logic,
+  parameter type nhi_resp_t = logic,
+  parameter type cl_req_t = logic,
+  parameter type cl_resp_t = logic,
+  // Dependent parameters, do not override!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+  input  logic                                 clk_i,
+  input  logic                                 rst_ni,
+
+  input  addr_t [NumClusters-1:0]              cl_start_addr_i,
+  input  addr_t [NumClusters-1:0]              cl_end_addr_i,
+
+  output cl_req_t  [NumClusters-1:0]           cl_req_o,
+  input  cl_resp_t [NumClusters-1:0]           cl_resp_i,
+
+  input  nhi_req_t                             nhi_req_i,
+  output nhi_resp_t                            nhi_resp_o
+);
+
+  // Types of input and output channels.
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [ClIdWidth-1:0]  id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+
+
+  // Addressing rules
+  typedef struct packed {
+    int unsigned  idx;
+    addr_t        start_addr;
+    addr_t        end_addr;
+  } rule_t;
+
+  localparam ClusterIdWidth = cf_math_pkg::idx_width(NumClusters);
+  localparam MstIdWidth = cf_math_pkg::idx_width(NumClusters + 1);
+
+  // Address map of crossbar.
+  rule_t [NumClusters-1:0] addr_map;
+  for (genvar i = 0; i < NumClusters; i++) begin : gen_addr_map
+    assign addr_map[i].idx = unsigned'(i);
+    assign addr_map[i].start_addr = cl_start_addr_i[i];
+    assign addr_map[i].end_addr = cl_end_addr_i[i];
+  end
+
+  logic [ClusterIdWidth-1:0] nhi_aw_idx;
+  logic [ClusterIdWidth-1:0] nhi_ar_idx;
+  logic [MstIdWidth-1:0] nhi_ar_select;
+  logic [MstIdWidth-1:0] nhi_aw_select;
+  logic nhi_aw_err, nhi_ar_err;
+
+  cl_req_t nhi_req;
+  cl_resp_t nhi_resp;
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (NHIIdWidth),
+    .AxiMstPortIdWidth    (ClIdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (nhi_req_t),
+    .slv_resp_t           (nhi_resp_t),
+    .mst_req_t            (cl_req_t),
+    .mst_resp_t           (cl_resp_t)
+  ) i_iw_converter_cluster (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (nhi_req_i),
+    .slv_resp_o (nhi_resp_o),
+    .mst_req_o  (nhi_req),
+    .mst_resp_i (nhi_resp)
+  );
+
+  addr_decode #(
+    .NoIndices  (NumClusters),
+    .NoRules    (NumClusters),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_nhi_aw (
+    .addr_i           (nhi_req.aw.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (nhi_aw_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (nhi_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  addr_decode #(
+    .NoIndices  (NumClusters),
+    .NoRules    (NumClusters),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_nhi_ar (
+    .addr_i           (nhi_req.ar.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (nhi_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (nhi_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  assign nhi_aw_select = (nhi_aw_err) ? NumClusters : nhi_aw_idx;
+  assign nhi_ar_select = (nhi_ar_err) ? NumClusters : nhi_ar_idx;
+
+  cl_req_t  nhi_err_req;
+  cl_resp_t nhi_err_resp;
+
+  axi_demux #(
+    .AxiIdWidth   (ClIdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (cl_req_t),
+    .resp_t       (cl_resp_t),
+    .NoMstPorts   (NumClusters + 1),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (ClIdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_mux_nhi (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (nhi_req),
+    .slv_aw_select_i  (nhi_aw_select),
+    .slv_ar_select_i  (nhi_ar_select),
+    .slv_resp_o       (nhi_resp),
+    .mst_reqs_o       ({nhi_err_req,  cl_req_o}),
+    .mst_resps_i      ({nhi_err_resp, cl_resp_i})
+  );
+
+  axi_err_slv #(
+    .AxiIdWidth (ClIdWidth),
+    .req_t      (cl_req_t),
+    .resp_t     (cl_resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b1),
+    .MaxTrans   (4)
+  ) i_edma_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (nhi_err_req),
+    .slv_resp_o (nhi_err_resp)
+  );
+
+
+endmodule
\ No newline at end of file
diff --git a/hw/src/interconnects/dma_noc.sv b/hw/src/interconnects/dma_noc.sv
new file mode 100644
index 0000000..b2f974e
--- /dev/null
+++ b/hw/src/interconnects/dma_noc.sv
@@ -0,0 +1,122 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+/// On-chip network interconnecting the DMA engines of all clusters to the L2.
+module dma_noc #(
+  parameter int unsigned NumClusters = 0,
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned DMAIdWidth = 0,
+  parameter int unsigned L2IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type dma_req_t = logic,
+  parameter type dma_resp_t = logic,
+  parameter type l2_req_t = logic,
+  parameter type l2_resp_t = logic,
+  // Dependent parameters, do not override!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+  input  logic                        clk_i,
+  input  logic                        rst_ni,
+
+  input  addr_t                       l2_start_addr_i,
+  input  addr_t                       l2_end_addr_i,
+
+  input  dma_req_t  [NumClusters-1:0] dma_req_i,
+  output dma_resp_t [NumClusters-1:0] dma_resp_o,
+
+  output l2_req_t                     l2_req_o,
+  input  l2_resp_t                    l2_resp_i
+);
+
+  // Types of ports.
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [DMAIdWidth-1:0]  dma_id_t;
+  typedef logic [L2IdWidth-1:0]   l2_id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(dma_aw_t, addr_t, dma_id_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(l2_aw_t, addr_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(dma_b_t, dma_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(l2_b_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(dma_ar_t, addr_t, dma_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(l2_ar_t, addr_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(dma_r_t, data_t, dma_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(l2_r_t, data_t, l2_id_t, user_t)
+
+  // Types of master ports of multiplexer.
+  parameter int unsigned MuxIdWidth = DMAIdWidth + cf_math_pkg::idx_width(NumClusters);
+  typedef logic [MuxIdWidth-1:0] mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(mux_aw_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mux_b_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mux_ar_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mux_r_t, data_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(mux_req_t, mux_aw_t, w_t, mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(mux_resp_t, mux_b_t, mux_r_t)
+  mux_req_t  mux_req;
+  mux_resp_t mux_resp;
+
+  // Instantiation of multiplexer.
+  axi_mux #(
+    .SlvAxiIDWidth  (DMAIdWidth),
+    .slv_aw_chan_t  (dma_aw_t),
+    .mst_aw_chan_t  (mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (dma_b_t),
+    .mst_b_chan_t   (mux_b_t),
+    .slv_ar_chan_t  (dma_ar_t),
+    .mst_ar_chan_t  (mux_ar_t),
+    .slv_r_chan_t   (dma_r_t),
+    .mst_r_chan_t   (mux_r_t),
+    .slv_req_t      (dma_req_t),
+    .slv_resp_t     (dma_resp_t),
+    .mst_req_t      (mux_req_t),
+    .mst_resp_t     (mux_resp_t),
+    .NoSlvPorts     (NumClusters),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   (dma_req_i),
+    .slv_resps_o  (dma_resp_o),
+    .mst_req_o    (mux_req),
+    .mst_resp_i   (mux_resp)
+  );
+
+  // ID width converter towards L2.
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (MuxIdWidth),
+    .AxiMstPortIdWidth    (L2IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (mux_req_t),
+    .slv_resp_t           (mux_resp_t),
+    .mst_req_t            (l2_req_t),
+    .mst_resp_t           (l2_resp_t)
+  ) i_iw_converter_l2 (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (mux_req),
+    .slv_resp_o (mux_resp),
+    .mst_req_o  (l2_req_o),
+    .mst_resp_i (l2_resp_i)
+  );
+
+endmodule
diff --git a/hw/src/interconnects/l2_xbar.sv b/hw/src/interconnects/l2_xbar.sv
new file mode 100644
index 0000000..f08ef54
--- /dev/null
+++ b/hw/src/interconnects/l2_xbar.sv
@@ -0,0 +1,354 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+module l2_xbar #(
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type req_t = logic,
+  parameter type resp_t = logic,
+  // Dependent parameters, DO NOT OVERRIDE!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  input  addr_t l2_hnd_start_addr_i,
+  input  addr_t l2_hnd_end_addr_i,
+  input  addr_t l2_pkt_start_addr_i,
+  input  addr_t l2_pkt_end_addr_i,
+
+  input  req_t  pe_req_i,
+  output resp_t pe_resp_o,
+  input  req_t  dma_req_i,
+  output resp_t dma_resp_o,
+
+  output req_t  l2_hnd_req_o,
+  input  resp_t l2_hnd_resp_i,
+  output req_t  l2_pkt_req_o,
+  input  resp_t l2_pkt_resp_i
+);
+
+  // Types of input and output channels.
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+
+  // Addressing rules
+  typedef struct packed {
+    int unsigned  idx;
+    addr_t        start_addr;
+    addr_t        end_addr;
+  } rule_t;
+  rule_t [1:0] addr_map;
+  assign addr_map[0] = '{
+    idx:        0,
+    start_addr: l2_hnd_start_addr_i,
+    end_addr:   l2_hnd_end_addr_i
+  };
+  assign addr_map[1] = '{
+    idx:        1,
+    start_addr: l2_pkt_start_addr_i,
+    end_addr:   l2_pkt_end_addr_i
+  };
+
+  // PE demultiplexer
+  logic pe_aw_idx, pe_ar_idx,
+        pe_aw_err, pe_ar_err;
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_pe_aw (
+    .addr_i           (pe_req_i.aw.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (pe_aw_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (pe_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_pe_ar (
+    .addr_i           (pe_req_i.ar.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (pe_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (pe_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+  req_t   pe_err_req,   pe_pkt_req,   pe_hnd_req;
+  resp_t  pe_err_resp,  pe_pkt_resp,  pe_hnd_resp;
+  axi_demux #(
+    .AxiIdWidth   (IdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (req_t),
+    .resp_t       (resp_t),
+    .NoMstPorts   (3),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (IdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_mux_pe (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (pe_req_i),
+    .slv_aw_select_i  ({pe_aw_err, pe_aw_idx}),
+    .slv_ar_select_i  ({pe_ar_err, pe_ar_idx}),
+    .slv_resp_o       (pe_resp_o),
+    .mst_reqs_o       ({pe_err_req,   pe_pkt_req,   pe_hnd_req}),
+    .mst_resps_i      ({pe_err_resp,  pe_pkt_resp,  pe_hnd_resp})
+  );
+  axi_err_slv #(
+    .AxiIdWidth (IdWidth),
+    .req_t      (req_t),
+    .resp_t     (resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b1),
+    .MaxTrans   (4)
+  ) i_pe_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (pe_err_req),
+    .slv_resp_o (pe_err_resp)
+  );
+
+  // DMA demultiplexer
+  logic dma_aw_idx, dma_ar_idx,
+        dma_aw_err, dma_ar_err;
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_dma_aw (
+    .addr_i           (dma_req_i.aw.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (dma_aw_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (dma_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_dma_ar (
+    .addr_i           (dma_req_i.ar.addr),
+    .addr_map_i       (addr_map),
+    .idx_o            (dma_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (dma_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+  req_t   dma_err_req,   dma_pkt_req,   dma_hnd_req;
+  resp_t  dma_err_resp,  dma_pkt_resp,  dma_hnd_resp;
+  axi_demux #(
+    .AxiIdWidth   (IdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (req_t),
+    .resp_t       (resp_t),
+    .NoMstPorts   (3),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (IdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_mux_dma (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (dma_req_i),
+    .slv_aw_select_i  ({dma_aw_err, dma_aw_idx}),
+    .slv_ar_select_i  ({dma_ar_err, dma_ar_idx}),
+    .slv_resp_o       (dma_resp_o),
+    .mst_reqs_o       ({dma_err_req,   dma_pkt_req,   dma_hnd_req}),
+    .mst_resps_i      ({dma_err_resp,  dma_pkt_resp,  dma_hnd_resp})
+  );
+  axi_err_slv #(
+    .AxiIdWidth (IdWidth),
+    .req_t      (req_t),
+    .resp_t     (resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b0),
+    .MaxTrans   (4)
+  ) i_dma_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (dma_err_req),
+    .slv_resp_o (dma_err_resp)
+  );
+
+
+  // Types of master ports of multiplexers.
+  parameter int unsigned HndNumSlvPorts = 2;
+  parameter int unsigned PktNumSlvPorts = 2;
+  parameter int unsigned HndMuxIdWidth = IdWidth + cf_math_pkg::idx_width(HndNumSlvPorts);
+  parameter int unsigned PktMuxIdWidth = IdWidth + cf_math_pkg::idx_width(PktNumSlvPorts);
+
+  typedef logic [HndMuxIdWidth-1:0] hnd_mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(hnd_mux_aw_t, addr_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(hnd_mux_b_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(hnd_mux_ar_t, addr_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(hnd_mux_r_t, data_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(hnd_mux_req_t, hnd_mux_aw_t, w_t, hnd_mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(hnd_mux_resp_t, hnd_mux_b_t, hnd_mux_r_t)
+  hnd_mux_req_t  hnd_mux_req;
+  hnd_mux_resp_t hnd_mux_resp;
+
+  typedef logic [PktMuxIdWidth-1:0] pkt_mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(pkt_mux_aw_t, addr_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(pkt_mux_b_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(pkt_mux_ar_t, addr_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(pkt_mux_r_t, data_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(pkt_mux_req_t, pkt_mux_aw_t, w_t, pkt_mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(pkt_mux_resp_t, pkt_mux_b_t, pkt_mux_r_t)
+  pkt_mux_req_t  pkt_mux_req;
+  pkt_mux_resp_t pkt_mux_resp;
+
+  // Multiplexer and ID width converter into handler L2.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (hnd_mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (hnd_mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (hnd_mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (hnd_mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (hnd_mux_req_t),
+    .mst_resp_t     (hnd_mux_resp_t),
+    .NoSlvPorts     (HndNumSlvPorts),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_hnd_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   ({dma_hnd_req,  pe_hnd_req}),
+    .slv_resps_o  ({dma_hnd_resp, pe_hnd_resp}),
+    .mst_req_o    (hnd_mux_req),
+    .mst_resp_i   (hnd_mux_resp)
+  );
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (HndMuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (hnd_mux_req_t),
+    .slv_resp_t           (hnd_mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_hnd_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (hnd_mux_req),
+    .slv_resp_o (hnd_mux_resp),
+    .mst_req_o  (l2_hnd_req_o),
+    .mst_resp_i (l2_hnd_resp_i)
+  );
+
+  // Multiplexer and ID width converter into packet L2.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (pkt_mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (pkt_mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (pkt_mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (pkt_mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (pkt_mux_req_t),
+    .mst_resp_t     (pkt_mux_resp_t),
+    .NoSlvPorts     (PktNumSlvPorts),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_pkt_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   ({dma_pkt_req,  pe_pkt_req}),
+    .slv_resps_o  ({dma_pkt_resp, pe_pkt_resp}),
+    .mst_req_o    (pkt_mux_req),
+    .mst_resp_i   (pkt_mux_resp)
+  );
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (PktMuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (8),  // TODO: calibrate (bound by latency to SRAMs), 4 should be enough
+    .slv_req_t            (pkt_mux_req_t),
+    .slv_resp_t           (pkt_mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_pkt_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (pkt_mux_req),
+    .slv_resp_o (pkt_mux_resp),
+    .mst_req_o  (l2_pkt_req_o),
+    .mst_resp_i (l2_pkt_resp_i)
+  );
+
+endmodule
diff --git a/hw/src/interconnects/nhi_xbar.sv b/hw/src/interconnects/nhi_xbar.sv
new file mode 100644
index 0000000..8902f65
--- /dev/null
+++ b/hw/src/interconnects/nhi_xbar.sv
@@ -0,0 +1,584 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+module nhi_xbar #(
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type req_t = logic,
+  parameter type resp_t = logic,
+  // Dependent parameters, DO NOT OVERRIDE!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  input  addr_t l2_hnd_start_addr_i,
+  input  addr_t l2_hnd_end_addr_i,
+  
+  input  addr_t l2_pkt_start_addr_i,
+  input  addr_t l2_pkt_end_addr_i,
+  
+  input  addr_t l2_prog_start_addr_i,
+  input  addr_t l2_prog_end_addr_i,
+
+  input  addr_t l1_start_addr_i,
+  input  addr_t l1_end_addr_i,
+
+  //from HOST mst
+  input  req_t  host_req_i,
+  output resp_t host_resp_o,
+
+  //from NIC inbound
+  input  req_t  ni_req_i,
+  output resp_t ni_resp_o,
+
+  //from NIC outbound
+  input  req_t  no_req_i,
+  output resp_t no_resp_o,
+
+  //from DMA cluster (external/off-cluster DMA)
+  input  req_t  edma_req_i,
+  output resp_t edma_resp_o,
+
+  //to L2 handler mem
+  output req_t  l2_hnd_req_o,
+  input  resp_t l2_hnd_resp_i,
+
+  //to L2 pkt mem
+  output req_t  l2_pkt_req_o,
+  input  resp_t l2_pkt_resp_i,
+ 
+  //to L2 prog mem
+  output req_t  l2_prog_req_o,
+  input  resp_t l2_prog_resp_i,
+
+  //to TCDMs into clusters
+  output req_t  cluster_req_o,
+  input  resp_t cluster_resp_i
+);
+
+  // Types of input and output channels.
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+
+  // Addressing rules
+  typedef struct packed {
+    int unsigned  idx;
+    addr_t        start_addr;
+    addr_t        end_addr;
+  } rule_t;
+
+  //Define addressing rules
+  rule_t [1:0] host_addr_map;
+  assign host_addr_map[0] = '{
+    idx:        0,
+    start_addr: l2_hnd_start_addr_i,
+    end_addr:   l2_hnd_end_addr_i
+  };
+
+  assign host_addr_map[1] = '{
+    idx:        1,
+    start_addr: l2_prog_start_addr_i,
+    end_addr:   l2_prog_end_addr_i
+  };
+
+  rule_t [2:0] nic_edma_addr_map;
+  assign nic_edma_addr_map[0] = '{
+    idx:        0,
+    start_addr: l2_hnd_start_addr_i,
+    end_addr:   l2_hnd_end_addr_i
+  };
+
+  assign nic_edma_addr_map[1] = '{
+    idx:        1,
+    start_addr: l2_pkt_start_addr_i,
+    end_addr:   l2_pkt_end_addr_i
+  };
+
+  assign nic_edma_addr_map[2] = '{
+    idx:        2,
+    start_addr: l1_start_addr_i,
+    end_addr:   l1_end_addr_i
+  };
+
+  //Host mst demux
+  logic host_aw_idx, host_ar_idx,
+        host_aw_err, host_ar_err;
+
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_host_aw (
+    .addr_i           (host_req_i.aw.addr),
+    .addr_map_i       (host_addr_map),
+    .idx_o            (host_aw_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (host_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  addr_decode #(
+    .NoIndices  (2),
+    .NoRules    (2),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_host_ar (
+    .addr_i           (host_req_i.ar.addr),
+    .addr_map_i       (host_addr_map),
+    .idx_o            (host_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (host_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  req_t   host_err_req,   host_prog_req,   host_hnd_req;
+  resp_t  host_err_resp,  host_prog_resp,  host_hnd_resp;
+  axi_demux #(
+    .AxiIdWidth   (IdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (req_t),
+    .resp_t       (resp_t),
+    .NoMstPorts   (3),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (IdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_demux_host (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (host_req_i),
+    .slv_aw_select_i  ({host_aw_err, host_aw_idx}),
+    .slv_ar_select_i  ({host_ar_err, host_ar_idx}),
+    .slv_resp_o       (host_resp_o),
+    .mst_reqs_o       ({host_err_req,  host_prog_req,  host_hnd_req}),
+    .mst_resps_i      ({host_err_resp, host_prog_resp, host_hnd_resp})
+  );
+
+  axi_err_slv #(
+    .AxiIdWidth (IdWidth),
+    .req_t      (req_t),
+    .resp_t     (resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b1),
+    .MaxTrans   (4)
+  ) i_host_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (host_err_req),
+    .slv_resp_o (host_err_resp)
+  );
+
+  // Request to program memory are not multiplexed 
+  assign l2_prog_req_o = host_prog_req;
+  assign host_prog_resp = l2_prog_resp_i;
+
+  //NIC outbound demux
+  logic [1:0] no_aw_idx;
+  logic [1:0] no_ar_idx;
+  logic no_aw_err, no_ar_err;
+
+  addr_decode #(
+    .NoIndices  (3),
+    .NoRules    (3),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_no_aw (
+    .addr_i           (no_req_i.aw.addr),
+    .addr_map_i       (nic_edma_addr_map),
+    .idx_o            (no_aw_idx),
+    .dec_valid_o       (/* unused */),
+    .dec_error_o      (no_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  addr_decode #(
+    .NoIndices  (3),
+    .NoRules    (3),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_no_ar (
+    .addr_i           (no_req_i.ar.addr),
+    .addr_map_i       (nic_edma_addr_map),
+    .idx_o            (no_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (no_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  parameter int unsigned NicOutboundNumMstPorts = 3;
+  parameter int unsigned NicOutboundMstIdx = cf_math_pkg::idx_width(NicOutboundNumMstPorts + 1);
+  
+  logic [NicOutboundMstIdx-1:0] no_aw_select;
+  logic [NicOutboundMstIdx-1:0] no_ar_select;
+
+  assign no_aw_select = (no_aw_err) ? NicOutboundNumMstPorts : no_aw_idx;
+  assign no_ar_select = (no_ar_err) ? NicOutboundNumMstPorts : no_ar_idx;
+
+  req_t   no_err_req,  no_cluster_req,  no_pkt_req,  no_hnd_req;
+  resp_t  no_err_resp, no_cluster_resp, no_pkt_resp, no_hnd_resp;
+  axi_demux #(
+    .AxiIdWidth   (IdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (req_t),
+    .resp_t       (resp_t),
+    .NoMstPorts   (NicOutboundNumMstPorts + 1),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (IdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_demux_no (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (no_req_i),
+    .slv_aw_select_i  (no_aw_select),
+    .slv_ar_select_i  (no_ar_select),
+    .slv_resp_o       (no_resp_o),
+    .mst_reqs_o       ({no_err_req,  no_cluster_req,  no_pkt_req,  no_hnd_req}),
+    .mst_resps_i      ({no_err_resp, no_cluster_resp, no_pkt_resp, no_hnd_resp})
+  );
+
+  axi_err_slv #(
+    .AxiIdWidth (IdWidth),
+    .req_t      (req_t),
+    .resp_t     (resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b1),
+    .MaxTrans   (4)
+  ) i_no_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (no_err_req),
+    .slv_resp_o (no_err_resp)
+  );
+
+  //DMA (off-cluster) demux
+  logic [1:0] edma_aw_idx;
+  logic [1:0] edma_ar_idx;
+  logic edma_aw_err, edma_ar_err;
+
+  addr_decode #(
+    .NoIndices  (3),
+    .NoRules    (3),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_edma_aw (
+    .addr_i           (edma_req_i.aw.addr),
+    .addr_map_i       (nic_edma_addr_map),
+    .idx_o            (edma_aw_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (edma_aw_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  addr_decode #(
+    .NoIndices  (3),
+    .NoRules    (3),
+    .addr_t     (addr_t),
+    .rule_t     (rule_t)
+  ) i_decode_edma_ar (
+    .addr_i           (edma_req_i.ar.addr),
+    .addr_map_i       (nic_edma_addr_map),
+    .idx_o            (edma_ar_idx),
+    .dec_valid_o      (/* unused */),
+    .dec_error_o      (edma_ar_err),
+    .en_default_idx_i (1'b0),
+    .default_idx_i    ('0)
+  );
+
+  parameter int unsigned EdmaNumMstPorts = 3;
+  parameter int unsigned EdmaMstIdx = cf_math_pkg::idx_width(EdmaNumMstPorts + 1);
+  
+  logic [EdmaMstIdx-1:0] edma_aw_select;
+  logic [EdmaMstIdx-1:0] edma_ar_select;
+
+  assign edma_aw_select = (edma_aw_err) ? EdmaNumMstPorts : edma_aw_idx;
+  assign edma_ar_select = (edma_ar_err) ? EdmaNumMstPorts : edma_ar_idx;
+
+  req_t   edma_err_req,  edma_cluster_req,  edma_pkt_req,  edma_hnd_req;
+  resp_t  edma_err_resp, edma_cluster_resp, edma_pkt_resp, edma_hnd_resp;
+  axi_demux #(
+    .AxiIdWidth   (IdWidth),
+    .aw_chan_t    (aw_t),
+    .w_chan_t     (w_t),
+    .b_chan_t     (b_t),
+    .ar_chan_t    (ar_t),
+    .r_chan_t     (r_t),
+    .req_t        (req_t),
+    .resp_t       (resp_t),
+    .NoMstPorts   (EdmaNumMstPorts + 1),
+    .MaxTrans     (8), // TODO: calibrate
+    .AxiLookBits  (IdWidth),
+    .FallThrough  (1'b1),
+    .SpillAw      (1'b0),
+    .SpillW       (1'b0),
+    .SpillB       (1'b0),
+    .SpillAr      (1'b0),
+    .SpillR       (1'b0)
+  ) i_demux_edma (
+    .clk_i,
+    .rst_ni,
+    .test_i           (1'b0),
+    .slv_req_i        (edma_req_i),
+    .slv_aw_select_i  (edma_aw_select),
+    .slv_ar_select_i  (edma_ar_select),
+    .slv_resp_o       (edma_resp_o),
+    .mst_reqs_o       ({edma_err_req,  edma_cluster_req,  edma_pkt_req,  edma_hnd_req}),
+    .mst_resps_i      ({edma_err_resp, edma_cluster_resp, edma_pkt_resp, edma_hnd_resp})
+  );
+
+  axi_err_slv #(
+    .AxiIdWidth (IdWidth),
+    .req_t      (req_t),
+    .resp_t     (resp_t),
+    .Resp       (axi_pkg::RESP_DECERR),
+    .ATOPs      (1'b1),
+    .MaxTrans   (4)
+  ) i_edma_err_slv (
+    .clk_i,
+    .rst_ni,
+    .test_i     (1'b0),
+    .slv_req_i  (edma_err_req),
+    .slv_resp_o (edma_err_resp)
+  );
+
+  // Types of master ports of multiplexers.
+  parameter int unsigned HndNumSlvPorts = 3;
+  parameter int unsigned PktNumSlvPorts = 3;
+  parameter int unsigned ClusterNumSlvPorts = 2;
+  parameter int unsigned HndMuxIdWidth = IdWidth + cf_math_pkg::idx_width(HndNumSlvPorts);
+  parameter int unsigned PktMuxIdWidth = IdWidth + cf_math_pkg::idx_width(PktNumSlvPorts);
+  parameter int unsigned ClusterMuxIdWidth = IdWidth + cf_math_pkg::idx_width(ClusterNumSlvPorts);
+
+  typedef logic [HndMuxIdWidth-1:0] hnd_mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(hnd_mux_aw_t, addr_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(hnd_mux_b_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(hnd_mux_ar_t, addr_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(hnd_mux_r_t, data_t, hnd_mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(hnd_mux_req_t, hnd_mux_aw_t, w_t, hnd_mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(hnd_mux_resp_t, hnd_mux_b_t, hnd_mux_r_t)
+  hnd_mux_req_t  hnd_mux_req;
+  hnd_mux_resp_t hnd_mux_resp;
+
+  typedef logic [PktMuxIdWidth-1:0] pkt_mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(pkt_mux_aw_t, addr_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(pkt_mux_b_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(pkt_mux_ar_t, addr_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(pkt_mux_r_t, data_t, pkt_mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(pkt_mux_req_t, pkt_mux_aw_t, w_t, pkt_mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(pkt_mux_resp_t, pkt_mux_b_t, pkt_mux_r_t)
+  pkt_mux_req_t  pkt_mux_req;
+  pkt_mux_resp_t pkt_mux_resp;
+
+  typedef logic [ClusterMuxIdWidth-1:0] cluster_mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(cluster_mux_aw_t, addr_t, cluster_mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(cluster_mux_b_t, cluster_mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(cluster_mux_ar_t, addr_t, cluster_mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(cluster_mux_r_t, data_t, cluster_mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(cluster_mux_req_t, cluster_mux_aw_t, w_t, cluster_mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(cluster_mux_resp_t, cluster_mux_b_t, cluster_mux_r_t)
+  cluster_mux_req_t  cluster_mux_req;
+  cluster_mux_resp_t cluster_mux_resp;
+
+  // Multiplexer and ID width converter into handler L2.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (hnd_mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (hnd_mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (hnd_mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (hnd_mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (hnd_mux_req_t),
+    .mst_resp_t     (hnd_mux_resp_t),
+    .NoSlvPorts     (HndNumSlvPorts),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_hnd_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   ({host_hnd_req,  no_hnd_req,  edma_hnd_req}),
+    .slv_resps_o  ({host_hnd_resp, no_hnd_resp, edma_hnd_resp}),
+    .mst_req_o    (hnd_mux_req),
+    .mst_resp_i   (hnd_mux_resp)
+  );
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (HndMuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (hnd_mux_req_t),
+    .slv_resp_t           (hnd_mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_hnd_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (hnd_mux_req),
+    .slv_resp_o (hnd_mux_resp),
+    .mst_req_o  (l2_hnd_req_o),
+    .mst_resp_i (l2_hnd_resp_i)
+  );
+
+  // Multiplexer and ID width converter into packet L2.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (pkt_mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (pkt_mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (pkt_mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (pkt_mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (pkt_mux_req_t),
+    .mst_resp_t     (pkt_mux_resp_t),
+    .NoSlvPorts     (PktNumSlvPorts),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_pkt_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   ({ni_req_i,  no_pkt_req,  edma_pkt_req}),
+    .slv_resps_o  ({ni_resp_o, no_pkt_resp, edma_pkt_resp}),
+    .mst_req_o    (pkt_mux_req),
+    .mst_resp_i   (pkt_mux_resp)
+  );
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (PktMuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (8),  // TODO: calibrate (bound by latency to SRAMs), 4 should be enough
+    .slv_req_t            (pkt_mux_req_t),
+    .slv_resp_t           (pkt_mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_pkt_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (pkt_mux_req),
+    .slv_resp_o (pkt_mux_resp),
+    .mst_req_o  (l2_pkt_req_o),
+    .mst_resp_i (l2_pkt_resp_i)
+  );
+
+  // Multiplexer and ID width converter into clusters' TCMDs.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (cluster_mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (cluster_mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (cluster_mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (cluster_mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (cluster_mux_req_t),
+    .mst_resp_t     (cluster_mux_resp_t),
+    .NoSlvPorts     (ClusterNumSlvPorts),
+    .MaxWTrans      (8),  // TODO: calibrate
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_cluster_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   ({no_cluster_req,  edma_cluster_req}),
+    .slv_resps_o  ({no_cluster_resp, edma_cluster_resp}),
+    .mst_req_o    (cluster_mux_req),
+    .mst_resp_i   (cluster_mux_resp)
+  );
+
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (ClusterMuxIdWidth),
+    .AxiMstPortIdWidth    (IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (8),  // TODO: calibrate (bound by latency to SRAMs), 4 should be enough
+    .slv_req_t            (cluster_mux_req_t),
+    .slv_resp_t           (cluster_mux_resp_t),
+    .mst_req_t            (req_t),
+    .mst_resp_t           (resp_t)
+  ) i_cluster_iw_converter (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (cluster_mux_req),
+    .slv_resp_o (cluster_mux_resp),
+    .mst_req_o  (cluster_req_o),
+    .mst_resp_i (cluster_resp_i)
+  );
+
+endmodule
diff --git a/hw/src/interconnects/pe_noc.sv b/hw/src/interconnects/pe_noc.sv
new file mode 100644
index 0000000..e92cb1e
--- /dev/null
+++ b/hw/src/interconnects/pe_noc.sv
@@ -0,0 +1,295 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+/// On-chip network interconnecting the PEs of all clusters to the L2, the cluster input ports, and
+/// the peripherals.
+module pe_noc #(
+  parameter int unsigned NumClusters = 0,
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned ClDataWidth = 0,
+  parameter int unsigned ClOupIdWidth = 0,
+  parameter int unsigned ClInpIdWidth = 0,
+  parameter int unsigned L2DataWidth = 0,
+  parameter int unsigned L2IdWidth = 0,
+  parameter int unsigned PeriphDataWidth = 0,
+  parameter int unsigned PeriphIdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type cl_oup_req_t = logic,
+  parameter type cl_oup_resp_t = logic,
+  parameter type cl_inp_req_t = logic,
+  parameter type cl_inp_resp_t = logic,
+  parameter type l2_req_t = logic,
+  parameter type l2_resp_t = logic,
+  parameter type periph_req_t = logic,
+  parameter type periph_resp_t = logic,
+  // Dependent parameters, do not override!
+  parameter type addr_t = logic [AddrWidth-1:0]
+) (
+  input  logic                            clk_i,
+  input  logic                            rst_ni,
+
+  input  addr_t        [NumClusters-1:0]  cl_start_addr_i,
+  input  addr_t        [NumClusters-1:0]  cl_end_addr_i,
+  input  addr_t                           l2_start_addr_i,
+  input  addr_t                           l2_end_addr_i,
+  input  addr_t                           periph_start_addr_i,
+  input  addr_t                           periph_end_addr_i,
+
+  input  cl_oup_req_t  [NumClusters-1:0]  from_cl_req_i,
+  output cl_oup_resp_t [NumClusters-1:0]  from_cl_resp_o,
+
+  output cl_inp_req_t  [NumClusters-1:0]  to_cl_req_o,
+  input  cl_inp_resp_t [NumClusters-1:0]  to_cl_resp_i,
+
+  output l2_req_t                         l2_req_o,
+  input  l2_resp_t                        l2_resp_i,
+
+  output periph_req_t                     periph_req_o,
+  input  periph_resp_t                    periph_resp_i
+);
+
+  // Types of ports of clusters.
+  typedef logic [ClDataWidth-1:0]   cl_data_t;
+  typedef logic [ClDataWidth/8-1:0] cl_strb_t;
+  typedef logic [ClOupIdWidth-1:0]  cl_oup_id_t;
+  typedef logic [ClInpIdWidth-1:0]  cl_inp_id_t;
+  typedef logic [UserWidth-1:0]     user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(cl_oup_aw_t, addr_t, cl_oup_id_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(cl_inp_aw_t, addr_t, cl_inp_id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(cl_w_t, cl_data_t, cl_strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(cl_oup_b_t, cl_oup_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(cl_inp_b_t, cl_inp_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(cl_oup_ar_t, addr_t, cl_oup_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(cl_inp_ar_t, addr_t, cl_inp_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(cl_oup_r_t, cl_data_t, cl_oup_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(cl_inp_r_t, cl_data_t, cl_inp_id_t, user_t)
+
+  // Types of master ports of crossbar.
+  parameter int unsigned XbarOupIdWidth = ClOupIdWidth + cf_math_pkg::idx_width(NumClusters);
+  typedef logic [XbarOupIdWidth-1:0] xbar_oup_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(xbar_oup_aw_t, addr_t, xbar_oup_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(xbar_oup_b_t, xbar_oup_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(xbar_oup_ar_t, addr_t, xbar_oup_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(xbar_oup_r_t, cl_data_t, xbar_oup_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(xbar_oup_req_t, xbar_oup_aw_t, cl_w_t, xbar_oup_ar_t)
+  `AXI_TYPEDEF_RESP_T(xbar_oup_resp_t, xbar_oup_b_t, xbar_oup_r_t)
+  parameter int unsigned NumMstPorts = NumClusters + 2;
+  xbar_oup_req_t  [NumMstPorts-1:0] from_xbar_req;
+  xbar_oup_resp_t [NumMstPorts-1:0] from_xbar_resp;
+
+  // Address map of crossbar.
+  typedef struct packed {
+    int unsigned  idx;
+    addr_t        start_addr;
+    addr_t        end_addr;
+  } xbar_rule_t;
+  xbar_rule_t [NumMstPorts-1:0] xbar_addr_map;
+  for (genvar i = 0; i < NumMstPorts; i++) begin : gen_addr_map
+    assign xbar_addr_map[i].idx = unsigned'(i);
+    if (i < NumClusters) begin : gen_map_cluster
+      assign xbar_addr_map[i].start_addr = cl_start_addr_i[i];
+      assign xbar_addr_map[i].end_addr = cl_end_addr_i[i];
+    end else if (i == NumClusters) begin : gen_map_l2
+      assign xbar_addr_map[i].start_addr = l2_start_addr_i;
+      assign xbar_addr_map[i].end_addr = l2_end_addr_i;
+    end else begin : gen_map_periph
+      assign xbar_addr_map[i].start_addr = periph_start_addr_i;
+      assign xbar_addr_map[i].end_addr = periph_end_addr_i;
+    end
+  end
+
+  // Configuration and instantiation of crossbar.
+  /* verilator lint_off WIDTHCONCAT */
+  localparam axi_pkg::xbar_cfg_t xbar_cfg = '{
+    NoSlvPorts:         NumClusters,
+    NoMstPorts:         NumMstPorts,
+    MaxMstTrans:        8, // TODO: calibrate
+    MaxSlvTrans:        8, // TODO: calibrate
+    FallThrough:        1'b0,
+    LatencyMode:        axi_pkg::CUT_ALL_PORTS,
+    AxiIdWidthSlvPorts: ClOupIdWidth,
+    AxiIdUsedSlvPorts:  ClOupIdWidth,
+    AxiAddrWidth:       AddrWidth,
+    AxiDataWidth:       ClDataWidth,
+    NoAddrRules:        NumMstPorts
+  };
+  /* verilator lint_on WIDTHCONCAT */
+
+  axi_xbar #(
+    .Cfg            (xbar_cfg),
+    .slv_aw_chan_t  (cl_oup_aw_t),
+    .mst_aw_chan_t  (xbar_oup_aw_t),
+    .w_chan_t       (cl_w_t),
+    .slv_b_chan_t   (cl_oup_b_t),
+    .mst_b_chan_t   (xbar_oup_b_t),
+    .slv_ar_chan_t  (cl_oup_ar_t),
+    .mst_ar_chan_t  (xbar_oup_ar_t),
+    .slv_r_chan_t   (cl_oup_r_t),
+    .mst_r_chan_t   (xbar_oup_r_t),
+    .slv_req_t      (cl_oup_req_t),
+    .slv_resp_t     (cl_oup_resp_t),
+    .mst_req_t      (xbar_oup_req_t),
+    .mst_resp_t     (xbar_oup_resp_t),
+    .rule_t         (xbar_rule_t)
+  ) i_xbar (
+    .clk_i,
+    .rst_ni,
+    .test_i                 (1'b0),
+    .slv_ports_req_i        (from_cl_req_i),
+    .slv_ports_resp_o       (from_cl_resp_o),
+    .mst_ports_req_o        (from_xbar_req),
+    .mst_ports_resp_i       (from_xbar_resp),
+    .addr_map_i             (xbar_addr_map),
+    .en_default_mst_port_i  ({NumClusters{1'b0}}),
+    .default_mst_port_i     ({NumClusters{{$clog2(NumMstPorts){1'b0}}}})
+  );
+
+  // ID width converters into clusters.
+  for (genvar i = 0; i < NumClusters; i++) begin : gen_cluster_inp_iw_converter
+    axi_id_remap #(
+      .AxiSlvPortIdWidth    (XbarOupIdWidth),
+      .AxiMstPortIdWidth    (ClInpIdWidth),
+      .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+      .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+      .slv_req_t            (xbar_oup_req_t),
+      .slv_resp_t           (xbar_oup_resp_t),
+      .mst_req_t            (cl_inp_req_t),
+      .mst_resp_t           (cl_inp_resp_t)
+    ) i_iw_converter_cl (
+      .clk_i,
+      .rst_ni,
+      .slv_req_i  (from_xbar_req[i]),
+      .slv_resp_o (from_xbar_resp[i]),
+      .mst_req_o  (to_cl_req_o[i]),
+      .mst_resp_i (to_cl_resp_i[i])
+    );
+  end
+
+  // ID width converter towards L2.
+  typedef logic [L2IdWidth-1:0] l2_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(l2_aw_t, addr_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(l2_b_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(l2_ar_t, addr_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(cl_l2_r_t, cl_data_t, l2_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(cl_l2_req_t, l2_aw_t, cl_w_t, l2_ar_t)
+  `AXI_TYPEDEF_RESP_T(cl_l2_resp_t, l2_b_t, cl_l2_r_t)
+  cl_l2_req_t   cl_l2_req;
+  cl_l2_resp_t  cl_l2_resp;
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (XbarOupIdWidth),
+    .AxiMstPortIdWidth    (L2IdWidth),
+    .AxiSlvPortMaxUniqIds (8),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (2),  // TODO: calibrate (=depth of store buffer?)
+    .slv_req_t            (xbar_oup_req_t),
+    .slv_resp_t           (xbar_oup_resp_t),
+    .mst_req_t            (cl_l2_req_t),
+    .mst_resp_t           (cl_l2_resp_t)
+  ) i_iw_converter_l2 (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (from_xbar_req[NumClusters]),
+    .slv_resp_o (from_xbar_resp[NumClusters]),
+    .mst_req_o  (cl_l2_req),
+    .mst_resp_i (cl_l2_resp)
+  );
+
+  // Data width converter towards L2.
+  typedef logic [L2DataWidth-1:0]   l2_data_t;
+  typedef logic [L2DataWidth/8-1:0] l2_strb_t;
+  `AXI_TYPEDEF_W_CHAN_T(l2_w_t, l2_data_t, l2_strb_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(l2_r_t, l2_data_t, l2_id_t, user_t)
+  axi_dw_converter #(
+    .AxiMaxReads          (8),  // TODO: calibrate
+    .AxiSlvPortDataWidth  (ClDataWidth),
+    .AxiMstPortDataWidth  (L2DataWidth),
+    .AxiAddrWidth         (AddrWidth),
+    .AxiIdWidth           (L2IdWidth),
+    .aw_chan_t            (l2_aw_t),
+    .slv_w_chan_t         (cl_w_t),
+    .mst_w_chan_t         (l2_w_t),
+    .b_chan_t             (l2_b_t),
+    .ar_chan_t            (l2_ar_t),
+    .slv_r_chan_t         (cl_l2_r_t),
+    .mst_r_chan_t         (l2_r_t),
+    .axi_slv_req_t        (cl_l2_req_t),
+    .axi_slv_resp_t       (cl_l2_resp_t),
+    .axi_mst_req_t        (l2_req_t),
+    .axi_mst_resp_t       (l2_resp_t)
+  ) i_dw_converter_l2 (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (cl_l2_req),
+    .slv_resp_o (cl_l2_resp),
+    .mst_req_o  (l2_req_o),
+    .mst_resp_i (l2_resp_i)
+  );
+
+  // ID width converter towards peripherals.
+  typedef logic [PeriphIdWidth-1:0] periph_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(periph_aw_t, addr_t, periph_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(periph_b_t, periph_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(periph_ar_t, addr_t, periph_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(cl_periph_r_t, cl_data_t, periph_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(cl_periph_req_t, periph_aw_t, cl_w_t, periph_ar_t)
+  `AXI_TYPEDEF_RESP_T(cl_periph_resp_t, periph_b_t, cl_periph_r_t)
+  cl_periph_req_t   cl_periph_req;
+  cl_periph_resp_t  cl_periph_resp;
+  axi_id_remap #(
+    .AxiSlvPortIdWidth    (XbarOupIdWidth),
+    .AxiMstPortIdWidth    (PeriphIdWidth),
+    .AxiSlvPortMaxUniqIds (4),  // TODO: calibrate
+    .AxiMaxTxnsPerId      (1),  // TODO: calibrate
+    .slv_req_t            (xbar_oup_req_t),
+    .slv_resp_t           (xbar_oup_resp_t),
+    .mst_req_t            (cl_periph_req_t),
+    .mst_resp_t           (cl_periph_resp_t)
+  ) i_iw_converter_periph (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (from_xbar_req[NumClusters+1]),
+    .slv_resp_o (from_xbar_resp[NumClusters+1]),
+    .mst_req_o  (cl_periph_req),
+    .mst_resp_i (cl_periph_resp)
+  );
+
+  // Data width converter towards peripherals.
+  typedef logic [PeriphDataWidth-1:0]   periph_data_t;
+  typedef logic [PeriphDataWidth/8-1:0] periph_strb_t;
+  `AXI_TYPEDEF_W_CHAN_T(periph_w_t, periph_data_t, periph_strb_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(periph_r_t, periph_data_t, periph_id_t, user_t)
+  axi_dw_converter #(
+    .AxiMaxReads          (4),  // TODO: calibrate
+    .AxiSlvPortDataWidth  (ClDataWidth),
+    .AxiMstPortDataWidth  (PeriphDataWidth),
+    .AxiAddrWidth         (AddrWidth),
+    .AxiIdWidth           (PeriphIdWidth),
+    .aw_chan_t            (periph_aw_t),
+    .slv_w_chan_t         (cl_w_t),
+    .mst_w_chan_t         (periph_w_t),
+    .b_chan_t             (periph_b_t),
+    .ar_chan_t            (periph_ar_t),
+    .slv_r_chan_t         (cl_periph_r_t),
+    .mst_r_chan_t         (periph_r_t),
+    .axi_slv_req_t        (cl_periph_req_t),
+    .axi_slv_resp_t       (cl_periph_resp_t),
+    .axi_mst_req_t        (periph_req_t),
+    .axi_mst_resp_t       (periph_resp_t)
+  ) i_dw_converter_periph (
+    .clk_i,
+    .rst_ni,
+    .slv_req_i  (cl_periph_req),
+    .slv_resp_o (cl_periph_resp),
+    .mst_req_o  (periph_req_o),
+    .mst_resp_i (periph_resp_i)
+  );
+
+endmodule
diff --git a/hw/src/memories/l2_mem.sv b/hw/src/memories/l2_mem.sv
new file mode 100644
index 0000000..a495239
--- /dev/null
+++ b/hw/src/memories/l2_mem.sv
@@ -0,0 +1,194 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "common_cells/registers.svh"
+
+module l2_mem #(
+  parameter int unsigned  AXI_AW = 0,   // [bit], must be a power of 2
+  parameter int unsigned  AXI_DW = 0,   // [bit], must be a power of 2
+  parameter int unsigned  AXI_IW = 0,   // [bit]
+  parameter int unsigned  AXI_UW = 0,   // [bit]
+  // Memory
+  parameter int unsigned  N_BYTES = 0,   // [B], must be a power of 2
+  // Cuts
+  parameter int unsigned  CUT_DW = 64,  // [bit], must be a power of 2 and >=8
+  parameter int unsigned  CUT_N_WORDS = 16384,  // must be a power of 2
+  parameter int unsigned  N_PAR_CUTS_MUL = 4
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  AXI_BUS.Slave slv_a,
+  AXI_BUS.Slave slv_b
+);
+
+  // Properties of one memory cut, keep synchronized with instantiated macro.
+  //localparam int unsigned CUT_DW = 64;          // [bit], must be a power of 2 and >=8
+  //localparam int unsigned CUT_N_WORDS = 16384;  // must be a power of 2
+  localparam int unsigned CUT_N_BITS = CUT_DW * CUT_N_WORDS;
+
+  // Derived properties of memory array
+  localparam int unsigned N_PAR_CUTS = N_PAR_CUTS_MUL * AXI_DW / CUT_DW;
+  localparam int unsigned PAR_CUTS_N_BYTES = N_PAR_CUTS * CUT_N_BITS / 8;
+  localparam int unsigned N_SER_CUTS = N_BYTES / PAR_CUTS_N_BYTES;
+
+  localparam int unsigned MEM_ADDR_WIDTH = $clog2(CUT_N_WORDS * N_SER_CUTS);
+  typedef logic [N_PAR_CUTS-1:0][MEM_ADDR_WIDTH-1:0]  mem_addr_t;
+  typedef logic [N_PAR_CUTS-1:0][CUT_DW-1:0]          mem_data_t;
+  typedef logic [N_PAR_CUTS-1:0][CUT_DW/8-1:0]        mem_strb_t;
+  typedef logic [N_PAR_CUTS-1:0]                      mem_logic_t;
+
+  mem_logic_t             mem_req,
+                          mem_wen;
+  mem_addr_t              mem_addr;
+  mem_data_t              mem_wdata,
+                          mem_rdata;
+  mem_strb_t              mem_be;
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_DW),
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) internal_a ();
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_DW),
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) internal_b ();
+
+  axi_buf_intf #(
+    .AW_DEPTH   (32'd2),
+    .W_DEPTH    (32'd1),
+    .ADDR_WIDTH (AXI_AW),
+    .DATA_WIDTH (AXI_DW),
+    .ID_WIDTH   (AXI_IW),
+    .USER_WIDTH (AXI_UW)
+  ) i_axi_a_buf (
+    .clk_i,
+    .rst_ni,
+    .slv    (slv_a),
+    .mst    (internal_a)
+  );
+
+  axi_buf_intf #(
+    .AW_DEPTH   (32'd2),
+    .W_DEPTH    (32'd1),
+    .ADDR_WIDTH (AXI_AW),
+    .DATA_WIDTH (AXI_DW),
+    .ID_WIDTH   (AXI_IW),
+    .USER_WIDTH (AXI_UW)
+  ) i_axi_b_buf (
+    .clk_i,
+    .rst_ni,
+    .slv    (slv_b),
+    .mst    (internal_b)
+  );
+
+  axi_to_mem_banked_2p_intf #(
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_DW),
+    .AXI_USER_WIDTH (AXI_UW),
+    .MEM_NUM_BANKS  (N_PAR_CUTS),
+    .MEM_ADDR_WIDTH (MEM_ADDR_WIDTH),
+    .MEM_DATA_WIDTH (CUT_DW),
+    .MEM_LATENCY    (1),
+    .TOPOLOGY       (tcdm_interconnect_pkg::LIC)
+  ) i_axi_to_mem_banked (
+    .clk_i,
+    .rst_ni,
+    .test_i              (1'b0),
+    .slv_a               (internal_a),
+    .slv_b               (internal_b),
+    .mem_req_o           (mem_req),
+    .mem_gnt_i           ({N_PAR_CUTS{1'b1}}),
+    .mem_add_o           (mem_addr),
+    .mem_wen_o           (mem_wen),
+    .mem_wdata_o         (mem_wdata),
+    .mem_be_o            (mem_be),
+    .mem_atop_o          (/* unused */),
+    .mem_rdata_i         (mem_rdata),
+    .axi_to_mem_busy_a_o (/* unused */),
+    .axi_to_mem_busy_b_o (/* unused */)
+  );
+
+  // Interface from memory array to memory cuts
+  localparam int unsigned WORD_IDX_OFF = 0; // output of `axi_to_mem_banked` is word-addressed
+  localparam int unsigned WORD_IDX_WIDTH = $clog2(CUT_N_WORDS);
+  localparam int unsigned ROW_IDX_OFF = WORD_IDX_OFF + WORD_IDX_WIDTH;
+  localparam int unsigned ROW_IDX_WIDTH = $clog2(N_SER_CUTS);
+
+  // Types for memory cuts
+  typedef logic [$clog2(CUT_N_WORDS)-1:0] cut_addr_t;
+  typedef logic [CUT_DW-1:0]              cut_data_t;
+
+  logic       [N_PAR_CUTS-1:0][N_SER_CUTS-1:0]    cut_req;
+  cut_addr_t  [N_PAR_CUTS-1:0]                    cut_addr_d, cut_addr_q;
+  cut_data_t  [N_PAR_CUTS-1:0][N_SER_CUTS-1:0]    cut_rdata;
+  logic       [N_PAR_CUTS-1:0][ROW_IDX_WIDTH-1:0] row_idx_d,  row_idx_q;
+
+  for (genvar iCol = 0; iCol < N_PAR_CUTS; iCol++) begin : gen_cols
+    assign cut_addr_d[iCol]
+        = mem_req[iCol] ? mem_addr[iCol][WORD_IDX_OFF+:WORD_IDX_WIDTH] : cut_addr_q[iCol];
+
+    if (ROW_IDX_WIDTH > 0) begin : gen_row_idx
+      assign row_idx_d[iCol]
+          = mem_req[iCol] ? mem_addr[iCol][ROW_IDX_OFF+:ROW_IDX_WIDTH] : row_idx_q[iCol];
+      always_comb begin
+        cut_req[iCol] = '0;
+        cut_req[iCol][row_idx_d[iCol]] = mem_req[iCol];
+      end
+      assign mem_rdata[iCol] = cut_rdata[iCol][row_idx_q[iCol]];
+
+    end else begin : gen_no_row_idx
+      assign cut_req[iCol][0] = mem_req[iCol];
+      assign mem_rdata[iCol] = cut_rdata[iCol][0];
+    end
+
+    for (genvar iRow = 0; iRow < N_SER_CUTS; iRow++) begin : gen_rows
+      sram #(
+        .DATA_WIDTH (CUT_DW),
+        .N_WORDS    (CUT_N_WORDS)
+      ) i_mem_cut (
+        .clk_i,
+        .rst_ni,
+        .req_i    (cut_req[iCol][iRow]),
+        .we_i     (mem_wen[iCol]),
+        .addr_i   (cut_addr_d[iCol]),
+        .wdata_i  (mem_wdata[iCol]),
+        .be_i     (mem_be[iCol]),
+        .rdata_o  (cut_rdata[iCol][iRow])
+      );
+    end
+  end
+
+  `FFARN(cut_addr_q, cut_addr_d, '0, clk_i, rst_ni)
+  `FFARN(row_idx_q, row_idx_d, '0, clk_i, rst_ni)
+
+  // Validate parameters and properties.
+  // pragma translate_off
+  initial begin
+    assert (AXI_AW > 0);
+    assert (AXI_AW % (2**$clog2(AXI_AW)) == 0);
+    assert (AXI_DW > 0);
+    assert (AXI_DW % (2**$clog2(AXI_DW)) == 0);
+    assert (N_BYTES > 0);
+    assert (N_BYTES % (2**$clog2(N_BYTES)) == 0);
+    assert (CUT_DW % (2**$clog2(CUT_DW)) == 0);
+    assert (CUT_DW >= 8);
+    assert (AXI_DW >= CUT_DW);
+    assert (CUT_N_WORDS % 2**$clog2(CUT_N_WORDS) == 0);
+    assert (N_BYTES % PAR_CUTS_N_BYTES == 0);
+  end
+  // pragma translate_on
+
+endmodule
diff --git a/hw/src/memories/prog_mem.sv b/hw/src/memories/prog_mem.sv
new file mode 100644
index 0000000..6397202
--- /dev/null
+++ b/hw/src/memories/prog_mem.sv
@@ -0,0 +1,163 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+`include "common_cells/registers.svh"
+
+/// Program memory shared by all clusters, with an additional port for the host to deploy handler
+/// code.
+module prog_mem #(
+  parameter int unsigned NumClusters = 0,
+  parameter int unsigned NumBytes = 0,
+  parameter int unsigned AddrWidth = 0,
+  parameter int unsigned DataWidth = 0,
+  parameter int unsigned IdWidth = 0,
+  parameter int unsigned UserWidth = 0,
+  parameter type req_t = logic,
+  parameter type resp_t = logic
+) (
+  input  logic                    clk_i,
+  input  logic                    rst_ni,
+
+  input  req_t  [NumClusters-1:0] cl_req_i,
+  output resp_t [NumClusters-1:0] cl_resp_o,
+  input  req_t                    host_req_i,
+  output resp_t                   host_resp_o
+);
+
+  // Types of input and output channels.
+  typedef logic [AddrWidth-1:0]   addr_t;
+  typedef logic [DataWidth-1:0]   data_t;
+  typedef logic [IdWidth-1:0]     id_t;
+  typedef logic [DataWidth/8-1:0] strb_t;
+  typedef logic [UserWidth-1:0]   user_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+
+  // Slave ports of multiplexer.
+  localparam int unsigned NumSlvPorts = NumClusters + 1;
+  req_t  [NumSlvPorts-1:0]  req;
+  resp_t [NumSlvPorts-1:0]  resp;
+  for (genvar i = 0; i < NumSlvPorts; i++) begin : gen_bind_slv_ports
+    if (i < NumClusters) begin : gen_bind_cluster
+      assign req[i] = cl_req_i[i];
+      assign cl_resp_o[i] = resp[i];
+    end else begin : gen_bind_host
+      assign req[i] = host_req_i;
+      assign host_resp_o = resp[i];
+    end
+  end
+
+  // Types of master ports of multiplexer.
+  parameter int unsigned MuxIdWidth = IdWidth + cf_math_pkg::idx_width(NumSlvPorts);
+  typedef logic [MuxIdWidth-1:0] mux_id_t;
+  `AXI_TYPEDEF_AW_CHAN_T(mux_aw_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(mux_b_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(mux_ar_t, addr_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(mux_r_t, data_t, mux_id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(mux_req_t, mux_aw_t, w_t, mux_ar_t)
+  `AXI_TYPEDEF_RESP_T(mux_resp_t, mux_b_t, mux_r_t)
+  mux_req_t  mux_req;
+  mux_resp_t mux_resp;
+  // Instantiation of multiplexer.
+  axi_mux #(
+    .SlvAxiIDWidth  (IdWidth),
+    .slv_aw_chan_t  (aw_t),
+    .mst_aw_chan_t  (mux_aw_t),
+    .w_chan_t       (w_t),
+    .slv_b_chan_t   (b_t),
+    .mst_b_chan_t   (mux_b_t),
+    .slv_ar_chan_t  (ar_t),
+    .mst_ar_chan_t  (mux_ar_t),
+    .slv_r_chan_t   (r_t),
+    .mst_r_chan_t   (mux_r_t),
+    .slv_req_t      (req_t),
+    .slv_resp_t     (resp_t),
+    .mst_req_t      (mux_req_t),
+    .mst_resp_t     (mux_resp_t),
+    .NoSlvPorts     (NumSlvPorts),
+    .MaxWTrans      (1),
+    .FallThrough    (1'b0),
+    .SpillAw        (1'b0),
+    .SpillW         (1'b0),
+    .SpillB         (1'b0),
+    .SpillAr        (1'b0),
+    .SpillR         (1'b0)
+  ) i_mux (
+    .clk_i,
+    .rst_ni,
+    .test_i       (1'b0),
+    .slv_reqs_i   (req),
+    .slv_resps_o  (resp),
+    .mst_req_o    (mux_req),
+    .mst_resp_i   (mux_resp)
+  );
+
+  // AXI-to-memory converter
+  logic   mem_req,
+          mem_req_q,
+          mem_we;
+  addr_t  axi_to_mem_addr;
+  data_t  mem_rdata,
+          mem_wdata;
+  strb_t  mem_strb;
+  axi_to_mem #(
+    .axi_req_t  (mux_req_t),
+    .axi_resp_t (mux_resp_t),
+    .AddrWidth  (AddrWidth),
+    .DataWidth  (DataWidth),
+    .IdWidth    (MuxIdWidth),
+    .NumBanks   (1),
+    .BufDepth   (1)
+  ) i_axi_to_mem (
+    .clk_i,
+    .rst_ni,
+    .busy_o       (/* unused */),
+    .axi_req_i    (mux_req),
+    .axi_resp_o   (mux_resp),
+    .mem_req_o    (mem_req),
+    .mem_gnt_i    (1'b1),
+    .mem_addr_o   (axi_to_mem_addr),
+    .mem_wdata_o  (mem_wdata),
+    .mem_strb_o   (mem_strb),
+    .mem_atop_o   (/* unsupported */),
+    .mem_we_o     (mem_we),
+    .mem_rvalid_i (mem_req_q),
+    .mem_rdata_i  (mem_rdata)
+  );
+  `FFARN(mem_req_q, mem_req, 1'b0, clk_i, rst_ni)
+
+  // Truncation of addresses into SRAM
+  localparam int unsigned NumWords = NumBytes / (DataWidth / 8);
+  localparam int unsigned ByteOffset = $clog2(DataWidth / 8);
+  localparam int unsigned MemAddrWidth = cf_math_pkg::idx_width(NumWords);
+  typedef logic [MemAddrWidth-1:0] mem_addr_t;
+  mem_addr_t mem_addr;
+  assign mem_addr = axi_to_mem_addr[ByteOffset+:MemAddrWidth];
+
+  // SRAM macro
+  sram #(
+    .DATA_WIDTH (DataWidth),
+    .N_WORDS    (NumWords)
+  ) i_sram (
+    .clk_i,
+    .rst_ni,
+    .req_i    (mem_req),
+    .we_i     (mem_we),
+    .addr_i   (mem_addr),
+    .wdata_i  (mem_wdata),
+    .be_i     (mem_strb),
+    .rdata_o  (mem_rdata)
+  );
+
+endmodule
diff --git a/hw/src/memories/sram.sv b/hw/src/memories/sram.sv
new file mode 100644
index 0000000..a42154b
--- /dev/null
+++ b/hw/src/memories/sram.sv
@@ -0,0 +1,52 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// TODO: Replace behavior with instantiation of cuts.
+
+module sram #(
+  parameter int unsigned DATA_WIDTH = 0,   // [bit]
+  parameter int unsigned N_WORDS    = 0,
+  parameter              SimInit    = "none",  
+  // Dependent parameters, do not override!
+  parameter int unsigned N_BYTES = DATA_WIDTH/8,
+  parameter type addr_t = logic[$clog2(N_WORDS)-1:0],
+  parameter type data_t = logic[DATA_WIDTH-1:0],
+  parameter type strb_t = logic[N_BYTES-1:0]
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  input  logic  req_i,
+  input  logic  we_i,
+  input  addr_t addr_i,
+  input  data_t wdata_i,
+  input  strb_t be_i,
+  output data_t rdata_o
+);
+
+  tc_sram #(
+    .NumWords     ( N_WORDS     ),
+    .DataWidth    ( DATA_WIDTH  ),
+    .ByteWidth    ( 8           ),
+    .NumPorts     ( 1           ),
+    .Latency      ( 1           ),
+    .SimInit      ( SimInit     ),
+    .PrintSimCfg  ( 1'b0        )
+  ) i_tc_sram (
+    .clk_i,
+    .rst_ni,
+    .req_i,
+    .we_i,
+    .addr_i,
+    .wdata_i,
+    .be_i,
+    .rdata_o
+  );
+
+endmodule
diff --git a/hw/src/pkt_scheduler/cluster_rb.sv b/hw/src/pkt_scheduler/cluster_rb.sv
new file mode 100644
index 0000000..2e7c719
--- /dev/null
+++ b/hw/src/pkt_scheduler/cluster_rb.sv
@@ -0,0 +1,190 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+/* 
+    An allocator which manages memory as a ring-buffer. All allocations requests 
+    are always served from the tail_ptr. It allocates only contiguous memory regions, so
+    an allocation cannot wrap around: 
+     - if head_ptr =< tail_ptr, the available space is max(mem_region_end - tail_ptr, head_ptr). 
+     - if head_ptr > tail_ptr, the available space is head_ptr - tail_ptr.
+
+    Free are not treated as FIFO pops, but they came with their own memory index, i.e., the index
+    at which the memory region to free starts, and size. A memory index to free is not necesserly
+    equal to the head_ptr but can be samewhere in between head_ptr and tail_ptr. The head_ptr is
+    moved forward only when there is a consecutive free memory region in front of it. 
+*/
+
+module cluster_rb #(
+    parameter int unsigned BuffMemLength = 1,
+    parameter int unsigned MemSlotSize = 64, //[B]
+
+    //derived parameters
+    parameter type elem_size_t = logic [$clog2(BuffMemLength):0],
+    parameter type elem_idx_t = logic [$clog2(BuffMemLength)-1:0],
+    parameter int unsigned NumSlots = BuffMemLength / MemSlotSize
+) (
+
+    input  logic        clk_i,
+    input  logic        rst_ni,
+
+    input  logic        alloc_valid_i,
+    output logic        alloc_ready_o,
+    input  elem_size_t  alloc_size_i,   //[B] 
+    output elem_idx_t   alloc_index_o,  //[B]
+
+    input  logic        free_valid_i,
+    input  elem_idx_t   free_index_i,   //[B]
+    input  elem_size_t  free_size_i,    //[B]
+
+    output elem_size_t  free_space_o    //[B]
+);
+
+    /* we take the minimum allocatable unit as parameter, this is MemSlotSize. 
+       Internally, we represent memory as a sequence of blocks of size MemSlotSize. 
+    */
+    typedef logic [$clog2(NumSlots)-1:0] slot_ptr_t;
+    typedef logic [$clog2(NumSlots):0]   slot_size_t;
+    
+    logic [NumSlots-1:0] bitmap_d;
+    logic [NumSlots-1:0] bitmap_q;
+
+    slot_ptr_t head_ptr_d, head_ptr_q;
+    slot_ptr_t tail_ptr_d, tail_ptr_q;
+    
+    slot_ptr_t push_idx, pop_idx;
+    slot_size_t push_size, pop_size;
+
+    logic [NumSlots*2-1:0]  bitmap_to_shift;
+    logic [NumSlots-1:0]    bitmap_shifted;
+
+    logic push_en, pop_en;
+
+    slot_ptr_t head_ptr_incr_lzc;
+    slot_size_t head_ptr_incr;
+    slot_size_t head_ptr_incr_max;
+    slot_size_t head_ptr_incr_real;
+    logic no_head_ptr_incr;
+
+    slot_size_t padding;
+    logic data_fits;
+
+    logic equal_full, equal_empty;
+
+    slot_size_t free_slots, free_slots_to_end, free_slots_to_head;
+
+    //the idea is to store the status of the memory blocks in a bitmap.
+    for (genvar i=0; i<NumSlots; i++) begin: gen_bitmap_logic
+        assign bitmap_d[i] = bitmap_q[i] ^ ((push_en && i >= push_idx && i < push_idx + push_size) || (pop_en && i >= pop_idx && i < pop_idx + pop_size));
+    end
+
+    //the bitmap is shifted right by head_ptr_q, so to let lzc count the number of consecutive free blocks and use 
+    //that information to update head_ptr_q. 
+
+    assign head_ptr_incr_max = (tail_ptr_q >= head_ptr_q) ? tail_ptr_q - head_ptr_q : tail_ptr_q + NumSlots - head_ptr_q;
+    assign head_ptr_incr = head_ptr_incr_lzc + no_head_ptr_incr;
+    assign head_ptr_incr_real = (head_ptr_incr_max > head_ptr_incr) ? head_ptr_incr : head_ptr_incr_max;
+
+    assign bitmap_to_shift = { bitmap_q, bitmap_q } ; // input is the 512 bit bitmap
+    assign bitmap_shifted =  bitmap_to_shift[head_ptr_q +: NumSlots];
+
+    //get increment of head_ptr;
+    lzc #(
+        .WIDTH  (NumSlots)
+    ) i_lzc_head_ptr_incr (
+        .in_i    (bitmap_shifted),
+        .cnt_o   (head_ptr_incr_lzc),
+        .empty_o (no_head_ptr_incr)
+    );
+
+    
+    assign push_en = data_fits && alloc_valid_i;
+    assign pop_en = free_valid_i;
+
+    assign pop_idx = free_index_i / MemSlotSize;
+    assign push_idx = tail_ptr_q + padding;
+
+    assign push_size = (alloc_size_i + MemSlotSize - 1) / MemSlotSize;
+    assign pop_size  = (free_size_i + MemSlotSize - 1) / MemSlotSize;
+
+    assign alloc_ready_o = push_en;
+    assign alloc_index_o = push_idx * MemSlotSize;
+
+    assign equal_full  = (head_ptr_q == tail_ptr_q && bitmap_q > 0);
+    assign equal_empty  = (head_ptr_q == tail_ptr_q && bitmap_q == 0);
+
+    //meaningful only if tail_ptr_q >= head_ptr_q
+    assign free_slots_to_end = NumSlots - tail_ptr_q;
+    assign free_slots_to_head = head_ptr_q;
+
+    assign free_space_o = free_slots * MemSlotSize;
+
+    //determine number of consecutive slots available
+    always_comb begin
+        free_slots = 0;
+        if (!equal_full) begin
+            if (head_ptr_q <= tail_ptr_q) begin   
+                free_slots = (free_slots_to_end > free_slots_to_head) ? free_slots_to_end : free_slots_to_head;
+            end
+            else begin
+                free_slots = head_ptr_q - tail_ptr_q;
+            end
+        end
+    end
+
+    always_comb begin
+        head_ptr_d = head_ptr_q + head_ptr_incr_real;
+        tail_ptr_d = (push_en) ? tail_ptr_q + padding + push_size : tail_ptr_q;
+
+        //if everything is quiet and the buffer is empty, reset the pointers to zero
+        //so to regain the full space.
+        if (!push_en && !pop_en && equal_empty) begin
+            head_ptr_d = '0;
+            tail_ptr_d = '0;
+        end
+    end
+
+    //check if data fits
+    always_comb begin
+        data_fits = 1'b0;
+        padding = '0;
+
+        if (!equal_full) begin
+            if (head_ptr_q <= tail_ptr_q) begin   
+                if (NumSlots - tail_ptr_q >= push_size) begin
+                    // |<- start    | <- pop   | <-push   [data fits here]   | <- end
+                    data_fits = 1'b1;
+                end
+                else if (push_size < head_ptr_q) begin //FIXME: this should be <= ?
+                    // |<- start  [data fits here]  | <- pop   | <-push   | <- end
+                    //push doesn't fit there, we start from 0    
+                    data_fits = 1'b1;
+                    padding = NumSlots - tail_ptr_q;
+                end
+            end
+            else if (tail_ptr_q - head_ptr_q >= push_size) begin
+                // |<- start  | <- push   [data fits here]  | <-pop   | <- end
+                data_fits = 1'b1;
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            bitmap_q <= '0;
+            head_ptr_q <= '0;
+            tail_ptr_q <= '0;
+        end else begin
+            bitmap_q <= bitmap_d;
+            head_ptr_q <= head_ptr_d;
+            tail_ptr_q <= tail_ptr_d;
+        end
+    end
+
+endmodule
diff --git a/hw/src/pkt_scheduler/cluster_scheduler.sv b/hw/src/pkt_scheduler/cluster_scheduler.sv
new file mode 100644
index 0000000..8a8c424
--- /dev/null
+++ b/hw/src/pkt_scheduler/cluster_scheduler.sv
@@ -0,0 +1,298 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+module cluster_scheduler #(
+    parameter int NUM_HERS_PER_CLUSTER  = 64,
+    parameter int L1_PKT_BUFF_SIZE      = 512,
+    parameter int L1_CLUSTER_BASE       = 0,
+    parameter int L1_CLUSTER_MEM_SIZE   = 0,
+    parameter int L1_RUNTIME_OFFSET     = 0,
+    parameter int TASKS_FIFO_DEPTH      = 1
+) (
+
+    input logic                                         clk_i,
+    input logic                                         rst_ni,
+
+    input logic [5:0]                                   cluster_id_i,
+
+    //task from scheduler
+    input  logic                                        task_valid_i,
+    output logic                                        task_ready_o,
+    input  handler_task_t                               task_descr_i,
+
+    //feedback to scheduler
+    output logic                                        feedback_valid_o,
+    input  logic                                        feedback_ready_i,
+    output feedback_descr_t                             feedback_o,
+
+    //dma request to DMA engine
+    output logic                                        dma_xfer_valid_o,
+    input  logic                                        dma_xfer_ready_i,
+    output transf_descr_32_t                            dma_xfer_o,
+
+    //dma response from DMA engine
+    input  logic                                        dma_resp_i,
+
+    //task_descr_t to HPU
+    output logic [NUM_CORES-1:0]                        hpu_task_valid_o,
+    input  logic [NUM_CORES-1:0]                        hpu_task_ready_i,
+    output hpu_handler_task_t                           hpu_task_o,
+
+    //feedback from HPUs
+    input  logic [NUM_CORES-1:0]                        hpu_feedback_valid_i,
+    output logic [NUM_CORES-1:0]                        hpu_feedback_ready_o,
+    input  task_feedback_descr_t [NUM_CORES-1:0]        hpu_feedback_i,
+
+    //activation signal from HPUs
+    input  logic [NUM_CORES-1:0]                        hpu_active_i,
+
+    //activation signal out
+    output logic                                        cluster_active_o
+);
+
+    localparam int unsigned PktBuffMemSlotSize = 64;
+    typedef logic [$clog2(L1_PKT_BUFF_SIZE):0]   pkt_buf_size_t;
+    typedef logic [$clog2(L1_PKT_BUFF_SIZE)-1:0] pkt_buf_idx_t;
+
+    logic [$clog2(NUM_HERS_PER_CLUSTER):0] to_pop_d;
+    logic [$clog2(NUM_HERS_PER_CLUSTER):0] to_pop_q;
+
+    //tasks which DMA xfers are still in-flight
+    logic        dma_req_empty;
+    logic        dma_req_full;
+    //set if a request has been popped (i.e., dma resp recvd + assigned to core)
+    logic        dma_req_pop, dma_req_pop_nz;
+    hpu_handler_task_t ready_task;
+    hpu_handler_task_t new_task;
+
+    //true if we can issue a DMA transfer a
+    logic can_issue_dma;
+
+    logic [31:0] l1_pkt_base_addr;
+    logic [31:0] l1_pkt_ptr;
+
+    //free HPUs
+    logic [$clog2(NUM_CORES)-1:0]   free_hpu_idx;
+    logic                           no_free_hpu;
+
+    //L1 packet buffer
+    pkt_buf_idx_t                   free_pkt_idx;
+    pkt_buf_idx_t                   feedback_pkt_idx;
+    pkt_buf_size_t                  pkt_buff_free_space;
+
+    //true if the HER allocator is ready
+    logic pkt_alloc_ready; //unused in synthesis
+
+    //internal state
+    typedef enum logic {Ready, WaitDMA} state_t;
+    state_t state_d, state_q;
+
+    transf_descr_32_t dma_xfer, dma_xfer_q, dma_xfer_d;
+
+    // buffer the tasks in a fifo
+    fifo_v3 #(
+        .dtype     (hpu_handler_task_t),
+        .DEPTH     (NUM_HERS_PER_CLUSTER)
+    ) i_dma_request_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (dma_req_full),
+        .empty_o   (dma_req_empty),
+        .usage_o   (),
+        .data_i    (new_task),
+        .push_i    (task_valid_i && task_ready_o),
+        .data_o    (ready_task),
+        .pop_i     (dma_req_pop)
+    );
+
+    //idle HPUs
+    lzc #(
+        .WIDTH  (NUM_CORES)
+    ) i_lzc_free_hpus (
+        .in_i    (hpu_task_ready_i),
+        .cnt_o   (free_hpu_idx),
+        .empty_o (no_free_hpu)
+    );
+
+    // Packet buffer allocator
+    cluster_rb #(
+        .BuffMemLength  (L1_PKT_BUFF_SIZE),
+        .MemSlotSize    (PktBuffMemSlotSize)
+    ) i_her_alloc (
+        .clk_i          (clk_i),
+        .rst_ni         (rst_ni),
+
+        .alloc_valid_i  (task_valid_i && task_ready_o),
+        .alloc_ready_o  (pkt_alloc_ready),
+        .alloc_size_i   (task_descr_i.pkt_size[$clog2(L1_PKT_BUFF_SIZE):0]),
+        .alloc_index_o  (free_pkt_idx),
+
+        .free_valid_i   (feedback_valid_o && feedback_ready_i),
+        .free_index_i   (feedback_pkt_idx),
+        .free_size_i    (hpu_feedback_arb_i.feedback_descr.pkt_size[$clog2(L1_PKT_BUFF_SIZE):0]),
+
+        .free_space_o   (pkt_buff_free_space)
+    );
+
+    // HPU feedbacks to cluster feedback arbiter
+    task_feedback_descr_t hpu_feedback_arb_i;
+    rr_arb_tree #(
+        .NumIn      (NUM_CORES),
+        .DataType   (task_feedback_descr_t),
+        .ExtPrio    (0),
+        .AxiVldRdy  (1),
+        .LockIn     (1)
+    ) i_hpu_feedback_rr_arb (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .rr_i       ('0),
+        .req_i      (hpu_feedback_valid_i),
+        .gnt_o      (hpu_feedback_ready_o),
+        .data_i     (hpu_feedback_i),
+        .gnt_i      (feedback_ready_i),
+        .req_o      (feedback_valid_o),
+        .data_o     (hpu_feedback_arb_i),
+        .idx_o      ()
+    );
+
+    assign cluster_active_o = (~hpu_active_i == '0);
+
+    assign l1_pkt_base_addr = (L1_CLUSTER_BASE + cluster_id_i * L1_CLUSTER_MEM_SIZE) + L1_PKT_BUFF_OFFSET;
+    assign l1_pkt_ptr       = l1_pkt_base_addr + free_pkt_idx;
+    assign feedback_pkt_idx = hpu_feedback_arb_i.pkt_ptr - l1_pkt_base_addr;
+
+    /*** Accepting tasks and starting DMA xfers ***/
+
+    //define a new task
+    assign new_task.handler_task = task_descr_i;
+    assign new_task.pkt_ptr      = l1_pkt_ptr;
+
+    //define DMA xfer
+    assign can_issue_dma = task_valid_i && task_ready_o && task_descr_i.pkt_size != '0;
+
+    assign dma_xfer.num_bytes     = task_descr_i.pkt_size;
+    assign dma_xfer.src_addr      = task_descr_i.pkt_addr;
+    assign dma_xfer.dst_addr      = l1_pkt_ptr;
+
+    assign dma_xfer.decouple      = 1'b1;
+    assign dma_xfer.deburst       = 1'b0;
+    assign dma_xfer.serialize     = 1'b0; // TODO: connect me!
+
+    assign dma_xfer_d = (state_q == Ready) ? dma_xfer : dma_xfer_q;
+    assign dma_xfer_o = (state_q == Ready) ? dma_xfer : dma_xfer_q;
+    assign dma_xfer_valid_o = (state_d == Ready && can_issue_dma) || (state_q == WaitDMA);
+
+    //we are ready to accept new tasks if
+    //  - we are in Ready state AND
+    //  - we can buffer the new DMA xfer AND
+    //  - we have an HER in L1 where we can copy the L2 HER
+    //This is a bit redundant because we expect the scheduler to not forward
+    //us tasks if we are at capacity.
+    assign task_ready_o = (state_q == Ready) && (!dma_req_full) && (pkt_buff_free_space >= task_descr_i.pkt_size);
+
+    always_comb begin
+        state_d = state_q;
+
+        case (state_q)
+            Ready: begin
+                //we don't issue a DMA transfer for zero-byte task (e.g., header, completion)
+                if (can_issue_dma) begin
+                    state_d = (dma_xfer_ready_i) ? Ready : WaitDMA;
+                end
+            end
+
+            WaitDMA: begin
+                if (dma_xfer_ready_i) begin
+                    state_d = Ready;
+                end
+            end
+        endcase
+    end
+
+    /*** Other side of the FIFO: popping and assigning to free HPUs ***/
+
+    //we pop if there is a free HPU and if there is a completed xfer
+    assign dma_req_pop    = !dma_req_empty && !no_free_hpu && (to_pop_q > 0 || ready_task.handler_task.pkt_size == 0);
+
+    //this gets asserted if we are popping an entry associated with an actual DMA transfer.
+    assign dma_req_pop_nz = !dma_req_empty && !no_free_hpu && to_pop_q > 0 && ready_task.handler_task.pkt_size > 0;
+
+    //ready hput tasks goes to all HPUs' outputs but only one will be enabled
+    assign hpu_task_o = ready_task;
+    for (genvar i = 0; i < NUM_CORES; i++) begin : gen_hpu_task
+        assign hpu_task_valid_o[i] = dma_req_pop & (i == free_hpu_idx);
+    end
+
+    /*** Feedback forwarding ***/
+    assign feedback_o = hpu_feedback_arb_i.feedback_descr;
+
+
+    /*** Internal state ***/
+
+    //count how many DMA xfers can be popped.
+    //+1 if we get a DMA completion but do not pop at this cycle (e.g., no free HPU)
+    //-1 if we can pop at this cycle but did not get a DMA completion
+    //+0 if we get a DMA completion and also pop in this cycle
+    always_comb begin
+        case ({dma_resp_i, dma_req_pop_nz})
+            2'b10   : to_pop_d = to_pop_q + 1;
+            2'b01   : to_pop_d = to_pop_q - 1;
+            default : to_pop_d = to_pop_q;
+        endcase
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            to_pop_q <= '0;
+            state_q <= Ready;
+            dma_xfer_q <= '0;
+        end else begin
+            to_pop_q <= to_pop_d;
+            state_q <= state_d;
+            dma_xfer_q <= dma_xfer_d;
+        end
+    end
+
+    `ifndef VERILATOR
+    // pragma translate_off
+    initial begin
+        forever begin
+            @(posedge clk_i);
+            if (task_valid_i && task_ready_o) begin
+                $display("%0d CLUSTER %0d got task (msg_id: %0d; size: %0d; addr: %0d)!", $time, cluster_id_i, task_descr_i.msgid, task_descr_i.pkt_size, task_descr_i.pkt_addr);
+
+                if (dma_xfer_valid_o && dma_xfer_ready_i && dma_xfer.src_addr[5:0] != '0) begin
+                    $display("WARNING: source address of DMA transfer is not 512-bit aligned: this will negatively impact performance!");
+                end
+                if (dma_xfer_valid_o && dma_xfer_ready_i && dma_xfer.dst_addr[5:0] != '0) begin
+                    $display("WARNING: destination address of DMA transfer is not 512-bit aligned: this will negatively impact performance!");
+                end
+            end
+        end
+    end
+
+    initial begin : p_assertions
+
+        assert property (@(posedge clk_i) (dma_req_pop) |-> (!dma_req_empty)) else
+            $fatal(1, "We cannot pop from an empty queue!");
+
+        assert property (@(posedge clk_i) (task_valid_i && task_ready_o) |-> (pkt_buff_free_space >= task_descr_i.pkt_size)) else
+            $fatal(1, "We received a packet that cannot store!");
+
+    end
+    // pragma translate_on
+    `endif
+
+endmodule
\ No newline at end of file
diff --git a/hw/src/pkt_scheduler/fifo_engine.sv b/hw/src/pkt_scheduler/fifo_engine.sv
new file mode 100644
index 0000000..116bd7f
--- /dev/null
+++ b/hw/src/pkt_scheduler/fifo_engine.sv
@@ -0,0 +1,221 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+// this does not work if we are pushing and popping at the same time
+// from a queue of size 0
+module fifo_engine #(
+    //dynamic cells
+    parameter int NUM_CELLS = 64,
+    parameter int NUM_FIFO  = 16,
+    parameter int NUM_STATIC_CELLS_PER_FIFO = 4,
+    parameter type elem_t = logic,
+    
+    //do not touch!
+    parameter int TOT_STATIC_CELLS = NUM_STATIC_CELLS_PER_FIFO * NUM_FIFO,
+    parameter int TOT_CELLS = TOT_STATIC_CELLS + NUM_CELLS,
+    parameter type fifo_id_t = logic [$clog2(NUM_FIFO)-1:0],
+    parameter type cell_id_t = logic [$clog2(TOT_CELLS)-1:0]
+) (
+    input  logic                 clk_i,
+    input  logic                 rst_ni,
+
+    //push interface
+    input  elem_t                new_el_i,
+    input  logic                 push_i,
+    input  fifo_id_t             fifo_push_id_i,
+
+    //pop interface
+    input  logic                 pop_i,
+    input  fifo_id_t             fifo_pop_id_i,
+    output elem_t                data_o, 
+
+    //output interface
+    output logic                 empty_o,
+    output logic [NUM_FIFO-1:0]  fifo_full_o
+);
+
+    typedef struct packed {
+        cell_id_t next;
+        logic is_last;
+    } cell_t;
+
+    localparam int unsigned ELEM_SIZE   = $bits(elem_t);
+    localparam int unsigned ELEM_SIZE_B = $bits(elem_t)/8;
+
+    cell_t [TOT_CELLS-1:0] cells_q;
+    cell_t [TOT_CELLS-1:0] cells_d;
+
+    logic [TOT_CELLS-1:0] free_cells_d;
+    logic [TOT_CELLS-1:0] free_cells_q;
+
+    cell_id_t [NUM_FIFO-1:0] fifo_head_d;
+    cell_id_t [NUM_FIFO-1:0] fifo_head_q;
+
+    cell_id_t [NUM_FIFO-1:0] fifo_last_d;
+    cell_id_t [NUM_FIFO-1:0] fifo_last_q;
+
+    logic [NUM_FIFO-1:0] fifo_empty_q;
+    logic [NUM_FIFO-1:0] fifo_empty_d;
+
+    logic [NUM_FIFO-1:0][$clog2(NUM_STATIC_CELLS_PER_FIFO):0] fifo_static_occup_q;
+    logic [NUM_FIFO-1:0][$clog2(NUM_STATIC_CELLS_PER_FIFO):0] fifo_static_occup_d;
+
+    cell_id_t free_dynamic_cell_idx;
+    cell_id_t free_static_cell_idx, free_static_cell_idx_lzc;
+    cell_id_t push_cell_idx, pop_cell_idx;
+    logic no_free_dynamic_cells, no_free_static_cells;
+    logic pushing_to_static;
+    logic popping_from_static;
+
+    // free dynamic slots
+    assign free_dynamic_cell_idx[$clog2(TOT_CELLS)-1:$clog2(NUM_CELLS)] = '0;
+    lzc #(
+        .WIDTH  (NUM_CELLS)
+    ) i_lzc_dynamic_free_slots (
+        .in_i    (~(free_cells_q[NUM_CELLS-1:0])),
+        .cnt_o   (free_dynamic_cell_idx[$clog2(NUM_CELLS)-1:0]),
+        .empty_o (no_free_dynamic_cells)
+    );
+
+    // free static slots
+    assign free_static_cell_idx = free_static_cell_idx_lzc + NUM_CELLS;
+    assign free_static_cell_idx_lzc[$clog2(TOT_CELLS)-1:$clog2(TOT_STATIC_CELLS)] = '0;
+    lzc #(
+        .WIDTH  (TOT_STATIC_CELLS)
+    ) i_lzc_static_free_slots (
+        .in_i    (~(free_cells_q[TOT_CELLS-1:NUM_CELLS])),
+        .cnt_o   (free_static_cell_idx_lzc[$clog2(TOT_STATIC_CELLS)-1:0]),
+        .empty_o (no_free_static_cells)
+    );
+
+    //memory for storing FIFO entries
+    elem_t fifo_data_ignored;
+    tc_sram #(
+        .NumWords   (TOT_CELLS),
+        .DataWidth  (ELEM_SIZE),
+        .NumPorts   (2)
+    ) i_fifo_data (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .req_i      ({push_i, 1'b1}),
+        .we_i       ({push_i, 1'b0}),
+        .addr_i     ({push_cell_idx, pop_cell_idx}),
+        .wdata_i    ({new_el_i, {ELEM_SIZE{1'b0}}}),
+        .be_i       ({{ELEM_SIZE_B{1'b1}}, {ELEM_SIZE_B{1'b0}}}),
+        .rdata_o    ({fifo_data_ignored, data_o})
+    );
+
+    //output 
+    assign empty_o = (free_cells_q == '0);  
+    
+    for (genvar i=0; i<NUM_FIFO; i++) begin
+        assign fifo_full_o[i] = no_free_dynamic_cells && (fifo_static_occup_q[i] == NUM_STATIC_CELLS_PER_FIFO);
+    end
+
+    //occupation
+    //here, by using fifo_static_occup_q, we are allowing that an element is pushed to a dynamic
+    //cell even if there is a static one that just freed up (pop in the same cycle on the same fifo).
+    //This should not be a big issue because, if we get push, we assume that the pusher chekes
+    //that !fifo_full[i] (where i is the fifo where we are pushing too). If this assumption holds,
+    //the push succeeds even if it goes to a dynamic cell. 
+    assign pushing_to_static = (fifo_static_occup_q[fifo_push_id_i] < NUM_STATIC_CELLS_PER_FIFO); 
+    assign push_cell_idx = (pushing_to_static) ? free_static_cell_idx : free_dynamic_cell_idx;
+    assign popping_from_static = (fifo_head_q[fifo_pop_id_i] >= NUM_CELLS);
+
+    assign pop_cell_idx = fifo_head_q[fifo_pop_id_i];
+
+    always_comb begin
+        free_cells_d = free_cells_q;
+
+        if (push_i) begin
+            free_cells_d[push_cell_idx] = 1'b1;
+        end
+
+        if (pop_i) begin
+            free_cells_d[fifo_head_q[fifo_pop_id_i]] = 1'b0;
+        end
+    end
+
+    //static cells occupation
+    always_comb begin
+        fifo_static_occup_d = fifo_static_occup_q;
+
+        if (push_i && pop_i && fifo_push_id_i == fifo_pop_id_i) begin
+            //special case: we are pushing and popping from the same MPQ
+            case ({pushing_to_static, popping_from_static}) 
+                2'b10: fifo_static_occup_d[fifo_push_id_i] = fifo_static_occup_q[fifo_push_id_i] + 1;
+                2'b01: fifo_static_occup_d[fifo_push_id_i] = fifo_static_occup_q[fifo_push_id_i] - 1; 
+            endcase
+        end else begin
+            //we are popping/pushing on different MPQs or we are either popping or pushing
+            //to the same MPQ. 
+            if (push_i && pushing_to_static) begin
+                fifo_static_occup_d[fifo_push_id_i] = fifo_static_occup_q[fifo_push_id_i] + 1;
+            end
+
+            if (pop_i && popping_from_static) begin
+                fifo_static_occup_d[fifo_pop_id_i] = fifo_static_occup_q[fifo_pop_id_i] - 1;
+            end
+        end
+    end
+
+    //pointers
+    always_comb begin
+        fifo_last_d = fifo_last_q;
+        fifo_head_d = fifo_head_q;
+        cells_d = cells_q;
+        fifo_empty_d = fifo_empty_q;
+
+        if (push_i && pop_i && fifo_push_id_i == fifo_pop_id_i && cells_q[fifo_head_q[fifo_push_id_i]].is_last) begin
+            fifo_head_d[fifo_pop_id_i] = push_cell_idx;
+            fifo_last_d[fifo_push_id_i] = push_cell_idx;
+
+            cells_d[push_cell_idx].is_last = 1'b1;
+            
+        end else begin
+            if (push_i) begin
+
+                fifo_last_d[fifo_push_id_i] = push_cell_idx;
+                cells_d[push_cell_idx].is_last = 1'b1;
+
+                if (fifo_empty_q[fifo_push_id_i]) begin
+                    fifo_head_d[fifo_push_id_i] = push_cell_idx;
+                    fifo_empty_d[fifo_push_id_i] = 1'b0;
+                end else begin
+                    cells_d[fifo_last_q[fifo_push_id_i]].next = push_cell_idx;
+                    cells_d[fifo_last_q[fifo_push_id_i]].is_last = 1'b0;    
+                end
+            end
+
+            if (pop_i) begin
+                fifo_head_d[fifo_pop_id_i] = cells_q[fifo_head_q[fifo_pop_id_i]].next;
+                fifo_empty_d[fifo_pop_id_i] = cells_q[fifo_head_q[fifo_pop_id_i]].is_last;
+            end
+        end
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            cells_q <= '0;
+            free_cells_q <= '0;
+            fifo_head_q <= '0;
+            fifo_last_q <= '0;
+            fifo_empty_q <= '1;
+            fifo_static_occup_q <= '0;
+        end else begin
+            cells_q <= cells_d;
+            free_cells_q <= free_cells_d;
+            fifo_head_q <= fifo_head_d;
+            fifo_last_q <= fifo_last_d;
+            fifo_empty_q <= fifo_empty_d;    
+            fifo_static_occup_q <= fifo_static_occup_d;
+        end
+    end
+endmodule
diff --git a/hw/src/pkt_scheduler/hpu_driver.sv b/hw/src/pkt_scheduler/hpu_driver.sv
new file mode 100644
index 0000000..6c738b9
--- /dev/null
+++ b/hw/src/pkt_scheduler/hpu_driver.sv
@@ -0,0 +1,884 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+module hpu_driver #(
+    parameter int C_CORE_ID            = 0,
+    parameter int L1_PKT_BUFF_SIZE     = 512,
+    parameter int NUM_CLUSTERS         = 4,
+    parameter int NUM_SCRATCHPADS      = 1,
+    parameter int NUM_HERS_PER_CLUSTER = 1,
+    parameter int L1_CLUSTER_BASE      = 0,
+    parameter int L1_CLUSTER_MEM_SIZE  = 0,
+    parameter int L1_RUNTIME_OFFSET    = 0,
+    parameter int L1_SCRATCHPAD_SIZE   = 4096,
+    parameter int NUM_CMDS             = 4,
+    parameter int N_PMP_ENTRIES        = 16
+) (
+    input logic                   clk_i,
+    input logic                   rst_ni,
+
+    input logic [5:0]             cluster_id_i,
+
+    //task in
+    input  logic                  hpu_task_valid_i,
+    output logic                  hpu_task_ready_o, 
+    input  hpu_handler_task_t     hpu_task_i,
+
+    //feedback out
+    output logic                  hpu_feedback_valid_o,
+    input  logic                  hpu_feedback_ready_i,
+    output task_feedback_descr_t  hpu_feedback_o,
+
+    //high if we are ready to accept tasks
+    output logic                  hpu_active_o,
+
+    //core interface
+    XBAR_PERIPH_BUS.Slave         hpu_driver_slave_i,
+
+    //high if this core has no pending DMA requests
+    input logic                   no_dma_req_pending_i,
+
+    //command out
+    input  logic                  cmd_ready_i,
+    output logic                  cmd_valid_o,
+    output pspin_cmd_t            cmd_o,
+
+    //command completion notification in
+    input  logic                  cmd_resp_valid_i,
+    input  pspin_cmd_resp_t       cmd_resp_i,
+
+    //PMP configuration
+    output logic pmp_conf_override_o,
+    output logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_o,
+    output logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_o
+);
+
+    logic no_pending_cmd;
+
+    //request destination: 0: task_frontend; 1: cmd_frontend;
+    logic [1:0] add_type_d;
+    logic [1:0] add_type_q;
+    assign add_type_d = hpu_driver_slave_i.add[8:7];
+
+    //word idx (max 32 words per add_type)
+    //logic [4:0] add_idx;
+    //assign add_idx = hpu_driver_slave_i.add[6:2];
+
+    //tf: task frontend; cf: cmd frontend
+    logic [3:0]       frontend_req;
+    logic [3:0]       frontend_gnt;
+    logic [3:0]       frontend_r_valid;
+    logic [3:0][31:0] frontend_r_rdata;
+
+    logic can_send_feedback;
+    logic cmd_resp_valid;
+    logic disable_commands;
+
+    //NOTE: frontends 2 and 3 are unused (reserved for future extensions)
+    for (genvar i=0; i<4; i++) begin
+        assign frontend_req[i] = hpu_driver_slave_i.req && (add_type_d == i);
+    end
+
+    for (genvar i=2; i<4; i++) begin
+        assign frontend_gnt[i] = 1'b0;
+        assign frontend_r_valid[i] = 1'b0;
+        assign frontend_r_rdata[i] = '0;
+    end
+
+    assign hpu_driver_slave_i.gnt     = frontend_gnt[add_type_d];
+
+    //we need to remember which output to pick because this will (eventually)
+    //be valid at the next cycle.
+    assign hpu_driver_slave_i.r_rdata = frontend_r_rdata[add_type_q];
+    assign hpu_driver_slave_i.r_valid = frontend_r_valid[add_type_q];
+
+    assign can_send_feedback = no_dma_req_pending_i && no_pending_cmd;
+
+    assign cmd_resp_valid = cmd_resp_valid_i && cmd_resp_i.cmd_id.cluster_id == cluster_id_i && cmd_resp_i.cmd_id.core_id == C_CORE_ID;
+
+    task_frontend #(
+        .C_CORE_ID                 (C_CORE_ID),
+        .L1_PKT_BUFF_SIZE          (L1_PKT_BUFF_SIZE),
+        .NUM_CLUSTERS              (NUM_CLUSTERS),
+        .NUM_SCRATCHPADS           (NUM_SCRATCHPADS),
+        .NUM_HERS_PER_CLUSTER      (NUM_HERS_PER_CLUSTER),
+        .L1_CLUSTER_BASE           (L1_CLUSTER_BASE),
+        .L1_CLUSTER_MEM_SIZE       (L1_CLUSTER_MEM_SIZE),
+        .L1_RUNTIME_OFFSET         (L1_RUNTIME_OFFSET),
+        .L1_SCRATCHPAD_SIZE        (L1_SCRATCHPAD_SIZE),
+        .N_PMP_ENTRIES             (N_PMP_ENTRIES)
+    ) i_task_frontend (
+        .clk_i                     (clk_i),
+        .rst_ni                    (rst_ni),
+        .cluster_id_i              (cluster_id_i),
+        .hpu_task_valid_i          (hpu_task_valid_i),
+        .hpu_task_ready_o          (hpu_task_ready_o),
+        .hpu_task_i                (hpu_task_i),
+        .hpu_feedback_valid_o      (hpu_feedback_valid_o),
+        .hpu_feedback_ready_i      (hpu_feedback_ready_i),
+        .hpu_feedback_o            (hpu_feedback_o),
+        .hpu_active_o              (hpu_active_o),
+        .req_i                     (frontend_req[0]),
+        .add_i                     (hpu_driver_slave_i.add),
+        .wen_ni                    (hpu_driver_slave_i.wen),
+        .wdata_i                   (hpu_driver_slave_i.wdata),
+        .be_i                      (hpu_driver_slave_i.be),
+        .gnt_o                     (frontend_gnt[0]),
+        .r_rdata_o                 (frontend_r_rdata[0]),
+        .r_valid_o                 (frontend_r_valid[0]),
+        .can_send_feedback_i       (can_send_feedback),
+        .pmp_conf_override_o       (pmp_conf_override_o),
+        .pmp_cfg_o                 (pmp_cfg_o),
+        .pmp_addr_o                (pmp_addr_o),
+        .disable_commands_o        (disable_commands)
+    );
+
+    cmd_frontend #(
+        .C_CORE_ID                 (C_CORE_ID),
+        .NUM_CMDS                  (NUM_CMDS),
+        .NUM_BUFFERED_CMD          (NUM_CMDS)
+    ) i_cmd_frontend (
+        .clk_i                     (clk_i),
+        .rst_ni                    (rst_ni),
+        .cluster_id_i              (cluster_id_i),
+        .req_i                     (frontend_req[1]),
+        .add_i                     (hpu_driver_slave_i.add),
+        .wen_ni                    (hpu_driver_slave_i.wen),
+        .wdata_i                   (hpu_driver_slave_i.wdata),
+        .be_i                      (hpu_driver_slave_i.be),
+        .gnt_o                     (frontend_gnt[1]),
+        .r_rdata_o                 (frontend_r_rdata[1]),
+        .r_valid_o                 (frontend_r_valid[1]),
+
+        .cmd_resp_valid_i          (cmd_resp_valid),
+        .cmd_resp_i                (cmd_resp_i),
+
+        .disabled_i                (disable_commands),
+        .no_pending_cmd_o          (no_pending_cmd),
+
+        .cmd_ready_i               (cmd_ready_i),
+        .cmd_valid_o               (cmd_valid_o),
+        .cmd_o                     (cmd_o)
+    );
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            add_type_q <= '0;
+        end else begin
+            add_type_q <= add_type_d;
+        end
+    end
+
+endmodule
+
+
+module task_frontend #(
+    parameter int C_CORE_ID            = 0,
+    parameter int L1_PKT_BUFF_SIZE     = 512,
+    parameter int NUM_CLUSTERS         = 4,
+    parameter int NUM_SCRATCHPADS      = 1,
+    parameter int NUM_HERS_PER_CLUSTER = 1,
+    parameter int L1_CLUSTER_BASE      = 0,
+    parameter int L1_CLUSTER_MEM_SIZE  = 0,
+    parameter int L1_RUNTIME_OFFSET    = 0,
+    parameter int L1_SCRATCHPAD_SIZE   = 4096,
+    parameter int N_PMP_ENTRIES        = 16
+) (
+    input logic                   clk_i,
+    input logic                   rst_ni,
+
+    input logic [5:0]             cluster_id_i,
+
+    //task in
+    input  logic                  hpu_task_valid_i,
+    output logic                  hpu_task_ready_o, 
+    input  hpu_handler_task_t     hpu_task_i,
+
+    //feedback out
+    output logic                  hpu_feedback_valid_o,
+    input  logic                  hpu_feedback_ready_i,
+    output task_feedback_descr_t  hpu_feedback_o,
+
+    output logic                  hpu_active_o,
+
+    input  logic                  req_i,
+    input  logic [31:0]           add_i,
+    input  logic                  wen_ni,
+    input  logic [31:0]           wdata_i,
+    input  logic [3:0]            be_i,
+    output logic                  gnt_o,
+    output logic [31:0]           r_rdata_o,
+    output logic                  r_valid_o,
+
+    output logic                  disable_commands_o,
+    input  logic                  can_send_feedback_i,
+
+    output logic                  pmp_conf_override_o,
+    output logic                  [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_o,
+    output logic                  [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_o
+);
+
+    typedef enum logic [1:0] {Init, Idle, Running, SendingFeedback} state_t;
+    state_t state_d, state_q;
+
+    hpu_handler_task_t current_task_q, current_task_d;
+
+    logic trigger_feedback;
+
+    logic valid_d, valid_q;
+    logic [31:0] rdata_d, rdata_q;
+
+    logic [$clog2(NUM_SCRATCHPADS)-1:0] scratchpad_id;
+    logic [$clog2(NUM_CLUSTERS)-1:0] home_cluster_id;
+
+    logic [31:0] l1_pkt_base_addr; // in this cluster
+    logic [NUM_CLUSTERS-1:0][31:0] l1_scratchpad_addr; //in the home cluster
+
+    logic [31:0] l1_base_addr;
+    logic [31:0] l1_home_base_addr;
+    logic [31:0] l1_pkt_addr;
+
+    logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_q;
+    logic [N_PMP_ENTRIES-1:0] [31:0] pmp_addr_d;
+    logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_q;
+    logic [N_PMP_ENTRIES-1:0] [7:0]  pmp_cfg_d;
+
+
+    logic [31:0] handler_error_code;
+    logic handler_error;
+
+    //buffer feedback waiting for command to complete
+    //NOTE: only one feedback at time can be buffered with this implementation!
+    task_feedback_descr_t hpu_feedback;
+    logic feedback_buff_full, feedback_buff_empty;
+    logic feedback_buff_push;
+    fifo_v3 #(
+        .dtype     (task_feedback_descr_t),
+        .DEPTH     (1)
+    ) i_hpu_cmd_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (feedback_buff_full),
+        .empty_o   (feedback_buff_empty),
+        .usage_o   (),
+        .data_i    (hpu_feedback),
+        .push_i    (feedback_buff_push),
+        .data_o    (hpu_feedback_o),
+        .pop_i     (hpu_feedback_ready_i && hpu_feedback_valid_o)
+    ); 
+
+    assign feedback_buff_push = !feedback_buff_full && (trigger_feedback || state_q==SendingFeedback);
+    assign disable_commands_o = !feedback_buff_empty;
+
+    assign r_rdata_o = rdata_q;
+    assign r_valid_o = valid_q;
+
+    //this way of determining addresses is super ugly but don't know how to make it nicer
+    assign scratchpad_id = current_task_q.handler_task.msgid[$clog2(NUM_CLUSTERS)+$clog2(NUM_SCRATCHPADS)-1:$clog2(NUM_CLUSTERS)];
+    assign home_cluster_id = current_task_q.handler_task.msgid[$clog2(NUM_CLUSTERS)-1:0];
+    assign l1_base_addr = (L1_CLUSTER_BASE + cluster_id_i * L1_CLUSTER_MEM_SIZE);
+    assign l1_pkt_base_addr = l1_base_addr + L1_RUNTIME_OFFSET;
+    assign l1_pkt_addr = current_task_q.pkt_ptr;
+
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin: gen_scratchpad_addresses
+        assign l1_scratchpad_addr[i] = L1_CLUSTER_BASE + (i * L1_CLUSTER_MEM_SIZE) + L1_SCRATCHPAD_OFFSET + current_task_q.handler_task.scratchpad_addr[i];
+    end
+
+    //building feedback
+    assign hpu_feedback.pkt_ptr                         = current_task_q.pkt_ptr;
+    assign hpu_feedback.feedback_descr.pkt_addr         = current_task_q.handler_task.pkt_addr;
+    assign hpu_feedback.feedback_descr.msgid            = current_task_q.handler_task.msgid;
+    assign hpu_feedback.feedback_descr.pkt_size         = current_task_q.handler_task.pkt_size;
+    assign hpu_feedback.feedback_descr.trigger_feedback = current_task_q.handler_task.trigger_feedback;
+
+    assign hpu_task_ready_o = (state_q == Idle);
+    assign hpu_feedback_valid_o = can_send_feedback_i && !feedback_buff_empty;
+
+    assign hpu_active_o = state_q != Init;
+
+    //TODO: this whole part needs to be fixed. I'm whitelisting more than needed.
+    assign pmp_conf_override_o = 1'b1;
+    assign pmp_addr_o = pmp_addr_q;
+    assign pmp_cfg_o = pmp_cfg_q;
+
+    //PMP configuration: L - WIRI(2) - A(2) - X - W -R
+
+    // PMP: runtime code
+    //I'm giving the full program code for now
+    //TODO: get runtime address/size correctly
+    assign pmp_cfg_d[0] = 8'b0_00_11_1_0_1;
+    assign pmp_addr_d[0] = 32'h1d07_FFFF;
+
+    // PMP: stack
+    //TODO: get stack address correctly
+    //TODO: there is no point in keeping the configuration in a FF.
+    assign pmp_cfg_d[1] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[1][31:24] = l1_base_addr[31:24];
+    assign pmp_addr_d[1][23:0] = 24'h7F_FFFF;
+
+    // PMP: peripherals 
+    assign pmp_cfg_d[2] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[2] = 32'h1b7F_FFFF;
+
+    // PMP: packet memory (L1)
+    assign pmp_cfg_d[3] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[3][31:12] = l1_pkt_addr[31:12];
+    assign pmp_addr_d[3][11:0] = 12'h7FF; // 4 KiB TODO: fix
+
+    // PMP: packet memory (L2)
+    assign pmp_cfg_d[4] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[4][31:12] = current_task_q.handler_task.pkt_addr[31:12];
+    assign pmp_addr_d[4][11:0] = 12'h7FF; // 4 KiB TODO: fix
+
+    // PMP: handler code
+    assign pmp_cfg_d[5] = 8'b0_00_11_1_0_1;
+    assign pmp_addr_d[5][31:12] = current_task_q.handler_task.handler_fun[31:12];
+    assign pmp_addr_d[5][11:0] = 12'h7FF; // 4 KiB TODO: fix
+
+    // PMP: handler memory
+    assign pmp_cfg_d[6] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[6][31:20] = current_task_q.handler_task.handler_mem_addr[31:20];
+    assign pmp_addr_d[6][19:0]  = 20'h7FFFF; // 4 MiB TODO: fix
+
+    // PMP: stdout virtual device
+    assign pmp_cfg_d[7] = 8'b0_00_11_0_1_0;
+    assign pmp_addr_d[7][31:0] = 32'h1a10_7fff;
+ 
+    // PMP: beginning of L2 handler memory (for, e.g., .rodata)
+    assign pmp_cfg_d[8] = 8'b0_00_11_0_1_1;
+    assign pmp_addr_d[8][31:0] = 32'h1c00_7fff;
+
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin : gen_pmp_scratchpad
+        assign pmp_cfg_d[9+i] = 8'b0_00_11_0_1_1;
+        assign pmp_addr_d[9+i][31:12] = l1_scratchpad_addr[i][31:12];
+        assign pmp_addr_d[9+i][11:0] = 12'h7FF; // 4 KiB TODO: fix
+    end
+
+    for (genvar i=9+NUM_CLUSTERS; i<N_PMP_ENTRIES; i++) begin
+        assign pmp_cfg_d[i] = '0;
+        assign pmp_addr_d[i] = '0;
+    end
+
+    always_comb begin
+        state_d = state_q;
+        current_task_d = current_task_q;
+
+        case (state_q)
+            Init: begin
+                if (req_i) begin
+                    state_d = Idle;
+                end
+            end
+            Idle: begin
+                if (hpu_task_valid_i) begin
+                    state_d = (hpu_task_i.handler_task.handler_fun == '0) ? SendingFeedback : Running;
+                    current_task_d = hpu_task_i;
+                end
+            end 
+
+            Running: begin 
+                if (trigger_feedback) begin
+                    state_d = (feedback_buff_full) ? SendingFeedback : Idle;
+                end
+            end
+
+            SendingFeedback: begin
+                if (!feedback_buff_full) begin
+                    state_d = Idle;
+                end
+            end
+
+            default: begin 
+                state_d = Idle;
+            end
+
+        endcase
+    end
+        
+    always_comb begin   
+        gnt_o = 1'b0;    
+        trigger_feedback = 1'b0;
+        rdata_d = rdata_q;
+        valid_d = 1'b0;
+        handler_error_code = '0;
+        handler_error = 1'b0;
+
+        if (state_q == Running && req_i) begin
+            gnt_o = 1'b1;     
+            valid_d = 1'b1;
+            
+            case (add_i[7:0]) 
+
+                /* Task info */
+                8'h00: begin //handler function
+                    rdata_d = current_task_q.handler_task.handler_fun; 
+                end
+                8'h04: begin //handler function size (not needed?)
+                    rdata_d = current_task_q.handler_task.handler_fun_size;
+                end
+                8'h08: begin //handler memory address (L2)
+                    rdata_d = current_task_q.handler_task.handler_mem_addr;
+                end
+                8'h0c: begin //handler memory size 
+                    rdata_d = current_task_q.handler_task.handler_mem_size;
+                end
+                8'h10: begin  //L1 packet address
+                    rdata_d = l1_pkt_addr;
+                end
+                8'h14: begin //packet size
+                    rdata_d = current_task_q.handler_task.pkt_size;
+                end
+                8'h18: begin //scratchpad address 0
+                    rdata_d = l1_scratchpad_addr[0];
+                end
+                8'h1c: begin //scratchpad address 1
+                    rdata_d = l1_scratchpad_addr[1];
+                end
+                8'h20: begin //scratchpad address 2
+                    rdata_d = l1_scratchpad_addr[2];
+                end
+                8'h24: begin //scratchpad address 3
+                    rdata_d = l1_scratchpad_addr[3];
+                end                
+                8'h28: begin //scratchpad size 0
+                    rdata_d = current_task_q.handler_task.scratchpad_size[0];
+                end
+                8'h2c: begin //scratchpad size 1
+                    rdata_d = current_task_q.handler_task.scratchpad_size[1];
+                end
+                8'h30: begin //scratchpad size 2
+                    rdata_d = current_task_q.handler_task.scratchpad_size[2];
+                end
+                8'h34: begin //scratchpad size 3
+                    rdata_d = current_task_q.handler_task.scratchpad_size[3];
+                end
+                8'h38: begin //host memory address (high)
+                    rdata_d = current_task_q.handler_task.host_mem_addr[63:32];
+                end
+                8'h3c: begin //host memory address (low)
+                    rdata_d = current_task_q.handler_task.host_mem_addr[31:0];
+                end
+                8'h40: begin //host memory size
+                    rdata_d = current_task_q.handler_task.host_mem_size;
+                end
+                8'h44: begin //L2 packet address
+                    rdata_d = current_task_q.handler_task.pkt_addr;
+                end
+                8'h48: begin //home cluster ID
+                    rdata_d = home_cluster_id;
+                end
+                8'h4c: begin //Message ID
+                    rdata_d[31:C_MSGID_WIDTH] = '0;
+                    rdata_d[C_MSGID_WIDTH-1:0] = current_task_q.handler_task.msgid;
+                end
+
+                /* Handler termination */
+                8'h50: begin //feedback flag (reading this address leads to the sending of the feedback)
+                    rdata_d = 32'h00000000;
+                    trigger_feedback = 1'b1;
+                end
+
+                /* Handler error */
+                8'h54: begin
+                    if (~wen_ni) begin
+                        handler_error_code = wdata_i;
+                        handler_error = 1'b1;
+                    end
+                end
+            endcase
+        end
+    end
+    
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            state_q <= Init; 
+            current_task_q <= '0; //how to initialize this?
+            valid_q <= 1'b0;
+            rdata_q <= '0;
+            pmp_cfg_q <= '0;
+            pmp_addr_q <= '0;
+        end else begin
+            state_q <= state_d;
+            current_task_q <= current_task_d;
+            valid_q <= valid_d;
+            rdata_q <= rdata_d;
+            pmp_cfg_q <= pmp_cfg_d;
+            pmp_addr_q <= pmp_addr_d;
+        end
+    end
+    
+    
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin
+        static int handler_start_time = 0;
+        static int timediff;
+        /*
+        forever begin
+            @(posedge clk_i);
+            if (hpu_task_valid_i && hpu_task_ready_o) begin
+                $display("HPU (%0d, %0d) task (msg_id: %0d; pkt_addr: %0d; handler: %0d, scratchpad_id: %0d)!", cluster_id_i, C_CORE_ID, hpu_task_i.handler_task.msgid, hpu_task_i.handler_task.pkt_addr, hpu_task_i.handler_task.handler_fun, scratchpad_id);
+            end
+        end
+         */
+        forever begin            
+            @(posedge clk_i);
+            if (hpu_task_valid_i && hpu_task_ready_o) begin
+                handler_start_time = $stime;
+                $display("%0d INFO HANDLER_START %0d %0d", $stime, cluster_id_i, C_CORE_ID);
+            end
+
+            if (state_q != Init && state_q != Idle && state_d == Idle) begin
+                timediff = $stime - handler_start_time;
+                $display("%0d INFO HPU_TIME %0d %0d %0d", $stime, cluster_id_i, C_CORE_ID, timediff);                  
+            end
+
+            if (state_q == Running && trigger_feedback) begin
+                timediff = $stime - handler_start_time;
+                $display("%0d INFO HANDLER_TIME %0d %0d %0d %0d %0d %0d %0d", $stime, cluster_id_i, C_CORE_ID, current_task_q.handler_task.msgid, current_task_q.handler_task.handler_fun, timediff, current_task_q.handler_task.pkt_addr, current_task_q.handler_task.pkt_size);
+                //$display("MSG: %0d; scratchpad id: %0d; scratchpad base addr: %0d; scratchpad size: %0d", current_task_q.handler_task.msgid, scratchpad_id, l1_scratchpad_base_addr, L1_SCRATCHPAD_SIZE);
+            end
+
+            if (handler_error) begin
+                $display("%0d HPU (%0d %0d) HANDLER ERROR: %0d", $stime, cluster_id_i, C_CORE_ID, handler_error_code);
+            end
+        end
+    end
+    `else
+        always_ff @(posedge clk_i, negedge rst_ni) begin
+            if (hpu_task_valid_i && hpu_task_ready_o) begin
+                $display("[%0d][synt]: INFO HANDLER_START %0d %0d", $stime, cluster_id_i, C_CORE_ID);
+            end
+
+            if (state_q != Init && state_q != Idle && state_d == Idle) begin
+                $display("[%0d][synt]: INFO HPU_TIME %0d %0d", $stime, cluster_id_i, C_CORE_ID);                  
+            end
+
+            if (state_q == Running && trigger_feedback) begin
+                $display("[%0d][synt]: INFO HANDLER_TIME %0d %0d %0d %08x %08x %0d", $stime, cluster_id_i, C_CORE_ID, current_task_q.handler_task.msgid, current_task_q.handler_task.handler_fun, current_task_q.handler_task.pkt_addr, current_task_q.handler_task.pkt_size);
+                //$display("MSG: %0d; scratchpad id: %0d; scratchpad base addr: %0d; scratchpad size: %0d", current_task_q.handler_task.msgid, scratchpad_id, l1_scratchpad_base_addr, L1_SCRATCHPAD_SIZE);
+            end
+
+            if (handler_error) begin
+                $display("[%0d][synt]: HPU (%0d %0d) HANDLER ERROR: %0d", $stime, cluster_id_i, C_CORE_ID, handler_error_code);
+            end
+        end
+    `endif
+    // pragma translate_on
+
+endmodule
+
+module cmd_frontend #(
+    parameter int C_CORE_ID        = 0,
+    parameter int NUM_CMDS         = 4,
+    parameter int NUM_BUFFERED_CMD = 1
+) (
+    input logic                   clk_i,
+    input logic                   rst_ni,
+
+    input logic [5:0]             cluster_id_i,
+
+    input  logic                  req_i,
+    input  logic [31:0]           add_i,
+    input  logic                  wen_ni,
+    input  logic [31:0]           wdata_i,
+    input  logic [3:0]            be_i,
+    output logic                  gnt_o,
+    output logic [31:0]           r_rdata_o,
+    output logic                  r_valid_o,
+
+    input  logic                  cmd_resp_valid_i,
+    input  pspin_cmd_resp_t       cmd_resp_i,
+
+    input  logic                  disabled_i,
+    output logic                  no_pending_cmd_o,
+
+    input  logic                  cmd_ready_i,
+    output logic                  cmd_valid_o,
+    output pspin_cmd_t            cmd_o
+);
+    
+    localparam int unsigned ADD_ISSUE = 0;
+    localparam int unsigned ADD_WAIT = 1;
+    localparam int unsigned ADD_TEST = 2;
+    //the rest are of the add_idx are used to define the command to issue
+
+    typedef enum logic [2:0] {Disabled, Ready, WaitingBuffer, WaitingID, Waiting} state_t;
+    state_t state_d, state_q;
+
+    //free cmd IDs
+    logic [NUM_CMDS-1:0] free_cmd_ids_q;
+    logic [NUM_CMDS-1:0] free_cmd_ids_d;
+
+    //core wants to wait/test on the completion of a command
+    logic [$clog2(NUM_CMDS)-1:0] wt_cmd_idx;
+    logic [$clog2(NUM_CMDS)-1:0] wt_cmd_idx_d;
+    logic [$clog2(NUM_CMDS)-1:0] wt_cmd_idx_q;
+    logic wt_cmd_finished;
+
+    logic rvalid_d, rvalid_q;
+    logic [31:0] rdata_d, rdata_q;
+
+    //current command 
+    pspin_cmd_t cmd_d, cmd_q;
+    logic cmd_buff_push;
+    logic cmd_buff_empty, cmd_buff_full;
+
+    //index of addressed word
+    logic [4:0] add_idx;
+
+    //command index
+    logic [$clog2(NUM_CMDS)-1:0] cmd_idx;
+    logic no_free_cmd_ids;
+
+    logic trigger_command; //we are ready to send a command (we have an ID, may stall if not cmd_ready_i)
+
+    //command has been issued
+    logic cmd_issued;  //core wants to send command (we may stall because no free IDs)
+    logic wait_issued; //core wants to wait on a command
+    logic test_issued;
+
+    logic assign_id;
+
+    assign cmd_issued  = req_i && add_idx==ADD_ISSUE &&  wen_ni;
+    assign wait_issued = req_i && add_idx==ADD_WAIT  && ~wen_ni;
+    assign test_issued = req_i && add_idx==ADD_TEST  &&  wen_ni;
+
+    assign add_idx = add_i[6:2];
+
+    assign no_pending_cmd_o = (free_cmd_ids_q == '0);
+
+    //wait/test cmd id
+    assign wt_cmd_idx = wdata_i[$clog2(NUM_CMDS)-1:0];
+    assign wt_cmd_idx_d = (wait_issued || test_issued) ? wt_cmd_idx : wt_cmd_idx_q;
+
+
+    assign wt_cmd_finished = (free_cmd_ids_q[wt_cmd_idx_d] == 1'b0) || (cmd_resp_valid_i && cmd_resp_i.cmd_id.local_cmd_id == wt_cmd_idx_d);
+
+    //we push if there is a command and we are not blocking or if we are waiting for the buffer to become non-full
+    assign cmd_buff_push = !cmd_buff_full && cmd_issued && state_d==Ready;
+
+    lzc #(
+        .WIDTH  (NUM_CMDS)
+    ) i_lzc_free_cmd_ids (
+        .in_i    (~free_cmd_ids_q),
+        .cnt_o   (cmd_idx),
+        .empty_o (no_free_cmd_ids)
+    );
+
+    fifo_v3 #(
+        .dtype     (pspin_cmd_t),
+        .DEPTH     (NUM_BUFFERED_CMD)
+    ) i_hpu_cmd_fifo (
+        .clk_i     (clk_i),
+        .rst_ni    (rst_ni),
+        .flush_i   (1'b0),
+        .testmode_i(1'b0),
+        .full_o    (cmd_buff_full),
+        .empty_o   (cmd_buff_empty),
+        .usage_o   (),
+        .data_i    (cmd_d),
+        .push_i    (cmd_buff_push),
+        .data_o    (cmd_o),
+        .pop_i     (cmd_ready_i && cmd_valid_o)
+    ); 
+
+    assign r_rdata_o = rdata_q;
+    assign r_valid_o = rvalid_q;
+
+    assign cmd_d.cmd_id.cluster_id = cluster_id_i;
+    assign cmd_d.cmd_id.core_id = C_CORE_ID;
+
+    assign cmd_valid_o = !cmd_buff_empty;
+
+    //state transitions
+    always_comb begin
+        state_d = state_q;
+        assign_id = 1'b0;
+
+        case (state_q) 
+            Ready: begin
+                if (cmd_issued) begin
+                    assign_id = 1'b1;
+                    if (disabled_i) begin
+                        state_d = Disabled;
+                        assign_id = 1'b0;
+                    end
+                    else if (no_free_cmd_ids) begin
+                        state_d = WaitingID;
+                        assign_id = 1'b0;
+                    end
+                    else if (cmd_buff_full) begin
+                        state_d = WaitingBuffer;
+                    end
+                end 
+
+                //if the core wants to wait (1) and 
+                //the commands is actually marked as in-flight (2) and
+                //the current completed command notification (if any) is not for the command the core wants to wait (3)
+                if (wait_issued && !wt_cmd_finished) begin
+                    state_d = Waiting; 
+                end                
+            end
+
+            Disabled: begin
+                if (!disabled_i) begin
+                    assign_id = 1'b1;
+                    if (no_free_cmd_ids) begin
+                        state_d = WaitingID;
+                        assign_id = 1'b0;
+                    end
+                    else if (cmd_buff_full) begin
+                        state_d = WaitingBuffer;
+                    end 
+                    else begin
+                        state_d = Ready;
+                    end
+                end
+            end
+
+            WaitingID: begin
+                if (cmd_resp_valid_i) begin
+                    state_d = (cmd_buff_full) ? WaitingBuffer : Ready;
+                end
+            end
+
+            WaitingBuffer: begin
+                if (~cmd_buff_full) begin
+                    state_d = Ready;
+                end
+            end
+
+            Waiting: begin
+                if (cmd_resp_valid_i && cmd_resp_i.cmd_id.local_cmd_id == wt_cmd_idx_q) begin
+                    state_d = Ready;
+                end
+            end
+
+        endcase
+    end
+
+    //free commands
+    always_comb begin
+        free_cmd_ids_d = free_cmd_ids_q;
+
+        //we assign an ID to a command if there is a command that has been issued and only
+        //from the Ready and Disabled states in case there is a di
+        if (assign_id) begin
+            free_cmd_ids_d[cmd_idx] = 1'b1;
+        end
+
+        if (state_q != WaitingID && cmd_resp_valid_i) begin
+            free_cmd_ids_d[cmd_resp_i.cmd_id.local_cmd_id] = 1'b0;
+        end
+    end
+
+    //we reply if we got a request and if this request does not block us or if it unblocks us
+    assign rvalid_d = req_i && state_d == Ready;
+    assign gnt_o = req_i && state_d == Ready;
+
+
+    //command registers
+    always_comb begin
+        cmd_d.descr = cmd_q.descr;
+        cmd_d.cmd_type = cmd_q.cmd_type;
+        cmd_d.generate_event = cmd_q.generate_event;
+        cmd_d.intf_id = cmd_q.intf_id;
+
+        if (req_i && state_q==Ready) begin
+            if (add_idx == 3 && ~wen_ni) begin //command definition (type and flags)
+                //command type (1:1); generate event flag (0:0)
+                case (wdata_i[2:1]) 
+                    2'b00: begin
+                        cmd_d.cmd_type = HostMemCpy;
+                        cmd_d.intf_id  = CMD_EDMA_ID;
+                    end
+                    2'b01: begin
+                        cmd_d.cmd_type = NICSend;
+                        cmd_d.intf_id  = CMD_NIC_OUTBOUND_ID;
+                    end
+                    2'b10: begin
+                        cmd_d.cmd_type = HostDirect;
+                        cmd_d.intf_id  = CMD_HOSTDIRECT_ID;             
+                    end
+                endcase
+
+                cmd_d.generate_event = wdata_i[0:0];
+             end 
+            
+            else if (add_idx >= 4 && add_idx <= 10 && ~wen_ni) begin //command definition (words)
+                cmd_d.descr.words[add_idx - 4] = wdata_i; 
+            end
+        end
+    end
+
+    //assigning ID to command when issued
+    always_comb begin
+        cmd_d.cmd_id.local_cmd_id = cmd_q.cmd_id.local_cmd_id;
+
+        case (state_q) 
+            WaitingID: begin
+                if (cmd_resp_valid_i) begin
+                    cmd_d.cmd_id.local_cmd_id = cmd_resp_i.cmd_id.local_cmd_id;
+                end
+            end
+            default: begin
+                if (assign_id) begin
+                    cmd_d.cmd_id.local_cmd_id = cmd_idx;
+                end
+            end
+        endcase 
+    end
+
+    //command issuing
+    always_comb begin 
+        rdata_d = rdata_q;
+
+        case (state_q) 
+            Ready: begin
+                if (cmd_issued) begin
+                    rdata_d = cmd_idx;
+                end
+
+                if (test_issued) begin
+                    rdata_d = (wt_cmd_finished) ? 32'h0000_0001 : '0; 
+                end
+            end
+
+            Waiting: begin
+                if (cmd_resp_valid_i) begin
+                    rdata_d = cmd_resp_i.cmd_id.local_cmd_id;
+                end
+            end
+        endcase
+    end
+
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            state_q <= Ready; 
+            free_cmd_ids_q <= '0;
+            wt_cmd_idx_q <= '0;
+            rvalid_q <= 1'b0;
+            rdata_q <= '0;
+            cmd_q <= '0;
+        end else begin
+            state_q <= state_d;
+            free_cmd_ids_q <= free_cmd_ids_d;
+            wt_cmd_idx_q <= wt_cmd_idx_d;
+            rvalid_q <= rvalid_d;
+            rdata_q <= rdata_d;
+            cmd_q <= cmd_d;
+        end
+    end
+endmodule
diff --git a/hw/src/pkt_scheduler/mpq_engine.sv b/hw/src/pkt_scheduler/mpq_engine.sv
new file mode 100644
index 0000000..95c7af7
--- /dev/null
+++ b/hw/src/pkt_scheduler/mpq_engine.sv
@@ -0,0 +1,538 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+module mpq_engine #(
+    parameter int NUM_HER_SLOTS = 64,
+    parameter int NUM_MPQ = 8
+)
+(
+    input   logic              clk_i,
+    input   logic              rst_ni,
+
+    //from pkt gen
+    output logic               her_ready_o,
+    input  logic               her_valid_i,
+    input  her_descr_t         her_i,
+    
+    //termination signal    
+    input  logic               eos_i,
+
+    //mpq ready signal
+    output logic [NUM_MPQ-1:0] mpq_full_o,
+
+    //from feedback engine
+    output logic               feedback_ready_o,
+    input  logic               feedback_valid_i,
+    input  feedback_descr_t    feedback_i,
+
+    //to scheduler
+    input  logic               task_ready_i,
+    output logic               task_valid_o,
+    output handler_task_t      task_o,
+
+    //to pktgen
+    input logic                nic_feedback_ready_i,
+    output logic               nic_feedback_valid_o,
+    output feedback_descr_t    nic_feedback_o
+);
+    typedef struct packed {
+        mem_addr_t pkt_addr;
+        mem_size_t pkt_size;
+    } mpq_pkt_t;
+
+    localparam int unsigned MPQ_META_LEN   = $bits(mpq_meta_t);
+    localparam int unsigned MPQ_META_LEN_B = MPQ_META_LEN/8;
+
+    // MPQ engine state. This is mainly to handle the case in which
+    // task_ready_i is not asserted and enable pipelining between
+    // reading from MPQ meta memory and defining output task
+    typedef enum logic [2:0] {Idle, Ready, Stalled} mpqeng_state_t;
+    mpqeng_state_t state_q, state_d;
+
+    // MPQ state. I don't think we can move this too to memory :(
+    mpq_t [NUM_MPQ-1:0] mpq_q;
+    mpq_t [NUM_MPQ-1:0] mpq_d;
+
+    // Flag saying if an MPQ is ready or not
+    logic [NUM_MPQ-1:0] mpq_valid;
+
+    // Flag saying if an MPQ is being used or not
+    logic [NUM_MPQ-1:0] mpq_busy;
+
+    // ID of the MPQ for which we received a new HER
+    logic [$clog2(NUM_MPQ)-1:0] newher_mpq_idx;
+
+    // ID of the MPQ which we are sending a task from
+    logic [$clog2(NUM_MPQ)-1:0] tasksent_mpq_idx;
+
+    // ID of the MPQ for which we received a task
+    logic [$clog2(NUM_MPQ)-1:0] feedback_mpq_idx;
+
+    // aribitrate ready MPQs
+    logic [$clog2(NUM_MPQ)-1:0] mpq_arb_idx;
+
+    // Next packet to schedule for each MPQ
+    mpq_pkt_t mpq_head;
+
+    // New packet to push in the fifo_engine
+    mpq_pkt_t new_pkt;
+
+    // We store the handler_task in order to use it in case we get stalled
+    handler_task_t task_q, task_d, new_task;
+
+    // We use these registers to rember info about the currently selected MPQ.
+    // We need to way one cycle to get the output from memory and use that,
+    // toghether with these info, to build the output. 
+    mpq_state_t mpq_out_state_d, mpq_out_state_q;
+    logic [$clog2(NUM_MPQ)-1:0] selected_mpq_d;
+    logic [$clog2(NUM_MPQ)-1:0] selected_mpq_q;
+
+    // push/pop drivers for FIFO engine
+    logic fifo_push, fifo_pop;
+
+    // flag saying if the FIFO engine is empty of full
+    // NOTE: fifo_empty is only used in assertions
+    logic fifo_empty;
+    logic [NUM_MPQ-1:0] fifo_full;
+
+    // Updated MPQs from the FSMs output
+    mpq_t newher_mpq_fsm_s, tasksent_mpq_fsm_s, feedback_mpq_fsm_s;
+
+    // Flags saying if the FSMs' output is valid
+    logic newher_mpq_fsm_update, tasksent_mpq_fsm_update, feedback_mpq_fsm_update;
+
+    // True if we are writing to the MPQ meta memory
+    logic mpqmeta_write;
+
+    // True if we are reading from MPQ meta memory
+    logic mpqmeta_read;
+
+    // Flag used in the defintion of the output task (ugly).
+    logic new_task_triggers_feedback_q, new_task_triggers_feedback_d;
+
+    // Read output of the MPQ meta memory
+    mpq_meta_t mpqmeta_read_mpq;
+    mpq_meta_t mpqmeta_read_mpq_ignored; 
+
+    // ready/valid for arbiter 
+    logic arb_ready, arb_valid;
+
+    assign mpq_full_o = fifo_full;
+
+    // define the MPQ indices for the different events
+    assign newher_mpq_idx      = her_i.msgid[$clog2(NUM_MPQ)-1:0];
+    assign tasksent_mpq_idx    = mpq_arb_idx; //this one comes one cycle before task_o! 
+    assign feedback_mpq_idx    = feedback_i.msgid[$clog2(NUM_MPQ)-1:0];
+
+    // Here we store the packets that are queued for each MPQ
+    assign new_pkt.pkt_addr = her_i.her_addr;
+    assign new_pkt.pkt_size = her_i.xfer_size;
+
+    assign fifo_push = her_ready_o && her_valid_i;
+
+    // Note: this is quite ugly, should be fixed.
+    assign fifo_pop  = (arb_ready && arb_valid && (
+                        (mpq_q[tasksent_mpq_idx].state == Payload && mpq_d[tasksent_mpq_idx].state == Payload) || /* pop payload packets but not the eom */
+                        (mpq_q[tasksent_mpq_idx].state == Payload && mpq_d[tasksent_mpq_idx].state == PayloadDraining && !mpq_d[tasksent_mpq_idx].has_completion) || /* pop eom already if there is no completion handler */
+                        (mpq_q[tasksent_mpq_idx].state == Completion) /* pop EOM when the completion is sent */
+                       ));
+
+    fifo_engine #(
+        .NUM_CELLS(NUM_HER_SLOTS),
+        .NUM_STATIC_CELLS_PER_FIFO(NUM_MPQ_STATIC_CELLS),
+        .NUM_FIFO(NUM_MPQ),
+        .elem_t(mpq_pkt_t)
+    ) i_fifo_engine (
+        .clk_i              (clk_i),
+        .rst_ni             (rst_ni),
+        .new_el_i           (new_pkt),
+        .push_i             (fifo_push),
+        .fifo_push_id_i     (newher_mpq_idx),
+        .pop_i              (fifo_pop),
+        .fifo_pop_id_i      (tasksent_mpq_idx),
+        .data_o             (mpq_head),
+        .empty_o            (fifo_empty),
+        .fifo_full_o        (fifo_full)
+    );
+
+    // MPQ metadata memory
+    assign mpqmeta_write = her_valid_i && her_ready_o && !mpq_busy[newher_mpq_idx];
+    assign mpqmeta_read = arb_ready && arb_valid;
+
+    tc_sram #(
+        .NumWords   (NUM_MPQ),
+        .DataWidth  (MPQ_META_LEN),
+        .NumPorts   (2)
+    ) i_mpq_meta_mem (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .req_i      ({mpqmeta_write, mpqmeta_read}),
+        .we_i       ({mpqmeta_write, 1'b0}),
+        .addr_i     ({newher_mpq_idx, tasksent_mpq_idx}),
+        .wdata_i    ({her_i.mpq_meta, {MPQ_META_LEN{1'b0}}}),
+        .be_i       ({{MPQ_META_LEN_B{1'b1}}, {MPQ_META_LEN_B{1'b0}}}),
+        .rdata_o    ({mpqmeta_read_mpq_ignored, mpqmeta_read_mpq})
+    );
+
+    // Select a ready MPQ
+    rr_arb_tree #(
+        .NumIn      (NUM_MPQ),
+        .DataWidth  (0),
+        .ExtPrio    (0),
+        .AxiVldRdy  (1),
+        .LockIn     (1)
+    ) i_mpq_rr_arb (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .rr_i       ('0),
+        .req_i      (mpq_valid),
+        .gnt_o      (),
+        .data_i     (),
+        .gnt_i      (arb_ready),
+        .req_o      (arb_valid),
+        .data_o     (),
+        .idx_o      (mpq_arb_idx)
+    );
+
+    // Define state
+    always_comb begin
+        state_d = state_q;
+        arb_ready = 1'b0;
+
+        case (state_q)
+            Idle: begin
+                if (arb_valid == 1'b1) begin
+                    state_d = Ready;
+                    arb_ready = 1'b1;
+                end
+            end
+            Ready: begin
+                if (task_ready_i == 1'b0) begin
+                    state_d = Stalled;
+                end else begin
+                    state_d = (arb_valid == 1'b1) ? Ready : Idle;
+                    arb_ready = (arb_valid == 1'b1);
+                end
+            end
+            Stalled: begin
+                if (task_ready_i == 1'b1) begin
+                    state_d = (arb_valid == 1'b1) ? Ready : Idle;
+                    arb_ready = (arb_valid == 1'b1); //to pipeline next memory read
+                end
+            end
+        endcase
+    end
+
+    // Define output
+    // we delay mpq_arb_idx because the the memory read output will be
+    // ready at the next cycle
+
+    assign task_valid_o = (state_q == Ready || state_q == Stalled);
+
+    //this seems overworked.. 
+    assign task_o = (state_q==Ready) ? new_task : task_q;
+    assign task_d = (state_q==Ready) ? new_task : task_q;
+
+    assign mpq_out_state_d = (arb_ready && arb_valid) ? mpq_q[tasksent_mpq_idx].state : mpq_out_state_q;
+    assign selected_mpq_d = (arb_ready && arb_valid) ? tasksent_mpq_idx : selected_mpq_q;
+    assign new_task_triggers_feedback_d = (arb_ready && arb_valid) ? fifo_pop : new_task_triggers_feedback_q;
+
+    always_comb begin 
+        case (mpq_out_state_q)
+            Header: begin
+                new_task.handler_fun = mpqmeta_read_mpq.hh_addr;
+                new_task.handler_fun_size = mpqmeta_read_mpq.hh_size;
+                new_task.pkt_addr = mpq_head.pkt_addr;
+                new_task.pkt_size = mpq_head.pkt_size;
+                new_task.trigger_feedback = new_task_triggers_feedback_q;
+            end
+
+            Payload: begin
+                new_task.handler_fun = mpqmeta_read_mpq.ph_addr;
+                new_task.handler_fun_size = mpqmeta_read_mpq.ph_size;
+                new_task.pkt_addr = mpq_head.pkt_addr;
+                new_task.pkt_size = mpq_head.pkt_size;
+                new_task.trigger_feedback = new_task_triggers_feedback_q;
+            end
+
+            Completion: begin
+                new_task.handler_fun = mpqmeta_read_mpq.th_addr;
+                new_task.handler_fun_size = mpqmeta_read_mpq.th_size;
+                new_task.pkt_addr = mpq_head.pkt_addr;
+                new_task.pkt_size = mpq_head.pkt_size;
+                new_task.trigger_feedback = new_task_triggers_feedback_q;
+            end
+
+            default: begin
+                new_task.handler_fun = '0;
+                new_task.handler_fun_size = '0;
+                new_task.pkt_addr = '0;
+                new_task.pkt_size = '0;
+                new_task.trigger_feedback = 1'b0;
+            end
+        endcase
+    end
+
+    assign new_task.msgid            = selected_mpq_q;
+    assign new_task.handler_mem_addr = mpqmeta_read_mpq.handler_mem_addr;
+    assign new_task.handler_mem_size = mpqmeta_read_mpq.handler_mem_size;
+    assign new_task.host_mem_addr    = mpqmeta_read_mpq.host_mem_addr;
+    assign new_task.host_mem_size    = mpqmeta_read_mpq.host_mem_size;
+    
+    for (genvar i = 0; i< pspin_cfg_pkg::NUM_CLUSTERS; i++) begin: gen_task_scratchpad
+        assign new_task.scratchpad_addr[i] = mpqmeta_read_mpq.scratchpad_addr[i];
+        assign new_task.scratchpad_size[i] = mpqmeta_read_mpq.scratchpad_size[i];
+    end
+    
+    // Update MPQ state
+    // This unit might have to process at most three MPQs at the same time:
+    // - the MPQ for which we get a new HER,
+    // - the MPQ for which we get a completion feedback,
+    // - the MPQ that gets selected to send a new task.
+    // For this reason, we keep three mpq_fsm. It can happen that two or all FSM
+    // will be fed with the same MPQ (e.g., getting a new HER and a completion feedback
+    // for the same MPQ in the same cycle). In that case, the FSM will produce the same
+    // output state, so it does not matter which output gets written. 
+    mpq_fsm #(
+    ) i_newher_mpq_fsm (
+        .her_new_i          (her_valid_i && her_ready_o),
+        .task_sent_i        (arb_valid && arb_ready && tasksent_mpq_idx == newher_mpq_idx),
+        .feedback_i         (feedback_valid_i && feedback_ready_o && feedback_mpq_idx == newher_mpq_idx),
+
+        .her_new_has_hh_i   (her_i.mpq_meta.hh_addr != '0),
+        .her_new_has_th_i   (her_i.mpq_meta.th_addr != '0),
+        .her_new_is_eom_i   (her_i.eom),
+
+        .mpq_q              (mpq_q[newher_mpq_idx]),
+        .mpq_o              (newher_mpq_fsm_s),
+
+        .update_o           (newher_mpq_fsm_update)
+    );
+
+    mpq_fsm #(
+    ) i_tasksent_mpq_fsm (
+        .her_new_i          (her_valid_i && her_ready_o && newher_mpq_idx == tasksent_mpq_idx),
+        .task_sent_i        (arb_valid && arb_ready),
+        .feedback_i         (feedback_valid_i && feedback_ready_o && feedback_mpq_idx == tasksent_mpq_idx),
+
+        .her_new_has_hh_i   (her_i.mpq_meta.hh_addr != '0),
+        .her_new_has_th_i   (her_i.mpq_meta.th_addr != '0),
+        .her_new_is_eom_i   (her_i.eom),
+
+        .mpq_q              (mpq_q[tasksent_mpq_idx]),
+        .mpq_o              (tasksent_mpq_fsm_s),
+
+        .update_o           (tasksent_mpq_fsm_update)
+    );
+
+    mpq_fsm #(
+    ) i_feedback_mpq_fsm (
+        .her_new_i          (her_valid_i && her_ready_o && newher_mpq_idx == feedback_mpq_idx),
+        .task_sent_i        (arb_valid && arb_ready && feedback_mpq_idx == tasksent_mpq_idx),
+        .feedback_i         (feedback_valid_i && feedback_ready_o),
+
+        .her_new_has_hh_i   (her_i.mpq_meta.hh_addr != '0),
+        .her_new_has_th_i   (her_i.mpq_meta.th_addr != '0),
+        .her_new_is_eom_i   (her_i.eom),
+
+        .mpq_q              (mpq_q[feedback_mpq_idx]),
+        .mpq_o              (feedback_mpq_fsm_s),
+
+        .update_o           (feedback_mpq_fsm_update)
+    );
+
+    always_comb begin
+        mpq_d = mpq_q;
+
+        if (newher_mpq_fsm_update) begin
+            mpq_d[newher_mpq_idx] = newher_mpq_fsm_s;
+        end
+
+        if (tasksent_mpq_fsm_update) begin
+            mpq_d[tasksent_mpq_idx] = tasksent_mpq_fsm_s;
+        end
+
+        if (feedback_mpq_fsm_update) begin
+            mpq_d[feedback_mpq_idx] = feedback_mpq_fsm_s;
+        end
+    end
+
+    // Define valid/busy MPQs
+    for (genvar i=0; i<NUM_MPQ; i++) begin
+        assign mpq_valid[i] = ((mpq_q[i].state == Header) || 
+                               (mpq_q[i].state == Payload && mpq_q[i].length > 0) || 
+                               (mpq_q[i].state == Completion));
+        assign mpq_busy[i]  = (mpq_q[i].state != Free);
+    end
+
+    // Define ready signal on the HER input interface. We can 
+    // get a new HER if the MPQ to which the HER will go has space. 
+    assign her_ready_o = !fifo_full[newher_mpq_idx]; //((~fifo_full) != '0);
+
+    // Forward the feedback to the NIC inbound engine
+    assign feedback_ready_o     = nic_feedback_ready_i;
+    assign nic_feedback_valid_o = feedback_valid_i && feedback_i.trigger_feedback == 1'b1;
+    assign nic_feedback_o       = feedback_i;
+
+    // Sequential 
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin
+            mpq_q <= '0;
+            selected_mpq_q <= '0;
+            state_q <= Idle;
+            mpq_out_state_q <= Free;
+            task_q <= '0;
+            new_task_triggers_feedback_q <= 1'b0;
+        end else begin
+            mpq_q <= mpq_d;
+            selected_mpq_q <= selected_mpq_d;
+            state_q <= state_d;
+            mpq_out_state_q <= mpq_out_state_d;
+            task_q <= task_d;
+            new_task_triggers_feedback_q <= new_task_triggers_feedback_d;
+        end
+    end
+
+    // Simulation only
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin
+        forever begin
+            @(posedge clk_i);
+            if (feedback_ready_o && feedback_valid_i) begin
+                $display("%0d MPQ engine got feedback for msg id %0d", $time, feedback_i.msgid);
+            end
+
+            if (her_ready_o && her_valid_i) begin
+                $display("%0d MPQ engine got new packet for msg id %0d", $time, her_i.msgid);
+            end
+
+        end
+    end
+
+    // Assertions
+    nonempty : assert property(
+      @(posedge clk_i) (mpq_busy=='0 && eos_i) |-> (fifo_empty))
+        else $fatal (1, "Termination detected but there still are packets to process!");
+
+    for (genvar i=0; i<NUM_MPQ; i++) begin
+        negativelength: assert property(
+            @(posedge clk_i) (mpq_q[i].length == '0) |-> (~(mpq_d[i].length) != '0))
+            else $fatal (1, "MPQ length is negative!");
+
+        negativeinflight: assert property(
+            @(posedge clk_i) (mpq_q[i].in_flight == '0) |-> (~(mpq_d[i].in_flight) != '0))
+            else $fatal (1, "MPQ in_flight is negative!");
+    end
+    `endif
+    // pragma translate_on
+
+
+endmodule 
+
+module mpq_fsm #(
+) (
+
+    // events
+    input logic     her_new_i,          // got a new HER
+    input logic     task_sent_i,        // got selected for sending a task
+    input logic     feedback_i,         // got a completion feedback
+
+    //info on the new HER, if any (used only if her_new_i is asserted)
+    input  logic    her_new_has_hh_i,   // Asserted if the new HER as a header handler
+    input  logic    her_new_has_th_i,   // Asserted if the new HER as a completion handler
+    input  logic    her_new_is_eom_i,   // Asserted if the new HER is flagged as EOM
+
+    input  mpq_t    mpq_q,              // current state
+    output mpq_t    mpq_o,              // new state
+
+    output logic    update_o            // asserted if mpq_o is valid
+);
+
+    logic pushing_her, popping_her;
+    assign pushing_her = her_new_i;
+    assign popping_her = (task_sent_i && mpq_q.state == Payload);
+
+    assign update_o = her_new_i || task_sent_i || feedback_i;
+
+    //update MPQ length
+    always_comb begin
+        case ({pushing_her, popping_her})
+            2'b10   : mpq_o.length = mpq_q.length + 1;
+            2'b01   : mpq_o.length = mpq_q.length - 1;
+            default : mpq_o.length = mpq_q.length;
+        endcase
+    end
+
+    always_comb begin 
+        case ({task_sent_i, feedback_i})
+            2'b10   : mpq_o.in_flight = mpq_q.in_flight + 1;
+            2'b01   : mpq_o.in_flight = mpq_q.in_flight - 1;
+            default : mpq_o.in_flight = mpq_q.in_flight;
+        endcase
+    end
+
+    assign mpq_o.eom_seen = mpq_q.eom_seen || (her_new_i && her_new_is_eom_i);
+
+    //update state
+    always_comb begin //H-P-C case
+
+        mpq_o.state = mpq_q.state;
+        mpq_o.has_completion = mpq_q.has_completion;
+
+        case (mpq_q.state) 
+            Free: begin
+                if (her_new_i) begin
+                    mpq_o.state = (her_new_has_hh_i) ? Header : Payload;
+                    mpq_o.has_completion = her_new_has_th_i;
+                end
+            end
+
+            Header: begin
+                if (task_sent_i) begin
+                    mpq_o.state = HeaderRunning;
+                end
+            end 
+
+            HeaderRunning: begin
+                if (feedback_i) begin
+                    mpq_o.state = Payload;
+                end
+            end
+    
+            Payload: begin
+                if (task_sent_i && mpq_q.eom_seen && mpq_q.length == 1) begin
+                    mpq_o.state = PayloadDraining;
+                end
+            end
+
+            PayloadDraining: begin
+                if (feedback_i && mpq_q.in_flight == 1) begin
+                    mpq_o.state = (mpq_q.has_completion) ? Completion : Free;
+                end
+            end
+
+            Completion: begin
+                if (task_sent_i) begin
+                    mpq_o.state = CompletionRunning;
+                end
+            end
+
+            CompletionRunning: begin
+                if (feedback_i) begin
+                    mpq_o.state = Free;
+                end
+            end
+        endcase
+    end
+endmodule
diff --git a/hw/src/pkt_scheduler/scheduler.sv b/hw/src/pkt_scheduler/scheduler.sv
new file mode 100644
index 0000000..0dd522a
--- /dev/null
+++ b/hw/src/pkt_scheduler/scheduler.sv
@@ -0,0 +1,293 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+/** 
+ NOTE: this module needs to be revisioned because by introducing a packet buffer in L1 we don't have
+ the concept of "packet slots" anymore. The cluster_occup_i signal should be signal the available space
+ instead of the number of available packet slots. 
+**/
+
+module scheduler #(
+    parameter int NUM_CLUSTERS          = 4,
+    parameter int NUM_HERS_PER_CLUSTER  = 64
+) (
+    input   logic                               clk_i,
+    input   logic                               rst_ni,
+
+    //input IF from MPQ engine
+    input   logic                               task_valid_i,
+    output  logic                               task_ready_o,
+    input   handler_task_t                      task_descr_i,
+
+    //output IF to cluster schedulers
+    output logic [NUM_CLUSTERS-1:0]             cluster_task_valid_o,
+    input  logic [NUM_CLUSTERS-1:0]             cluster_task_ready_i,
+    output handler_task_t [NUM_CLUSTERS-1:0]    cluster_task_descr_o,
+
+    //input IF from clusters for the feedbacks
+    input  logic [NUM_CLUSTERS-1:0]             cluster_feedback_valid_i,
+    output logic [NUM_CLUSTERS-1:0]             cluster_feedback_ready_o,
+    input  feedback_descr_t [NUM_CLUSTERS-1:0]  cluster_feedback_i,
+
+    //output IF to pktgen for feedbacks
+    output logic                                pktgen_feedback_valid_o,
+    input  logic                                pktgen_feedback_ready_i,
+    output feedback_descr_t                     pktgen_feedback_o 
+    
+);
+
+    /////////////////////////
+    /// Cluster interface ///
+    /////////////////////////
+
+    // We use these registers to cut the combinatorial network from 
+    // the uncluster (outside a cluster) to inside a cluster. This helps
+    // defining domains and to close timings separately. It also reduces
+    // paths lengths. 
+    logic [NUM_CLUSTERS-1:0]             cluster_task_valid_od;
+    logic [NUM_CLUSTERS-1:0]             cluster_task_ready_id;
+    handler_task_t [NUM_CLUSTERS-1:0]    cluster_task_descr_od;
+
+    logic [NUM_CLUSTERS-1:0]             cluster_feedback_valid_iq;
+    logic [NUM_CLUSTERS-1:0]             cluster_feedback_ready_oq;
+    feedback_descr_t [NUM_CLUSTERS-1:0]  cluster_feedback_iq;
+
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin
+        spill_register #(
+            .T       (handler_task_t)
+        ) i_cluster_task_spill (
+            .clk_i   (clk_i),
+            .rst_ni  (rst_ni),
+            .valid_i (cluster_task_valid_od[i]),
+            .ready_o (cluster_task_ready_id[i]),
+            .data_i  (cluster_task_descr_od[i]),
+            .valid_o (cluster_task_valid_o[i]),
+            .ready_i (cluster_task_ready_i[i]),
+            .data_o  (cluster_task_descr_o[i])
+        );
+
+        spill_register #(
+            .T       (feedback_descr_t)
+        ) i_cluster_feedback_spill (
+            .clk_i   (clk_i),
+            .rst_ni  (rst_ni),
+            .valid_i (cluster_feedback_valid_i[i]),
+            .ready_o (cluster_feedback_ready_o[i]),
+            .data_i  (cluster_feedback_i[i]),
+            .valid_o (cluster_feedback_valid_iq[i]),
+            .ready_i (cluster_feedback_ready_oq[i]),
+            .data_o  (cluster_feedback_iq[i])
+        );
+    end
+
+    /////////////////////////////////////////////
+    /// Scheduling HERs to cluster schedulers ///
+    /////////////////////////////////////////////
+
+    localparam int MAX_OCC = (NUM_HERS_PER_CLUSTER);
+
+    /** State **/
+    // current state
+    typedef enum logic {ServePacket, WaitTransfer} state_t;
+    state_t     state_d, state_q;
+
+    logic [NUM_CLUSTERS-1:0][$clog2(NUM_HERS_PER_CLUSTER):0] cluster_occup_q;
+    logic [NUM_CLUSTERS-1:0][$clog2(NUM_HERS_PER_CLUSTER):0] cluster_occup_d;
+
+    // set if we are pushing a request to a cluster (e.g., waiting for the ready signal)
+    logic serving_cluster;
+
+    // currently selected cluster (used to remember the cluster ID if we are waiting for the ready signal)
+    logic [$clog2(NUM_CLUSTERS)-1:0] cluster_id_d;
+    logic [$clog2(NUM_CLUSTERS)-1:0] cluster_id_q;
+    logic [$clog2(NUM_CLUSTERS)-1:0] sel_cluster_id;
+
+    handler_task_t task_q, task_d;
+    /** end state **/
+
+    /** combinatorial part **/
+
+    assign task_d = (task_valid_i && task_ready_o) ? task_descr_i : task_q;
+
+    // update cluster occupation (both packets and space)
+    for (genvar i=0; i<NUM_CLUSTERS; i++) begin: gen_cluster_occup
+
+        always_comb begin
+            case ({cluster_task_valid_od[i] & cluster_task_ready_id[i], cluster_feedback_valid_iq[i] & cluster_feedback_ready_oq[i]})
+                2'b10   : cluster_occup_d[i] = cluster_occup_q[i] + 1;
+                2'b01   : cluster_occup_d[i] = cluster_occup_q[i] - 1;
+                default : cluster_occup_d[i] = cluster_occup_q[i];
+            endcase   
+        end
+    end
+
+    //home cluster is in the last clog(NUM_CLUSTERS) bits of msg_id
+    logic [$clog2(NUM_CLUSTERS)-1:0] home_cluster_id;
+    assign home_cluster_id[$clog2(NUM_CLUSTERS)-1:0] = task_descr_i.msgid[$clog2(NUM_CLUSTERS)-1:0];
+
+    logic no_cluster_avail;
+    logic can_use_home_cluster;
+    logic [$clog2(NUM_CLUSTERS)-1:0] c_occup_min;
+
+    //cluster_id is home_cluster if there is space in it, otherwise is the least loaded cluster
+    //if no cluster are available, no_cluster_avail_d is 1
+    
+    //if there is not cluster avail, then we schedule to the home cluster anyway.. we don't have additional info to make a better decision.
+    //Otherwise, we schedule to the home cluster if it has space (<MAX OCC) and it is ready to accept the new packets (there may be fragmentation in the cluster, 
+    //there might not space even if the occupation is ok).
+    assign no_cluster_avail     = (cluster_occup_q[c_occup_min] >= MAX_OCC) ? 1'b1 : 1'b0;    
+    assign can_use_home_cluster = (no_cluster_avail || (cluster_occup_q[home_cluster_id] < MAX_OCC && cluster_task_ready_id[home_cluster_id]));
+    assign sel_cluster_id       = (can_use_home_cluster) ? home_cluster_id : c_occup_min;
+    assign cluster_id_d         = (state_q == ServePacket) ? sel_cluster_id : cluster_id_q;
+
+    //task is put on all the output interfaces. Only the selected cluster ID will have
+    //cluster_valid_o[i] set. 
+    for (genvar i = 0; i < NUM_CLUSTERS; i++) begin : gen_cluster_task
+        assign cluster_task_descr_od[i] = (state_q == ServePacket) ? task_descr_i : task_q;
+        assign cluster_task_valid_od[i] = (cluster_id_d == i) && serving_cluster;
+    end
+
+    always_comb begin
+        int i;
+        state_d = state_q;
+        task_ready_o = 1'b0;
+        serving_cluster = 1'b0;
+
+        case (state_q)
+            ServePacket: begin
+                serving_cluster = 1'b0;
+
+                if (task_valid_i && !no_cluster_avail) begin
+                    task_ready_o = 1'b1; //signal that we recvd the data
+                    state_d = (cluster_task_ready_id[cluster_id_d]) ? ServePacket : WaitTransfer;
+                    serving_cluster = 1'b1;
+                end
+            end
+            WaitTransfer: begin
+                serving_cluster = 1'b1;
+                if ((cluster_task_ready_id[cluster_id_q])) begin
+                   state_d = ServePacket;
+                end
+            end
+            default: begin
+                state_d = ServePacket;
+            end
+
+        endcase
+    end
+
+    argmin4 #(
+        .VALUE_WIDTH    ($clog2(NUM_HERS_PER_CLUSTER)+1)
+    ) i_argmin4 (
+        .values_i(cluster_occup_q),
+        .enabled_i(cluster_task_ready_id),
+        .argmin_o(c_occup_min)
+    );  
+
+    /** sequential part **/
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+        if (~rst_ni) begin   
+            state_q <= ServePacket;
+            cluster_id_q <= '0;
+            task_q <= '0;
+            cluster_occup_q <= '0;
+        end else begin
+            state_q <= state_d;
+            cluster_id_q <= cluster_id_d;
+            task_q <= task_d;
+            cluster_occup_q <= cluster_occup_d;
+        end
+    end
+
+    /** simulation **/
+    /*
+    initial begin
+        forever begin
+            @(posedge clk_i);
+            if (task_valid_i && task_ready_o) begin
+                $display("[sched] msg_id: %0d; cluster_id: %0d; occupation: %0d; no_cluster_avail: %0d", task_descr_i.msgid, cluster_id_d, cluster_occup_iq[cluster_id_d], no_cluster_avail);
+            end
+        end
+    end
+    */
+
+    // pragma translate_off
+    `ifndef VERILATOR
+    initial begin
+        static int start_time = 0;
+        forever begin
+            @(posedge clk_i);
+            if (task_valid_i && task_ready_o && start_time == 0) begin
+                start_time = $stime;
+            end
+
+            if (task_valid_i && task_ready_o) begin
+                $display("%0d INFO TASK %0d %0d", $stime, task_descr_i.msgid, ($stime - start_time));
+            end
+
+            if (pktgen_feedback_valid_o && pktgen_feedback_ready_i) begin
+                $display("%0d INFO FEEDBACK %0d %0d", $stime, pktgen_feedback_o.msgid, ($stime - start_time));
+            end
+        end
+    end
+    `endif
+    // pragma translate_on
+
+    /////////////////////////////////////////////////////
+    /// Arbitrating feedbacks from cluster schedulers ///
+    /////////////////////////////////////////////////////
+
+    //logic [$clog2(NUM_CLUSTERS)-1:0] cluster_idx_arb;
+    rr_arb_tree #(
+        .NumIn      (NUM_CLUSTERS),
+        .DataType   (feedback_descr_t),
+        .ExtPrio    (0),
+        .AxiVldRdy  (1),
+        .LockIn     (1)
+    ) i_rr_arb_tree (
+        .clk_i      (clk_i),
+        .rst_ni     (rst_ni),
+        .flush_i    (1'b0),
+        .rr_i       ('0),
+        .req_i      (cluster_feedback_valid_iq),
+        .gnt_o      (cluster_feedback_ready_oq),
+        .data_i     (cluster_feedback_iq),
+        .gnt_i      (pktgen_feedback_ready_i),
+        .req_o      (pktgen_feedback_valid_o),
+        .data_o     (pktgen_feedback_o),
+        .idx_o      ()
+    );
+
+endmodule 
+
+module argmin4 #(
+    VALUE_WIDTH = 64
+)
+(
+    input logic  [3:0][VALUE_WIDTH-1:0]     values_i,
+    input logic  [3:0]                      enabled_i,
+    output logic [1:0]                      argmin_o
+);
+    logic [1:0] min_l0;
+    logic [1:0] min_l1;
+
+    logic [3:0][VALUE_WIDTH-1:0] values;
+
+    assign values[0] = (enabled_i[0]) ? values_i[0] : {VALUE_WIDTH{1'b1}};
+    assign values[1] = (enabled_i[1]) ? values_i[1] : {VALUE_WIDTH{1'b1}};
+    assign values[2] = (enabled_i[2]) ? values_i[2] : {VALUE_WIDTH{1'b1}};
+    assign values[3] = (enabled_i[3]) ? values_i[3] : {VALUE_WIDTH{1'b1}};
+
+    assign min_l0[1:0]   = (values[0] <= values[1]) ? 2'b00 : 2'b01;
+    assign min_l1[1:0]   = (values[2] <= values[3]) ? 2'b10 : 2'b11;
+    assign argmin_o[1:0] = (values[min_l0] <= values[min_l1]) ? min_l0 : min_l1;
+endmodule
\ No newline at end of file
diff --git a/hw/src/pspin.sv b/hw/src/pspin.sv
new file mode 100644
index 0000000..308136b
--- /dev/null
+++ b/hw/src/pspin.sv
@@ -0,0 +1,865 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+module pspin #(
+  parameter int unsigned N_CLUSTERS = 0,
+  parameter int N_MPQ = 0
+) (
+  // Clocks and Resets
+  input  logic                            clk_i,
+  input  logic                            rst_ni,
+
+  // Cluster Control
+  input  logic [N_CLUSTERS-1:0]           cl_fetch_en_i, 
+  output logic [N_CLUSTERS-1:0]           cl_eoc_o,
+  output logic [N_CLUSTERS-1:0]           cl_busy_o,
+
+  AXI_BUS.Slave                           axi_ni_slv,    //NIC inbound slave port: to inject packets
+  AXI_BUS.Slave                           axi_no_slv,    //NIC outbound slave port: to read data to send out
+  AXI_BUS.Master                          axi_host_mst,  // Host master port: to write to host memory
+  AXI_BUS.Slave                           axi_host_slv,  // Host slave port: to let the host write to L2 prog mem and L2 handler mem
+
+  //from pktgen
+  output logic                            her_ready_o,
+  input  logic                            her_valid_i,
+  input  pspin_cfg_pkg::her_descr_t       her_i,
+  
+  //termination signal    
+  input  logic                            eos_i,
+
+  //MPQ full signal
+  output logic [N_MPQ-1:0]                mpq_full_o,                      
+
+  //to pktgen
+  input  logic                            nic_feedback_ready_i,
+  output logic                            nic_feedback_valid_o,
+  output pspin_cfg_pkg::feedback_descr_t  nic_feedback_o,
+
+  output logic                            pspin_active_o,
+
+  input  logic                            nic_cmd_ready_i,
+  output logic                            nic_cmd_valid_o,
+  output pspin_cfg_pkg::pspin_cmd_t       nic_cmd_o,
+
+  input logic                             nic_cmd_resp_valid_i,
+  input pspin_cfg_pkg::pspin_cmd_resp_t   nic_cmd_resp_i
+);
+
+  import pspin_cfg_pkg::AXI_AW;
+  import pspin_cfg_pkg::HOST_AXI_AW;
+  import pspin_cfg_pkg::addr_t;
+  import pspin_cfg_pkg::AXI_WIDE_DW;
+  import pspin_cfg_pkg::data_t;
+  import pspin_cfg_pkg::strb_t;
+  import pspin_cfg_pkg::AXI_IW;
+  import pspin_cfg_pkg::id_t;
+  import pspin_cfg_pkg::AXI_UW;
+  import pspin_cfg_pkg::user_t;
+  import pspin_cfg_pkg::aw_t;
+  import pspin_cfg_pkg::w_t;
+  import pspin_cfg_pkg::b_t;
+  import pspin_cfg_pkg::ar_t;
+  import pspin_cfg_pkg::r_t;
+  import pspin_cfg_pkg::req_t;
+  import pspin_cfg_pkg::resp_t;
+  import pspin_cfg_pkg::host_req_t;
+  import pspin_cfg_pkg::host_resp_t;
+  import pspin_cfg_pkg::PKT_MEM_SIZE;
+  import pspin_cfg_pkg::HND_MEM_SIZE;
+  import pspin_cfg_pkg::L1_CLUSTER_BASE;
+  import pspin_cfg_pkg::L1_CLUSTER_MEM_SIZE;
+  localparam int unsigned L2_SIZE = pulp_cluster_cfg_pkg::L2_SIZE;
+
+  // Interface from NIC inbound
+  req_t   ni_req;
+  resp_t  ni_resp;
+  `AXI_ASSIGN_TO_REQ(ni_req, axi_ni_slv)
+  `AXI_ASSIGN_FROM_RESP(axi_ni_slv, ni_resp)
+
+  // Interface from NIC outbound
+  req_t   no_req;
+  resp_t  no_resp;
+  `AXI_ASSIGN_TO_REQ(no_req, axi_no_slv)
+  `AXI_ASSIGN_FROM_RESP(axi_no_slv, no_resp)
+
+  // Interface to Host
+  host_req_t   host_mst_req;
+  host_resp_t  host_mst_resp;
+  `AXI_ASSIGN_FROM_REQ(axi_host_mst, host_mst_req)
+  `AXI_ASSIGN_TO_RESP(host_mst_resp, axi_host_mst)
+
+  host_req_t   host_mst_soc_dma_req, host_mst_hdir_req;
+  host_resp_t  host_mst_soc_dma_resp, host_mst_hdir_resp;
+
+  // Interface from Host 
+  req_t   host_slv_req;
+  resp_t  host_slv_resp;
+  `AXI_ASSIGN_TO_REQ(host_slv_req, axi_host_slv)
+  `AXI_ASSIGN_FROM_RESP(axi_host_slv, host_slv_resp)
+
+  // Interface from NHI interconnect to cluster noc
+  req_t   nhi_req;
+  resp_t  nhi_resp;
+
+  // Interfaces to Clusters
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_SLV),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) cl_inp[N_CLUSTERS-1:0]();
+  pulp_cluster_cfg_pkg::req_slv_t   [N_CLUSTERS-1:0]  cl_inp_req;
+  pulp_cluster_cfg_pkg::resp_slv_t  [N_CLUSTERS-1:0]  cl_inp_resp;
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_assign_cl_inp
+    `AXI_ASSIGN_FROM_REQ(cl_inp[i], cl_inp_req[i])
+    `AXI_ASSIGN_TO_RESP(cl_inp_resp[i], cl_inp[i])
+  end
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_SLV),
+    .AXI_USER_WIDTH (AXI_UW),
+    .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+  ) cl_inp_async[N_CLUSTERS-1:0]();
+
+  // Interfaces from Clusters
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_MST),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) cl_oup[N_CLUSTERS-1:0]();
+  pulp_cluster_cfg_pkg::req_mst_t   [N_CLUSTERS-1:0]  cl_oup_req;
+  pulp_cluster_cfg_pkg::resp_mst_t  [N_CLUSTERS-1:0]  cl_oup_resp;
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_assign_cl_oup
+    `AXI_ASSIGN_TO_REQ(cl_oup_req[i], cl_oup[i])
+    `AXI_ASSIGN_FROM_RESP(cl_oup[i], cl_oup_resp[i])
+  end
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_MST),
+    .AXI_USER_WIDTH (AXI_UW),
+    .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+  ) cl_oup_async[N_CLUSTERS-1:0]();
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DMA_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) cl_dma[N_CLUSTERS-1:0]();
+  pulp_cluster_cfg_pkg::req_dma_t   [N_CLUSTERS-1:0]  cl_dma_req;
+  pulp_cluster_cfg_pkg::resp_dma_t  [N_CLUSTERS-1:0]  cl_dma_resp;
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_assign_cl_dma
+    `AXI_ASSIGN_TO_REQ(cl_dma_req[i], cl_dma[i])
+    `AXI_ASSIGN_FROM_RESP(cl_dma[i], cl_dma_resp[i])
+  end
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DMA_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .AXI_USER_WIDTH (AXI_UW),
+    .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+  ) cl_dma_async[N_CLUSTERS-1:0]();
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DMA_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) cl_nhi[N_CLUSTERS-1:0]();
+  pulp_cluster_cfg_pkg::req_dma_t   [N_CLUSTERS-1:0]  cl_nhi_req;
+  pulp_cluster_cfg_pkg::resp_dma_t  [N_CLUSTERS-1:0]  cl_nhi_resp;
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_assign_cl_nhi
+    `AXI_ASSIGN_FROM_REQ(cl_nhi[i], cl_nhi_req[i])
+    `AXI_ASSIGN_TO_RESP(cl_nhi_resp[i], cl_nhi[i])
+  end
+  /* We are not using async clusters, can we remove their definition? */
+  /*
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DMA_DW),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .AXI_USER_WIDTH (AXI_UW),
+    .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+  ) cl_nhi_async[N_CLUSTERS-1:0]();
+  */
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW_ICACHE),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_ICACHE),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) cl_icache[N_CLUSTERS-1:0]();
+  
+  pulp_cluster_cfg_pkg::req_icache_t   [N_CLUSTERS-1:0]  cl_icache_req;
+  pulp_cluster_cfg_pkg::resp_icache_t  [N_CLUSTERS-1:0]  cl_icache_resp;
+
+  pulp_cluster_cfg_pkg::req_icache_t  host_slv_downsized_req;
+  pulp_cluster_cfg_pkg::resp_icache_t host_slv_downsized_resp;
+
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_assign_cl_icache
+    `AXI_ASSIGN_TO_REQ(cl_icache_req[i], cl_icache[i])
+    `AXI_ASSIGN_FROM_RESP(cl_icache[i], cl_icache_resp[i])
+  end
+  AXI_BUS_ASYNC #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW_ICACHE),
+    .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_ICACHE),
+    .AXI_USER_WIDTH (AXI_UW),
+    .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+  ) cl_icache_async[N_CLUSTERS-1:0]();
+
+  // Interfaces to L2 Memory
+  req_t   pe_l2_req,  dma_l2_req,   l2_hnd_req_a,  l2_hnd_req_b,  l2_pkt_req_a,  l2_pkt_req_b;
+  resp_t  pe_l2_resp, dma_l2_resp,  l2_hnd_resp_a, l2_hnd_resp_b, l2_pkt_resp_a, l2_pkt_resp_b;
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_WIDE_DW),
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) l2_hnd_mst_a(), l2_pkt_mst_a(), l2_hnd_mst_b(), l2_pkt_mst_b();
+
+  `AXI_ASSIGN_FROM_REQ(l2_hnd_mst_a, l2_hnd_req_a)
+  `AXI_ASSIGN_TO_RESP(l2_hnd_resp_a, l2_hnd_mst_a)
+  
+  `AXI_ASSIGN_FROM_REQ(l2_hnd_mst_b, l2_hnd_req_b)
+  `AXI_ASSIGN_TO_RESP(l2_hnd_resp_b, l2_hnd_mst_b)
+
+  `AXI_ASSIGN_FROM_REQ(l2_pkt_mst_a, l2_pkt_req_a)
+  `AXI_ASSIGN_TO_RESP(l2_pkt_resp_a, l2_pkt_mst_a)
+
+  `AXI_ASSIGN_FROM_REQ(l2_pkt_mst_b, l2_pkt_req_b)
+  `AXI_ASSIGN_TO_RESP(l2_pkt_resp_b, l2_pkt_mst_b)
+
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_WIDE_DW),
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) l2_hnd_mst_wo_atomics();
+
+  req_t host_l2_prog_req;
+  resp_t host_l2_prog_resp;
+
+  // Interface from eDMA to NHI
+  req_t nhi_mst_edma_req;
+  resp_t nhi_mst_edma_resp;
+ 
+  // Interfaces to Peripherals
+  localparam int unsigned AXI_DW_PERIPHS = 64;
+  typedef logic [AXI_DW_PERIPHS-1:0]    periph_data_t;
+  typedef logic [AXI_DW_PERIPHS/8-1:0]  periph_strb_t;
+  `AXI_TYPEDEF_W_CHAN_T(periph_w_t, periph_data_t, periph_strb_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(periph_r_t, periph_data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(periph_req_t, aw_t, periph_w_t, ar_t)
+  `AXI_TYPEDEF_RESP_T(periph_resp_t, b_t, periph_r_t)
+  periph_req_t  periph_req;
+  periph_resp_t periph_resp;
+  AXI_BUS #(
+    .AXI_ADDR_WIDTH (AXI_AW),
+    .AXI_DATA_WIDTH (AXI_DW_PERIPHS),
+    .AXI_ID_WIDTH   (AXI_IW),
+    .AXI_USER_WIDTH (AXI_UW)
+  ) periph_mst();
+  `AXI_ASSIGN_FROM_REQ(periph_mst, periph_req)
+  `AXI_ASSIGN_TO_RESP(periph_resp, periph_mst)
+
+  // mpq_engine -> scheduler
+  logic                                       mpqengine_scheduler_valid;
+  logic                                       mpqengine_scheduler_ready;
+  pspin_cfg_pkg::handler_task_t                   mpqengine_scheduler_task;
+
+  // scheduler -> mpq_engine
+  logic                                       scheduler_mpqengine_valid;
+  logic                                       scheduler_mpqengine_ready;
+  pspin_cfg_pkg::feedback_descr_t                 scheduler_mpqengine_feedback;
+
+  // scheduler -> cluster_schedulers
+  logic [N_CLUSTERS-1:0]                            sched_loc_valid;
+  logic [N_CLUSTERS-1:0]                            sched_loc_ready;
+  pspin_cfg_pkg::handler_task_t [N_CLUSTERS-1:0]    sched_loc_task;
+
+  // cluster_schedulers -> scheduler 
+  logic [N_CLUSTERS-1:0]                            loc_sched_valid;
+  logic [N_CLUSTERS-1:0]                            loc_sched_ready;
+  pspin_cfg_pkg::feedback_descr_t [N_CLUSTERS-1:0]  loc_sched_feedback;
+
+  logic [N_CLUSTERS-1:0]                            cluster_active_q;
+  logic [N_CLUSTERS-1:0]                            cluster_active_d;
+
+  logic [N_CLUSTERS-1:0]                            cluster_cmd_ready;
+  logic [N_CLUSTERS-1:0]                            cluster_cmd_valid;
+  pspin_cfg_pkg::pspin_cmd_t [N_CLUSTERS-1:0]       cluster_cmd;
+
+  logic                                             cluster_cmd_resp_valid;
+  pspin_cfg_pkg::pspin_cmd_resp_t                   cluster_cmd_resp;
+
+  // CMD unit <-> soc-level DMA
+  logic                                             edma_cmd_ready;
+  logic                                             edma_cmd_valid;
+  pspin_cfg_pkg::pspin_cmd_t                        edma_cmd;
+  logic                                             edma_resp_valid;
+  pspin_cfg_pkg::pspin_cmd_resp_t                   edma_resp;
+
+  // CMD unit <-> HostDirect unit
+  logic                                             hdir_cmd_valid;
+  logic                                             hdir_cmd_ready;
+  pspin_cfg_pkg::pspin_cmd_t                        hdir_cmd;
+  logic                                             hdir_resp_valid;
+  pspin_cfg_pkg::pspin_cmd_resp_t                   hdir_resp;
+  
+  assign pspin_active_o = (~cluster_active_q == '0);
+
+  mpq_engine #(
+    .NUM_HER_SLOTS          (pspin_cfg_pkg::NUM_MPQ_CELLS),
+    .NUM_MPQ                (N_MPQ) 
+  ) i_mpq_engine (
+    .rst_ni                 (rst_ni),
+    .clk_i                  (clk_i),
+
+    .her_ready_o            (her_ready_o),
+    .her_valid_i            (her_valid_i),
+    .her_i                  (her_i),
+
+    .eos_i                  (eos_i),
+
+    .mpq_full_o             (mpq_full_o),
+
+    .nic_feedback_ready_i   (nic_feedback_ready_i),
+    .nic_feedback_valid_o   (nic_feedback_valid_o),
+    .nic_feedback_o         (nic_feedback_o),
+
+    .feedback_ready_o       (scheduler_mpqengine_ready),
+    .feedback_valid_i       (scheduler_mpqengine_valid),
+    .feedback_i             (scheduler_mpqengine_feedback),
+
+    .task_ready_i           (mpqengine_scheduler_ready),
+    .task_valid_o           (mpqengine_scheduler_valid),
+    .task_o                 (mpqengine_scheduler_task)
+
+  );
+
+  scheduler #(
+    .NUM_CLUSTERS             (N_CLUSTERS),
+    .NUM_HERS_PER_CLUSTER     (pspin_cfg_pkg::NUM_HERS_PER_CLUSTER)
+  ) i_scheduler (
+    .rst_ni                   (rst_ni),
+    .clk_i                    (clk_i),
+
+    //from MPQ engine
+    .task_valid_i             (mpqengine_scheduler_valid),
+    .task_ready_o             (mpqengine_scheduler_ready),
+    .task_descr_i             (mpqengine_scheduler_task),
+
+    // to MPQ engine (TODO: change names)
+    .pktgen_feedback_valid_o  (scheduler_mpqengine_valid),
+    .pktgen_feedback_ready_i  (scheduler_mpqengine_ready),
+    .pktgen_feedback_o        (scheduler_mpqengine_feedback),
+
+    // to cluster_schedulers
+    .cluster_task_valid_o     (sched_loc_valid),
+    .cluster_task_ready_i     (sched_loc_ready),
+    .cluster_task_descr_o     (sched_loc_task),
+
+    // from cluster schedulers
+    .cluster_feedback_valid_i (loc_sched_valid),
+    .cluster_feedback_ready_o (loc_sched_ready),
+    .cluster_feedback_i       (loc_sched_feedback)
+  );
+
+  soc_dma_wrap #(
+    .DmaAxiIdWidth     (AXI_IW),
+    .DmaDataWidth      (AXI_WIDE_DW),
+    .DmaUserWidth      (AXI_UW),
+    .AxiAxReqDepth     (pspin_cfg_pkg::SOC_DMA_AXI_REQ_DEPTH),
+    .TfReqFifoDepth    (pspin_cfg_pkg::SOC_DMA_REQ_FIFO_DEPT),
+    .axi_nhi_req_t     (req_t),
+    .axi_nhi_res_t     (resp_t),
+    .axi_host_req_t    (host_req_t),
+    .axi_host_res_t    (host_resp_t)
+  ) i_soc_dma_wrap (
+    .clk_i             (clk_i),
+    .rst_ni            (rst_ni),
+
+    .cmd_req_valid_i   (edma_cmd_valid),
+    .cmd_req_ready_o   (edma_cmd_ready),
+    .cmd_req_i         (edma_cmd),
+    
+    .cmd_resp_valid_o  (edma_resp_valid),
+    .cmd_resp_o        (edma_resp),
+
+    //AXI wide port 1 (to NHI)
+    .nhi_req_o         (nhi_mst_edma_req),
+    .nhi_resp_i        (nhi_mst_edma_resp),
+    //AXI wide port 2 (to HOST)
+    .host_req_o        (host_mst_soc_dma_req),
+    .host_resp_i       (host_mst_soc_dma_resp)
+  );
+
+  host_direct #(
+    .AXI_AW             (HOST_AXI_AW),
+    .AXI_DW             (AXI_WIDE_DW),
+    .CMD_IMM_DATA_SIZE  (AXI_WIDE_DW),
+    .axi_host_aw_t      (pspin_cfg_pkg::aw_host_t),
+    .axi_host_ar_t      (pspin_cfg_pkg::ar_host_t),
+    .axi_host_w_t       (pspin_cfg_pkg::w_t),
+    .axi_host_r_t       (pspin_cfg_pkg::r_t),
+    .axi_host_b_t       (pspin_cfg_pkg::b_t),
+    .axi_host_req_t     (host_req_t),
+    .axi_host_res_t     (host_resp_t),
+    .cmd_req_t          (pspin_cfg_pkg::pspin_cmd_t),
+    .cmd_res_t          (pspin_cfg_pkg::pspin_cmd_resp_t),
+    .cmd_id_t           (pspin_cfg_pkg::pspin_cmd_id_t)
+  ) i_host_direct (
+    .clk_i              (clk_i),
+    .rst_ni             (rst_ni),
+
+    .cmd_req_valid_i    (hdir_cmd_valid),
+    .cmd_req_ready_o    (hdir_cmd_ready),
+    .cmd_req_i          (hdir_cmd),
+
+    .cmd_resp_valid_o   (hdir_resp_valid),
+    .cmd_resp_o         (hdir_resp),
+
+    .host_req_o         (host_mst_hdir_req),
+    .host_resp_i        (host_mst_hdir_resp)
+  );
+
+  host_mst_mux #(
+    .AddrWidth          (HOST_AXI_AW),
+    .DataWidth          (AXI_WIDE_DW),
+    .IdWidth            (AXI_IW),
+    .UserWidth          (AXI_UW),
+    .req_t              (host_req_t),
+    .resp_t             (host_resp_t)
+  ) i_mux_host_mst (
+    .clk_i              (clk_i),
+    .rst_ni             (rst_ni),
+
+    .dma_req_i          (host_mst_soc_dma_req),
+    .dma_resp_o         (host_mst_soc_dma_resp),
+
+    .hdir_req_i         (host_mst_hdir_req),
+    .hdir_resp_o        (host_mst_hdir_resp),
+    
+    .host_req_o         (host_mst_req),
+    .host_resp_i        (host_mst_resp)
+  );
+
+  cmd_unit #(
+    .NUM_CLUSTERS                (N_CLUSTERS),
+    .NUM_CMD_INTERFACES          (pspin_cfg_pkg::NUM_CMD_INTERFACES)
+  ) i_cmd_unit (
+    .rst_ni                      (rst_ni),
+    .clk_i                       (clk_i),
+
+    //commands from clusters
+    .cmd_ready_o                 (cluster_cmd_ready),
+    .cmd_valid_i                 (cluster_cmd_valid),
+    .cmd_i                       (cluster_cmd),
+
+    //command responses to clusters
+    .cmd_resp_valid_o            (cluster_cmd_resp_valid),
+    .cmd_resp_o                  (cluster_cmd_resp),
+
+    //command interfaces requests
+    .intf_ready_i                ({edma_cmd_ready,  nic_cmd_ready_i, hdir_cmd_ready}),
+    .intf_valid_o                ({edma_cmd_valid,  nic_cmd_valid_o, hdir_cmd_valid}),
+    .intf_cmd_o                  ({edma_cmd,        nic_cmd_o,       hdir_cmd}),
+
+    //command interfaces responses
+    .intf_cmd_resp_valid_i       ({edma_resp_valid, nic_cmd_resp_valid_i, hdir_resp_valid}),
+    .intf_cmd_resp_i             ({edma_resp,       nic_cmd_resp_i,       hdir_resp})
+  );
+
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin: gen_clusters
+    logic [5:0] cluster_id;
+    assign cluster_id = i;
+
+    if (pulp_cluster_cfg_pkg::ASYNC) begin : gen_cluster_async
+      axi_slice_dc_slave_wrap #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+        .AXI_USER_WIDTH (AXI_UW),
+        .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_SLV),
+        .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+      ) i_dc_slice_cl_inp (
+        .clk_i,
+        .rst_ni,
+        .test_cgbypass_i  (1'b0),
+        .isolate_i        (1'b0),
+        .axi_slave        (cl_inp[i]),
+        .axi_master_async (cl_inp_async[i])
+      );
+      pulp_cluster_async i_cluster (
+        .clk_i,
+        .rst_ni,
+        .ref_clk_i    (clk_i),
+        .cluster_id_i (cluster_id),
+        .fetch_en_i   (cl_fetch_en_i[i]),
+        .eoc_o        (cl_eoc_o[i]),
+        .busy_o       (cl_busy_o[i]),
+        .slv          (cl_inp_async[i]),
+        .mst          (cl_oup_async[i]),
+        .dma          (cl_dma_async[i]),
+        .icache       (cl_icache_async[i])
+      );
+      axi_slice_dc_master_wrap #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DW),
+        .AXI_USER_WIDTH (AXI_UW),
+        .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_IW_MST),
+        .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+      ) i_dc_slice_cl_oup (
+        .clk_i,
+        .rst_ni,
+        .test_cgbypass_i  (1'b0),
+        .clock_down_i     (1'b0),
+        .isolate_i        (1'b0),
+        .incoming_req_o   (),
+        .axi_slave_async  (cl_oup_async[i]),
+        .axi_master       (cl_oup[i])
+      );
+      axi_slice_dc_master_wrap #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (pulp_cluster_cfg_pkg::AXI_DMA_DW),
+        .AXI_USER_WIDTH (AXI_UW),
+        .AXI_ID_WIDTH   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+        .BUFFER_WIDTH   (pulp_cluster_cfg_pkg::DC_BUF_W)
+      ) i_dc_slice_cl_dma (
+        .clk_i,
+        .rst_ni,
+        .test_cgbypass_i  (1'b0),
+        .clock_down_i     (1'b0),
+        .isolate_i        (1'b0),
+        .incoming_req_o   (),
+        .axi_slave_async  (cl_dma_async[i]),
+        .axi_master       (cl_dma[i])
+      );
+
+    end else begin : gen_cluster_sync
+      pulp_cluster_sync i_cluster (
+        .clk_i,
+        .rst_ni,
+        .ref_clk_i    (clk_i),
+        .cluster_id_i (cluster_id),
+        .fetch_en_i   (cl_fetch_en_i[i]),
+        .eoc_o        (cl_eoc_o[i]),
+        .busy_o       (cl_busy_o[i]),
+        .slv          (cl_inp[i]),
+        .mst          (cl_oup[i]),
+        .dma          (cl_dma[i]),
+        .icache       (cl_icache[i]),
+        .nhi          (cl_nhi[i]),
+
+        .task_valid_i         (sched_loc_valid[i]),
+        .task_ready_o         (sched_loc_ready[i]),
+        .task_descr_i         (sched_loc_task[i]),
+        .feedback_valid_o     (loc_sched_valid[i]),
+        .feedback_ready_i     (loc_sched_ready[i]),
+        .feedback_o           (loc_sched_feedback[i]),
+        .cluster_active_o     (cluster_active_d[i]),
+        .cmd_ready_i          (cluster_cmd_ready[i]),
+        .cmd_valid_o          (cluster_cmd_valid[i]),
+        .cmd_o                (cluster_cmd[i]),
+        .cmd_resp_valid_i     (cluster_cmd_resp_valid),
+        .cmd_resp_i           (cluster_cmd_resp)
+      );
+    end
+  end
+
+  /// Address map
+  // Clusters
+  addr_t [N_CLUSTERS-1:0] cl_start_addr, cl_end_addr;
+  for (genvar i = 0; i < N_CLUSTERS; i++) begin : gen_map_clusters
+      assign cl_start_addr[i] = L1_CLUSTER_BASE +  i    * L1_CLUSTER_MEM_SIZE;
+      assign cl_end_addr[i]   = L1_CLUSTER_BASE + (i+1) * L1_CLUSTER_MEM_SIZE;
+  end
+  // L2
+  addr_t  l2_hnd_start_addr,  l2_hnd_end_addr,
+          l2_pkt_start_addr,  l2_pkt_end_addr,
+          l2_prog_start_addr, l2_prog_end_addr,
+          l2_start_addr,      l2_end_addr;
+  assign l2_hnd_start_addr  = 32'h1C00_0000;
+  assign l2_hnd_end_addr    = l2_hnd_start_addr + addr_t'(HND_MEM_SIZE);
+
+  assign l2_pkt_start_addr  = l2_hnd_end_addr;
+  assign l2_pkt_end_addr    = l2_pkt_start_addr + addr_t'(PKT_MEM_SIZE);
+  
+  assign l2_prog_start_addr = 32'h1D00_0000;
+  assign l2_prog_end_addr   = l2_prog_start_addr + 32'h0000_8000;
+  
+  assign l2_start_addr      = l2_hnd_start_addr;
+  assign l2_end_addr        = l2_pkt_end_addr;
+  
+  // Peripherals
+  addr_t periph_start_addr, periph_end_addr;
+  assign periph_start_addr  = 32'h1A10_0000;
+  assign periph_end_addr    = periph_start_addr + addr_t'(32*1024);
+
+  prog_mem #(
+    .NumClusters  (N_CLUSTERS),
+    .NumBytes     (32*1024),
+    .AddrWidth    (AXI_AW),
+    .DataWidth    (pulp_cluster_cfg_pkg::AXI_DW_ICACHE),
+    .IdWidth      (pulp_cluster_cfg_pkg::AXI_IW_ICACHE),
+    .UserWidth    (AXI_UW),
+    .req_t        (pulp_cluster_cfg_pkg::req_icache_t),
+    .resp_t       (pulp_cluster_cfg_pkg::resp_icache_t)
+  ) i_prog_mem (
+    .clk_i,
+    .rst_ni,
+    .cl_req_i     ( cl_icache_req           ),
+    .cl_resp_o    ( cl_icache_resp          ),
+    .host_req_i   ( host_slv_downsized_req  ),
+    .host_resp_o  ( host_slv_downsized_resp )
+  );
+
+  pe_noc #(
+    .NumClusters      (N_CLUSTERS),
+    .AddrWidth        (AXI_AW),
+    .ClDataWidth      (pulp_cluster_cfg_pkg::AXI_DW),
+    .ClOupIdWidth     (pulp_cluster_cfg_pkg::AXI_IW_MST),
+    .ClInpIdWidth     (pulp_cluster_cfg_pkg::AXI_IW_SLV),
+    .L2DataWidth      (AXI_WIDE_DW),
+    .L2IdWidth        (AXI_IW),
+    .PeriphDataWidth  (AXI_DW_PERIPHS),
+    .PeriphIdWidth    (AXI_IW),
+    .UserWidth        (AXI_UW),
+    .cl_oup_req_t     (pulp_cluster_cfg_pkg::req_mst_t),
+    .cl_oup_resp_t    (pulp_cluster_cfg_pkg::resp_mst_t),
+    .cl_inp_req_t     (pulp_cluster_cfg_pkg::req_slv_t),
+    .cl_inp_resp_t    (pulp_cluster_cfg_pkg::resp_slv_t),
+    .l2_req_t         (req_t),
+    .l2_resp_t        (resp_t),
+    .periph_req_t     (periph_req_t),
+    .periph_resp_t    (periph_resp_t)
+  ) i_pe_noc (
+    .clk_i,
+    .rst_ni,
+    .cl_start_addr_i      (cl_start_addr),
+    .cl_end_addr_i        (cl_end_addr),
+    .l2_start_addr_i      (l2_start_addr),
+    .l2_end_addr_i        (l2_end_addr),
+    .periph_start_addr_i  (periph_start_addr),
+    .periph_end_addr_i    (periph_end_addr),
+    .from_cl_req_i        (cl_oup_req),
+    .from_cl_resp_o       (cl_oup_resp),
+    .to_cl_req_o          (cl_inp_req),
+    .to_cl_resp_i         (cl_inp_resp),
+    .l2_req_o             (pe_l2_req),
+    .l2_resp_i            (pe_l2_resp),
+    .periph_req_o         (periph_req),
+    .periph_resp_i        (periph_resp)
+  );
+
+  dma_noc #(
+    .NumClusters  (N_CLUSTERS),
+    .AddrWidth    (AXI_AW),
+    .DataWidth    (AXI_WIDE_DW),
+    .DMAIdWidth   (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .L2IdWidth    (AXI_IW),
+    .UserWidth    (AXI_UW),
+    .dma_req_t    (pulp_cluster_cfg_pkg::req_dma_t),
+    .dma_resp_t   (pulp_cluster_cfg_pkg::resp_dma_t),
+    .l2_req_t     (req_t),
+    .l2_resp_t    (resp_t)
+  ) i_dma_noc (
+    .clk_i,
+    .rst_ni,
+    .l2_start_addr_i(l2_start_addr),
+    .l2_end_addr_i  (l2_end_addr),
+    .dma_req_i      (cl_dma_req),
+    .dma_resp_o     (cl_dma_resp),
+    .l2_req_o       (dma_l2_req),
+    .l2_resp_i      (dma_l2_resp)
+  );
+
+  cluster_noc #(
+    .NumClusters  (N_CLUSTERS),
+    .AddrWidth    (AXI_AW),
+    .DataWidth    (AXI_WIDE_DW),
+    .UserWidth    (AXI_UW),
+    .NHIIdWidth   (AXI_IW),
+    .ClIdWidth    (pulp_cluster_cfg_pkg::AXI_DMA_IW),
+    .nhi_req_t    (req_t),
+    .nhi_resp_t   (resp_t),
+    .cl_req_t     (pulp_cluster_cfg_pkg::req_dma_t),
+    .cl_resp_t    (pulp_cluster_cfg_pkg::resp_dma_t)
+  ) i_cluster_noc (
+    .clk_i,
+    .rst_ni,
+    .cl_start_addr_i (cl_start_addr),
+    .cl_end_addr_i   (cl_end_addr),
+    .cl_req_o        (cl_nhi_req),
+    .cl_resp_i       (cl_nhi_resp),
+    .nhi_req_i       (nhi_req),
+    .nhi_resp_o      (nhi_resp)
+  );
+
+  l2_xbar #(
+    .AddrWidth  (AXI_AW),
+    .DataWidth  (AXI_WIDE_DW),
+    .IdWidth    (AXI_IW),
+    .UserWidth  (AXI_UW),
+    .req_t      (req_t),
+    .resp_t     (resp_t)
+  ) i_l2_xbar (
+    .clk_i,
+    .rst_ni,
+    .l2_hnd_start_addr_i  (l2_hnd_start_addr),
+    .l2_hnd_end_addr_i    (l2_hnd_end_addr),
+    .l2_pkt_start_addr_i  (l2_pkt_start_addr),
+    .l2_pkt_end_addr_i    (l2_pkt_end_addr),
+    .pe_req_i             (pe_l2_req),
+    .pe_resp_o            (pe_l2_resp),
+    .dma_req_i            (dma_l2_req),
+    .dma_resp_o           (dma_l2_resp),
+    .l2_hnd_req_o         (l2_hnd_req_a),
+    .l2_hnd_resp_i        (l2_hnd_resp_a),
+    .l2_pkt_req_o         (l2_pkt_req_a),
+    .l2_pkt_resp_i        (l2_pkt_resp_a)
+  );
+
+  nhi_xbar #(
+    .AddrWidth  (AXI_AW),
+    .DataWidth  (AXI_WIDE_DW),
+    .IdWidth    (AXI_IW),
+    .UserWidth  (AXI_UW),
+    .req_t      (req_t),
+    .resp_t     (resp_t)
+  ) i_nhi_xbar (
+    .clk_i,
+    .rst_ni,
+    .l2_hnd_start_addr_i  ( l2_hnd_start_addr          ),
+    .l2_hnd_end_addr_i    ( l2_hnd_end_addr            ),
+    .l2_pkt_start_addr_i  ( l2_pkt_start_addr          ),
+    .l2_pkt_end_addr_i    ( l2_pkt_end_addr            ),
+    .l2_prog_start_addr_i ( l2_prog_start_addr         ),
+    .l2_prog_end_addr_i   ( l2_prog_end_addr           ),
+    .l1_start_addr_i      ( cl_start_addr[0]           ),
+    .l1_end_addr_i        ( cl_end_addr[N_CLUSTERS-1]  ),
+    .host_req_i           ( host_slv_req               ),
+    .host_resp_o          ( host_slv_resp              ),
+    .ni_req_i             ( ni_req                     ),
+    .ni_resp_o            ( ni_resp                    ),
+    .no_req_i             ( no_req                     ),
+    .no_resp_o            ( no_resp                    ),
+    .edma_req_i           ( nhi_mst_edma_req           ),
+    .edma_resp_o          ( nhi_mst_edma_resp          ),
+    .l2_hnd_req_o         ( l2_hnd_req_b               ),
+    .l2_hnd_resp_i        ( l2_hnd_resp_b              ),
+    .l2_pkt_req_o         ( l2_pkt_req_b               ),
+    .l2_pkt_resp_i        ( l2_pkt_resp_b              ),
+    .l2_prog_req_o        ( host_l2_prog_req           ),
+    .l2_prog_resp_i       ( host_l2_prog_resp          ),
+    .cluster_req_o        ( nhi_req                    ),
+    .cluster_resp_i       ( nhi_resp                   )
+  );
+
+  axi_dw_downsizer #(
+    .AxiMaxReads         ( 4                                    ), // Number of outstanding reads
+    .AxiSlvPortDataWidth ( pspin_cfg_pkg::AXI_WIDE_DW           ), // Data width of the slv port
+    .AxiMstPortDataWidth ( pulp_cluster_cfg_pkg::AXI_DW_ICACHE  ), // Data width of the mst port
+    .AxiAddrWidth        ( pulp_cluster_cfg_pkg::AXI_AW         ), // Address width
+    .AxiIdWidth          ( pspin_cfg_pkg::AXI_IW                ), // ID width
+    .aw_chan_t           ( pspin_cfg_pkg::aw_t                  ), // AW Channel Type
+    .mst_w_chan_t        ( pulp_cluster_cfg_pkg::w_icache_t     ), //  W Channel Type for the mst port
+    .slv_w_chan_t        ( pspin_cfg_pkg::w_t                   ), //  W Channel Type for the slv port
+    .b_chan_t            ( pspin_cfg_pkg::b_t                   ), //  B Channel Type
+    .ar_chan_t           ( pspin_cfg_pkg::ar_t                  ), // AR Channel Type
+    .mst_r_chan_t        ( pulp_cluster_cfg_pkg::r_icache_t     ), //  R Channel Type for the mst port
+    .slv_r_chan_t        ( pspin_cfg_pkg::r_t                   ), //  R Channel Type for the slv port
+    .axi_mst_req_t       ( pulp_cluster_cfg_pkg::req_icache_t   ), // AXI Request Type for mst ports
+    .axi_mst_resp_t      ( pulp_cluster_cfg_pkg::resp_icache_t  ), // AXI Response Type for mst ports
+    .axi_slv_req_t       ( pspin_cfg_pkg::req_t                 ), // AXI Request Type for slv ports
+    .axi_slv_resp_t      ( pspin_cfg_pkg::resp_t                )  // AXI Response Type for slv ports
+  ) i_dw_downsizer_host_l2_prog (
+    .clk_i               ( clk_i                                ),
+    .rst_ni              ( rst_ni                               ),
+    .slv_req_i           ( host_l2_prog_req                     ),
+    .slv_resp_o          ( host_l2_prog_resp                    ), 
+    .mst_req_o           ( host_slv_downsized_req               ),
+    .mst_resp_i          ( host_slv_downsized_resp              )
+  );
+
+  axi_riscv_atomics_wrap #(
+    .AXI_ADDR_WIDTH     (AXI_AW),
+    .AXI_DATA_WIDTH     (AXI_WIDE_DW),
+    .AXI_ID_WIDTH       (AXI_IW),
+    .AXI_USER_WIDTH     (AXI_UW),
+    .AXI_MAX_READ_TXNS  (4),
+    .AXI_MAX_WRITE_TXNS (4),
+    .RISCV_WORD_WIDTH   (32)
+  ) i_atomics (
+    .clk_i,
+    .rst_ni,
+    .slv    (l2_hnd_mst_a),
+    .mst    (l2_hnd_mst_wo_atomics)
+  );
+  
+  l2_mem #(
+    .AXI_AW         (AXI_AW),
+    .AXI_DW         (AXI_WIDE_DW),
+    .AXI_UW         (AXI_UW),
+    .AXI_IW         (AXI_IW),
+    .N_BYTES        (HND_MEM_SIZE),
+    .CUT_DW         (64),
+    .CUT_N_WORDS    (16384),
+    .N_PAR_CUTS_MUL (4)
+  ) i_l2_hnd_mem (
+    .clk_i,
+    .rst_ni,
+    .slv_a    (l2_hnd_mst_wo_atomics),
+    .slv_b    (l2_hnd_mst_b)
+  );
+
+  l2_mem #(
+    .AXI_AW         (AXI_AW),
+    .AXI_DW         (AXI_WIDE_DW),
+    .AXI_UW         (AXI_UW),
+    .AXI_IW         (AXI_IW),
+    .N_BYTES        (PKT_MEM_SIZE),
+    .CUT_DW         (512),
+    .CUT_N_WORDS    (2048),
+    .N_PAR_CUTS_MUL (32)
+  ) i_l2_pkt_mem (
+    .clk_i,
+    .rst_ni,
+    .slv_a    (l2_pkt_mst_a),
+    .slv_b    (l2_pkt_mst_b)
+  );
+
+  soc_peripherals #(
+    .AXI_AW     (AXI_AW),
+    .AXI_IW     (AXI_IW),
+    .AXI_UW     (AXI_UW),
+    .N_CORES    (pulp_cluster_cfg_pkg::N_CORES),
+    .N_CLUSTERS (N_CLUSTERS)
+  ) i_periphs (
+    .clk_i,
+    .rst_ni,
+    .test_en_i  ('0),
+    .axi        (periph_mst)
+  );
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (~rst_ni) begin
+      cluster_active_q <= '0;
+    end else begin
+      cluster_active_q <= cluster_active_d;
+    end
+  end
+
+endmodule
diff --git a/hw/src/pspin_cfg_pkg.sv b/hw/src/pspin_cfg_pkg.sv
new file mode 100644
index 0000000..2816854
--- /dev/null
+++ b/hw/src/pspin_cfg_pkg.sv
@@ -0,0 +1,322 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+package automatic pspin_cfg_pkg;
+
+  localparam int unsigned       HOST_AXI_AW             = 64;
+
+  // Interface parameters
+  localparam int unsigned       AXI_AW                  = pulp_cluster_cfg_pkg::AXI_AW;
+  localparam int unsigned       AXI_WIDE_DW             = 512; // [bit], must be a power of 2
+  localparam int unsigned       AXI_IW                  = 6;
+  localparam int unsigned       AXI_UW                  = pulp_cluster_cfg_pkg::AXI_UW;
+
+  localparam int unsigned       PKT_MEM_SIZE            = pulp_cluster_cfg_pkg::L2_SIZE / 2;
+  localparam int unsigned       HND_MEM_SIZE            = pulp_cluster_cfg_pkg::L2_SIZE / 2;
+
+  localparam int unsigned       SOC_DMA_AXI_REQ_DEPTH   = 12;
+  localparam int unsigned       SOC_DMA_REQ_FIFO_DEPT   = 64; //tune me!
+
+  /*
+  localparam longint unsigned   PCIE_START_ADDR         = 64'h1000_0000_0000_0000;
+  localparam longint unsigned   PCIE_END_ADDR           = 64'h1FFF_FFFF_FFFF_FFFF;
+  localparam int unsigned       NHI_START_ADDR          = 32'h1000_0000;
+  localparam int unsigned       NHI_END_ADDR            = 32'hFF00_0000;
+  */
+
+  localparam int unsigned       C_SIZE_WIDTH            = AXI_AW;
+  localparam int unsigned       C_MSGID_WIDTH           = 10;
+  localparam int unsigned       C_ADDR_WIDTH            = AXI_AW;
+  localparam int unsigned       C_HOST_ADDR_WIDTH       = HOST_AXI_AW;
+  localparam int unsigned       NUM_CLUSTERS            = 4;
+  localparam int unsigned       NUM_CORES               = 8;
+
+  //MPQ engine
+  localparam int unsigned       NUM_MPQ                 = 1024;
+  localparam int unsigned       NUM_MPQ_CELLS           = 128;
+  localparam int unsigned       NUM_MPQ_STATIC_CELLS    = 1; //per MPQ
+
+  localparam int unsigned       HER_FLAGS_IS_HDR_IDX    = 4;
+  localparam int unsigned       HER_FLAGS_IS_CMPL_IDX   = 5;
+
+  localparam int unsigned       L1_CLUSTER_BASE         = 32'h1000_0000;
+  localparam int unsigned       L1_CLUSTER_MEM_SIZE     = 32'h0040_0000; //address space reserved to a cluster is 4 MiB
+
+  //this is the actual L1 memory size
+  localparam int unsigned       L1_CLUSTER_ACTUAL_MEM_SIZE = 32'h0010_0000; // 1 MiB
+
+  //L1_RUNTIME_OFFSET + L1_RUNTIME_SIZE < L1_SIZE
+
+  localparam int unsigned       L1_RUNTIME_OFFSET       = 32'h0000_0400; // 1 KiB reserved at the beginning.
+  localparam int unsigned       L1_RUNTIME_SIZE         = 32'h0000_4000; // 16 KiB
+
+  localparam int unsigned       L1_PKT_BUFF_OFFSET      = L1_RUNTIME_OFFSET + L1_RUNTIME_SIZE;
+  localparam int unsigned       L1_PKT_BUFF_SIZE        = 32'h0001_0000; // 64 KiB
+
+  localparam int unsigned       L1_SCRATCHPAD_OFFSET    = L1_PKT_BUFF_OFFSET + L1_PKT_BUFF_SIZE;
+  localparam int unsigned       L1_SCRATCHPAD_SIZE      = L1_CLUSTER_ACTUAL_MEM_SIZE - L1_PKT_BUFF_OFFSET;
+
+  //number of HERs that can be buffered (allows to overlap DMA transfer to running handlers)
+  localparam int unsigned       BUFFERED_HERS_PER_CLUSTER = 12;
+
+  // the number of HERs in a cluster is the number of buffer ones + the ones running
+  localparam int unsigned       NUM_HERS_PER_CLUSTER    = BUFFERED_HERS_PER_CLUSTER + NUM_CORES;
+
+  //number of messages per cluster
+  localparam int unsigned       NUM_MSG_PER_CLUSTER     = NUM_MPQ / NUM_CLUSTERS;
+
+  //max number of commands that an HPU can keep in flight
+  localparam int unsigned       NUM_HPU_CMDS            = 4;
+
+  //Number of command interfaces (NIC outbound, soc-level DMA) and IDs
+  //NOTE: the IDs need to be consistent with the inputs of the cmd unit.
+  localparam int unsigned NUM_CMD_INTERFACES          = 3;
+  localparam int unsigned CMD_HOSTDIRECT_ID           = 0;
+  localparam int unsigned CMD_NIC_OUTBOUND_ID         = 1;
+  localparam int unsigned CMD_EDMA_ID                 = 2;
+
+
+  // Interface types
+  typedef logic [AXI_AW-1:0]         addr_t;
+  typedef logic [AXI_WIDE_DW-1:0]    data_t;
+  typedef logic [AXI_WIDE_DW/8-1:0]  strb_t;
+  typedef logic [AXI_IW-1:0]         id_t;
+  typedef logic [AXI_UW-1:0]         user_t;
+  typedef logic [HOST_AXI_AW-1:0]    host_addr_t;
+  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_t, aw_t, w_t, ar_t)
+  `AXI_TYPEDEF_RESP_T(resp_t, b_t, r_t)
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_host_t, host_addr_t, id_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_host_t, host_addr_t, id_t, user_t)
+  `AXI_TYPEDEF_REQ_T(host_req_t, aw_host_t, w_t, ar_host_t)
+  `AXI_TYPEDEF_RESP_T(host_resp_t, b_t, r_t)
+
+  typedef logic [$clog2(NUM_HERS_PER_CLUSTER):0] cluster_occup_t;
+  typedef logic [31:0] pkt_ptr_t;
+
+  typedef logic [C_ADDR_WIDTH-1:0] mem_addr_t;
+  typedef logic [C_SIZE_WIDTH-1:0] mem_size_t;
+
+
+  // feedback descriptor
+  typedef struct packed {
+    logic [C_ADDR_WIDTH-1:0]   pkt_addr;
+    mem_size_t                 pkt_size;
+    logic [C_MSGID_WIDTH-1:0]  msgid;
+    logic                      trigger_feedback;
+  } feedback_descr_t;
+
+  typedef struct packed {
+
+    //handler memory
+    mem_addr_t                 handler_mem_addr;
+    mem_size_t                 handler_mem_size;
+
+    //host memory
+    host_addr_t                host_mem_addr;
+    mem_size_t                 host_mem_size;
+
+    //header handler
+    mem_addr_t                 hh_addr;
+    mem_size_t                 hh_size;
+
+    //payload handler
+    mem_addr_t                 ph_addr;
+    mem_size_t                 ph_size;
+
+    //completion (aka tail) handler
+    mem_addr_t                 th_addr;
+    mem_size_t                 th_size;
+
+    //L1 scratchpads
+    mem_addr_t [NUM_CLUSTERS-1:0] scratchpad_addr;
+    mem_size_t [NUM_CLUSTERS-1:0] scratchpad_size;
+
+  } mpq_meta_t;
+
+  typedef struct packed {
+
+    logic [C_MSGID_WIDTH-1:0]  msgid;
+
+    logic                      eom;
+
+    //full her descriptor
+    mem_addr_t                 her_addr;
+    mem_size_t                 her_size;
+    mem_size_t                 xfer_size;
+
+    mpq_meta_t                 mpq_meta;
+  } her_descr_t;
+
+  //typedef enum logic [1:0] {HeaderHandler, PayloadHandler, CompletionHandler} her_task_type_t;
+  // job descriptor
+  typedef struct packed {
+
+    logic [C_MSGID_WIDTH-1:0]       msgid;
+
+    mem_addr_t                      handler_fun;
+    mem_size_t                      handler_fun_size;
+
+    mem_addr_t                      handler_mem_addr;
+    mem_size_t                      handler_mem_size;
+
+    host_addr_t                     host_mem_addr;
+    mem_size_t                      host_mem_size;
+
+    mem_addr_t                      pkt_addr;
+    mem_size_t                      pkt_size;
+
+    logic                           trigger_feedback;
+
+    mem_addr_t [NUM_CLUSTERS-1:0]   scratchpad_addr;
+    mem_size_t [NUM_CLUSTERS-1:0]   scratchpad_size;
+
+  } handler_task_t;
+
+  // DMA transfer descriptor
+  typedef struct packed {
+    logic [31:0] num_bytes;
+    logic [31:0] dst_addr_high;
+    logic [31:0] dst_addr_low;
+    logic [31:0] src_addr_high;
+    logic [31:0] src_addr_low;
+    logic        deburst;
+    logic        decouple;
+    logic        serialize;
+  } transf_descr_t;
+
+  // DMA transfer descriptor
+  typedef struct packed {
+    logic [31:0] num_bytes;
+    logic [31:0] dst_addr;
+    logic [31:0] src_addr;
+    logic        deburst;
+    logic        decouple;
+    logic        serialize;
+  } transf_descr_32_t;
+
+    // DMA transfer descriptor
+  typedef struct packed {
+    logic [31:0] num_bytes;
+    logic [65:0] dst_addr;
+    logic [65:0] src_addr;
+    logic        deburst;
+    logic        decouple;
+    logic        serialize;
+  } transf_descr_soc_t;
+
+  // Task descriptor (sent by the local scheduler to the HPU driver)
+  typedef struct packed {
+    handler_task_t  handler_task;
+    pkt_ptr_t       pkt_ptr;
+  } hpu_handler_task_t;
+
+  // Task feedback descriptor (sent by the HPU driver to the local scheduler)
+  typedef struct packed {
+    feedback_descr_t  feedback_descr;
+    pkt_ptr_t         pkt_ptr;
+  } task_feedback_descr_t;
+
+
+  // a bit ugly but they are shared between the mpq_engine and the mpq_fsm, so not sure
+  // how to share these two types differertly (except for passing both of them as parameters, which
+  // would be ugly as well)
+  typedef enum logic [2:0] {Free, Header, HeaderRunning, Payload, PayloadDraining, Completion, CompletionRunning} mpq_state_t;
+  typedef struct packed {
+      mpq_state_t                       state;
+      logic [$clog2(NUM_MPQ_CELLS):0]   length;
+      logic [$clog2(NUM_MPQ_CELLS):0]   in_flight;
+      logic                             has_completion;
+      logic                             eom_seen;
+  } mpq_t;
+
+  /* commands */
+
+  // network ID (e.g., IP address)
+  typedef logic [31:0] nid_t;
+
+  // flow ID (e.g., (srcport, dstport) or matching bits)
+  typedef logic [31:0] fid_t;
+
+  // memory type
+  typedef enum logic [1:0] {HostMem, NicMem} mem_type_t;
+
+  // userptr
+  typedef logic [63:0] user_ptr_t;
+
+  //NIC put/send command (224 b, padded to 76 B)
+  typedef struct packed {
+      logic [383:0] unused;     // 384b
+      user_ptr_t    user_ptr;   // 64b
+      mem_size_t    length;     // 32b
+      host_addr_t   src_addr;   // 64b
+      fid_t         fid;        // 32b unused
+      nid_t         nid;        // 32b
+  } nic_cmd_t;
+
+  // Host <-> PsPIN DMA command (193 b, padded to 76 B)
+  typedef struct packed {
+      logic [414:0] unused;     // 415b
+      user_ptr_t    user_ptr;   // 64b
+      logic         nic_to_host;// 1
+      mem_size_t    length;     // 32b
+      mem_addr_t    nic_addr;   // 32b
+      host_addr_t   host_addr;  // 64b
+  } host_dma_cmd_t;
+
+  // PsPIN <-> Host with immediate data (586 b, padded to 76 B)
+  typedef struct packed {
+    logic [AXI_WIDE_DW-1:0]               imm_data;       // 512b
+    logic [21:0]                          unused;         // 22b
+    logic [$clog2(AXI_WIDE_DW)-1:0]       imm_data_size;  // 9b
+    logic                                 nic_to_host;    // 1b
+    host_addr_t                           host_addr;      // 64b
+  } host_direct_cmd_t;
+
+  typedef union packed {
+      logic [18:0][31:0] words; //TODO: determine this size programatically (max(sizeof(nic_cmd_t), sizeof(host_dma_cmd_t)))/32
+      nic_cmd_t          nic_cmd;
+      host_dma_cmd_t     host_dma_cmd;
+      host_direct_cmd_t  host_direct_cmd;
+  } pspin_cmd_descr_t;
+
+  typedef enum logic [1:0] {HostMemCpy, NICSend, HostDirect} pspin_cmd_type_t;
+  typedef logic [$clog2(NUM_CMD_INTERFACES)-1:0] pspin_cmd_intf_id_t;
+
+  typedef struct packed {
+    logic [$clog2(NUM_CLUSTERS)-1:0] cluster_id;
+    logic [$clog2(NUM_CORES)-1:0] core_id;
+    logic [$clog2(NUM_HPU_CMDS)-1:0] local_cmd_id;
+  } pspin_cmd_id_t;
+
+  typedef struct packed {
+    pspin_cmd_intf_id_t intf_id;
+    pspin_cmd_id_t cmd_id;
+    pspin_cmd_type_t  cmd_type;
+    pspin_cmd_descr_t descr;
+
+    logic       generate_event;
+  } pspin_cmd_t;
+
+  typedef struct packed {
+     pspin_cmd_id_t cmd_id;
+     logic [AXI_WIDE_DW-1:0] imm_data;
+  } pspin_cmd_resp_t;
+
+
+endpackage
diff --git a/hw/src/pspin_verilator.sv b/hw/src/pspin_verilator.sv
new file mode 100644
index 0000000..93880ae
--- /dev/null
+++ b/hw/src/pspin_verilator.sv
@@ -0,0 +1,696 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import pspin_cfg_pkg::*;
+
+package automatic pspin_io;
+
+    typedef logic [pspin_cfg_pkg::HOST_AXI_AW-1:0]    wide_addr_t;
+    typedef logic [pspin_cfg_pkg::AXI_AW-1:0]         addr_t;
+    typedef logic [pspin_cfg_pkg::AXI_WIDE_DW-1:0]    data_t;
+    typedef logic [pspin_cfg_pkg::AXI_WIDE_DW/8-1:0]  strb_t;
+    typedef logic [pspin_cfg_pkg::AXI_IW-1:0]         id_t;
+    typedef logic [pspin_cfg_pkg::AXI_UW-1:0]         user_t;
+
+endpackage
+
+module pspin_verilator #(
+) (
+    /** Clocks and Resets **/
+    input  logic                            clk_i,
+    input  logic                            rst_ni,
+
+    // asserted when HPUs are ready
+    output logic                            pspin_active_o,
+
+    // termination signal 
+    input  logic                            eos_i,
+
+    // MPQ full signal
+    output logic [NUM_MPQ-1:0]              mpq_full_o,         
+
+
+    /** NIC inbound engine AXI slave port **/
+    // WRITE ADDRESS CHANNEL
+    input  pspin_io::addr_t                 ni_slave_aw_addr_i,
+    input  axi_pkg::prot_t                  ni_slave_aw_prot_i,
+    input  axi_pkg::region_t                ni_slave_aw_region_i,
+    input  axi_pkg::len_t                   ni_slave_aw_len_i,
+    input  axi_pkg::size_t                  ni_slave_aw_size_i,
+    input  axi_pkg::burst_t                 ni_slave_aw_burst_i,
+    input  logic                            ni_slave_aw_lock_i,
+    input  axi_pkg::atop_t                  ni_slave_aw_atop_i,
+    input  axi_pkg::cache_t                 ni_slave_aw_cache_i,
+    input  axi_pkg::qos_t                   ni_slave_aw_qos_i,
+    input  pspin_io::id_t                   ni_slave_aw_id_i,
+    input  pspin_io::user_t                 ni_slave_aw_user_i,
+    input  logic                            ni_slave_aw_valid_i,
+    output logic                            ni_slave_aw_ready_o,
+
+    // READ ADDRESS CHANNEL
+    input  pspin_io::addr_t                 ni_slave_ar_addr_i,
+    input  axi_pkg::prot_t                  ni_slave_ar_prot_i,
+    input  axi_pkg::region_t                ni_slave_ar_region_i,
+    input  axi_pkg::len_t                   ni_slave_ar_len_i,
+    input  axi_pkg::size_t                  ni_slave_ar_size_i,
+    input  axi_pkg::burst_t                 ni_slave_ar_burst_i,
+    input  logic                            ni_slave_ar_lock_i,
+    input  axi_pkg::cache_t                 ni_slave_ar_cache_i,
+    input  axi_pkg::qos_t                   ni_slave_ar_qos_i,
+    input  pspin_io::id_t                   ni_slave_ar_id_i,
+    input  pspin_io::user_t                 ni_slave_ar_user_i,
+    input  logic                            ni_slave_ar_valid_i,
+    output logic                            ni_slave_ar_ready_o,
+
+    // WRITE DATA CHANNEL
+    input  pspin_io::data_t                 ni_slave_w_data_i,
+    input  pspin_io::strb_t                 ni_slave_w_strb_i,
+    input  pspin_io::user_t                 ni_slave_w_user_i,
+    input  logic                            ni_slave_w_last_i,
+    input  logic                            ni_slave_w_valid_i,
+    output logic                            ni_slave_w_ready_o,
+
+    // READ DATA CHANNEL
+    output pspin_io::data_t                 ni_slave_r_data_o,
+    output axi_pkg::resp_t                  ni_slave_r_resp_o,
+    output logic                            ni_slave_r_last_o,
+    output pspin_io::id_t                   ni_slave_r_id_o,
+    output pspin_io::user_t                 ni_slave_r_user_o,
+    output logic                            ni_slave_r_valid_o,
+    input  logic                            ni_slave_r_ready_i,
+
+    // WRITE RESPONSE CHANNEL
+    output axi_pkg::resp_t                  ni_slave_b_resp_o,
+    output pspin_io::id_t                   ni_slave_b_id_o,
+    output pspin_io::user_t                 ni_slave_b_user_o,
+    output logic                            ni_slave_b_valid_o,
+    input  logic                            ni_slave_b_ready_i,
+
+
+    /** NIC outbound engine AXI slave port **/
+    // WRITE ADDRESS CHANNEL
+    input  pspin_io::addr_t                 no_slave_aw_addr_i,
+    input  axi_pkg::prot_t                  no_slave_aw_prot_i,
+    input  axi_pkg::region_t                no_slave_aw_region_i,
+    input  axi_pkg::len_t                   no_slave_aw_len_i,
+    input  axi_pkg::size_t                  no_slave_aw_size_i,
+    input  axi_pkg::burst_t                 no_slave_aw_burst_i,
+    input  logic                            no_slave_aw_lock_i,
+    input  axi_pkg::atop_t                  no_slave_aw_atop_i,
+    input  axi_pkg::cache_t                 no_slave_aw_cache_i,
+    input  axi_pkg::qos_t                   no_slave_aw_qos_i,
+    input  pspin_io::id_t                   no_slave_aw_id_i,
+    input  pspin_io::user_t                 no_slave_aw_user_i,
+    input  logic                            no_slave_aw_valid_i,
+    output logic                            no_slave_aw_ready_o,
+
+    // READ ADDRESS CHANNEL
+    input  pspin_io::addr_t                 no_slave_ar_addr_i,
+    input  axi_pkg::prot_t                  no_slave_ar_prot_i,
+    input  axi_pkg::region_t                no_slave_ar_region_i,
+    input  axi_pkg::len_t                   no_slave_ar_len_i,
+    input  axi_pkg::size_t                  no_slave_ar_size_i,
+    input  axi_pkg::burst_t                 no_slave_ar_burst_i,
+    input  logic                            no_slave_ar_lock_i,
+    input  axi_pkg::cache_t                 no_slave_ar_cache_i,
+    input  axi_pkg::qos_t                   no_slave_ar_qos_i,
+    input  pspin_io::id_t                   no_slave_ar_id_i,
+    input  pspin_io::user_t                 no_slave_ar_user_i,
+    input  logic                            no_slave_ar_valid_i,
+    output logic                            no_slave_ar_ready_o,
+
+    // WRITE DATA CHANNEL
+    input  pspin_io::data_t                 no_slave_w_data_i,
+    input  pspin_io::strb_t                 no_slave_w_strb_i,
+    input  pspin_io::user_t                 no_slave_w_user_i,
+    input  logic                            no_slave_w_last_i,
+    input  logic                            no_slave_w_valid_i,
+    output logic                            no_slave_w_ready_o,
+
+    // READ DATA CHANNEL
+    output pspin_io::data_t                 no_slave_r_data_o,
+    output axi_pkg::resp_t                  no_slave_r_resp_o,
+    output logic                            no_slave_r_last_o,
+    output pspin_io::id_t                   no_slave_r_id_o,
+    output pspin_io::user_t                 no_slave_r_user_o,
+    output logic                            no_slave_r_valid_o,
+    input  logic                            no_slave_r_ready_i,
+
+    // WRITE RESPONSE CHANNEL
+    output axi_pkg::resp_t                  no_slave_b_resp_o,
+    output pspin_io::id_t                   no_slave_b_id_o,
+    output pspin_io::user_t                 no_slave_b_user_o,
+    output logic                            no_slave_b_valid_o,
+    input  logic                            no_slave_b_ready_i,
+
+
+    /** host AXI slave port **/
+    // WRITE ADDRESS CHANNEL
+    input  pspin_io::addr_t                 host_slave_aw_addr_i,
+    input  axi_pkg::prot_t                  host_slave_aw_prot_i,
+    input  axi_pkg::region_t                host_slave_aw_region_i,
+    input  axi_pkg::len_t                   host_slave_aw_len_i,
+    input  axi_pkg::size_t                  host_slave_aw_size_i,
+    input  axi_pkg::burst_t                 host_slave_aw_burst_i,
+    input  logic                            host_slave_aw_lock_i,
+    input  axi_pkg::atop_t                  host_slave_aw_atop_i,
+    input  axi_pkg::cache_t                 host_slave_aw_cache_i,
+    input  axi_pkg::qos_t                   host_slave_aw_qos_i,
+    input  pspin_io::id_t                   host_slave_aw_id_i,
+    input  pspin_io::user_t                 host_slave_aw_user_i,
+    input  logic                            host_slave_aw_valid_i,
+    output logic                            host_slave_aw_ready_o,
+
+    // READ ADDRESS CHANNEL
+    input  pspin_io::addr_t                 host_slave_ar_addr_i,
+    input  axi_pkg::prot_t                  host_slave_ar_prot_i,
+    input  axi_pkg::region_t                host_slave_ar_region_i,
+    input  axi_pkg::len_t                   host_slave_ar_len_i,
+    input  axi_pkg::size_t                  host_slave_ar_size_i,
+    input  axi_pkg::burst_t                 host_slave_ar_burst_i,
+    input  logic                            host_slave_ar_lock_i,
+    input  axi_pkg::cache_t                 host_slave_ar_cache_i,
+    input  axi_pkg::qos_t                   host_slave_ar_qos_i,
+    input  pspin_io::id_t                   host_slave_ar_id_i,
+    input  pspin_io::user_t                 host_slave_ar_user_i,
+    input  logic                            host_slave_ar_valid_i,
+    output logic                            host_slave_ar_ready_o,
+
+    // WRITE DATA CHANNEL
+    input  pspin_io::data_t                 host_slave_w_data_i,
+    input  pspin_io::strb_t                 host_slave_w_strb_i,
+    input  pspin_io::user_t                 host_slave_w_user_i,
+    input  logic                            host_slave_w_last_i,
+    input  logic                            host_slave_w_valid_i,
+    output logic                            host_slave_w_ready_o,
+
+    // READ DATA CHANNEL
+    output pspin_io::data_t                 host_slave_r_data_o,
+    output axi_pkg::resp_t                  host_slave_r_resp_o,
+    output logic                            host_slave_r_last_o,
+    output pspin_io::id_t                   host_slave_r_id_o,
+    output pspin_io::user_t                 host_slave_r_user_o,
+    output logic                            host_slave_r_valid_o,
+    input  logic                            host_slave_r_ready_i,
+
+    // WRITE RESPONSE CHANNEL
+    output axi_pkg::resp_t                  host_slave_b_resp_o,
+    output pspin_io::id_t                   host_slave_b_id_o,
+    output pspin_io::user_t                 host_slave_b_user_o,
+    output logic                            host_slave_b_valid_o,
+    input  logic                            host_slave_b_ready_i,
+
+
+    /** host AXI master port **/
+    // WRITE ADDRESS CHANNEL
+    output pspin_io::wide_addr_t            host_master_aw_addr_o,
+    output axi_pkg::prot_t                  host_master_aw_prot_o,
+    output axi_pkg::region_t                host_master_aw_region_o,
+    output axi_pkg::len_t                   host_master_aw_len_o,
+    output axi_pkg::size_t                  host_master_aw_size_o,
+    output axi_pkg::burst_t                 host_master_aw_burst_o,
+    output logic                            host_master_aw_lock_o,
+    output axi_pkg::atop_t                  host_master_aw_atop_o,
+    output axi_pkg::cache_t                 host_master_aw_cache_o,
+    output axi_pkg::qos_t                   host_master_aw_qos_o,
+    output pspin_io::id_t                   host_master_aw_id_o,
+    output pspin_io::user_t                 host_master_aw_user_o,
+    output logic                            host_master_aw_valid_o,
+    input  logic                            host_master_aw_ready_i,
+
+    // READ ADDRESS CHANNEL
+    output pspin_io::wide_addr_t            host_master_ar_addr_o,
+    output axi_pkg::prot_t                  host_master_ar_prot_o,
+    output axi_pkg::region_t                host_master_ar_region_o,
+    output axi_pkg::len_t                   host_master_ar_len_o,
+    output axi_pkg::size_t                  host_master_ar_size_o,
+    output axi_pkg::burst_t                 host_master_ar_burst_o,
+    output logic                            host_master_ar_lock_o,
+    output axi_pkg::cache_t                 host_master_ar_cache_o,
+    output axi_pkg::qos_t                   host_master_ar_qos_o,
+    output pspin_io::id_t                   host_master_ar_id_o,
+    output pspin_io::user_t                 host_master_ar_user_o,
+    output logic                            host_master_ar_valid_o,
+    input  logic                            host_master_ar_ready_i,
+
+    // WRITE DATA CHANNEL
+    output pspin_io::data_t                 host_master_w_data_o,
+    output pspin_io::strb_t                 host_master_w_strb_o,
+    output pspin_io::user_t                 host_master_w_user_o,
+    output logic                            host_master_w_last_o,
+    output logic                            host_master_w_valid_o,
+    input  logic                            host_master_w_ready_i,
+
+    // READ DATA CHANNEL
+    input  pspin_io::data_t                 host_master_r_data_i,
+    input  axi_pkg::resp_t                  host_master_r_resp_i,
+    input  logic                            host_master_r_last_i,
+    input  pspin_io::id_t                   host_master_r_id_i,
+    input  pspin_io::user_t                 host_master_r_user_i,
+    input  logic                            host_master_r_valid_i,
+    output logic                            host_master_r_ready_o,
+
+    // WRITE RESPONSE CHANNEL
+    input  axi_pkg::resp_t                  host_master_b_resp_i,
+    input  pspin_io::id_t                   host_master_b_id_i,
+    input  pspin_io::user_t                 host_master_b_user_i,
+    input  logic                            host_master_b_valid_i,
+    output logic                            host_master_b_ready_o,
+
+
+    /** NIC inbound engine/packet generator control **/
+    //from pktgen
+    output logic                            her_ready_o,
+    input  logic                            her_valid_i,
+    input  logic [C_MSGID_WIDTH-1:0]        her_msgid_i,
+    input  logic                            her_is_eom_i,
+    input  mem_addr_t                       her_addr_i,
+    input  mem_size_t                       her_size_i,
+    input  mem_size_t                       her_xfer_size_i,
+    input  mem_addr_t                       her_meta_handler_mem_addr_i,
+    input  mem_size_t                       her_meta_handler_mem_size_i,
+    input  host_addr_t                      her_meta_host_mem_addr_i,
+    input  mem_size_t                       her_meta_host_mem_size_i,
+    input  mem_addr_t                       her_meta_hh_addr_i,
+    input  mem_size_t                       her_meta_hh_size_i,
+    input  mem_addr_t                       her_meta_ph_addr_i,
+    input  mem_size_t                       her_meta_ph_size_i,
+    input  mem_addr_t                       her_meta_th_addr_i,
+    input  mem_size_t                       her_meta_th_size_i,
+    input  mem_addr_t                       her_meta_scratchpad_0_addr_i,
+    input  mem_size_t                       her_meta_scratchpad_0_size_i,
+    input  mem_addr_t                       her_meta_scratchpad_1_addr_i,
+    input  mem_size_t                       her_meta_scratchpad_1_size_i,
+    input  mem_addr_t                       her_meta_scratchpad_2_addr_i,
+    input  mem_size_t                       her_meta_scratchpad_2_size_i,
+    input  mem_addr_t                       her_meta_scratchpad_3_addr_i,
+    input  mem_size_t                       her_meta_scratchpad_3_size_i,
+
+    // to pktgen
+    input  logic                            feedback_ready_i,
+    output logic                            feedback_valid_o,
+    output mem_addr_t                       feedback_her_addr_o,
+    output mem_size_t                       feedback_her_size_o,
+    output logic [C_MSGID_WIDTH-1:0]        feedback_msgid_o,
+
+    
+    /** NIC outbound engine or NIC command unit **/
+    input  logic                            nic_cmd_req_ready_i,
+    output logic                            nic_cmd_req_valid_o,
+    output pspin_cmd_id_t                   nic_cmd_req_id_o,
+    output nid_t                            nic_cmd_req_nid_o,
+    output fid_t                            nic_cmd_req_fid_o,
+    output host_addr_t                      nic_cmd_req_src_addr_o,
+    output mem_size_t                       nic_cmd_req_length_o,
+    output user_ptr_t                       nic_cmd_req_user_ptr_o,
+    
+    input logic                             nic_cmd_resp_valid_i,
+    input pspin_cmd_id_t                    nic_cmd_resp_id_i
+);
+
+    import pulp_cluster_cfg_pkg::N_TCDM_BANKS;
+    import pulp_cluster_cfg_pkg::TCDM_WORDS_PER_BANK;
+    import pspin_cfg_pkg::NUM_CLUSTERS;
+
+    import "DPI-C" function string get_slm_path();
+
+/*
+    export "DPI-C" function fill_l2_prog_mem;
+    export "DPI-C" function fill_l2_handler_mem;
+*/
+    AXI_BUS #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (AXI_WIDE_DW),
+        .AXI_ID_WIDTH   (AXI_IW),
+        .AXI_USER_WIDTH (AXI_UW)
+    ) axi_ni ();
+
+    AXI_BUS #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (AXI_WIDE_DW),
+        .AXI_ID_WIDTH   (AXI_IW),
+        .AXI_USER_WIDTH (AXI_UW)
+    ) axi_no ();
+
+    AXI_BUS #(
+        .AXI_ADDR_WIDTH (HOST_AXI_AW),
+        .AXI_DATA_WIDTH (AXI_WIDE_DW),
+        .AXI_ID_WIDTH   (AXI_IW),
+        .AXI_USER_WIDTH (AXI_UW)
+    ) axi_host_mst ();
+
+    AXI_BUS #(
+        .AXI_ADDR_WIDTH (AXI_AW),
+        .AXI_DATA_WIDTH (AXI_WIDE_DW),
+        .AXI_ID_WIDTH   (AXI_IW),
+        .AXI_USER_WIDTH (AXI_UW)
+    ) axi_host_slv ();
+
+    logic [pspin_cfg_pkg::NUM_CLUSTERS-1:0] cl_fetch_en;
+    logic [pspin_cfg_pkg::NUM_CLUSTERS-1:0] cl_eoc;
+    logic [pspin_cfg_pkg::NUM_CLUSTERS-1:0] cl_busy;
+
+
+    her_descr_t         her_descr;
+    feedback_descr_t    feedback;
+    pspin_cmd_t         nic_cmd_req;
+    pspin_cmd_resp_t    nic_cmd_resp;
+
+    pspin #(
+        .N_CLUSTERS           (pspin_cfg_pkg::NUM_CLUSTERS),
+        .N_MPQ                (pspin_cfg_pkg::NUM_MPQ)
+    ) i_pspin (
+        .clk_i                (clk_i),
+        .rst_ni               (rst_ni),
+
+        .cl_fetch_en_i        (cl_fetch_en),
+        .cl_eoc_o             (cl_eoc),
+        .cl_busy_o            (cl_busy),
+
+        .mpq_full_o           (mpq_full_o),
+
+        .axi_ni_slv           (axi_ni),
+        .axi_no_slv           (axi_no),
+        .axi_host_mst         (axi_host_mst),
+        .axi_host_slv         (axi_host_slv),
+
+        .her_ready_o          (her_ready_o),
+        .her_valid_i          (her_valid_i),
+        .her_i                (her_descr),
+        .eos_i                (eos_i),
+        .nic_feedback_ready_i (feedback_ready_i),
+        .nic_feedback_valid_o (feedback_valid_o),
+        .nic_feedback_o       (feedback),
+        .pspin_active_o       (pspin_active_o),
+        .nic_cmd_ready_i      (nic_cmd_req_ready_i),
+        .nic_cmd_valid_o      (nic_cmd_req_valid_o),
+        .nic_cmd_o            (nic_cmd_req),
+        .nic_cmd_resp_valid_i (nic_cmd_resp_valid_i),
+        .nic_cmd_resp_i       (nic_cmd_resp)
+    );
+
+
+    //TODO: move number of rows and number of cols in configuration file!
+    for (genvar iRow = 0; iRow < 1; iRow++) begin: gen_fill_l2_hnd_rows
+        for (genvar iCol = 0; iCol < 32; iCol++) begin: gen_fill_l2_hnd_cols
+            initial begin
+                //$readmemh($sformatf("../sim_files/slm_files/l2_hnd_%01d_%01d.slm", iRow, iCol),
+                //$display($sformatf(get_l2_handler_slm_path(), iRow, iCol));
+                $readmemh({get_slm_path(), $sformatf("l2_hnd_%01d_%01d.slm", iRow, iCol)},
+                i_pspin.i_l2_hnd_mem.gen_cols[iCol].gen_rows[iRow].i_mem_cut.i_tc_sram.sram);
+            end
+        end
+    end
+
+    for (genvar iCluster = 0; iCluster < NUM_CLUSTERS; iCluster++) begin: gen_fill_tcdm_cluster
+        for (genvar iBank = 0; iBank < N_TCDM_BANKS; iBank++) begin: gen_fill_tcdm_bank
+            initial begin
+                for (int iWord = 0; iWord < TCDM_WORDS_PER_BANK; iWord++) begin
+                    i_pspin.gen_clusters[iCluster].gen_cluster_sync.i_cluster.i_ooc.i_bound.gen_tcdm_banks[iBank].i_mem.i_tc_sram.sram[iWord] = '0;
+                end
+            end
+        end
+    end
+
+    initial begin
+        //$readmemh("../sim_files/slm_files/prog_mem_stim.slm", i_pspin.i_prog_mem.i_sram.i_tc_sram.sram);
+        $readmemh({get_slm_path(), "prog_mem_stim.slm"}, i_pspin.i_prog_mem.i_sram.i_tc_sram.sram);
+    end
+    
+    // Wait for termination
+    always_ff @(posedge clk_i, negedge rst_ni) begin
+      if (i_pspin.i_mpq_engine.mpq_busy == '0 && i_pspin.i_mpq_engine.eos_i && i_pspin.i_mpq_engine.fifo_empty) begin
+        $finish;
+      end
+    end
+
+    /* enable instruction fetch signal */
+    assign cl_fetch_en = (rst_ni) ? 4'b1111 : '0;
+
+    // Connecting axi_ni
+    assign axi_ni.aw_addr                           = ni_slave_aw_addr_i;
+    assign axi_ni.aw_prot                           = ni_slave_aw_prot_i;
+    assign axi_ni.aw_region                         = ni_slave_aw_region_i;
+    assign axi_ni.aw_len                            = ni_slave_aw_len_i;
+    assign axi_ni.aw_size                           = ni_slave_aw_size_i;
+    assign axi_ni.aw_burst                          = ni_slave_aw_burst_i;
+    assign axi_ni.aw_lock                           = ni_slave_aw_lock_i;
+    assign axi_ni.aw_atop                           = ni_slave_aw_atop_i;
+    assign axi_ni.aw_cache                          = ni_slave_aw_cache_i;
+    assign axi_ni.aw_qos                            = ni_slave_aw_qos_i;
+    assign axi_ni.aw_id                             = ni_slave_aw_id_i;
+    assign axi_ni.aw_user                           = ni_slave_aw_user_i;
+    assign axi_ni.aw_valid                          = ni_slave_aw_valid_i;
+    assign ni_slave_aw_ready_o                      = axi_ni.aw_ready;
+
+    assign axi_ni.ar_addr                           = ni_slave_ar_addr_i;
+    assign axi_ni.ar_prot                           = ni_slave_ar_prot_i;
+    assign axi_ni.ar_region                         = ni_slave_ar_region_i;
+    assign axi_ni.ar_len                            = ni_slave_ar_len_i;
+    assign axi_ni.ar_size                           = ni_slave_ar_size_i;
+    assign axi_ni.ar_burst                          = ni_slave_ar_burst_i;
+    assign axi_ni.ar_lock                           = ni_slave_ar_lock_i;
+    assign axi_ni.ar_cache                          = ni_slave_ar_cache_i;
+    assign axi_ni.ar_qos                            = ni_slave_ar_qos_i;
+    assign axi_ni.ar_id                             = ni_slave_ar_id_i;
+    assign axi_ni.ar_user                           = ni_slave_ar_user_i;
+    assign axi_ni.ar_valid                          = ni_slave_ar_valid_i;
+    assign ni_slave_ar_ready_o                      = axi_ni.ar_ready;
+
+    assign axi_ni.w_data                            = ni_slave_w_data_i;
+    assign axi_ni.w_strb                            = ni_slave_w_strb_i;
+    assign axi_ni.w_user                            = ni_slave_w_user_i;
+    assign axi_ni.w_last                            = ni_slave_w_last_i;
+    assign axi_ni.w_valid                           = ni_slave_w_valid_i;
+    assign ni_slave_w_ready_o                       = axi_ni.w_ready;
+
+    assign ni_slave_r_data_o                        = axi_ni.r_data;
+    assign ni_slave_r_resp_o                        = axi_ni.r_resp;
+    assign ni_slave_r_last_o                        = axi_ni.r_last;
+    assign ni_slave_r_id_o                          = axi_ni.r_id;
+    assign ni_slave_r_user_o                        = axi_ni.r_user;
+    assign ni_slave_r_valid_o                       = axi_ni.r_valid;
+    assign axi_ni.r_ready                           = ni_slave_r_ready_i;
+
+    assign ni_slave_b_resp_o                        = axi_ni.b_resp;
+    assign ni_slave_b_id_o                          = axi_ni.b_id;
+    assign ni_slave_b_user_o                        = axi_ni.b_user;
+    assign ni_slave_b_valid_o                       = axi_ni.b_valid;
+    assign axi_ni.b_ready                           = ni_slave_b_ready_i;
+
+
+    // Connecting axi_no
+    assign axi_no.aw_addr                           = no_slave_aw_addr_i;
+    assign axi_no.aw_prot                           = no_slave_aw_prot_i;
+    assign axi_no.aw_region                         = no_slave_aw_region_i;
+    assign axi_no.aw_len                            = no_slave_aw_len_i;
+    assign axi_no.aw_size                           = no_slave_aw_size_i;
+    assign axi_no.aw_burst                          = no_slave_aw_burst_i;
+    assign axi_no.aw_lock                           = no_slave_aw_lock_i;
+    assign axi_no.aw_atop                           = no_slave_aw_atop_i;
+    assign axi_no.aw_cache                          = no_slave_aw_cache_i;
+    assign axi_no.aw_qos                            = no_slave_aw_qos_i;
+    assign axi_no.aw_id                             = no_slave_aw_id_i;
+    assign axi_no.aw_user                           = no_slave_aw_user_i;
+    assign axi_no.aw_valid                          = no_slave_aw_valid_i;
+    assign no_slave_aw_ready_o                      = axi_no.aw_ready;
+
+    assign axi_no.ar_addr                           = no_slave_ar_addr_i;
+    assign axi_no.ar_prot                           = no_slave_ar_prot_i;
+    assign axi_no.ar_region                         = no_slave_ar_region_i;
+    assign axi_no.ar_len                            = no_slave_ar_len_i;
+    assign axi_no.ar_size                           = no_slave_ar_size_i;
+    assign axi_no.ar_burst                          = no_slave_ar_burst_i;
+    assign axi_no.ar_lock                           = no_slave_ar_lock_i;
+    assign axi_no.ar_cache                          = no_slave_ar_cache_i;
+    assign axi_no.ar_qos                            = no_slave_ar_qos_i;
+    assign axi_no.ar_id                             = no_slave_ar_id_i;
+    assign axi_no.ar_user                           = no_slave_ar_user_i;
+    assign axi_no.ar_valid                          = no_slave_ar_valid_i;
+    assign no_slave_ar_ready_o                      = axi_no.ar_ready;
+
+    assign axi_no.w_data                            = no_slave_w_data_i;
+    assign axi_no.w_strb                            = no_slave_w_strb_i;
+    assign axi_no.w_user                            = no_slave_w_user_i;
+    assign axi_no.w_last                            = no_slave_w_last_i;
+    assign axi_no.w_valid                           = no_slave_w_valid_i;
+    assign no_slave_w_ready_o                       = axi_no.w_ready;
+
+    assign no_slave_r_data_o                        = axi_no.r_data;
+    assign no_slave_r_resp_o                        = axi_no.r_resp;
+    assign no_slave_r_last_o                        = axi_no.r_last;
+    assign no_slave_r_id_o                          = axi_no.r_id;
+    assign no_slave_r_user_o                        = axi_no.r_user;
+    assign no_slave_r_valid_o                       = axi_no.r_valid;
+    assign axi_no.r_ready                           = no_slave_r_ready_i;
+
+    assign no_slave_b_resp_o                        = axi_no.b_resp;
+    assign no_slave_b_id_o                          = axi_no.b_id;
+    assign no_slave_b_user_o                        = axi_no.b_user;
+    assign no_slave_b_valid_o                       = axi_no.b_valid;
+    assign axi_no.b_ready                           = no_slave_b_ready_i;
+
+
+    // Connecting axi_host_slv
+    assign axi_host_slv.aw_addr                     = host_slave_aw_addr_i;
+    assign axi_host_slv.aw_prot                     = host_slave_aw_prot_i;
+    assign axi_host_slv.aw_region                   = host_slave_aw_region_i;
+    assign axi_host_slv.aw_len                      = host_slave_aw_len_i;
+    assign axi_host_slv.aw_size                     = host_slave_aw_size_i;
+    assign axi_host_slv.aw_burst                    = host_slave_aw_burst_i;
+    assign axi_host_slv.aw_lock                     = host_slave_aw_lock_i;
+    assign axi_host_slv.aw_atop                     = host_slave_aw_atop_i;
+    assign axi_host_slv.aw_cache                    = host_slave_aw_cache_i;
+    assign axi_host_slv.aw_qos                      = host_slave_aw_qos_i;
+    assign axi_host_slv.aw_id                       = host_slave_aw_id_i;
+    assign axi_host_slv.aw_user                     = host_slave_aw_user_i;
+    assign axi_host_slv.aw_valid                    = host_slave_aw_valid_i;
+    assign host_slave_aw_ready_o                    = axi_host_slv.aw_ready;
+
+    assign axi_host_slv.ar_addr                     = host_slave_ar_addr_i;
+    assign axi_host_slv.ar_prot                     = host_slave_ar_prot_i;
+    assign axi_host_slv.ar_region                   = host_slave_ar_region_i;
+    assign axi_host_slv.ar_len                      = host_slave_ar_len_i;
+    assign axi_host_slv.ar_size                     = host_slave_ar_size_i;
+    assign axi_host_slv.ar_burst                    = host_slave_ar_burst_i;
+    assign axi_host_slv.ar_lock                     = host_slave_ar_lock_i;
+    assign axi_host_slv.ar_cache                    = host_slave_ar_cache_i;
+    assign axi_host_slv.ar_qos                      = host_slave_ar_qos_i;
+    assign axi_host_slv.ar_id                       = host_slave_ar_id_i;
+    assign axi_host_slv.ar_user                     = host_slave_ar_user_i;
+    assign axi_host_slv.ar_valid                    = host_slave_ar_valid_i;
+    assign host_slave_ar_ready_o                    = axi_host_slv.ar_ready;
+
+    assign axi_host_slv.w_data                      = host_slave_w_data_i;
+    assign axi_host_slv.w_strb                      = host_slave_w_strb_i;
+    assign axi_host_slv.w_user                      = host_slave_w_user_i;
+    assign axi_host_slv.w_last                      = host_slave_w_last_i;
+    assign axi_host_slv.w_valid                     = host_slave_w_valid_i;
+    assign host_slave_w_ready_o                     = axi_host_slv.w_ready;
+
+    assign host_slave_r_data_o                      = axi_host_slv.r_data;
+    assign host_slave_r_resp_o                      = axi_host_slv.r_resp;
+    assign host_slave_r_last_o                      = axi_host_slv.r_last;
+    assign host_slave_r_id_o                        = axi_host_slv.r_id;
+    assign host_slave_r_user_o                      = axi_host_slv.r_user;
+    assign host_slave_r_valid_o                     = axi_host_slv.r_valid;
+    assign axi_host_slv.r_ready                     = host_slave_r_ready_i;
+
+    assign host_slave_b_resp_o                      = axi_host_slv.b_resp;
+    assign host_slave_b_id_o                        = axi_host_slv.b_id;
+    assign host_slave_b_user_o                      = axi_host_slv.b_user;
+    assign host_slave_b_valid_o                     = axi_host_slv.b_valid;
+    assign axi_host_slv.b_ready                     = host_slave_b_ready_i;
+
+    // Connecting axi_host_mst
+    assign host_master_aw_addr_o                    = axi_host_mst.aw_addr;
+    assign host_master_aw_prot_o                    = axi_host_mst.aw_prot;
+    assign host_master_aw_region_o                  = axi_host_mst.aw_region;
+    assign host_master_aw_len_o                     = axi_host_mst.aw_len;
+    assign host_master_aw_size_o                    = axi_host_mst.aw_size;
+    assign host_master_aw_burst_o                   = axi_host_mst.aw_burst;
+    assign host_master_aw_lock_o                    = axi_host_mst.aw_lock;
+    assign host_master_aw_atop_o                    = axi_host_mst.aw_atop;
+    assign host_master_aw_cache_o                   = axi_host_mst.aw_cache;
+    assign host_master_aw_qos_o                     = axi_host_mst.aw_qos;
+    assign host_master_aw_id_o                      = axi_host_mst.aw_id;
+    assign host_master_aw_user_o                    = axi_host_mst.aw_user;
+    assign host_master_aw_valid_o                   = axi_host_mst.aw_valid;
+    assign axi_host_mst.aw_ready                    = host_master_aw_ready_i;
+
+    assign host_master_ar_addr_o                    = axi_host_mst.ar_addr;
+    assign host_master_ar_prot_o                    = axi_host_mst.ar_prot;
+    assign host_master_ar_region_o                  = axi_host_mst.ar_region;
+    assign host_master_ar_len_o                     = axi_host_mst.ar_len;
+    assign host_master_ar_size_o                    = axi_host_mst.ar_size;
+    assign host_master_ar_burst_o                   = axi_host_mst.ar_burst;
+    assign host_master_ar_lock_o                    = axi_host_mst.ar_lock;
+    assign host_master_ar_cache_o                   = axi_host_mst.ar_cache;
+    assign host_master_ar_qos_o                     = axi_host_mst.ar_qos;
+    assign host_master_ar_id_o                      = axi_host_mst.ar_id;
+    assign host_master_ar_user_o                    = axi_host_mst.ar_user;
+    assign host_master_ar_valid_o                   = axi_host_mst.ar_valid;
+    assign axi_host_mst.ar_ready                    = host_master_ar_ready_i;
+
+    assign host_master_w_data_o                     = axi_host_mst.w_data;
+    assign host_master_w_strb_o                     = axi_host_mst.w_strb;
+    assign host_master_w_user_o                     = axi_host_mst.w_user;
+    assign host_master_w_last_o                     = axi_host_mst.w_last;
+    assign host_master_w_valid_o                    = axi_host_mst.w_valid;
+    assign axi_host_mst.w_ready                     = host_master_w_ready_i;
+
+    assign axi_host_mst.r_data                      = host_master_r_data_i;
+    assign axi_host_mst.r_resp                      = host_master_r_resp_i;
+    assign axi_host_mst.r_last                      = host_master_r_last_i;
+    assign axi_host_mst.r_id                        = host_master_r_id_i;
+    assign axi_host_mst.r_user                      = host_master_r_user_i;
+    assign axi_host_mst.r_valid                     = host_master_r_valid_i;
+    assign host_master_r_ready_o                    = axi_host_mst.r_ready;
+
+    assign axi_host_mst.b_resp                      = host_master_b_resp_i; 
+    assign axi_host_mst.b_id                        = host_master_b_id_i;
+    assign axi_host_mst.b_user                      = host_master_b_user_i;
+    assign axi_host_mst.b_valid                     = host_master_b_valid_i;
+    assign host_master_b_ready_o                    = axi_host_mst.b_ready;
+
+    // Connecting her_descr
+    assign her_descr.msgid                          = her_msgid_i;
+    assign her_descr.eom                            = her_is_eom_i;
+    assign her_descr.her_addr                       = her_addr_i;
+    assign her_descr.her_size                       = her_size_i;
+    assign her_descr.xfer_size                      = her_xfer_size_i;
+    assign her_descr.mpq_meta.handler_mem_addr      = her_meta_handler_mem_addr_i;
+    assign her_descr.mpq_meta.handler_mem_size      = her_meta_handler_mem_size_i;
+    assign her_descr.mpq_meta.host_mem_addr         = her_meta_host_mem_addr_i;
+    assign her_descr.mpq_meta.host_mem_size         = her_meta_host_mem_size_i;
+    assign her_descr.mpq_meta.hh_addr               = her_meta_hh_addr_i;
+    assign her_descr.mpq_meta.hh_size               = her_meta_hh_size_i;
+    assign her_descr.mpq_meta.ph_addr               = her_meta_ph_addr_i;
+    assign her_descr.mpq_meta.ph_size               = her_meta_ph_size_i;
+    assign her_descr.mpq_meta.th_addr               = her_meta_th_addr_i;
+    assign her_descr.mpq_meta.th_size               = her_meta_th_size_i;
+    assign her_descr.mpq_meta.scratchpad_addr[0]    = her_meta_scratchpad_0_addr_i;
+    assign her_descr.mpq_meta.scratchpad_addr[1]    = her_meta_scratchpad_1_addr_i;
+    assign her_descr.mpq_meta.scratchpad_addr[2]    = her_meta_scratchpad_2_addr_i;
+    assign her_descr.mpq_meta.scratchpad_addr[3]    = her_meta_scratchpad_3_addr_i;
+    assign her_descr.mpq_meta.scratchpad_size[0]    = her_meta_scratchpad_0_size_i;
+    assign her_descr.mpq_meta.scratchpad_size[1]    = her_meta_scratchpad_1_size_i;
+    assign her_descr.mpq_meta.scratchpad_size[2]    = her_meta_scratchpad_2_size_i;
+    assign her_descr.mpq_meta.scratchpad_size[3]    = her_meta_scratchpad_3_size_i;
+    
+    // Connecting feedback
+    assign feedback_her_addr_o                      = feedback.pkt_addr;
+    assign feedback_her_size_o                      = feedback.pkt_size;
+    assign feedback_msgid_o                         = feedback.msgid;
+
+    // Connecting NIC command request
+    assign nic_cmd_req_id_o                         = nic_cmd_req.cmd_id;
+    assign nic_cmd_req_nid_o                        = nic_cmd_req.descr.nic_cmd.nid;
+    assign nic_cmd_req_fid_o                        = nic_cmd_req.descr.nic_cmd.fid;
+    assign nic_cmd_req_src_addr_o                   = nic_cmd_req.descr.nic_cmd.src_addr;
+    assign nic_cmd_req_length_o                     = nic_cmd_req.descr.nic_cmd.length;
+    assign nic_cmd_req_user_ptr_o                   = nic_cmd_req.descr.nic_cmd.user_ptr;
+
+    // Connecting NIC command response
+    assign nic_cmd_resp.cmd_id                      = nic_cmd_resp_id_i; 
+
+
+  // Observe SoC bus for errors.
+  for (genvar iCluster = 0; iCluster < NUM_CLUSTERS; iCluster++) begin: gen_assert_cluster
+    assert property (@(posedge i_pspin.clk_i) i_pspin.rst_ni && i_pspin.cl_oup[iCluster].r_valid
+        |-> !i_pspin.cl_oup[iCluster].r_resp[1])
+      else $warning("R resp error at cl_oup[%01d]", iCluster);
+
+    assert property (@(posedge i_pspin.clk_i) i_pspin.rst_ni && i_pspin.cl_oup[iCluster].b_valid
+        |-> !i_pspin.cl_oup[iCluster].b_resp[1])
+      else $warning("B resp error at cl_oup[%01d]", iCluster);
+  end
+
+endmodule
diff --git a/hw/src/pulp_cluster_cfg_pkg.sv b/hw/src/pulp_cluster_cfg_pkg.sv
new file mode 100644
index 0000000..c1bf424
--- /dev/null
+++ b/hw/src/pulp_cluster_cfg_pkg.sv
@@ -0,0 +1,88 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/typedef.svh"
+
+// Configuration package for PULP cluster OOC stub
+package automatic pulp_cluster_cfg_pkg;
+  // -- Decoupling of cluster clock domain
+  localparam bit          ASYNC = 1'b0;
+  localparam int unsigned DC_BUF_W = 8;
+  // -- Cores
+  localparam int unsigned N_CORES = 8; // must be a power of 2 and <= 8
+  // -- AXI
+  localparam int unsigned AXI_AW = 32; // [bit]
+  localparam int unsigned AXI_DW = 64; // [bit]
+  localparam int unsigned AXI_IW_MST = 6; // [bit]
+  localparam int unsigned AXI_IW_SLV = 4; // [bit]
+  localparam int unsigned AXI_UW = 4; // [bit]
+  // -- DMA
+  localparam int unsigned AXI_DMA_DW = 512; // [bit]; do not change
+  localparam int unsigned AXI_DMA_IW = 4; // [bit]; do not change
+  localparam int unsigned DMA_MAX_BURST_SIZE = 2048; // [B], must be a power of 2
+  // Maximum number of beats in a DMA burst on the SoC bus
+  localparam int unsigned DMA_MAX_BURST_LEN = DMA_MAX_BURST_SIZE / (AXI_DW/8);
+  // Maximum number of transactions the DMA can have in flight
+  localparam int unsigned DMA_MAX_N_TXNS = N_CORES;
+  localparam int unsigned N_DMAS = 4; // larger values seem to break the cluster
+  // -- Instruction Cache
+  localparam int unsigned ICACHE_SIZE = 4096; // [B], must be a power of 2
+  localparam int unsigned AXI_DW_ICACHE = 64; // [bit]; do not change, seems to break instruction cache
+  localparam int unsigned AXI_IW_ICACHE = 6; // [bit]; do not change, seems to break instruction cache
+  // -- TCDM
+  localparam int unsigned N_TCDM_BANKS = 8*N_CORES; // must be a power of 2
+  localparam int unsigned TCDM_SIZE = 1024*1024; // [B], must be a power of 2
+  localparam int unsigned TCDM_WORDS_PER_BANK = (TCDM_SIZE / 4) / N_TCDM_BANKS;
+  // -- L2 Memory (not inside cluster)
+  localparam int unsigned L2_SIZE = 8192*1024; // [B], must be a power of 2
+
+  typedef logic          [AXI_AW-1:0] addr_t;
+  typedef logic                 [5:0] cluster_id_t;
+  typedef logic          [AXI_DW-1:0] data_t;
+  typedef logic      [AXI_DMA_DW-1:0] data_dma_t;
+  typedef logic   [AXI_DW_ICACHE-1:0] data_icache_t;
+  typedef logic        [DC_BUF_W-1:0] dc_buf_t;
+  typedef logic      [AXI_IW_MST-1:0] id_mst_t;
+  typedef logic      [AXI_IW_SLV-1:0] id_slv_t;
+  typedef logic      [AXI_DMA_IW-1:0] id_dma_t;
+  typedef logic   [AXI_IW_ICACHE-1:0] id_icache_t;
+  typedef logic        [AXI_DW/8-1:0] strb_t;
+  typedef logic    [AXI_DMA_DW/8-1:0] strb_dma_t;
+  typedef logic [AXI_DW_ICACHE/8-1:0] strb_icache_t;
+  typedef logic          [AXI_UW-1:0] user_t;
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_mst_t, addr_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(aw_slv_t, addr_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(aw_dma_t, addr_t, id_dma_t, user_t)
+  `AXI_TYPEDEF_AW_CHAN_T(aw_icache_t, addr_t, id_icache_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_dma_t, data_dma_t, strb_dma_t, user_t)
+  `AXI_TYPEDEF_W_CHAN_T(w_icache_t, data_icache_t, strb_icache_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_mst_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_slv_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_dma_t, id_dma_t, user_t)
+  `AXI_TYPEDEF_B_CHAN_T(b_icache_t, id_icache_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_mst_t, addr_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_slv_t, addr_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_dma_t, addr_t, id_dma_t, user_t)
+  `AXI_TYPEDEF_AR_CHAN_T(ar_icache_t, addr_t, id_icache_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_mst_t, data_t, id_mst_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_slv_t, data_t, id_slv_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_dma_t, data_dma_t, id_dma_t, user_t)
+  `AXI_TYPEDEF_R_CHAN_T(r_icache_t, data_icache_t, id_icache_t, user_t)
+  `AXI_TYPEDEF_REQ_T(req_mst_t, aw_mst_t, w_t, ar_mst_t)
+  `AXI_TYPEDEF_REQ_T(req_slv_t, aw_slv_t, w_t, ar_slv_t)
+  `AXI_TYPEDEF_REQ_T(req_dma_t, aw_dma_t, w_dma_t, ar_dma_t)
+  `AXI_TYPEDEF_REQ_T(req_icache_t, aw_icache_t, w_icache_t, ar_icache_t)
+  `AXI_TYPEDEF_RESP_T(resp_mst_t, b_mst_t, r_mst_t)
+  `AXI_TYPEDEF_RESP_T(resp_slv_t, b_slv_t, r_slv_t)
+  `AXI_TYPEDEF_RESP_T(resp_dma_t, b_dma_t, r_dma_t)
+  `AXI_TYPEDEF_RESP_T(resp_icache_t, b_icache_t, r_icache_t)
+endpackage
diff --git a/hw/src/pulp_cluster_ooc.sv b/hw/src/pulp_cluster_ooc.sv
new file mode 100644
index 0000000..8a7c6f4
--- /dev/null
+++ b/hw/src/pulp_cluster_ooc.sv
@@ -0,0 +1,1213 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+import axi_pkg::*;
+import pulp_cluster_cfg_pkg::*;
+
+// Stub of PULP Cluster for out-of-context synthesis
+module pulp_cluster_ooc (
+  input  logic          clk_i,
+  input  logic          rst_ni,
+  input  logic          ref_clk_i,
+  input  cluster_id_t   cluster_id_i,
+  input  logic          fetch_en_i,
+  output logic          eoc_o,
+  output logic          busy_o,
+
+  // Slave Port
+  // AW
+  input  addr_t         slv_aw_addr_i,
+  input  prot_t         slv_aw_prot_i,
+  input  region_t       slv_aw_region_i,
+  input  len_t          slv_aw_len_i,
+  input  size_t         slv_aw_size_i,
+  input  burst_t        slv_aw_burst_i,
+  input  logic          slv_aw_lock_i,
+  input  atop_t         slv_aw_atop_i,
+  input  cache_t        slv_aw_cache_i,
+  input  qos_t          slv_aw_qos_i,
+  input  id_slv_t       slv_aw_id_i,
+  input  user_t         slv_aw_user_i,
+  // used if ASYNC_INTF
+  input  dc_buf_t       slv_aw_writetoken_i,
+  output dc_buf_t       slv_aw_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic          slv_aw_valid_i,
+  output logic          slv_aw_ready_o,
+  // AR
+  input  addr_t         slv_ar_addr_i,
+  input  prot_t         slv_ar_prot_i,
+  input  region_t       slv_ar_region_i,
+  input  len_t          slv_ar_len_i,
+  input  size_t         slv_ar_size_i,
+  input  burst_t        slv_ar_burst_i,
+  input  logic          slv_ar_lock_i,
+  input  cache_t        slv_ar_cache_i,
+  input  qos_t          slv_ar_qos_i,
+  input  id_slv_t       slv_ar_id_i,
+  input  user_t         slv_ar_user_i,
+  // used if ASYNC_INTF
+  input  dc_buf_t       slv_ar_writetoken_i,
+  output dc_buf_t       slv_ar_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic          slv_ar_valid_i,
+  output logic          slv_ar_ready_o,
+  // W
+  input  data_t         slv_w_data_i,
+  input  strb_t         slv_w_strb_i,
+  input  user_t         slv_w_user_i,
+  input  logic          slv_w_last_i,
+  // used if ASYNC_INTF
+  input  dc_buf_t       slv_w_writetoken_i,
+  output dc_buf_t       slv_w_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic          slv_w_valid_i,
+  output logic          slv_w_ready_o,
+  // R
+  output data_t         slv_r_data_o,
+  output resp_t         slv_r_resp_o,
+  output logic          slv_r_last_o,
+  output id_slv_t       slv_r_id_o,
+  output user_t         slv_r_user_o,
+  // used if ASYNC_INTF
+  output dc_buf_t       slv_r_writetoken_o,
+  input  dc_buf_t       slv_r_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic          slv_r_valid_o,
+  input  logic          slv_r_ready_i,
+  // B
+  output resp_t         slv_b_resp_o,
+  output id_slv_t       slv_b_id_o,
+  output user_t         slv_b_user_o,
+  // used if ASYNC_INTF
+  output dc_buf_t       slv_b_writetoken_o,
+  input  dc_buf_t       slv_b_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic          slv_b_valid_o,
+  input  logic          slv_b_ready_i,
+
+  // Master Port
+  // AW
+  output addr_t         mst_aw_addr_o,
+  output prot_t         mst_aw_prot_o,
+  output region_t       mst_aw_region_o,
+  output len_t          mst_aw_len_o,
+  output size_t         mst_aw_size_o,
+  output burst_t        mst_aw_burst_o,
+  output logic          mst_aw_lock_o,
+  output atop_t         mst_aw_atop_o,
+  output cache_t        mst_aw_cache_o,
+  output qos_t          mst_aw_qos_o,
+  output id_mst_t       mst_aw_id_o,
+  output user_t         mst_aw_user_o,
+  // used if ASYNC_INTF
+  output dc_buf_t       mst_aw_writetoken_o,
+  input  dc_buf_t       mst_aw_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic          mst_aw_valid_o,
+  input  logic          mst_aw_ready_i,
+  // AR
+  output addr_t         mst_ar_addr_o,
+  output prot_t         mst_ar_prot_o,
+  output region_t       mst_ar_region_o,
+  output len_t          mst_ar_len_o,
+  output size_t         mst_ar_size_o,
+  output burst_t        mst_ar_burst_o,
+  output logic          mst_ar_lock_o,
+  output cache_t        mst_ar_cache_o,
+  output qos_t          mst_ar_qos_o,
+  output id_mst_t       mst_ar_id_o,
+  output user_t         mst_ar_user_o,
+  // used if ASYNC_INTF
+  output dc_buf_t       mst_ar_writetoken_o,
+  input  dc_buf_t       mst_ar_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic          mst_ar_valid_o,
+  input  logic          mst_ar_ready_i,
+  // W
+  output data_t         mst_w_data_o,
+  output strb_t         mst_w_strb_o,
+  output user_t         mst_w_user_o,
+  output logic          mst_w_last_o,
+  // used if ASYNC_INTF
+  output dc_buf_t       mst_w_writetoken_o,
+  input  dc_buf_t       mst_w_readpointer_i,
+  // used if !ASYNC_INTF
+  output logic          mst_w_valid_o,
+  input  logic          mst_w_ready_i,
+  // R
+  input  data_t         mst_r_data_i,
+  input  resp_t         mst_r_resp_i,
+  input  logic          mst_r_last_i,
+  input  id_mst_t       mst_r_id_i,
+  input  user_t         mst_r_user_i,
+  // used if ASYNC_INTF
+  input  dc_buf_t       mst_r_writetoken_i,
+  output dc_buf_t       mst_r_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic          mst_r_valid_i,
+  output logic          mst_r_ready_o,
+  // B
+  input  resp_t         mst_b_resp_i,
+  input  id_mst_t       mst_b_id_i,
+  input  user_t         mst_b_user_i,
+  // used if ASYNC_INTF
+  input  dc_buf_t       mst_b_writetoken_i,
+  output dc_buf_t       mst_b_readpointer_o,
+  // used if !ASYNC_INTF
+  input  logic          mst_b_valid_i,
+  output logic          mst_b_ready_o,
+
+  // AXI4 DMA MASTER
+  // WRITE ADDRESS CHANNEL
+  output addr_t         dma_aw_addr_o,
+  output prot_t         dma_aw_prot_o,
+  output region_t       dma_aw_region_o,
+  output len_t          dma_aw_len_o,
+  output size_t         dma_aw_size_o,
+  output burst_t        dma_aw_burst_o,
+  output logic          dma_aw_lock_o,
+  output atop_t         dma_aw_atop_o,
+  output cache_t        dma_aw_cache_o,
+  output qos_t          dma_aw_qos_o,
+  output id_dma_t       dma_aw_id_o,
+  output user_t         dma_aw_user_o,
+  output logic          dma_aw_valid_o,
+  input  logic          dma_aw_ready_i,
+
+  // READ ADDRESS CHANNEL
+  output addr_t         dma_ar_addr_o,
+  output prot_t         dma_ar_prot_o,
+  output region_t       dma_ar_region_o,
+  output len_t          dma_ar_len_o,
+  output size_t         dma_ar_size_o,
+  output burst_t        dma_ar_burst_o,
+  output logic          dma_ar_lock_o,
+  output cache_t        dma_ar_cache_o,
+  output qos_t          dma_ar_qos_o,
+  output id_dma_t       dma_ar_id_o,
+  output user_t         dma_ar_user_o,
+  output logic          dma_ar_valid_o,
+  input  logic          dma_ar_ready_i,
+
+  // WRITE DATA CHANNEL
+  output data_dma_t     dma_w_data_o,
+  output strb_dma_t     dma_w_strb_o,
+  output user_t         dma_w_user_o,
+  output logic          dma_w_last_o,
+  output logic          dma_w_valid_o,
+  input  logic          dma_w_ready_i,
+
+  // READ DATA CHANNEL
+  input  data_dma_t     dma_r_data_i,
+  input  resp_t         dma_r_resp_i,
+  input  logic          dma_r_last_i,
+  input  id_dma_t       dma_r_id_i,
+  input  user_t         dma_r_user_i,
+  input  logic          dma_r_valid_i,
+  output logic          dma_r_ready_o,
+
+  // WRITE RESPONSE CHANNEL
+  input  resp_t         dma_b_resp_i,
+  input  id_dma_t       dma_b_id_i,
+  input  user_t         dma_b_user_i,
+  input  logic          dma_b_valid_i,
+  output logic          dma_b_ready_o,
+
+  //AXI4 NHI SLAVE
+  // WRITE ADDRESS CHANNEL
+  input  addr_t         nhi_aw_addr_i,
+  input  prot_t         nhi_aw_prot_i,
+  input  region_t       nhi_aw_region_i,
+  input  len_t          nhi_aw_len_i,
+  input  size_t         nhi_aw_size_i,
+  input  burst_t        nhi_aw_burst_i,
+  input  logic          nhi_aw_lock_i,
+  input  atop_t         nhi_aw_atop_i,
+  input  cache_t        nhi_aw_cache_i,
+  input  qos_t          nhi_aw_qos_i,
+  input  id_dma_t       nhi_aw_id_i,
+  input  user_t         nhi_aw_user_i,
+  input  logic          nhi_aw_valid_i,
+  output logic          nhi_aw_ready_o,
+
+  // READ ADDRESS CHANNEL
+  input  addr_t         nhi_ar_addr_i,
+  input  prot_t         nhi_ar_prot_i,
+  input  region_t       nhi_ar_region_i,
+  input  len_t          nhi_ar_len_i,
+  input  size_t         nhi_ar_size_i,
+  input  burst_t        nhi_ar_burst_i,
+  input  logic          nhi_ar_lock_i,
+  input  cache_t        nhi_ar_cache_i,
+  input  qos_t          nhi_ar_qos_i,
+  input  id_dma_t       nhi_ar_id_i,
+  input  user_t         nhi_ar_user_i,
+  input  logic          nhi_ar_valid_i,
+  output logic          nhi_ar_ready_o,
+
+  // WRITE DATA CHANNEL
+  input  data_dma_t     nhi_w_data_i,
+  input  strb_dma_t     nhi_w_strb_i,
+  input  user_t         nhi_w_user_i,
+  input  logic          nhi_w_last_i,
+  input  logic          nhi_w_valid_i,
+  output logic          nhi_w_ready_o,
+
+  // READ DATA CHANNEL
+  output data_dma_t     nhi_r_data_o,
+  output resp_t         nhi_r_resp_o,
+  output logic          nhi_r_last_o,
+  output id_dma_t       nhi_r_id_o,
+  output user_t         nhi_r_user_o,
+  output logic          nhi_r_valid_o,
+  input  logic          nhi_r_ready_i,
+
+  // WRITE RESPONSE CHANNEL
+  output resp_t         nhi_b_resp_o,
+  output id_dma_t       nhi_b_id_o,
+  output user_t         nhi_b_user_o,
+  output logic          nhi_b_valid_o,
+  input  logic          nhi_b_ready_i,
+
+  // Instruction Cache Master Port
+  output addr_t         icache_aw_addr_o,
+  output prot_t         icache_aw_prot_o,
+  output region_t       icache_aw_region_o,
+  output len_t          icache_aw_len_o,
+  output size_t         icache_aw_size_o,
+  output burst_t        icache_aw_burst_o,
+  output logic          icache_aw_lock_o,
+  output atop_t         icache_aw_atop_o,
+  output cache_t        icache_aw_cache_o,
+  output qos_t          icache_aw_qos_o,
+  output id_icache_t    icache_aw_id_o,
+  output user_t         icache_aw_user_o,
+  output logic          icache_aw_valid_o,
+  input  logic          icache_aw_ready_i,
+
+  output addr_t         icache_ar_addr_o,
+  output prot_t         icache_ar_prot_o,
+  output region_t       icache_ar_region_o,
+  output len_t          icache_ar_len_o,
+  output size_t         icache_ar_size_o,
+  output burst_t        icache_ar_burst_o,
+  output logic          icache_ar_lock_o,
+  output cache_t        icache_ar_cache_o,
+  output qos_t          icache_ar_qos_o,
+  output id_icache_t    icache_ar_id_o,
+  output user_t         icache_ar_user_o,
+  output logic          icache_ar_valid_o,
+  input  logic          icache_ar_ready_i,
+
+  output data_icache_t  icache_w_data_o,
+  output strb_icache_t  icache_w_strb_o,
+  output user_t         icache_w_user_o,
+  output logic          icache_w_last_o,
+  output logic          icache_w_valid_o,
+  input  logic          icache_w_ready_i,
+
+  input  data_icache_t  icache_r_data_i,
+  input  resp_t         icache_r_resp_i,
+  input  logic          icache_r_last_i,
+  input  id_icache_t    icache_r_id_i,
+  input  user_t         icache_r_user_i,
+  input  logic          icache_r_valid_i,
+  output logic          icache_r_ready_o,
+
+  input  resp_t         icache_b_resp_i,
+  input  id_icache_t    icache_b_id_i,
+  input  user_t         icache_b_user_i,
+  input  logic          icache_b_valid_i,
+  output logic          icache_b_ready_o,
+
+  input  logic                       task_valid_i,
+  output logic                       task_ready_o,
+  input  pspin_cfg_pkg::handler_task_t   task_descr_i,
+
+  output logic                       feedback_valid_o,
+  input  logic                       feedback_ready_i,
+  output pspin_cfg_pkg::feedback_descr_t feedback_o,
+
+  output logic                       cluster_active_o,
+
+  input  logic                       cmd_ready_i,
+  output logic                       cmd_valid_o,
+  output pspin_cfg_pkg::pspin_cmd_t      cmd_o,
+
+  input  logic                       cmd_resp_valid_i,
+  input  pspin_cfg_pkg::pspin_cmd_resp_t cmd_resp_i
+);
+
+  pulp_cluster #(
+    .ASYNC_INTF               (ASYNC),
+    .NB_CORES                 (N_CORES),
+    .NB_HWACC_PORTS           (0),
+    .NB_DMAS                  (N_DMAS),
+    .CLUSTER_ALIAS            (1'b1),
+    .CLUSTER_ALIAS_BASE       (12'h1B0),
+    .TCDM_SIZE                (TCDM_SIZE),
+    .NB_TCDM_BANKS            (N_TCDM_BANKS),
+    .XNE_PRESENT              (1'b0),
+    // I$ Parameters
+    .NB_CACHE_BANKS           (4),
+    .CACHE_SIZE               (ICACHE_SIZE),
+    .L2_SIZE                  (L2_SIZE),
+    // Core Parameters
+    .DEM_PER_BEFORE_TCDM_TS   (1'b0),
+    .ROM_BOOT_ADDR            (32'h1A00_0000),
+    .BOOT_ADDR                (32'h1D00_0080),
+    // AXI Parameters
+    .AXI_ADDR_WIDTH           (AXI_AW),
+    .AXI_DATA_C2S_WIDTH       (AXI_DW),
+    .AXI_DATA_S2C_WIDTH       (AXI_DW),
+    .AXI_USER_WIDTH           (AXI_UW),
+    .AXI_ID_IN_WIDTH          (AXI_IW_SLV),
+    .AXI_ID_OUT_WIDTH         (AXI_IW_MST),
+    .DC_SLICE_BUFFER_WIDTH    (DC_BUF_W),
+    // TCDM and Interconnect Parameters
+    .DATA_WIDTH               (32),
+    .ADDR_WIDTH               (32),
+    .TEST_SET_BIT             (20),
+    // DMA Parameters
+    .NB_OUTSND_BURSTS         (DMA_MAX_N_TXNS),
+    .MCHAN_BURST_LENGTH       (DMA_MAX_BURST_SIZE)
+  ) i_bound (
+    .clk_i,
+    .rst_ni,
+    .ref_clk_i,
+
+    .pmu_mem_pwdn_i               (1'b0),
+    .base_addr_i                  ('0),
+    .test_mode_i                  ('0),
+    .en_sa_boot_i                 ('0),
+
+    .cluster_id_i,
+
+    .fetch_en_i,
+    .eoc_o,
+    .busy_o,
+
+    .ext_events_writetoken_i      ('0),
+    .ext_events_readpointer_o     (),
+    .ext_events_dataasync_i       ('0),
+    .dma_pe_evt_ack_i             ('0),
+    .dma_pe_evt_valid_o           (),
+    .dma_pe_irq_ack_i             ('0),
+    .dma_pe_irq_valid_o           (),
+    .pf_evt_ack_i                 ('0),
+    .pf_evt_valid_o               (),
+
+    .data_slave_aw_addr_i         (slv_aw_addr_i),
+    .data_slave_aw_prot_i         (slv_aw_prot_i),
+    .data_slave_aw_region_i       (slv_aw_region_i),
+    .data_slave_aw_len_i          (slv_aw_len_i),
+    .data_slave_aw_size_i         (slv_aw_size_i),
+    .data_slave_aw_burst_i        (slv_aw_burst_i),
+    .data_slave_aw_lock_i         (slv_aw_lock_i),
+    .data_slave_aw_atop_i         (slv_aw_atop_i),
+    .data_slave_aw_cache_i        (slv_aw_cache_i),
+    .data_slave_aw_qos_i          (slv_aw_qos_i),
+    .data_slave_aw_id_i           (slv_aw_id_i),
+    .data_slave_aw_user_i         (slv_aw_user_i),
+    .data_slave_aw_writetoken_i   (slv_aw_writetoken_i),
+    .data_slave_aw_readpointer_o  (slv_aw_readpointer_o),
+    .data_slave_aw_valid_i        (slv_aw_valid_i),
+    .data_slave_aw_ready_o        (slv_aw_ready_o),
+    .data_slave_ar_addr_i         (slv_ar_addr_i),
+    .data_slave_ar_prot_i         (slv_ar_prot_i),
+    .data_slave_ar_region_i       (slv_ar_region_i),
+    .data_slave_ar_len_i          (slv_ar_len_i),
+    .data_slave_ar_size_i         (slv_ar_size_i),
+    .data_slave_ar_burst_i        (slv_ar_burst_i),
+    .data_slave_ar_lock_i         (slv_ar_lock_i),
+    .data_slave_ar_cache_i        (slv_ar_cache_i),
+    .data_slave_ar_qos_i          (slv_ar_qos_i),
+    .data_slave_ar_id_i           (slv_ar_id_i),
+    .data_slave_ar_user_i         (slv_ar_user_i),
+    .data_slave_ar_writetoken_i   (slv_ar_writetoken_i),
+    .data_slave_ar_readpointer_o  (slv_ar_readpointer_o),
+    .data_slave_ar_valid_i        (slv_ar_valid_i),
+    .data_slave_ar_ready_o        (slv_ar_ready_o),
+    .data_slave_w_data_i          (slv_w_data_i),
+    .data_slave_w_strb_i          (slv_w_strb_i),
+    .data_slave_w_user_i          (slv_w_user_i),
+    .data_slave_w_last_i          (slv_w_last_i),
+    .data_slave_w_writetoken_i    (slv_w_writetoken_i),
+    .data_slave_w_readpointer_o   (slv_w_readpointer_o),
+    .data_slave_w_valid_i         (slv_w_valid_i),
+    .data_slave_w_ready_o         (slv_w_ready_o),
+    .data_slave_r_data_o          (slv_r_data_o),
+    .data_slave_r_resp_o          (slv_r_resp_o),
+    .data_slave_r_last_o          (slv_r_last_o),
+    .data_slave_r_id_o            (slv_r_id_o),
+    .data_slave_r_user_o          (slv_r_user_o),
+    .data_slave_r_writetoken_o    (slv_r_writetoken_o),
+    .data_slave_r_readpointer_i   (slv_r_readpointer_i),
+    .data_slave_r_valid_o         (slv_r_valid_o),
+    .data_slave_r_ready_i         (slv_r_ready_i),
+    .data_slave_b_resp_o          (slv_b_resp_o),
+    .data_slave_b_id_o            (slv_b_id_o),
+    .data_slave_b_user_o          (slv_b_user_o),
+    .data_slave_b_writetoken_o    (slv_b_writetoken_o),
+    .data_slave_b_readpointer_i   (slv_b_readpointer_i),
+    .data_slave_b_valid_o         (slv_b_valid_o),
+    .data_slave_b_ready_i         (slv_b_ready_i),
+
+    .data_master_aw_addr_o        (mst_aw_addr_o),
+    .data_master_aw_prot_o        (mst_aw_prot_o),
+    .data_master_aw_region_o      (mst_aw_region_o),
+    .data_master_aw_len_o         (mst_aw_len_o),
+    .data_master_aw_size_o        (mst_aw_size_o),
+    .data_master_aw_burst_o       (mst_aw_burst_o),
+    .data_master_aw_lock_o        (mst_aw_lock_o),
+    .data_master_aw_atop_o        (mst_aw_atop_o),
+    .data_master_aw_cache_o       (),
+    .data_master_aw_qos_o         (mst_aw_qos_o),
+    .data_master_aw_id_o          (mst_aw_id_o),
+    .data_master_aw_user_o        (mst_aw_user_o),
+    .data_master_aw_writetoken_o  (mst_aw_writetoken_o),
+    .data_master_aw_readpointer_i (mst_aw_readpointer_i),
+    .data_master_aw_valid_o       (mst_aw_valid_o),
+    .data_master_aw_ready_i       (mst_aw_ready_i),
+    .data_master_ar_addr_o        (mst_ar_addr_o),
+    .data_master_ar_prot_o        (mst_ar_prot_o),
+    .data_master_ar_region_o      (mst_ar_region_o),
+    .data_master_ar_len_o         (mst_ar_len_o),
+    .data_master_ar_size_o        (mst_ar_size_o),
+    .data_master_ar_burst_o       (mst_ar_burst_o),
+    .data_master_ar_lock_o        (mst_ar_lock_o),
+    .data_master_ar_cache_o       (),
+    .data_master_ar_qos_o         (mst_ar_qos_o),
+    .data_master_ar_id_o          (mst_ar_id_o),
+    .data_master_ar_user_o        (mst_ar_user_o),
+    .data_master_ar_writetoken_o  (mst_ar_writetoken_o),
+    .data_master_ar_readpointer_i (mst_ar_readpointer_i),
+    .data_master_ar_valid_o       (mst_ar_valid_o),
+    .data_master_ar_ready_i       (mst_ar_ready_i),
+    .data_master_w_data_o         (mst_w_data_o),
+    .data_master_w_strb_o         (mst_w_strb_o),
+    .data_master_w_user_o         (mst_w_user_o),
+    .data_master_w_last_o         (mst_w_last_o),
+    .data_master_w_writetoken_o   (mst_w_writetoken_o),
+    .data_master_w_readpointer_i  (mst_w_readpointer_i),
+    .data_master_w_valid_o        (mst_w_valid_o),
+    .data_master_w_ready_i        (mst_w_ready_i),
+    .data_master_r_data_i         (mst_r_data_i),
+    .data_master_r_resp_i         (mst_r_resp_i),
+    .data_master_r_last_i         (mst_r_last_i),
+    .data_master_r_id_i           (mst_r_id_i),
+    .data_master_r_user_i         (mst_r_user_i),
+    .data_master_r_writetoken_i   (mst_r_writetoken_i),
+    .data_master_r_readpointer_o  (mst_r_readpointer_o),
+    .data_master_r_valid_i        (mst_r_valid_i),
+    .data_master_r_ready_o        (mst_r_ready_o),
+    .data_master_b_resp_i         (mst_b_resp_i),
+    .data_master_b_id_i           (mst_b_id_i),
+    .data_master_b_user_i         (mst_b_user_i),
+    .data_master_b_writetoken_i   (mst_b_writetoken_i),
+    .data_master_b_readpointer_o  (mst_b_readpointer_o),
+    .data_master_b_valid_i        (mst_b_valid_i),
+    .data_master_b_ready_o        (mst_b_ready_o),
+
+    .dma_aw_addr_o,
+    .dma_aw_prot_o,
+    .dma_aw_region_o,
+    .dma_aw_len_o,
+    .dma_aw_size_o,
+    .dma_aw_burst_o,
+    .dma_aw_lock_o,
+    .dma_aw_atop_o,
+    .dma_aw_cache_o   (),
+    .dma_aw_qos_o,
+    .dma_aw_id_o,
+    .dma_aw_user_o,
+    .dma_aw_valid_o,
+    .dma_aw_ready_i,
+    .dma_ar_addr_o,
+    .dma_ar_prot_o,
+    .dma_ar_region_o,
+    .dma_ar_len_o,
+    .dma_ar_size_o,
+    .dma_ar_burst_o,
+    .dma_ar_lock_o,
+    .dma_ar_cache_o   (),
+    .dma_ar_qos_o,
+    .dma_ar_id_o,
+    .dma_ar_user_o,
+    .dma_ar_valid_o,
+    .dma_ar_ready_i,
+    .dma_w_data_o,
+    .dma_w_strb_o,
+    .dma_w_user_o,
+    .dma_w_last_o,
+    .dma_w_valid_o,
+    .dma_w_ready_i,
+    .dma_r_data_i,
+    .dma_r_resp_i,
+    .dma_r_last_i,
+    .dma_r_id_i,
+    .dma_r_user_i,
+    .dma_r_valid_i,
+    .dma_r_ready_o,
+    .dma_b_resp_i,
+    .dma_b_id_i,
+    .dma_b_user_i,
+    .dma_b_valid_i,
+    .dma_b_ready_o,
+
+    .nhi_aw_addr_i,
+    .nhi_aw_prot_i,
+    .nhi_aw_region_i,
+    .nhi_aw_len_i,
+    .nhi_aw_size_i,
+    .nhi_aw_burst_i,
+    .nhi_aw_lock_i,
+    .nhi_aw_atop_i,
+    .nhi_aw_cache_i,
+    .nhi_aw_qos_i,
+    .nhi_aw_id_i,
+    .nhi_aw_user_i,
+    .nhi_aw_valid_i,
+    .nhi_aw_ready_o,
+    .nhi_ar_addr_i,
+    .nhi_ar_prot_i,
+    .nhi_ar_region_i,
+    .nhi_ar_len_i,
+    .nhi_ar_size_i,
+    .nhi_ar_burst_i,
+    .nhi_ar_lock_i,
+    .nhi_ar_cache_i,
+    .nhi_ar_qos_i,
+    .nhi_ar_id_i,
+    .nhi_ar_user_i,
+    .nhi_ar_valid_i,
+    .nhi_ar_ready_o,
+    .nhi_w_data_i,
+    .nhi_w_strb_i,
+    .nhi_w_user_i,
+    .nhi_w_last_i,
+    .nhi_w_valid_i,
+    .nhi_w_ready_o,
+    .nhi_r_data_o,
+    .nhi_r_resp_o,
+    .nhi_r_last_o,
+    .nhi_r_id_o,
+    .nhi_r_user_o,
+    .nhi_r_valid_o,
+    .nhi_r_ready_i,
+    .nhi_b_resp_o,
+    .nhi_b_id_o,
+    .nhi_b_user_o,
+    .nhi_b_valid_o,
+    .nhi_b_ready_i,
+
+    .icache_aw_addr_o,
+    .icache_aw_prot_o,
+    .icache_aw_region_o,
+    .icache_aw_len_o,
+    .icache_aw_size_o,
+    .icache_aw_burst_o,
+    .icache_aw_lock_o,
+    .icache_aw_atop_o,
+    .icache_aw_cache_o,
+    .icache_aw_qos_o,
+    .icache_aw_id_o,
+    .icache_aw_user_o,
+    .icache_aw_valid_o,
+    .icache_aw_ready_i,
+    .icache_ar_addr_o,
+    .icache_ar_prot_o,
+    .icache_ar_region_o,
+    .icache_ar_len_o,
+    .icache_ar_size_o,
+    .icache_ar_burst_o,
+    .icache_ar_lock_o,
+    .icache_ar_cache_o,
+    .icache_ar_qos_o,
+    .icache_ar_id_o,
+    .icache_ar_user_o,
+    .icache_ar_valid_o,
+    .icache_ar_ready_i,
+    .icache_w_data_o,
+    .icache_w_strb_o,
+    .icache_w_user_o,
+    .icache_w_last_o,
+    .icache_w_valid_o,
+    .icache_w_ready_i,
+    .icache_r_data_i,
+    .icache_r_resp_i,
+    .icache_r_last_i,
+    .icache_r_id_i,
+    .icache_r_user_i,
+    .icache_r_valid_i,
+    .icache_r_ready_o,
+    .icache_b_resp_i,
+    .icache_b_id_i,
+    .icache_b_user_i,
+    .icache_b_valid_i,
+    .icache_b_ready_o,
+
+    .task_valid_i         (task_valid_i),
+    .task_ready_o         (task_ready_o),
+    .task_descr_i         (task_descr_i),
+    .feedback_valid_o     (feedback_valid_o),
+    .feedback_ready_i     (feedback_ready_i),
+    .feedback_o           (feedback_o),
+    .cluster_active_o     (cluster_active_o),
+    .cmd_ready_i          (cmd_ready_i),
+    .cmd_valid_o          (cmd_valid_o),
+    .cmd_o                (cmd_o),
+    .cmd_resp_valid_i     (cmd_resp_valid_i),
+    .cmd_resp_i           (cmd_resp_i)
+  );
+  // Make all reads and writes from cluster modifiable.
+  // TODO: This might be undesired for transactions from cores to peripherals, better modify the
+  // DMA and I$ to issue modifiable transactions.
+  assign mst_ar_cache_o = 4'b0010;
+  assign mst_aw_cache_o = 4'b0010;
+  assign dma_ar_cache_o = 4'b0010;
+  assign dma_aw_cache_o = 4'b0010;
+
+endmodule
+
+
+// Interface wrapper for OOC-synthesized synchronous PULP cluster
+module pulp_cluster_sync (
+  input  logic        clk_i,
+  input  logic        rst_ni,
+  input  logic        ref_clk_i,
+  input  cluster_id_t cluster_id_i,
+  input  logic        fetch_en_i,
+  output logic        eoc_o,
+  output logic        busy_o,
+  AXI_BUS.Slave       slv,
+  AXI_BUS.Master      mst,
+  AXI_BUS.Master      dma,
+  AXI_BUS.Master      icache,
+  AXI_BUS.Slave       nhi,
+
+  input  logic                       task_valid_i,
+  output logic                       task_ready_o,
+  input  pspin_cfg_pkg::handler_task_t   task_descr_i,
+  output logic                       feedback_valid_o,
+  input  logic                       feedback_ready_i,
+  output pspin_cfg_pkg::feedback_descr_t feedback_o,
+  output logic                       cluster_active_o,
+  input  logic                       cmd_ready_i,
+  output logic                       cmd_valid_o,
+  output pspin_cfg_pkg::pspin_cmd_t      cmd_o,
+  input  logic                       cmd_resp_valid_i,
+  input  pspin_cfg_pkg::pspin_cmd_resp_t cmd_resp_i
+);
+
+  pulp_cluster_ooc i_ooc (
+    .clk_i,
+    .rst_ni,
+    .ref_clk_i,
+    .cluster_id_i,
+    .fetch_en_i,
+    .eoc_o,
+    .busy_o,
+
+    .slv_aw_addr_i        (slv.aw_addr),
+    .slv_aw_prot_i        (slv.aw_prot),
+    .slv_aw_region_i      (slv.aw_region),
+    .slv_aw_len_i         (slv.aw_len),
+    .slv_aw_size_i        (slv.aw_size),
+    .slv_aw_burst_i       (slv.aw_burst),
+    .slv_aw_lock_i        (slv.aw_lock),
+    .slv_aw_atop_i        (slv.aw_atop),
+    .slv_aw_cache_i       (slv.aw_cache),
+    .slv_aw_qos_i         (slv.aw_qos),
+    .slv_aw_id_i          (slv.aw_id),
+    .slv_aw_user_i        (slv.aw_user),
+    .slv_aw_valid_i       (slv.aw_valid),
+    .slv_aw_ready_o       (slv.aw_ready),
+    .slv_aw_writetoken_i  (),
+    .slv_aw_readpointer_o (),
+    .slv_ar_addr_i        (slv.ar_addr),
+    .slv_ar_prot_i        (slv.ar_prot),
+    .slv_ar_region_i      (slv.ar_region),
+    .slv_ar_len_i         (slv.ar_len),
+    .slv_ar_size_i        (slv.ar_size),
+    .slv_ar_burst_i       (slv.ar_burst),
+    .slv_ar_lock_i        (slv.ar_lock),
+    .slv_ar_cache_i       (slv.ar_cache),
+    .slv_ar_qos_i         (slv.ar_qos),
+    .slv_ar_id_i          (slv.ar_id),
+    .slv_ar_user_i        (slv.ar_user),
+    .slv_ar_valid_i       (slv.ar_valid),
+    .slv_ar_ready_o       (slv.ar_ready),
+    .slv_ar_writetoken_i  (),
+    .slv_ar_readpointer_o (),
+    .slv_w_data_i         (slv.w_data),
+    .slv_w_strb_i         (slv.w_strb),
+    .slv_w_user_i         (slv.w_user),
+    .slv_w_last_i         (slv.w_last),
+    .slv_w_valid_i        (slv.w_valid),
+    .slv_w_ready_o        (slv.w_ready),
+    .slv_w_writetoken_i   (),
+    .slv_w_readpointer_o  (),
+    .slv_r_data_o         (slv.r_data),
+    .slv_r_resp_o         (slv.r_resp),
+    .slv_r_last_o         (slv.r_last),
+    .slv_r_id_o           (slv.r_id),
+    .slv_r_user_o         (slv.r_user),
+    .slv_r_valid_o        (slv.r_valid),
+    .slv_r_ready_i        (slv.r_ready),
+    .slv_r_writetoken_o   (),
+    .slv_r_readpointer_i  (),
+    .slv_b_resp_o         (slv.b_resp),
+    .slv_b_id_o           (slv.b_id),
+    .slv_b_user_o         (slv.b_user),
+    .slv_b_valid_o        (slv.b_valid),
+    .slv_b_ready_i        (slv.b_ready),
+    .slv_b_writetoken_o   (),
+    .slv_b_readpointer_i  (),
+
+    .mst_aw_addr_o        (mst.aw_addr),
+    .mst_aw_prot_o        (mst.aw_prot),
+    .mst_aw_region_o      (mst.aw_region),
+    .mst_aw_len_o         (mst.aw_len),
+    .mst_aw_size_o        (mst.aw_size),
+    .mst_aw_burst_o       (mst.aw_burst),
+    .mst_aw_lock_o        (mst.aw_lock),
+    .mst_aw_atop_o        (mst.aw_atop),
+    .mst_aw_cache_o       (mst.aw_cache),
+    .mst_aw_qos_o         (mst.aw_qos),
+    .mst_aw_id_o          (mst.aw_id),
+    .mst_aw_user_o        (mst.aw_user),
+    .mst_aw_valid_o       (mst.aw_valid),
+    .mst_aw_ready_i       (mst.aw_ready),
+    .mst_aw_writetoken_o  (),
+    .mst_aw_readpointer_i (),
+    .mst_ar_addr_o        (mst.ar_addr),
+    .mst_ar_prot_o        (mst.ar_prot),
+    .mst_ar_region_o      (mst.ar_region),
+    .mst_ar_len_o         (mst.ar_len),
+    .mst_ar_size_o        (mst.ar_size),
+    .mst_ar_burst_o       (mst.ar_burst),
+    .mst_ar_lock_o        (mst.ar_lock),
+    .mst_ar_cache_o       (mst.ar_cache),
+    .mst_ar_qos_o         (mst.ar_qos),
+    .mst_ar_id_o          (mst.ar_id),
+    .mst_ar_user_o        (mst.ar_user),
+    .mst_ar_valid_o       (mst.ar_valid),
+    .mst_ar_ready_i       (mst.ar_ready),
+    .mst_ar_writetoken_o  (),
+    .mst_ar_readpointer_i (),
+    .mst_w_data_o         (mst.w_data),
+    .mst_w_strb_o         (mst.w_strb),
+    .mst_w_user_o         (mst.w_user),
+    .mst_w_last_o         (mst.w_last),
+    .mst_w_valid_o        (mst.w_valid),
+    .mst_w_ready_i        (mst.w_ready),
+    .mst_w_writetoken_o   (),
+    .mst_w_readpointer_i  (),
+    .mst_r_data_i         (mst.r_data),
+    .mst_r_resp_i         (mst.r_resp),
+    .mst_r_last_i         (mst.r_last),
+    .mst_r_id_i           (mst.r_id),
+    .mst_r_user_i         (mst.r_user),
+    .mst_r_valid_i        (mst.r_valid),
+    .mst_r_ready_o        (mst.r_ready),
+    .mst_r_writetoken_i   (),
+    .mst_r_readpointer_o  (),
+    .mst_b_resp_i         (mst.b_resp),
+    .mst_b_id_i           (mst.b_id),
+    .mst_b_user_i         (mst.b_user),
+    .mst_b_valid_i        (mst.b_valid),
+    .mst_b_ready_o        (mst.b_ready),
+    .mst_b_writetoken_i   (),
+    .mst_b_readpointer_o  (),
+
+    .dma_aw_addr_o   (dma.aw_addr),
+    .dma_aw_prot_o   (dma.aw_prot),
+    .dma_aw_region_o (dma.aw_region),
+    .dma_aw_len_o    (dma.aw_len),
+    .dma_aw_size_o   (dma.aw_size),
+    .dma_aw_burst_o  (dma.aw_burst),
+    .dma_aw_lock_o   (dma.aw_lock),
+    .dma_aw_atop_o   (dma.aw_atop),
+    .dma_aw_cache_o  (dma.aw_cache),
+    .dma_aw_qos_o    (dma.aw_qos),
+    .dma_aw_id_o     (dma.aw_id),
+    .dma_aw_user_o   (dma.aw_user),
+    .dma_aw_valid_o  (dma.aw_valid),
+    .dma_aw_ready_i  (dma.aw_ready),
+    .dma_ar_addr_o   (dma.ar_addr),
+    .dma_ar_prot_o   (dma.ar_prot),
+    .dma_ar_region_o (dma.ar_region),
+    .dma_ar_len_o    (dma.ar_len),
+    .dma_ar_size_o   (dma.ar_size),
+    .dma_ar_burst_o  (dma.ar_burst),
+    .dma_ar_lock_o   (dma.ar_lock),
+    .dma_ar_cache_o  (dma.ar_cache),
+    .dma_ar_qos_o    (dma.ar_qos),
+    .dma_ar_id_o     (dma.ar_id),
+    .dma_ar_user_o   (dma.ar_user),
+    .dma_ar_valid_o  (dma.ar_valid),
+    .dma_ar_ready_i  (dma.ar_ready),
+    .dma_w_data_o    (dma.w_data),
+    .dma_w_strb_o    (dma.w_strb),
+    .dma_w_user_o    (dma.w_user),
+    .dma_w_last_o    (dma.w_last),
+    .dma_w_valid_o   (dma.w_valid),
+    .dma_w_ready_i   (dma.w_ready),
+    .dma_r_data_i    (dma.r_data),
+    .dma_r_resp_i    (dma.r_resp),
+    .dma_r_last_i    (dma.r_last),
+    .dma_r_id_i      (dma.r_id),
+    .dma_r_user_i    (dma.r_user),
+    .dma_r_valid_i   (dma.r_valid),
+    .dma_r_ready_o   (dma.r_ready),
+    .dma_b_resp_i    (dma.b_resp),
+    .dma_b_id_i      (dma.b_id),
+    .dma_b_user_i    (dma.b_user),
+    .dma_b_valid_i   (dma.b_valid),
+    .dma_b_ready_o   (dma.b_ready),
+
+    .nhi_aw_addr_i   (nhi.aw_addr),
+    .nhi_aw_prot_i   (nhi.aw_prot),
+    .nhi_aw_region_i (nhi.aw_region),
+    .nhi_aw_len_i    (nhi.aw_len),
+    .nhi_aw_size_i   (nhi.aw_size),
+    .nhi_aw_burst_i  (nhi.aw_burst),
+    .nhi_aw_lock_i   (nhi.aw_lock),
+    .nhi_aw_atop_i   (nhi.aw_atop),
+    .nhi_aw_cache_i  (nhi.aw_cache),
+    .nhi_aw_qos_i    (nhi.aw_qos),
+    .nhi_aw_id_i     (nhi.aw_id),
+    .nhi_aw_user_i   (nhi.aw_user),
+    .nhi_aw_valid_i  (nhi.aw_valid),
+    .nhi_aw_ready_o  (nhi.aw_ready),
+    .nhi_ar_addr_i   (nhi.ar_addr),
+    .nhi_ar_prot_i   (nhi.ar_prot),
+    .nhi_ar_region_i (nhi.ar_region),
+    .nhi_ar_len_i    (nhi.ar_len),
+    .nhi_ar_size_i   (nhi.ar_size),
+    .nhi_ar_burst_i  (nhi.ar_burst),
+    .nhi_ar_lock_i   (nhi.ar_lock),
+    .nhi_ar_cache_i  (nhi.ar_cache),
+    .nhi_ar_qos_i    (nhi.ar_qos),
+    .nhi_ar_id_i     (nhi.ar_id),
+    .nhi_ar_user_i   (nhi.ar_user),
+    .nhi_ar_valid_i  (nhi.ar_valid),
+    .nhi_ar_ready_o  (nhi.ar_ready),
+    .nhi_w_data_i    (nhi.w_data),
+    .nhi_w_strb_i    (nhi.w_strb),
+    .nhi_w_user_i    (nhi.w_user),
+    .nhi_w_last_i    (nhi.w_last),
+    .nhi_w_valid_i   (nhi.w_valid),
+    .nhi_w_ready_o   (nhi.w_ready),
+    .nhi_r_data_o    (nhi.r_data),
+    .nhi_r_resp_o    (nhi.r_resp),
+    .nhi_r_last_o    (nhi.r_last),
+    .nhi_r_id_o      (nhi.r_id),
+    .nhi_r_user_o    (nhi.r_user),
+    .nhi_r_valid_o   (nhi.r_valid),
+    .nhi_r_ready_i   (nhi.r_ready),
+    .nhi_b_resp_o    (nhi.b_resp),
+    .nhi_b_id_o      (nhi.b_id),
+    .nhi_b_user_o    (nhi.b_user),
+    .nhi_b_valid_o   (nhi.b_valid),
+    .nhi_b_ready_i   (nhi.b_ready),
+
+    .icache_aw_addr_o   (icache.aw_addr),
+    .icache_aw_prot_o   (icache.aw_prot),
+    .icache_aw_region_o (icache.aw_region),
+    .icache_aw_len_o    (icache.aw_len),
+    .icache_aw_size_o   (icache.aw_size),
+    .icache_aw_burst_o  (icache.aw_burst),
+    .icache_aw_lock_o   (icache.aw_lock),
+    .icache_aw_atop_o   (icache.aw_atop),
+    .icache_aw_cache_o  (icache.aw_cache),
+    .icache_aw_qos_o    (icache.aw_qos),
+    .icache_aw_id_o     (icache.aw_id),
+    .icache_aw_user_o   (icache.aw_user),
+    .icache_aw_valid_o  (icache.aw_valid),
+    .icache_aw_ready_i  (icache.aw_ready),
+    .icache_ar_addr_o   (icache.ar_addr),
+    .icache_ar_prot_o   (icache.ar_prot),
+    .icache_ar_region_o (icache.ar_region),
+    .icache_ar_len_o    (icache.ar_len),
+    .icache_ar_size_o   (icache.ar_size),
+    .icache_ar_burst_o  (icache.ar_burst),
+    .icache_ar_lock_o   (icache.ar_lock),
+    .icache_ar_cache_o  (icache.ar_cache),
+    .icache_ar_qos_o    (icache.ar_qos),
+    .icache_ar_id_o     (icache.ar_id),
+    .icache_ar_user_o   (icache.ar_user),
+    .icache_ar_valid_o  (icache.ar_valid),
+    .icache_ar_ready_i  (icache.ar_ready),
+    .icache_w_data_o    (icache.w_data),
+    .icache_w_strb_o    (icache.w_strb),
+    .icache_w_user_o    (icache.w_user),
+    .icache_w_last_o    (icache.w_last),
+    .icache_w_valid_o   (icache.w_valid),
+    .icache_w_ready_i   (icache.w_ready),
+    .icache_r_data_i    (icache.r_data),
+    .icache_r_resp_i    (icache.r_resp),
+    .icache_r_last_i    (icache.r_last),
+    .icache_r_id_i      (icache.r_id),
+    .icache_r_user_i    (icache.r_user),
+    .icache_r_valid_i   (icache.r_valid),
+    .icache_r_ready_o   (icache.r_ready),
+    .icache_b_resp_i    (icache.b_resp),
+    .icache_b_id_i      (icache.b_id),
+    .icache_b_user_i    (icache.b_user),
+    .icache_b_valid_i   (icache.b_valid),
+    .icache_b_ready_o   (icache.b_ready),
+
+    .task_valid_i         (task_valid_i),
+    .task_ready_o         (task_ready_o),
+    .task_descr_i         (task_descr_i),
+    .feedback_valid_o     (feedback_valid_o),
+    .feedback_ready_i     (feedback_ready_i),
+    .feedback_o           (feedback_o),
+    .cluster_active_o     (cluster_active_o),
+    .cmd_ready_i          (cmd_ready_i),
+    .cmd_valid_o          (cmd_valid_o),
+    .cmd_o                (cmd_o),
+    .cmd_resp_valid_i     (cmd_resp_valid_i),
+    .cmd_resp_i           (cmd_resp_i)
+  );
+endmodule
+
+// Interface wrapper for OOC-synthesized asynchronous PULP cluster
+module pulp_cluster_async (
+  input  logic          clk_i,
+  input  logic          rst_ni,
+  input  logic          ref_clk_i,
+  input  cluster_id_t   cluster_id_i,
+  input  logic          fetch_en_i,
+  output logic          eoc_o,
+  output logic          busy_o,
+  AXI_BUS_ASYNC.Slave   slv,
+  AXI_BUS_ASYNC.Master  mst,
+  AXI_BUS_ASYNC.Master  dma,
+  AXI_BUS_ASYNC.Master  icache
+);
+
+  pulp_cluster_ooc i_ooc (
+    .clk_i,
+    .rst_ni,
+    .ref_clk_i,
+    .cluster_id_i,
+    .fetch_en_i,
+    .eoc_o,
+    .busy_o,
+
+    .slv_aw_addr_i        (slv.aw_addr),
+    .slv_aw_prot_i        (slv.aw_prot),
+    .slv_aw_region_i      (slv.aw_region),
+    .slv_aw_len_i         (slv.aw_len),
+    .slv_aw_size_i        (slv.aw_size),
+    .slv_aw_burst_i       (slv.aw_burst),
+    .slv_aw_lock_i        (slv.aw_lock),
+    .slv_aw_atop_i        (slv.aw_atop),
+    .slv_aw_cache_i       (slv.aw_cache),
+    .slv_aw_qos_i         (slv.aw_qos),
+    .slv_aw_id_i          (slv.aw_id),
+    .slv_aw_user_i        (slv.aw_user),
+    .slv_aw_valid_i       (),
+    .slv_aw_ready_o       (),
+    .slv_aw_writetoken_i  (slv.aw_writetoken),
+    .slv_aw_readpointer_o (slv.aw_readpointer),
+    .slv_ar_addr_i        (slv.ar_addr),
+    .slv_ar_prot_i        (slv.ar_prot),
+    .slv_ar_region_i      (slv.ar_region),
+    .slv_ar_len_i         (slv.ar_len),
+    .slv_ar_size_i        (slv.ar_size),
+    .slv_ar_burst_i       (slv.ar_burst),
+    .slv_ar_lock_i        (slv.ar_lock),
+    .slv_ar_cache_i       (slv.ar_cache),
+    .slv_ar_qos_i         (slv.ar_qos),
+    .slv_ar_id_i          (slv.ar_id),
+    .slv_ar_user_i        (slv.ar_user),
+    .slv_ar_valid_i       (),
+    .slv_ar_ready_o       (),
+    .slv_ar_writetoken_i  (slv.ar_writetoken),
+    .slv_ar_readpointer_o (slv.ar_readpointer),
+    .slv_w_data_i         (slv.w_data),
+    .slv_w_strb_i         (slv.w_strb),
+    .slv_w_user_i         (slv.w_user),
+    .slv_w_last_i         (slv.w_last),
+    .slv_w_valid_i        (),
+    .slv_w_ready_o        (),
+    .slv_w_writetoken_i   (slv.w_writetoken),
+    .slv_w_readpointer_o  (slv.w_readpointer),
+    .slv_r_data_o         (slv.r_data),
+    .slv_r_resp_o         (slv.r_resp),
+    .slv_r_last_o         (slv.r_last),
+    .slv_r_id_o           (slv.r_id),
+    .slv_r_user_o         (slv.r_user),
+    .slv_r_valid_o        (),
+    .slv_r_ready_i        (),
+    .slv_r_writetoken_o   (slv.r_writetoken),
+    .slv_r_readpointer_i  (slv.r_readpointer),
+    .slv_b_resp_o         (slv.b_resp),
+    .slv_b_id_o           (slv.b_id),
+    .slv_b_user_o         (slv.b_user),
+    .slv_b_valid_o        (),
+    .slv_b_ready_i        (),
+    .slv_b_writetoken_o   (slv.b_writetoken),
+    .slv_b_readpointer_i  (slv.b_readpointer),
+
+    .mst_aw_addr_o        (mst.aw_addr),
+    .mst_aw_prot_o        (mst.aw_prot),
+    .mst_aw_region_o      (mst.aw_region),
+    .mst_aw_len_o         (mst.aw_len),
+    .mst_aw_size_o        (mst.aw_size),
+    .mst_aw_burst_o       (mst.aw_burst),
+    .mst_aw_lock_o        (mst.aw_lock),
+    .mst_aw_atop_o        (mst.aw_atop),
+    .mst_aw_cache_o       (mst.aw_cache),
+    .mst_aw_qos_o         (mst.aw_qos),
+    .mst_aw_id_o          (mst.aw_id),
+    .mst_aw_user_o        (mst.aw_user),
+    .mst_aw_valid_o       (),
+    .mst_aw_ready_i       (),
+    .mst_aw_writetoken_o  (mst.aw_writetoken),
+    .mst_aw_readpointer_i (mst.aw_readpointer),
+    .mst_ar_addr_o        (mst.ar_addr),
+    .mst_ar_prot_o        (mst.ar_prot),
+    .mst_ar_region_o      (mst.ar_region),
+    .mst_ar_len_o         (mst.ar_len),
+    .mst_ar_size_o        (mst.ar_size),
+    .mst_ar_burst_o       (mst.ar_burst),
+    .mst_ar_lock_o        (mst.ar_lock),
+    .mst_ar_cache_o       (mst.ar_cache),
+    .mst_ar_qos_o         (mst.ar_qos),
+    .mst_ar_id_o          (mst.ar_id),
+    .mst_ar_user_o        (mst.ar_user),
+    .mst_ar_valid_o       (),
+    .mst_ar_ready_i       (),
+    .mst_ar_writetoken_o  (mst.ar_writetoken),
+    .mst_ar_readpointer_i (mst.ar_readpointer),
+    .mst_w_data_o         (mst.w_data),
+    .mst_w_strb_o         (mst.w_strb),
+    .mst_w_user_o         (mst.w_user),
+    .mst_w_last_o         (mst.w_last),
+    .mst_w_valid_o        (),
+    .mst_w_ready_i        (),
+    .mst_w_writetoken_o   (mst.w_writetoken),
+    .mst_w_readpointer_i  (mst.w_readpointer),
+    .mst_r_data_i         (mst.r_data),
+    .mst_r_resp_i         (mst.r_resp),
+    .mst_r_last_i         (mst.r_last),
+    .mst_r_id_i           (mst.r_id),
+    .mst_r_user_i         (mst.r_user),
+    .mst_r_valid_i        (),
+    .mst_r_ready_o        (),
+    .mst_r_writetoken_i   (mst.r_writetoken),
+    .mst_r_readpointer_o  (mst.r_readpointer),
+    .mst_b_resp_i         (mst.b_resp),
+    .mst_b_id_i           (mst.b_id),
+    .mst_b_user_i         (mst.b_user),
+    .mst_b_valid_i        (),
+    .mst_b_ready_o        (),
+    .mst_b_writetoken_i   (mst.b_writetoken),
+    .mst_b_readpointer_o  (mst.b_readpointer),
+
+    .dma_aw_addr_o   (dma.aw_addr),
+    .dma_aw_prot_o   (dma.aw_prot),
+    .dma_aw_region_o (dma.aw_region),
+    .dma_aw_len_o    (dma.aw_len),
+    .dma_aw_size_o   (dma.aw_size),
+    .dma_aw_burst_o  (dma.aw_burst),
+    .dma_aw_lock_o   (dma.aw_lock),
+    .dma_aw_atop_o   (dma.aw_atop),
+    .dma_aw_cache_o  (dma.aw_cache),
+    .dma_aw_qos_o    (dma.aw_qos),
+    .dma_aw_id_o     (dma.aw_id),
+    .dma_aw_user_o   (dma.aw_user),
+    .dma_aw_valid_o  (),
+    .dma_aw_ready_i  (),
+    .dma_ar_addr_o   (dma.ar_addr),
+    .dma_ar_prot_o   (dma.ar_prot),
+    .dma_ar_region_o (dma.ar_region),
+    .dma_ar_len_o    (dma.ar_len),
+    .dma_ar_size_o   (dma.ar_size),
+    .dma_ar_burst_o  (dma.ar_burst),
+    .dma_ar_lock_o   (dma.ar_lock),
+    .dma_ar_cache_o  (dma.ar_cache),
+    .dma_ar_qos_o    (dma.ar_qos),
+    .dma_ar_id_o     (dma.ar_id),
+    .dma_ar_user_o   (dma.ar_user),
+    .dma_ar_valid_o  (),
+    .dma_ar_ready_i  (),
+    .dma_w_data_o    (dma.w_data),
+    .dma_w_strb_o    (dma.w_strb),
+    .dma_w_user_o    (dma.w_user),
+    .dma_w_last_o    (dma.w_last),
+    .dma_w_valid_o   (),
+    .dma_w_ready_i   (),
+    .dma_r_data_i    (dma.r_data),
+    .dma_r_resp_i    (dma.r_resp),
+    .dma_r_last_i    (dma.r_last),
+    .dma_r_id_i      (dma.r_id),
+    .dma_r_user_i    (dma.r_user),
+    .dma_r_valid_i   (),
+    .dma_r_ready_o   (),
+    .dma_b_resp_i    (dma.b_resp),
+    .dma_b_id_i      (dma.b_id),
+    .dma_b_user_i    (dma.b_user),
+    .dma_b_valid_i   (),
+    .dma_b_ready_o   (),
+
+    .icache_aw_addr_o   (icache.aw_addr),
+    .icache_aw_prot_o   (icache.aw_prot),
+    .icache_aw_region_o (icache.aw_region),
+    .icache_aw_len_o    (icache.aw_len),
+    .icache_aw_size_o   (icache.aw_size),
+    .icache_aw_burst_o  (icache.aw_burst),
+    .icache_aw_lock_o   (icache.aw_lock),
+    .icache_aw_atop_o   (icache.aw_atop),
+    .icache_aw_cache_o  (icache.aw_cache),
+    .icache_aw_qos_o    (icache.aw_qos),
+    .icache_aw_id_o     (icache.aw_id),
+    .icache_aw_user_o   (icache.aw_user),
+    .icache_aw_valid_o  (),
+    .icache_aw_ready_i  (),
+    .icache_ar_addr_o   (icache.ar_addr),
+    .icache_ar_prot_o   (icache.ar_prot),
+    .icache_ar_region_o (icache.ar_region),
+    .icache_ar_len_o    (icache.ar_len),
+    .icache_ar_size_o   (icache.ar_size),
+    .icache_ar_burst_o  (icache.ar_burst),
+    .icache_ar_lock_o   (icache.ar_lock),
+    .icache_ar_cache_o  (icache.ar_cache),
+    .icache_ar_qos_o    (icache.ar_qos),
+    .icache_ar_id_o     (icache.ar_id),
+    .icache_ar_user_o   (icache.ar_user),
+    .icache_ar_valid_o  (),
+    .icache_ar_ready_i  (),
+    .icache_w_data_o    (icache.w_data),
+    .icache_w_strb_o    (icache.w_strb),
+    .icache_w_user_o    (icache.w_user),
+    .icache_w_last_o    (icache.w_last),
+    .icache_w_valid_o   (),
+    .icache_w_ready_i   (),
+    .icache_r_data_i    (icache.r_data),
+    .icache_r_resp_i    (icache.r_resp),
+    .icache_r_last_i    (icache.r_last),
+    .icache_r_id_i      (icache.r_id),
+    .icache_r_user_i    (icache.r_user),
+    .icache_r_valid_i   (),
+    .icache_r_ready_o   (),
+    .icache_b_resp_i    (icache.b_resp),
+    .icache_b_id_i      (icache.b_id),
+    .icache_b_user_i    (icache.b_user),
+    .icache_b_valid_i   (),
+    .icache_b_ready_o   ()
+  );
+endmodule
diff --git a/hw/src/soc_ctrl_regs.sv b/hw/src/soc_ctrl_regs.sv
new file mode 100644
index 0000000..508cfa0
--- /dev/null
+++ b/hw/src/soc_ctrl_regs.sv
@@ -0,0 +1,92 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module soc_ctrl_regs #(
+  parameter int unsigned  N_CORES     = 0,
+  parameter int unsigned  N_CLUSTERS  = 0,
+  parameter int unsigned  ADDR_WIDTH  = 0,
+  parameter int unsigned  DATA_WIDTH  = 0
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+  APB_BUS.Slave apb
+);
+
+  localparam int unsigned N_SLV = 5;
+
+  APB_BUS #(
+    .APB_ADDR_WIDTH (ADDR_WIDTH),
+    .APB_DATA_WIDTH (DATA_WIDTH)
+  ) apb_bus[N_SLV-1:0] ();
+
+  apb_bus_wrap #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_SLV      (N_SLV),
+    .ADDR_BEGIN ({32'h0000_0090, 32'h0000_0080, 32'h0000_0014, 32'h0000_0010, 32'h0000_0000}),
+    .ADDR_END   ({32'h0000_0FFF, 32'h0000_008F, 32'h0000_007F, 32'h0000_0013, 32'h0000_000F})
+  ) i_apb_bus (
+    .inp  (apb),
+    .oup  (apb_bus)
+  );
+
+  apb_ro_regs #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_REGS     (4)
+  ) i_zero_0 (
+    .apb    (apb_bus[0]),
+    .reg_i  ('0)
+  );
+
+  logic [DATA_WIDTH-1:0] info_reg;
+  assign info_reg = {N_CORES, N_CLUSTERS};
+  apb_ro_regs #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_REGS     (1)
+  ) i_info (
+    .apb    (apb_bus[1]),
+    .reg_i  (info_reg)
+  );
+
+  apb_ro_regs #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_REGS     (27)
+  ) i_zero_1 (
+    .apb    (apb_bus[2]),
+    .reg_i  ('0)
+  );
+
+  apb_rw_regs #(
+    .DATA_WIDTH (DATA_WIDTH),
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .N_REGS     (4) // TODO: Why 4 and not the actual number of cores? Are these regs even needed?
+  ) i_core_res (
+    .clk_i,
+    .rst_ni,
+    .apb    (apb_bus[3]),
+    .init_i ('0),
+    .q_o    ()
+  );
+
+  apb_ro_regs #(
+    .ADDR_WIDTH (ADDR_WIDTH),
+    .DATA_WIDTH (DATA_WIDTH),
+    .N_REGS     (988)
+  ) i_zero_2 (
+    .apb    (apb_bus[4]),
+    /* verilator lint_off WIDTHCONCAT */
+    .reg_i  ('0)
+    /* verilator lint_on WIDTHCONCAT */
+  );
+
+endmodule
diff --git a/hw/src/soc_dma_wrap.sv b/hw/src/soc_dma_wrap.sv
new file mode 100644
index 0000000..a6d03a7
--- /dev/null
+++ b/hw/src/soc_dma_wrap.sv
@@ -0,0 +1,336 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+`include "axi/assign.svh"
+`include "axi/typedef.svh"
+
+import pspin_cfg_pkg::*;
+
+module soc_dma_wrap #(
+    /// id width of the DMA AXI Master port
+    parameter int unsigned DmaAxiIdWidth      = -1,
+    /// data width of the DMA AXI Master port
+    parameter int unsigned DmaDataWidth       = -1,
+    /// user width
+    parameter int unsigned DmaUserWidth       = -1,
+    /// number of AX requests in-flight
+    parameter int unsigned AxiAxReqDepth      = -1,
+    /// number of 1D transfers buffered in backend
+    parameter int unsigned TfReqFifoDepth     = -1,
+    /// NHI data request type
+    parameter type axi_nhi_req_t              = logic,
+    /// NHI data response type
+    parameter type axi_nhi_res_t              = logic,
+    /// host data request type (64 bit)
+    parameter type axi_host_req_t             = logic,
+    /// host data response type (64 bit)
+    parameter type axi_host_res_t             = logic
+) (
+    input  logic             clk_i,
+    input  logic             rst_ni,
+
+    //command
+    input  logic             cmd_req_valid_i,
+    output logic             cmd_req_ready_o,
+    input  pspin_cmd_t       cmd_req_i,
+
+    //response
+    output logic             cmd_resp_valid_o,
+    output pspin_cmd_resp_t  cmd_resp_o,
+
+    /// to NHI (32 bit address)
+    output axi_nhi_req_t     nhi_req_o,
+    input  axi_nhi_res_t     nhi_resp_i,
+
+    /// to host (64 bit address)
+    output axi_host_req_t    host_req_o,
+    input  axi_host_res_t    host_resp_i
+);
+
+  localparam logic[64:0] PCIeStartAddr  = 65'h1_0000_0000_0000_0000;
+  localparam logic[64:0] PCIeEndAddr    = 65'h1_FFFF_FFFF_FFFF_FFFF;
+  localparam logic[64:0] NHIStartAddr   = 65'h0_0000_0000_0000_0000;
+  localparam logic[64:0] NHIEndAddr     = 65'h0_0000_0000_FFFF_FFFF;
+
+  localparam int unsigned IDX_PCIE = 0;
+  localparam int unsigned IDX_NHI  = 1;
+  localparam int unsigned RespFIFODepth = TfReqFifoDepth + AxiAxReqDepth;
+
+  localparam int unsigned DmaAddrWidth = 65; //64th bit used to distinguish host/NIC addresses
+
+  logic [$clog2(RespFIFODepth):0] to_pop_rx_d;
+  logic [$clog2(RespFIFODepth):0] to_pop_rx_q;
+
+  logic [$clog2(RespFIFODepth):0] to_pop_tx_d;
+  logic [$clog2(RespFIFODepth):0] to_pop_tx_q;
+
+  logic tx_req_valid, rx_req_valid;
+  logic tx_req_ready, rx_req_ready;
+  logic tx_resp_valid, rx_resp_valid;
+
+  transf_descr_soc_t xfer_descr;
+  pspin_cmd_resp_t cmd_resp;
+
+  pspin_cmd_resp_t cmd_rx_resp, cmd_tx_resp;
+
+  logic fifo_rx_full, fifo_tx_full;
+  logic fifo_rx_sel, fifo_tx_sel;
+
+  logic fifo_rx_pop, fifo_tx_pop;
+
+  logic fifo_rx_resp_avail, fifo_tx_resp_avail;
+
+  assign xfer_descr.num_bytes         = cmd_req_i.descr.host_dma_cmd.length;
+  
+  assign xfer_descr.dst_addr[64]      = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? 1'b1 : 1'b0;
+  assign xfer_descr.dst_addr[63:32]   = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? cmd_req_i.descr.host_dma_cmd.host_addr[63:32] : '0;
+  assign xfer_descr.dst_addr[31:0]    = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? cmd_req_i.descr.host_dma_cmd.host_addr[31:0]  : cmd_req_i.descr.host_dma_cmd.nic_addr;
+  
+  assign xfer_descr.src_addr[64]      = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? 1'b0 : 1'b1;
+  assign xfer_descr.src_addr[63:32]   = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? '0 : cmd_req_i.descr.host_dma_cmd.host_addr[63:32];
+  assign xfer_descr.src_addr[31:0]    = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? cmd_req_i.descr.host_dma_cmd.nic_addr : cmd_req_i.descr.host_dma_cmd.host_addr[31:0];
+  assign xfer_descr.deburst           = 1'b0;
+  assign xfer_descr.decouple          = 1'b1;
+  assign xfer_descr.serialize         = 1'b0; // TODO: connect me!
+
+  assign cmd_resp.cmd_id              = cmd_req_i.cmd_id;
+
+  always_comb begin
+      cmd_req_ready_o = 1'b0;
+      rx_req_valid = 1'b0;
+      tx_req_valid = 1'b0;
+
+      if (cmd_req_valid_i) begin
+        cmd_req_ready_o = (cmd_req_i.descr.host_dma_cmd.nic_to_host) ? (!fifo_rx_full && rx_req_ready) : (!fifo_tx_full && tx_req_ready);
+        rx_req_valid    = cmd_req_i.descr.host_dma_cmd.nic_to_host == 1'b1;
+        tx_req_valid    = cmd_req_i.descr.host_dma_cmd.nic_to_host == 1'b0;
+      end
+  end
+
+  //FIFO with RX responses
+  assign fifo_rx_resp_avail = to_pop_rx_q > 0;
+  assign fifo_rx_pop = fifo_rx_resp_avail && fifo_rx_sel;
+
+  fifo_v3 #(
+    .dtype     (pspin_cmd_resp_t),
+    .DEPTH     (RespFIFODepth)
+  ) i_rx_resp_fifo (
+    .clk_i     (clk_i),
+    .rst_ni    (rst_ni),
+    .flush_i   (1'b0),
+    .testmode_i(1'b0),
+    .full_o    (fifo_rx_full),
+    .empty_o   (),
+    .usage_o   (),
+    .data_i    (cmd_resp),
+    .push_i    (cmd_req_ready_o && rx_req_valid),
+    .data_o    (cmd_rx_resp),
+    .pop_i     (fifo_rx_pop)
+  );
+
+  always_comb begin
+    case ({rx_resp_valid, fifo_rx_pop})
+        2'b10   : to_pop_rx_d = to_pop_rx_q + 1;
+        2'b01   : to_pop_rx_d = to_pop_rx_q - 1;
+        default : to_pop_rx_d = to_pop_rx_q;
+    endcase
+  end
+
+  //FIFO with TX responses
+  assign fifo_tx_resp_avail = to_pop_tx_q > 0;
+  assign fifo_tx_pop = fifo_tx_resp_avail && fifo_tx_sel;
+
+  fifo_v3 #(
+    .dtype     (pspin_cmd_resp_t),
+    .DEPTH     (RespFIFODepth)
+  ) i_tx_resp_fifo (
+    .clk_i     (clk_i),
+    .rst_ni    (rst_ni),
+    .flush_i   (1'b0),
+    .testmode_i(1'b0),
+    .full_o    (fifo_tx_full),
+    .empty_o   (),
+    .usage_o   (),
+    .data_i    (cmd_resp),
+    .push_i    (cmd_req_ready_o && tx_req_valid),
+    .data_o    (cmd_tx_resp),
+    .pop_i     (fifo_tx_pop)
+  );
+
+  always_comb begin
+    case ({tx_resp_valid, fifo_tx_pop})
+        2'b10   : to_pop_tx_d = to_pop_tx_q + 1;
+        2'b01   : to_pop_tx_d = to_pop_tx_q - 1;
+        default : to_pop_tx_d = to_pop_tx_q;
+    endcase
+  end
+
+  // arbitrate response from the two ports
+  rr_arb_tree #(
+    .NumIn      (2),
+    .DataType   (pspin_cmd_resp_t),
+    .ExtPrio    (0),
+    .AxiVldRdy  (1),
+    .LockIn     (1)
+  ) i_resp_arb (
+    .clk_i      (clk_i),
+    .rst_ni     (rst_ni),
+    .flush_i    (1'b0),
+    .rr_i       ('0),
+    .req_i      ({fifo_tx_resp_avail, fifo_rx_resp_avail}),
+    .gnt_o      ({fifo_tx_sel, fifo_rx_sel}),
+    .data_i     ({cmd_tx_resp, cmd_rx_resp}),
+    .gnt_i      (1'b1),
+    .req_o      (cmd_resp_valid_o),
+    .data_o     (cmd_resp_o),
+    .idx_o      ()
+  );
+
+  typedef logic [DmaDataWidth-1    :0] data_t;
+  typedef logic [DmaAxiIdWidth-1   :0] id_t;
+  typedef logic [DmaDataWidth/8-1  :0] strb_t;
+  typedef logic [DmaUserWidth-1    :0] user_t;
+  typedef logic [DmaAddrWidth-1    :0] wide_addr_t;
+
+
+  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, wide_addr_t, id_t, user_t);
+  `AXI_TYPEDEF_W_CHAN_T (w_chan_t, data_t, strb_t, user_t);
+  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, wide_addr_t, id_t, user_t);
+  `AXI_TYPEDEF_B_CHAN_T (b_chan_t, id_t, user_t);
+  `AXI_TYPEDEF_R_CHAN_T (r_chan_t, data_t, id_t, user_t);
+  `AXI_TYPEDEF_REQ_T    (axi_dma_wide_req_t, aw_chan_t, w_chan_t, ar_chan_t);
+  `AXI_TYPEDEF_RESP_T   (axi_dma_wide_resp_t, b_chan_t, r_chan_t);
+
+  axi_dma_wide_req_t  nhi_wide_req;
+  axi_dma_wide_req_t  host_wide_req;
+
+  //cut NHI address to 32 bit (lower)
+  assign nhi_req_o.aw.id     = nhi_wide_req.aw.id;
+  assign nhi_req_o.aw.addr   = nhi_wide_req.aw.addr[31:0];
+  assign nhi_req_o.aw.len    = nhi_wide_req.aw.len;
+  assign nhi_req_o.aw.size   = nhi_wide_req.aw.size;
+  assign nhi_req_o.aw.burst  = nhi_wide_req.aw.burst;
+  assign nhi_req_o.aw.lock   = nhi_wide_req.aw.lock;
+  assign nhi_req_o.aw.cache  = nhi_wide_req.aw.cache;
+  assign nhi_req_o.aw.prot   = nhi_wide_req.aw.prot;
+  assign nhi_req_o.aw.qos    = nhi_wide_req.aw.qos;
+  assign nhi_req_o.aw.region = nhi_wide_req.aw.region;
+  assign nhi_req_o.aw.atop   = nhi_wide_req.aw.atop;
+  assign nhi_req_o.aw.user   = nhi_wide_req.aw.user;
+  assign nhi_req_o.aw_valid  = nhi_wide_req.aw_valid;
+
+  assign nhi_req_o.w.data     = nhi_wide_req.w.data;
+  assign nhi_req_o.w.strb     = nhi_wide_req.w.strb;
+  assign nhi_req_o.w.last     = nhi_wide_req.w.last;
+  assign nhi_req_o.w.user     = nhi_wide_req.w.user;
+  assign nhi_req_o.w_valid    = nhi_wide_req.w_valid;
+
+  assign nhi_req_o.ar.id      = nhi_wide_req.ar.id;
+  assign nhi_req_o.ar.addr    = nhi_wide_req.ar.addr[31:0];
+  assign nhi_req_o.ar.len     = nhi_wide_req.ar.len;
+  assign nhi_req_o.ar.size    = nhi_wide_req.ar.size;
+  assign nhi_req_o.ar.burst   = nhi_wide_req.ar.burst;
+  assign nhi_req_o.ar.lock    = nhi_wide_req.ar.lock;
+  assign nhi_req_o.ar.cache   = nhi_wide_req.ar.cache;
+  assign nhi_req_o.ar.prot    = nhi_wide_req.ar.prot;
+  assign nhi_req_o.ar.qos     = nhi_wide_req.ar.qos;
+  assign nhi_req_o.ar.region  = nhi_wide_req.ar.region;
+  assign nhi_req_o.ar.user    = nhi_wide_req.ar.user;
+  assign nhi_req_o.ar_valid   = nhi_wide_req.ar_valid;
+
+  assign nhi_req_o.r_ready    = nhi_wide_req.r_ready;
+  assign nhi_req_o.b_ready    = nhi_wide_req.b_ready;
+
+  //cut host address to 64 bit (lower)
+  assign host_req_o.aw.id     = host_wide_req.aw.id;
+  assign host_req_o.aw.addr   = host_wide_req.aw.addr[63:0];
+  assign host_req_o.aw.len    = host_wide_req.aw.len;
+  assign host_req_o.aw.size   = host_wide_req.aw.size;
+  assign host_req_o.aw.burst  = host_wide_req.aw.burst;
+  assign host_req_o.aw.lock   = host_wide_req.aw.lock;
+  assign host_req_o.aw.cache  = host_wide_req.aw.cache;
+  assign host_req_o.aw.prot   = host_wide_req.aw.prot;
+  assign host_req_o.aw.qos    = host_wide_req.aw.qos;
+  assign host_req_o.aw.region = host_wide_req.aw.region;
+  assign host_req_o.aw.atop   = host_wide_req.aw.atop;
+  assign host_req_o.aw.user   = host_wide_req.aw.user;
+  assign host_req_o.aw_valid  = host_wide_req.aw_valid;
+
+  assign host_req_o.w.data    = host_wide_req.w.data;
+  assign host_req_o.w.strb    = host_wide_req.w.strb;
+  assign host_req_o.w.last    = host_wide_req.w.last;
+  assign host_req_o.w.user    = host_wide_req.w.user;
+  assign host_req_o.w_valid   = host_wide_req.w_valid;
+
+  assign host_req_o.ar.id     = host_wide_req.ar.id;
+  assign host_req_o.ar.addr   = host_wide_req.ar.addr[63:0];
+  assign host_req_o.ar.len    = host_wide_req.ar.len;
+  assign host_req_o.ar.size   = host_wide_req.ar.size;
+  assign host_req_o.ar.burst  = host_wide_req.ar.burst;
+  assign host_req_o.ar.lock   = host_wide_req.ar.lock;
+  assign host_req_o.ar.cache  = host_wide_req.ar.cache;
+  assign host_req_o.ar.prot   = host_wide_req.ar.prot;
+  assign host_req_o.ar.qos    = host_wide_req.ar.qos;
+  assign host_req_o.ar.region = host_wide_req.ar.region;
+  assign host_req_o.ar.user   = host_wide_req.ar.user;
+  assign host_req_o.ar_valid  = host_wide_req.ar_valid;
+
+  assign host_req_o.r_ready   = host_wide_req.r_ready;
+  assign host_req_o.b_ready   = host_wide_req.b_ready;
+
+  //DMA engine
+  pspin_soc_dma #(
+    .DmaAxiIdWidth  (DmaAxiIdWidth),
+    .DmaDataWidth   (DmaDataWidth),
+    .DmaAddrWidth   (DmaAddrWidth),
+    .DmaUserWidth   (DmaUserWidth),
+    .AxiAxReqDepth  (AxiAxReqDepth),
+    .TfReqFifoDepth (TfReqFifoDepth),
+    .axi_req_t      (axi_dma_wide_req_t),
+    .axi_res_t      (axi_dma_wide_resp_t),
+    .transf_descr_t (pspin_cfg_pkg::transf_descr_soc_t),
+    .PCIeStartAddr  (PCIeStartAddr),
+    .PCIeEndAddr    (PCIeEndAddr),
+    .NHIStartAddr   (NHIStartAddr),
+    .NHIEndAddr     (NHIEndAddr)
+  ) i_soc_dma (
+    .clk_i          (clk_i              ),
+    .rst_ni         (rst_ni             ),
+    //direct hw port 1
+    .rx_req_valid_i (rx_req_valid       ),
+    .rx_req_ready_o (rx_req_ready       ),
+    .rx_req_i       (xfer_descr         ),
+    .rx_rsp_valid_o (rx_resp_valid      ),
+    //direct hw port 2
+    .tx_req_valid_i (tx_req_valid       ),
+    .tx_req_ready_o (tx_req_ready       ),
+    .tx_req_i       (xfer_descr         ),
+    .tx_rsp_valid_o (tx_resp_valid      ),
+    //AXI wide port 1 (to NHI)
+    .nhi_dma_req_o  (nhi_wide_req       ),
+    .nhi_dma_res_i  (nhi_resp_i         ),
+    //AXI wide port 2 (to HOST)
+    .pcie_dma_req_o (host_wide_req      ),
+    .pcie_dma_res_i (host_resp_i        ),
+    //status
+    .idle_o         (                   )
+  );
+
+  always_ff @(posedge clk_i, negedge rst_ni) begin
+    if (~rst_ni) begin
+      to_pop_tx_q <= '0;
+      to_pop_rx_q <= '0;
+    end else begin
+      to_pop_tx_q <= to_pop_tx_d;
+      to_pop_rx_q <= to_pop_rx_d;
+    end
+  end
+
+endmodule
\ No newline at end of file
diff --git a/hw/src/soc_peripherals.sv b/hw/src/soc_peripherals.sv
new file mode 100644
index 0000000..2ac46a8
--- /dev/null
+++ b/hw/src/soc_peripherals.sv
@@ -0,0 +1,94 @@
+// Copyright (c) 2020 ETH Zurich and University of Bologna
+// Copyright and related rights are licensed under the Solderpad Hardware
+// License, Version 0.51 (the "License"); you may not use this file except in
+// compliance with the License.  You may obtain a copy of the License at
+// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
+// or agreed to in writing, software, hardware and materials distributed under
+// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+// CONDITIONS OF ANY KIND, either express or implied. See the License for the
+// specific language governing permissions and limitations under the License.
+
+module soc_peripherals #(
+  parameter int unsigned  AXI_AW      = 0,
+  parameter int unsigned  AXI_IW      = 0,
+  parameter int unsigned  AXI_UW      = 0,
+  parameter int unsigned  N_CORES     = 0,
+  parameter int unsigned  N_CLUSTERS  = 0
+) (
+  input  logic  clk_i,
+  input  logic  rst_ni,
+
+  input  logic  test_en_i,
+
+  AXI_BUS.Slave axi
+);
+
+  localparam int unsigned APB_AW  = 32;
+  localparam int unsigned APB_DW  = 32;
+  localparam int unsigned AXI_DW  = 64;
+
+  APB_BUS #(
+    .APB_ADDR_WIDTH (APB_AW),
+    .APB_DATA_WIDTH (APB_DW)
+  ) apb ();
+
+  axi2apb_wrap #(
+    .AXI_ADDR_WIDTH   (AXI_AW),
+    .AXI_DATA_WIDTH   (AXI_DW),
+    .AXI_ID_WIDTH     (AXI_IW),
+    .AXI_USER_WIDTH   (AXI_UW),
+    .APB_ADDR_WIDTH   (APB_AW),
+    .APB_DATA_WIDTH   (APB_DW)
+  ) i_axi2apb (
+    .clk_i,
+    .rst_ni,
+    .test_en_i,
+    .axi_slave  (axi),
+    .apb_master (apb)
+  );
+
+  APB_BUS #(
+    .APB_ADDR_WIDTH (APB_AW),
+    .APB_DATA_WIDTH (APB_DW)
+  ) apb_periphs[1:0] ();
+
+  apb_bus_wrap #(
+    .ADDR_WIDTH (APB_AW),
+    .DATA_WIDTH (APB_DW),
+    .N_SLV      (2),
+    .ADDR_BEGIN ({32'h1A10_4000, 32'h1A10_3000}),
+    .ADDR_END   ({32'h1A10_4FFF, 32'h1A10_3FFF})
+  ) i_bus (
+    .inp  (apb),
+    .oup  (apb_periphs)
+  );
+
+  `ifndef TARGET_SYNTHESIS
+    apb_stdout #(
+      .N_CORES    (N_CORES),
+      .N_CLUSTERS (N_CLUSTERS),
+      .ADDR_WIDTH (APB_AW),
+      .DATA_WIDTH (APB_DW)
+    ) i_stdout (
+      .clk_i,
+      .rst_ni,
+      .apb  (apb_periphs[1])
+    );
+  `else
+    assign apb_periphs[1].pready = 1'b1;
+    assign apb_periphs[1].pslverr = 1'b1;
+    assign apb_periphs[1].prdata = '0;
+  `endif
+
+  soc_ctrl_regs #(
+    .N_CORES    (N_CORES),
+    .N_CLUSTERS (N_CLUSTERS),
+    .ADDR_WIDTH (APB_AW),
+    .DATA_WIDTH (APB_DW)
+  ) i_soc_ctrl_regs (
+    .clk_i,
+    .rst_ni,
+    .apb    (apb_periphs[0])
+  );
+
+endmodule
diff --git a/hw/verilator_model/Makefile b/hw/verilator_model/Makefile
new file mode 100644
index 0000000..d3aafa4
--- /dev/null
+++ b/hw/verilator_model/Makefile
@@ -0,0 +1,285 @@
+PSPIN_VERSION ?= undef
+VERILATOR_CMD ?= verilator
+VERILATOR_CC=$(VERILATOR_BIN)$(VERILATOR_CMD)
+TOP_MODULE=pspin_verilator
+SIM_EXE_SRCS=src/main.cpp
+SIM_LIB_SRCS=src/pspinsim.cpp
+
+TRACE_DEPTH?=6
+VFLAGS_RELEASE=--Mdir obj_dir_release --sv -Wno-UNOPTFLAT -Wno-NOLATCH -Wno-WIDTHCONCAT -j 8 +systemverilogext+sv -Wno-lint -CFLAGS "-fPIC" 
+VFLAGS_DEBUG=--Mdir obj_dir_debug --sv --assert --trace --trace-structs --trace-depth $(TRACE_DEPTH) -CFLAGS "-DVERILATOR_HAS_TRACE -fPIC" -Wno-UNOPTFLAT -Wno-NOLATCH -Wno-WIDTHCONCAT -j 8 +systemverilogext+sv -Wno-lint
+
+CC ?= gcc
+CXX ?= g++
+
+LIB_RELEASE_FLAGS=-fPIC --std=c++11 -Os -shared -Iobj_dir_release -I$(VERILATOR_HOME)/include -I$(VERILATOR_HOME)/include/vltstd/ -Iinclude/ 
+LIB_DEBUG_FLAGS=-fPIC -g --std=c++11 -Os -shared -Iobj_dir_debug -I$(VERILATOR_HOME)/include -I$(VERILATOR_HOME)/include/vltstd/ -Iinclude/ -DVERILATOR_HAS_TRACE
+
+EXE_RELEASE_FLAGS=-Iinclude/
+EXE_DEBUG_FLAGS=-Iinclude/ -DVERILATOR_HAS_TRACE
+
+SV_INC=-I../deps/axi/include/ -I../deps/common_cells/include -I../deps/cluster_interconnect/rtl/low_latency_interco/ -I../deps/riscv/include/
+SV_SRCS=../deps/axi/src/axi_pkg.sv \
+        ../deps/axi/src/axi_intf.sv \
+        ../src/pulp_cluster_cfg_pkg.sv \
+        ../src/pspin_cfg_pkg.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv \
+        ../deps/common_cells/src/fifo_v3.sv \
+        ../deps/common_cells/src/stream_fifo.sv \
+        ../deps/axi/src/axi_buf.sv \
+        ../deps/common_cells/src/delta_counter.sv \
+        ../deps/common_cells/src/cf_math_pkg.sv \
+        ../deps/common_cells/src/lzc.sv \
+        ../deps/common_cells/src/rr_arb_tree.sv \
+        ../deps/common_cells/src/spill_register.sv \
+        ../deps/axi/src/axi_demux.sv \
+        ../deps/riscv/include/fpnew_pkg.sv \
+        ../deps/riscv/include/riscv_defines.sv \
+        ../deps/common_cells/src/deprecated/fifo_v2.sv \
+        ../deps/common_cells/src/fall_through_register.sv \
+        ../deps/common_cells/src/stream_demux.sv \
+        ../deps/common_cells/src/stream_mux.sv \
+        ../deps/common_cells/src/stream_fork.sv \
+        ../deps/common_cells/src/stream_fork_dynamic.sv \
+        ../deps/common_cells/src/stream_to_mem.sv \
+        ../deps/common_cells/src/stream_join.sv \
+        ../deps/axi2mem/src/axi_to_mem.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv \
+        ../deps/axi2mem/src/axi_to_mem_banked_mp.sv \
+        ../deps/tech_cells_generic/src/rtl/tc_sram.sv \
+        ../src/memories/sram.sv \
+        ../src/memories/l2_mem.sv \
+        ../src/pkt_scheduler/fifo_engine.sv \
+        ../src/pkt_scheduler/mpq_engine.sv \
+        ../src/pkt_scheduler/scheduler.sv \
+        ../deps/axi/src/dma/axi_dma_burst_reshaper.sv \
+        ../deps/axi/src/dma/axi_dma_data_path \
+        ../deps/axi/src/dma/axi_dma_data_mover.sv \
+        ../deps/axi/src/dma/axi_dma_backend.sv \
+        ../deps/common_cells/src/addr_decode.sv \
+        ../deps/common_cells/src/stream_register.sv \
+        ../deps/common_cells/src/counter.sv \
+        ../deps/axi/src/axi_atop_filter.sv \
+        ../deps/axi/src/axi_err_slv.sv \
+        ../deps/axi/src/axi_id_prepend.sv \
+        ../deps/axi/src/axi_mux.sv \
+        ../deps/axi/src/axi_xbar.sv \
+        ../deps/axi/src/dma/frontends/pspin_soc_frontend/src/pspin_soc_dma.sv \
+        ../src/soc_dma_wrap.sv \
+        ../src/cmds/cmd_unit.sv \
+        ../deps/pulp_cluster/packages/pulp_cluster_package.sv \
+        ../deps/riscv/include/apu_core_package.sv \
+        ../deps/pulp_cluster/packages/apu_package.sv \
+        ../deps/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv \
+        ../deps/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv \
+        ../deps/pulp_cluster/rtl/cpu_marx_if.sv \
+        ../deps/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv \
+        ../deps/cluster_interconnect/rtl/interfaces/wide_dma_tcdm.sv \
+        ../deps/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv \
+        ../deps/common_cells/src/rstgen_bypass.sv \
+        ../deps/common_cells/src/rstgen.sv \
+        ../deps/pulp_cluster/rtl/cluster_bus_wrap.sv \
+        ../deps/axi_slice/src/axi_w_buffer.sv \
+        ../deps/axi_slice/src/axi_r_buffer.sv \
+        ../deps/axi_slice/src/axi_ar_buffer.sv \
+        ../deps/axi_slice/src/axi_b_buffer.sv \
+        ../deps/common_cells/src/deprecated/fifo_v1.sv \
+        ../deps/axi_slice/src/axi_single_slice.sv \
+        ../deps/axi_slice/src/axi_aw_buffer.sv \
+        ../deps/axi2per/axi2per_req_channel.sv \
+        ../deps/axi2per/axi2per_res_channel.sv \
+        ../deps/axi2per/axi2per.sv \
+        ../deps/pulp_cluster/rtl/axi2per_wrap.sv \
+        ../deps/pulp_cluster/rtl/per_demux_wrap.sv \
+        ../deps/per2axi/src/per2axi_req_channel.sv \
+        ../deps/per2axi/src/per2axi_res_channel.sv \
+        ../deps/per2axi/src/per2axi_busy_unit.sv \
+        ../deps/per2axi/src/per2axi.sv \
+        ../deps/pulp_cluster/rtl/per2axi_wrap.sv \
+        ../deps/pulp_cluster/rtl/tryx_ctrl.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/superbank_addr_decoder.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_superbank_mux.sv \
+        ../deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv \
+        ../deps/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv \
+        ../deps/pulp_cluster/rtl/cluster_interconnect_wrap.sv \
+        ../deps/axi/src/axi_serializer.sv \
+        ../deps/axi/src/dma/frontends/pulp_cluster_frontend/src/transfer_id_gen.sv \
+        ../deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend_regs.sv \
+        ../deps/axi/src/dma/frontends/pulp_cluster_frontend/src/pulp_cluster_frontend.sv \
+        ../deps/pulp_cluster/rtl/dmac_wrap.sv \
+		../deps/axi2mem/src/axi_to_mem_interleaved.sv \
+        ../deps/pulp_cluster/rtl/nhi_port_wrap.sv \
+        ../deps/event_unit_flex/message_bus.sv \
+        ../deps/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv \
+        ../deps/pulp_cluster/rtl/cluster_timer_wrap.sv \
+        ../deps/timer_unit/rtl/timer_unit_counter_presc.sv \
+        ../deps/timer_unit/rtl/timer_unit_counter.sv \
+        ../deps/timer_unit/rtl/timer_unit.sv \
+        ../deps/event_unit_flex/event_unit_interface_mux.sv \
+        ../deps/pulp_cluster/rtl/cluster_event_map.sv \
+        ../deps/event_unit_flex/interc_sw_evt_trig.sv \
+        ../deps/event_unit_flex/event_unit_core.sv \
+        ../deps/event_unit_flex/hw_barrier_unit.sv \
+        ../deps/event_unit_flex/hw_mutex_unit.sv \
+        ../deps/event_unit_flex/hw_dispatch.sv \
+        ../deps/event_unit_flex/event_unit_top.sv \
+        ../deps/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv \
+        ../deps/pulp_cluster/rtl/cluster_peripherals.sv \
+        ../src/pkt_scheduler/cluster_rb.sv \
+        ../src/pkt_scheduler/cluster_scheduler.sv \
+        ../src/cmds/cluster_cmd.sv \
+        ../deps/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv \
+        ../deps/riscv/verilator-model/cluster_clock_gating.sv \
+        ../deps/riscv/riscv_L0_buffer.sv \
+        ../deps/riscv/riscv_prefetch_L0_buffer.sv \
+        ../deps/riscv/riscv_hwloop_controller.sv \
+        ../deps/riscv/riscv_compressed_decoder.sv \
+        ../deps/riscv/riscv_if_stage.sv \
+        ../deps/riscv/riscv_register_file.sv \
+        ../deps/riscv/riscv_decoder.sv \
+        ../deps/riscv/riscv_controller.sv \
+        ../deps/riscv/riscv_int_controller.sv \
+        ../deps/riscv/riscv_hwloop_regs.sv \
+        ../deps/riscv/riscv_id_stage.sv \
+        ../deps/riscv/riscv_popcnt.sv \
+        ../deps/riscv/riscv_ff_one.sv \
+        ../deps/riscv/riscv_alu_div.sv \
+        ../deps/riscv/riscv_alu.sv \
+        ../deps/riscv/riscv_mult.sv \
+        ../deps/riscv/riscv_apu_disp.sv \
+        ../deps/riscv/riscv_ex_stage.sv \
+        ../deps/riscv/riscv_load_store_unit.sv \
+        ../deps/riscv/riscv_cs_registers.sv \
+        ../deps/riscv/riscv_pmp.sv \
+        ../deps/riscv/include/riscv_tracer_defines.sv \
+        ../deps/riscv/riscv_tracer.sv \
+        ../deps/riscv/riscv_core.sv \
+        ../deps/common_cells/src/deprecated/generic_fifo.sv \
+        ../deps/pulp_cluster/rtl/periph_FIFO.sv \
+        ../deps/pulp_cluster/rtl/core_demux.sv \
+        ../deps/riscv/riscv_store_buffer.sv \
+        ../deps/pulp_cluster/rtl/periph_demux.sv \
+        ../deps/pulp_cluster/rtl/inter_core_fifo.sv \
+        ../deps/pulp_cluster/rtl/virtual_stdout_demux.sv \
+        ../deps/pulp_cluster/rtl/core_region.sv \
+        ../src/pkt_scheduler/hpu_driver.sv \
+        ../deps/common_cells/src/deprecated/generic_LFSR_8bit.sv \
+        ../deps/common_cells/src/onehot_to_bin.sv \
+        ../deps/icache_mp_128_pf/RTL/icache_bank_mp_128.sv \
+        ../deps/scm/latch_scm/register_file_1w_multi_port_read.sv \
+        ../deps/icache-intc/Req_Arb_Node_icache_intc.sv \
+        ../deps/icache-intc/DistributedArbitrationNetwork_Req_icache_intc.sv \
+        ../deps/icache-intc/RoutingBlock_Req_icache_intc.sv \
+        ../deps/icache-intc/DistributedArbitrationNetwork_Resp_icache_intc.sv \
+        ../deps/icache-intc/RoutingBlock_Resp_icache_intc.sv \
+        ../deps/icache-intc/icache_intc.sv \
+        ../deps/icache_mp_128_pf/RTL/pf_miss_mux.sv \
+        ../deps/icache_mp_128_pf/RTL/merge_refill_cam_128_16.sv \
+        ../deps/icache_mp_128_pf/RTL/central_controller_128.sv \
+        ../deps/icache_mp_128_pf/RTL/cache_controller_to_axi_128_PF.sv \
+        ../deps/icache_mp_128_pf/RTL/icache_bank_mp_PF.sv \
+        ../deps/icache_mp_128_pf/RTL/prefetcher_if.sv \
+        ../deps/icache_mp_128_pf/RTL/icache_top_mp_128_PF.sv \
+        ../deps/axi/src/axi_cut.sv \
+        ../deps/axi_slice_dc/src/dc_token_ring.v \
+        ../deps/axi_slice_dc/src/dc_synchronizer.v \
+        ../deps/axi_slice_dc/src/dc_token_ring_fifo_dout.v \
+        ../deps/common_cells/src/edge_propagator_tx.sv \
+        ../deps/pulp_cluster/rtl/pulp_cluster.sv \
+        ../src/pulp_cluster_ooc.sv \
+        ../src/memories/prog_mem.sv \
+        ../deps/axi/src/axi_dw_upsizer.sv \
+        ../deps/axi/src/axi_dw_converter.sv \
+        ../src/interconnects/pe_noc.sv \
+        ../src/interconnects/dma_noc.sv \
+        ../src/interconnects/cluster_noc.sv \
+        ../src/interconnects/l2_xbar.sv \
+        ../deps/axi/src/axi_id_remap.sv \
+        ../src/interconnects/nhi_xbar.sv \
+        ../deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv \
+        ../deps/axi_riscv_atomics/src/axi_riscv_amos.sv \
+        ../deps/common_cells/src/id_queue.sv \
+        ../deps/common_cells/src/stream_filter.sv \
+        ../deps/common_cells/src/stream_arbiter_flushable.sv \
+        ../deps/common_cells/src/stream_arbiter.sv \
+        ../deps/axi_riscv_atomics/src/axi_res_tbl.sv \
+        ../deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv \
+        ../deps/axi_riscv_atomics/src/axi_riscv_atomics.sv \
+        ../deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv \
+        ../deps/apb/src/apb_intf.sv \
+        ../deps/axi2apb/src/axi2apb_64_32.sv \
+        ../deps/axi2apb/src/axi2apb_wrap.sv \
+        ../src/apb/apb_bus.sv \
+        ../src/apb/apb_bus_wrap.sv \
+        ../src/apb/apb_stdout.sv \
+        ../src/apb/apb_ro_regs.sv \
+        ../src/apb/apb_rw_regs.sv \
+        ../src/soc_ctrl_regs.sv \
+        ../src/soc_peripherals.sv \
+		../deps/axi/src/axi_dw_downsizer.sv \
+		../src/host_direct.sv \
+ 		../src/host_mst_mux.sv \
+        ../src/pspin.sv \
+        ../src/pspin_verilator.sv \
+
+.PHONY: archive
+
+lib/libpspin_debug.so:
+	$(VERILATOR_CC) $(VFLAGS_DEBUG) $(SV_INC) -cc $(SV_SRCS) --top-module $(TOP_MODULE) --build $(SIM_LIB_SRCS) -o pspin
+	@mkdir -p lib/
+	$(CXX) $(LIB_DEBUG_FLAGS) -o lib/libpspin_debug.so $(SIM_LIB_SRCS) obj_dir_debug/Vpspin_verilator__ALL.a $(VERILATOR_HOME)/include/verilated.cpp $(VERILATOR_HOME)/include/verilated_vcd_c.cpp
+
+lib/libpspin.so:
+	$(VERILATOR_CC) $(VFLAGS_RELEASE) $(SV_INC) -cc $(SV_SRCS) --top-module $(TOP_MODULE) --build $(SIM_LIB_SRCS) -o pspin
+	@mkdir -p lib/
+	$(CXX) $(LIB_RELEASE_FLAGS) -o lib/libpspin.so $(SIM_LIB_SRCS) obj_dir_release/Vpspin_verilator__ALL.a $(VERILATOR_HOME)/include/verilated.cpp 
+
+release: lib/libpspin.so
+	@mkdir -p bin/
+	$(CC) $(EXE_RELEASE_FLAGS) $(SIM_EXE_SRCS) -Llib/ -lpspin -o bin/pspin_release
+
+debug: lib/libpspin_debug.so 
+	@mkdir -p bin/
+	$(CC) $(EXE_DEBUG_FLAGS) $(SIM_EXE_SRCS) -Llib/ -lpspin_debug -o bin/pspin_debug
+
+build-debug: debug
+	@mkdir -p verilator/
+	@mkdir -p verilator/bin/
+	cp start_sim.sh verilator/
+	cp bin/pspin_debug verilator/bin/
+	cp -r lib/ verilator/
+
+build-release: release
+	@mkdir -p verilator/
+	@mkdir -p verilator/bin/
+	cp start_sim.sh verilator/
+	cp bin/pspin_release verilator/bin/
+	cp -r lib/ verilator/
+
+
+clean:
+	@rm -rf obj_dir_debug/ obj_dir_release/ bin/pspin bin/pspin_debug lib/libpspin.so lib/libpspin_debug.so > /dev/null 2> /dev/null
+
+pack:
+	mkdir -p pspin-v${PSPIN_VERSION}/sim_files/slm_files/
+	mkdir -p pspin-v${PSPIN_VERSION}/verilator_model/bin/
+	mkdir -p pspin-v${PSPIN_VERSION}/verilator_model/lib/
+	cp bin/pspin* pspin-v${PSPIN_VERSION}/verilator_model/bin/
+	cp lib/lib* pspin-v${PSPIN_VERSION}/verilator_model/lib/
+	cp -r include pspin-v${PSPIN_VERSION}/verilator_model/
+	cp start_sim.sh pspin-v${PSPIN_VERSION}/verilator_model/
+	tar -czvf pspin-v${PSPIN_VERSION}.tar.gz pspin-v${PSPIN_VERSION}/
+
+.PHONY: lib/libpspin.so lib/libpspin_debug.so clean pack
diff --git a/hw/verilator_model/include/pspinsim.h b/hw/verilator_model/include/pspinsim.h
new file mode 100644
index 0000000..472d86d
--- /dev/null
+++ b/hw/verilator_model/include/pspinsim.h
@@ -0,0 +1,87 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#ifndef __PSPINSIM_H__
+#define __PSPINSIM_H__
+
+#include "spin.h"
+
+#ifdef __cplusplus
+extern "C" {  
+#endif  
+
+typedef struct ni_conf
+{
+    uint32_t axi_aw_buffer;
+    uint32_t axi_w_buffer;
+    uint32_t axi_b_buffer;
+} ni_conf_t;
+
+typedef struct no_conf
+{
+    uint32_t axi_ar_buffer;
+    uint32_t axi_r_buffer;
+    double   network_G;
+    uint32_t max_pkt_size;
+    uint32_t max_network_queue_len;
+} no_conf_t;
+
+typedef struct pcie_slv_conf
+{
+    uint32_t axi_aw_buffer;
+    uint32_t axi_w_buffer;
+    uint32_t axi_ar_buffer;
+    uint32_t axi_b_buffer;
+    uint32_t axi_r_buffer;
+    uint32_t pcie_L;
+    double   pcie_G;
+} pcie_slv_conf_t;
+
+typedef struct pspin_conf {
+    char *slm_files_path;
+    ni_conf_t ni_conf;
+    no_conf_t no_conf;
+    pcie_slv_conf_t pcie_slv_conf;
+} pspin_conf_t;
+
+typedef void (*pkt_out_cb_t)(uint8_t*, size_t);
+typedef void (*pkt_feedback_cb_t)(uint64_t, uint64_t, uint64_t, uint64_t);
+typedef void (*pcie_slv_write_cb_t)(uint64_t, uint8_t*, size_t);
+typedef void (*pcie_slv_read_cb_t)(uint64_t, uint8_t*, size_t);
+typedef void (*pcie_mst_write_cb_t)(void*);
+typedef void (*pcie_mst_read_cb_t)(void*);
+
+int pspinsim_default_conf(pspin_conf_t *conf);
+
+int pspinsim_init(int argc, char **argv, pspin_conf_t *conf);
+int pspinsim_run();
+int pspinsim_run_tick(uint8_t *done_flag);
+int pspinsim_fini();
+
+int pspinsim_packet_trace_read(const char* pkt_file_path, const char* data_file_path);
+int pspinsim_packet_add(spin_ec_t* ec, uint32_t msgid, uint8_t* pkt_data, size_t pkt_len, size_t pkt_l1_len, uint8_t eom, uint32_t wait_cycles, uint64_t user_ptr);
+int pspinsim_packet_eos();
+
+int pspinsim_cb_set_pkt_out(pkt_out_cb_t cb);
+int pspinsim_cb_set_pcie_slv_write(pcie_slv_write_cb_t cb);
+int pspinsim_cb_set_pcie_slv_read(pcie_slv_read_cb_t cb);
+int pspinsim_cb_set_pcie_mst_write_completion(pcie_mst_write_cb_t cb);
+int pspinsim_cb_set_pcie_mst_read_completion(pcie_mst_read_cb_t cb);
+int pspinsim_cb_set_pkt_feedback(pkt_feedback_cb_t cb);
+
+#ifdef __cplusplus  
+} // extern "C"  
+#endif
+
+#endif /* __PSPINSIM_H__ */
diff --git a/hw/verilator_model/include/spin.h b/hw/verilator_model/include/spin.h
new file mode 100644
index 0000000..6704992
--- /dev/null
+++ b/hw/verilator_model/include/spin.h
@@ -0,0 +1,72 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#ifndef __SPIN_H__
+#define __SPIN_H__
+
+#include <stdlib.h>
+#include <stdint.h>
+
+#include "spin_hw_conf.h"
+
+#define SPIN_SUCCESS 0
+#define SPIN_ERR 1
+
+#ifdef __cplusplus
+extern "C" {  
+#endif  
+
+typedef uint32_t mem_addr_t;
+typedef uint32_t mem_size_t;
+typedef uint64_t host_addr_t;
+
+typedef struct spin_ec 
+{
+    //handler memory
+    mem_addr_t handler_mem_addr;
+    mem_size_t handler_mem_size;
+
+    //host memory
+    host_addr_t host_mem_addr;
+    mem_size_t host_mem_size;
+
+    //header handler
+    mem_addr_t hh_addr;
+    mem_size_t hh_size;
+
+    //payload handler
+    mem_addr_t ph_addr;
+    mem_size_t ph_size;
+
+    //completion (aka tail) handler
+    mem_addr_t th_addr;
+    mem_size_t th_size;
+
+    //L1 scratchpads
+    mem_addr_t scratchpad_addr[NUM_CLUSTERS];
+    mem_size_t scratchpad_size[NUM_CLUSTERS];
+
+} __attribute__((__packed__)) spin_ec_t;
+
+typedef uint32_t spin_nic_addr_t;
+
+int spin_nicmem_write(spin_nic_addr_t addr, void *data, size_t size, void* user_ptr);
+int spin_nicmem_read(spin_nic_addr_t addr, void *data, size_t size, void* user_ptr);
+int spin_find_handler_by_name(char *binfile, char* handler_name, spin_nic_addr_t *handler_addr, size_t *handler_size);
+
+#ifdef __cplusplus  
+} // extern "C"  
+#endif
+
+#endif /* __SPIN_H__ */
\ No newline at end of file
diff --git a/hw/verilator_model/include/spin_hw_conf.h b/hw/verilator_model/include/spin_hw_conf.h
new file mode 100644
index 0000000..597a907
--- /dev/null
+++ b/hw/verilator_model/include/spin_hw_conf.h
@@ -0,0 +1,41 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+// WARNING: this has to match pspin_cfg_pkg.sv !!!
+#define NUM_CLUSTERS 4
+#define NUM_CORES 8
+#define C_MSGID_WIDTH 10
+#define PCIE_START_ADDR 0x1000000000000000
+
+// 1 MiB
+#define L1_CLUSTER_ACTUAL_MEM_SIZE 0x00100000
+
+// 1 KiB reserved at the beginning.
+#define L1_RUNTIME_OFFSET 0x00000400
+
+// 16 KiB
+#define L1_RUNTIME_SIZE 0x00004000
+
+#define L1_PKT_BUFF_OFFSET (L1_RUNTIME_OFFSET + L1_RUNTIME_SIZE)
+
+// 32 KiB
+#define L1_PKT_BUFF_SIZE 0x00008000
+
+#define L2_PKT_BUFF_START 0x1c400000
+#define L2_PKT_BUFF_SIZE 4 * 1024 * 1024
+
+#define L1_SCRATCHPAD_OFFSET (L1_PKT_BUFF_OFFSET + L1_PKT_BUFF_SIZE)
+#define L1_SCRATCHPAD_SIZE (L1_CLUSTER_ACTUAL_MEM_SIZE - L1_PKT_BUFF_OFFSET)
diff --git a/hw/verilator_model/src/AXIDriver.hpp b/hw/verilator_model/src/AXIDriver.hpp
new file mode 100644
index 0000000..bf4b373
--- /dev/null
+++ b/hw/verilator_model/src/AXIDriver.hpp
@@ -0,0 +1,247 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include <functional>
+
+#include "AXIPort.hpp"
+
+namespace PsPIN
+{
+    template <typename AXIPortType>
+    class AXIDriver
+    {
+        typedef typename AXIPortType::axi_addr_t axi_addr_t;
+        typedef typename AXIPortType::axi_strb_t axi_strb_t;
+        typedef typename AXIPortType::axi_prot_t axi_prot_t;
+        typedef typename AXIPortType::axi_region_t axi_region_t;
+        typedef typename AXIPortType::axi_len_t axi_len_t;
+        typedef typename AXIPortType::axi_size_t axi_size_t;
+        typedef typename AXIPortType::axi_burst_t axi_burst_t;
+        typedef typename AXIPortType::axi_lock_t axi_lock_t;
+        typedef typename AXIPortType::axi_atop_t axi_atop_t;
+        typedef typename AXIPortType::axi_cache_t axi_cache_t;
+        typedef typename AXIPortType::axi_qos_t axi_qos_t;
+        typedef typename AXIPortType::axi_id_t axi_id_t;
+        typedef typename AXIPortType::axi_user_t axi_user_t;
+
+    protected:
+        typedef struct axi_ax_beat
+        {
+            axi_id_t ax_id;
+            axi_addr_t ax_addr;
+            axi_len_t ax_len;
+            axi_size_t ax_size;
+            axi_burst_t ax_burst;
+            axi_lock_t ax_lock;
+            axi_cache_t ax_cache;
+            axi_prot_t ax_prot;
+            axi_qos_t ax_qos;
+            axi_region_t ax_region;
+            axi_atop_t ax_atop; // Only defined on the AW channel.
+            axi_user_t ax_user;
+
+            uint32_t offset; //bytes already received
+        } axi_ax_beat_t;
+
+        typedef struct axi_w_beat
+        {
+            uint8_t w_data[AXI_SW];
+            axi_strb_t w_strb;
+            axi_user_t w_user;
+            uint8_t w_last;
+        } axi_w_beat_t;
+
+        typedef struct axi_b_beat
+        {
+            uint8_t b_resp;
+            axi_id_t b_id;
+            axi_user_t b_user;
+        } axi_b_beat_t;
+
+        typedef struct axi_r_beat
+        {
+            uint8_t r_resp;
+            uint8_t r_last;
+            axi_id_t r_id;
+            axi_user_t r_user;
+            uint8_t r_data[AXI_SW];
+        } axi_r_beat_t;
+
+        typedef struct axi_b_queue_entry
+        {
+            uint32_t n_bursts;
+            void *b_callback_arg;
+        } axi_b_queue_entry_t;
+
+        typedef struct axi_r_queue_entry
+        {
+            uint32_t data_left;
+            uint32_t n_bursts;
+            void *r_callback_arg;
+        } axi_r_queue_entry_t;
+
+        typedef struct beat_and_size
+        {
+            axi_ax_beat_t beat;
+            uint32_t n_bytes;
+        } beat_and_size_t;
+
+    public:
+        AXIDriver<AXIPortType>(AXIPortType &port) : port(port)
+        {
+            *port.aw_valid = 0;
+            *port.w_valid = 0;
+            *port.b_ready = 0;
+            *port.ar_valid = 0;
+            *port.r_ready = 0;
+        }
+
+        virtual void posedge() = 0;
+        virtual void negedge() = 0;
+
+    protected:
+        AXIPortType &port;
+
+    protected:
+        uint32_t axi_num_bytes(axi_size_t size)
+        {
+            return 1 << size;
+        }
+
+        axi_addr_t axi_aligned_address(axi_addr_t addr, axi_size_t size)
+        {
+            return (addr / axi_num_bytes(size)) * axi_num_bytes(size);
+        }
+
+        axi_addr_t beat_addr(axi_ax_beat_t ax, uint32_t i_beat)
+        {
+            if (i_beat == 0)
+                return ax.ax_addr;
+            else
+                return axi_aligned_address(ax.ax_addr, ax.ax_size) + i_beat * (1 << ax.ax_size);
+        }
+
+        uint32_t beat_lower_byte(axi_ax_beat_t ax, uint32_t i_beat)
+        {
+            axi_addr_t addr = beat_addr(ax, i_beat);
+            return addr - (addr / AXI_SW) * AXI_SW;
+        }
+
+        uint32_t beat_upper_byte(axi_ax_beat_t ax, uint32_t i_beat, uint32_t n_bytes)
+        {
+            if (i_beat == 0)
+            {
+                return axi_aligned_address(ax.ax_addr, ax.ax_size) + (1 << ax.ax_size) - (ax.ax_addr / AXI_SW) * AXI_SW;
+            }
+            else if (i_beat == ax.ax_len)
+            {
+                return n_bytes - (AXI_SW - beat_lower_byte(ax, 0)) - (ax.ax_len - 1) * AXI_SW;
+            }
+            else
+            {
+                return beat_lower_byte(ax, i_beat) + (1 << ax.ax_size);
+            }
+        }
+
+        uint64_t page_num(axi_addr_t addr)
+        {
+            return addr >> 12;
+        }
+
+        void create_ax_beats(axi_addr_t addr, uint32_t n_bytes, std::queue<beat_and_size_t> &ax_beats)
+        {
+            uint64_t n_beats;
+            uint32_t bytes_in_first_beat, bytes_in_last_beat;
+            size_t ax_size;
+
+            // Iteratively create Ax beats until all bytes have been transferred.
+            while (n_bytes > 0)
+            {
+                axi_ax_beat_t ax_beat;
+                uint32_t bytes_in_burst;
+
+                memset(&ax_beat, 0, sizeof(axi_ax_beat_t));
+
+                ax_beat.ax_addr = addr;
+                ax_beat.ax_burst = AXI_BURST_INCR;
+
+                // Determine size of each beat.
+                if (n_bytes > AXI_SW || (addr >> ((uint32_t)log2(AXI_SW))) != (addr + n_bytes - 1) >> ((uint32_t)log2(AXI_SW)))
+                {
+                    // If the number of bytes exceeds the data bus width or the first byte is not on the same
+                    // AXI line as the last byte, we have to write multiple beats.  In this case, the burst must
+                    // use the full data bus.
+                    ax_beat.ax_size = log2(AXI_SW);
+                }
+                else
+                {
+                    // If the number of bytes is less or equal to the data bus width, a single beat is
+                    // sufficient.  The size of the beat depends on the address, which determines the lower byte
+                    // lane; all bytes must fit into the beat.
+                    // The smallest possible value is the number of bytes to be transferred.
+                    ax_beat.ax_size = log2(n_bytes);
+                    // If the resulting upper byte lane is not high enough to accommodate all bytes, increment
+                    // the size.
+                    while (beat_upper_byte(ax_beat, 0, n_bytes) - beat_lower_byte(ax_beat, 0) < n_bytes)
+                    {
+                        assert(ax_beat.ax_size < log2(AXI_SW));
+                        ax_beat.ax_size++;
+                    }
+                }
+
+                // Calculate bytes per beat and total number of beats.
+                bytes_in_first_beat = AXI_SW - (addr % AXI_SW);
+                if (n_bytes <= bytes_in_first_beat)
+                {
+                    bytes_in_first_beat = n_bytes;
+                    n_beats = 1;
+                }
+                else
+                {
+                    n_beats = 1 + ceil(((double)(n_bytes - bytes_in_first_beat)) / AXI_SW);
+                    bytes_in_last_beat = n_bytes - bytes_in_first_beat - AXI_SW * (n_beats - 2);
+                }
+
+                if (page_num(addr) != page_num(addr + n_bytes - 1))
+                {
+                    bytes_in_burst = 4096 - (addr & 0xFFF);
+                    create_ax_beats(addr, bytes_in_burst, ax_beats);
+                }
+                else
+                {
+                    beat_and_size_t bs;
+                    bytes_in_burst = bytes_in_first_beat;
+                    if (n_beats > 256)
+                    {
+                        n_beats = 256;
+                        bytes_in_last_beat = AXI_SW;
+                    }
+                    if (n_beats > 1)
+                    {
+                        bytes_in_burst += (n_beats - 2) * AXI_SW + bytes_in_last_beat;
+                    }
+                    ax_beat.ax_len = n_beats - 1;
+                    bs.beat = ax_beat;
+                    bs.n_bytes = bytes_in_burst;
+                    ax_beats.push(bs);
+                }
+                addr += bytes_in_burst;
+                n_bytes -= bytes_in_burst;
+            }
+        }
+    };
+
+} // namespace PsPIN
diff --git a/hw/verilator_model/src/AXIMaster.hpp b/hw/verilator_model/src/AXIMaster.hpp
new file mode 100644
index 0000000..5a01554
--- /dev/null
+++ b/hw/verilator_model/src/AXIMaster.hpp
@@ -0,0 +1,492 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIDriver.hpp"
+
+namespace PsPIN
+{
+
+    template <typename AXIPortType>
+    class AXIMaster : public AXIDriver<AXIPortType>
+    {
+        using typename AXIDriver<AXIPortType>::axi_ax_beat_t;
+        using typename AXIDriver<AXIPortType>::axi_w_beat_t;
+        using typename AXIDriver<AXIPortType>::axi_b_queue_entry_t;
+        using typename AXIDriver<AXIPortType>::axi_r_queue_entry_t;
+        using typename AXIDriver<AXIPortType>::beat_and_size_t;
+
+        typedef typename AXIPortType::axi_addr_t axi_addr_t;
+
+        using AXIDriver<AXIPortType>::port;
+        using AXIDriver<AXIPortType>::create_ax_beats;
+        using AXIDriver<AXIPortType>::beat_lower_byte;
+        using AXIDriver<AXIPortType>::beat_upper_byte;
+
+    private:
+        typedef struct axi_r_buffered 
+        {
+            uint32_t data_length;
+            uint8_t data[AXI_SW];
+            bool is_last;
+        } axi_r_buffered_t;
+
+    private:
+        std::queue<axi_ax_beat_t> aw_queue;
+        std::queue<axi_w_beat_t> w_queue;
+        std::queue<axi_r_buffered_t> r_queue;
+
+        // a bit more high level. Takes into account that a write can be composed
+        // by multiple AW beats. Same for reads.
+        std::queue<axi_b_queue_entry_t> write_queue;
+        std::queue<axi_r_queue_entry_t> read_queue;
+
+
+        std::queue<axi_ax_beat_t> ar_queue;
+        std::queue<bool> b_queue;
+
+        std::queue<axi_ax_beat_t> aw_pending_queue;
+        std::queue<axi_ax_beat_t> ar_pending_queue;
+        std::queue<axi_w_beat_t> w_pending_queue;
+
+        bool aw_wait;
+        bool ar_wait;
+        bool w_wait;
+
+        uint32_t aw_beats_buffer_size;
+        uint32_t w_beats_buffer_size;
+        uint32_t b_beats_buffer_size;
+        uint32_t ar_beats_buffer_size;
+        uint32_t r_beats_buffer_size;
+
+    public:
+
+        bool has_aw_beat() 
+        {
+            return !aw_pending_queue.empty();
+        }
+
+        bool can_send_aw_beat()
+        {
+            return aw_beats_buffer_size == 0 || aw_queue.size() < aw_beats_buffer_size;
+        }
+
+        void send_aw_beat()
+        {
+            assert(!aw_pending_queue.empty() && can_send_aw_beat());
+            axi_ax_beat_t &aw = aw_pending_queue.front();
+            aw_queue.push(aw);
+            aw_pending_queue.pop();
+        }
+
+        bool has_ar_beat()
+        {
+            return !ar_pending_queue.empty();
+        }
+
+        bool can_send_ar_beat()
+        {
+            return ar_beats_buffer_size == 0 || ar_queue.size() < ar_beats_buffer_size;
+        }
+
+        void send_ar_beat()
+        {
+            assert(!ar_pending_queue.empty() && can_send_ar_beat());
+            axi_ax_beat_t &ar = ar_pending_queue.front();
+            ar_queue.push(ar);
+            ar_pending_queue.pop();
+        }
+
+        bool has_w_beat() 
+        {
+            return !w_pending_queue.empty();
+        }
+
+        bool can_send_w_beat()
+        {
+            return w_beats_buffer_size == 0 || w_queue.size() < w_beats_buffer_size;
+        }
+
+        void send_w_beat()
+        {
+            assert(!w_pending_queue.empty() && can_send_w_beat());
+            axi_w_beat_t &w = w_pending_queue.front();
+            w_queue.push(w);
+            w_pending_queue.pop();
+        }
+
+        bool has_r_beat()
+        {
+            return !r_queue.empty();
+        }
+
+        bool consume_r_beat(uint8_t *data, uint32_t &data_length)
+        {
+            assert(has_r_beat());
+            axi_r_buffered_t r = r_queue.front();
+            data_length = std::min(data_length, r.data_length);
+            if (data!=NULL) {
+                memcpy(data, &(r.data[0]), data_length);
+            }
+            bool read_complete = r.is_last;
+            r_queue.pop();
+            return read_complete;
+        }
+
+        bool has_b_beat() 
+        {
+            return !b_queue.empty();
+        }
+
+        bool consume_b_beat()
+        {
+            bool res = b_queue.front();
+            b_queue.pop();
+            return res;
+        }
+
+        void set_aw_buffer(uint32_t aw_buffer_size)
+        {
+            aw_beats_buffer_size = aw_buffer_size;
+        }
+
+        void set_ar_buffer(uint32_t ar_buffer_size)
+        {
+            ar_beats_buffer_size = ar_buffer_size;
+        }
+
+        void set_w_buffer(uint32_t w_buffer_size)
+        {
+            w_beats_buffer_size = w_buffer_size;
+        }
+
+        void set_r_buffer(uint32_t r_buffer_size)
+        {
+            r_beats_buffer_size = r_buffer_size;
+        }
+
+        void set_b_buffer(uint32_t b_buffer_size)
+        {
+            b_beats_buffer_size = b_buffer_size;
+        }
+
+    public:
+        AXIMaster(AXIPortType &port) : AXIDriver<AXIPortType>(port)
+        {
+            *port.aw_valid = 0;
+            *port.aw_valid = 0;
+            *port.w_valid = 0;
+
+            *port.b_ready = 0;
+            *port.r_ready = 0;
+
+            aw_wait = false;
+            ar_wait = false;
+            w_wait = false;
+
+            aw_beats_buffer_size = 0;
+            ar_beats_buffer_size = 0;
+            w_beats_buffer_size = 0;
+            r_beats_buffer_size = 0;
+            b_beats_buffer_size = 0;
+        }
+
+        void posedge()
+        {
+            aw_posedge();
+            ar_posedge();
+            w_posedge();
+            b_posedge();
+            r_posedge();
+        }
+
+        void negedge()
+        {
+            aw_negedge();
+            ar_negedge();
+            w_negedge();
+            b_negedge();
+            r_negedge();
+        }
+
+    public: /* interface */
+        void write(axi_addr_t addr, uint8_t *data, uint32_t n_bytes, uint32_t offset)
+        {
+            // Create and send AW.
+            uint32_t bytes_written = 0;
+            axi_b_queue_entry_t write_queue_entry;
+
+            std::queue<beat_and_size_t> aw_beats;
+            create_ax_beats(addr, n_bytes, aw_beats);
+
+            write_queue_entry.n_bursts = aw_beats.size();
+            write_queue.push(write_queue_entry);
+
+            //printf("Write: #aw: %u\n", aw_beats.size());
+            uint32_t aw_cnt = 0;
+            while (aw_beats.size() != 0)
+            {
+                uint32_t burst_bytes_written = 0;
+                beat_and_size_t bs = aw_beats.front();
+                aw_beats.pop();
+                axi_ax_beat_t aw_beat = bs.beat;
+                aw_pending_queue.push(aw_beat);
+
+                aw_cnt++;
+                //printf("Write: #w (aw_cnt: %u): %u; bytes_written: %u\n", aw_cnt, aw_beat.ax_len, bytes_written);
+                
+                // Send W beats filled with data from the `data` array.
+                for (uint32_t i_beat = 0; i_beat <= aw_beat.ax_len; i_beat++)
+                {
+                    uint32_t lower_byte = beat_lower_byte(aw_beat, i_beat);
+                    uint32_t upper_byte = beat_upper_byte(aw_beat, i_beat, bs.n_bytes);
+
+                    axi_w_beat_t w_beat;
+                    memset(&w_beat, 0, sizeof(axi_w_beat_t));
+
+                    uint32_t beat_size = std::min(upper_byte - lower_byte, bs.n_bytes);
+
+                    //printf("lb: %u; ub: %u; ub-lb: %u; bs.n_bytes: %u\n", lower_byte, upper_byte, upper_byte - lower_byte, bs.n_bytes);
+
+                    memcpy(w_beat.w_data + lower_byte, data + offset + bytes_written + burst_bytes_written, beat_size);
+
+                    for (uint32_t i_byte = lower_byte; i_byte < upper_byte && burst_bytes_written < bs.n_bytes; i_byte++)
+                    {
+                        w_beat.w_strb = w_beat.w_strb | ((1ul << (AXI_SW-1)) >> (AXI_SW - i_byte - 1));
+                        //printf("%% i_byte: %u; w_strb: 0x%lx\n", i_byte, w_beat.w_strb);
+                    }
+                    if (i_beat == aw_beat.ax_len)
+                    {
+                        w_beat.w_last = 1;
+                    }
+
+                    w_pending_queue.push(w_beat);
+                    burst_bytes_written += beat_size;
+                }
+                bytes_written += burst_bytes_written;
+            }
+            if (bytes_written != n_bytes)
+            {
+                printf("ERROR: bytes_written: %u; n_bytes: %u\n", bytes_written, n_bytes);
+                assert(bytes_written == n_bytes);
+            }
+        }
+
+        void read(axi_addr_t addr, uint32_t n_bytes)
+        {
+            axi_r_queue_entry_t read_queue_entry;
+            std::queue<beat_and_size_t> ar_beats;
+
+            create_ax_beats(addr, n_bytes, ar_beats);
+            read_queue_entry.n_bursts = ar_beats.size();
+            read_queue_entry.data_left = n_bytes;
+            read_queue.push(read_queue_entry);
+
+            while (ar_beats.size() != 0)
+            {
+                beat_and_size_t &bs = ar_beats.front();
+                ar_beats.pop();
+                axi_ax_beat_t ar_beat = bs.beat;
+                ar_pending_queue.push(ar_beat);
+            }
+        }
+
+    private:
+        void aw_posedge()
+        {
+            if (aw_wait)
+            {
+                return;
+            }
+
+            *port.aw_valid = 0;
+
+            if (aw_queue.empty())
+            {
+                return;
+            }
+
+            // send next AW beat
+            axi_ax_beat_t &aw_beat = aw_queue.front();
+
+            *port.aw_addr = aw_beat.ax_addr;
+            *port.aw_prot = aw_beat.ax_prot;
+            *port.aw_region = aw_beat.ax_region;
+            *port.aw_len = aw_beat.ax_len;
+            *port.aw_size = aw_beat.ax_size;
+            *port.aw_burst = aw_beat.ax_burst;
+            *port.aw_lock = aw_beat.ax_lock;
+            *port.aw_atop = aw_beat.ax_atop;
+            *port.aw_cache = aw_beat.ax_cache;
+            *port.aw_qos = aw_beat.ax_qos;
+            *port.aw_id = aw_beat.ax_id;
+            *port.aw_user = aw_beat.ax_user;
+
+            *port.aw_valid = 1;
+            aw_queue.pop();
+        }
+
+        void aw_negedge()
+        {
+            //AW_READY can be function of AW_VALID, so let's see if we have it set already
+            aw_wait = false;
+            if (*port.aw_valid && !(*port.aw_ready))
+            {
+                aw_wait = true;
+            }
+        }
+
+        void ar_posedge()
+        {
+            if (ar_wait)
+            {
+                return;
+            }
+
+            *port.ar_valid = 0;
+
+            if (ar_queue.empty())
+            {
+                return;
+            }
+
+            // send next AR beat
+            axi_ax_beat_t &ar_beat = ar_queue.front();
+
+            *port.ar_addr = ar_beat.ax_addr;
+            *port.ar_prot = ar_beat.ax_prot;
+            *port.ar_region = ar_beat.ax_region;
+            *port.ar_len = ar_beat.ax_len;
+            *port.ar_size = ar_beat.ax_size;
+            *port.ar_burst = ar_beat.ax_burst;
+            *port.ar_lock = ar_beat.ax_lock;
+            *port.ar_cache = ar_beat.ax_cache;
+            *port.ar_qos = ar_beat.ax_qos;
+            *port.ar_id = ar_beat.ax_id;
+            *port.ar_user = ar_beat.ax_user;
+
+            *port.ar_valid = 1;
+            ar_queue.pop();
+        }
+
+        void ar_negedge()
+        {
+            //AR_READY can be function of AR_VALID, so let's see if we have it set already
+            ar_wait = false;
+            if (*port.ar_valid && !(*port.ar_ready))
+            {
+                ar_wait = true;
+            }
+        }
+
+        void w_posedge()
+        {
+            if (w_wait)
+            {
+                return;
+            }
+
+            *port.w_valid = 0;
+            *port.w_last = 0;
+
+            if (w_queue.empty())
+            {
+                return;
+            }
+
+            // send next W beat
+            axi_w_beat_t &w_beat = w_queue.front();
+
+            //copy data
+            memcpy(port.w_data, w_beat.w_data, AXI_SW);
+
+            *port.w_strb = w_beat.w_strb;
+            *port.w_user = w_beat.w_user;
+            *port.w_last = w_beat.w_last;
+
+            *port.w_valid = 1;
+            w_queue.pop();
+        }
+
+        void w_negedge()
+        {
+            //AW_READY can be function of AW_VALID, so let's see if we have it set already
+            w_wait = false;
+            if (*port.w_valid && !(*port.w_ready))
+            {
+                w_wait = true;
+            }
+        }
+
+        void b_posedge()
+        {
+            bool can_accept_b = b_beats_buffer_size == 0 || b_queue.size() < b_beats_buffer_size;
+
+            if (*port.b_valid && can_accept_b)
+            {
+                assert(!write_queue.empty());
+                axi_b_queue_entry_t &entry = write_queue.front();
+
+                entry.n_bursts--;
+                bool is_complete = entry.n_bursts == 0;
+
+                *port.b_ready = 1;
+                if (is_complete) {
+                    write_queue.pop();
+                }
+
+                b_queue.push(is_complete);
+            }
+        }
+
+        void b_negedge()
+        {
+            //nothing to do here
+        }
+
+        void r_posedge()
+        {
+            bool can_accept_r = r_beats_buffer_size == 0 || r_queue.size() < r_beats_buffer_size;
+
+            if (*port.r_valid && can_accept_r)
+            {
+                assert(!read_queue.empty());
+                axi_r_queue_entry_t &entry = read_queue.front();
+
+                uint32_t data_size = std::min((uint32_t)AXI_SW, entry.data_left);
+                uint32_t completed_burst = (*port.r_last == 1) ? 1 : 0;
+                
+                *port.r_ready = 1;
+
+                entry.n_bursts -= completed_burst;
+                entry.data_left -= data_size;
+                bool is_complete = entry.n_bursts == 0;
+                if (is_complete) read_queue.pop();
+
+                axi_r_buffered_t r_buff;
+                r_buff.data_length = data_size;
+                memcpy(r_buff.data, port.r_data, data_size);
+                r_buff.is_last = is_complete;
+                r_queue.push(r_buff);
+            }
+        }
+
+        void r_negedge()
+        {
+            //nothing to do here
+        }
+    };
+
+} // namespace PsPIN
\ No newline at end of file
diff --git a/hw/verilator_model/src/AXIPort.hpp b/hw/verilator_model/src/AXIPort.hpp
new file mode 100644
index 0000000..7042997
--- /dev/null
+++ b/hw/verilator_model/src/AXIPort.hpp
@@ -0,0 +1,218 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+#include <stdint.h>
+#include <queue>
+
+#define PASTER(x, y) x##_##y
+#define EVALUATOR(x, y) PASTER(x, y)
+#define NAME(fun) EVALUATOR(fun, VARIABLE)
+
+#define AXI_MASTER_PORT_ASSIGN(SRC, SRC_PREFIX, DST)                          \
+    {                                                                         \
+        (DST)->aw_addr = &((SRC)->EVALUATOR(SRC_PREFIX, aw_addr_i));          \
+        (DST)->aw_prot = &((SRC)->EVALUATOR(SRC_PREFIX, aw_prot_i));          \
+        (DST)->aw_region = &((SRC)->EVALUATOR(SRC_PREFIX, aw_region_i));      \
+        (DST)->aw_len = &((SRC)->EVALUATOR(SRC_PREFIX, aw_len_i));            \
+        (DST)->aw_size = &((SRC)->EVALUATOR(SRC_PREFIX, aw_size_i));          \
+        (DST)->aw_burst = &((SRC)->EVALUATOR(SRC_PREFIX, aw_burst_i));        \
+        (DST)->aw_lock = &((SRC)->EVALUATOR(SRC_PREFIX, aw_lock_i));          \
+        (DST)->aw_atop = &((SRC)->EVALUATOR(SRC_PREFIX, aw_atop_i));          \
+        (DST)->aw_cache = &((SRC)->EVALUATOR(SRC_PREFIX, aw_cache_i));        \
+        (DST)->aw_qos = &((SRC)->EVALUATOR(SRC_PREFIX, aw_qos_i));            \
+        (DST)->aw_id = &((SRC)->EVALUATOR(SRC_PREFIX, aw_id_i));              \
+        (DST)->aw_user = &((SRC)->EVALUATOR(SRC_PREFIX, aw_user_i));          \
+        (DST)->aw_valid = &((SRC)->EVALUATOR(SRC_PREFIX, aw_valid_i));        \
+        (DST)->aw_ready = &((SRC)->EVALUATOR(SRC_PREFIX, aw_ready_o));        \
+                                                                              \
+        (DST)->ar_addr = &((SRC)->EVALUATOR(SRC_PREFIX, ar_addr_i));          \
+        (DST)->ar_prot = &((SRC)->EVALUATOR(SRC_PREFIX, ar_prot_i));          \
+        (DST)->ar_region = &((SRC)->EVALUATOR(SRC_PREFIX, ar_region_i));      \
+        (DST)->ar_len = &((SRC)->EVALUATOR(SRC_PREFIX, ar_len_i));            \
+        (DST)->ar_size = &((SRC)->EVALUATOR(SRC_PREFIX, ar_size_i));          \
+        (DST)->ar_burst = &((SRC)->EVALUATOR(SRC_PREFIX, ar_burst_i));        \
+        (DST)->ar_lock = &((SRC)->EVALUATOR(SRC_PREFIX, ar_lock_i));          \
+        (DST)->ar_cache = &((SRC)->EVALUATOR(SRC_PREFIX, ar_cache_i));        \
+        (DST)->ar_qos = &((SRC)->EVALUATOR(SRC_PREFIX, ar_qos_i));            \
+        (DST)->ar_id = &((SRC)->EVALUATOR(SRC_PREFIX, ar_id_i));              \
+        (DST)->ar_user = &((SRC)->EVALUATOR(SRC_PREFIX, ar_user_i));          \
+        (DST)->ar_valid = &((SRC)->EVALUATOR(SRC_PREFIX, ar_valid_i));        \
+        (DST)->ar_ready = &((SRC)->EVALUATOR(SRC_PREFIX, ar_ready_o));        \
+                                                                              \
+        (DST)->w_data = (uint8_t *)&((SRC)->EVALUATOR(SRC_PREFIX, w_data_i)); \
+        (DST)->w_strb = &((SRC)->EVALUATOR(SRC_PREFIX, w_strb_i));            \
+        (DST)->w_user = &((SRC)->EVALUATOR(SRC_PREFIX, w_user_i));            \
+        (DST)->w_last = &((SRC)->EVALUATOR(SRC_PREFIX, w_last_i));            \
+        (DST)->w_valid = &((SRC)->EVALUATOR(SRC_PREFIX, w_valid_i));          \
+        (DST)->w_ready = &((SRC)->EVALUATOR(SRC_PREFIX, w_ready_o));          \
+                                                                              \
+        (DST)->r_data = (uint8_t *)&((SRC)->EVALUATOR(SRC_PREFIX, r_data_o)); \
+        (DST)->r_resp = &((SRC)->EVALUATOR(SRC_PREFIX, r_resp_o));            \
+        (DST)->r_last = &((SRC)->EVALUATOR(SRC_PREFIX, r_last_o));            \
+        (DST)->r_id = &((SRC)->EVALUATOR(SRC_PREFIX, r_id_o));                \
+        (DST)->r_user = &((SRC)->EVALUATOR(SRC_PREFIX, r_user_o));            \
+        (DST)->r_valid = &((SRC)->EVALUATOR(SRC_PREFIX, r_valid_o));          \
+        (DST)->r_ready = &((SRC)->EVALUATOR(SRC_PREFIX, r_ready_i));          \
+                                                                              \
+        (DST)->b_resp = &((SRC)->EVALUATOR(SRC_PREFIX, b_resp_o));            \
+        (DST)->b_id = &((SRC)->EVALUATOR(SRC_PREFIX, b_id_o));                \
+        (DST)->b_user = &((SRC)->EVALUATOR(SRC_PREFIX, b_user_o));            \
+        (DST)->b_valid = &((SRC)->EVALUATOR(SRC_PREFIX, b_valid_o));          \
+        (DST)->b_ready = &((SRC)->EVALUATOR(SRC_PREFIX, b_ready_i));          \
+    }
+
+
+#define AXI_SLAVE_PORT_ASSIGN(SRC, SRC_PREFIX, DST)                           \
+    {                                                                         \
+        (DST)->aw_addr = &((SRC)->EVALUATOR(SRC_PREFIX, aw_addr_o));          \
+        (DST)->aw_prot = &((SRC)->EVALUATOR(SRC_PREFIX, aw_prot_o));          \
+        (DST)->aw_region = &((SRC)->EVALUATOR(SRC_PREFIX, aw_region_o));      \
+        (DST)->aw_len = &((SRC)->EVALUATOR(SRC_PREFIX, aw_len_o));            \
+        (DST)->aw_size = &((SRC)->EVALUATOR(SRC_PREFIX, aw_size_o));          \
+        (DST)->aw_burst = &((SRC)->EVALUATOR(SRC_PREFIX, aw_burst_o));        \
+        (DST)->aw_lock = &((SRC)->EVALUATOR(SRC_PREFIX, aw_lock_o));          \
+        (DST)->aw_atop = &((SRC)->EVALUATOR(SRC_PREFIX, aw_atop_o));          \
+        (DST)->aw_cache = &((SRC)->EVALUATOR(SRC_PREFIX, aw_cache_o));        \
+        (DST)->aw_qos = &((SRC)->EVALUATOR(SRC_PREFIX, aw_qos_o));            \
+        (DST)->aw_id = &((SRC)->EVALUATOR(SRC_PREFIX, aw_id_o));              \
+        (DST)->aw_user = &((SRC)->EVALUATOR(SRC_PREFIX, aw_user_o));          \
+        (DST)->aw_valid = &((SRC)->EVALUATOR(SRC_PREFIX, aw_valid_o));        \
+        (DST)->aw_ready = &((SRC)->EVALUATOR(SRC_PREFIX, aw_ready_i));        \
+                                                                              \
+        (DST)->ar_addr = &((SRC)->EVALUATOR(SRC_PREFIX, ar_addr_o));          \
+        (DST)->ar_prot = &((SRC)->EVALUATOR(SRC_PREFIX, ar_prot_o));          \
+        (DST)->ar_region = &((SRC)->EVALUATOR(SRC_PREFIX, ar_region_o));      \
+        (DST)->ar_len = &((SRC)->EVALUATOR(SRC_PREFIX, ar_len_o));            \
+        (DST)->ar_size = &((SRC)->EVALUATOR(SRC_PREFIX, ar_size_o));          \
+        (DST)->ar_burst = &((SRC)->EVALUATOR(SRC_PREFIX, ar_burst_o));        \
+        (DST)->ar_lock = &((SRC)->EVALUATOR(SRC_PREFIX, ar_lock_o));          \
+        (DST)->ar_cache = &((SRC)->EVALUATOR(SRC_PREFIX, ar_cache_o));        \
+        (DST)->ar_qos = &((SRC)->EVALUATOR(SRC_PREFIX, ar_qos_o));            \
+        (DST)->ar_id = &((SRC)->EVALUATOR(SRC_PREFIX, ar_id_o));              \
+        (DST)->ar_user = &((SRC)->EVALUATOR(SRC_PREFIX, ar_user_o));          \
+        (DST)->ar_valid = &((SRC)->EVALUATOR(SRC_PREFIX, ar_valid_o));        \
+        (DST)->ar_ready = &((SRC)->EVALUATOR(SRC_PREFIX, ar_ready_i));        \
+                                                                              \
+        (DST)->w_data = (uint8_t *)&((SRC)->EVALUATOR(SRC_PREFIX, w_data_o)); \
+        (DST)->w_strb = &((SRC)->EVALUATOR(SRC_PREFIX, w_strb_o));            \
+        (DST)->w_user = &((SRC)->EVALUATOR(SRC_PREFIX, w_user_o));            \
+        (DST)->w_last = &((SRC)->EVALUATOR(SRC_PREFIX, w_last_o));            \
+        (DST)->w_valid = &((SRC)->EVALUATOR(SRC_PREFIX, w_valid_o));          \
+        (DST)->w_ready = &((SRC)->EVALUATOR(SRC_PREFIX, w_ready_i));          \
+                                                                              \
+        (DST)->r_data = (uint8_t *)&((SRC)->EVALUATOR(SRC_PREFIX, r_data_i)); \
+        (DST)->r_resp = &((SRC)->EVALUATOR(SRC_PREFIX, r_resp_i));            \
+        (DST)->r_last = &((SRC)->EVALUATOR(SRC_PREFIX, r_last_i));            \
+        (DST)->r_id = &((SRC)->EVALUATOR(SRC_PREFIX, r_id_i));                \
+        (DST)->r_user = &((SRC)->EVALUATOR(SRC_PREFIX, r_user_i));            \
+        (DST)->r_valid = &((SRC)->EVALUATOR(SRC_PREFIX, r_valid_i));          \
+        (DST)->r_ready = &((SRC)->EVALUATOR(SRC_PREFIX, r_ready_o));          \
+                                                                              \
+        (DST)->b_resp = &((SRC)->EVALUATOR(SRC_PREFIX, b_resp_i));            \
+        (DST)->b_id = &((SRC)->EVALUATOR(SRC_PREFIX, b_id_i));                \
+        (DST)->b_user = &((SRC)->EVALUATOR(SRC_PREFIX, b_user_i));            \
+        (DST)->b_valid = &((SRC)->EVALUATOR(SRC_PREFIX, b_valid_i));          \
+        (DST)->b_ready = &((SRC)->EVALUATOR(SRC_PREFIX, b_ready_o));          \
+    }
+
+#define AXI_BURST_FIXED 0
+#define AXI_BURST_INCR 1
+#define AXI_BURST_WRAP 2
+
+#define AXI_RESP_OKAY 0
+#define AXI_RESP_EXOKAY 1
+#define AXI_RESP_SLVERR 2
+#define AXI_RESP_DECERR 3
+
+// data width
+#define AXI_DW 512
+
+// strobe width = number of bytes in beat
+#define AXI_SW (AXI_DW / 8)
+
+
+namespace PsPIN {
+
+template<typename AW_T, typename STRB_T>
+class AXIPort
+{
+public:
+    typedef AW_T axi_addr_t;
+    typedef STRB_T axi_strb_t;
+    typedef uint8_t axi_prot_t;
+    typedef uint8_t axi_region_t;
+    typedef uint8_t axi_len_t;
+    typedef uint8_t axi_size_t;
+    typedef uint8_t axi_burst_t;
+    typedef uint8_t axi_lock_t;
+    typedef uint8_t axi_atop_t;
+    typedef uint8_t axi_cache_t;
+    typedef uint8_t axi_qos_t;
+    typedef uint8_t axi_id_t;
+    typedef uint8_t axi_user_t;
+
+public:
+    axi_addr_t *aw_addr;
+    axi_prot_t *aw_prot;
+    axi_region_t *aw_region;
+    axi_len_t *aw_len;
+    axi_size_t *aw_size;
+    axi_burst_t *aw_burst;
+    axi_lock_t *aw_lock;
+    axi_atop_t *aw_atop;
+    axi_cache_t *aw_cache;
+    axi_qos_t *aw_qos;
+    axi_id_t *aw_id;
+    axi_user_t *aw_user;
+    uint8_t *aw_valid;
+    uint8_t *aw_ready;
+
+    axi_addr_t *ar_addr;
+    axi_prot_t *ar_prot;
+    axi_region_t *ar_region;
+    axi_len_t *ar_len;
+    axi_size_t *ar_size;
+    axi_burst_t *ar_burst;
+    axi_lock_t *ar_lock;
+    axi_cache_t *ar_cache;
+    axi_qos_t *ar_qos;
+    axi_id_t *ar_id;
+    axi_user_t *ar_user;
+    uint8_t *ar_valid;
+    uint8_t *ar_ready;
+
+    uint8_t *w_data;
+    axi_strb_t *w_strb;
+    axi_user_t *w_user;
+    uint8_t *w_last;
+    uint8_t *w_valid;
+    uint8_t *w_ready;
+
+    uint8_t *r_data;
+    uint8_t *r_resp;
+    uint8_t *r_last;
+    axi_id_t *r_id;
+    axi_user_t *r_user;
+    uint8_t *r_valid;
+    uint8_t *r_ready;
+
+    uint8_t *b_resp;
+    axi_id_t *b_id;
+    axi_user_t *b_user;
+    uint8_t *b_valid;
+    uint8_t *b_ready;
+};
+
+}
\ No newline at end of file
diff --git a/hw/verilator_model/src/AXISlave.hpp b/hw/verilator_model/src/AXISlave.hpp
new file mode 100644
index 0000000..1d08dd8
--- /dev/null
+++ b/hw/verilator_model/src/AXISlave.hpp
@@ -0,0 +1,404 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIDriver.hpp"
+
+namespace PsPIN
+{
+
+    template <typename AXIPortType>
+    class AXISlave : public AXIDriver<AXIPortType>
+    {
+        using typename AXIDriver<AXIPortType>::axi_ax_beat_t;
+        using typename AXIDriver<AXIPortType>::axi_b_beat_t;
+        using typename AXIDriver<AXIPortType>::axi_r_beat_t;
+        using typename AXIDriver<AXIPortType>::axi_w_beat_t;
+
+        using AXIDriver<AXIPortType>::port;
+        using AXIDriver<AXIPortType>::create_ax_beats;
+        using AXIDriver<AXIPortType>::beat_lower_byte;
+        using AXIDriver<AXIPortType>::beat_upper_byte;
+
+        typedef typename AXIPortType::axi_addr_t axi_addr_t;
+
+    public:
+        typedef struct r_beat_request
+        {
+            axi_addr_t addr;
+            uint32_t data_size;
+            axi_r_beat_t r_beat;
+        } r_beat_request_t;
+
+        typedef struct w_beat_request
+        {
+            axi_addr_t addr;
+            uint32_t data_size;
+            axi_w_beat_t w_beat;
+        } w_beat_request_t;
+
+    private:
+        uint32_t aw_beats_buffer_size;
+        uint32_t ar_beats_buffer_size;
+        uint32_t w_beats_buffer_size;
+        uint32_t r_beats_buffer_size;
+        uint32_t b_beats_buffer_size;
+
+        std::queue<axi_ax_beat_t> aw_beats;
+        std::queue<axi_ax_beat_t> ar_beats;
+        std::queue<axi_b_beat_t> b_beats;
+        std::queue<axi_r_beat_t> r_beats;
+
+        std::queue<axi_ax_beat_t> aw_pending_resp;
+        std::queue<w_beat_request_t> w_beat_requests;
+
+    private:
+        bool r_wait;
+        bool b_wait;
+
+    public:
+        AXISlave(AXIPortType &port)
+            : AXIDriver<AXIPortType>(port)
+        {
+            r_wait = 0;
+            b_wait = 0;
+
+            *port.ar_ready = 0;
+            *port.aw_ready = 0;
+            *port.w_ready = 0;
+            *port.r_valid = 0;
+            *port.b_valid = 0;
+
+            aw_beats_buffer_size = 0;
+            ar_beats_buffer_size = 0;
+            w_beats_buffer_size = 0;
+            r_beats_buffer_size = 0;
+            b_beats_buffer_size = 0;
+        }
+
+        void set_aw_buffer(uint32_t aw_buffer_size)
+        {
+            aw_beats_buffer_size = aw_buffer_size;
+        }
+
+        void set_ar_buffer(uint32_t ar_buffer_size)
+        {
+            ar_beats_buffer_size = ar_buffer_size;
+        }
+
+        void set_w_buffer(uint32_t w_buffer_size)
+        {
+            w_beats_buffer_size = w_buffer_size;
+        }
+
+        void set_r_buffer(uint32_t r_buffer_size)
+        {
+            r_beats_buffer_size = r_buffer_size;
+        }
+
+        void set_b_buffer(uint32_t b_buffer_size)
+        {
+            b_beats_buffer_size = b_buffer_size;
+        }
+
+        void posedge()
+        {
+            aw_posedge();
+            ar_posedge();
+            w_posedge();
+            r_posedge();
+            b_posedge();
+        }
+
+        void negedge()
+        {
+            aw_negedge();
+            ar_negedge();
+            w_negedge();
+            r_negedge();
+            b_negedge();
+        }
+
+        bool can_send_r_beat()
+        {
+            return r_beats_buffer_size == 0 || r_beats.size() < r_beats_buffer_size;
+        }
+
+        void send_r_beat(axi_r_beat_t beat)
+        {
+            assert(can_send_r_beat());
+            r_beats.push(beat);
+        }
+
+        bool can_send_b_beat()
+        {
+            return b_beats_buffer_size == 0 || b_beats.size() < b_beats_buffer_size;
+        }
+
+        void send_b_beat()
+        {
+            assert(!aw_pending_resp.empty());
+            assert(can_send_b_beat());
+            axi_ax_beat_t &aw = aw_pending_resp.front();
+
+            // prepare B beat
+            axi_b_beat_t b;
+            b.b_resp = AXI_RESP_OKAY;
+            b.b_id = aw.ax_id;
+            b.b_user = aw.ax_user;
+            b_beats.push(b);
+
+            aw_pending_resp.pop();
+        }
+
+        bool has_w_beat()
+        {
+            return !w_beat_requests.empty();
+        }
+
+        w_beat_request_t get_next_w_beat()
+        {
+            assert(has_w_beat());
+            w_beat_request_t w = w_beat_requests.front();
+            w_beat_requests.pop();
+            return w;
+        }
+
+        bool has_r_beat()
+        {
+            return !ar_beats.empty();
+        }
+
+        r_beat_request_t get_next_r_beat()
+        {
+            assert(has_r_beat());
+
+            axi_ax_beat_t &ar = ar_beats.front();
+            uint32_t data_size = pow(2, ar.ax_size);
+            
+            bool is_last = ar.ax_len == 0;
+            //printf("AXISlave AR beat ax_len: %u; is_last: %u\n", (uint32_t) ar.ax_len, (uint32_t) is_last);
+            r_beat_request_t req;
+            req.addr = ar.ax_addr;
+            req.data_size = data_size;
+
+            req.r_beat.r_resp = AXI_RESP_OKAY;
+            req.r_beat.r_last = is_last;
+            req.r_beat.r_id = ar.ax_id;
+            req.r_beat.r_user = ar.ax_user;
+
+            // AXI_BURST_WRAP is not implemented
+            assert(ar.ax_burst == AXI_BURST_FIXED || ar.ax_burst == AXI_BURST_INCR);
+            if (ar.ax_burst == AXI_BURST_INCR)
+            {
+                ar.ax_addr += data_size;
+            }
+
+            //ax_len = n_beats + 1;
+            if (is_last)
+            {
+                ar_beats.pop();
+            }
+            else
+            {
+                ar.ax_len--;
+            }
+
+            return req;
+        }
+
+    private:
+        void aw_posedge()
+        {
+            *port.aw_ready = 0;
+
+            bool can_accept_aw = aw_beats_buffer_size == 0 || aw_beats.size() < aw_beats_buffer_size;
+            if (*port.aw_valid && can_accept_aw)
+            {
+                axi_ax_beat_t aw_beat;
+
+                aw_beat.ax_addr = *port.aw_addr;
+                aw_beat.ax_atop = *port.aw_atop;
+                aw_beat.ax_burst = *port.aw_burst;
+                aw_beat.ax_cache = *port.aw_cache;
+                aw_beat.ax_id = *port.aw_id;
+                aw_beat.ax_len = *port.aw_len;
+                aw_beat.ax_lock = *port.aw_lock;
+                aw_beat.ax_prot = *port.aw_prot;
+                aw_beat.ax_qos = *port.aw_qos;
+                aw_beat.ax_region = *port.aw_region;
+                aw_beat.ax_size = *port.aw_size;
+                aw_beat.ax_user = *port.aw_user;
+                aw_beat.offset = 0;
+
+                aw_beats.push(aw_beat);
+
+                *port.aw_ready = 1;
+            }
+        }
+
+        void aw_negedge()
+        {
+            // Nothing to do here
+        }
+
+        void ar_posedge()
+        {
+            *port.ar_ready = 0;
+
+            bool can_accept_ar = ar_beats_buffer_size == 0 || ar_beats.size() < ar_beats_buffer_size;
+            if (*port.ar_valid && can_accept_ar)
+            {
+                axi_ax_beat_t ar_beat;
+
+                ar_beat.ax_addr = *port.ar_addr;
+                ar_beat.ax_burst = *port.ar_burst;
+                ar_beat.ax_cache = *port.ar_cache;
+                ar_beat.ax_id = *port.ar_id;
+                ar_beat.ax_len = *port.ar_len;
+                ar_beat.ax_lock = *port.ar_lock;
+                ar_beat.ax_prot = *port.ar_prot;
+                ar_beat.ax_qos = *port.ar_qos;
+                ar_beat.ax_region = *port.ar_region;
+                ar_beat.ax_size = *port.ar_size;
+                ar_beat.ax_user = *port.ar_user;
+
+                ar_beat.offset = 0;
+
+                ar_beats.push(ar_beat);
+
+                *port.ar_ready = 1;
+            }
+        }
+
+        void ar_negedge()
+        {
+            // Nothing to do here
+        }
+
+        void w_posedge()
+        {
+            *port.w_ready = 0;
+
+            bool can_accept_w = w_beats_buffer_size == 0 || w_beat_requests.size() < w_beats_buffer_size;
+            if (*port.w_valid && can_accept_w)
+            {
+                assert(!aw_beats.empty());
+                axi_ax_beat_t &aw = aw_beats.front();
+                unsigned int strb_low  = (unsigned int) ((*port.w_strb));
+                unsigned int strb_high = (unsigned int) ((*port.w_strb) >> 32);
+                uint32_t data_size = __builtin_popcount(strb_low) + __builtin_popcount(strb_high);
+
+                w_beat_request_t req;
+                req.addr = aw.ax_addr + aw.offset;
+                req.data_size = data_size;
+                req.w_beat.w_strb = *port.w_strb;
+                req.w_beat.w_user = *port.w_user;
+                req.w_beat.w_last = *port.w_last;
+
+                aw.offset += data_size;
+
+                memcpy(req.w_beat.w_data, port.w_data, AXI_SW);
+
+                w_beat_requests.push(req);
+
+                if (*port.w_last == 1)
+                {
+                    aw_pending_resp.push(aw);
+                    aw_beats.pop();
+                }
+
+                *port.w_ready = 1;
+            }
+        }
+
+        void w_negedge()
+        {
+            // Nothing to do here
+        }
+
+        void r_posedge()
+        {
+            if (r_wait)
+            {
+                return;
+            }
+
+            *port.r_valid = 0;
+
+            if (r_beats.empty()) 
+            {
+                return;
+            }
+
+            axi_r_beat_t &r = r_beats.front();
+            
+
+            *port.r_resp = r.r_resp;
+            *port.r_last = r.r_last;
+            *port.r_id = r.r_id;
+            *port.r_user = r.r_user;
+            memcpy(port.r_data, r.r_data, AXI_SW);
+
+            *port.r_valid = 1;
+            r_beats.pop();
+        }
+
+        void r_negedge()
+        {
+            //R_READY can be function of R_VALID, so let's see if we have it set already
+            r_wait = false;
+            if (*port.r_valid && !(*port.r_ready))
+            {
+                r_wait = true;
+            }
+        }
+
+        void b_posedge()
+        {
+            if (b_wait)
+            {
+                return;
+            }
+
+            *port.b_valid = 0;
+
+            if (b_beats.empty()) 
+            {
+                return;
+            }
+
+            axi_b_beat_t &b = b_beats.front();
+            
+            *port.b_resp = b.b_resp;
+            *port.b_id = b.b_id;
+            *port.b_user = b.b_user;
+            b_beats.pop();
+
+            *port.b_valid = 1;
+        }
+
+        void b_negedge()
+        {
+            //B_READY can be function of B_VALID, so let's see if we have it set already
+            b_wait = false;
+            if (*port.b_valid && !(*port.b_ready))
+            {
+                b_wait = true;
+            }
+        }
+    };
+
+} // namespace PsPIN
\ No newline at end of file
diff --git a/hw/verilator_model/src/NICInbound.hpp b/hw/verilator_model/src/NICInbound.hpp
new file mode 100644
index 0000000..c88aa06
--- /dev/null
+++ b/hw/verilator_model/src/NICInbound.hpp
@@ -0,0 +1,549 @@
+// Copyright 2020 ETH Zurich
+//
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+//
+//     http://www.apache.org/licenses/LICENSE-2.0
+//
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIPort.hpp"
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "SimModule.hpp"
+#include "AXIMaster.hpp"
+#include "pspin.hpp"
+#include "spin.h"
+#include "pspinsim.h"
+
+#include <queue>
+#include <vector>
+#include <unordered_map>
+#include <stdio.h>
+
+#define NI_PKT_ADDR_ALIGNMENT 64
+
+namespace PsPIN
+{
+
+    template <typename AXIPortType>
+    class NICInbound : public SimModule
+    {
+        typedef typename AXIPortType::axi_addr_t axi_addr_t;
+
+        typedef struct incoming_her
+        {
+            her_descr_t her;
+            std::vector<uint8_t> pkt_data;
+            size_t pkt_len;
+            uint32_t wait_cycles;
+        } incoming_her_t;
+
+    public:
+        ni_control_port_t &ni_ctrl;
+
+    public:
+        typedef std::function<void(uint64_t, uint64_t, uint64_t, uint64_t)> pkt_feedback_cb_t;
+
+    private:
+        AXIMaster<AXIPortType> axi_driver;
+        axi_addr_t l2_pkt_buff_start;
+        uint32_t l2_pkt_buff_size;
+        uint32_t hers_to_send;
+
+        //HERs that are coming from the network (virtual delay applied)
+        std::queue<incoming_her_t> incoming_hers;
+
+        //HERs that have been read and for which a DMA write is in flight
+        std::queue<her_descr_t> queued_hers;
+
+        //HERs that are ready to be sent to PsPIN (DMA completed)
+        std::queue<her_descr_t> ready_hers;
+
+        uint32_t packet_wait_cycles;
+
+        FILE *pkt_file;
+        FILE *data_file;
+        uint64_t head_ptr, tail_ptr, cut_ptr;
+        bool cut;
+        uint32_t in_flight_packets;
+        std::unordered_map<uint32_t, uint32_t> free_req_queue;
+
+        bool her_cmd_wait;
+
+        bool app_sent_eos;
+
+        pkt_feedback_cb_t feedback_cb;
+
+        //Statistics
+    private:
+        typedef struct pktentry
+        {
+            uint64_t nic_arrival_time;
+            uint64_t pspin_arrival_time;
+            uint32_t size;
+            uint64_t user_ptr;
+        } pktentry_t;
+
+        uint32_t total_bytes_sent;
+        uint32_t total_pkts;
+
+        uint64_t time_last_feedback;
+        uint64_t time_first_feedback;
+        uint32_t total_feedbacks;
+        uint32_t ni_ctrl_stalls;
+
+        uint32_t sum_pkt_latency;
+        uint32_t min_pkt_latency;
+        uint32_t max_pkt_latency;
+
+        std::unordered_map<axi_addr_t, pktentry> pktmap;
+
+    public:
+        NICInbound<AXIPortType>(AXIPortType &ni_mst, ni_control_port_t &ni_ctrl, axi_addr_t l2_pkt_buff_start, uint32_t l2_pkt_buff_size)
+            : axi_driver(ni_mst), ni_ctrl(ni_ctrl), l2_pkt_buff_start(l2_pkt_buff_start), l2_pkt_buff_size(l2_pkt_buff_size)
+        {
+            *ni_ctrl.her_valid_o = 0;
+            *ni_ctrl.eos_o = 0;
+
+            // Accept feedbacks
+            *ni_ctrl.feedback_ready_o = 1;
+
+            packet_wait_cycles = 0;
+
+            pkt_file = NULL;
+            data_file = NULL;
+
+            app_sent_eos = false;
+
+            head_ptr = 0;
+            tail_ptr = 0;
+            cut_ptr = 0;
+            cut = false;
+            in_flight_packets = 0;
+
+            //printf("sizeof(her_descr_t): %lu\n", sizeof(her_descr_t));
+
+            total_bytes_sent = 0;
+            total_pkts = 0;
+            time_last_feedback = 0;
+            time_first_feedback = 0;
+            total_feedbacks = 0;
+            sum_pkt_latency = 0;
+            min_pkt_latency = 0;
+            max_pkt_latency = 0;
+            ni_ctrl_stalls = 0;
+
+            hers_to_send = 0;
+
+            her_cmd_wait = false;
+        }
+
+        ~NICInbound()
+        {
+            if (data_file != NULL)
+                fclose(data_file);
+            if (pkt_file != NULL)
+                fclose(pkt_file);
+        }
+
+        void set_feedback_cb(pkt_feedback_cb_t cb)
+        {
+            this->feedback_cb = cb;
+        }
+
+        void set_eos()
+        {
+            app_sent_eos = true;
+        }
+
+        int add_packet(her_descr_t &her, uint8_t *pkt_data, size_t pkt_len, uint32_t wait_cycles)
+        {
+            incoming_her_t ih;
+            ih.her = her;
+            ih.pkt_data.resize(pkt_len);
+            memcpy(&(ih.pkt_data[0]), pkt_data, pkt_len);
+            ih.pkt_len = pkt_len;
+            ih.wait_cycles = wait_cycles;
+
+            incoming_hers.push(ih);
+            hers_to_send++;
+
+            return SPIN_SUCCESS;
+        }
+
+        int read_trace(const char *pkt_filename, const char *data_filename)
+        {
+            // Note: this can be optimized if the packet trace becomes too big
+            FILE *pkt_file = fopen(pkt_filename, "r");
+            if (pkt_file == NULL)
+            {
+                printf("Task file not found!\n");
+                return SPIN_ERR;
+            }
+
+            FILE *data_file = fopen(data_filename, "rb");
+            if (data_file == NULL)
+            {
+                printf("Data file not found!\n");
+                return SPIN_ERR;
+            }
+
+            while (!feof(pkt_file))
+            {
+                uint32_t msgid, hh_addr, hh_size, ph_addr, ph_size, th_addr, th_size, hmem_addr, hmem_size, pkt_size, pkt_xfer_size, eom, wait_cycles;
+                int code = fscanf(pkt_file, "%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u\n", &msgid, &hh_addr, &hh_size, &ph_addr, &ph_size, &th_addr, &th_size, &hmem_addr, &hmem_size, &pkt_size, &pkt_xfer_size, &eom, &wait_cycles);
+                assert(code == 13);
+
+                uint8_t *pkt_data = new uint8_t[pkt_size];
+                code = fread(&(pkt_data[0]), sizeof(uint8_t), pkt_size, data_file);
+                assert(code == pkt_size);
+
+                her_descr_t her_descr;
+
+                // prepare handler execution request (HER)
+                her_descr.mpq_meta.hh_addr = hh_addr;
+                her_descr.mpq_meta.hh_size = hh_size;
+
+                her_descr.mpq_meta.ph_addr = ph_addr;
+                her_descr.mpq_meta.ph_size = ph_size;
+
+                her_descr.mpq_meta.th_addr = th_addr;
+                her_descr.mpq_meta.th_size = th_size;
+
+                her_descr.mpq_meta.handler_mem_addr = hmem_addr;
+                her_descr.mpq_meta.handler_mem_size = hmem_size;
+
+                her_descr.mpq_meta.host_mem_addr = PCIE_START_ADDR;
+                her_descr.mpq_meta.host_mem_size = 0x40000000;
+
+                for (int i = 0; i < NUM_CLUSTERS; i++)
+                {
+                    her_descr.mpq_meta.scratchpad_addr[i] = 0;
+                    her_descr.mpq_meta.scratchpad_size[i] = L1_SCRATCHPAD_SIZE;
+                }
+
+                her_descr.msgid = msgid;
+                her_descr.her_addr = 0x0; //will be set later
+                her_descr.her_size = pkt_size;
+                her_descr.xfer_size = pkt_xfer_size;
+                her_descr.eom = (eom == 1);
+
+                add_packet(her_descr, pkt_data, pkt_size, wait_cycles);
+            }
+            fclose(data_file);
+            fclose(pkt_file);
+
+            return SPIN_SUCCESS;
+        }
+
+        bool allocate_pkt_space(uint32_t pkt_size, axi_addr_t *addr)
+        {
+            bool can_allocate = false;
+
+            uint32_t segments = (pkt_size + NI_PKT_ADDR_ALIGNMENT - 1) / NI_PKT_ADDR_ALIGNMENT;
+            pkt_size = segments * NI_PKT_ADDR_ALIGNMENT;
+
+            if (tail_ptr > head_ptr || (tail_ptr == head_ptr && in_flight_packets == 0))
+            {
+                if (l2_pkt_buff_size - tail_ptr >= pkt_size)
+                {
+                    can_allocate = true;
+                }
+                else if (head_ptr >= pkt_size)
+                {
+                    cut_ptr = tail_ptr;
+                    cut = true;
+                    tail_ptr = 0;
+                    can_allocate = true;
+                }
+            }
+            else if (head_ptr > tail_ptr)
+            {
+                if (head_ptr - tail_ptr >= pkt_size)
+                {
+                    can_allocate = true;
+                }
+            }
+
+            if (can_allocate)
+            {
+                *addr = l2_pkt_buff_start + tail_ptr;
+                tail_ptr += pkt_size;
+                in_flight_packets++;
+                SIM_PRINT("NIC inbound engine: allocated %u bytes; head_ptr: %lu; tail_ptr: %lu; in_flight_packets: %lu\n", pkt_size, head_ptr, tail_ptr, in_flight_packets);
+            }
+            else{
+                SIM_PRINT("NIC inbound engine: allocation failed! bytes: %u; head_ptr: %lu; tail_ptr: %lu; in_flight_packets: %lu\n", pkt_size, head_ptr, tail_ptr, in_flight_packets);
+            }
+
+            return can_allocate;
+        }
+
+        void free_pkt_space(axi_addr_t addr, uint32_t size)
+        {
+            uint32_t offset = addr - l2_pkt_buff_start;
+            assert(addr >= l2_pkt_buff_start);
+
+            uint32_t segments = (size + NI_PKT_ADDR_ALIGNMENT - 1) / NI_PKT_ADDR_ALIGNMENT;
+            size = segments * NI_PKT_ADDR_ALIGNMENT;
+
+            assert(free_req_queue.find(offset) == free_req_queue.end());
+            free_req_queue[offset] = size;
+
+            while (!free_req_queue.empty() && free_req_queue.find(head_ptr) != free_req_queue.end())
+            {
+                uint32_t head_ptr_increase = free_req_queue[head_ptr];
+                free_req_queue.erase(head_ptr);
+
+                head_ptr += head_ptr_increase;
+                in_flight_packets--;
+                SIM_PRINT("NIC inbound engine: freeing %u bytes; head_ptr: %lu; tail_ptr: %lu; in_flight_packets: %lu; cut: %u; cut_ptr: %lu\n", head_ptr_increase, head_ptr, tail_ptr, in_flight_packets, (uint32_t) cut, cut_ptr);
+
+                if (cut && head_ptr == cut_ptr)
+                {
+                    head_ptr = 0;
+                    cut = false;
+                    SIM_PRINT("NIC inbound engine: resetting head_ptr! cut_ptr: %lu;\n", cut_ptr);
+                }
+            }
+        }
+
+        bool process_packet(her_descr_t &her_descr, uint8_t *pkt_data, uint32_t pkt_size)
+        {
+            axi_addr_t pkt_addr;
+            if (!allocate_pkt_space(pkt_size, &pkt_addr))
+            {
+                return false;
+            }
+
+            axi_driver.write(pkt_addr, pkt_data, pkt_size, 0);
+
+            her_descr.her_addr = pkt_addr;
+            her_descr.nic_arrival_time = sim_time();
+
+            queued_hers.push(her_descr);
+
+            return true;
+        }
+
+        void progress_incoming_packets()
+        {
+            if (incoming_hers.empty())
+                return;
+
+            if (packet_wait_cycles > 0)
+            {
+                packet_wait_cycles--;
+                if (packet_wait_cycles > 0)
+                    return;
+            }
+
+            incoming_her_t &ih = incoming_hers.front();
+
+            if (process_packet(ih.her, &(ih.pkt_data[0]), ih.pkt_len))
+            {
+                // we won't serve the next packet before wait_cycles;
+                packet_wait_cycles = ih.wait_cycles;
+
+                incoming_hers.pop();
+            }
+            else
+            {
+                //the packet is here and we cannot push it to PsPIN because of no space in L2;
+                //still spending "wait" cycles.
+                ih.wait_cycles = (ih.wait_cycles > 0) ? ih.wait_cycles-- : 0;
+            }
+        }
+
+        void posedge()
+        {
+            if (*ni_ctrl.pspin_active_i)
+            {
+                progress_axi_writes();
+                axi_driver.posedge();
+                progress_axi_write_responses();
+                progress_incoming_packets();
+                her_progress_posedge();
+                feedback_progress();
+            }
+        }
+
+        void negedge()
+        {
+            axi_driver.negedge();
+            her_progress_negedge();
+        }
+
+    private:
+        // Progress HERs
+        void her_progress_posedge()
+        {
+            if (her_cmd_wait)
+            {
+                ni_ctrl_stalls++;
+                return;
+            }
+
+            *ni_ctrl.her_valid_o = 0;
+
+            if (ready_hers.empty())
+            {
+                return;
+            }
+
+            her_descr_t her = ready_hers.front();
+
+            *ni_ctrl.her_o.msgid = her.msgid;
+            *ni_ctrl.her_o.eom = her.eom;
+            *ni_ctrl.her_o.her_addr = her.her_addr;
+            *ni_ctrl.her_o.her_size = her.her_size;
+            *ni_ctrl.her_o.xfer_size = her.xfer_size;
+            *ni_ctrl.her_o.mpq_meta.handler_mem_addr = her.mpq_meta.handler_mem_addr;
+            *ni_ctrl.her_o.mpq_meta.handler_mem_size = her.mpq_meta.handler_mem_size;
+            *ni_ctrl.her_o.mpq_meta.host_mem_addr = her.mpq_meta.host_mem_addr;
+            *ni_ctrl.her_o.mpq_meta.host_mem_size = her.mpq_meta.host_mem_size;
+            *ni_ctrl.her_o.mpq_meta.hh_addr = her.mpq_meta.hh_addr;
+            *ni_ctrl.her_o.mpq_meta.hh_size = her.mpq_meta.hh_size;
+            *ni_ctrl.her_o.mpq_meta.ph_addr = her.mpq_meta.ph_addr;
+            *ni_ctrl.her_o.mpq_meta.ph_size = her.mpq_meta.ph_size;
+            *ni_ctrl.her_o.mpq_meta.th_addr = her.mpq_meta.th_addr;
+            *ni_ctrl.her_o.mpq_meta.th_size = her.mpq_meta.th_size;
+            *ni_ctrl.her_o.mpq_meta.scratchpad_addr[0] = her.mpq_meta.scratchpad_addr[0];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_addr[1] = her.mpq_meta.scratchpad_addr[1];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_addr[2] = her.mpq_meta.scratchpad_addr[2];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_addr[3] = her.mpq_meta.scratchpad_addr[3];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_size[0] = her.mpq_meta.scratchpad_size[0];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_size[1] = her.mpq_meta.scratchpad_size[1];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_size[2] = her.mpq_meta.scratchpad_size[2];
+            *ni_ctrl.her_o.mpq_meta.scratchpad_size[3] = her.mpq_meta.scratchpad_size[3];
+
+            *ni_ctrl.her_valid_o = 1;
+
+            hers_to_send--;
+
+            ready_hers.pop();
+
+            SIM_PRINT("HER sent (0x%x)\n", *ni_ctrl.her_o.her_addr);
+
+            pktentry_t pktentry;
+            pktentry.pspin_arrival_time = sim_time();
+            pktentry.nic_arrival_time = her.nic_arrival_time;
+            pktentry.size = her.her_size;
+            pktentry.user_ptr = her.user_ptr;
+
+            assert(pktmap.find(*ni_ctrl.her_o.her_addr) == pktmap.end());
+            pktmap[*ni_ctrl.her_o.her_addr] = pktentry;
+
+            //stats
+            total_bytes_sent += her.her_size;
+            total_pkts++;
+
+            if (hers_to_send == 0 && app_sent_eos)
+            {
+                *ni_ctrl.eos_o = 1;
+            }
+        }
+
+        void her_progress_negedge()
+        {
+            her_cmd_wait = false;
+            if (*ni_ctrl.her_valid_o && !(*ni_ctrl.her_ready_i))
+            {
+                her_cmd_wait = true;
+            }
+        }
+
+        // Get feedback
+        void feedback_progress()
+        {
+            if (*ni_ctrl.feedback_ready_o && *ni_ctrl.feedback_valid_i)
+            {
+                assert(pktmap.find(*ni_ctrl.feedback_her_addr_i) != pktmap.end());
+                pktentry_t pktentry = pktmap[*ni_ctrl.feedback_her_addr_i];
+                uint32_t latency = sim_time() - pktentry.nic_arrival_time;
+
+                SIM_PRINT("INFO FEEDBACK 0x%x %u %u\n", *ni_ctrl.feedback_her_addr_i, latency, pktentry.size);
+
+                assert(*ni_ctrl.feedback_her_size_i == pktentry.size);
+                free_pkt_space(*ni_ctrl.feedback_her_addr_i, *ni_ctrl.feedback_her_size_i);
+
+                sum_pkt_latency += latency;
+
+                if (feedback_cb)
+                    feedback_cb(pktentry.user_ptr, pktentry.nic_arrival_time, pktentry.pspin_arrival_time, sim_time());
+
+                pktmap.erase(*ni_ctrl.feedback_her_addr_i);
+
+                if (total_feedbacks == 0)
+                {
+                    time_first_feedback = sim_time();
+                    min_pkt_latency = latency;
+                    max_pkt_latency = latency;
+                }
+                else
+                {
+                    min_pkt_latency = std::min(min_pkt_latency, latency);
+                    max_pkt_latency = std::max(max_pkt_latency, latency);
+                }
+
+                time_last_feedback = sim_time();
+
+                total_feedbacks++;
+            }
+        }
+
+        void progress_axi_writes()
+        {
+            if (axi_driver.has_aw_beat() && axi_driver.can_send_aw_beat())
+            {
+                axi_driver.send_aw_beat();
+            }
+
+            if (axi_driver.has_w_beat() && axi_driver.can_send_w_beat())
+            {
+                axi_driver.send_w_beat();
+            }
+        }
+
+        void progress_axi_write_responses()
+        {
+            if (!axi_driver.has_b_beat())
+                return;
+
+            bool write_completed = axi_driver.consume_b_beat();
+
+            if (write_completed)
+            {
+                assert(!queued_hers.empty());
+                her_descr_t her = queued_hers.front();
+                queued_hers.pop();
+                ready_hers.push(her);
+            }
+        }
+
+    public:
+        void print_stats()
+        {
+            double avg_pkt_length = ((double)total_bytes_sent) / total_pkts;
+            double avg_intra_feedback = ((double)(time_last_feedback - time_first_feedback)) / (1000 * (total_feedbacks - 1));
+            double avg_feedback_throughput = THROUGHPUT_1GHZ(avg_intra_feedback, avg_pkt_length);
+            double avg_pkt_latency = ((double)sum_pkt_latency) / (1000 * total_pkts);
+
+            printf("NIC inbound engine:\n");
+            printf("\tPackets: %d; Bytes: %d\n", total_pkts, total_bytes_sent);
+            printf("\tAvg packet length: %.3lf B\n", avg_pkt_length);
+            printf("\tFeedback throughput: %.3lf Gbit/s (feedback arrival time: %.3lf ns)\n", avg_feedback_throughput, avg_intra_feedback);
+            printf("\tPacket latency: avg: %.3lf ns; min: %d ns; max: %d ns\n", avg_pkt_latency, min_pkt_latency / 1000, max_pkt_latency / 1000);
+            printf("\tHER stalls: %d\n", ni_ctrl_stalls);
+        }
+    };
+
+} // namespace PsPIN
diff --git a/hw/verilator_model/src/NICOutbound.hpp b/hw/verilator_model/src/NICOutbound.hpp
new file mode 100644
index 0000000..af31d30
--- /dev/null
+++ b/hw/verilator_model/src/NICOutbound.hpp
@@ -0,0 +1,325 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIPort.hpp"
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "SimModule.hpp"
+#include "AXIMaster.hpp"
+#include "pspin.hpp"
+
+#include <queue>
+#include <stdio.h>
+
+#define RDMA_HEADER_LENGTH 32
+#define NUM_PARALLEL_CMD 16
+
+// The network delay is computed by slicing the packet in words
+// and applying G to the number of segments. This is to
+#define WORD_SIZE 64 
+
+namespace PsPIN
+{
+    template <typename AXIPortType>
+    class NICOutbound : public SimModule
+    {
+
+    private:
+        class NetworkPacket
+        {
+        public:
+            uint64_t source_addr;
+            uint32_t current_offset;
+            uint32_t length;
+            uint32_t payload_length;
+            uint8_t cmd_id;
+            bool is_last;
+            std::vector<uint8_t> data;
+
+            NetworkPacket(uint32_t length) : length(length)
+            {
+                current_offset = 0;
+                data.resize(length);
+            }
+        };
+
+        class NICCommand 
+        {
+            public:
+                uint64_t source_addr;
+                uint32_t length;
+                uint32_t nid;
+                uint32_t fid;
+                uint8_t cmd_id;
+        };
+
+        class Packetizer
+        {
+            private: 
+                uint32_t num_parallel_cmds;
+                uint32_t max_packet_len;
+                std::queue<NICCommand> commands;
+
+            public:
+                Packetizer(uint32_t num_parallel_cmds, uint32_t max_packet_len) : num_parallel_cmds(num_parallel_cmds), max_packet_len(max_packet_len)
+                {
+                    ;
+                }
+
+                bool has_free_cmd_slot()
+                {
+                    return commands.size() < num_parallel_cmds;
+                }
+
+                bool has_packets()
+                {
+                    return commands.size() > 0;
+                }
+
+                void new_cmd(NICCommand cmd)
+                {
+                    assert(commands.size() < num_parallel_cmds);
+                    commands.push(cmd);
+                }
+
+                NetworkPacket get_next_packet()
+                {
+                    assert(!commands.empty());
+                    NICCommand cmd = commands.front();
+                    commands.pop();
+
+                    uint32_t header_length = 0;
+                    if (cmd.fid>0) { /* RDMA (can be multi packet) */
+                        header_length = RDMA_HEADER_LENGTH;
+                    } else { /* single packet */
+                        assert(cmd.length <= max_packet_len);
+                    }
+
+                    uint32_t payloadlen = std::min(max_packet_len - header_length, cmd.length);
+                    uint32_t pktlen = header_length + payloadlen;
+
+                    NetworkPacket pkt(pktlen);
+
+                    pkt.cmd_id = cmd.cmd_id;
+                    pkt.is_last = cmd.length - payloadlen == 0;
+                    pkt.length = pktlen;
+                    pkt.payload_length = payloadlen;
+                    pkt.source_addr = cmd.source_addr;
+
+                    cmd.length -= payloadlen;
+                    cmd.source_addr += payloadlen;
+
+                    //printf("generating packet: length: %d; payload: %d; new cmd length: %d; next pkt addr: 0x%lx\n", pktlen, payloadlen, cmd.length, cmd.source_addr);
+
+                    if (cmd.length>0){
+                        commands.push(cmd);
+                    }
+
+                    return pkt;
+                }
+        };
+
+    public:
+            typedef std::function<void(uint8_t*, size_t)> out_packet_cb_t;
+
+    private:
+        AXIMaster<AXIPortType> axi_driver;
+        no_cmd_port &no_cmd;
+        double network_G; //ns
+        uint32_t max_pkt_length;
+        uint32_t network_buffer_size;
+
+        uint32_t wait_cycles;
+
+        std::queue<NetworkPacket> network_queue;
+
+        std::queue<NetworkPacket> dma_pkt_in_flight;
+
+        Packetizer packetizer;
+
+    public:
+        out_packet_cb_t pktout_cb;
+
+    //statistics
+    private:
+        uint32_t total_cmds;
+        uint32_t total_pkts;
+        uint32_t total_bytes;
+        uint64_t time_first_pkt;
+        uint64_t time_last_pkt;
+
+    public:
+        NICOutbound<AXIPortType>(AXIPortType &no_mst, no_cmd_port_t &no_cmd, double network_G, uint32_t max_pkt_length, uint32_t network_buffer_size)
+            : axi_driver(no_mst), no_cmd(no_cmd), network_G(network_G), max_pkt_length(max_pkt_length), network_buffer_size(network_buffer_size), packetizer(NUM_PARALLEL_CMD, max_pkt_length)
+        {
+            *no_cmd.no_cmd_resp_valid_o = 0;
+            *no_cmd.no_cmd_req_ready_o = 0;
+
+            wait_cycles = 0;
+
+            total_cmds = 0;
+            total_pkts = 0;
+            total_bytes = 0;
+            time_first_pkt = 0;
+            time_last_pkt = 0;
+        }
+
+        void posedge()
+        {
+            progress_axi_reads();
+            axi_driver.posedge();
+            progress_axi_read_responses();
+            progress_netqueue();
+            handle_cmd_posedge();
+            progress_packets();
+        }
+
+        void negedge()
+        {
+            axi_driver.negedge();
+        }
+
+        void set_packet_out_cb(out_packet_cb_t cb)
+        {
+            this->pktout_cb = cb;
+        }
+
+    private:
+        void handle_cmd_posedge()
+        {
+            *no_cmd.no_cmd_req_ready_o = 0;
+
+            bool can_accept_cmd = packetizer.has_free_cmd_slot();
+
+            if (*no_cmd.no_cmd_req_valid_i && can_accept_cmd)
+            {
+
+                NICCommand cmd; 
+                cmd.source_addr = *no_cmd.no_cmd_req_src_addr_i;
+                cmd.length = *no_cmd.no_cmd_req_length_i;
+                cmd.nid = *no_cmd.no_cmd_req_nid_i;
+                cmd.fid = *no_cmd.no_cmd_req_fid_i;
+                cmd.cmd_id =  *no_cmd.no_cmd_req_id_i;
+                
+                assert(cmd.fid>0 || cmd.length <= max_pkt_length);
+
+                SIM_PRINT("NIC outbound got new command: source_addr: 0x%lx; length: %d; FID: %d (>0 is RDMA)\n", cmd.source_addr, cmd.length, cmd.fid);
+                total_cmds++;
+
+                packetizer.new_cmd(cmd);
+
+                *no_cmd.no_cmd_req_ready_o = 1;
+            }
+        }
+
+        void progress_packets()
+        {
+            bool can_send_pkt = network_queue.size() + dma_pkt_in_flight.size() < network_buffer_size;
+            if (packetizer.has_packets() && can_send_pkt)
+            {
+                NetworkPacket pkt = packetizer.get_next_packet();
+                axi_driver.read(pkt.source_addr, pkt.payload_length);
+                dma_pkt_in_flight.push(pkt);
+            }
+        }
+
+        void progress_netqueue()
+        {
+            *no_cmd.no_cmd_resp_valid_o = 0;
+
+            if (wait_cycles > 0)
+            {
+                wait_cycles--;
+                if (wait_cycles > 0) return;
+            }
+
+            if (!network_queue.empty())
+            {
+                NetworkPacket &pkt = network_queue.front();
+                
+                wait_cycles = ((uint32_t)(network_G * WORD_SIZE)) * std::floor((double) pkt.length / WORD_SIZE);
+
+                if (pkt.is_last)
+                {
+                    *no_cmd.no_cmd_resp_valid_o = 1;
+                    *no_cmd.no_cmd_resp_id_o = pkt.cmd_id;
+                }
+
+                // TODO: packet is ready. This is the point where we can do something with it.
+
+                if (pktout_cb) pktout_cb((uint8_t*) &(pkt.data[0]), pkt.length);
+
+                SIM_PRINT("packet sent; size: %d; wait_cycles: %d (G: %lf); is_last: %d\n", pkt.length, wait_cycles, network_G, (uint32_t) pkt.is_last);
+
+                if (total_pkts==0) time_first_pkt = sim_time();
+                time_last_pkt = sim_time();
+                total_pkts++;
+                total_bytes += pkt.length;
+
+                network_queue.pop();
+
+            }
+        }
+
+        void progress_axi_reads()
+        {
+            if (axi_driver.has_ar_beat() && axi_driver.can_send_ar_beat())
+            {
+                axi_driver.send_ar_beat();
+            }
+        }
+
+        void progress_axi_read_responses()
+        {
+
+            if (axi_driver.has_r_beat())
+            {
+                bool read_complete;
+                uint32_t length = AXI_SW;
+
+                assert(!dma_pkt_in_flight.empty());
+                NetworkPacket &pkt = dma_pkt_in_flight.front();
+
+                uint8_t *dest_ptr = ((uint8_t *)&(pkt.data[0])) + pkt.current_offset;
+                read_complete = axi_driver.consume_r_beat(dest_ptr, length);
+
+                pkt.current_offset += length;
+
+                if (read_complete)
+                {
+                    //printf("pkt.current_offset: %d; pkt.length: %d\n", pkt.current_offset, pkt.length);
+                    assert(pkt.current_offset == pkt.payload_length);
+                    network_queue.push(pkt);
+                    dma_pkt_in_flight.pop();
+                }
+            }
+        }
+
+        public:
+            void print_stats()
+            {
+                double avg_pkt_length = ((double) total_bytes) / total_pkts;            
+                double avg_intra_pkt = ((double) (time_last_pkt - time_first_pkt)) / (1000*(total_pkts-1));
+                double avg_pkt_throughput = THROUGHPUT_1GHZ(avg_intra_pkt, avg_pkt_length);            
+
+                printf("NIC outbound engine:\n");
+                printf("\tCommands: %d; Packets: %d; Bytes: %d\n", total_cmds, total_pkts, total_bytes);
+                printf("\tAvg packet length: %.3lf B\n", avg_pkt_length);
+                printf("\tPacket throughput: %.3lf Gbit/s (pkt departure time: %.3lf ns)\n", avg_pkt_throughput, avg_intra_pkt);
+            }
+    };
+
+} // namespace PsPIN
\ No newline at end of file
diff --git a/hw/verilator_model/src/PCIe.hpp b/hw/verilator_model/src/PCIe.hpp
new file mode 100644
index 0000000..d940e24
--- /dev/null
+++ b/hw/verilator_model/src/PCIe.hpp
@@ -0,0 +1,251 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIPort.hpp"
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "SimModule.hpp"
+#include "AXIMaster.hpp"
+#include "AXISlave.hpp"
+#include "pspin.hpp"
+
+#include <queue>
+#include <stdio.h>
+
+namespace PsPIN
+{
+    using std::placeholders::_1;
+
+    template <typename AXIMstPortType, typename AXISlvPortType>
+    class PCIe : public SimModule
+    {
+    
+        typedef typename AXISlave<AXISlvPortType>::w_beat_request_t w_beat_request_t;
+        typedef typename AXISlave<AXISlvPortType>::r_beat_request_t r_beat_request_t;
+
+    private:
+        typedef struct pcie_write 
+        {
+            w_beat_request_t req;
+            uint64_t time;
+        } pcie_write_t;
+
+        typedef struct pcie_read
+        {
+            r_beat_request_t req;
+            uint64_t time;
+        } pcie_read_t;
+
+    private:
+        AXIMaster<AXIMstPortType> axi_driver_mst;
+        AXISlave<AXISlvPortType> axi_driver_slv;
+
+        uint32_t pcie_L;
+        double pcie_G;
+
+        uint32_t write_wait_cycles;
+        uint32_t read_wait_cycles;
+
+        std::queue<pcie_write_t> in_flight_write_requests;
+        std::queue<pcie_read_t> in_flight_read_requests;
+
+    public:
+        typedef std::function<void(uint64_t, uint8_t*, size_t)> slv_write_cb_t;
+        typedef std::function<void(uint64_t, uint8_t*, size_t)> slv_read_cb_t;
+
+    // Statistics
+    private:
+        uint32_t bytes_written;
+        uint32_t bytes_read;
+        uint64_t time_first_read;
+        uint64_t time_last_write;
+        uint64_t time_first_write;
+        uint64_t time_last_read;
+        uint32_t num_reads;
+        uint32_t num_writes;
+
+        slv_write_cb_t slv_write_cb;
+        slv_read_cb_t slv_read_cb;
+
+    public:
+        PCIe(AXIMstPortType &axi_mst, AXISlvPortType &axi_slv, uint32_t aw_buffer_size, uint32_t w_buffer_size, uint32_t ar_buffer_size, uint32_t r_buffer_size, uint32_t b_buffer_size, uint32_t pcie_L, uint32_t pcie_G)
+        : axi_driver_mst(axi_mst), axi_driver_slv(axi_slv), pcie_L(pcie_L), pcie_G(pcie_G)
+        {
+            write_wait_cycles = 0;
+            read_wait_cycles = 0;
+
+            axi_driver_slv.set_ar_buffer(ar_buffer_size);
+            axi_driver_slv.set_aw_buffer(aw_buffer_size);
+            axi_driver_slv.set_w_buffer(w_buffer_size);
+            axi_driver_slv.set_r_buffer(r_buffer_size);
+            axi_driver_slv.set_b_buffer(b_buffer_size);
+
+            bytes_written = 0;
+            bytes_read = 0;
+            time_first_read = 0;
+            time_last_write = 0;
+            time_first_write = 0;
+            time_last_read = 0;
+            num_reads = 0;
+            num_writes = 0;
+        }
+
+        void set_slv_write_cb(slv_write_cb_t cb)
+        {
+            this->slv_write_cb = cb;
+        }
+
+        void set_slv_read_cb(slv_read_cb_t cb)
+        {
+            this->slv_read_cb = cb;
+        }
+
+    private: 
+
+        void progress_new_writes() 
+        {
+            if (write_wait_cycles > 0) {
+                write_wait_cycles--;
+                return;
+            }
+
+            if (axi_driver_slv.has_w_beat()) 
+            {
+                w_beat_request_t w_beat_req = axi_driver_slv.get_next_w_beat();
+
+                pcie_write_t write;
+                write.req = w_beat_req;
+                write.time = sim_time() + pcie_L;
+
+                in_flight_write_requests.push(write);
+                
+
+                write_wait_cycles = (uint32_t) (pcie_G * w_beat_req.data_size);
+            }
+        }
+
+
+        void progress_in_flight_writes()
+        {
+            if (in_flight_write_requests.empty()) return;
+
+            pcie_write_t &write = in_flight_write_requests.front();
+
+
+            if (sim_time() >= write.time && axi_driver_slv.can_send_b_beat())
+            {
+                // TODO: consume data here!
+                SIM_PRINT("PCIe got data (data size: %d)!\n", write.req.data_size);
+                if (slv_write_cb) slv_write_cb(write.req.addr, write.req.w_beat.w_data, write.req.data_size);
+
+                bytes_written += write.req.data_size;
+                if (num_writes==0) time_first_write = sim_time();
+                num_writes++;
+                time_last_write = sim_time();
+
+                if (write.req.w_beat.w_last) 
+                {
+                    axi_driver_slv.send_b_beat();
+                }
+
+                in_flight_write_requests.pop();
+            }
+        }
+
+
+        void progress_new_reads()
+        {
+           if (read_wait_cycles > 0) {
+                read_wait_cycles--;
+                return;
+            }
+
+            if (axi_driver_slv.has_r_beat()) 
+            {
+                r_beat_request_t r_beat_req = axi_driver_slv.get_next_r_beat();
+
+                pcie_read_t read;
+                read.req = r_beat_req;
+                read.time = sim_time() + pcie_L;
+
+                in_flight_read_requests.push(read);
+                
+                read_wait_cycles = (uint32_t) (pcie_G * r_beat_req.data_size);
+            }
+        }
+
+
+        void progress_in_flight_reads()
+        {
+            if (in_flight_read_requests.empty()) return;
+
+            pcie_read_t &read = in_flight_read_requests.front();
+
+            if (sim_time() >= read.time && axi_driver_slv.can_send_r_beat())
+            {
+                // TODO: copy data here (memcpy in read.req.r_beat.r_data)!
+                SIM_PRINT("PCIe: got read request (data size: %d)!\n", read.req.data_size);
+                if (slv_read_cb) slv_read_cb(read.req.addr, read.req.r_beat.r_data, read.req.data_size);
+
+                bytes_read += read.req.data_size;
+                if (num_reads==0) time_first_read = sim_time();
+                num_reads++;
+                time_last_read = sim_time();
+
+                axi_driver_slv.send_r_beat(read.req.r_beat);
+                in_flight_read_requests.pop();
+            }
+        }
+
+
+    private:
+
+        void posedge()
+        {
+            //push staff on the AXI interface
+            progress_in_flight_reads();
+            progress_in_flight_writes();
+
+            //progress AXI interface
+            axi_driver_mst.posedge();
+            axi_driver_slv.posedge();
+
+            //sample signals from AXI interface
+            progress_new_reads();
+            progress_new_writes();
+        }
+
+        void negedge()
+        {
+            axi_driver_mst.negedge();
+            axi_driver_slv.negedge();
+        }
+
+    public: 
+        void print_stats()
+        {
+            double write_time = ((double) (time_last_write - time_first_write)) / 1000;
+            double read_time = ((double) (time_last_read - time_first_read)) / 1000;
+            double write_throghput = THROUGHPUT_1GHZ(write_time, bytes_written);            
+            double read_throghput = THROUGHPUT_1GHZ(read_time, bytes_read);            
+
+            printf("PCIe:\n");
+            printf("\tWrites: beats: %d; bytes: %d; avg throughput: %.03lf Gbit/s\n", num_writes, bytes_written, write_throghput);
+            printf("\tReads: beats: %d; bytes: %d; avg throughput: %.03lf Gbit/s\n", num_reads, bytes_read, read_throghput);
+        }
+    };
+
+} // namespace PsPIN
\ No newline at end of file
diff --git a/hw/verilator_model/src/PCIeMaster.hpp b/hw/verilator_model/src/PCIeMaster.hpp
new file mode 100644
index 0000000..0ddf01b
--- /dev/null
+++ b/hw/verilator_model/src/PCIeMaster.hpp
@@ -0,0 +1,193 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIPort.hpp"
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "SimModule.hpp"
+#include "AXIMaster.hpp"
+#include "pspin.hpp"
+
+#include <queue>
+#include <stdio.h>
+
+namespace PsPIN
+{
+    using std::placeholders::_1;
+
+    template <typename AXIPortType>
+    class PCIeMaster : public SimModule
+    {
+
+    public:
+        typedef std::function<void(void*)> mst_write_cb_t;
+        typedef std::function<void(void*)> mst_read_cb_t;
+
+    private:
+        typedef struct write_descr
+        {
+            void *user_ptr;
+        } write_descr_t;
+
+        typedef struct read_descr
+        {
+            uint8_t *data;
+            uint32_t offset;
+            size_t len;
+            void *user_ptr;
+        } read_descr_t;
+
+    private:
+        AXIMaster<AXIPortType> axi_driver;
+        std::queue<read_descr_t> in_flight_reads;
+        std::queue<write_descr_t> in_flight_writes;
+
+        mst_write_cb_t write_cb;
+        mst_read_cb_t read_cb;
+
+        uint32_t bytes_written, bytes_read;
+
+    public:
+        PCIeMaster<AXIPortType>(AXIPortType &axi_mst) 
+        : axi_driver(axi_mst)
+        {
+            bytes_written = 0;
+            bytes_read = 0;
+        }
+
+        void nic_mem_write(uint32_t nic_mem_addr, uint8_t *data, size_t len, void *user_ptr)
+        {
+            write_descr_t write;
+            write.user_ptr = user_ptr;
+            axi_driver.write(nic_mem_addr, data, len, 0);
+            in_flight_writes.push(write);
+
+            bytes_written += len;
+        }
+
+        void nic_mem_read(uint32_t nic_mem_addr, uint8_t *data, size_t len, void *user_ptr)
+        {
+            read_descr_t read;
+            read.data = data;
+            read.offset = 0;
+            read.len = len;
+            read.user_ptr = user_ptr;
+            axi_driver.read(nic_mem_addr, len);
+            in_flight_reads.push(read);
+
+            bytes_read += len;
+        }
+
+        void set_mst_write_cb(mst_write_cb_t wb)
+        {
+            this->write_cb = wb;
+        }
+
+        void set_mst_read_cb(mst_read_cb_t rb)
+        {
+            this->read_cb = rb;
+        }
+
+    private:
+        void posedge()
+        {
+            progress_axi_writes();
+            progress_axi_reads();
+            axi_driver.posedge();
+            progress_axi_write_responses();
+            progress_axi_read_responses();        
+        }
+
+        void negedge()
+        {
+            axi_driver.negedge();
+        }
+
+        void print_stats()
+        {
+            printf("PCIe Master:\n");
+            printf("\tBytes written: %d; Bytes read: %d\n", bytes_written, bytes_read);
+        
+        }
+
+    private:
+        void progress_axi_writes()
+        {
+            if (axi_driver.has_aw_beat() && axi_driver.can_send_aw_beat())
+            {
+                axi_driver.send_aw_beat();
+            }
+
+            if (axi_driver.has_w_beat() && axi_driver.can_send_w_beat())
+            {
+                axi_driver.send_w_beat();
+            }
+        }
+
+        void progress_axi_write_responses()
+        {
+            if (!axi_driver.has_b_beat())
+                return;
+
+            bool write_completed = axi_driver.consume_b_beat();
+
+            if (write_completed)
+            {
+                assert(!in_flight_writes.empty());
+                write_descr_t &write_descr = in_flight_writes.front();
+                if (write_cb) write_cb(write_descr.user_ptr);
+                in_flight_writes.pop();
+            }
+        }
+
+        void progress_axi_reads()
+        {
+            if (axi_driver.has_ar_beat() && axi_driver.can_send_ar_beat())
+            {
+                axi_driver.send_ar_beat();
+            }
+        }
+
+        void progress_axi_read_responses()
+        {
+
+            if (axi_driver.has_r_beat())
+            {
+                bool read_complete;
+                uint32_t length = AXI_SW;
+
+                assert(!in_flight_reads.empty());
+                read_descr_t &read_descr = in_flight_reads.front();
+
+                assert(read_descr.offset + length < read_descr.len);
+                uint8_t *dest_ptr = read_descr.data + read_descr.offset;
+                read_descr.offset += length;
+
+                //do something with this data
+                read_complete = axi_driver.consume_r_beat(dest_ptr, length);
+
+                if (read_complete)
+                {
+                    // read complete
+                    assert(read_descr.offset == read_descr.len);
+                    if (read_cb) read_cb(read_descr.user_ptr);
+                    in_flight_reads.pop();
+                }
+            }
+        }
+    };
+
+} // namespace PsPIN
\ No newline at end of file
diff --git a/hw/verilator_model/src/PCIeSlave.hpp b/hw/verilator_model/src/PCIeSlave.hpp
new file mode 100644
index 0000000..3036a3d
--- /dev/null
+++ b/hw/verilator_model/src/PCIeSlave.hpp
@@ -0,0 +1,257 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "AXIPort.hpp"
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "SimModule.hpp"
+#include "AXIMaster.hpp"
+#include "AXISlave.hpp"
+#include "pspin.hpp"
+
+#include <queue>
+#include <stdio.h>
+
+namespace PsPIN
+{
+    using std::placeholders::_1;
+
+    template <typename AXISlvPortType>
+    class PCIeSlave : public SimModule
+    {
+    
+        typedef typename AXISlave<AXISlvPortType>::w_beat_request_t w_beat_request_t;
+        typedef typename AXISlave<AXISlvPortType>::r_beat_request_t r_beat_request_t;
+
+    private:
+        typedef struct pcie_write 
+        {
+            w_beat_request_t req;
+            uint64_t time;
+        } pcie_write_t;
+
+        typedef struct pcie_read
+        {
+            r_beat_request_t req;
+            uint64_t time;
+        } pcie_read_t;
+
+    private:
+        AXISlave<AXISlvPortType> axi_driver_slv;
+
+        uint32_t pcie_L;
+        double pcie_G;
+
+        uint32_t write_wait_cycles;
+        uint32_t read_wait_cycles;
+
+        std::queue<pcie_write_t> in_flight_write_requests;
+        std::queue<pcie_read_t> in_flight_read_requests;
+
+    public:
+        typedef std::function<void(uint64_t, uint8_t*, size_t)> slv_write_cb_t;
+        typedef std::function<void(uint64_t, uint8_t*, size_t)> slv_read_cb_t;
+
+    // Statistics
+    private:
+        uint32_t bytes_written;
+        uint32_t bytes_read;
+        uint64_t time_first_read;
+        uint64_t time_last_write;
+        uint64_t time_first_write;
+        uint64_t time_last_read;
+        uint32_t num_reads;
+        uint32_t num_writes;
+
+        slv_write_cb_t slv_write_cb;
+        slv_read_cb_t slv_read_cb;
+
+    public:
+        PCIeSlave(AXISlvPortType &axi_slv, uint32_t aw_buffer_size, uint32_t w_buffer_size, uint32_t ar_buffer_size, uint32_t r_buffer_size, uint32_t b_buffer_size, uint32_t pcie_L, double pcie_G)
+        : axi_driver_slv(axi_slv), pcie_L(pcie_L), pcie_G(pcie_G)
+        {
+            write_wait_cycles = 0;
+            read_wait_cycles = 0;
+
+            axi_driver_slv.set_ar_buffer(ar_buffer_size);
+            axi_driver_slv.set_aw_buffer(aw_buffer_size);
+            axi_driver_slv.set_w_buffer(w_buffer_size);
+            axi_driver_slv.set_r_buffer(r_buffer_size);
+            axi_driver_slv.set_b_buffer(b_buffer_size);
+
+            bytes_written = 0;
+            bytes_read = 0;
+            time_first_read = 0;
+            time_last_write = 0;
+            time_first_write = 0;
+            time_last_read = 0;
+            num_reads = 0;
+            num_writes = 0;
+        }
+
+        void set_slv_write_cb(slv_write_cb_t cb)
+        {
+            this->slv_write_cb = cb;
+        }
+
+        void set_slv_read_cb(slv_read_cb_t cb)
+        {
+            this->slv_read_cb = cb;
+        }
+
+    private: 
+
+        void progress_new_writes() 
+        {
+            if (write_wait_cycles > 0) {
+                write_wait_cycles--;
+                if (write_wait_cycles > 0) return;
+            }
+
+            if (axi_driver_slv.has_w_beat()) 
+            {
+                w_beat_request_t w_beat_req = axi_driver_slv.get_next_w_beat();
+
+                pcie_write_t write;
+                write.req = w_beat_req;
+                write.time = sim_time() + pcie_L;
+
+                in_flight_write_requests.push(write);
+
+                write_wait_cycles = (uint32_t) (pcie_G * w_beat_req.data_size);
+                //SIM_PRINT("PCIe write wait cycles: %u\n", write_wait_cycles);
+            }
+        }
+
+
+        void progress_in_flight_writes()
+        {
+            if (in_flight_write_requests.empty()) return;
+
+            pcie_write_t &write = in_flight_write_requests.front();
+
+            if (sim_time() >= write.time && axi_driver_slv.can_send_b_beat())
+            {
+                // TODO: consume data here!
+                assert(write.req.w_beat.w_strb>0);
+                //int fs = __builtin_clzl(write.req.w_beat.w_strb);
+                int fs = __builtin_ffsl(write.req.w_beat.w_strb) - 1;
+
+                //SIM_PRINT("PCIe got data: addr: %lx; offset: %d; actual address: %lx; size: %d (last: %u)!\n", write.req.addr, fs, write.req.addr + fs, write.req.data_size, (uint32_t) write.req.w_beat.w_last);
+                //for (int i=0; i<16; i++){ printf("%x ", ((uint32_t *) (write.req.w_beat.w_data))[i]); }
+                //uint64_t data = ((uint64_t *) write.req.w_beat.w_data)[0];
+                //printf("\n U64: %lx\n", data);
+
+                if (slv_write_cb) slv_write_cb(write.req.addr + fs, write.req.w_beat.w_data + fs, write.req.data_size);
+
+                bytes_written += write.req.data_size;
+                if (num_writes==0) time_first_write = sim_time();
+                num_writes++;
+                time_last_write = sim_time();
+
+                if (write.req.w_beat.w_last) 
+                {
+                    axi_driver_slv.send_b_beat();
+                }
+
+                in_flight_write_requests.pop();
+            }
+        }
+
+
+        void progress_new_reads()
+        {
+           if (read_wait_cycles > 0) {
+                read_wait_cycles--;
+                return;
+            }
+
+            if (axi_driver_slv.has_r_beat()) 
+            {
+                r_beat_request_t r_beat_req = axi_driver_slv.get_next_r_beat();
+
+                pcie_read_t read;
+                read.req = r_beat_req;
+                read.time = sim_time() + pcie_L;
+
+                in_flight_read_requests.push(read);
+                
+                read_wait_cycles = (uint32_t) (pcie_G * r_beat_req.data_size);
+            }
+        }
+
+
+        void progress_in_flight_reads()
+        {
+            if (in_flight_read_requests.empty()) return;
+
+            pcie_read_t &read = in_flight_read_requests.front();
+
+            if (sim_time() >= read.time && axi_driver_slv.can_send_r_beat())
+            {
+                // TODO: copy data here (memcpy in read.req.r_beat.r_data)!
+                SIM_PRINT("PCIe: got read request (data size: %d)!\n", read.req.data_size);
+                if (slv_read_cb) slv_read_cb(read.req.addr, read.req.r_beat.r_data, read.req.data_size);
+
+                bytes_read += read.req.data_size;
+                if (num_reads==0) time_first_read = sim_time();
+                num_reads++;
+                time_last_read = sim_time();
+
+                axi_driver_slv.send_r_beat(read.req.r_beat);
+                in_flight_read_requests.pop();
+            }
+        }
+
+
+    private:
+
+        void posedge()
+        {
+            //push staff on the AXI interface
+            progress_in_flight_reads();
+            progress_in_flight_writes();
+
+            //progress AXI interface
+            //axi_driver_mst.posedge();
+            axi_driver_slv.posedge();
+
+            //sample signals from AXI interface
+            progress_new_reads();
+            progress_new_writes();
+        }
+
+        void negedge()
+        {
+            //axi_driver_mst.negedge();
+            axi_driver_slv.negedge();
+        }
+
+    public: 
+        void print_stats()
+        {
+            double write_time = ((double) (time_last_write - time_first_write)) / 1000;
+            double read_time = ((double) (time_last_read - time_first_read)) / 1000;
+            double write_throghput = THROUGHPUT_1GHZ(write_time, bytes_written);            
+            double read_throghput = THROUGHPUT_1GHZ(read_time, bytes_read);            
+
+            printf("PCIe Slave:\n");
+            printf("\tWrites: beats: %d; bytes: %d; avg throughput: %.03lf Gbit/s\n", num_writes, bytes_written, write_throghput);
+            printf("\tReads: beats: %d; bytes: %d; avg throughput: %.03lf Gbit/s\n", num_reads, bytes_read, read_throghput);
+        }
+    };
+
+} // namespace PsPIN
diff --git a/hw/verilator_model/src/SimControl.hpp b/hw/verilator_model/src/SimControl.hpp
new file mode 100644
index 0000000..58c1d52
--- /dev/null
+++ b/hw/verilator_model/src/SimControl.hpp
@@ -0,0 +1,183 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include "verilated.h"
+#include "verilated_vcd_c.h"
+
+#include "SimModule.hpp"
+
+#include <vector>
+#include <functional>
+
+template<class T>
+class SimControl
+{
+private:
+    T *tb;
+    VerilatedVcdC *m_trace;
+    uint64_t m_tickcount;
+    bool trace;
+    std::vector<std::reference_wrapper<SimModule>> sim_modules;
+
+public:
+    SimControl(T *tb, const char *trace_filename) : tb(tb)
+    {
+        m_tickcount = 0;
+
+#ifdef VERILATOR_HAS_TRACE
+        trace = trace_filename != NULL;
+
+        if (trace)
+        {
+            Verilated::traceEverOn(true);
+
+            m_trace = new VerilatedVcdC;
+
+            // Initialize trace
+            tb->trace(m_trace, 99);
+            m_trace->open(trace_filename);
+            printf("trace on!\n");
+        }
+#else
+        printf("trace off!\n");
+        trace = false;
+#endif
+    }
+
+    ~SimControl()
+    {
+#ifdef VERILATOR_HAS_TRACE
+        m_trace->flush();
+        m_trace->close();
+#endif
+    }
+
+    std::vector<std::reference_wrapper<SimModule>>& get_modules()
+    {
+        return sim_modules;
+    }
+
+    void add_module(SimModule &module) 
+    {
+        sim_modules.push_back(std::ref(module));
+    }
+
+    // simulated time (ps)
+    uint64_t time() 
+    {
+        return m_tickcount*1000;
+    }
+
+    void reset()
+    {
+        tb->rst_ni = 0;
+        for (int i = 0; i < 4; i++)
+        {
+            tb->clk_i = 1;
+            tb->eval();
+            tb->clk_i = 0;
+            tb->eval();
+        }
+        tb->rst_ni = 1;
+    }
+    
+    void run_single()
+    {
+        m_tickcount++;
+
+        tb->clk_i = 1;
+        tb->eval();
+
+#ifdef VERILATOR_HAS_TRACE
+        if (trace)
+        {
+            m_trace->dump(1000 * m_tickcount);
+        }
+#endif
+        run_sim_modules_posedge();
+
+        // Allow any combinatorial logic to settle before we tick
+        // the clock.  This becomes necessary in the case where
+        // we may have modified or adjusted the inputs prior to
+        // coming into here, since we need all combinatorial logic
+        // to be settled before we call for a clock tick.
+        tb->clk_i = 1;
+        tb->eval();
+
+#ifdef VERILATOR_HAS_TRACE
+        if (trace)
+        {
+            m_trace->dump(1000 * m_tickcount + 250);
+            m_trace->flush();
+        }
+#endif
+
+        tb->clk_i = 0;
+        tb->eval();
+
+#ifdef VERILATOR_HAS_TRACE
+        if (trace)
+        {
+            m_trace->dump(1000 * m_tickcount + 500);
+        }
+#endif
+        
+        run_sim_modules_negedge();
+
+        tb->clk_i = 0;
+        tb->eval();
+
+#ifdef VERILATOR_HAS_TRACE
+        if (trace)
+        {
+            m_trace->dump(1000 * m_tickcount + 750);
+        }
+#endif
+
+    }
+
+    void run_all()
+    {
+        while (!done())
+        {
+            run_single();
+        }
+    }
+
+    bool done() 
+    {
+        return Verilated::gotFinish();
+    }
+
+private:
+    void run_sim_modules_posedge()
+    {
+        for (auto it=sim_modules.begin(); it!=sim_modules.end(); ++it)
+        {
+            it->get().posedge();
+        }
+    }
+
+    void run_sim_modules_negedge()
+    {
+        for (auto it=sim_modules.begin(); it!=sim_modules.end(); ++it)
+        {
+            it->get().negedge();
+        }
+    }
+
+
+};
diff --git a/hw/verilator_model/src/SimModule.hpp b/hw/verilator_model/src/SimModule.hpp
new file mode 100644
index 0000000..6014cb7
--- /dev/null
+++ b/hw/verilator_model/src/SimModule.hpp
@@ -0,0 +1,31 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+#include <stdint.h>
+
+#define SIM_PRINT(FORMAT, ...) printf ("[%lu][%s:%u]: " FORMAT, sim_time(), __FILE__, __LINE__, ## __VA_ARGS__)
+
+class SimModule {
+public:
+    virtual void posedge() = 0;    
+    virtual void negedge() = 0;    
+
+    virtual void print_stats() = 0;
+
+public:
+    uint64_t sim_time() {
+        return sc_time_stamp();
+    }
+};
diff --git a/hw/verilator_model/src/main.cpp b/hw/verilator_model/src/main.cpp
new file mode 100644
index 0000000..0e94385
--- /dev/null
+++ b/hw/verilator_model/src/main.cpp
@@ -0,0 +1,79 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#include "pspinsim.h"
+#include "spin.h"
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <stdint.h>
+
+//this is where the runtime SLM files are (they are flashed to L2)
+#define SLM_FILES_PATH "../sim_files/slm_files"
+#define PKT_TASK_FILE "../sim_files/tasks.csv"
+#define PKT_DATA_FILE "../sim_files/data.bin"
+
+void pkt_out(uint8_t* data, size_t len)
+{
+    printf("Got packet! (len: %lu)\n", len);
+}
+
+void pcie_slv_write(uint64_t addr, uint8_t* data, size_t len)
+{
+    printf("NIC wants to write %lu bytes to addr %lx\n", len, addr);
+}
+
+void pcie_slv_read(uint64_t addr, uint8_t* data, size_t len)
+{
+    printf("NIC wants to read %lu bytes from addr %lx\n", len, addr);
+}
+
+void pcie_mst_write_complete(void *user_ptr)
+{
+    printf("Write to NIC memory completed (user_ptr: %p)\n", user_ptr);
+}
+
+void pcie_mst_read_complete(void *user_ptr)
+{
+    printf("Read from NIC memory completed (user_ptr: %p)\n", user_ptr);
+}
+
+int main(int argc, char**argv)
+{
+    pspin_conf_t conf;
+    pspinsim_default_conf(&conf);
+    conf.slm_files_path = (char*) SLM_FILES_PATH;
+
+    pspinsim_init(argc, argv, &conf);
+
+    pspinsim_cb_set_pkt_out(pkt_out);
+    pspinsim_cb_set_pcie_slv_write(pcie_slv_write);
+    pspinsim_cb_set_pcie_slv_read(pcie_slv_read);
+    pspinsim_cb_set_pcie_mst_write_completion(pcie_mst_write_complete);
+    pspinsim_cb_set_pcie_mst_read_completion(pcie_mst_read_complete);
+
+    int ret = pspinsim_packet_trace_read(PKT_TASK_FILE, PKT_DATA_FILE);
+    if (ret!=SPIN_SUCCESS) {
+        printf("Error while reading packet trace!\n");
+        exit(1);
+    }
+
+    pspinsim_packet_eos();
+    
+    pspinsim_run();
+
+    pspinsim_fini();
+
+    return 0;
+}
diff --git a/hw/verilator_model/src/pspin.hpp b/hw/verilator_model/src/pspin.hpp
new file mode 100644
index 0000000..369efb8
--- /dev/null
+++ b/hw/verilator_model/src/pspin.hpp
@@ -0,0 +1,170 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#pragma once
+
+#include <stdint.h>
+
+#include "spin.h"
+#include "spin_hw_conf.h"
+
+#define THROUGHPUT_1GHZ(T, S) (((double)8 * S) / T)
+
+#define NI_CTRL_PORT_ASSIGN(SRC, SRC_PREFIX, DST)                                                             \
+    {                                                                                                         \
+        (DST)->her_ready_i = &((SRC)->EVALUATOR(SRC_PREFIX, ready_o));                                        \
+        (DST)->her_valid_o = &((SRC)->EVALUATOR(SRC_PREFIX, valid_i));                                        \
+        (DST)->her_o.msgid = &((SRC)->EVALUATOR(SRC_PREFIX, msgid_i));                                        \
+        (DST)->her_o.eom = &((SRC)->EVALUATOR(SRC_PREFIX, is_eom_i));                                         \
+        (DST)->her_o.her_addr = &((SRC)->EVALUATOR(SRC_PREFIX, addr_i));                                      \
+        (DST)->her_o.her_size = &((SRC)->EVALUATOR(SRC_PREFIX, size_i));                                      \
+        (DST)->her_o.her_size = &((SRC)->EVALUATOR(SRC_PREFIX, size_i));                                      \
+        (DST)->her_o.xfer_size = &((SRC)->EVALUATOR(SRC_PREFIX, xfer_size_i));                                \
+        (DST)->her_o.mpq_meta.handler_mem_addr = &((SRC)->EVALUATOR(SRC_PREFIX, meta_handler_mem_addr_i));    \
+        (DST)->her_o.mpq_meta.handler_mem_size = &((SRC)->EVALUATOR(SRC_PREFIX, meta_handler_mem_size_i));    \
+        (DST)->her_o.mpq_meta.host_mem_addr = &((SRC)->EVALUATOR(SRC_PREFIX, meta_host_mem_addr_i));          \
+        (DST)->her_o.mpq_meta.host_mem_size = &((SRC)->EVALUATOR(SRC_PREFIX, meta_host_mem_size_i));          \
+        (DST)->her_o.mpq_meta.hh_addr = &((SRC)->EVALUATOR(SRC_PREFIX, meta_hh_addr_i));                      \
+        (DST)->her_o.mpq_meta.hh_size = &((SRC)->EVALUATOR(SRC_PREFIX, meta_hh_size_i));                      \
+        (DST)->her_o.mpq_meta.ph_addr = &((SRC)->EVALUATOR(SRC_PREFIX, meta_ph_addr_i));                      \
+        (DST)->her_o.mpq_meta.ph_size = &((SRC)->EVALUATOR(SRC_PREFIX, meta_ph_size_i));                      \
+        (DST)->her_o.mpq_meta.th_addr = &((SRC)->EVALUATOR(SRC_PREFIX, meta_th_addr_i));                      \
+        (DST)->her_o.mpq_meta.th_size = &((SRC)->EVALUATOR(SRC_PREFIX, meta_th_size_i));                      \
+        (DST)->her_o.mpq_meta.scratchpad_addr[0] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_0_addr_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_size[0] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_0_size_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_addr[1] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_1_addr_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_size[1] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_1_size_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_addr[2] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_2_addr_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_size[2] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_2_size_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_addr[3] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_3_addr_i)); \
+        (DST)->her_o.mpq_meta.scratchpad_size[3] = &((SRC)->EVALUATOR(SRC_PREFIX, meta_scratchpad_3_size_i)); \
+        (DST)->pspin_active_i = &tb->pspin_active_o;                                                          \
+        (DST)->feedback_valid_i = &tb->feedback_valid_o;                                                      \
+        (DST)->feedback_ready_o = &tb->feedback_ready_i;                                                      \
+        (DST)->feedback_msgid_i = &tb->feedback_msgid_o;                                                      \
+        (DST)->feedback_her_addr_i = &tb->feedback_her_addr_o;                                                \
+        (DST)->feedback_her_size_i = &tb->feedback_her_size_o;                                                \
+        (DST)->eos_o = &tb->eos_i;                                                                            \
+    }
+
+#define NO_CMD_PORT_ASSIGN(SRC, SRC_PREFIX, DST)                                        \
+    {                                                                                   \
+        (DST)->no_cmd_req_ready_o = &((SRC)->EVALUATOR(SRC_PREFIX, req_ready_i));       \
+        (DST)->no_cmd_req_valid_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_valid_o));       \
+        (DST)->no_cmd_req_src_addr_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_src_addr_o)); \
+        (DST)->no_cmd_req_length_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_length_o));     \
+        (DST)->no_cmd_req_user_ptr_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_user_ptr_o)); \
+        (DST)->no_cmd_req_id_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_id_o));             \
+        (DST)->no_cmd_req_nid_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_nid_o));           \
+        (DST)->no_cmd_req_fid_i = &((SRC)->EVALUATOR(SRC_PREFIX, req_fid_o));           \
+        (DST)->no_cmd_resp_valid_o = &((SRC)->EVALUATOR(SRC_PREFIX, resp_valid_i));     \
+        (DST)->no_cmd_resp_id_o = &((SRC)->EVALUATOR(SRC_PREFIX, resp_id_i));           \
+    }
+
+namespace PsPIN
+{
+
+    typedef spin_ec_t mpq_meta_t;
+ 
+    typedef struct her_descr
+    {
+        uint32_t msgid;
+        uint8_t eom;
+
+        //full her descriptor
+        mem_addr_t her_addr;
+        mem_size_t her_size;
+        mem_size_t xfer_size;
+
+        mpq_meta_t mpq_meta;
+
+        //Note: this is used only between the driver and the NIC inbound engine. It 
+        //is not sent to PsPIN. 
+        uint64_t user_ptr;
+        uint64_t nic_arrival_time;
+    } __attribute__((__packed__)) her_descr_t;
+
+    typedef struct mpq_meta_p
+    {
+        //handler memory
+        mem_addr_t *handler_mem_addr;
+        mem_size_t *handler_mem_size;
+
+        //host memory
+        host_addr_t *host_mem_addr;
+        mem_size_t *host_mem_size;
+
+        //header handler
+        mem_addr_t *hh_addr;
+        mem_size_t *hh_size;
+
+        //payload handler
+        mem_addr_t *ph_addr;
+        mem_size_t *ph_size;
+
+        //completion (aka tail) handler
+        mem_addr_t *th_addr;
+        mem_size_t *th_size;
+
+        //L1 scratchpads
+        mem_addr_t *scratchpad_addr[NUM_CLUSTERS];
+        mem_size_t *scratchpad_size[NUM_CLUSTERS];
+
+    } __attribute__((__packed__)) mpq_meta_p_t;
+
+    typedef struct her_descr_p
+    {
+        uint16_t *msgid;
+        uint8_t *eom;
+
+        //full her descriptor
+        mem_addr_t *her_addr;
+        mem_size_t *her_size;
+        mem_size_t *xfer_size;
+
+        mpq_meta_p_t mpq_meta;
+    } __attribute__((__packed__)) her_descr_p_t;
+
+    typedef struct ni_control_port
+    {
+        uint8_t *her_valid_o;
+        uint8_t *her_ready_i;
+        her_descr_p_t her_o;
+        uint8_t *pspin_active_i;
+        uint8_t *feedback_valid_i;
+        uint8_t *feedback_ready_o;
+        uint16_t *feedback_msgid_i;
+        uint32_t *feedback_her_addr_i;
+        uint32_t *feedback_her_size_i;
+        uint8_t *eos_o;
+    } ni_control_port_t;
+
+    typedef struct no_cmd_port
+    {
+        // Request
+        uint8_t *no_cmd_req_ready_o;
+        uint8_t *no_cmd_req_valid_i;
+        uint64_t *no_cmd_req_src_addr_i;
+        uint32_t *no_cmd_req_length_i;
+        uint64_t *no_cmd_req_user_ptr_i;
+        uint8_t *no_cmd_req_id_i;
+        uint32_t *no_cmd_req_nid_i;
+        uint32_t *no_cmd_req_fid_i;
+
+        // Response
+        uint8_t *no_cmd_resp_valid_o;
+        uint8_t *no_cmd_resp_id_o;
+    } no_cmd_port_t;
+
+} // namespace PsPIN
diff --git a/hw/verilator_model/src/pspinsim.cpp b/hw/verilator_model/src/pspinsim.cpp
new file mode 100644
index 0000000..771bb21
--- /dev/null
+++ b/hw/verilator_model/src/pspinsim.cpp
@@ -0,0 +1,335 @@
+// Copyright 2020 ETH Zurich
+// 
+// Licensed under the Apache License, Version 2.0 (the "License");
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+// 
+//     http://www.apache.org/licenses/LICENSE-2.0
+// 
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <elf.h>
+#include <sys/stat.h>
+#include <sys/mman.h>
+
+#include "Vpspin_verilator.h"
+#include "verilated.h"
+#include "verilated_vcd_c.h"
+#include "AXIPort.hpp"
+#include "NICInbound.hpp"
+#include "NICOutbound.hpp"
+#include "PCIeSlave.hpp"
+#include "PCIeMaster.hpp"
+#include "SimControl.hpp"
+
+#include "pspinsim.h"
+#include "spin.h"
+#include "pspin.hpp"
+
+#define VCD_FILE "waves.vcd"
+
+
+#define DEFAULT_NI_AXI_AW_BUFFER 32
+#define DEFAULT_NI_AXI_W_BUFFER 32
+#define DEFAULT_NI_AXI_B_BUFFER 32
+
+#define NETWORK_G_200G 0.037252
+#define NETWORK_G_400G 0.018626
+#define PCIE_G_5_16 0.014782
+
+#define DEFAULT_NO_AXI_AR_BUFFER 32
+#define DEFAULT_NO_AXI_R_BUFFER 32
+//#define DEFAULT_NO_NETWORK_G NETWORK_G_200G
+#define DEFAULT_NO_NETWORK_G 0 
+#define DEFAULT_NO_MAX_PKT_SIZE 2048
+#define DEFAULT_NO_NET_PKT_QUEUE_LEN 32
+
+#define DEFAULT_PCIE_SLV_AW_BUFFER_SIZE 32
+#define DEFAULT_PCIE_SLV_W_BUFFER_SIZE 32
+#define DEFAULT_PCIE_SLV_AR_BUFFER_SIZE 32
+#define DEFAULT_PCIE_SLV_B_BUFFER_SIZE 32
+#define DEFAULT_PCIE_SLV_R_BUFFER_SIZE 32
+#define DEFAULT_PCIE_SLV_L 2
+#define DEFAULT_PCIE_SLV_G PCIE_G_5_16
+
+#define PATH_MAX 1024
+
+using namespace PsPIN;
+
+AXIPort<uint32_t, uint64_t> ni_mst;
+ni_control_port_t ni_control;
+AXIPort<uint32_t, uint64_t> no_mst;
+no_cmd_port_t no_cmd;
+AXIPort<uint64_t, uint64_t> pcie_slv_port;
+AXIPort<uint32_t, uint64_t> pcie_mst_port;
+
+SimControl<Vpspin_verilator> *sim;
+NICInbound<AXIPort<uint32_t, uint64_t>> *ni;
+NICOutbound<AXIPort<uint32_t, uint64_t>> *no;
+PCIeSlave<AXIPort<uint64_t, uint64_t>> *pcie_slv;
+PCIeMaster<AXIPort<uint32_t, uint64_t>> *pcie_mst;
+
+char slm_path[PATH_MAX];
+
+double sc_time_stamp()
+{   // Called by $time in Verilog
+    return sim->time();
+}
+
+const char* get_slm_path()
+{
+    return slm_path;
+}
+
+int pspinsim_default_conf(pspin_conf_t *conf)
+{
+    conf->slm_files_path = NULL;
+    conf->ni_conf.axi_aw_buffer = DEFAULT_NI_AXI_AW_BUFFER;
+    conf->ni_conf.axi_w_buffer = DEFAULT_NI_AXI_W_BUFFER;
+    conf->ni_conf.axi_b_buffer = DEFAULT_NI_AXI_B_BUFFER;
+
+    conf->no_conf.axi_ar_buffer = DEFAULT_NO_AXI_AR_BUFFER;
+    conf->no_conf.axi_r_buffer = DEFAULT_NO_AXI_R_BUFFER;
+    conf->no_conf.network_G = DEFAULT_NO_NETWORK_G;
+    conf->no_conf.max_pkt_size = DEFAULT_NO_MAX_PKT_SIZE;
+    conf->no_conf.max_network_queue_len = DEFAULT_NO_NET_PKT_QUEUE_LEN;
+
+    conf->pcie_slv_conf.axi_aw_buffer = DEFAULT_PCIE_SLV_AW_BUFFER_SIZE;
+    conf->pcie_slv_conf.axi_w_buffer = DEFAULT_PCIE_SLV_W_BUFFER_SIZE;
+    conf->pcie_slv_conf.axi_ar_buffer = DEFAULT_PCIE_SLV_AR_BUFFER_SIZE;
+    conf->pcie_slv_conf.axi_b_buffer = DEFAULT_PCIE_SLV_B_BUFFER_SIZE;
+    conf->pcie_slv_conf.axi_r_buffer = DEFAULT_PCIE_SLV_R_BUFFER_SIZE;
+    conf->pcie_slv_conf.pcie_L = DEFAULT_PCIE_SLV_L;
+    conf->pcie_slv_conf.pcie_G = DEFAULT_PCIE_SLV_G;
+
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_init(int argc, char **argv, pspin_conf_t *conf) 
+{
+    Verilated::commandArgs(argc, argv);
+    Vpspin_verilator *tb = new Vpspin_verilator();
+    sim = new SimControl<Vpspin_verilator>(tb, VCD_FILE);
+
+    pspin_conf_t default_conf;
+    if (conf==NULL) {
+        pspinsim_default_conf(&default_conf);
+        conf = &default_conf;
+    }
+
+    // Define ports
+    AXI_MASTER_PORT_ASSIGN(tb, ni_slave, &ni_mst);
+    NI_CTRL_PORT_ASSIGN(tb, her, &ni_control)    
+    AXI_MASTER_PORT_ASSIGN(tb, no_slave, &no_mst);
+    NO_CMD_PORT_ASSIGN(tb, nic_cmd, &no_cmd);
+    AXI_SLAVE_PORT_ASSIGN(tb, host_master, &pcie_slv_port);
+    AXI_MASTER_PORT_ASSIGN(tb, host_slave, &pcie_mst_port);
+
+    // Instantiate simulation-only modules
+    ni = new NICInbound<AXIPort<uint32_t, uint64_t>>(ni_mst, ni_control, L2_PKT_BUFF_START, L2_PKT_BUFF_SIZE);
+    no = new NICOutbound<AXIPort<uint32_t, uint64_t>>(no_mst, no_cmd, conf->no_conf.network_G, conf->no_conf.max_pkt_size, conf->no_conf.max_network_queue_len);
+    pcie_slv = new PCIeSlave<AXIPort<uint64_t, uint64_t>>(pcie_slv_port, conf->pcie_slv_conf.axi_aw_buffer, conf->pcie_slv_conf.axi_w_buffer, conf->pcie_slv_conf.axi_ar_buffer, conf->pcie_slv_conf.axi_r_buffer, conf->pcie_slv_conf.axi_b_buffer, conf->pcie_slv_conf.pcie_L, conf->pcie_slv_conf.pcie_G);
+    pcie_mst = new PCIeMaster<AXIPort<uint32_t, uint64_t>>(pcie_mst_port);
+
+    // Add simulation only modules
+    sim->add_module(*ni);
+    sim->add_module(*no);
+    sim->add_module(*pcie_slv);
+    sim->add_module(*pcie_mst);
+
+    //before the reset!    
+    char *slm_files_path = conf->slm_files_path;
+    if (slm_files_path==NULL) {
+        char *pspin_hw_env = getenv("PSPIN_HW");
+        if (pspin_hw_env == NULL) {
+            printf("Error: you need to either specify where to read SLM files from or set PSPIN_HW env var and put slm files in sim_files/slm_files/!\n");
+            return SPIN_ERR;
+        }
+        snprintf(slm_path, PATH_MAX, "%s/sim_files/slm_files/", pspin_hw_env);
+    } else {
+        snprintf(slm_path, PATH_MAX, "%s/", slm_files_path);
+    }
+
+    // Send reset signal
+    sim->reset();
+
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_run()
+{
+    // Main loop
+    sim->run_all();
+
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_run_tick(uint8_t* done_flag)
+{
+    // Single step of the main loop
+    *done_flag = 0;
+    sim->run_single();
+    if (sim->done()) *done_flag = 1;
+
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_fini() 
+{
+    printf("\n###### Statistics ######\n");
+    for (auto it = sim->get_modules().begin(); it != sim->get_modules().end(); ++it){
+        it->get().print_stats();
+        printf("----------------------------------\n");
+    }
+    delete sim;
+    
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_packet_trace_read(const char* pkt_file_path, const char* data_file_path)
+{
+    return ni->read_trace(pkt_file_path, data_file_path);
+}
+
+int pspinsim_packet_add(spin_ec_t* ec, uint32_t msgid, uint8_t* pkt_data, size_t pkt_len, size_t pkt_l1_len, uint8_t eom, uint32_t wait_cycles, uint64_t user_ptr)
+{
+    her_descr_t her;
+    memcpy(&(her.mpq_meta), ec, sizeof(spin_ec_t));
+
+    her.msgid = msgid;
+    her.eom = eom;
+    her.her_addr = 0; //will be assigned later
+    her.her_size = pkt_len;
+    her.xfer_size = pkt_l1_len;
+    her.user_ptr = user_ptr;
+
+    return ni->add_packet(her, pkt_data, pkt_len, wait_cycles);
+}
+
+int pspinsim_packet_eos()
+{
+    ni->set_eos();
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_cb_set_pkt_out(pkt_out_cb_t cb)
+{
+    NICOutbound<AXIPort<uint32_t, uint64_t>>::out_packet_cb_t f(cb);   
+    no->set_packet_out_cb(f);
+    return SPIN_SUCCESS;
+}
+
+
+int pspinsim_cb_set_pcie_slv_write(pcie_slv_write_cb_t cb)
+{
+    PCIeSlave<AXIPort<uint64_t, uint64_t>>::slv_write_cb_t f(cb);
+    pcie_slv->set_slv_write_cb(f);
+    return SPIN_SUCCESS;
+}
+
+
+int pspinsim_cb_set_pcie_slv_read(pcie_slv_read_cb_t cb)
+{
+    PCIeSlave<AXIPort<uint64_t, uint64_t>>::slv_read_cb_t f(cb);
+    pcie_slv->set_slv_read_cb(f);
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_cb_set_pcie_mst_write_completion(pcie_mst_write_cb_t cb)
+{
+    PCIeMaster<AXIPort<uint32_t, uint64_t>>::mst_write_cb_t f(cb);
+    pcie_mst->set_mst_write_cb(f);
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_cb_set_pcie_mst_read_completion(pcie_mst_read_cb_t cb)
+{
+    PCIeMaster<AXIPort<uint32_t, uint64_t>>::mst_read_cb_t f(cb);
+    pcie_mst->set_mst_read_cb(f);
+    return SPIN_SUCCESS;
+}
+
+int pspinsim_cb_set_pkt_feedback(pkt_feedback_cb_t cb)
+{
+    NICInbound<AXIPort<uint32_t, uint64_t>>::pkt_feedback_cb_t f(cb);   
+    ni->set_feedback_cb(f);
+    return SPIN_SUCCESS;
+}
+
+/* sPIN API functions (these are inteded to be into the actual API, no simulation) */
+int spin_nicmem_write(spin_nic_addr_t addr, void *data, size_t size, void* user_ptr)
+{
+    pcie_mst->nic_mem_write(addr, (uint8_t*) data, size, user_ptr);
+    return SPIN_SUCCESS;
+}
+
+int spin_nicmem_read(spin_nic_addr_t addr, void *data, size_t size, void* user_ptr)
+{
+    pcie_mst->nic_mem_read(addr, (uint8_t*) data, size, user_ptr);
+    return SPIN_SUCCESS;
+}
+
+
+// this will be swapped with Timo's stuff
+int spin_find_handler_by_name(char *binfile, char* handler_name, spin_nic_addr_t *handler_addr, size_t *handler_size)
+{
+    struct stat sb;
+    FILE *f = fopen(binfile, "rb");
+    int fno = fileno(f);
+    fstat(fno, &sb);
+
+    Elf32_Ehdr *elf_ptr = (Elf32_Ehdr*) mmap(NULL, sb.st_size, PROT_READ, MAP_PRIVATE, fno, 0);
+    uint32_t num_sections = elf_ptr->e_shnum;
+
+    Elf32_Shdr *section_header_table = (Elf32_Shdr *)(((uint8_t *)elf_ptr) + elf_ptr->e_shoff);
+
+    Elf32_Shdr *section_header_string_table = &(section_header_table[elf_ptr->e_shstrndx]);
+    char *sec_string_table = (char *)(((uint8_t *)elf_ptr) + section_header_string_table->sh_offset);
+
+    //find string table for the symbols
+    char *sym_string_tab = NULL;
+    for (int i = 0; i < num_sections; i++)
+    {
+        //printf("section: %s\n", sec_string_table + section_header_table[i].sh_name);
+        char *sec_name = sec_string_table + section_header_table[i].sh_name;
+        if (!strcmp(sec_name, ".strtab"))
+        {
+            sym_string_tab = (char *)(((uint8_t *)elf_ptr) + section_header_table[i].sh_offset);
+        }
+    }
+    assert(sym_string_tab != NULL);
+
+    for (int i = 0; i < num_sections; i++)
+    {
+        if (section_header_table[i].sh_type == SHT_SYMTAB)
+        {
+            //printf("sh type: %u; sh addr: %x\n", section_header_table[i].sh_type, section_header_table[i].sh_addr);
+
+            Elf32_Sym *symbol_table = (Elf32_Sym *)(((uint8_t *)elf_ptr) + section_header_table[i].sh_offset);
+            uint32_t num_symbols = section_header_table[i].sh_size / sizeof(Elf32_Sym);
+
+            for (int j = 0; j < num_symbols; j++)
+            {
+                char *sym_name = sym_string_tab + symbol_table[j].st_name;
+
+                if (!strcmp(sym_name, handler_name))
+                {
+                    *handler_addr = symbol_table[j].st_value;
+                    *handler_size = 4096;
+                    break;
+                }
+            }
+        }
+    }
+
+    munmap(elf_ptr, sb.st_size);
+    fclose(f);
+
+    return SPIN_SUCCESS;
+}
diff --git a/hw/verilator_model/start_sim.sh b/hw/verilator_model/start_sim.sh
new file mode 100755
index 0000000..b57e152
--- /dev/null
+++ b/hw/verilator_model/start_sim.sh
@@ -0,0 +1,9 @@
+#/bin/bash
+
+sim=pspin_release
+
+if [ "$1" -eq "1" ]; then
+    sim=pspin_debug
+fi
+
+stdbuf -oL ${PSPIN_HW}/${PSPIN_SIM}/bin/$sim | tee transcript
diff --git a/sourceme-template.sh b/sourceme-template.sh
new file mode 100644
index 0000000..3df862a
--- /dev/null
+++ b/sourceme-template.sh
@@ -0,0 +1,16 @@
+#ModelSim
+#export PSPIN_SIM="modelsim_model"
+
+#Verilator
+export PSPIN_SIM="verilator_model"
+
+#Update these!
+export RISCV_GCC=
+export PSPIN_HW=
+export PSPIN_RT=
+
+#Don't change
+export TARGET_VSIM=${PSPIN_HW}/$PSPIN_SIM
+export LD_LIBRARY_PATH=$LD_LIBRARY_PATH:/${PSPIN_HW}/verilator_model/lib/
+export TRACE_DIR="./"
+
diff --git a/sw/pulp-sdk/archi/.gitignore b/sw/pulp-sdk/archi/.gitignore
new file mode 100644
index 0000000..fce4f97
--- /dev/null
+++ b/sw/pulp-sdk/archi/.gitignore
@@ -0,0 +1,6 @@
+*~
+build
+build.log
+.sconsign.dblite
+include/archi/chips/gap9/memory_map.h
+include/archi/chips/vega/memory_map.h
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/LICENSE b/sw/pulp-sdk/archi/LICENSE
new file mode 100644
index 0000000..f433b1a
--- /dev/null
+++ b/sw/pulp-sdk/archi/LICENSE
@@ -0,0 +1,177 @@
+
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
diff --git a/sw/pulp-sdk/archi/Makefile b/sw/pulp-sdk/archi/Makefile
new file mode 100644
index 0000000..64e6591
--- /dev/null
+++ b/sw/pulp-sdk/archi/Makefile
@@ -0,0 +1,69 @@
+build:
+	scons
+
+clean:
+	rm -f .sconsign.dblite
+	scons -c
+
+hwce_v4:
+	regmap --name=hwce --input-xls=doc/hwce/HWCE_v4_reference.xlsx --header=include/archi/hwce/hwce_v4.h
+
+hwce_v5:
+	regmap --name=hwce --input-xls=doc/hwce/HWCE_v5_reference.xlsx --header=include/archi/hwce/hwce_v5.h
+
+mchan_v7:
+	regmap --name=mchan --input-xls=doc/mchan/CL_DMA_v7_reference.xlsx --header=include/archi/dma/mchan_v7.h
+
+udma_mram_v1:
+	regmap --name=udma_mram --input-xls=doc/udma/MRAM_reference.xlsx --header=include/archi/udma/mram/udma_mram_v1.h
+	
+udma_memcpy_v1:
+	regmap --name=udma_memcpy --input-xls=doc/udma/MEMCPY_v1_reference.xlsx --header=include/archi/udma/memcpy/v1/udma_memcpy_v1
+	
+udma_i2s_v2:
+	regmap --name=udma_i2s --input-xls=doc/udma/i2s/I2S_V2_reference.xlsx --header=include/archi/udma/i2s/udma_i2s_v2.h
+	
+udma_i2s_v3:
+	regmap --name=udma_i2s --input-xls=doc/udma/i2s/I2S_V3_reference.xlsx --header=include/archi/udma/i2s/v3/udma_i2s_v3
+	
+udma_cpi_v1:
+	regmap --name=udma_cpi --input-xls=doc/udma/CAM_CPI_V1_reference.xlsx --header=include/archi/udma/cpi/udma_cpi_v1.h
+	
+udma_hyper_v2:
+	regmap --name=hyper --input-xls=doc/HYPER_V2_reference.xlsx --header=include/archi/udma/hyper/udma_hyper_v2.h
+	
+pmu_v3:
+	regmap --name=maestro  --input-json=ips/pmu/pmu_v3.json           --header=include/archi/maestro/maestro_v3.h
+	
+gpio_v3:
+	regmap --name=gpio  --input-xls=doc/gpio/APB_GPIO_V3_reference.xlsx           --header=include/archi/gpio/gpio_v3.h
+	
+pwm_v1:
+	regmap --name=pwm  --input-xls=doc/pwm/pwm_v1.xlsx           --header=include/archi/pwm/v1/pwm_v1
+
+vega.apb_soc_ctrl:
+	regmap --name=apb_soc  --input-xls=doc/vega/APB_SOC_CTRL_reference.xlsx  --header=include/archi/chips/vega/apb_soc_ctrl.h
+
+gap9: udma_i2s_v3
+
+vega: udma_i2s_v2 pmu_v3 udma_hyper_v2 mchan_v7 udma_mram_v1 hwce_v5 gpio_v3 vega.apb_soc_ctrl udma_cpi_v1
+	regmap --name=pmu      --input-json=chips/vega/pmu.json           --header=include/archi/chips/vega/pmu.h
+
+gap: hwce_v4 udma_memcpy_v1 pwm_v1
+	regmap --name=apb_soc  --input-xls doc/gap/APB_SOC_CTRL_reference.xlsx    --header=include/archi/chips/gap/apb_soc.h
+
+pulpissimo: udma_i2s_v2
+	regmap --name=apb_soc  --input-xls=doc/PULPISSIMO_APB_SOC_CTRL_reference.xlsx  --header=include/archi/chips/pulpissimo/apb_soc_ctrl.h
+
+gen:
+	regmap --name=itc      --input-json=ips/itc/itc_v1.json           --header=include/archi/itc/itc_v1.h
+	regmap --name=udma_i2s --input-xls=doc/I2S_V1_reference.xlsx      --header=include/archi/udma/i2s/udma_i2s_v1_new.h
+	regmap --name=maestro  --input-json=ips/pmu/pmu_v2.json           --header=include/archi/maestro/maestro_v2_new.h
+	regmap --name=pmu      --input-json=chips/wolfe/pmu.json           --header=include/archi/chips/wolfe/pmu.h
+	regmap --name=maestro  --input-json=ips/pmu/pmu_v1.json           --header=include/archi/maestro/maestro_v1_new.h
+	regmap --name=timer    --input-xls=doc/TIMER_UNIT_reference.xlsx  --header=include/archi/timer/timer_v2.h
+	regmap --name=rtc      --input-xls=doc/RTC_UNIT_reference.xlsx    --header=include/archi/rtc/rtc_v2.h
+	regmap --name=apb_soc  --input-xls=doc/WOLFE_APB_SOC_CTRL_reference.xlsx  --header=include/archi/chips/wolfe/apb_soc_ctrl_new.h
+	regmap --name=gpio     --input-xls=doc/APB_GPIO_reference.xlsx    --header=include/archi/gpio/gpio_v2_new.h
+
+.PHONY: build clean gen
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/SConstruct b/sw/pulp-sdk/archi/SConstruct
new file mode 100644
index 0000000..74f3827
--- /dev/null
+++ b/sw/pulp-sdk/archi/SConstruct
@@ -0,0 +1,207 @@
+import os
+import subprocess
+import shlex
+import pulp_config as plpconfig
+import SCons.Util
+
+install_dir = os.environ.get('INSTALL_DIR')
+target_install_dir = os.environ.get('TARGET_INSTALL_DIR')
+
+if install_dir is None:
+  install_dir = 'install'
+
+if target_install_dir is None:
+  target_install_dir = 'install'
+
+files = [ 'archi/pulp_defs.h', 'archi/pulp.h', 'archi/utils.h' ]
+files.append('archi/gvsoc/gvsoc.h')
+
+try:
+  files += subprocess.check_output(shlex.split('plpfiles copy --item=archi_files')).decode('UTF-8').split()
+except subprocess.CalledProcessError as e:
+  print (e.output)
+  raise
+
+configs = plpconfig.get_configs_from_env()
+
+def append_file(file):
+  global files
+  if not file in files:
+    files.append(file)
+
+def append_archi_files(file):
+  append_file(file + '.h')
+  append_file(file + '_accessors.h')
+  append_file(file + '_constants.h')
+  append_file(file + '_groups.h')
+  append_file(file + '_gvsoc.h')
+  append_file(file + '_macros.h')
+  append_file(file + '_regfields.h')
+  append_file(file + '_regmap.h')
+  append_file(file + '_regs.h')
+  append_file(file + '_structs.h')
+
+
+for config in configs:
+
+  # The old system is storing the path to archi files in the json file
+  # This has to be migrated so that only IP information is stored in the
+  # json file and this build system is them copying the archi files according
+  # to the IP information found in the json file.
+
+  chip = config.get('**/chip/pulp_chip_family').get()
+
+  # UDMA I2S
+  udma_i2s = config.get_child_int('**/udma/i2s/version')
+  if udma_i2s is not None:
+    if udma_i2s == 1:
+      append_file('archi/udma/i2s/udma_i2s_v%d_new.h' % udma_i2s)
+    else:
+      if udma_i2s >= 3:
+        append_archi_files('archi/udma/i2s/v%d/udma_i2s_v%d' % (udma_i2s, udma_i2s))
+      else:
+        append_file('archi/udma/i2s/udma_i2s_v%d.h' % udma_i2s)
+
+  # UDMA CPI
+  udma_cpi = config.get_child_int('**/udma/cpi/version')
+  if udma_cpi is not None:
+    append_file('archi/udma/cpi/udma_cpi_v%d.h' % udma_cpi)
+    if udma_cpi == 1:
+      append_file('archi/udma/cpi/udma_cpi_v%d_old.h' % udma_cpi)
+
+  # UDMA HYPER
+  udma_hyper = config.get_child_int('**/udma/hyper/version')
+  if udma_hyper is not None:
+    append_file('archi/udma/hyper/udma_hyper_v%d.h' % udma_hyper)
+
+  # UDMA MEMCPY
+  udma_memcpy = config.get_child_int('**/udma/tcdm/version')
+  if udma_memcpy is not None:
+    append_archi_files('archi/udma/memcpy/v1/udma_memcpy_v%d' % udma_memcpy)
+
+
+  # UDMA MRAM
+  udma_mram = config.get_child_int('**/udma/mram/version')
+  if udma_mram is not None:
+    append_file('archi/udma/mram/udma_mram_v%d.h' % udma_mram)
+
+
+
+  # HWCE
+  hwce = config.get_child_int('**/hwce/version')
+  if hwce is not None:
+    append_file('archi/hwce/hwce_v%d.h' % hwce)
+    if hwce == 4:
+      append_file('archi/hwce/hwce_v%d_old.h' % hwce)
+
+
+  # RTC
+  rtc = config.get('**/soc/rtc')
+  if rtc is None:
+    rtc = config.get('**/chip/rtc')
+  if rtc is not None:
+    rtc_version = config.get_child_int('**/rtc/version')
+    if rtc_version == 1 or rtc_version is None:
+      append_file('archi/vendors/dolphin/rtc.h')
+    else:
+      append_file('archi/rtc/rtc_v%d.h' % (rtc_version))
+  
+  # PMU
+  pmu = config.get_child_int('**/soc/pmu/version')
+  if pmu is None:
+    pmu = config.get_child_int('**/chip/pmu/version')
+
+  if pmu is not None:
+    append_file('archi/maestro/maestro_v1_new.h')
+    if pmu >= 3:
+      append_file('archi/maestro/maestro_v%d.h' % pmu)
+    else:
+      append_file('archi/maestro/maestro_v%d.h' % pmu)
+      append_file('archi/maestro/maestro_v%d_new.h' % pmu)
+
+  # ITC
+  itc = config.get_child_int('**/soc/fc_itc/version')
+  if itc is not None:
+    append_file('archi/itc/itc_v%d.h' % itc)
+
+  # GPIO
+  gpio = config.get_child_int('**/gpio/version')
+  if gpio is not None:
+    append_file('archi/gpio/gpio_v%d.h' % gpio)
+    if gpio == 2:
+      append_file('archi/gpio/gpio_v%d_new.h' % gpio)
+
+  # TIMER
+  timer = config.get_child_int('**/timer/version')
+  if timer is not None:
+    append_file('archi/timer/timer_v%d.h' % timer)
+
+
+  # Chip specific files can be included here
+  if chip == 'vega':
+    append_file('archi/pwm/pwm_v1.h')
+    append_file('archi/chips/vega/apb_soc_ctrl.h')
+    append_file('archi/chips/vega/pmu.h')
+  elif chip == 'gap9':
+    append_file('archi/pwm/pwm_v1.h')
+    append_file('archi/chips/gap9/apb_soc_ctrl.h')
+    append_file('archi/chips/gap9/pmu.h')
+  elif chip == 'pulpissimo':
+    append_file('archi/chips/pulpissimo/apb_soc_ctrl.h')
+  elif chip == 'pulp':
+    append_file('archi/chips/pulp/apb_soc_ctrl.h')
+  elif chip == 'gap':
+    append_file('archi/pwm/pwm_v1.h')
+    append_archi_files('archi/pwm/v1/pwm_v1')
+  elif chip == 'wolfe':
+    append_archi_files('archi/pwm/v1/pwm_v1')
+    append_file('archi/pwm/pwm_v1.h')
+    append_file('archi/chips/wolfe/pmu.h')
+    append_file('archi/chips/wolfe/apb_soc.h')
+    append_file('archi/chips/wolfe/apb_soc_ctrl_new.h')
+  elif chip == 'wolfe':
+    append_file('archi/pwm/pwm_v1.h')
+  elif chip == 'vivosoc3':
+    append_file('archi/chips/vivosoc3/fll.h')
+    append_file('archi/chips/vivosoc3/freq.h')
+  elif chip == 'vivosoc3_5':
+    append_file('archi/chips/vivosoc3_5/fll.h')
+    append_file('archi/chips/vivosoc3_5/freq.h')
+  elif chip == 'vivosoc3_1':
+    append_file('archi/chips/vivosoc3_1/fll.h')
+    append_file('archi/chips/vivosoc3_1/freq.h')
+  elif chip == 'vivosoc4':
+    append_file('archi/chips/vivosoc4/fll.h')
+    append_file('archi/chips/vivosoc4/freq.h')
+
+
+  if chip == 'vega' or chip == 'gap9':
+    out_file_path = 'archi/chips/%s/memory_map.h' % chip
+
+    try:
+        os.makedirs(os.path.dirname(out_file_path))
+    except:
+        pass
+
+    with open('include/' + out_file_path, 'w') as out_file:
+      with open('include/archi/chips/%s/memory_map.h.in' % chip, 'r') as in_file:
+        content = in_file.read()
+
+        content = content.replace('@l2_shared_size@', config.get_int('**/l2_shared/size'))
+
+        out_file.write(content)
+
+        append_file(out_file_path)
+
+
+
+
+targets = []
+
+for file in files:
+  file_path = os.path.join('include', file)
+  targets.append(InstallAs(os.path.join(install_dir, file_path), file_path))
+  targets.append(InstallAs(os.path.join(target_install_dir, file_path), file_path))
+
+
+Default(targets)
diff --git a/sw/pulp-sdk/archi/doc/APB_GPIO_reference.xlsx b/sw/pulp-sdk/archi/doc/APB_GPIO_reference.xlsx
new file mode 120000
index 0000000..8d3d62f
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/APB_GPIO_reference.xlsx
@@ -0,0 +1 @@
+../../../rtl/gap/docs/IP_REFERENCES/APB_GPIO_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/CL_EVENT_UNIT_reference.xlsx b/sw/pulp-sdk/archi/doc/CL_EVENT_UNIT_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..5b8a45bc2a2b0c89279d307761d6a74761e38f03
GIT binary patch
literal 35270
zcmbTc1yG&c(lr>|H8=_G?!nz9IOO2&?(XjH?jC}>I~*WLaJS$VAov`3@BRKeGxgn?
znxyIpoUC4}S9kCIY<8j`0|ANg0TveaL)bSYxex#G3jy@Cu7k0aBO}AxvpS*oYd;fW
z$hl_(%^mxiAZ&g~yR2k8F&jY-nGJqpc;P_c)vf49bj0Yo{up~7-xq`8by*v_btVcK
zop4n^ICv+8p?B%P_=~+eBL}d+X9$f`LdjNy#vxW-`p?9c&{&bDQ=ByX?`t`kpI`@u
zCq^Im1VbIPRb5$LjKcPV04GuC_NHnDi@uN@L2}lX>^4$_pFH?kx7A4!iCspdWedGZ
zIXlpij6>kv*Nwef$2ZQCkZ}>2B<0XjiTBS&ux6WMh@X?j57W{<wzcj%*ctqR26mta
zF_}7f%8`0Y%AVz7erDB`j?~C`8sGn@AOiy%oWYiH1}efN_=gV)|7)2(f)GZwh6)b0
zc8-jO&W=vD)(mdeR*kcAwgF5yFc**fP=}v26;u%QFxYrbY6nt1)g#yfo6IZm0k>=F
zA-{hb&92O*KKY&|a%A}aN_H%eX6-fHL_)Qrq9ieWLJeGVIsNKih_ugD16j&!Rt9~&
zOYNa5tYnNcA0xNP4PDIa0G&@kUj2h$(bz^EKHtLXMB#HD6}-3^#mJA6RYAghW-<wD
z(bF-RPrt8BD6bbrwBl}^Ji4umfHDP+ZaWx_`tFEbbwt3r4^TDT@X8A!>oZ89TLWUs
zK~KfGHT{D}_?&fXClH}K%j;gmdtJwg(Y)yZa)AcL@Gk^;#KLGDU&U&%U(HcGS9I(|
zMirT7ojCEyKbuFk+ZX0|HbpCA?woVeGYd?2h-?IvO`h1gf8qSSmHKOSw0fjAA4Pna
zuZ_5+pgh`xiL=#@T<tWo^R)N)i;NGb;xMpW4dwVkU>`nILj1Q5p#EnE^zH24%AXwv
z1WhYy&^fP|(M`r;IFU;74tx-&YJiB~Dv6=32I(vHy2{~-p`eB5ep4a9yPegmom2CZ
zzBI+(m^n;RC^yW8%g30Go2k7F47lQj8EBNxTtXz8_Wio0sQSVX<s*=}+zx_K_|l2o
zeu?E{O;eLN6qL;4=JNfVcu?{}KxE#TkRK_10h{c<S#tb$V_Uekee=1?a$jdWeIwE-
z-B1`b!ihLLqr3&pJ$D4zs=B5o0oS28)r#nj)CQ*fly3K(!siuj7L_KAtUfv+vCcdV
z&4crOamrr)!Wyi@YO(b{+N?M`hwMGdzj{Hu)vDm^59Hgl`hx29zfUXLf7Z&-*1`C#
zSl&w7@_kGg-goMB-h|faMCOZ<a~EXcaH!F?jqQTY#~HU*H|M9&nPmgbo>N?Wca=M%
z`E&)JIlt2;qOTj0ffrV2WjafzM4I!G#7mev092rr93bT>mVn;?`7|(7HFcW`fw2Mc
zm%>X)R;bl^bCpO*Gj{=fkPfP?N(Pc^85-sMdw6EKKZxnUj2RSXmYJHeNx3xlE9x6G
z)!Cq13ls$5p!xRrzIHdl*8EW?WSa=Cn{#WhQ(aETe%N%TTs^<*^q!FvdClsY%-IK)
z{ouH%z=*T*vJs_%K_`w4@aIgnOi$h2vS%g-<X-Ae09H*A_))FM&|f%8y4M#%N?RP3
zDqtg7zD06Z?K@tKnMZCV0YqLt2<u4JuZMJ+>TU0J#5*Z?{}lGf3SRlnwtF|cX%A(I
zPdl~vniy@s5#e698LrnHfWkmwiIg#h?9%oUfZJ^-w}f2wc)N0kqTq&CAtM}xhrrou
z{rAAoME9*-_FoHk>_DyB{jZw~9;jVzR*e5_!>+atmIk)AmTxV4-;z7$e%SOAp+ax+
z$?LD_81jVgs0;xLqyZ~`z)<<|X*r09tgmm2E#|qEg1ALxe<S}r&#YPZmNmQz8A6s;
z8kt2zPts}(JfZF&$R(gzWRHBnmDqp!NDFQK@l`?tzK`o!GHef=(nPsf@gehTdN`ME
zMvmE#e3gWf5kP8!7b2r_Vs~1JDU>60*X`%uT&sC!h~dud1GwUL=74XmxIZ66O+1`1
zx{l`#KD6?6wH*9)HU6qb)F#ktJHFEu!y5z;AHpD>pkXn=?W-a+R3nzf#jQuy=ZI%E
zhE*0DvJy_SHj>5c+g;MW%hH2h!8U!G$@$*y{wPsjHabsZ%MbQe#svb{>{n2cz@Y!z
z)T8`U#{Vo}W3s00G84w|#vL`wc{;_GnqW`_m^tZBOt9i*<vlXWfyy88)(mS6=Us_*
z)by~biEe&>A0BfJb9ZJt08=fEkj3d31oq!Q8Tf}8O$^MD#u|1jkfv~`3?#{b5x7Ii
z*=Xoy(3a~6Q|r>LGB!vk8SW#k{8EHxt@ytC338H530T%!ld<ek<2S?&#l&iZ{kha)
zit3}0h*{YblTkt~Y#WQlgkTzyC|D_U^#XOK<%|VIRKL+qoY=uNp;L&7D^+aR+HxkJ
zf|_Ju>fq||Jb@I|f?rID!wu?7z(}4%lB2=koS&xaSUdSS>ddBeQg5%7UY}m^#(urc
z*N()9=afDL{)nXARZ?;KCJVDN{h#IOiY^L<ct>lS58>h8YIp<G|9DL6>;WmUGBFry
zH7b%_4PARm$}c5>)!5<2W}FkqW2848;osntmv>3Hf(s~R1o>iBSQ$?tVy}2syy@c!
z&4|#=jZ?N2Pz&t{D4<PKWb5M!dn<bFgrV%2AqZ@I=A7VRG9yhnQu%F=p?{%rDtJp$
zWfLdG!uh{O=?DJI8GIyA;)f{zB+}NYXzCWB%++5`;26@m;=_cOOQJdzS0kTrwi2kE
zcg&i%EP)EW=cjBRq0G}?eqdjZkb;9wK{PpY?mZ=qMIxW+y<AKevsK-GGvs>)En+|~
zBHIAF9lU&Ce!Nn9;A_1MGySRpOTa+S)Yc&EJ43hz_42omWhXaqJ(!#V<=Ou6wtyy$
zD9yZ6e;??W;*^VBzX8M6wS<O+W+JH1?X)Yr$#cY=Mhl<diA!1)ZM*H_V>{He0cAtg
z)vg}1(*juTS^m>F+P&g2Lf#Z>L1LO8Acr}DK=K1C!hLtjx$)cST*aX9kJA+Rnw3h7
zuGF#QfQ@T!uNR)RuWPT7gUqEI7Yj>^-=q7a1%izJL_k@b#;<dOuTNUn*)Q!2d;zXw
zHvJNKTMZbvXSF{;8wxw@e_IVm|EvZ_CwD7j$G6SoRNJ~fgA?PWt2<!J6Cq;TSmN~0
zOk2IK3-`)OdiK&13R)pca1h*&`IiT|4`^|2-t7rg>xV=KWCvNiyp)WBz>9uv#0J8+
z0e*4P&g=C#_Ap-F>z@WizMknFo->VU;A{|J;&w&0dR4wSuN+Z_6n?s?s7lcQ!AnV9
zCA?=FoFC0W#9<pdup}kvhUnm9Uq}1GNWpvQ_LKX1erJ?e2lYrixP_^0krn;e-@+`Q
zi_$784izw!HM?`7XFu4+Mc6|LBLefci3$}r(c{fBY^Z0QR_=Afd7bg`^TR#7*d{<`
z`Z;32Jwy4C_1=ydoLDxpmFS{$;GmBS_E|46qFri_oQT=d#e(rN=b_B4BJD}?iS1W`
zkaFG8tcuVmyu%vU+|1Oxf+1oNA%w604EQCDLDHWv!k_BfEm!kAusy*92@s`agpgcf
zj~+BQD5QeaWM+L|8%`d_DGYce=q{C5rCQac8DSTl+Mai42RJWGc_V@~Azhg4=*IU<
zN{j~+M_<t&p)#>OR(_hdeYabq^>nP3Z@Shx20DM1_)X7MOUpTEH1s#!RXwFE*_@S-
zjtRWC*{o<v2vvj++q+NTry3^#wB6Tq!fnQsCrSH({@$eRIPaxjTk%CHQ`dRq&upZB
zX70L<HGMsm_Pym(hUzGNRz{GA9K_B|iR=rTHrg7a8_$7h&MKB0tB=)B+F4t`{Xfw)
zBFgLE*Je$07jbrbiT;jRKCw>06fop+em{6jG)c;;ZRI2Esrz1Dd;%$|SeveALzezn
z6mU=^DU~EUBm9l}Z?GObUq%%%`lTCe6I3HP#S5cJ##AWQQdTx2SJ}C};<AT!p`G08
z5Jr*OH(3F=Fr74}&=raL0p{63neD=JMz`$)3uxt}(0r)HM`Y6#qSTitRr(~hU)S(T
z`^cq}t(?a8YW_44k&@PMg<qN0IB<lROb^uXW&ibif~)rrUAp*~jzoo-hmzQAGBut=
ziQcl*gTGXpqSo)C@tnSh;j`TKZNSu>BE3!<!uLAx5uFd3&4bm*&Fjd`HfYUX`PLZZ
zw)@lEWj{!v)m4i^jkL)Ls)?}TGSe27st!yj!PL*GUb7vSL!`5@9ajdX)3Mdh`^(~G
zAkFoj{9^kk<kHvBWIs`~l`fq(D%{|*$m@OSbXe=YKud}CbJ_pesQ?aoa)+lO)F?x^
zUc;Qp(;{@zQqHn?KsKXY=&L7$TsSqJ?~Rmd59F~QR&9<fX^DdrAS1(>fqbb@7C2T0
zmy_FZnFas?Nr^1&5){Q{Fa8#3LyX*IogrrMap)by%ce+xr3$+&gqxoW9<xufVxlW^
zerO1Hw;Va+X4ds4{e6NRK)}F`A0T_W%LZkeqkY~eTRf}Gxn#CmGW3F{O+67)s=>2l
zb~c%g_ndx3*3Pcihv`RlK0TI}`n@JYBjGdLHy*7Ddjv`Akr>k@cI*!pdbchJemu}}
zi@EGq-BcLERlz4G&8(Bzro6k$PX==uC8JU4bdJkdEMiy(6+&vSS1O*qYW}8R7Kq@f
z8#Y#d;}hwg(}j<LkM8S#deTNwmICjL?}X}CN=#N>Hwg8V_@=#*VorV#u#e7PR$fkP
z)#d0SP46B(6>Fs8FU1aF`mnV(h{-a{|3xMweP-+$l~w4mZo7gwDm<Cc9IPUqDzDnC
zv=|!Hhiy{heonwW7G+)T-uG>#ZZ{g^@12W44eOAzF;}RY<5^Rpt|?7u?7jTeCD<p?
zy&9*?GAFP;eZZb*Ce`Z7Kg0jM@B@(`^O9MX{@_dDZ@pIwGAEXZZhjn7{Ha>fg9E(D
z)srN;5}W4~HdUZaYNB^^S&aFW?+sqf$9ps}qKf{#n+!^QPuXj!GUj?YgNlr`E*58>
zqvN#u6jo3GWvaJj0XOpFT=SfM{!$aHVl#)u0_K*<N(prxMMU%h>it&E*M1GJ#z91`
zi9ip5P+Ss=^0e@Rl!zbu86K;DDc5F9Uo9e^irPE`NX|~0kSi=WOOK9gMeUBC?OqEI
zu`EAH6m4l$9h6xkO#isoeZE064mald+8MG?9@|qVikA~@5KRS65GZK~kjm9L?2fkX
zwmIQw#D7J3d)pKiG8?dh&Rw{+|Ltvq^MB4>j%LQjPL7Q4e{jCNc#_rR5|=qqI}g-b
zoOGYS2=w43$x%7VGlI&E>&lliYgfLp*X<@7jZA!(m#K>u;UxPcXwj(CtkazHt>ane
zauZUTl{$rtK#c4|{AgDAPJ);B@(VkuKZnXL=oBV%1)kBN-3iDl_V`8a2Zt*7o18kj
z{JdYmlw3t6)(8n)9lo5#!mc7FzXo%9)w;qhP4uVsH${pti5B(lK;p;%<Jx$DvOg2S
z+Zk+jfxMC(K(7@ffr$}?uaIjTV~(9<+0&RoppUX|dHM^O=p`!B{HX>@zumoY1XsMa
z3KBko+#P$v*5G*S(~Gg)uRwb{6Oz;e334Q(A;m*t2<@?JER<=x3SX9&>TfSSka_cE
zCG0PxQ<kFwBy!*4xB7hZjBFK7z8M^$D5Me0O!pITLWe$;GPMucMb-J1BPZO!a$z)V
z4ek3~79E{X@{T9K%5X}^0#<M=H&@XG1127P`aZaRMDLIWoU)F^cX38QUo+Y~HqN6z
z3+fu}z*?$XV}CC4YNCk5U%F~F{I+dr!BYbafW)Y#yjZGA+*-9o`tw?&((+4v1{`Hr
z`)5;4X)T-vMcm(5J@df<iozr(Pwwt{@Tr=$W@G<Z4U{kjKu&-0KIU@_)8Fx+$NBxi
zI-{v^2W18+7J_1X49ZKg?5`%*t-!mx_(UwOR)1a@38_!TqidXBOY7YqOh<OG+`VWI
z4$WACURZZIrDw3b93XgO#AgqkvSbf-*rXE5Y4c21ll4WAwCR(0VaAv<*q2Afun*9i
zY1f^h*V`*?Et6ghczfVlWcE@6H}9=DSN<+H^PV+<J8BF@UKp`jX|HcMv|a%=E~HG=
zzh>fpy<R651#cVr6EznBS6`X^07X6qJ$5T*5`!Jy+LQ<F;@XuI(J8G@rCV4OfTx1K
z0o7lpi!IDplv~ctf;f?lst>1WZZYg;zXpro5C=^=4U{gmbx9ezq?3L`frAf+_i&^>
z8Eh|C#I;cHyoG=9K~gExlg6)P*UdQEj0?klu(d92oPB9Z?CCp88i!@q;!P%UadWUj
z8@$+@J9ei}R!quAX2&C-KhNXP;bnLt-~{Gugg<GH%Dz@XwiZAXPb$>@s;fIsZPK9a
z5wiLI@w}~#ajL|`js29ky-kZQy(+!B-m`$WTT{X~uD+mW8Eyw$%i(CEo%hwQO)F(y
zc)!)xuXY~V@RNtA?b&d@9_Q&RcGW)@FWBl^ACp0sE}H-KAo;&6?JsXjyE9wSafLHQ
zeB(~N<*AE93YBOn*{Gs=Ag0ozq@9D0NA<eon^Tnq;E%M!%%N^K2L0%MC(MML+<^P<
zAA5`+MoFc6enR~@vh`hO{K~&jdD8*t;+LCBm`(I>pPkqrm;WyRdjGiRn_5bF40Phk
zWXLdne)wbA$^X2P`RZ{~40!(0Re21QTIq2BeQs0l{`c_7%iB?XLw>;&DAH;5>abFE
zR+@RcFkgCo(_fJ@+2-ri%{i4ombD>&Fg{y~<)Z;uHnXuk_;Rzdzkk`KW0Qjin2$Ux
z;d{DSd(!uQ*jHWXx2;TExi?V${<1!?+~1YW@XPtJIrOmfL8SBkK;-TYcn-8Zg?JRm
z?RIzWdK|XZ0q$F)tW-MGRoLq0zGS^PWtZ%6%!<9Z>i7b>|K9J8dvRHIJvCWy+yG13
z(=z7`*K|7C_s5Mrp<^QtJvJ2YHs>w)AC0@J78ny>XT8$dBJWO}E#f<#`n!)+9o_WU
zU!4{R9vN>=_osJF9xg>X%^qt^8DH1F$7YJHjD~){Bg`Dk_Xl|McxzcTg-*LHRNcn<
z+Dz@<96EURVp}Hy`<o)AI=^-BcS_33+cYg5H$BJY<~+@_-4WW9MBZK%OI>Z>`8vI7
z@watOcguEj#IEfvKRZ9tJuI^MS`jWcWjckW+>GWD5@1~eZ~YU$w-YMc3ksN)QqJBg
z`PyWz^Ro(YWXd^qKYQLqty%r3$>=^Z9<FL<)6788c3YU~3O-QwdU-x{`}*s3;nMaM
zbU%A?Z7g%HjBRW2INYyn?YYnByDm`5&`#<7NVk@6k&APFOn-YTyleX6^lE$C`sKR@
z=kZy$rflS4zsIBKA|Kb;em$U*_sK)xxxPK;?%Me7^%%H-Y=~gQzp~mWplZr6HCuJX
zkFu`5veVd{b*eF$XPlZFyow1RsMz$f+gPYuX*~IzR?mu!p4wW6*sD5t*O+y#F`2)2
zL`PrWfS5i$-as{bZn<=>aqBd(xAfvBf;Mw*#dV^AJm<hkTiIckKT*$ix#6B2sXY$W
zcrsZ>hXFvpDxg|*ZPGf^U?|@s6Oi$OHBJa=80)UzV;j9qZDSGU^=&h4!#_NAV)eeZ
znD^oWIKQ6k+pn!J%Qr7Lc0aDj6Z9&3_=cVlSmo$=`j!hUM4mwjW=nedtep9*uLqtw
ze(%&@_U-gWd3>Ufk5oU%Z60nx(AFzE38lcPc*t)?rSTHDMrJX`d&rkT3>RrDSQiyJ
z&t*A90FH+|q+4<~(s2b%YP!JqEq&-&eRlI(n!OBN{}KMNWij|^JaK{r%nsXwd)ye?
zp&-9G4lUkwF?GNcPFtS}`^hE0&h=$`t|nJl%JrZ#Xiq$34>sjvZ5C7t#J6xiC|o#%
z$AntCd|E`QZ!vn|(>Kax-e^9!S6<C~q!1Huc`X>&tx$S3TarGg@lhN4y6Ac2PQk=*
zOq71xr`z1ItJXdr)YP8MRCIFXbHZK25MUb(<^9Ke@i9fSh+bkI5*TY!anR|tw-jYm
zaumXq+i%fS^i@>A6h=)Spn{Yrzj~l|MZ=T8W8RW0>Pr?B#0g`5NIp5^7FEC`?S{mH
zl*zh%gXvIG1nc*J;ocL7dzYsQ%KU~GL01#19q|0?jOMQzgIG!SZ99sAs7OCK1PsQA
zjP6LLw=SrLiA+BkQbv}uW*oN4!sr`jZ$cmftogV3W?g9F0%+{H)Bs~pjU@XjU{gM6
zsi1u`XF1aR)x?7&gUm>kyuZyNe_Kwhm858^xtQ&-v7O|#)0ZUNB!81WsyM^|H67wK
zjFwmYL2kPxPbGr~j-FjGFe*fR&D<<aX_~4yzxV^a`V48b5WdQ%QNZmEIcAz4Z>k}(
zbg_Hfs-QlV4K&cdQ;H}xOPZV`@laCAdE{Wv8PD<aVcf|`MEz5!G6Z?tfy0GRIa{i7
zZG-7olDU!avi9h<*+r(}+Vm_5=^4^g!#HjDS|sY2LOlqyxbc<W0ZQem38X-zMM+00
ztGVo<5b9u{5x0`k=hjcrMa&EF$YU{vdZZiim0)n?5a;9^wml|_1dG{2Cd{PjX)}wG
zo+GJ=$87t2GsKtnNmIHb-frw<#L=7cluW&Tzyg6<9zHT=I8<44t9BLn2M=~Ku7=_k
zB#pRT*j0F@UeI+k33(x^(kK#H=r(k^k^yV_8<YY&Ap!ByLK3~6_%IIH{JiO6=SOmo
zT(r~(J>(&t^7LnTd?Sn|9SV<TfReh~E*`!)+C76^_E3i;H<@@$U^R)Ag{*K2vE-Ko
zyj@shjHa<5U_x6T>B6F994NbR+ypBvk%V|+#T`lM;$Swi$GK@9O%rCa#caGdJ89wm
zq!+IY#Bi_Uu1SLsGW>-&BQr@1wi(1=FYnb-=zIVooJ(mwfOibDgpG}bOecn<K8<)Z
z1aTBCPZ3En&Tu4(OoUkX^P{y`o?>xWfC)2UYF0uZnyk4QZWQsJ-Z6LNeZ19l?30_B
z3PM4CyaCnxcwujh5f)Ft+940nNP?+2pDUo`$ko7w48MU?fM9vnsarP_-3UxxJRo0X
zPYwD@-FT3Z-lu@h!vNYy!Pf02jQTaj;?7E<aksiOywQ-k5$65H^e<}`yV%k<B_;}_
z?Xs~MUGpCKzmG{vFgQ4cdiLQmKi!xzvnNDXi`VJ(iTmWM*jhrf3*$!9<M?SgNOubN
z!GSjkE(Q!>(V~ooOpGYj#^e569AQjSdc0eS(4(bu)zoiWVJbd*V^c%r-~x;rSdcx2
z;N4#?jzpPR?PAkVH#}I2)e4Cl(#pBwm&~m}Q^GDv_mz}bf@Hl#qMzKXFry`D!lR#r
z$pvO6X&^WPaeLSQ07Iyq>(eJB#Z5#tf{qWGR6hTW!{dVHNd3?xoN~&;f|%@O>j=%Y
zEf^zdwV2sAL>-Q#-1aGJRgxIym0@3eburRdOL|V_nV&jDx~q{Z@Uy+11O~hEJ!~lk
zd*Ua1GKr$+Ru^WjZRkD8zb^M9vjIQP^HR{*8O!|*N6_yl_Ypk?{0S82WL<)kBQi!~
zPL#bZ9B>W`XpKWoMikH3HK0kH=Yt_e<H)a~fw)g$5CR2dfPrCh5c^61E)4<ouHC@k
zpD_FxQi*)=fTFm5G?)xx86(U9R#<eHLDGnfVw&9q5VKSqXT|6EUuVmMkm2~6ahxb~
z((HI(LJ8y+YzC-gj}t`fGKwQ_tjdQY{PU$H;-t(1+e5dc45;iNoWMKog7giiy!U2J
zdGFsazU?6${vEUDsE43vrF5-SUVCW1ZL{R)EK_Ayj~pO1*VItbka#j_aZ>yg^`P}h
zGFwc_jG0Z`m=bk-c5iIUOdnF}8I?_%(yDAR>7z>S%C+%t5j;<*=t6QfJoF-#*8ZLW
zT&pk$`~qTt=$mn}L}dFS5gpFU7xW|IJNqQ|xspCqX=97o@YPLz2RlM|bmvlHduidm
zBpqqFt3o=`xDb_LMWS?gA*y8KtDVEuJZ=XWVpwOGIN4yLw3)aO=Z?Q=1t{hxodOP8
z*o8##OVf{NI1}Q?CL$s%^if+$0Y*yrT;<U;bpkT{w>gAd41tPql13w}*}Ks3@tW{_
zWjuaHG=F-MLPRNc1}P=HB@54w^)>zom&>MT$T|czkI+ZzykRu{1W+S|4~Qj;5h0mJ
z6bc5I^9qv45r26}J5dgd6I3>n#DcINrG^^arM@laC&Tt<Ga`=x565aSlQbgVy-C}J
zri~9wo{ppI+e%P|Pmq$?Eh4Yr1wRzf>b&aA4cn!F5h|BGb7CGvLMCbEggrvWN&f^{
z!ba+Vs%lkQF0^F_DNeB=ST1X02ZD4FH~)oxgLpxJAXiAL17CInyS8AXWZV3e(wFN<
zzx)naEx<41(KDJsN}Gw2{Gx)kwmJL@X}t)aDtR=Tj$%CzzeDVcf-4?+DH)mU;c3tR
z6GHnxkPo9p_)Nvb@it{7ZN0J8_#IMT6lj!JO5Fl&F0j@F*TBdUZ9w&dZ0n_b6RF9(
zsI3_o=T1S8ZxgbSX1;`8+eC8yIET-~vIH$_E-qglcT*#5L~=Y_lW<WRU6!g!i=AT?
zXad<JbXssA^koFe`mNq|puFQ80x;4^?}=CJg4RU%h!eyNA5{qB@z`;+AdKg%A%~09
zAM~Vci6gA3g>zuV#5a6a<wW?ZaxUsV?e!&^#qnUsb_lU4h@<skevUvbW+R?Giqn=x
zjX*jM;q6C*?G=V&l#yrPHHU5_kN#o?Jw_$m0y@YQBvBY?z}Cs!z!m@4>Weex1SkIX
zamzS;G?;Rf=<aixTcA;16iLuA8wRnoxo`<PVS5r020k4kR|qL;KsKXSMF@Nm&hB=0
z_!p`-N;_G>Fr^ICreauCQ7RTC*qt*+G;|U&33&gf0IdUFIOuLcT&b`asgHe0>%Dj@
zN}As&|H0W<peeoMb_28sc;KL01#!h-W8h#Fr9bvHVdN))48!ZMex?II(c9Wf9oB+m
zL9p=6)nh_PQViNm^Lz7aC4)BRr*PtF($})03ONIR<Y@wK4%L_`&tw*?Hw{0Rne)Rz
zdh#1{F<iXb2nlI0)7d(Pe^CI1sFDyvYbK-!oCp(LXWqJB+$go4^hc7?I5GZDC_CK2
zf?tI|-{o<r!$X(WP9dVRBs1Dcqk*1~4)6dgx-T`#u)7#+#18Nll*K-pXu=`nm~;53
zEb|QSEU1srB~1SZvQngH2M;EVjX|uu2VVO26ecQ-8x&vpA0Z-aM!A4qYDg+Ag&<jH
zge;}Er+=0(*1arm)G-D)7nEFBmN0eX=fGa-6V|{WS=D!p>N_SK1rtORkQG3p5~r--
z`5WUsWwe5IHsY^R!f7)b4WeI(Bfao+qB?O!h17(+EdfGm`3XCxeR`PiQ~-r2SxgYy
z+Y<^9jBR~`iv$QRWFq;Vha0b6wj0*Y<QD905*J^t=dT<Adgc>--z2I3WpEM@954}J
zB5IPK;8Mes7Tl+YRrW>Chy?+(8b|0_MmidC+CkuE5RIn73MM9WvjWa4_ziTFtPPlQ
z23ji=c6uw8h|LyN)Chx_xDoc;zUXrkNfe@szXyakMY|t0Fzh5CazZ<jxZMszd>5OI
zG_9DY5mQnB0wK7UQNgxnWEY#M7&l(mE`G_9`Sv9l3Ktp(yMOrAnpXt}QAD2!@ohok
zzAZ>294(_4ji^q5u~3W<Ye0IN@(Lm*^soZXCy2LvV&3xMg2vA5jXB1FUre1D_jrf|
zH#z!hO|1fg7=t>t23|5p>9LwZ(%^{LSs5q6|C4su8Ijyds2nbtN!iunF>huQhl&&~
zd6RGR*k8^WVKwC;U^56-Z2$XSi!%bb)fc!Ry_~Z-HKF2OCeV6inWqO$3g~&F6rf;q
zs}ZBwtkCx>K@ipils~)*-V^x0RM|k<eGKFvqMCn*NI^s~XGX!(MQn>upw*|x`|pL|
z09sX!^uyJfRQltRM3Agbr7juNNH+c~5vYHWiA1U8U{{oa97r(In^Sgv(I>5o!tNh1
zB(fHGTg1ib(~AmxBsbDP=>2D>F{yr2GiE{qjX@LRQYkc?kT@Fn0$31LF`T|;gaVOp
zJeMU`lR6cGUQt(GGuijJ@=KTR)v%=f7O>nDo!XS87^KqX;<X0>Q>3|v$%dZ6b!^Na
zE)K@SW=wsfZzw{;kWoy<IEvD&0esjUu|SRCm!Zgn_jwYs)|s)T?Hkd<`km&7R`PG6
zyLfj?_S*$bm0c{1!id#?#B+(~rZh!kI|L`$475@*Qdw&8$HF7lhzYIAAII1<bqE<~
zOHhrB;@zOM0=4rD!Nt>*qNs{-dt(sRCH8CP7jF<S@1cNUPr?kAvY@jW4(=29=Z{Q%
zNd}^z+2hc<0L>M<%d@aph!87De;(E~=%mNQf&<M>p%+9w2-@<{tj>RXg9a;FyIUdN
za5`#)d1S6=LoF!2mwB2Q>@A<9nJ7J1iE~ocMT?V%;0U@v6Va63@gJ_nwTO=sn`bO@
z*)IyQ%2y(MvgVRGL}C;_<`<z5F~gye!bJm@o$^`2LcC3I63PSoLGRP@0R7w}kqECV
zjc98;nnd%m5w<dKY#I?L5hzSVyoB<gcTiA1$^0g1MLwP;y9&j;LcGPr5&ft_pMnrv
zV2DwL{wC<OP@!Ko!X6Z6SvKT?lsw9=vWvHiJta>gg4xf{ia6S!5&#l2FBcW7BNjCh
z$%wMXZzJfAHYfa;wR=z-x`<jPVit#STc#*xkbpUiQ6*9(Ph0SL#>nb?`o=6@Y+tDQ
zR$w5+9MI%BKoFi{eh)e9hXoggiiT>=(&Yc!qhXo^CSUD^(4fD8?vdXhR&=}}F2GPQ
zQbjbZEQ}4e`B(n2d`{4M-bcf)KGCPUsQ4zv_f2po@!!(1RO}GH#V5d`k;hZ)sPQ>H
z1HQ#4#_8(ta1De209{Vto@8nz!I+;Q)QTvCMdgY{TW(OaeX-PbDdxI9gf24CMrQXA
zgeQ;6ztQBwqKUlG2*1-5DDXgjGU%_OOL!xpkn3gE6DuGQ6&1^fYEKne$PLC!hi_Ex
zA?BDE+oq|NFfgurli8&e9#99#v~$0c)GD+?zmtr;lbFAeEEj~CMY7?#o{GJZxFa<B
zzLOX*ypcFygGh`RBhor0hqZ%$-k9o%F_+$=aSlKOiYZ)$_`qpnsMT<0tCSqD#U`|i
z41MLq77By0S`ivGo>B2jK=E^=KkHf%qQL0?jnMr!!sdTN$eX-zEFm-oyd&z~IhNiy
z>Od+wAQk<0#31@}m+>Wb`KYb}s7L#ZOwbJ@x){v9@yPd)JJWTzh*9O3v!JTdC-&xn
z`V7?5Lo|!;r80mf{mg<hoNw%igCnyW+W(H|e@E!QA^NEdkV!v3F#rpv>i{4Q=eBpm
z;5)+L4KYY%fCWORy&>E|2=?}O#PB=9@C`9cRXoh8yD@*W|9+8lq|dHv<Kw+Jk-7J<
zTaz;hx<WmM2$Qe8KS@o2<h{yYKk3%Lt^ojFEmATM4U`za+#KP~jvjb4rf>Wf$ZF=3
z7nt|Wt>Fi*#9-f8uV^^@;$Kpep9(rVkh`9Kp3AuzHksv@zwNe0Y0$Cuy*}lle7WeJ
zO<XBiy2y3$Zi0FFYj?%uU8YXB?>m25-_&VxO8l!`BXs57qVv8Q>1F5g#c*Nf_6O+7
zw0plEsEvK@vnF7=ve68DX*-HB`{f0A@lj{=wVvwmCi%X98ZO_ges^;yQomePat%Bj
z-D!KV_FOxjUwLqOXj$ad-2h#f0tp2eO<&tGZIAj3>*xR6-ru&AV@FCk`fhNnz4RN`
zSG7|x?)jgecS7Veqg*eP+IS{-GEBv;vY}klA2@kt=hU1VyHd-WT(7L8tU1g&UwFwr
zhWcg$*S&qZiZ?neOzQ8nAx@P~2d7SB<>~qPy#C%Bo1T8x&6p=#`}ha=`u?Btpaeo|
zz_CAkP?`My@lRwN|J<W%JK{;Dgq+{0Q#o~G-DtDxTN(@zIa|gTi}SJm@T~W*P7q@Q
zM<ViU^L@sGMRi`M+}l~S2a3gNao?DzUBO0BChnf*zTPnLJt#4zB;KE_+5ahV^-`JQ
z2ij8BPo2lS-X1UcrVLAr&%3$s<V>30wC`*j?_K7~zwVqa+;2DUd24@<$?#jcTDyF<
zxcOU}n7CK^_@Lk6#p+vS3bZ}jj|{!6xIfsw9=)<xjJ5qj$tNqnt-~nbjw5d}JO$^g
z;l{G>>Y6C;?E7+fn4eRfBZ76~)M3%q-I2@75G%i7qtT-CX-%%A(!-vs+q%vBOAf>F
zzH98x)Qw!{!^+P7U8U~90?>c$yZqOU94mQ#Z%-a`jc>7IKMT4%U7u2a%YRW!s<PxD
z_syNtO@$F4^v<5JIne!%eXaUz-iSLfzg=zveeUyeQ`H(!dg#__Y36w0#oYS&tI5q(
ztpnTZgAf06Id17bG1t@J>s;jhOOL_Teb?b*ZI|XLsrpXrmzxIj_AYC7$D4)>j_TE?
zmkWFTHOkdrt~;fN7Hgp;o%aT=Pcn|w=P{<oXt^Be*Tc^E=f{UmeBi?pxxX3(z98)$
zUj8J!zV8Q?UN+!%mo4!8y$b~%-v0I|3f<W_kk7naesPKZIeh=re3S2NV|$GQJSy~E
z<NZomdE;NW(JUa|ByxHAvjz8<QSJ{OF!p-h;-&WG8G32{!CrgfwahdV#+sGmIP}_H
zxkGN5yhCeyygT>NvEk_e>q7*W)iu+hH{MqZpJqyH@3l~Y^EmDmrVYV1?>syPpNfT8
z4_3s(%o8`)$(pl2*4NW?UtYBZBxf&ouKWTYM^CN!R$j05pS}al_+?EpUv+DIHh9B;
z{miY}Yu!9wJ#FjCq6%4J6C0w&oPD21FFCkEc8lCY$`hz)W^@2IS4WQt*VYc;qxOF&
zqU+1B2Ng3g4_zs+S9Sx$cjT}Rq>?a=ld+^;vI`Zh6J;c8);~o#D2i{Se!6i%(MPE(
z+?I<c?<A8?B>5V79<|OFg0^+}dg4+yUJ}YIzn-KDNLsq>eVRORO3i+Ge9S(rV?A=c
zG(nNXlh}Ax7<&A(x^$g*(ES%UE9l#Sm)oU1(M>?lQR?lX!67d*C6COA^hKaV>Uvkd
z{X(nL(`ShwOQ72Z@tE<(>H36ReMW1ut@S3+<hm_^ope2`(+BLu0q>@wnNs(c_bS$N
zazuen`)@uhvC{&6tijU)Ff8)Z0#-Wd6|n;a6{FLPT&59>=O{7v_TS)<5iUP{^%a*G
z@C@SJRTzGhX<z$W7+jBN>&HvAtz#Kyc1PdD>+X(7#;krK;4(+ua3tvNyWbbP+L&<f
zI3C$z$Gcd!jl5Ee2m2l?2HoLb`Wx}l2+al)$RQSfcqflzgf>JH$%F+6;*%1Y8q_w3
zzc>6_OCNEkqRmHmc#5Jm3|{&PcQihe6VmhwKFj{*T%0vuh{^Zl{3A-nH>00_FtQbM
z(XTt~b2z65BJ0fzEcfAlgD28uq!~T14Uk1rP^5#s#=&NUi?O1y?Tw7&I62zoL76O5
zr%@yM<Cfl)!^qOr>3Kv<*2;&JUeAG1K*6OgW<Y&Rq)SUP>K!0M01=pOpp^TiYcMH;
zDaS;eNPRK?Fj2LWdL0Gb8+HFU5lDdrVB-@rU9y=#c{I|Qm}G^?aIz1ez*<Umq^mRY
zNC*L?IUq6Ek>EXosH}e5<4j>R79anqm5X=Afc5;36l*B6<f&)zstAaP1w_OZm!47j
z<9bzyLOUx?O6;mATq;FYwoV>oX%xgm=DmnAO8{IgNJq$UFfx*F<KmnKum6oP5fIYD
zbk}v^7cPb+EB_N9q_^xU7z`oX#tD`f0SO||Ge~&%^|vf7#+M3mqAvgdoA%B?4X&5+
zxjQ434R#;%xA&pY$4I)2oC4O9#I4N^r#va401C{dA_UnwGlK+wuP`Yrxldq^`yCi;
zGLa>G7m<8SH1ri;LM1fJ)IJvieiAKyIY@?)d$S%fStg(E?Wn^wT|^`VN<!|PLJU;g
z3{G&0!-_hhWr*%Yh(c+>Dq*6U18Z(_dsam<Y-`N@nj>ed*0H|d72G>M=~z=Ms$c}n
z(tZOp#0m8SLxw5F3H5YIyr?Bd7Mjj}#h>oQVxn~Fbmu%6!}cu`B?TaXVKuz<X5tKN
zKcuJssASuBJ4Bl73MCd`$W<t@G0RL3&<TC4hm`vi)>nWFmvKA7=wO7=TP1I|OnKz7
zPFX-5Qq^GAX5!N#J?#X1w(F*eEHS->DFj6)xC&&En;E2dzxD$H_M0j=tHz8YluEov
zvaf%NkaC^xUr6EuZA`sMGW14B5lSrALn|R=7bZ~dXq)sr_I;S7dk1LJHC^RiTk1lz
z$n~}b$*^S8FT$OMBv7LNOv@cBfT9mT(FP-@1M<5W_ggeVv+Q^M&vl6c@&BZ-@PuLt
zmr;XDG>Oh;Pvj6;B6}~&eNY%Gu4tA(>0zC60HY^43)h;xyQJz3A+o?0TX_`qXiVv`
ztV)cit<3kW7^jWGlT(JtN$&1KPz6gQeZ!sW97-g6i;MSr^p@pEZh>8b1QQf^z-v=(
z1lN)>WhgXbsE!z-W&<n7X$7i54HtgZ%om2m>P3?M^bdFr-H^;yiaJ5Y==<Dt^-P6o
ziuh#<6b3%93P#Te?*8-`R9tLfS|90G3p$)UN;H_H{jX%>wd|T9sip>iagXGJ`jJ;N
z)QOY}@!5R1jS<U&&V2sp@s*75k0fS;kA73M^t?HT0oNm}xP6M?v8L!d0X&QsZY63V
zH8LGhX8UDv*u3dr;YI<5PT%HCN{?}4!i+qY>QBC@^Y>gQeU6<Hh~=%v{6v1zvQOJ`
z-4|my)aM+YiY9lO<T5E7a<35+Rj`>Qx_Xl(Dm&KB*1s5AJxQ?X-iNF<N;9{}TJNXW
zCc4auZ`YgMd}5d4y}so$%3_`oMt!Oshj{HwR}Wp-U%<hmEsr;_TQojbXXt(HH#JVj
zL%`@m;5jEC0mnn2?dz{P7GsL1|GRBqJk3N}+Owau-|KVaFT&4QjZ245v!9AmWIVe+
zYTol~UI%^NfMM0jow)F3>))AWtd(B6bbHA^MrSn47^9LIkMa4`Pk=iZYS9Ipv|N4;
ztrgK}uA<}lb&UL%SAY0sG<>meidlNe-rEhlGU@ZeFlCEwA2N_b#YIOV<epni-3L^n
z19rw2kwxN5jU^PWA+-+V3tnRw%pbKomn%5MCvI7Ppwy^&2-Nv^ec*W5J}V5Se7;-(
zt&P&&gX{&PTNM3JD|7N(2Co|FM73nE4%EsZ%Gg0ZTlHW!hj5FknFEs4vVA&t2GBPI
z9<4Cwiq8(~2nxispIxns4V4O$S0VNoa%!dBgn!UZ$rI2<D~=@|7eZ!{^S1KK_5k`m
zB6qH0kCwt1T+Y4KRbE@>Fm1w&{7x)5lClatXZl!!`m<*dn>e+6jr<3@l#AU5#1E!$
z@(P%DyE;->&%*`f682_tzN?LiF+$}-e68v<+PwP77Y({mK7ZpD!<QC!%FC~N633Mt
zL9thJAl<F$@#jRhqi=l9pRVTY7jn3vfp~YjFXaxGL8^VqP`slD`v$S?C6f^H1RGwx
zfWE}xKol++x4!&l+Dt?H1^Z%NRj{0dnl)$eBlffO(4y|@2WWXMWB298zYoJ}=&@5J
zll@)r47or+U46i~sbk7XwV#OX`S8cfrSOLnvfcW`8gCbHZjQ61$4l$^X16|?t#HU%
zFLC-yPMavD9Icql`XI{Goqf73xX|_WSjz2|kIt)7BleWqJZF#?)>h5?N4Aw+gCEu4
z<Xb4TUA!;dY~R8xXFy3hR7)MuZH0%d+qk(ThuwWO*rRS(<vm>Xq|CE6T*{+II|m+s
z`WuVEFVDN4Ss3&=wz8{-#y&O6c&!*Ta_%iBTGfcxR9t`7t(DrER^cR<7tg8}<OdwC
z-Gw8@9ViLLqZOq=Ul=AQY}c)>G7>|D($*JQRgOWZ1Ss(wYFJR}sTsC28wmU`aqc;Q
zqxtPuO=O`StY8mkWuu^wPa`%++8?^gC<GNc?&D*t?i?nKC0cB$o9)LIeL9)?JRm&_
zmP=VSP4H#g2R$~k1R4x;A;P>$Nkxmcq*XTn9ywLJu%(h)l)QzX`%puSa#!TEsrY%|
zVHzx_v~076RqdFJ;8Yd~oTjF6`de{X%P(QaZb-~eChcVQZ(4SHjx&wMUnQNFqqQHy
ztGtG;F)&%iEUb9N)A1lxwD5cNk_)z%;X@wD%Ql(DwXMs`AYC1#+OS680J5IN&!Sk|
zJMIziXBea`L!^<+(u(%<PD3C|jnnD>L|9uFmq9MDmuk0fB|#QHf3g=yb_TlT<O!=D
z0hD54hN#wt<{Ay*)!=Bdj1@uKidqTh#BGy{y0f43GD5*j<E`8%-!fm-V>zAS{xwZx
zge9)ykz&Uu^0F2errtN9z;IBL>|3hXTb5Nn7oe|3lASL9E-Au1b^D_XXpB0brlAtt
z0}LA4z9m<!@t&N;Kgq2uoomk%)AWjsnJ?6FkVl#|6P}lnSYGmqL3x*+6r9F4;(!Wf
zM6X6o!vGk6Mpv;*I~};KIYLd&tCnkTYNR$7ebl>E{?X``Q&6`d^~C-?!NZE49k#5+
z>ODsDUolzE6-^vS%gYUxnwbgW4J##g|HLG?cS!Tl21ShjG5{61t}zSb%8DMPK09Xp
z%}PU~`9c#1d9>M`!+EK}ds?n!sVf?>)y1G8NUa_O**CU)n*pTMHHH@&Rn1IjYwP94
zYB?#=<?crxnkK9%Wfi+nt7BEA*y=&5H}nrs5tcO0Qu6}(>6#lYENB16Njsdk0H$Un
zs9r@Z^ObH^^x`1bnvtpzp!7g5H_*hiR{!4=vM(R0>2{+}e_aNu{L0T!<PF1&ttl=W
zOW00m^a5U~3NrwX+j?Yd6m3*hew7FTGM(uyS?j`FVsCw*Wt<EjcbR(V+Ux(~s#5c&
zOKdtMc`c!+jW$2GU|ks`(<M1-Z<C{>ddrQeY?=u9gJSJiSt4CtuY90s9l!`D(7o)w
zn6w*u?8mp^6#vyr-rUh>2IU$nb9805v`{WvY=f2523Sz~Lb_sh$A4~G`vLo+m#!Cv
zzHD;`t@9K4-<B@!q)JG_1s3f|5LZi8!l=q06QQ3VArDrTI2Y5~m!>1lzj`T~fvQ)0
z&II=|ihi+{fu=R+URpdVcA$?T^wp(}X?*MRo`7vB-M9d$c25sq%^P|zDw#{6Yns1q
zK}_P*{NF%I9Qs2vgTv%O?!Qlu%4LJ?urT@n3&NbF%I04@&q3Q(Fp4oX|6)Ohn>!h^
z7}#6Ln;*1Ek+;l<cGo4yFUP|J<QEb+Nj=TK7=g^RLT-uxB2WOT?eUZD`)I@eD#3C9
zcqIm5D(8NFswW}lFhJpxsdnT}R8+~@W@m1%4!Ym}2pO^bBh=!O)$^8HqWhbUu>)4p
zC}4qwi*($)*%+kb{ErT|25lN^tX>HfEmA8NEz%F^E&D^`Npv^6&Amy98waepalnEH
z7wM&Wv6ld8XVry5N?)L^hFNzM-8GJB1iG8n5N;&~L8|>eoj(lBdJWms9H*(!PL`{6
zmg7v0%j=8J8OvlE`GsBNZ5QPoD5CB{A-XS6^?`i72C6@cTz4nBU+>(*;RfhF{pCRW
zaX+i5^khD_-HX+Pns>3F^LUi6E4=`cU;*8rO36)2CX7pFvsb_Nj<<DrpVut&y2je^
z>zFdf@sxHGZaoHp)z6xvF}|kvh=TWs$cTR;ShZW*_IZD2T-Rtje(jsJA>EkLuK6eA
zYtlZ!f-LCdWtq;bM$KDeJd{O#vB|U;E4pWqah+#A+0FsvI{exm>m}ftZZe_dRx8$i
zMSGWK@@5|)_N`>}yl?(Pdl`O?%(ET{O=Y>BraLBN*ByAAT}`AFUnnH6`8;)KV+O#0
zyu{*y-a)}I^^gRq#{2rUw)3v4p%;+!j_ZxalTyyhYdw#x<1B`tIv1#|Tf5V-iox;L
z432&)zG%UsbWG_9gs|PHI5<kX&NG~BcbVV{|Jp8~A>hjOmYHPF*cZ<Og5h^Jtt@YD
z_Qu}a^dRtBfFkrkUfv_Dbp%{-|M5Z#=NPMBLghbfoc3k~*W|7HIFJPF6YkSY2io}i
zS)!#UQ@QPk|Fp!7;D1MBgU|t@rB*|_Eg&=;uS)VF-|s1ew*Ul`c`Dv-pg~9p4y~u-
z<-Nel5k_)EW1A3L2x<NBGks+8F?gIw8LKCdehBOTEn!xR0ZK@0n(0jfT-20g<pi6d
zUl#BIrOAw3e~WnngZu)d2{O#kKLG$oK}zW>3~7bM+b^)}*Yf)<Yb5{NXPicju-S`s
zisbnJ0T1ynypWuwZ5qhI5ETG<NY#Z4M;(qor-~T#<oxrC8T%+LGS85q&1C|rY*O@g
zoKY(#z3u~{QmxC)ANO{eAe3dTUKr3;lxpl^jMOT9k)NOXd<AOvUr@V$HX1Vsx=_^d
z`E1oqBtiYviwuYzW>LlfZFl1nssXW-mLsYGD9Aw_Zsn#70XeO|mszp%cs?$%cH6m|
zjDdUAit$J(y797tR(nn3gckW<x3?d+{%#5`is=Vu?30*fMApbTg7vZf!0)(2NHs5^
z>w(cs@+6EkFQMvrPs;M2q<Z~p$NS)&fnw9_*xK#;;7O(=_$Am33$g$|P<2y-G2d2)
zABq|rKf}t&7@kA&+Xjgpf@zT%nP<(=-UK9X)qM=V@;R&nCKdm+i~Mz;M6e>O7=fY=
z@M;;`-gyfd429`qK%$-hk}9;J<#L)SQ`cRm>2i1ld^hf5{_XG*hynGt#btVvrgu1z
zeV3*e2Bxpeo^hTtRcJ@c#X3vos@ui!yU!uZBq$^<E;*Y<Cf0t4YH;{Q%ry(N6N4h@
zdP75WT;>_(xl)A=Kq^@>EIoCVE{6{9AqkCyp8Sk_lemQ#gt63JAoOr!AhhXQBX8GB
zRgSfws~wjbof)LO$G)x<k8>+yZ3fbhb;b^Jzx4zV4LTbK#9G22{d?!GcEoL%G+y}C
zN_J!39DJ6_aQt2{sylvy<F|ULQu8w$Pk>^^xvvFBI%72sQa?iF)>J!69Vs^f7_@)A
zO^U_OGfpoZkE*vW=3tIu|Bn-pdxmJndG1u9W03o78Kqno`AtxX->m3?UY0pChS}8c
z7nfC1|LFu3^cPD1kr=h-Ny@+SGE22gdQU9YRP_o9WIJbm=AXCFiMnpGMfP}}GpLu7
z<mK}1?snZy0Mqvodt8e6w~)-cP`!@F2p|9jDd_WD<v&WQpc0VWm=j)ssZ!&p6zftc
zx_hyR!{K}*N9e7UZt^*xYexnBbl$ru)Mz_Odo!v!O{uQ^xEoPavPS4GsQLlgTxIF9
z@+!?BN{LC!GVzCWuU)m=z7HG@XW6Y!v68YDl$`y1BXy0W`f_Iqj0%*VUP|Z3a$e-L
zf)9ubZH85#sN<McU2tgRAkgP?VCq6JTF$3_wCM3J@;hLvU^r>U=gc&*YsFL_`Ws7d
zDlrfjG7QdA{e&R&@36Wm=FZfF+BKc6U1^n~ToTv+30OE*C9suI{19R(0skhzqh!|&
ziTDY&UFW-!ttM2b^?YM<wIspvsp~%pWut&j{XKTL01&uLy7yvnjrdNcr^mmR_R>W)
zR1Y%RYQ8bPS`uMd&itQ%RWA=MS}`!3nryOKkl|CZ-e+_sJE9Z3c4=)(Os8tqg_=f^
zEz{=A&kC4+{s0#+;k_Sa7*KjGF5x{iQ2mWEknj9)&6O64m3d;-ZB1pE<-F~Mhkg|w
z5EDYLtV5HBV-1o5wwA#_=LW<DWYkqgFbEjc^_mL8>HwdHqvcpNvcr>-YKRJOCP{=N
z){tSZclerrJ2^<jb@ROe4zc<B_3#-}WebfDs|{u9`sXaQvP-Z<OOJ@kSa}fr7$^)M
z`CDW^z!d?6!M*FlAcy+bZBE9KiMTjbsSlR}Z8VaOYuh`KYon-o*&Z<r#sZRBjHpt<
z$QeH4Nh(Wg39~T~+^!qy{wg5*En29vpyV`LpcC5p+QU)+IeQ`-L5-la%~GfZoz${w
zMkGgVzx1=mZBfkPu?~w|NC@wyjiV?N>xTQ}%bo$QVu1NA|9lb@wY|9#1BA3z0b5*2
zQj3bY9`A`pgEt^DA&)-VL;H9}F4E(3vcficNft$BZAKjtIfLn#v0(Uk2J}o4dg>RX
zs8DT(CPqs|bd^%Y@0PA@=8E4*v81(b+2Tx6lhWVt{%?4h{CB)42=9H|{)Yck2Exa`
z;rqLu2U!Y&L<_Yq9c<n#ThY8(&V9Em&d$_!>wVExB_^d%A>LV2eN-aWiR?{za#isS
zYxHh6?M<TbU83e)LI)}8|LW|m!|F)BwNcz%g1Zx7<L(d$uz}#gVPnDFo!}bWAwh#X
z1b26LcXzi-<~#R0Gjr#j=QpSR=>2w8t+#qtKV8+mYOPwOD~Uh#1b%m^MunBe)Zy48
zMxtSNrSeS!yOD^rR!01w4@ROXat<98(=0wNYBNA#(aok%aiYe0x%%hqk6S9HP5h6O
zj~G$*-OO2CM%wjAw6?CZ!mDu@gug3azg7N(;dr7$QU0}HImgDwNEkkU-qA3RK^#5+
zoa%F4oL;hGhp8z1tt{>OdHG=fjZsjXxc)8v|0{xF?PDYkpEv)(D39S|$Y?VN@6(2T
zSz2D)-O~HWpd;M6-~HoMrm%a$0l}BFpuGw6St3p^MO)wat#{t)B!E*1-VT^bzlmPB
z%mo<#zQ2E>C$##5zTZ8qZ(D~hoc6q4jR8{H<0SquFK*4Hk8d4r$vo%e+R#;Zw&=x$
z<8AqA@#*$-b3f<)wcn%Gf_OcDJ|)`Vu_*i8f%o-ccHiY@v2k;H!!)ATpc%JpN0yD`
zaC){OgM)E-wDkt(viIfb5K;5+>(_2j%dg_Z!Sh`==a+}O(W>73c!8JE51w^iTPa1)
z&lNoU=?rSJK_~bLnR%Og4(!~o_dB!gd$X@C#80Q?_vgp`FV2mHchz-5_*}C~E%-d;
z{GN}$l7>{(qDD7ubfbPR?hQVF@X!HT1r3ux64n=}HI}Z9;=~H=R86})v}BYVbPwtd
zj3>HPq<Bo|vZD?f*q<kEcJE3}o>jM)Pq<m9)a8Zk3iS++7Ts^|<OljhU8-E>H$2WZ
zWM6}x%NRljbZTE$&&QWNS~heo7cF>Su3WCTt%!S5`$?`J^o2AywTtTzVNR&SwhtQU
zp3bh$Y-6hhYabk6qWX^yyp&q*cTY^S?{9f;%qsTBEj!!FZm*9D>n~sux^wE!hCjFR
zd8GkV!_EyIJ+7*Y%Vsxq01wy8ccu+)c&ky9=lQEItc}mT&xR_eQ7cS6&VbQRnFsq<
z&rj<=LagM{hE1-iFNT~vZm;URT^^!hoqPKq$ep7G2czXL-=J;e%;pt;i%IGa{)Y6W
zWsaz2iyG6lT=~XMwYs{m0KjNrzV&WhoscC2{u+vxm6wN{hhWp|eR;)BrtWUoDyMf*
z{wwTnC&<IXoxC(6Ffceo@c&`kmH!`4DURPOyd|pI){C52o~vb~S7Z6Zm4<_=is~QM
zhRl80IX4`jZzN>mKKPTX#8jp}J!r=~6cRWrmxEOd$y_XT+LxiEH$7^wIFKtUw5#bb
zC%Xlo0k`5v)K>C)hpj7u;(GXdfi{&F86g)dxvi8YWSPoR!4hC?(*y5oO3OTTji?IB
zQ-V`$lIZ-4%L9M#KNKcF?K&xSKiTkV-(lx1*~86Vm@tbgjD;_S78k(HqKIPza*U}_
zmBc4fb9TyQ`LW7wNk&5+L$H0&EA5f2q<K)X+`Z186ZxKcGudU$l`kbn_EiB|O0l>p
zb?w2}SalBCThUH6`*aWJ$~3}9$KGEZKOsV{5_$=PGR9oo0{=p0>LtnJ`!hk7zyoc!
zM(<RF`e&cZ27vqn$+xS|5Z8Q)d&G*Hof*s@<u0rzEC_~42Vd%W;bthda@vq510lCC
zE5kC^7~V$_wBzZ8E^K|q><I@W9vE6c{ierqI~ImEE!c^))fg(#>E8IJA2)329L=h*
z6UmnSF%Co}@^@h+`^wAFT@}P!IXicyIoK|Sn?*BWmmJk=^<Gg|>&K255%SrcyIN($
zG3^&$RoHLO0xVe&759`E4Fbyz?7p$@A5GcyeyLI<%cSfY{&Wdwg+St`tCP>ojF3=(
zgUzdFQq#e0bAJ~QrjEwAS#&>v_JT7u$!s>>N$k1swKtYKi4jKuEl8vZ&T{l2vPEE$
zafVwqhnvE5-zZ`t%Z`TV!bw_-)uxEAV&S`ufRm)0zdHRY5!8suL^81-u|FoooaM^2
z5<XOjH!IdU$>-~-4ibgN6xp5EwqcH|Q6)sinlGGroZ2lTmN$@Aw(Rh)&dbJS(P4nT
z`|O9A7`x_@62>fyC#WZnv&_vkfkbrXUb#laj}PR(dMuE2WVU_+);q@7AH6!9Q6A9;
zDFV8Nc&8jH!xI(EH9OH(EZo<{*DGJY4(^b$(_SwCO)YJ~XrX=`GvBy7TbnUQrSu7S
zlAT~Xa2m<xe^)d$ki3<3EMF9G#`JJHl^;WK7d!jryDXhb0L&0d@V6ELr~RHo3g#53
zi&#LFr>7D@&X+9|T{of&la7jHBG1MDs-?KR%14{%Vz`axvY?^7<EPXU&QtL%Rc1qb
z^4h4OgzhSj$51VkEG8r+#SK=1CV#8vAjnPw>yuci<(sJ(&dSdHY5tG+N%5`v#vc=0
zzY14Nk9Si65o6XQ>l4a*#7teV3i>aHkUSmTG|M^KIQ}=bv3HQ+A`XTx1X<|N^QU}>
ziy*3(yENt_@2VW{KkPlO29SdK-uxzS|2KY<EPvR0sLR+da-y}|s@b@dee}U1A(l$+
zDo!2Yu6VOkOkUALkKz6S_s&0OuC>MG4BR)ThbLI@^BSoBu0>l9XM#!aX=!%`eUhG{
zdjf`Sw$`SC+Empd@uqIKag}1R5SLytE*1iCtfn<jqT0$R=l}B4370L5fVMEV*`T<|
zHqETL(_MM^V+f*P6`4a6u6K@RK0Td8frn`(-<Tt$NmONr>N~4FcZ+Ys)S8?A#i;ID
z%trnjge)kn3r0ppW$)|)B+V=<)ASz#atLo=wy}5YsTMY9hFaq7G6Z5JnZD$uPj?jP
z>M%}(mytGs6q?i*GTUS!41SPvy!4+HO!Umqy;rnz%kf|5h;32kEHRUmb53g~lblXI
zlTXRLRrjrr8y91IN=>tpdP#l^2@=n|!%><*_)@!Udvxp4sS%6R%)g!nh@7l4B1U1@
zE#hxJ(fzoh@$npn$c~!%>>AE;OLD}>6sKd8r%p<`qK9$hGWQvMZboD8r5gv%W6_Pm
z@U>ck=a$4q`}n@dV>u2%el=Uo?i)&xNjIk(*;Wu5d}C>FW)2y@E_uba8CGq;ud86}
z6nW+`=mYJd2YKi)`Pz1@ylY#`TE6;{JHelx?b@$+h`n}SUM#G*PTAdxpiOl9Upr8F
z=-&@dH!{fD;#><n^benn7Jtjcc8~Yk2(OAezJnWrKppC&y%7Thd-&cyC+J(^p?nUs
z$(s*Yn`LmXF|ux}L^bg}6aj?#wS|4%n`MB+88P2{;Un6hjT&U84E{0g7Zdwo+x$?h
zyH5u?U$YKABShGg>%1gDoG8NGqpN;NP=Guw^Yck;@b@trv-T3YkL<pkBDEjayFUI1
znZly9fhyo)QIy|U`*Jr(Zb_nc(!mq@ookFB;#~t5#BwWygAI5Cz}5xdK~Go>za<ZR
zlmo-tf6xQOWFKNsN_LIJBuz2K?(ucd!(WD(CGmT&k(CX+n-;`Z8RibEv?Q6iO$>ak
z4&ubVHH=7`5b7O_>t9_ki9dUxapy@xB>K8AV?(GSKLwd(c;#a3)9;)|NzQ>eA582>
zQ&y-h#zE~(4-<XmbESf5t^^<QpFVK7>m6YGCE?jp?e0V03h_y@jSGHC+JqrOIl-qw
z6s1(5A7H2Gh?j=l)wZSl{$4}5=YZ#zgh=bJqG~g(P7W$~+@iTPe5yzC1y|G(I;pnL
zvM{r>132R_&zR;3m8$ujWl|&O^4h^7+%_PJSmC)Xpe!AyyhRDShX{{}YlS$hnjYS@
zy6C0o3hh1v8MC^CX98N}SXzV2*I!a9%ku>vd~5H`6y{!exg1>sOI>H&W1u2cOt>8#
z0}DqWo(~|0FP7*WksQW(0tyh>i_NWzm6#D7N}xtj{M5e_P>s=WI0gi+fYDWn&Pwm*
zh{ncoNt+#5uaA+C8d2|P?5D*gClTa=D<+yXo@)C}HDv|~u%U8E^U{qDbw*4y$(tRV
zZZqSOLdz<)gVBvrVu!~xH~@Z0=fIpm>i`sxmJpkCvfw18v>Raj&k%B8O2L2UYC*o`
z21`h3(?6(@VWWOKpbB;IQ3fb<2`EP199|JmmRLwC6At}ABN&~@air;QtdE~XRYGZt
zxI5rw$6TU3@B)npk0&Ua7HN9a(3+~22Pryr7ZXWjrO!HM)@twe$MNgWRQoyk8(Zh-
z(YAI&cPc-+z6R3`&OF0Qa?G`mHVof&)E~*$SCyZ9o;Hw>=Gn0IA`6GDbzSJMO>{|t
zM618N8Lj2?FJGt2w>%({E)u88lb=sLU{KbuH;Ww)4S6>;+xhZAqf!O(%zfGGC&}Ww
zZ<g>?sLJHh{RJ*7>l?moyL?f`Y21pIEis=Y6nZQUKdnoyI|DJN6%L*rW3sQKqCPx$
zCRWrgf62u%MQ-9iU1ppQYcZzMuz^mXJ_W7~>zj7Q#?4RMK=o5Ir5nl)0K3$!(6?9l
z_NCtsa}p3Y`t?Ke0weCoWM8?ROl)dMO$#4lJjzTB1eM>#{~|gJJMXR4ZF(U2{StY(
zmz#AC4F+aU{J$_0Wc_2>&{%zYiA3{S)g{~WtQA*mMe6-v23Yi|hEH&UzIk)CXHb5}
z5n7x2a!o<kpCvW$F-XJpW6tLOou@P9Y0lEqa-H@%A#;hn;>xd=E_))aQmKSQ0N2T`
zymM<$sZv$-(8SxfRF7wO&7;-%;M2#wS+_72`(M75Ew**xDpmW{I@ae*B{Vr5R3!6g
z4KjGGxq!)rEbiegu|^OAKOpU7qRD{(k?r9ffninutjmX)M<OP51OE+jBSNp{;i3iY
zp>3q7srfDF&MU}%?ju=^siY{CeMGO0BYUded76tp=;bp9mdsjIz>fNe37U>A?aI=x
zx)%#*%->VT$a#foX}W=q@z&i(_)c?b&-por14f<|TbM`kl2QNGN&d!BnW5b96U}wq
ztzVSgBun!Alm~4>NinfLI{?kdXJYHQeoC3lOq+I^-uZcURCm=g^$Z>7(Hw5|zBB4&
z9H8FXCHg`?YT96gCPEa>5_Lfrp^O$*2V`m0y9VzIc+oB1Rrq;<l1abE(OdrQmuwHM
z#J8y<zswLoG!q$WbOr2FBg1eKKo^n{b7_(8jxksGB{z@@yYyZC;S)CdDDQPE>u1mz
z7EoWK`J}^%CJ|c~wgm9&@U^X@f)GCi%IX%FUzcQmQ}e|5^eIQB<d<8j3EoL|i%hF6
z+mp4<Kr6=|bH`=4rL`6qjqmAwo1}>UhInalohD3)kzQ3eHS-mzk1b&!bBNavs|BN2
zm=P8b0ylfi+WR%hXi7uk-QZZJxDKI98zda1klFmL@EATSLyxC528;-yD;zW$nJ!ZV
zbpmT!QCw~q50zxlK<~_BO0+iSjn|5m`W_tqvDJ39=!8XsyGL7qRuT;Qh&+&n6MHqz
z2R25CQLd~L!u4`rMA*V{rH<E5R;Ir){(G$9^hf^w2qm6#aJ98f-8D!zLgYIMQiv(c
zt5J9+&Gb*>=N#!OMVJLnZBo18Y)x%=?U|!^2WbT0!Pv#o67?!l%DkVlm-d9^r$w9w
z_8^Q{`bVk49Xk3b!yzJADw$C@dipxJE7?#abmn|Vc*<=eIYxW~?6Yi9R*1K4rf7qB
zH^&SKznDz3vg5%%sG`XBw7027N*EFDhf^RLSSB*P9dlSBSBN)VlzS>hxNDhbob4?1
zi%+-ij>BW4o$a#h<rvbgFL^6$W}F`BUHME_2{?v84fZ1?TWQr!?2LR=@s2-_?^KE$
zB>1jizeMTi+{2tpKzQb+n0*kY%MU!Dd&P&I{s1Gp4*BCi=et_4+k6c><$D!7xqZdv
ztJj&052BXpUzJ5a(M-`77#Rd#ZO_veI2z#Y4Pv5<w<xn|Q^owGSOG{F{=hq6j}9=-
znG{bj!azOhkg1u(h9FLA(u~#^4(i#*OlqRoyn+X=jF0Wx7kD*DcZtQieqoJ*2_<<|
zytc<~iVoqbTnm770ZcQgwG*Ve7$C0vp!A3s*d$-+>Pr252IJJUrZ{ec+|<T)=9I<O
zv<|jXQ6+FD+td;=OTtakHdjwnUH^O}=Id11dKx!H&VbK7-=3@Ng$+|~Fy>CEaYha4
z(mT=)mhAG@(hba+&Sp{PhbG?;uJSb^jd24LezX)9F~k+$aM+#^7gE-9iFZwqc&Op&
z=fV~n5sWUdti-r{o4$Ws3W^~=w^Ps84BtA;^mU>>7n`GSSWnC{>vp~~bnM9Vb5iDW
zjSEfwZ>wu__sAMLss_g&wmtK6W^nt3VSL|O`qJX~`yW8!LA_P}eqRg6XdTu+_UiT4
zaJiKA$LFW`y-c?6RIt>LChUZKupK|&{=iZUWb6+%w<AKhRR16kY^|T}OBcjRNa=nC
zCLfX<kldm)S0FK;vC`;Y%U1Ls$TdmK1V>v8H-tc;)rT6sZ0D-%9Fky3%bdFW*XVtj
zzP^r>X(7`ff)JBBS@)r8*xDpDcEG$CRik|xqud8gg;nUw3Fo%G7@DDmggC|@_s)uy
z)t@(F^b6S`37L)V7YLI$BLqnlA7U;;5a($&WwUDS^O}uwV$}GXM*YuSoSZf1y(mr~
zR->BNt~PlIM3X$fxS266sL92vCJAn@rV9FNn8wU+RU2nv?`(SAGBDQ5QcNV)s{d#f
zsLA>j$^0lxl@(4nD6gp{XtU$dKAwgtpX!ty`blCkt$w7XC#vH#sWfFIVWoBSL&J-k
zrm=1<4_}P{51wqiMAq9J8FM7=t-`3`E6pIgvftJyV23bTIPjr+=h}9k%3N`qe8i59
z^QAeq)S=R&YQ5rpa@zOasSuLNqdKwH>v#4sMzY>my5<8MtriTN8<RD>c&!50C5$hB
zd|S2RhoP;$Z8!Bu{lAzb+5VU$RTcivBw2=bB`8x#HIHI}qfN*KIl-GWi9JWasQ3;&
zbn4@P)y1JRC6&4p^bmC5HW_tP@99ZP_MPqdx_f^UMRX`a%T>0*p1Z#Zgp$|i2VGsx
z))5bR(=HZ}Uu^EHMBJ<X_235ORuMhiI5C(_%@txvQ6uRmbrI<ti7awLRXZ}79DRCJ
z-$F`}IV*Z~W|U5LTJ-G}v0t%udcpkpc<N!rOz?jwTG(^S5H#q#Ys%3xaub#ELY^3y
zbJ8jD;EGlDgq_5_OO6`6&`0&YBz~PH|H4`JE=d%sGn7WE<w{7xIm%#DpXeoLE62^?
zRGjBszR7P*OYVe-TOnFLGS(-y9H#J0%5M2M%yKhzt{$PTeVua2@9?}6x_4n8$MGly
zu)aND_B+BBjC)DqLeboj57o{fWgV>yH0u#TQ1cWfbMgrDlW9Jpo2fr6p^bnkDO2|d
z=ntW-xhJ1L6G7xuoHipWoUnHJw9q2CUjm%oHl0Fy_FoaVgf~|mrdvQfHv__Ou^(3%
z;cmP)l+%h0I3+754jD8il6{1!n^p2&)Jg6xO@wI>vRbUI$VZ42>4g6D`Vpz(n+Cu1
zlau^morduBzzY{YvvL9PG<0`TTBA<ZDHvpH+@fyoDuetdmhJ}T>8J_HWZ6z`Ici(N
zWDjdeVy?bT@GTeKl-zy847o|#6yQXrm>j`YzjwxEwMYgEY1E`bOkNeUbhayha=14N
z4??dLq+lb<aohC-r%MF824fDl>x9*yS?-7Z1+U0O;;=)cG-r1^{A`;ye-9oEW7Hkg
z0AWw+wELfH+2KE;%NMnDdZ!)G31tH#2CX5PZ0+{#g|^rluhdcRDA#jGJHL%?O_;E4
z*~gFOlVuh)5C?heq|1XL?>Df%WHz!o709|34DYJNq29H{J9XbP%AwYATfTJnk7Hk<
zI8f2eE)F1MtNCR4WMyLS*{EikBla1*hYk34rEL>2C-9Rox)~Kc11ZH=hzUy0K#0Qi
zJ6e)@1cKzGL`@3I(!LW^`XVB7iJ3`2ydaxQ)|YqG%bBO!5M7QobbAiXrNZp=<jz;i
z%ix7HpLpV>3Gf~i6WznM8oAo)cCy~S;gRk#ersyb`}n-+;8sPqZ4xL0I-+AAq(3sE
zLx&V%yK**R);ks2?KqEqx_OA+w1%Eu4(sg1xEAM!q-(^<bzPvP=uG?EH|)4^e15u6
zRZ6=wpVwClFp;6AH+!%E2=<=#DDLa0?2hr3TKd?_mAHnTcb-3~l)Qs5xaIWCo+0QQ
zBjdH_I)VLadTXfl{KxPRkfMb@|E79zLik?{5A45(hv_9v`;Ct&J?D?lSWvg-_N;*j
zi8RDe8<c3IwoUWj!?mdKDJ1%~3tq0?+p^B+E-u#au{18@XrIO8#NBuP;(hSEShs$4
zSvK@?Y4<v|ZZ*E-s<-G_6ud9GzImKIn&WtFju}4c+;*y2y3;&0zsau~eK|f~C0==6
zt9uUH4M_gtcl=_0Lxtq5Yh`^a4_G<0^WHpdvb-9oB57jk+%r9Uc4|dz+CDhTn;o_!
zOMJiD!Zf>hWE%)*&rI(0_R<k@b$s1Fo?Z;>m4dLYLdsrTZ7p_wJlgDBNBBy5*|g%X
zGj^#qZYc!datF9s);*o@=y0zP>Ad;>p<#~zRs{u@GFG1M$~7d_f}N=_T}E}Q2D}wU
zX}b+j#Hh_rJ-x5FFI!ehpKe9gf>xAV=7u(NlAps~tt4bz78!0cLx=U6D`zwTg@Nsh
z1>6^_$ljBoob;^qUi$0MFS%&Nt*zo*)~=)LMgunY!{?mi-ObbagLBsF)D5ARm)EJS
z^+V+s8Hv`Z%q>BCZeBK}ufa1H9E}lm9+<=XryJ(DE5?}CBAl04QI?W8w276;tDdjZ
zt{PTZ$V0n!YNL-qbu>lis+xnDFN^w}a%DZ4+14$unp&Z|!`(hXMqQe%nmw8IliG%C
zgFhcS`IcqZAMVdflAl+jJ_n!<x@;Wwny_D<6@&`H<fjL7wrqDV;xB*R-(hn18g*UT
z6sx{@USB<DvPfuro|b4WR(pTi`Q&&X^(AF*^!ny(SMbSoF853Gp~@YGK;g<(;qCo}
zc1=pz4nq8$*Xz?z{NzwTTyhcDy)>CF9ZqPj^h-<3YfW-desU2V8;%{9^R^vTB4D>D
z7gTX(&bDj6d)$|MEV-Wdc?27=TRK;ZN%hp*_GH5Kq`LWK_4wn<3IDD3g6FQ)$?0iW
zz@yoD=_lH!4Nn{<lIRPe=N80(%OJ{QrI^vxxUl=iN9h^|T?RGjR<q<*p;4Wu-BXuR
zoB2zv7Q1Aj+n~!;VsCy_p{i@6UmhNCPq#puUnTi<o_npt-Z4T<o-b1JD_yo%_k(N7
zS5d233Ade#gjUezAqlv;OfL!HEk<GElB{mdPmg=O2K9F~j}$H4lSvCkL&pW6?~0PS
zzM&z~nDOuEEtPqDrS~5)PEUna?QdCko|q8hiRnF+EtFw?A}Qeg*!aGY#VTRsH*lrg
zuUpcr_}p|eZ!~nTZLj<;e_(l<f7-v%0nfoJ)r@YoECKVB&4wpkkfc6J8WI~bo|>Lf
zdEuwSr~NF@j|s8dsL+T3uy`_h3S~lNE#;n{z)#6ptYSuy1LW#&PU!gbF!anN?bR@o
z_(1dj7$`yJ!2pqy@R>RE%-W`W3c&xvj6>#<&T5oNUf{n6;FB;w0%ps$>VFMnlTw&D
z^vyb^{0rcfF!QK^|5=7*M>YH;H87R=--CBRO=ipXYUs&-4?3%nCpm$O%$ENepaA)p
zkK3vtC;vU@s79P*0yZ)q|68DhnD-9In54m6qi5DW<yQdxA7;2SAGcS-P7(wEJwTll
z1U@n!cUJ#vV41YQT%&K+ITcudtVEE<3H;A8h}s;$Cc%NQ%>N#c0fU%{Ivn68|2=4T
zfSN=HN-`7uTc8A+hXN!@;$?Q!J7}BoEr9$FGqjT$m>u;GI;P%qu1Yw0Ou+vvgQ(L1
zX_5ul%lz*FJdlPtz0Cn)^526F2ZTvFU_NvDzXo_f6Xx`G2bjr!4>}!CCV7Cn%<2Cc
zKm&1@wc8xPC;v5w_n{Y2fhbaRJ6B3MS86y{S~ypFI9I~IP~yE%(zsA^yHHBGP-?hP
zTDVYpxKP5sRN}o<(zsM|yHrZKRBE_XTDVktxKzTwn*RZ)-3t?V0L8Y<<pOH=!#p2A
z*)4MgfZBtw<_Az!%UlVd_Au=E0o2(tR{^L!3KMt)O}5O{0BVoJJRd=uEpzpN+LN&6
zN6=-<Tr;5dH0=2i^yX^U4yb+e*LwnCw$60}YR|(wpFk9?bNztYi?HS=5L@fqFrfA_
z?D+{K);c#1sJ#jkcm^r8&P@Yqufsf_K?bdJ^MKl$u;yowee2vZp!PQG`5E-Jb#5I{
zdlx3~0*Y;&+XmF$hk3q$vRmi&0kscd%`c#;*12Oq?PJ*U3#hYo?i^726ejQrnrxlB
z2Gl->dA@=+Tj%ZpwJ%}Kub|7;xo1G_YuNKE2uv6V7K{$Y0!bPO)`jJR3yEeA20{}C
zLIf*-u^^HLf_Jg|;KHI^f`Ledfl$HGU@VxVfe>BFKDdZz_TV69VIWNKI2a27X&_{m
zgAXn$+9fzhSQrQwj1JC1K^h3v73YJCiDnN0`XmfQ2vz`Rc~2S$-Bs;_i-UFv0n!r&
zA_Yf-v#^l{!gNjf;1ZzOLxOCCfhfV_;4FNkfv{ayKDZ=kmyjSIVIW#CIs}UtX&_t|
zmM<;^nmrWgn=lX~SOJ1XhBOeqi`^HO2JI3G^j#Q;6&wx0qC^^q(538)`yS068dNR}
zd>1?p!J<hTh}h-eiwi)zga)+<195}VAz2Ja1ChGod~w;(>|sD-!a)3B1xOZi(m>>{
zYF}I~v`ZM!nlO+sI2w}0o-`1pYswdw56vDHbS4ZW4jzYOaVHH#?Yi>C6+*j&1%ZhG
zNrTa$SiX`5qIF^U;fkTz!-3F5faJjnP%L4jf#_ZAez=lomvA6b5g=u7G!#oLX&^?I
zvLCJtnms&-Sp-NOJPyT@N*ajS<=}@ak9G+U5*7i{2BSl>WRnJBb;bGNDxujUfIf);
z>4O!ZS&B#lvAe4MaMjQ*5kPt(K!)IGXqGC{z;|6!ez=-w_J|-G5g=3WI5bNmX&_G5
zl^?Dy+9e{$M+C^cr{urRdA16GWyMChZuGd&%G(5YI8T<zz3_Htn6y316pG(>8CSf2
zP|j1_P|ll7dOTzaiFFB|Od7aO>M|9%j$^qE7&X8*HNeP+PJTPyE&&PbZ(V`!ErB5I
z<2aW4r(Krx$)tm8{`f9Bg|`Zi2D#w{TY^#hxe-!J@<K*H!9-lcd=%*~NE4+AxNJaz
zSTusSqF|o4x*)5CB>y>XOW?*(snl=C{-GshEa|P-;)?&R0aP5iTO~%S(LQN{xH;14
ziBhLbevZQ{+1N(ntBNOiUFmM`b2{7Z&JygfOu>YHgN?|q(wVSSH-jIE91>dwCR$zM
zbE{RT1^a3yGS!U^zHiZ6m&v`lU;CW~WsBU7A2(ZOJ9nG7=@cd^X)gw`O=Dcky$n*8
z2o8HE=TGC@1I}Lsb`T3cl;QS5A_$%Ao$F&SZyMICmqpUdW>{CG$+pC)TXDX)TUIT-
zINj&gUHTc}lFUC0Bd!WqrwXK9YM?%8FMGdwoLNx7J$>Ijz6~<45|WFxw05@Euk_;Q
z=Xgm~xwFTKU)6n*wYc}-Z{~c(eeTmG&MXS(y;#<+@NmsVE4jMFcsWfp)JdpTKkYok
z-d0qLd-QI`-)z;AU3@}y7X0!AJ*zzGZTd7`NnN{Lc>lJje-@QsB+HOL&AHsV)*#_s
zU0Q4Kikc8dE3O;csMm~qynN1g(XH9j8*>V9etF&mJ2vb-7kv5JfjaZHt*lKwOOxdu
zv|9e?%bB0ea~F<P6l}n4Li??w!}{=g((%&p^ZwfL<mT8a5%Gssj@EnqEAxw|qivhF
z_x~fN%(AT$rdLC@(H4@tRtI;Uv?t5Nc}5C;ljp~C<>lvTyv5N&J(3<8)7w>@RwCm8
zVpP`543rxIf#x)$^x>|_h4%GGRrIFE4a?&%+v7BppCu7>iRIs~-izQe%<6Mq*51OL
zx44TuyRhH%zIZJ%WO_|Had@f+B^pe!73sM;qTDN85saMaZeGsco=a_Lo-*eqH=SSV
z3NZ0sFY`V$iZ=CC4N7kJua+3>c3MwtzN7?|3>D9ejz%wY@@uVaW{eoQ*O)!s-4P6L
zer?qtic*Ubv{8%74(i2=+8*3I4ErDt*j*8Nq4~XDcX~syK>ZeWj8FG}(lucHSDckE
z`gTT!N)C3WRwn-yZspN>k-PTg`2|~?iFpp1HS+qzVS$NoQ7Swl)#9ku{!~xDkCW(7
zHG$u)y8r3g{iC{<rXW^9xb>I_%SS@Nmea}g^>uXFw>_mNhiF#6V7cp`y#R}*N8ykq
z*5?q3S2H~ibf2Gg!n;BU!nK8v_8zND@H3w`JH4C3HvNUCNxi%|Wn=Ca!@^wHbJ@5`
z1MKnJbgA{(?J@5-+?s-S(H(ow<0cGuboZ_sJX!3U*TTa)*gt+>)Fs@bMs5;PTo@9p
zT-h@rS?OL0a&F43J6|FaxgGli%(lKd5_?aW%Z5*xgK4M@?(2-xALNWvtSHhQbrPP1
zz-bM8{I*%jb9;VNx?sqjzXU0AWohbIFSDBj_Q?`r?aIekQ`{e+I`{fr%5HF&_(-N#
z!G+g6Y;elz<#@{VIvdoc;gHAO=)!q|js|JujQCOH){&fk!zPE&@DbFX{KNOV5cwV0
z&bGvdQ41+YFEQQ)Pqp9bu?xit)<zKk<jMmVAc`cgkNhB$T_~F98$5qZx3hh@F+PWT
zS?+w@5bEceg_Zx2uI=H%h0tCob;a%B?c}Jk`&to|U4+Jvo@n0C!WGVcv)`5O`eJ`m
zF=8&iOq&<x*VK%-(o6O@g7)D(GpWtQS#vL`Il0^}v(~Tsik=tIpSG1>uL0tiB~hzz
zEC=QwxkC8w?KSHXMB$3c?JrYd@R<c>TPZN?cAhq<gJg0``bpG=Y4U=mM}ixHT{I5;
zhf@Td%qU-g-#bn3(kaOt#Cs`|714w)Ivjk_4{gP@_Op&)%vbQZC5^Ym;E=yPJC(xd
zLCM$9FpM}#HaYAS^`CnnL-=l-Us~Wk;GB^*Z6ynT>mYCme;0+|B~RN$cL)SSeL9O^
zm7V1)CL^m|Xx`~u10OZBG$vp77ZQE<_zgZ_pBXgD{a9`vC4M&6(sF$D0G!{&pRhg!
zowXlVWl}uA3HiPbFj(9n37hEw?(-?QNX4XgCU<e4>QP_X5I^&CU+6LEx%KK51EtR1
zGqb*H)t`o9TJ90ZzA!l+WmPsl@fZmQ_abzIPj;Ci>D_vagE1dk3N}XN^=Ti<bdM<R
z;qfIAT_JtKMhb|&7rd5G(gDE5a`Y4z)i`Y;PilPR019{msTH^>ETC-I41x1vnlA5h
zcs=7U&Z5hw_G&)HxpPj4HFg^B<+Eui+mZBCa9z>eA3e~GxL<r0{9654B^oR*l-4jC
zdg{(|=Y=HIuZs1x^jYxI?|N0rK%GQ<6rsxG!;c!|pzhb9P6pndf@{rVZ?i4$fE}L-
zz0bq4Ffa9IHgtENAL82VSbbgM1cyDXw`?!<UTA3gJ=ZN5wZiK;h9<ud_k1i{3bGnw
z!)RFRxVp@T`wGF3$S1`Kfzjh2BKqY7jjj=qjN2dF5}X_Ivm6^JciKFmUie1`Hvg|i
z>Xw{_$TEG?2U$I;k%6e?E}}|bXdPH`Q&t3uyGMSc9*?c_@30aanoZ%NNkwe4jR+Ne
z)^!3o3=C6QzZkmA_}3Gs-N{8Pw%yO@_SjM1_fhv1uYeX(bD1?SUdL&i<Amoh%R!h?
zy-CRqXTYj7wT+0r)h4~Ie620?zE|h8Kt@0o1$&i|=?sSqIrH3+LWAH%Ncw7Szw0i_
zu1W=-Kg<=0U`A}h?H*OBx162`|83^_SJ;a>RRprmuZQ>ELNo$*&9Dgfao(g8ca_JZ
zB{MwrFLR)hs&}^g#bfe%*B>;<Qmt$h{752OI(SjF!3)erA2Az|3}h^Q+YBtXH$!%E
zW)31d=8+l;tpd?r7$xarRNvvpR9-_I{j$=&R?mZ=TV;g$EGQnmLfQUM&3%Ovqd>w1
zma31|250=<Rf}_j)1jBU61~{8;yn~x$Gbr{!B4iPqFnf~rF@~H`iFkel%M82B@R~g
z<}=&6<B6i0{mXR3Cu`KudMoc@zJR(NpA5qMv74nK1yM;^7^OE!O>1~rf1rjzd92HP
zb`=$mk}tWXu$JgC?J}Nn#fnsV;^(<&Md4q<eF>)L95E(Qo~M<AFg%qN+Gax5LY1L{
zAw_r54W6DWW8?Cnd%qKwE4BBy?wlu{!Qu8e>1}?k>rL&7Y0E9uQq|3E{hm6C-?1NS
zksj`xl%02@YB4+Y(;e81$&Xgrn{FdKKjvO`^`yu{_x{VQk2Fd7{TrujTrUF}NiI>Q
zBF^bS-pAw<{a79dumUprxxeo2h7UG>5PTr+Y7J}sVklvd@PWzzwHioz)8QKGlqZ!(
zJ8FBZK+NmWc=Qv8vp-FAif0>MPv^)ofo)yiLlr<6F+nT18}&su0(YZZDk&gZtai&W
zc@vf@#wfn{hg^|r8_WA@hVoBFo0ASB_?&7J^%O~QNh|l+;faO2OPJOY&M$KZoSZ^#
zRR$XUQ?f4Puom&gQfcEolf;+I*rLWWw@MjGp-qyX8GVp9$v3w>q9Qk~g>`a73{gYR
z9Ao&1J9k-nPa?>&GP?Ry23l013ZwQJJn6L?qgBu+F<up!p<*q4kilsyq^(p<gFPk@
z!<f{{Q{SckDga>M>jvmwu!y%bSRiz@9*;hY)QvyV6xuxZcge<I(`eOG-!^h1{<`y%
zaj7NYz2(9wak`zf?u!>2H!KH2ZT5ID?S4P62#Cj0L6Ia*PFXZg8|j_r=S{6Jl$J~O
zxQ(Hc`Q?49=MPDNF@l5n{X4!hx88L=7dFN(ceHNQ*p|LEVdJ^EEEefq__iksqcZlK
z5~f}{Jx6>iA7U`g_;!Yn@5mCJ$Rv2g8%~o=&E_xmV~1Q1nQotnxd&HqAbUO3V#>2Y
zsdh|4+S)baiknA|8O9+R)*K%VT*H?b7Cs-&*v>@wrp$|;^at~0KJLw`5J1^2_QbX&
zb7qJ~3j2v))-Ja#ghjILlRr^pHjIy)b*-Oxsvq%Vo~`kYbh&FDhLm)7YPd-+)L56J
zot?tiNoM257CyaD%T!--*-+#l#B9WhN}S0+)+1xgt@p^+f4pr>%{7xoD#k`9bJo-A
z%x3(C^gW#9*FEbON4MJuuS;W_*8*p@z0K!#f+gC9e*1UuRhc!_z5EgR^m?nyn+hZ_
zm?QC0b5;(p!;MjD>E=AZL$PSesdOnGnYQ`oDeG6xpQsJZ=02fBX0q+OLsgzRa(>Kr
zu6=&Y85^>Lkv|!iW-SR%h`42F8H8xyKVZh#Acp2?;mJzi$p)|v@)Qd036UPRyco__
z;9(-Gv+6=vjF_EW;oM89yWwZ7fYYYX(>AbUX=7uF;fMY}2&F^rR)+452?Q1Rfn>xg
zR77lZesC9lH*ArnJec}Mw~}oY{39WlweAT$qeCG-2O+5xCaIJ#=?6^G55lAZn4|*2
zq+FP!T*9Ohn4}WIq->a^Y{I#eUQCS)v%Z=YmR9Fd<LQRcXZSOo9VnITDV40LB2m+y
z;-<<06UreI#R$2%7`ZCg(wbD#jr4Jm(s7Yyan8dcH;SIVwO@xt`1-IdXBtR%mz$+?
zCh2c8_IC!?D$mcxOog_pg2p1@jv#b#wAQSx$u+}Da&_MqE6hOAk@)AUK**~>%a=iA
zkXbO-=3wK-pE0ZSTc|>eVkFd)(N(FyqiV(vIZ>Sv>L)M8u=2&9{S32cp*^dsoD9i>
z3Zjk>!&wXmZLAc%`=z1Y7Kp2-iBV35JckAOB!N**hdhS?x%3UnLJG3B8;pwzd~w2u
zh^5U^sx8uQjSG^0&+}kFKSb%Xsrcx?6Ak`2ab{2{q8Do2CMYTsW3TJoNf*}XR)h^r
zf(s4ux}3$iTuMhe_eOek0H1FFXmh=RvAnVPi~6p_QFHZ%N;<uV2KJqUz6UeEEnje`
zs?R|PE>-YcjCeSGa1vE;Q#2(=RiukvB!^6@tI#i4+wY@NOt3aIdOlQiEhTzB0y%`H
zH=26Wgk~0}l5=6D(}WFF?cr1=Lw}d=(MU!*Au(@33B4yxgr*+Fr{{efsijKyK&Kej
zk4uRI7cLXOplflbGc{s<897rN8(x3=RTf8em1EoKR_*DY+qK;@mHG3kG1SL2)OX*n
ztqplF{~?Z**&mPlqFyK$38)X#+D8K!&sy$}r!`;#`vwB=s<$Qsr17{rkV>~MgQW3-
ztpq+m4aK;3IqA9$epRY1ak!1IYs=G?Ia=(5Zm;Hjm(}>GJyxdjQ?0(^ZSya%FkMP@
z+QsFD#|JH+?p#VlBTap0-3-L?FH&z+tetL&8o|QeOT8Q5oIklep{gw=x;YQ!EID?*
zrvFyBBHFlmifE}_yLGvtqCj7_`7RIQ9?4ZDZoqOhz*R(0O$R&I&fQf%=G$nB+J}Or
z9^E9Ct;^ltRb_DVQ15{aiqeVq$S6N2?)$Cx@=nEkDR`}$SWbX7PIW>2BF#9FGj-JN
z-MwMR&Hm=mBujmd_sfsB?#DFF#67Jjht^z?MMF`5i^@jqjWP$1pLwdEVzphOrzI*+
zJ&w4n6^!l`WQ2Bgk8tuv`RM7|<g^1Y)*|P=I7icSBtB5i@5gkA#;X>vhAb?@Oo)C`
zzWn<6Z9fw-A{)sgz4>khkt2c^M8940o3_aFp&;0E>N9%-F^H{t8ttX~J=QDE$ar-F
zoJmTN*v9uFrAjNURJ~DEi?up;p1m%0sq-AmB^nFu8h%cT(Pvg=J|3=7*9d(E0tsN#
zF<wQnsK+BcV<*MP$8vP7(;|<I>M^}dIH4fC(`l?l{ZV;>1#W)ZMd0j_eH}(4JJXJ2
zR8(E4c~F?7DVkmxk%ewnD0X^UBIbbHww10GawhXyV(XBom+698%SFOyMhV!CI&9zm
zIY!+g#@C0oA7O}0%Ln}qak29}9?`M;N8fn5s9|`iGD4n`(^F-dbG46=o0%?gw<^^^
zShp?JwuROtdunDY^MY6zBsksqC|>Tumri3%?q9@mzuJ$ryi>&-Q+@vh+J<dnCedqJ
zUJ_|w!_-chDwF0ynv93DcPE{Z$;dbf_P}^H%1G@yW0e2Z^AQSy6G2DDJ{2;?D2<iq
zT)HVd$)ag_dDJxl?p(Td*deyWe0tkFWBy7Cfqo+AQ?%QvR^~Gge1FEJt@&p_Q|9Q@
zu+?GkysW+h>yK>z<vUzPgfclV!)KofaK7726U`B>u_;!0u(2wI_L9)yud%sGs~#`_
z+1AC*X4O-s(n_C`3nj$)Q9WJF{NSFc(b5kW5Q+|3pptnZy?JiFBdgUCa0+tcQR7pV
zM47r_Kn~LG<<ZHv2qm0Wd9g80xpn!+k+h*yVHgmoY?AHxu0AT+XZ~8-eOsMi_6#bf
z4|yXw@n~23>+YbmCE9h;J;x&zj5iZ6-$*PIAj3#3g|5{V7OCKrVr?=Uto5_QrbXA$
z37iPweC!aDy>06Wbi0+p(qx@hEAGnz-Pvs1#i?h(=21f?)xc)S7#J}uB8*c>G>4WM
zXnO1H3+(xq?Xx{Qm#eQXS9UH)Jp4T({1QC;d4$B5q{LN(#4;#Rj%ZOTC{c_-y@J8L
zOhLWTotuPRn{n;-b0tR+A1VPYh82B1{RjL=p9705CUz5>UxW}eQTeJ#q#01<AAg8@
z2`{2jU5KrD(MFT7--?AiF*lM(Z^7<7f7(#qfM1V`8MJELdA0|ar|xv<h#n}Ky?axt
zs+FC?i>sCCY+?p4>NNMzprN<8MaYxRcwFOW3S&K*u}fswc<xp;LPn*3V7&1<wcmU<
z|7bFMD|}=!13qam%CpQNOg8g8Y}5=e44Q9rOE_M-OfQ{oY)oAix^UhVOYyD;8zMt`
zGBJiK<}mIjL}E+3Ekah^^*`dND2MsruF2VH-dYxm=LmVDO2FWPDqfyifzv2P;!boh
zoSO$EEBQ!<ocqm5oXj%!TW!%dCuOpdaM1?VfGhF<hd9v(^nj~)(T7se2ZewuRs_5O
zEY?sg)=vm{l31*&2zZTe;B8|fT0?rJJ_f};aXLd{g+47h!xMT#VwFCI>~Fb1vZ9Y<
zh`HY!#mUTbztt3db5tfP3Ky+q4LBkXu!s}AK@T{J7riMJy-^4_VnyH?z_JU)vipR<
zBZ+0FionzO2C(f0X#JPeGbGRvAK$T%_#1Suk8M-GIL>KWN8Beg<$h@_+0oRzNJ_B|
z^}ShFs5sVVnSY)T3=1^p=NGj);FXgr@=v1{m0Kjur=!eQ6P3du%eVeEi5<g6Pi7MQ
zjg7Mp51~If{u|qezGQ+eV8B+fbe}r;Rxz?&f~cJn)s_Xi-3<(nCK*pYhFv5akIC1x
zuT-!l1*vE}u00vzakE>xS)X-?+wA$xoe>Nf&m&Z{P#t4u3&6(Zp@VJdg@=^DLFou+
zkIFvW0En%f%GGa8;W>L=0gggTd(IUZNoB_5yjd$;4P~7Suxa<J%N9ne>3rK_<Mo7_
zSp)?1`o%<g#n@~!aV$&?3qLS=9>9CtSPZoBHnaFh>GdrL^(?U1IDZ#1WMTB|fWO56
zGEjOe)TDYVB+|3MW~=>O==D~31K#7rVxaj}=uS_se?+KvgvI70j<?w&GM+8vu@*s$
z${1r4k32-0_#oP=3Rnoc%4+=x=n1<5wR{B3y#2hLjf7p<c{DM!EH*yZ=o&sT3ffKG
zIC~%!9G~8OQCwU-x6Q3>-J}3odiVCGEWAWU@$SEH29g|Rm#cRPzPC2WpLRQZS|fe=
zV17figR=r%^FgI3uFy$Z`C7W*AYXj?XI!DJwDPcYLCV`nVO*i3wDPfZ!NS`~L0qA|
zw6d;)jwi=s!s`IuV@>E?Rz;gR_W6hG@LBqeupU5}N*7K<xK2?p0N=h@6<wD-#hrtk
znq5w!Ed<Q+C1#7pne&yy#>9NqMXSs9V*QVx&i3TI3Gd%@i8vGgld=)>P1&d^W^LtQ
zWaXf%>}q3Vul?JmX*gkAx|12}ZTny>s=5i|RNkQK#elV3l(bol*eZ@<Sy4I8y1Lt(
zRC4lPl|PzIX$4+iJ!QYMXIdT7&-+MP%C^I(XHx0qs4Orb-tf1|_ge7oZ(pWE0>8}Y
zwGW^zG49gJ{Dd~1@%=%AcxaBkHv_20w4+LB3wnMDmNAD&`W86XPJK_Y-lY0%$R8Co
zE70#82NnB*K}X%L4prQ^-QPYwf&3fED(-be0`W(d`60amBAqd?O`+Jhcs6SyyZRoz
zLx#v&@`Y|uneQo%ve6d0vAhRRB<zH+G(G)>bBc<-W`hYcV(xdn61`W^U6zjAvs{O2
zWizGZ*MO0vHr;5NV^&^NQGIx{k1gs|8ec9ENjgg*__><t1U80K!7hyPGSxS#T6244
zCHW<Y&VQW*_kO1!?u>NNa_ZVV$mD<98D>i9><ZE526b-s<f|lLcX+jXi|Dr!_<amv
zp&B?CSoj~le&7&TU|3*qaByJ3pOIw)QrJ^Y-tNfATQF|Kx8J`eT{|NSdjQk#<0qNF
z3i4DJ5Qw~y7QI=r{l2CDooL>24Xq76*;(7z0}LGP9jq;X-{8L!WSv|={chR&t@@jW
z`cJ9g?OOgXfxeB+KS|rlWpCQNNp8K>MgNm57})gN1^r)X18X~@e-fW1hD(2a69a!U
z)5ZUbxc{4Xi;D%||NL`jYddq0wYB+giht~dKgTgg{R_|F8}l2_pBet%1Ah)n`#aS6
zf2Vo)KZO4~@cG|G{~Y%6x6Af_C&{<I{I7QZKT&M|&hqC?zyHcY{`MIE1Ir%)Gyl%=
zXUFotvY5U9N0vXf3;#RIpB+;F$^w-7N0vWa(*Mr#XaA(XvS`TuBg-GItbb?uvjO*C
zS)!Hxk>wB1roXfN+0OH?EVUZ{$nuBj_upCmyn^#rmT8@TWckBF^zSTx9-4oz_WXAe
xd5ekscBk$CzV`EXhCdG?e|_Fdzy9NZ{z(S<?GgC>bfSZqL4kou1pGexe*izD8hHQ!

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/FC_EVENT_UNIT_reference.xlsx b/sw/pulp-sdk/archi/doc/FC_EVENT_UNIT_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..36e1a17b2d4afe9b3a4a5839014d9ba641e11258
GIT binary patch
literal 85411
zcmbTdWmKF?vj&R0ySuvucY<qhAKcyDEkJ;vg9U;N?(Xiv-GjSp&`b8Ycir>nob~N9
zKYE_Grr+-Br>eTAdUdPFLqcJJ!NI|S`3Kc1fc>`*;s*w}nA^FsvivP85_^>T*pMPF
ze4`m2KCO$w{RFis$h47jk#tiz5H@_x?+?Ac|BQ)&^sTlp&N(3P&7^Qc!GURmjYi(^
ztA@^3hz=T4|Dyh}H)n5F?(w{UL3CbeRYwU1mw08l+h1E^qXoWh333RBH;VGp;0LCs
zW?(|1kuC-ro*ZvxQTt&!r?D8$mYR7>fl%#XiuSgj9Ars}e1ti-wJ4IvJ%;5J^8Jc<
z+cA*MBM`hd%>7%&HZPJ<@R8VL6w%Yj_s@rMW}D*3Uz5j<fI!UFmVFl|lUtbac8oAK
zOE+IdN`D!J^BinqPJmpD?vIzTeM}X3Sh(;Eu8i{!5+)$Pz*PQ6nlL|Vm^qrNxHvkw
zvYNWPx;fgjc-h-E%qlvDu;Ia8J_|!15$ma_BN<_F37l5<r}=6{bA>iqml5jRuWLmd
zPMgiH&ZfNto+WW-1TLhw=E-sPnEpmabE2cAuzW!aUH3Rs3eHE~=c|M&Vz(-Wx!I-n
z(GXWP$D5B+{LK$j$nFC3lZLvYhGfayK?~uhjoqmVaV{N#loicz4QNf2^d~!&wEgF^
zQF)@nYYW<&#bNz~dpDmh`+{-#JXfzBtOjFmq|REh@metG$}R-8MTw0W<jAdlNwu(-
z!ko&!fn!46+VxY&$eoo9Kk~iKlcaBg={nRR^<Td7kmQn!qqi$bR^z@~qx!BII!TOt
zVV`y5C8Q>{j%jnw|KZ#CO$~eJf}fdPWU5_aGpu;x)X|%V_i!t1VQr*hxcVom)R0gs
zd2?RLHy<|MmLO`)v&@dOo)aGVfDguD;rQxH2*tp`z{(*1Hw&QscMBLhIsK(SJ7N68
zThYQU1SQSxGI)Plt1}E?!#S5iMFurX4sO&-y{WaA%rp%J&E2o9##!8*O;n%RDSCvl
z+g#|XVpETF%U0E|Htlx!jx18e&}Cr^3RsQ6Q!HN#+;cyHQQAc5P&6+kLYge85bS}M
zM@iNixWI_$2Fu3z9!HAFd)>R#{!Z9PGnX)yazaoinGn5JUL(5FEWW;e=z5&a7T<PW
z2u7A7bCO~;J@^7t()(Q&*{U?5Q#XVbn+l;u?^o0%<@MSot~F3=6>U>9>yYt0=|0Qj
z?$Iz+gtbZbon>rbw&2?+qg0h~tYP$y$X}|e2o0dlK8W!DpzD8jR`mZ)m8qkP`CqR5
zRmc8v)qaEh{i5Vdo%#Db2qX7Lao8LM8qbcMn#8vD{r%kouQeuu`kII3U>&QnMPzBL
z$M5#a@#ITzN_0GpgB2{b>-LNx`mcg=Nn^F#Y}C@1W~u86$=IbHm%BEID4!nb@bFoa
zvlEf?u#<fng5{pXRDhzDwpy}CC5*)>$7(pDn1h4$5Xmi{WeNM1?&Egt(#tkx91NBT
zcB94NvGHz`QF&h%D4ItB{!<*dqjEdby&Bfi_s5}&9Zp@FsP}!E1WyOI?pMur(%%}a
zH4B5xl3Xdp`4Zr~v5@*p^oQD!E=V<96RBh4O((X)DjsF3)sg<JhQ0Z0;{DiOF+bs8
z8a0|L_NhkS{hcz4)5lzw`T`!-o(x)w7_c<jJ}_rI`ng|Fc-ss&1h5^xi0j!wSa8?O
zu6dW1H|37@Zrv_1l3<r(l{!IM8Ab7E{S%6>?66uZG<AE{bU~VX$)%nXhW9DeDWvUk
za`IQ_Kfe9C(DLf?VXVFXb#@{6FqoGe>wnF|o{lcICXSA_e~tFfoZK;2<IqQj2J>4;
z*?8U1RN(85`k+ppoX+YkIGQjaBR3hD{mp%$%{;$q82@L5LzKsh%*qXa1=H(@K@>UF
z;aMb%Wc`NFQ~Gw291@15PccvU()%x%j4<|?@6x&my?n1SQF{=y7HWlGo-&ovzw!Yx
zepn4EmrJXf>B#;Pgv==WwL7KC7RepC>oxtDV>j;(In=Rz0AJX~9-{4uKmGLC!p9A(
z^JMM-tVO7^`QXvhTuGCxRiwvpY^O6$Fib~k5R3d51BV5EZ#ku@Cb<GWejSQ2_jh)4
zI5o*ZJ8_`BnF4n2?y|u{mJ!S<uI0<jkE%BBXX(1)k$DD3Ver3xzeoa?{r*7`IL!a%
z_gMc$qpOv%i@BMan~SxBrR!f7&kXDxcepX$0=hyj!6i{;UQ_#*S83>py6nOSGxbl+
ze6_H^nZIyXB^F1|(QE($CFES}hL%y7TViZIYP6R)06#2wv+z-5&yG;zjYWlPKf9o3
z&+Fb<e5)SDCW*JOY*-z+Y~%Svf&ER8ASx<*9!FszfcJg1Bsp4iUgpRAzTAK#A@b3L
zj*PiMKT`<6?|Ybf&!X8vf^%;%?Llk_n^k@0xDsW7U@5v*!FT?$4sXbg0`zww^N!Pz
ztt;8H7xn8Kwb^k!d^KF3NDnG`;o22%K(qBQg=7}p3H)Ua_uL<A39ToEfd?+L;*h?L
z*WV780WN{h8|evQf0)2Wejnc#n{a+-QVGwt9b0HC$%uiHra=3eI`d71DWldbqSQU@
z2(px^7^!qk`%8)(krfMO&@TunY9$JPn)R?DD{5_0JrerVN0l(IUkB*YJdl)@WdSOZ
z%-h6VX!MameP)IU@Qv}LE$Z5mXQ7(;2yxv3k81<+h3nS!8Af=z*>~IUFC7tqyR_He
zVT^Kg8wUTBFp8GRa%BFPkLUya$tR_i0MBq3y|d~rf?rhjC%88HF65B8;+i3oipzEO
zNr9C0$TNb@8v+tSb3JG>uN*#okj)_W>1eQ%OugiX@oR`xcX5TnZ>XQ=?gEVSkaI?>
zPO~T=`qJNK6V&WKN|iQhqNusRo~yHV!jvRSqqMwo)MxM=l-Ba(JLOwoZ+J}-MI&9W
zM3aN!fYNhW!MB(!GendNyGu(m?WY8`v-sN575i#%$O*6feZDFoLr;`A2c^`8y0^3!
zUeyr6qRuUFMHE)uqD~EDXaztR3t3_HO9S>OHO+J|lE=&M*6EcV+S1~usDmAu&xC?y
z*o&XT93xbQg!?UjqhbmTE=wE`eEn^4c|L=$TyKW!Ua%DqM-J9jB|>WllhYk!PQYyd
zmcV}~e>GQ#p3Z?WiHm{c0|pZ;%}?US#|z2q2tQg%4Icq*A@zpLsQ8=X*wB_C=QzjX
zC&mo#!YCMNkv@7(U3b#1@kAcB1()%%s5D#pc=O`OtRU^B7!YPlO9e}D-*{rZr34qg
zp;z0pVWv`FtwLXYHW`-W3KJbe2r`zy2IMp4G8U3NQ6P5(Os`I!21tHxdi~PGbBv2=
zBFzp?ypF~s-HTQ|Z0Av~04KoptYTe_H>t7$$wUN>pWh*^3}qb^vt1dU>_@=nA{~l#
zVE1c<HZ+-4To&rbC-jx(pz9ZmnfK!aYQ`Je*R%xbvQ1e}9a1+g#&V5JF<aaF^%uKd
z)%~r4JJ;7u_iIwdv?CoBiC;*eU0C}NkZJuS*yWwr{THX~D9vNzb~F2}WY+r9%@~IA
zoZj19U&BB1*TB1ldi*{NX(^<WLbrocaLfO>VnjF2MQglgV?Qb!iPjMYUIESvt?gsp
zHZwoQbc3fEUItrZl6+=+ii~2&qKti?JEtY&H*(A$aG(%9IJGBKdZ<oFTs>S(2icX>
zeNhu7Xquw%f`p^Y8fE})4A>vY$#cKH*~6p9A#UK*mpU0)_^rmJhl9N|x@hD$O)p`<
z7EhaNNFo+a-;c3RdM{%DjqX+u^Jk4oi(|S6XmO-AU~tVGzee^++(Yc;y?dm35_3N<
zomu{*(p_AxZ$Uy9ayN=tzwo%brPrItj=L1`HD($7=muYli<gY!+l~=9s>5*8D^}hl
z;b>?eQ3AUkX=oUP1<4Xur`>bqrU==^#)JDwtE9e-IuruVbpdNV<DjHUuu~u<NhgGA
zsp%VhTi&8IVN9-_Ir_N$O(vtedv3Ji)GbswRVpX8ETf)zg29R8lJ`2PlG_3zeWyH}
zFl1D9OI0<uVl){pKB5z5HEkZ8MYR&b7KUD0h!1Zq{Cm_yt3*(SWz?_F1BF@E+uzaM
zF^ww>*piqKW}#Kz46<cn=_<<)oXv518%y5F`ycu5X_(u#?O&>?7chuH->)EL6uhm8
z3N$;ut`UVmV|89amq!~ngl>Y;sRXGEGpynXXnW<a0$i5bE)3R@;1sO0&%Wi_R@<OK
z9#vH%z-p0=LyY5!k&(EeN}61p@dP@4>UxjEQk2;$gUx1Tx0mJMTsHq^mY-|;G7!rE
z<KJVW0_7cys(t|3ZER`v;>TvyJx{^9{n@$ndQ*ZSaF+SeFV*2}xaH5{7#)>saJXe&
ztIX$3>`e*cs>6)QOleuSgqle+%Ng9hjZ!Z$@$lUhGbSIi2}@TzZWfHrVe_>24UR5L
zcUKZJqMYXtI3S`h5}dKDDx95;t($+_U5f*=1sd6e;>zaBBllQxdX&J4Y%>|0w~>^;
z9&$Q48~Ubt)mlm8G?)r=nHe(Q>r*1#u;^6+^$FCbpc=uaqEWMHQAC|oF-DkQoaDq|
zX&H;A-$&&iktl4Z<n^&yZoeG@AEbXreyaNco8#=;El>8CtpE;j(aLgbr1RAx1vGqS
z9d%w}&f~v7%T@igCqlgV0itDdr4Fth#xv>pi{}ewsnZR*WuosO(r=i?EATW0qBY({
z5$>nZ>9fh<;Tu<wV|voyc&NDC!}^1NK|!3#p40Ak>ng=T>r->XKB}m+<Pk_M*KCD=
z-_;qgQlI-<rkj!nu~D>duEt5=_1BlSVLi?BZ-$Y+8M;wfmxJwJlx!H#SGYqfAy(LK
z(HtTgJruIZQ&@#tZ-JEYN$!1S+uDy`-9&!4(KeYfp=Rw@4f)JueXHgE@?<qNaOT7-
ziilsdyvQVfbyajkKW55>z}|iAPFS>vSDcQ6#T~1nU7W`gya0!#`;9hO%|`Gmgcv+V
z$Cwyy8LNF3M<7ZUAzOxECXl;X#O-_JW=4D@Z+qJS7AlwCOA3Vv^_xUF<qB8{c<T3O
zuc@{sw{+>|qt=#Yt{7Rv4oU-aBh22d{W9bjfA6JF5mv0eW(U~}lvWo$L!{SrRpZYi
z-)>Ndk(ZCQyzIRdGX{LT7r&|nIV=Y^s<k0cRg{W0or$iN%)lIaXyl@viS95RBj%!(
zLHL_N6X0)mfjt#7ObvPD${*c2Yvc<21#U$QQ?&m`WHoX#xr24bI1IfkisYe88KqVb
zoMkBuptl=|w-a$%5&9!NqU19U7|=*{$c0&~Gs{H%>>`^Bj4L6Whfthl%k-hQF$Mam
z6<x5SGVf2u7cv>jU5@4tTKyZ%RKim#W5s-NVKlVQM)8Qwdvg&O4e>+siSb_Q5XwH#
zjsc#!@gAe;)N;5Owq_Rx3~d`*aW7)Bxf3Uzfg;R9TcH~Nu$x??R!m=?_|K)mmWY|J
zX^N?uf6`Dm-fM|{mT$*s+{%~~VAI2wQ9A4}EHGO&SU{n_2J9jYxv}fu*BK~h#VpJk
zC0H{PmctxU(vHY(I97kADUR8RH;qoXB`l|(O^wl5a{tuZv*I5n8uvIXRO8a>c>X1R
zuta<sFbqHQ<|qIoo%QD6JBT|_C|xjI+c>QVK#WPs5B+|JvX<IWMz0m2;#}#>_7wi^
zv+xu#C>|hU-)SJwpkr5gc`Ba&^37YXtU*{!adUXQltRa&tU$*O-rpi7h8J!55VGzM
zOwEQ6_buGRmW1awI+u9&u(nTMBKlXj7Z6}al2>w_8X%!z%j~0GXB4wTFD8>6>e3Gw
zn!c3XnJ~+LbDbiv6mysEaE%so^_UTWt?)E2dHH@{fwnC9?9)uCq^HbcZ=>hfUTSTt
zaVt+*z_)%b#JaYk%PX4?_dN5x2ijraI-QacI{nn`{<n!@DwP@6=%jJX@Y)(;xVLw2
zlFrr``GS(*M60-N4Pq8@_wUI`p>L^?;V#1YB1s8qeB_p)38u<25c$LrpqHbTyObBz
z>BiQ+nBFw~TaWZ{Z{>Y#*?!ZEQtzCE&QO)Cld0lg<CA_f<diHK24E8`<gD?&P+}gI
zlAhHLR5LPHLETP=h-1sS1z+}=7tYlW5$pbhe}!oF)<Xt-0ryAVc}NZ{2!7Lnuic9>
zCKiZkR7;;dm5ZNSbW6YB)H>4oLgl?x)TiG{iq{sU;!lfIe%(Wm;lmvUCgj@{jjwAz
z{jz7=|0JdGP$X~E9uK5!<4`*U<6&jh5t1{*OyU(7pqfBoA9+NCrVga4@P}gFVa04%
zQmLRT#SgUFZafpF`m?IpAHg?_yLlZR<5%z%dS-<at^V_hFU-s!1m7BGf&^1Sz7Ql|
zF9hEPXM!nH!o-hYw`x(Pd!$_`U-s*P;-cY+3b*RUhMy80T~cOYxvM?~ZmU%>=UXRv
zzPGK1BwZ}6*^817yYAB!!xx&Z?X+_|<gzTi@1(|>yYpQLb-lo?GB(Cona&UBb?_I0
z{zC1uzYywOwfA$*J_Cj#m#*1Gn0{KbFhWB**@jwMv)27`Q;cs*j(=OEuMO^>ZR!(`
z_=h<MOXag4zdhWXBHt?^lrQdIdPX|;P`FFS+s>(L9|Q=Tl;3k$o&rUKzIN@wnG&lk
zxmUfzBE5>6tF}wt5)uq<R&_x&k{9y7lm5-VMnl%91(CtPupR%m><jO|vai4CtE-i{
zxtlBNKVQ6mGq4WLFG(xhXaN^hmxmoo5uy5yv7GeDpjr9hWO<HR9^;CdeY24iv*Gos
z3%S~F@oeeBYss()nkTQCo0VPEzRwjn)9CeEaxAj^vNBM$DzRgIiGBe~FMjeArX^<T
zbnx=mP!a9pful-tA{hwXQh1^n)FtKi=i5tI*mH9V>W~=9a)q`w&Sj`I)?6z4q@|LA
ziiwi?YAmu*PDStXNE)f_K@AKm1O>=qTyQq*{%Ti)34%9pId1AM#$tggNV6;@Y(bXD
zLft5*2ZK4Quy^ptug+PP&JRvM*yG^hQe-4rs4iyO+>Zs@`*2ZcId!E$szu2A%Lq14
zP8*MH`=>wTMa$;xEnnobHRal+xf33*dNy<Cjiz2yj3XXYR>%tqpNZk<n5uEvRu>RH
zFAL54Qb)ic$*mxqxQGfC`aYwp8DboHVdJTNLNSFFZ}v?rcIpfy>)wv|JSjKd7J^_#
zub4RfmLK>sbNtv|q+EK}?p9Q(b1x^vpA?hX%<#vSH-PY%plmGUGggH(-0}-wW<2uN
z^6<-!{5DEtV$0NyJ0Sa;BT2c(5VYz$2~iD@U@$<c_t{^%2tj?L4;{+Kx4#BC9f>Cj
z0Je)iWAV~NsWLSfYolI2So*|h*?1hI;yfs77=8!*^cump&6@VMxJ0W3C2a{;2c&9>
z3tE)S@`##cjA}}{y#u!-{(Xw@n=AX5MHQ;|tk}kjV>xKVZ6kQ13Zu<y$CvLm!Lj^P
z1J`6dzvRlIh-jn-;nb6Grwqm8TW*ceqvv9uo&Z}BcriI*a)958>@mA?-Q(f)iGD!G
zzROl!>o#X5t08|y74IuYbHCT?n<SziSB89>efx$qHUk|>Y27x-gpIGY*gPo%h$~QY
zMzyAw9KuH(kQJ7SyGhz_?B<vI)Qzs~rKm*X$e(h)P;49!4!z76gMH|klIGKtS#)I2
zK`KnekW#xCziq7FfE;ZG=`)l=Zq*}`AYb{-z4p1L;z1Y#KEL8*rhXNrR+<9Wqs(7Q
zA$wN>+9if(2xppz^}OgPkxNcbkx%a0aBBN1+YG?y5NVCit|*;UBI<8gvhvM*$0Fvl
zo~@B<y1{0%1o8s%P}=5t0qwgTy?UPkd&emh2G5VGsH@t32-y?x3BJ31X45X>NypDW
z=m&ed2LcExobf4OZmLN_w>%!(lHL*jMsa_FdUnvq7Apt*{~?Nb{)yr&1J@N9oQR7D
zEtNIaDbj69b6*>#p?;0@kvaZ4wFXZFxO{?OZP~`8m#2ALya{hTVZCr*3{uphKb4Sp
zJxRmUaoR;@^8*G*C)uv**@o@-q4$hJM{2d`<Shqq@y>VlP%F5^63V+AvG_`Ayzsua
zPpVZV`{db(($}uVRXtw$d?L8%kB3q>z`q8yOtu`px}Btv=n&HGl_`u|XFvcmb{x-r
zr4lc-vqclt_}UtdT2k=MtRWg_%b?b4BW$(ZfeLwtj8#)aPr9u<&{ad@k@Bn}j~8`z
zGts<erHpK%ce~Eu5=%JZPfpwM&5P}|bdAyb)#bj;(#zHOJO=|qvTtEpMA^w()p1{F
z(Wp$yqbF9Ug>;qgGQW2RtL7~qO0B=|e6KeFvxxL+wRT3)<alo&byWaHAcKc=%|X1#
zqcV^t659H<o<;M@wRsd(alfZ&hz$kTyIJt9jdjvnAItlt=1*#WBuwfSgIC;*3wE@N
zY%AbRwfxFGQ15)P*@|O1h5CgpZtU#z0muCQr&XZcb4QMBt+zgub4}WumD}yx!|~+N
zj7wkuN&wa5yo0qcGis`%?6qf0v7M*-_oaxAi}*I)(J|-_(s6l7Etv=39*TIwXwVqs
zrC#E}2<WAqpY0~mFyjTO2|LqfF?q^EquJVevv-xIv!iOUDDAbWCpLqx(tB-&_LB>b
zMt~P@-YBz3K!=FOd6{V&FCL-#K=2hkQw^>_FH-cy#^iR;600>zaDl}upC9}V1z=v#
zP&2pE^Xjsoe_W&IQ`s9c{7?@IWBgCh^nk0T-8NvF18@<a=w7cMp{Lzg+5+FH)yzHJ
z_!OA>UL2Pg;<+B1fplBH27AC<l9@=5JeL$~ISH8IqDEdBoz4yYR<9_D$e;wPo86VS
zsD3-e9S1v@)wSD9&nHFQ5uBdgwOc^XCq_MQv;sbAt>%Itr*zvLI|*=ENY46M6-BHt
z0r>Lm_6>|dIeNm>Lpvv|lylY~0hUM0`g%pa%*vom7(hJQk&Q6oGk28gYTDpphZuv*
zI+h{=F>q19yu$p}ddl6tb~v(Y^Qc;BirE_e^T>KQ^5?SkAxao%pX&zQESaLr4OOCG
zg-D~WC|%hd^zv22=8)?~#qxNwCS(>o)gjotJy@8B$)KvtvpuGW5~2+LXa{-5jP%)k
zxa{FqBf@u&bJ2dQ5QGH+O!dSmq6oS&8ZP1G00emfqjVhY)<+BP1CaS6%@O@_XcJih
z7hjzJjW9EsalHz&gvX{3()ZMTrwV%JP^<5dS3SH|%O1LQb+ffmILifkXsQume$W3@
zHe!}TjG$x2GO1_E+e6n~5F2Z|{5mC3Jxsrc6P8TgMcMfv%!FoKt-|a<ksP+q_Sx7Q
z4rjR@b`spy@2F}4Z<=B~@}s@f+{>YhSqO9~#Ca0{GhQCxZ;OLbIDA7QvBdQ>X`oNw
z^%nI>;Nqh*N`t%px@5gpKXqeqkiO{B^;;=|Rp6hQDG=3zaD~y8(3w_-z{t%<yoYi+
zQ4v262mFbW`-1eq_E|S0AI<cWWVsct>9Nr#+h>cTV4-Io+X$m+78p2sd4aIH9Yk;>
zTbf6U|G(*RH0G57AfHuA+H9H-x+d;rEbf_kZu0f8((OYDw}~Q%7@uhfxP=uCqZYd&
z>>mBigF6H3_ksmi>lO%&XJu2Ae$P8O6T?Xj!=aey;G+_uoU;RhbN)KYo(o~AhQpy}
z;HZuDeV_^?On0nR7i3}bka{wXO41{;cHEtiQ?!S$QM8(^rmaUUAuu6C;G|-kek3Ln
zHGB?M#FZk3O*6R=y*habRXZ*ak~+~0MJ<b(jm*M~D0wATdfJ^RI|oCRBnzV!*3{!i
zJ%k*_3HX?^90ngpB)t+m5S6nQMJ|n-xU@66sptSQUR->^=$BH=53t03k8T$Q&nQ*b
zER%$wE4KU^$Qgl%{7}pdye}qAUlN#s)tDRFqOvA@MtpBO)Yn981N7jt#!_mqg`U5p
zV3TR0W@1&vQ;o!_FNEjiWKDRC_>^RKc|HaL5z$xtJybPw`fxX57fUqHbJqcT2J*JE
zuuHi?96~cxB9Sh}_oLI#782kM#>r)oiy#jEU@nOSr0}qEunxcxWAHB(jLeTw$Y30?
zN7AFf<00o08Nja7u(bviNW)>A@mo=WAKLQ+5MRPm9}%_V#Cquw;6aayroUNZUEGLo
z3x@z!;bhZ4LZ!4`ZX?pFplikD&7hfv$YqlUi9ozmWQ?&cw?uB48HZ4bQVCW=V)=-E
zJ~>01MY`l)2Mwdvpp@8UYPWEWUc#s2;zAwjP_jiiz!E{ku-_`zj)*Y<hy|gkGO*fl
z5*Wy>K_B|b!k!)S9&#T|!BfSMO~-{w;hx_r1y?~&h{<O`esueFP`4W^GAt|9!<}d)
zOM*5b!F8&9Cx~UO#Nwf$o6qX2YtSAq74U<S2{FopTm#}r?t`fjZBee$kYxd29{=(p
z#9l7-D0s@wJxWn=N9aeF^sqwCqBd$DnuUbY<549OeA&r`9u$+0g=BywlWp(+J4`d8
z`Z7<?BX%qTlsuyZm1qWG0Ag%tDjuvliYNwh;a|=1BlCY27bUF3ekk?(H#`h{A=W1p
zT_d9Ue%@RcutX~;Xa#4PVO~6G+_ifANER~u=_q($-t{mK#Eucw;D<s9PSN5a^um|;
zA1yU1kvHH+Dv|YUp(A0)(c2KkcJtzWbr#(Nqnf^i18yfIIJ3o_P|fn=<sr)a4j~d1
zr$45C@h`<r{IA~n<$oDRONbBl@ScBcQ|x@OIn4$OoSEar3wCD9ixm9aN8}VOmMC-(
z92@Ga|0{!g$7l%B|82<W;|HT?!<#3mT%y>|e7P<`iB>>J1!p-KKD<e>5=A~Y33#EI
z9{Qijpot#1tkCbg9}K7@0>AQo)EVZ(i*#kPpZG~AM{xwE<`(%VMMfO^ng4GqGW^|G
zMPUV@&N8sGG{mhxscKQ!21qP8Ax?~_7Qj;=lRqzjgLtXUh-3Tsf!rrk$kg9Gg6QwD
zGSRJIDW_42iE^oCKHi`wKQkg)>8ZDlbfEj%4yjO6v>4khfcMq&gBj}Yo<SdR>J58x
ziPAVO;3hs2-T$}7Lb<4*_E#^_Jznapykw(jk-nJzQ1>X<RT`2HJvdN5^w6q<xG|#M
z|3{DgfAk<J?-N{-k9V&gr+zpzJ3A!SO`bVrZ<tMnOzaoTb@^@V1vF9a%l~l2U!m^$
zb1Q$VN<qOF)DKN~N`c9mkf`v1!Gk`$>BCgs)p54EzDG4E3(;i3$@fb~69{A<8-ZXS
z#{6(pl@B{@_wch=pA`=AYb*cLhLY#sSw-N(Z!i?tW#|UT$uEqEwd((l3c{Kx1WMIM
zLGr|U6kIls_`mhzQ5}b<y9y%ym;unmAn3<QXayAc$Yjg^`f(3dXqYMyMlH&Mvyd(8
zt6O;XUtKKXld?fX2~;y5BTq1j78Cy`0w>-1e2<D4PZd6N;quKm<=P9Pa{e$u5R}@7
zGk!QRpI2O&&c%$fmKSY?QJ06?af<)(u1Ttpg2zg#DGoy}(J;?7W$9p*xpTDPST9yi
zRH>|@(tXGdOoiuBB%@$B-ZZ|JAQcfWB^lA7Qrk_CbFSL%-x!hM{fO-XG%BBTF2Rgg
zw=}8Mm$AwWrS>M2P#2QhQ?TDh_AHLAyX?PEZwhIwZ#kFu#ZDtv1r_2gwEW>`1$8e`
zBkq3fc0nJhsbj^J;de=g%5uVb-S8`W%$J3H7NWd+TW`&fY4<yz|3vH^`To?Qk+}Pq
zzh%sQdtl&*d)j-;{-iUxoIyPP&=Ebu#A<o>_Ue68VN(K_%-Z;cUY5}mX<hc*QM=4)
z-5@o#>;CLc?9hd!XGqj-t#0S_N$1%;Fs;Cw;InrPyL0v9^Wxccm3uNNjp+sR>~E`$
z8%eyOfLeM>|H;vkv8I9A1E%&O+opFDV!XApJQvZWL;Hg+W*w@w;xL_Y1-*;@XPdyg
z)M*<Hu$6s{;3oGK*0);y06*{N&JBI)F>|48UuQw$4i>`&=7kv4s`waeN7TBb%@@?a
z>4-OTsI)8+7}$5f{~;au^fw);&|Gy`<wf(~tU|k;DypDfc6Ti)r*JwxgRmy*Kf+n!
z(Jf%2z>=n>ZyQ;>NSI@G;AW17iK3oJa7CGnwan^#*ZgWUnY>SiYs~SrFKC2_F0D=S
z@sGpZ6BklFc_IdQB6BY+sPAE!^ay;eg9V=x945gBJ#}#I;7h?xqQ+<CTnh{#=;CNR
z{ZfMh+W|QDNCtGpokx3hbQTHHE&W#oBszp2b@IcR(Xu<CbTm<7Pp!KRD0Oq>YsI<0
zd)e;b>1J4>rjYzUE!QA(=GY$acshkfOc0w}&yh^1j-vOJV$f+a^~UVJm{@o=BfmR&
zOyxg_ra5VoPfDS!hr14TVHIiVbJP>e*AMFPGKu+p{-p9)vjYI-^3ZiMe&51oR3M#6
zIE#Q!C6vnPE+?c!Grv)>7rRBLW0awc-3#){<$orjXBD@0$Hv37iK#IYU-FF*b9i|B
z2IjaK)<Y@UF!EJ2C6Sk;qH6uhv~2z+T2OSy&AOveyAkYR!E9%cTmGCtb2DS9*G4A{
zT<qjWgPp}rg9yQ4l`v%;xiR<UW5?L|XbQ@Hs|G~)`*3-=j2(B+Ou*+J0eMDRFZ!yb
zAMk4zWJBEQGn-^S5Z?>wGCguMMa67{M!#%WLC)hUDK1n0+)d{A!&Kf^KFnkGRhea7
zEfY2~jIUPsk#}VIh>EX<;l*Ogi{H_?NXS93d$2ewWdpEO;v|bSq6!@;%2!LWVmq6U
zTuVBA*#;O64Shck@p448l*f?|h-(NbvWH!=lueZKl}CU7uAyxIgwas9ygQEC?2R4x
zV`WZFz*qb%uzB3@w+DeTs7tSL*>w#hy_WaI$9AAlXR&e-hT4Ob2t%T26*>ESDTKI*
zRaE5#y@1^0D{@xJmzHfT4#D>g^goTSUyF&QjkcbQ1^M`d(wh`rv`uiG)$D|Yj^3*`
z8jVy+4g?ErdnJM(x?>l<h;U>O5NeFiMTl^``xAW{2w}9hJ85$$tq>r2x|#|2ljyO`
zlfzbRyf|vC#yi}WIP!@h2wt5C+6mJheIYlNf@pPHGvVb;e1?^p=d~Z9m?Hlu!8A!<
z+*~@p@zo%&V%pCAS0!V)FmBqXp{F{YqeM1sm*N&h8<T-cmx?SI@IA@kuZe@;NLl<h
z88fKQKMm`!=<Xy~eI-ku)@S@XpH_mrJtKECVHbJj9Dh<=PwF-H>6Et5p2>sGoxe*-
z;1NzI{b`8OOz!U3Y_7I1=OWm|Ona@$KK<wHQcP&?+TSBy?Ejbj2d=*XKfh-0y1jru
zc=hm#g>+#H*>=AoVCcz01qBfd27h%4>Lc(ThoWTIb?3?H#84i5DzgS96(|}~Ik`?v
z^NB!Yj`(M{b-mtrYdnz*uA0}ssa6`Qj}|(;qA{nQI08l~H=j-vTj~|}PX_$3EBaXX
zNVghanx4DXI;5_YSBuyb<c^>hR$2FosFwXY+t-8z!zXXfB<tZ9j~L^>ya+1K6kRoq
zozb8i#H?rj&`N8N+k3k9?$l3v(0U|#&#?U*A3qj36-#3HqtCszONOX&U)JY&wP?>m
zud{1)d@5c(eoO;naNX+r#{G_81M=)5_l@IET$=px^Sl1|C+n@p>%G_Yy{+*F&lq!l
ziAKgkUcVPr&AYl*DQ3btLJX$9#k1v|nR|Mlh8Y2Wo$;n2#PjHJuNJ4&6SfMPtFfQF
zv4-EQ=H(tJ*Pm{1EsTk>5w5OR)qLWW9)Vdb>A$*swix_mdI#F9*V4>VCbnO_-Uup`
zw6w$GZ_+dp*CqG?SfnSLvwCl;hL!?ta#i^DwS2Ko4WpX6EJ9|cXKo=U@q06qUv5u@
zerX*EYcQtN9dxX(-pt!cXa9*mG;d;!)T)agTcmrUXEa}|FjHzXHxp=2w<N9TGf0-d
zsecj@TvI%I`SVs$cqVdB)4)@E+ItWm&%JQomt;fgL9za*3ADHMG1WRUC|dRZ*!=xv
z)%9KJQAocq-xKr4;*9^==KEe7{Q1R<;_CU^5Bp7<&gCEQLhW`*hu-b_RLasJMSCXb
zm54>_<9`I-Eq&sTMAA;yMVdz9iN#vepU37HaJAZqAMK0U`4n^*f!F(any+V;?Lxo2
z^w>=A_P6`)97W6<T-KK4rVCPHGB=GU;)nQRxB_!3#)WsD`Kl21+dG;&Ue6B7vxVyy
z1DE)18+M8s4^1<D4E-O4gg?(K4_S-6I2WX>z&EIN@Qv&Bw5L5g7OXEO^C|B?csk$e
zMte3j=lH+xxo2EHRsh@LUzY%n8EcAh*dWA7ny~=ona%w8qlDY_Wz^e;XXW{}v5RG7
zlEFD;Qx;TgNNmg$7zP{$MRnccrQ-UBl(HM&&K94*$?RF+P8*SWYw@j$^OvK14pH-{
z=*Z~!QMeSalq+K%;p~dn``PCPWhK+Ni;O%D0sR&qkL+8>=Z`tWdhW`<6n9Ou;hOzH
z3KH}965d-cnxI&_nCpx6Pm}x^slw3cP&wQb5(X9qe|4B*q%T)0S6}ddV&rm2nTL#G
zrRa33;xf3aBdHtdMp_et+<^<m|1p43Kn4=9eKNA?o(n1gSAzuoXMzm2PsTRAb73X$
zYM3Az1x4V0CRhowh6Eu4xsCokz)@fZ>asN$+4RhXlt8N?g8nlBxA97tH6}<A`0oKC
zh#A;uv=U<dufYmigRxEDTto@78X<^V!5;XZ305Mk2|@P2M&o}Eh=CqPE5X*VpnnaH
zyXS&SAk|<&C<??tel~Zb|4d+w3o-zD7_Wr?dvI^G5^9YK5(55fP=ct23t~|)0JgHZ
z8z1-1h5v^Ff8f3GN~AR@=wAc=pd&C4BoM{u-vbFCiZOrK5gO=UgX5mL&=OcRR1k@R
z5YUJ1&gefBpsJCAgcbaOPi%L_$9;2=CI6X#5*TO1A94f-`qzM<n=8l~Y!(azt^f&y
zVM8|h&jd$!AX8wRF@MCr2TDf#!ADRaOyIu<SRgf^k}-ey(Z2>0M*N{iNFYw&zXl~x
z>hPr)+8R?afT>u()HlFX9AGLQFqHt9`VN>%1WY9Xrjh|uDS)X|z*HJw3J91=2TWxE
zrZNFjS%9f*z|;@GR1RP&cM`?FMiOv3jhlHpz~Wz{2soX^CA=F@@~_bVoX+EB-VHeT
z*BAg!7jX&i2jcu|%mJs%xS96@mHsvMfYVi6!iRwg{~C9|={j!a!@#+JjX&UY6PNID
z041O%9B{gYoB24v5>WFEaJqv__-8;Vpe6-yx`&(jXTTw#CL3^ifJ^u^5EoEW2sk~$
z&3qcD45+C9oSxtkJ`YR;)HDE2&u}xJ2hIa(Ism5^xP&hQD1kKtfYU47%$EU{z?yNu
z=?yO7>wr>V%{<`r4mb04z#*_^9dP=9OZYYr7g)0gIQ@g0`8H4)SaSwAea0nxAD9TN
zxdWWO;%2@NoCnst0#4s?A;C-_L}S6C@WI%j$UtEIctJo&v`{b;4AEGKC>=0%Br*_q
zKW`8a77Y^IghDhHDk>d}9g7SE(XSl@L_`Y(H{lSCg^5}QV<#d5LH2tE0a4K)Axy+Y
zW8tFk!P%+EKv4a_ARs1MD1?csXe>gM4mdj#83?++IS7c01_^0mA{vVnl@89%MFxWD
zUkU;eqJ=`5xQNE0L@k4}3zC6g`yYdVq-c;(CLyA+Xi@kO?4QX%aQ%3}KuWYwsE_ln
zu^3T05bO$MAozaXU?43TB(zDMXe?G#It05q83>_YI~d4_77A@rD;kRvwG6?oPX<El
z_X-BGqCvu#^oqvfMd3rTn~{N#`hmefPP9-MlNr%if+!tGb~`c<a({C$kOvJC)?`~W
zmMAJ6lHH9Agwnqh3=}{Mg*CYrjU|a%hGh361EKam1_MRVAmL0P#A3;!@S)hl$UtcQ
zcp*Ruv`{z`46#^>C><#FSTYcLKW_+78VwTOghDKqDk>d{J(&!I(XSl>lt&ANH{lSA
zrHNXGV$UK2VfK540F}`o5lqCzV(Fsrq1g+_Kv@025TF`bD1wQqSS&-74m5i?83?<-
zIRvPM28n25A{NUOl@85bPX@y2UkU;0p@kxvxQNBFL@h(Jx08Wz`yWGq05nJ>lMt~B
z3ZyjWTOa;}lEyNC|7gyb8!rxn|LxV&wg~aBdeWDZNppS$T>+7_l2n1TBewm%KfpCv
z!9n9+LpSU#HzB`5*m+VOObH}SU521_KFWtRCW4!-SD@xJaIN(;gnfSPwI0>9a-zyL
zTY$FIO2Hv8E03M$V#qCKaIKScmJv^_Vi%@GGPIQMTR>0l>Kah&<3$wYn8Drt_B?hz
z_AV<0B|CL48c!Q76)qZDZkB|uaqEvmth?Mky0`G9yWGy2GMZzgNgBKiP12>fN?s`<
zd?#$jPwT}^LQ8?120w@iABYAwJq{clW*w8#+@C7Tu66F*#7jE_1{k#*wM1Yg@0{;$
z>WhWT0w&&?C;=)${sT)nb`KuXADPN6N$4M&mZcmB-}ZqMm$$+hzlLbTld?ZgMYBzN
zG_eP=9xTU;Y~ILy?%tljQhaGbP9K9V0pkYrp)YI5O{?qQYaFE;S5C&|6RR$i>Ba*R
zlSnh`U!JfkYO6MeUeRmjpKmvlW_L^*JOcgQ@3x+9<(LhQo~d6h(#*0`>vbKHZm=~F
zwABA}8GgHR)H2lzd?<Py%yCk*xO3e}OT})EtJ=?THV*~preg9Mjy1lBY_&#o)w8U+
zzQ<7SAsj94(im1^de*(i`5_!Eqi?RxW(WET6!HVEdYeSPN?lzaSY`jxl4@4!eLUrz
zy)e#VB7N-Ldz(5t7kq0}pfx<3sIAoZ<Ii&N_saU5xt@RfaAuoa5LhfE?7KqzJzJ=)
zRMU|`tEg+VaEMMW8qg|8eEV8UZ@*9fqv^#vkn80Bl<Z{4yj`(&r_`5q65y%DaDfUf
zLNux?Bq&6TXTV~f=DxE|%&hA5POsl~G&-v+)2@Kqxq8C7r-(&+<(FO%qcct#Fyq4>
zpi5KaIw&9G72uKgAo0X$@p*DNcz^X&;oM!<cR51y?L02B{s+>p@oV`%5{-#F`&}9&
zdE*>?Yp?p}Jku*@TGlmwehR@0BMu==zWk}{19?}kXCfTu7kL9FfhyilCH%fw!fOC$
zfUuBo4wJtRKi%6K;O{nHuF<dYYE&>VJH!9OHXr9drw%j~U1#~R*1G^(S3e#pNfiaY
z;>%>>fY2h6hmZsY5=|A&N0bvWR{)bKW&&|nm#tu}Rt04{zLgUxdv#u~9Y!0$GLq1M
zr)j!dp<cCM`c2kXR@4(M*G)A7=UCuxvm+7oy)LCU9inhQbw2WyP$+%oSN)S~1~~PM
zB#4slbnuZW3d0cAz)}BPIa#zuRBWcGJ|`TkD3?w1=0w&J^4eI?u5N*bShI&Lm9dP(
zABLjB>!fh=N2-ok4#i#A;Gd^R?2<+mpM7hopX99<??NA;f-U%DaKv7nYP+%UVi|r=
zEzbmE8g#@X_d>iC?iTZ#D(`JKNANR7s3%RpI8qNhBx6R|=*;&_ZZ~6`qRfG9wIOas
zVcCn$_@iKNBq=n}e_FAJr!1j)jI~g+hGAMQGNIMZ1W!WJP{<?*QXZxW2ue&7=4s^^
zrkCrhp@>cQe=@YGz6dhnzUr_fkG7A-E5-^pwtSlw-iRj<x|mKXE@!zb<zo^cCs7>U
zMOI8Z<&N#7=724$?0rD{jM}eJN8ovI{zduKQUJo%zE5HMy!mK+g@pLfy#fj@P&&3;
zWyuRl`WYX}k)k21SJqn@B@BE+)x$KmU{%aX>N}GtxA{9EI6i|$k+gMTJzb}2`3(r3
zZvc2HraPvSd!a)8qUsQs5>TrM#%GW*HtlCa_1F>XJdTITrZkxEbpK3m`DyR5%Kp06
zq8-mDb|^naq<VzTP8S~~LF&p%_zkn*s{ZHeJUYVKas%uWfps!d0k6-DIB}D}KJ)q!
z^6~uERF_wwowLXp8n?sYuQSM|MX2lE*?kTXD%_agMhxZTj<94&W3In!z&NwBOe-VV
zuK4yX;AYD#g~E>JT?K;DB@cjY<i8$?ZXDn^g@)Qmd$Vj%a%=28ce>Wrmr^{I>6sCH
zeJY9Q`1^kOb`UDeL9Vw$)d#>I-c#qcy@T^@g-$SP%8lNE>K6vadXRz+_|qd_M|f{3
zjf__GL}i|snx*WZ1EPi}vcW-0v$qG~-7UGOGUxPYoVKjJ(~|bQ$LxM_XK<DA*;7-u
z7O8rRCKj`F8IiO1lMfu^x0k9@{8go47yh!lslsiUGVbk?QiU^vVt(b(+2gwcX_}jU
zUxe(twmL0m911GnVkiTL;WxV{w$$Yi2%83-j?%<!zS1?v5KA2G5XN=wt2Yf!_F=dy
zXd)PzQX}lJrPRn0nWRvh1h|i{&fNcQEx5$y6tM0WkyQPnYJ$ogwe?wFuR~Cw4vC<@
zftq)IE{q3nlSqlxxE2jh-~#TTgfrsj*kSKkvpme~LJO_PKbPe6$n>Q*K6VCQKQ1Hx
z&$k-?hx3IT|I87(_KvIEXm6bW^22AlFLPzaZC0n|#0lI3GnL()AGa_NQzXCTWrMl`
zsP0Un3&QN2=1@!A1h0M^cx@B!>2*Fk|El1m(1?ghLAHpq|7j9ATkfU14Cq>WBUsjy
zOrlV9(a%kJ4Pkg*e@ffqq}eQk6rVG}#F`%!R?%hIzp?QY9V*D!!oapOiyvYCd73IX
zUY3|kg^fyl({jSw^8z#rH<+v@t4fEwcvwcUzdCpO3|&D>PNz&43LvhntzDEi-r}se
z*HJ?M6Qu^@o3o2;VrqUJMuPUL8}0lA9cU5a;nit4kr}x-#$}4rti=>^&-g5)Z70;N
z5jF_G_o*zfE#v=vpa*lCOsgS~gZ8FWd&|OzmZa)p6Bf9AfIK0>=E*iW1{p{hA^<+}
z0|jZDcxBc>E<;c_m*|X6&e!5xnafg>#4s+N_rgMET9|Jy+0^Ks&3exg#@ifst%ffX
zGi_}UW{;27Mo*yf8I}{xtMLwVXQz*4Bt0`|N9G}?f2TBA;FiU^hjuH?B3XKja&WUH
zYVzdL9D}PlbSz9-Gqkr6gGMNyV4OSo;zYXQn6!q<u3V2@xW;e2a=apnxN+$lEpSJK
z>|7J(mt}E!+v@XRdb7taF@JuRHD^a>?4O!Jkqdln*7RA1tF$&&<xx4^pX()gkB`jq
zM?VchBvL`eY#G>8@gu0l&p_<$_vp?jYNLtrBIh0?I8^<`f>ofKBF#GfWu+qqH_gwU
zf`ebZJVr;KXoN7wtoB1rGNIy5cr^V(=e=<LQ2aRI#pr2Jw5m14c(FtOshe3TQCYVz
zSPPN2Kn(8?tdKvX?P}_WTindJbY5Nir_#sJcf%!MAB-?NQ;HU+b30LyIarByc>#kQ
z$Vu_>_vzTK8;<ZHBrn1cku2fpkH1f*)KH2W*x`vCAu-(~rW?P|pi@|lr~9Caxjtep
zEjcoF@3&~yq%Urb-;~HsK3nu|z!~FEXwjUOgb8I=<1)qyW!GHL{Vh>{#lFghu4v&u
z^P6sJ;61|(su-Vk1$+x-A9TVo$aKwhK|#t&@wdUm<7H%h=4LCu?v5c+B3S%6%FD&3
zxw$*l&8vzRSq0d$QXTw0%FFRrCSyrd?C5gqGk8@HYntL*&WVydSN9b;Hl@j*u<HlA
z6HVc-@jE`AL}6=l+m(7bp@q@sPWu!?$>%5Yc{=;tX&9Il8~PcBJ1bZQ`%6-*_<4Y1
z^@=X|g3MF>ynVUG@wDbcjixM!xF529D7u=5F0X;1{Cl@bX*%H-D(vwYSN|8&PxFMo
z9c^;7SqM@L?qG^j7NwHx%w=<?v`22=x1Ewz3|7426yS=(2&n%!p_RI;mr>=Qh&Loa
zyrG><w;ny6;MLc&2IJw$l!mL7%~6(UDt%KGk%5t;b$VT~PWCLmark`wm3i(yd#YP+
z)l(eu;-|l5d5BNwU7Xv-_Xz<Pn5j4o5yv3zh3P?<ddNr?&vK_0Vco^)sm44KT~DyH
z`W$Ed+<a)5dMB{6JCWJgJa_l{O7IGvAdi*Pb8%wkx#^If&Dq>(ZSDy7yCICK_t%-4
zvMkMc!5wQIZ;NqXUIJp?x9vBBxQRps><8T;iS3O<1yp{tnR;I%Pet&rOa*z6wYAJz
z@bJt`OYyIG{l5?YrA`}E7I&MNw8Uz(j}>e!;opaUbb(w(R?1w@Ez5UD{{Q5~`Qb42
zZ(u9db%eKW^%43wsIT0d_AH?hrdH)d;tsmhEvZqk*U*2Pcokg!+ur~CfCYzKB>EeP
z3W?X=CsdII(PwEc9&0M$Du}b5Svm9CXpN(pcP-&Mh_jm2cXnT}O4i93HS@`|$&z;$
z+|uab1~eW@Vui0C@XD2S9hC17=vp%VJ8C%Tu(kyFQ%&s8WO`z~edsmr%Wuv_X?@3@
zCgVOhv&lJtV8eH-p8Nr}ZN8WX_pbRD2)hm@S<R_u)p}nY*yKy$2Klb}*}_G+6hX2T
zcUz;x*M4ZlYh(sG3RTA;eDsX7+hFf?zI%3ZWqi)8m^da&9Bv`q@lOMV%_b+$QS^FK
z_vd5;9go?lqPvglBC9K=3gZ$tm3n9Dy5_1B*9ouXdQuD}#I`x#qpv|_%0)Z*z>!LU
z)eIEusWlIK<;H=c4qAvW(K#`!u<C1^`%K$1gHbUSttkd3;<AZfq-c~qHaBsPnk1y!
zEch6yzs{vKnx544NN=QQT}{-6j3{BZYD_m=h&92ia_neSx;no}*7lhX;;QwFo%QQ&
zu`-U|`!<R~W5cijb+7z0-aI<njZUbQW?R?epp)IkSx)e6ojsWeO`8mwcAozEYmMfc
zczyM8A)1~3|FCSb|Fdjn7{q7tV*NePOLop<lmzxQQ9Zl5u5G4X?W|tU`U3cysu-$n
zaK!EDWD$U73R_<ayfr~!r4>G?`Q{y3=lAfc&1?Djm?(`ASHW*lY!AoMy9Lk!5Z-(z
zXj4+0<&a0z&r5lZwt4uwY$DQZ9)B#G#>mNcqe3dW%z{-LBvb4aw9VqwZMA*7KvfU9
zdqV^CWQ%Qyq2AC=QlB9%R)gi<ke3|pONTVaFCk4ulnf<yVYw8A<u6YOS`BT6(MUN_
zbz_Lp!?0O3wVu{rC_O6V9uDEBSyP&oM0S)FtXO<c3X6o>4K4V_x_t-8t(sgmLnSf5
zNGK@YCZ^>phz0JzyVmN&l_hm~&fu>+6D?7_zXIh(WWNS(r6IGt8LjvD7<OHvQZ!@B
zbc$4CkWR%lD$d;gfycIz|FR%^<CO<Jc75yPHz>I(9^r9RlG_fGikc)PQkSUZFe1=s
zWWODKu#}tkJJ$}u&igWlNrKlsn-q^Ur_s9S3I4Iu<L!&zhPrpWa6#206~C0h-s~R!
zj-&qe*^^%u6zs(o!=9Ra$`(Jp+N4aXD=ei!LXP`!;6UzW%vtUg=x)ct>wMtWc&CCt
z^zM~3>Vb*Te(=~rXd|oat-qF)bP6AvDPzF>(?UvO_X(9Yt4`DWHtR(<MTL!hLSs?J
z_RgYUexwB!ig)VIYa3lLZ-uUywV`&b_r+TcB#0BGWu!~mx}b;dX8NCU@KuFb%KKN3
z^pGhW&50aQv`#Ov-I1IrZv1l%KZw-XXJqAO?-GCGMn-9;>%|3TR;Fu9VRLvGfxgZ#
z2}g`4bsY3fQVLS9rS}eEVJKc|kK1oug2E;0oYa<p;t;+Fs1CYbMmQ|cnnbqWL@Xz4
z1CO%*AX&>~M5R(4lBc75he~?1)b0iwn=|_^o?8PJDk-JV0Jro_1|;NEHyvpWXK#@w
zYYf6B!L#C^n4<u}tdzqtx6|ud<%Q#{{1QcEuAdS`^qtDf%#)<iHTx+E^HB`I=+1@W
zY+^BUPn#gxJLC@F5U{1DQk@%TqE<t{E!nvyDI$C~Y-vdtPS8eW*Glw8&8p7h@f&<v
zkkDjsJ)>vD&K0qI?YwrhL$`|uE0@M$!|mhV@13<I>VBLswyFgm<EIP9^#aex5M?Nq
zurE)7KfJ*+@=IbLwrW8t44SCp<HFaNQYUN>t^$V{AAGEvx+X}itx1NuO^0Xe{D0Uv
z_h_j0|NqapZVYzrBr`jrBn*=32wSBxX;MiM8A(zxC5p_9%&<?XDaxgkBy>FzG9{NX
znu>IpLR6Fp<$f8=?W@zdRHyoI{`~#UdagCz`}uymtYv8)JzuZa`=r+8*Vj}(KaWV8
zm-vi5@5C%?f2q(KU2y0|&z5CL@2{Jp-K`yFyi&(mN1fe#sAhj_tNfY$zZG3D9Xu0-
z7zXbPu3R`hQ&Q<+H+K0EC8a1iy@n=m=!o)*gLAZkD!r#mOVxK~pCg{kS$5!K_szoH
z;NzX(@85Aq8`$F^iJm2yu6Cwq&X#$I^JB)6q?=0$2f@b_;hB%OJ)JCU>GJzeO};+>
zE(fndL4i}x_)R_blwq};F5dw!Hr(`BVQxu|7CnC-!}aEo);xRZ-OxjS2h|Yio%bjN
zPHg_iSl4+UC>wv{kNsrY$sZ`HR(X)@h6j^x9p0a~V&yVT)f35Y)T_$am<W7qRpsQk
zOh2zC^?nt1=SRQ4u6U*}_uZPaz0j--i5#utW$VL#`~CH;*FDIiPv%JCtg)~0bbWa1
zTHKXP|JSnGm~}~M5e1gRH$6^(dq#AEYnP0!eR5&2+C#cM=s<RBJvZQ%^W073*EE&7
zW6Pcjd!BiQpEy(P?7OQyV87MmjsX5*r-ef#)x6Dvr<Rqpu}&ECQo8q7EKc6AN_OMz
z#^;_zDyAy!F%M^gCMtu(A_H%;nej;jxhfH@)#%K9d8Iq%@1nlAYJJ>jVS}wTp%2SC
z7m({PZPCJpqx1FQ{wtBU6B@d)uGb!|dkb$1<R>iI9&*X|z)UhbrdfNHb<M*U4j&Wy
z^R!X9c7fs>)k?nM!uZ-9BWcFj%VsV--G|+okyCR$KWy%W8I3H_o_PxnCVGzaqY83>
zX8}dzkMnN5aGGlTpvQS+g!aH`akZiTeQnn8qB{?+n5P>&oDn_aX=fqNZ)orccSuv#
zWwGn_UDV3E{?SZ9w&Lu@(`G557oQZb+pz0kzVDIMb4xu0&hNdC&H8QUf@G53J(pXW
z!j?@VJ2*1u&rQ9ZnYEZwb*-^FDI%ztz0Q!DS7vxDv`WeEpz99i;HHoH!u$6|e{Td)
z({pm%IrhF4I`wDoTVwNPpYBB26|#4m-ygSlcrfd2)F_SKlUj<G;|R%@X%`a`pO;*|
zIQ9-6P@oLq!P&X`oczb$rJ)$ezABihxY<g6?%12vaR2+tr54SvWA~oWvO`t-O7S;;
zDBiAvikW`k&AA{-#FUZ<>qDth=JG014vn6)mjd(QD@h59BuZS+IGF-ef63fw2K-mo
z`hw-3;;2ju)P>D)!8&000VB85KH$Q+Gmja%HC*2?Q<1bqDLgn)X;u7W=!64YK7Eml
zoj`kKdIMf@N43)=#TI20T1kbgGjKUG${{GOsotgb-F^o%v7Z1?*?O+RRC(q8t5HT7
zC3AJ_D`J23IU+$x!5Z`e9D<F~Q=4_c<f7@nC<eP+df2J{`UZ2>3J*iOx5=FKv$r_A
z?PIG;JwkCi9S%`VV|4s*Bgt&lduI3iwKF#%&2hITaTp#!W+?yg=}K{D$??b3A}wxg
zd|W93qhcJxNhYPGrWOx&Et#)3XO$=K?sHXLll7h1<qGen|EjN1!OoFr=nOyHY-yRX
zydv)*MV_yI(m&jT8<2mgN2n0de`>{VJl78odA2LsuGl=*(1mnYQWDG60~eZFp0!EF
zX&E$LE19blubZ6NraCIO_Kt%Y+7}i!?XmE4+HawuG*v2dpz<Q-Al+lZ!|0W9++&Zq
zHi8|$2|AZt;7!qH`Z?`;b#LhIPKRzI9694=<IU@bo_BApns@&CS{`L4)t}eX@Z45<
z<uA^Y13M~<?0hgqle$mzQQA}dMi|vMpe6A+m)UmBJKt{4Tj;ak^>USsWO$dhwU1fp
zPUp%5TxEO(h}W-J&s6X_;B39H;;falhbHAVLOY^1cNL^Ju>U#ZuG*Vn&DjrYs0n_D
z@3@+%#1hznK{`@Z_ZtzZm-2_&jg+pfH8y#3*k`p(*3Eqfe20bVip{ReeI7h8kCS3F
zI^@gm)N#t+(y}aY!E5+|SM#%Z>e+s&4fbm))|_*ruQW=&uCy4ex*zE*n-TrwcH71f
z^K2<DdDDp*^JiT++rC77xkuKPUsCozIXGZ@FyzvSwx0a#_+HlQ3)+wN-8#6npuKvV
zpY#!1$?MneUQsHn)+r2CFLbkgRo%(v;}tHTnv6Hi{8j!)!AaWXn9UX>xAxO6>XuGZ
zs#up=18P>vS_EtvI;XVx+T*G<pVl>NWb-_@1gRI3D(mm!6Jq?0qYM?E4CL?K*B8>2
zzqd9e0ofA%_LtLJ_W#=7gYJY<vL0V_)2TW=_-yY5zbnU*m+qQ#k2~k_G552%YtvRs
z6OPDkDVt~UF!{mm2cx=YuB_Gex7+>n%qzJqilz^(%>yq;ov<RTlAj%LzQz@>+Iv2<
zYt<X48+p0Eo@lz!b9_~GXJ#k*$Wrcn>H7&K48z7iQ=`WpbJ6n;ZMyc$QajCSMP12V
zI{7ZmzpP64l{Z4Y!Urk7*br7VCvTvzR(s70{ji5IxK%~F^p2iYurK=1HN$h8Ri8#*
z*Q_0x=7I0--koxIOL#6>)}Uzi#yglZM@tonz6KGNflm$QgXXpyE|L|NY`>?JW@eUx
zIv@37P=z*MX1UGj*?mgK-zEp#bD`YmeYX3qV{5B_MplZU<>qUb17>eJVDSE;gPXW3
zx5VyJSsrS(VN`$69BaY7r9-hsCpL%0XI8pc9ZK1jk)m?s{&UN2ABiJrzI|6LcFa!<
zNVI*nYvXbABG=mdMDe7&Yx-q(Dc+f5H`&Y{d{|m{*k`G9;S&>=C72}tHzwKYd*56;
zkh9%#!7}bfzs$jWpSyFP#`We1y#pS+GH=oI*&2hVy*Zoz?A6t0b6-DQ?D=SN&COU3
zzJ&SY2hNVKW74zB6(dit`gNrz&ot)l`@M-$<~YC%bN6Zo&13h~1|8{Bmpe+`9wrqb
zPxPDL>n;@asjXN{5sF9+Ck7MO6zQzgZrEHpsFS5SGHDUcxcuGV34fo+ZTxlTbCc#%
zwg=Xnq(2|IVCI{|j~#nx*x9*W^>}Yvc1f0=;=|pGkkNvb{1RYJZNc`VvsZ4rOuwhx
zAEI0HwnoEplbv#h@S{I+K8s{{V5{-n69FA$Uu=n8!;Zj%g5V9s*hyhE{IczVTG<_y
zj}JH1@_j^$Y~3&S{&F;ioO?Rsx0&`FKfA$B{f=peoA(atxMeMn;7kf|4^j(UIO(d^
zLLJVGy8~Bx8`dBCP!k^e^tSj@b>f)aomAr3TTyGs&)$m0$`_yBioU#<t02)MsNP(S
z)5x1)(Vb%W($$`R0KHECi8?y7epQQsQPcCfd)7%i>cbkBvW{uQTwl7EHayBtOGx!i
zYkj!6`ilDWhv#~h^ge(zkR^8s1lvCIA%)qb0LMjy8){8QH6Opr8ce^D*fIB5--|m!
zIAYW0s<S=~^G@7O?U;E36=nJB>Rnr}Udp=eHT_KPX>{`3Lg&NH^}8NOy-?BV2-31x
z>MpfGd)9kgmBv}xs_2>z+8$e;ZZ(W6-}K?gBF%$2A%{1IO=lvn<|W$_-Iip$Z@I&H
zuD5i0E$wjiyU_&#rK1ka>F?PGE<}-DUHF)E%VA0M%#|{-+$g!|0?MfsMcTb?#zT(s
zjw91u<99K&3SM4FPmfvje)Hn?gF0Mdx9l7yfxWYHl3<~kQ|IoQeVcMq-pGbj7CfMQ
z)Tj&D{EO?%8fUhJm2Q^V1N}9!h0_QD3BPVqJ8=3kYVeo0Szh%{dVY=D#Q6({V9BFP
zW)`T$?$=`End5EpNGBM&if)QAs>X=(jGjIH(OIi(>OF5>y&<6NGQS#A7S-Vkk4U8N
zTm}e?Fq7kktX?Z0c_6)HQ0-~wp?T%IQahv%M?BCTDjA4=GOT;Q*#71M=bM4b)lt8h
z(YAIwXdRPushI21DUp4;;^6{!(voDF&GOPh+nMVQm~2-HnBz;v<h(jHN3?2=mP(*H
z>FgrV>^Zc;BQ3^O?8{xSUz808rxlh>4`PVU+1*qWkgF}4gQC5vRTB6jmT=lybplwG
z|Jr=8b;k0W``9c3b0FhorQJEPNy^$dZ=xXSOkty*+P%1*ottIU^em^`P}^gt&Q)-B
z*lFZTFX;X4#Y1e|i@~BY#R~q%2jo;zxbE${0|oa_7tM=y-j?=ECzT<8{rMudEnwh<
zWG9MO(X_%<yPO%WMee3*2aC79*>%Hp*060OC$NCq`Aq2T9<u3~jA)(*zhI@igCe9|
z+*DE8yCg^z9prEQg0+pGma@59A*Lqi)1OF3*@hFXW4G5G`f1zlr~5HI9D{a*`0WVs
zUcEQiZ`X!T0mH+@mCohnYK%sq`m~&<n@`S*&2NZq%1}yuq>@lH`|@&lhjk&fdwHSU
zfu;vBLz(ICPWPXBIo1w(KkK*n*?XSVs9jDQbeCAXKJ($(jb?eVA#B6ugZr-UrpZ0m
zF>%-4U(~GYCs$BbHP1ZXvam!W%1gL^K9od4?|b|~@kYKOO)db@+m>oKsX9>l{_5eL
z>0763Q3r|8qqhmuc=H`LX%KAI2F#FXX%5UNdGgeDhVe-qlY(+*<BbCU_-i{mt~i>m
z)!KHd;;Gxh`DuZ2oANF$jqlv%>U6p(I;OdaZIgnT>}pKh{^Du)7G*oDc^8=mJ1z=~
zOFT;V<%McrpprRKcU|`oAKm80#u*jroRUqyDg}h>H+x<B4si+!xp&epq}3!%G;7z(
zPy^0Y{kc2l#W&y7pZnXqc;ClIb%oRiQ9d5GU&y-qhA)&=a^znwPpG-9Q9ss?GB-$M
zdKdfYcY|+{QScbMT`&&#**{-DD4bY-`UTy3>5*q38`;&)A5o)s$v&1lI3;;X&}rtH
zb;s9n=4<O@XhHb+Z9&~D?5-r1b%d+L8tw0#JXv({xAn!R7lZ4&&8Yo$;@Y$l!Hd$8
zk=6#Y5>W@%Zn)=tsi4U}sATk2ZK?R}C8~&{Z0gZZr4HSGR3hx^&!LD%lDw&dtz$=d
za~df<c2qu9*xFbkY88(RF@s+3<K-0w^*k>W58uX?^1B|1n>9;^hr+1)`m-OE3P)<G
zl>X-prG2qEr6b(;jm5&kMnS(>iLif8&;qfr$a^5$jN1Fej5>13ThKnXG1?RxHjHf)
ztbN`5!A|hzU}N!x649$tLHonCjlv$o##<wO{oSuABaNcogJVC+?I3D@mug}VWhmCH
zM9}qcPJeAFmG38h({EN9**}yc9O<W0@=8X!`re08g+-koS~}m1eKXBc;X^ZupknMp
zcj+F!TqAWYW$58aJ3+JTNDp<B-U49@&n%pG;)7<8sIwtW@F6Xd&&d&A*~`xqRVJlT
z`AK2>!nT!;yybB<y^Hro2)j;FM|$^&MjIdGlzx0oaePhbrjBZ!4k{TL&4~>v8Gdh9
zBAl8%hdSJq6EyPby*R&Qr0-#ONkl)Nx1e>{tTA$AXjKhW%(aUYws<$b;RT6$MoRaM
zyyAJ6H$38xo-BPS9_&mKFtPgvg@r?vh20~AX{F-0zK2QP6tRb}$-k5@DiAg(4?j1;
z3O-V)!ojqf#z;|1L(sF>QbEfKk?_qcGiotKJnPf~F)v5l@`~5ODIFE2B~eF5KZxJ+
zxx8+EWtf(C@yHADda<BIvoVr7{GwDmY-YDlxPO6YAUZ8lRMcHETwB;J6k_j;ecITQ
zh|4qE!;9@N>Xt4Y8KstvbeyU#3aaJ>Qz^W+*v1aC?jCF@M?B24+vi}%9})|XhIenL
zjHcK{X16CWMMEBuVomXAb_c(4bcJ}(TQp$RE!tNqlpM);-e9Nm>SXtuMvBn_(MW?>
zAnY!r8i;m|OcH#+Ud^5(9&N2G%%Sp9?23yEL~kMl2YCzL7MAW+;CB{@`L?}DY2uNw
zU)+q*SEc*-Lxp?zZ+VTvUNb5|G+fb56}Mh`#f;>oP)7yS;{MT3zeK*ck;3b46yryp
z^WNIsdc?sB1+{7W#LI`x_O&t#OZT-Yd*2cHQwEy-Dfzq<EM>TVh25wbrB%#qe9y6?
zv~nWSMqWI!8|~>9A59YsA5Hrh`Oe5r+=CT~up^hSc70rNNn?xM*pB$>!I7cDkxQjw
zf6CC<mm6y2H3$Zo*pUy#Ou^tIJK<oXSl>?2;w{P>seEPUkR}o&h*i@@YfJS7oJN%e
z0z1J&VUHQrX}Blj)FZ*W@-*rYwaIQKR@9fVLfn^&6&sa4_ZIXNz6zt7{kA~d)!!&;
zJ((l!^l!Ws(XN~(EN@H~HwQ(H{XvCQuNZ+Tdq${z-m={#^C$;{sP7x8uX*BP-Vk-N
zpo1?yAmk{Qh`pV~qYcVqKm451;o9!fdsy$)A4}R2c;2hKO4_(%A3ATf<t44S6xP_b
zw!8HFi^wN-x5Q^dd5hAD#b<Z$7L`)Oi-fNaE*Nd$o9To$whL?Hih>6E&Ia%nVaHC4
z#A+7vv1huKVr$EL2e01JbIFPA|KJm8yDcZS^23|aa8|KiS57SF!<&)tB`h`1Wv1#$
zC!EVOTb`2JZ(uwZo2qJRMf=h)@lh7;GF4}^ZKC~Aif5y&k~RK?5|bw`x8#YdCVAqr
zPM)}~Cr@0V$rIO5^2DW-JaHXPp153+C$8$`iA&Gic4K(i0IeO(mCTYQC@24A+{RY?
zVCU0OCjv8B4{u8fXAdClleqd{8f}ki&A-2cwD13k-YPH0Z!rI-Y<<G-4A9%<xT;x3
zgcZrB&A&ASOKrZl^C<Z=-qtt#?m%3-HrF!CpYTtkdb0UHPHe#cPrbUl@h0gj`P}^9
zn!E5$NcrCy*xxSARmjpLm?e9e7jF!|{X?VH@5>W2v(^%FlD+W7r0|M?1MTYE9~<+u
z*?*k~N`7r#>=Rx-5Yw*6ot!m?@H6A#l<9w-@D1k-9B!Y&ou3s(=uUo(FaEi4IO6k(
zsCG%NY?d+so4mk0a^q;(!2dFWa}SMuic!`ILR#_yd?aa<J@9M0>Nt#SOTnorC60nq
z(?r#3RR4pemUkQ1HFsC_h7AqRj~1L-B&s%``X`iHK4@Im(p}XT7CJJ&TyV-yRBc7|
zKUr#7-MH?3cU6Db(8zqrNX=35S?ruq@;U6<QF0bGY?OQ+n>0$kh%Fo?U&hvsl7GYU
zM#)#Pntbv#>>NHhAG?-MzK#v!lUdj#KKUlLkWapat>u$TuslAw467+1-@(oiklEO^
z0`gsKn1Fl_n<OAVz!nO~RoL3G|H@%`0`g<5rjYy;J4Z-<hFvQp*I>hh<T`AUkX(-~
z6p~+JYlY<3Se}sFgw+(0-(u&8$nUUgMdVg&n26klO%jniu!SP>M{KQ#+=b<d$URt1
zF}V*rM@$~Tt`(Dquwi2IFg8g{9>o@l$pUPxm@LBb#CQ}UZBIavBtd<eJDQEbg^o3u
zBh%~&Xp#cxOLLcG>*9t`cmP>sPmmy~f*CY-X|@S26phCqe)a@O(qyoi<}S<r1viAo
zg9yW(AVty#^`qS7*aTdt1YQlvv?oZDW`e#^?h0&A+>iub3#qUt$dD|-j3{?S_BLFo
zBwiP3u_wrq=7Y^q?#k?axFJbA4v}^s03=6Hf4}=Ab{sBL3U7c+b0El(oI&6H?yBrm
z+>jK0I<m-tAWvEaX6$!YXJ5vJO5;rsKL>&W$pdWO@2<(dg&UH_n<ESd0*2%Z>PNe4
zv#W5SGI%Q_(}AE!3Iu(l-6ykO;)Z1KHb{j7L5Z{r%!qcM!v2U0mBs&pv^WryNfBUk
zv^$n9zzxab?Gb610Ft6XeY!iu#z3I}ejzdqCQKq71byl5`fOcj2*58v7QqA+QUaJk
zcb~>KfkNf*1jG*}sFF^C&2)Do_Ak(o9G-|UV1gPc1Jq}@&tMavP<i}nBoij6lP-b2
z4ELFAPiROU?~YW!1PxLin89$L#oh*mD&Rel7MP$(Dgv7s?q=+L(2xRtBO>ic&?1$C
z`Z4Z!b{rIn!Ed@3F|FKe4Cfm~qgEH0qJ->~!k+1OO1sO?F9_%D7Ib9rPDc!knqS0v
z4Yd1Hg^I_DN<X&ru6`b2Hrny(-~!6tbFRhw#b(T_TSL7E`u1ELV<R(Wc86$Y_cQTY
z%C7RRgI;<ev-=L6To68zVP2}IloQ+h!Dp{+s+aQn+VauxIxpp<+Va7{;0W87-pb6{
z^8Udi!82ILJdI6fC&f5dW;Q?FrOk@-Bx2%j<Lzbc+iROhZhnkOy=_U8d19|aQ1};e
zCQMv22@_W!Vd9!hn7BL$6W4sg#1%o9xMT?vmlI*)G9pY|{)F#Je8D!$@`w70e!jw?
z9w+?YT=dn>Cvy6Re!jw?(f-*#0;QW9f1+W>RRqoN=zH|@6%J8V4u21nzE3}2@=;#D
z%s=^PE#ZG^&dlWBzS555aY*T?`KvGVQ~LRmk1BR+e+f)Kr=PF*$VKLFVESM5^A#WM
zl0EPTFpYzLzT~5#X0P9YX<YR46(4zS^Bn`G@zKv$z|@YR`p0&IRR3Q~Eh`#dyzP$b
z4XYWRze{k+R#c6n`X4Q|yx;iZU3XkxnA^zwJi)0AqH1%he@dz4!^Rh_-EsY4H6!!;
z1*alK)%J}HN@^SD5Jk70bDWae&N)TV?ciimQad<TD7qgw1(eheoMMXZM@|JL^&{sY
zMYogloRZqfc}3Cf;<QjwyEvT`-EPhxCAFI)r0Di=q^YSr97U>bFGro4+RK?j)$QX<
zqo($8W>IzfIkTy${Ty4W?f_>IHFbcqoT@v>Swl@7<ZPho4srabsY9IYR9zltH#L>V
ziKOZda~RarVa_3{?g-~NHFbn@imE%x$)u)^a;{Ky`J4i3DxXtK)fI3msHp<ZL#nQj
z^PHM0<h-Klia0IQR1v3>sw?IUQd7koAr*rnp+Qwz9f}R$+)#K)WQsioO_Bpw(ds1F
zTDTe%UKX*n$4HPSfeExaDfV=n8yc^GY_P{jlC(iCtxkq*gR4Q~m61q$j1&n1Rio+v
z_7a?%1YQ+6Wsi|2%>Y+L)s0QN;c6uCnn<xdMuvn36Qb%c>@7GqN&IBwl|4q5G#BJX
z)hV&};A$lCSVU-#0Z0y@>i#;Ajo{p*@cPIU2aFtPDY$BXoeDb{S0jZtLTnu{@}!ku
z!u~on_IaF}G=3(s!2zQ{S_g9X*J-d>xEg7^84~G$!H|4F)#y4c_C1`N4Biqs<$zHn
z1%Ruf>vY(4xEdM!9HiI*qeLQu3DI@B>^7X6EPg)n$^oNH+6!`{>-5;exEfi!9U^qV
zfTSo;m0pKq1CSelcSNSZm`S8x!BzCSscbE%2EaQZwlGG8bQDaW*BP*<LvC_-XJiA6
zQ6;5-TzZ`$+XkwU!>>RhVT>9n9aLr1O=mBG+~o1AkW(;5opb?Q#i%o8yF)ed__ate
zjL{(Ff(eW|6ZRI!O#$zLyn->Bq#GcYQD@5D1Jx+ty%8ad(IVXjRb%SR*$Cu@!TTap
z95LE`UiW)mTV^g0tvEen@QIV1_#L;D=a{*G!eiX}WpaD1ney?`H;e2d&p&%@#ve`^
zdkpVhL~TxYElLxQ5-+@3!S87qd*~kc^bi(4a$<Dsb?kK4{Ni5@1-_d+CsNSo??bWG
z^-|{4miL9*6zf&z#10N#E!H#5iT&{5%}_Y2R8KD__WcLwjcf3X8>>CHnkptGI&(7L
zTLf$0IHUDn81$o<XyQ@O^?wlsh5m~uXy{)=K}!E33Of8Rq9B(aMM0uf5#MK{-`y|b
zpKmayiAnllQiT3G{`m@kNZ|wT1Amkhh1~v$dSkPaO~0dm#y?*H5MhPLK=*q|(f8t?
zF9B!_k=`qQV~i2e*KqUQryXwQUnfRiqRkK2x>LVOjD8aTd<j6(+=Cx1zBGOo|9k~N
z$zG>0e;YrKf4%~s@_|+*wLcT1{}umy2|#0s5vTZfV;u3%R{&%l$*Q|MmKcpE{`m@k
zer@M!i>j3xA&TeQZbEO^_2K!xf>X0a)w)!FW~t@9#&z$y34LMKBl9x^r`Cw7O{o4!
zrIuBV>sq@B{bAQf<~IvY?G{!4LiJB8wR{|wjx`!3XJDO1$(dOHQF1mmc9eVpn>|Xt
zgyoEquVCMgl5?=Kd~z<<h)>SLI`PQ`Sbsjb5F5)U-@s<`$wgQWpInT6&nK5+Wd-Eh
zSR(<s9P1<?S77}GWDYh~K)#R77LY5k90B<u_Pv1o2rDZjKfxLa$y}_Hko+9$FC^Du
zV};}w*lZ!W0m~7RUt!-1$&FZ95%~?)NJMVNI*G_FSbq`uJvLTEZpUVe$RDsA5xEol
zUPSK3%8JRoSR*mHAL}G04`ThrWF9tFOdi2zi^+T}M@$xC-;2p&tR&4H#g@WZqwo@l
zx_uRjBnvvy+$Gp*xa%mq3^Lok3QbZ5qiOC^Yy+G%8ZVEmv9FRKX@cc6cNw-7?m8N;
zgzUDjk|d4Y1`y>AuovR2CGaZ9ar-JMk`d?_<u1=&jk_*^*FXyFtE5S0V04r_hP?@A
zEs57bp4(T+kmi8pQSM6Y5ZrZ1ydE-WUnNT#o7ms)4zlSuYbpFxMBSkZAUT1K``uO8
z$8guB@P^22hblSJ3NU)VyBhl(&RQC8jI42}k|(VN%lEr$u=8=(rSYc7Zigxb(%4je
zw7V9YjkA`)TOh|BsxTyf&@tLwhy4t9T?TKB6gX5Vl7hhKXm?%qJDjyFejf7Np-PDq
z29`&=>#+xL*JbewkU@tkWfB#Xq`TwTQjj%(hY@wS3M9pXj&%2_Y&GaQfM1NvhN~u#
zm|!&B-GFTXS<B&<A#30&6;cvdPIotCTS3?5@Gi)1xJs3j21+vAr?VGA*7A5)<TzZV
zM#=^q8ScjH)zEc$yc<#gSE-Y7z-WfM340S{t$<&TJcp|^NQGcI!`+k}0$o?Ydm)2x
zl_seal#FpVXVW2T44#CjJ636tIG|(9t+f`nc*F}UL`7KR!TUvK?^<3gF;gZQQ}#Sr
zfi*7RS9+b6UQ^6FTiQ#!P(0`DC-fQmOgo=BXTj>Nyi;DEPP&wa?>(>9$ZAhWvQy~)
z@TMo+rbI8Xw!D2Xm|}Z5C$@7ic(1Lew{l@^xp1&&kL@qs%5q8jo$qJ9b=?)f%J-aS
zYMT^Qc~82cOiNdC(-F+E+ZG#T9+qkUBDn=rJa;?4>|cnTKXKj3pSbSkPh7Y2C$5V8
ziK{$+;^O2_SRrNqLhO)<>rTkTbvNXD8cM78o%ch1zxwq%{!rDT|5+FN3ygkH{rZGI
z8Ft>~|E!CB1|x;6AM2o<RmJy^=%>}MPx#Yk^yWKtv47UK{!#3*ogY;8kNQ|h#sAdq
zy#4J5zEVv4|5hs~$5s47<Enmrq8-m9pDzGuoYk*Sw9~N({JTCj-s;!y_!D;K&w|+m
zs$ZXIXa3ma)Td9GQ1$B*{*+f(j}^=&SpE7Pf2w=JLWh-l!xD$*uM(V^C92k<`X4H_
z<TSo$?#A?mX^hNI5S&^rs-8~uKVE8C+4!QR8`B?_I5M9rIJI3=ZA0}xRciUD@x}XY
z%)o{=&aaf0ZJeVN&vs4<<z+i3o#NTSxj=c@!O5j~e&F1oy!^nqP4WE5xleidk@JM&
z*~xi9dD+Q%L-Fk5v{PPoae679-JB81%We*u>e<7QqrU9nOrm=Ba<r*0dpQu*vyU@_
z`m&FMr+W5t=2Bnwa~!Ci1DvJQmjj%YRL?=qI_k?ojt|vyh!a44Im97TJ$anH)R#O?
z6xDN>^DFh`Fy|=MbA*#ZeL2EOr+SWZE>K^Na&oDje9jH(OFri|)l<N^PkkxiJfV6D
zIWMR$g`783PZ6h``clN{rFx1vBh;5-4hpA%!lMzzu`8BH(x4@+4$TH}i731@GRr;=
zO;QAR(ds1GIGhF=FNZ82yK{-84(8G7q}k@UL^NIz*=`>vNty!o)9Pf|_Bag*{3PVi
z*d<J)X`p3PogABpOO(K?BUkL>q)D^DT~T!k?2R}LNxU}laO_ql(rhp<s!ov|j7yZn
zPeD5E<77#;V1HDdGMk3ekitWVqC*@&S_E3|ubad^f=iUbPeW!o#L1DCgS+<Esj|=D
zG^Ft}kmU|>@}xCj-u^mu_ElV>G=3Jc-62kav;pkjU#H0~!)eIi@yH>EI1I@Tw2ZFP
zW<SOy%HU@sR~+ILN!!6)(RGvAO*jo%{9NRrL!1(6H<%Y)H-+7UOO(aiBApI#%A`oJ
zKe`UfMnM_?-T_gB<3JJvw4~QTY!FHW@QaXHaNH!)A#fMHPM?i~H01D0k>zll3h6kQ
zN3Wa4Hir`B@XL|yaGWaX6xdI%Gh*9A8uIv+$RRjRjg$#mGU{fqiBO_EehqR3j#DRH
z0e3O#X0kUz8VdMz$U`_zgH!<KG3sWqgP}wP{05{Gj?*L+gZ+#;Gd2y<z~FrlMaMWT
zQUz!kQ-^0Cfx3@lx@}i?aK-P^U9l8F|0B`sN5@77Ue)&YZ8?`@gjct_)s{Wxd}zro
z{g{{JzpR+|n%bP=8j<$MGV@c_OOQ2I^~xDLk#lQRDgSJ(|FTX>Gey`(m{CIJjx_?R
zwbquu84TWMYmyVo{qRN*?(VJJ@Zn8gIIBc&M@}sN!<*jlJtcZ7rqW6A&J~%hPlE$)
zgm{LVN+umuI1q)mk-3M{o*wO2hB*;sxku(PPG?DUK-9m`uK^PmBVgh>6fki`2TWWC
z117H6fQgG4Fk!XR{)LeCiHqJoamBTNPao|HINt@M-(l%{y+402j%d2fw_QPh(a#S%
ze10#7QA=WeR2TbRS?e#4y5+!k8-#w``|~;cdAH&Y{@bpgPdh*B{rQ~rgubTzvpeW(
zviaUq$7X4+`d9jrYkstT2&rUE{zBvE{rQ~ruuRLp><;?7l=b7@pU+v(^ZU5J+l9v0
z`}0Tm(`AqUqg`m+y+5DBpRkt)e{UC>K=04z@F(`*_D}6X6Y2f=Bm6n_ru$>hl(*d`
zy<u6y^F0Ko@S<uRs{i5AJWiwbyKa-dFvF4gCk3ZgimHvN{)we|m5ti1-6s8EStIis
z1gFTN>UmWE)1`Tj8nxSs9y3*itS3x;A?qpAQpn;m9fhoC%vD0xbEdD5Rm0pRWYsdG
zg{(Sef{^usnIUA=GxLP324=aC^^(aIvR*Npg{;@iej%%oDJfz#F;zvZH%xsI>n+n#
z#A;?bidgTMt3<38rmu+A%G@Ply=O*?SZ&M%5v!e<A!2nf^F*u<%yJRyBa<s)buybp
ztS)B1h}F%M6tjAms$y0zQ(w&LV_J$?{Y*zOYk;{*%o=3+idjR<U1AoG87*cFGZVzD
z5oU&%HOkBrv-r$%F-ySYidjNtvzR4f_KR6!CfeR)?1D*fGEEE3md9;I<w_!uy$PBm
z4|>qFB-uK+R#dJm;$UwgK~e!v(zK-6#<<PsTm{6(-b9k512)jKWZCm@t>|23B+A}I
ziZm6R9Hk}4UWVH&k*kWN+nY#}j6shmEd};^T&qN`CUV=}M22Jmo{Z8`WN*c7mdu@u
zys<ZtCCvjHqO_FR;kZ`GTr7fiFaby~IC;O;B=!N^W~p3#1adHuBP|0x_G_uKPvBam
za*YrN2a~Z|7QvJIwba=cahs)cXCgihCJLnWV8ebbP4-P(t8}gz66IimA(6nz(OTN<
z2e{2Lxt2(}gNY((E9eoeHJM$HYn92JgWPs7Q6lXGPeyA^VRzs*%jV8U-Z+>jlfuD<
zXe}&z6xS-7Ylom=6OgnYoJ`k(*z(Y3AlDIrV3SFt1E2?8OP{R+wF0?Lhy!e*LW&1Z
z(zT|sjiJqQxz30WY@$j!0XERJjM(#_R=M02NEB?MMmh^lW@yb|FM~GA=dME1VH0)I
zMbLwxHIuy_YL(Aji`<4yG)ULLlMJm{?5)sdg<KEh4Q!%Gx(PNgw9MGyP^&_&H-dIF
z(IVXeC&y^v*$1G_m|R~3a(q2g`*lRtvm8-^|FXz|Cy(q#2D*jB3uC?G@N25|Q=`&-
zd(S^pHXChs%oK%>w4422=ISoyHSQU!guU+{OM*1VDq8`aV|A|2`A<m}<&PBTP{iKs
zqd_kRF8vn*jVBVCcm#C&UqnC^{~`h^pLhh6&-oV-P}#qTfY|>c0=n}9()lk0`auiy
zCk*;81o}Zw^nW4He<9F+A<+K|ArSWW%9nC?$&n;~{V}Q`UKne9=Eg1)4)$@qhx%S-
zb`<kOla-Ix^Y`f)7x1Qzz3^Rf#-1ayYh#ynmT*5fW`>rM&Af;2&Dk*;`yclFhdtw~
zgiXBi^&j?pSp)m8_Vr)w>t~~2|JA<!t9|`f`}$GsEAQ*t*T>JbFYn@CR&~T`3I|eL
zKTUn1T|P~HO@4H&K0^QWi~`=-+OVx*jqQVDyWInQAs0V|K4~)w_)~^Iwxqc3YtDM)
zC7NE96I=e_&2YH8mvVM(`N-ha620rS<t>B3k+v_rlzFw~&4WGrYz;i+O{XOtaDJHi
z=IPFM)_|vsslKL~q;D|hh=T=Drjn*@CF$RTIpbh;M20KzFQmeqxa7GLmkxL0lHpEV
z8r+FXi92!WaVIV`cjB7Fow($<6PGskdwN0L%KUCk>~o#$i)z+4v+jbGn6Jm-zdHJz
zq4&SKo<;i<f7B2Cy>{lmJket{uJm{GqoMadyPof-(S5%+AOGW__dlDQKi)$BGZXr{
zsP(<4=MUwxW`3nFOIkl#pL8@J%=tq9bLjogCTH@7m@nt#|88OaUsLdx5*+@XlONB}
z`(ItpFQZ6*%*l^)=>5;G=Ps7!?{o6w9(w<)>shnm)13VHhu;6{dY)I__~OlccH_GL
zU;3TJShKKe`jw<qkI_R?y}CzLVk`M2a@|wk;xFzM!$(by&aYkZ>L%^Xh1-^)xKiEi
zg?@WDShJDlS=3vtOrD_ktljGY&Lz>FTC5qrc{}x17n3LKy<_)!m@`wn=RMX;*nEY0
zYlz7c^}e-xE#O=d@8Mz1#Lb=5TOuY;Oh(ZZP^qXU8I%)>B~hl0>OutrG-p(*M3V-J
zgJQ{)%|&&ggF)IsRH{^yA<7BOk}q3_>XHc7qE(_&Wtyx}95hR*Y%i)yG8jiwK&Jvt
zi&0JzES0hpRF_onbec0dRldm$#gSlXl-)peNe7$L4x&>rO`B0pk}RFF7pN|oU>jN`
zI#sDD6vdHb>6MM3x@3dxX$lglU{egrNs2YKOdH(=1TUdEOQfnaC89V|EW@(7=q|Zn
zBJH3=s#;SP%1N4KT(%C~B_HfgtCUF9Xu6K#NV81K_M*EKf;Z9>BvZAT?xLJzSQcd|
z=q^m~7MinUs!mf4iX+3aF1vy5QVb5J9h6MfZE8h1$+G5^y+C&<1@EC%N~Y>H4WT%)
ztOaEw=q}}88cjhe71tz#b^=&%nYKh17>v-IrBbIhX`nd(YjN3JiLOb(M`#D7QVp66
z(N1!#Wo7Fmx>SObX_Zo`hE3LJjvULSY_CL@YVaAFf^_Qirp0I{d6sKgibR)M@OhfE
zbgFTa8=51}ax1$b(WM@Im3B}%)ud@N+DU=6zU+lWmqsv)Rw<oo+7ycBD6qWBMkKm4
zgUe_NGO6ZGF=!_Yi&Um9*`*bHugq+0WPVPjNMN^bRmUUhh@PE`zHo%I{6gu10p^^{
zr%Yk5H}&PQ(Ux@T&Q->dM|LdBj15_3OnLg~q-$>i<@K=xX#@RPs|AXJ;d3iXS?!PP
zL~5;R(Jk*c3g^~Ql!nrxYaiY2-4!g-^|X`aJ-Xe$t4B0<SfIO)s$`!4C%7goOIV+<
zIKeH!CBZAfAz`KJjH!#?A-JOkXBQ>{ssU47-u-HSbo$gqSqy?giiX9kP3!OF9|?fC
z@HmY`i&=i_ALJhkn89_;$|N|ajMKQEA0IG{yDaNCVP=Y(#g$F#$7jsquFonU1g6wj
zT=839nV%RiKI0H!a*DOZ_D%Ko@{b1Sa~Efg&$w=}-LL*Z{_%jBT(_(%1do()8u#-P
z0*tsWS*Hl|Q$j5|H`R~NFyne<6%!&-hAcY$>MQe;0>)=V6J%4AET(LlcQ52fJC5s+
zH9q68#T37J4?>Q$Pv@@8${;wUjMKOu65npXU7D3ZFiLT;IJIfs_zV;7x~x2ce@eB*
zDZhD@A&KpO7~-7b@3?;-o6233b&#N$VrsEr)6IJ!N8A50DC+t@+_Tu=ck@BW@pfbG
znygENwJE=SWi;m8|Iyw_!km;H7OytlydRR#ZpdAp^_9_@l=XwXq;^y8hO8n&SW1`0
zE5DnSA>SDM<*e`Rm24V~Z+FfzOZnO2)@vL$iQsJ!d4FKq-wVgASb}njo`vnE@OuMC
z+9B@uj4-!<?D~a27&z8GgS#p#o3J9~w1w?=je)80U++3+B@xV0yex`0h2I~DZ=c5f
zk@4Cz;mcjW@XCS2_E}tytU^Li%4>__9~uoaqyOG@%3>0*DGMwjH;vvKINGky{h6^x
zdG(*iD+gwA3ki)Dk>g$@Mfi;-wtHk@Qz)B8kG4BaWWkx-U?IFWFq4}@D76qinAqaO
zY{Avo?nQ#Dzhd2b%S|cnca<B4eWuubY>s6Jt{%m@^_9C&+#e`=jQGs5``8j&A-I}?
zb?YzRL2<8EZW!^gwfp!!Rys1Mtyw+tRt7U^pf_=W7nc(;x@RResH1sJ<gH80q`}_n
z3%qJM{Lwu=*r1Qi$0Kj$F_VURYZiDla3c77$k?E+=I4>OikL~f-k}9vjT}CIPZTz&
zr&*nHtDKoM+^b>d)y#<y>^X`J>T6y@xmC$b8tJvR^Lo$W3-+XAg9e(9Q*LpYNu#}P
zc3vMi5yCyW*r1{2=agFw%p`tqsGV0ghcDc78yhs-tWLev%uEvWCfa%Rb0S20o?wGU
zo7YfpePAXDd#~Gh@i=_Zo;TPaLGy9yt$t>bsJF(>i_eJ=@9D(`iJG5NZ}FK);@%-U
zFENKNwn3Fiqg+tIk~DpkC%OrP3PagQl}$srpo0}?z9>)0CS4Q{WdoEgLb*r;tI{%1
zp3+Sws4%n*rpyoJA{jiH){OF$ZTbbpL)(C543vvhus%&6?J3tpK!r)zsFh`+T%?0%
z(tOdL3Qe9Uo`j87Sp~{PCfJgef%a5v+J*{~w9zeVLAl5V&!;t`J(ZjGp?H!uxH4(9
z3lQu`)0gm^)D(vbld>@=n}&9g3wEaYN_eU^rJ{IJHq*-%p<U#ISJ5&gJk^^nqr#+Z
zOv?PwE(*aOv}OrU&8Ax@p0tg583XNt3HGJwOL}TIRiVOUY^=&M(JqR?fiz!9&&f?M
zQ9KzNo3aYDi&F3|T85<Ol%|iUFj<>l%39Da%E1w|W=T(MlK{n&wXrXgmT&=sqiOn5
zo=_789R}DeESo0bGAZ~V%~#4(zeyL(18kO*Es}6i2~MD8NO?|cGC_yQ*$~S7BwSR3
zPtuyDJdK)uLG$Enh-C~37q#FFn!dE>j3xp)Ox|X7S*C=GdhjKhue9gPCQmd^-p0MG
zLc&EOIFFVg?K!Jy8#+wE#<Q$N!bLN<h}JCaY1Xt4%~P=1SSBs$q7__D)0gqYH^rgD
zFgBZ-lH%VaophxR*NWese->0KtSlAwmhvw?6Z6ePX*UlKG?P~K7G{fje_JiO-AL6<
z938ws-MP+~a?HiKB0I#xm|F9w*>xn3;+6CuZLt5=YSALWo~;8x!J`dr-BhhS!-IyG
z3{M&s8JaCuTJEykboq|uddpv**k?7eRYFf)@3`I?z2|zf^$PTM>kaBD>K)R1p(*L>
zLx?+sw{W{#Rj2Lf8$dX81#ewrdU=C;(bZ6&&O7yt0);@$@f!J|0i93lGYgyplWI(_
zY*=43KI1|C@q(FwYioYHykT9@wNSs#@fm@EwKcz8+2B!hJ#>3#eSJZ}_>3KwU%40M
zhWd8itv^&SIdD$RIE{kPz|NZbD+L~bg*7{_yjov0KBKz+RKfhfu$r#Ruhtdih5C1n
z&xi=*)pT8X<xx}^8r1o^zPMm~hTdgc_lT=Q8#`~;M;FKjD%XtD$RFC$`J_Ihz$uVf
zqj$x2eZ=^T`}GM0Mu978PG7cN7jbQ9Q|I^$|G-Bzr?1$0L|h-**7>47uiy_OmWTVU
z|L4Jj1)70oHC~sC-6L{`NSzh+e;M>zukZSw4?eHIRIoNMr^f3_@%o5@p{<=?7%_#Z
z-}OHo+}!!F{$#<Nz@VDfmy6d$<b7>0lIp+fuZt)g+R^!{zNjE9u)F5<m12)?jo2wN
z-`k<A<NI|c6?oVDY{59L9$0!=cx|Y%-t6xMwr0WQNO%6#A)n6j`q%>H!0#D%V&cEu
z$u3wCm{zmkO5}Qe{!l<CxBmNv5A^Ws9ly@X`lJH0K<}E8%aQB&*M@#z<Xok0`SPd-
z|N7AO&W8HJf}p_0nvyG#KQzMJ=M?;P)UJkdS?JEs9rEqu)H4gPfj={hwrP6&aWp8f
z^osEMP(%H=7fO}yYA7E3?VZd5yBd)@-*+Ml)p~Rw^|G*FsJ7laka}fe3&jgdwl0EA
z;<p|>cJQ2+fwcYwt)=&uY+dYX6@T&Qu|wx}7%=oN=q_zvven7;m-vpO$C&3R2GRx>
za7*QuZe8NKP{mjUUJSP_0U)__1L&LqJ&_J3fLm2y7r1RH;2@Vi9Wt0k&!U6J!HX)e
z8{D=G@R3V5fzC~%U#EjfV229q1-Cf^QF7_#kbxonE*(q(jaA{za2o+gmrJ*T&Kc5c
z=-^3kt17$$Zd(rAmP@yR42<Zlbnp~-Q56n_+gyM*a_PT7=Zxq>bTAF<P=zUQ+X?_J
zpKcEsOsC5*z;w`94UU1^hyWy?z7RS$ovy(EGr+BC@L{-ZCEy^Rz63IuK{sT8nczh=
zI1z4h1$^Yw3DCJ2bZZ8f4R)x(r{T6$K$Lts5i&5QFJ^!jKx1_{3vOEtq|2wThRzw&
z-5B5{aH~4}8{D=AxGkUV4jIg(Z)Sj3z>Dheb-2w9cq5<g37wls4`qNkV23(f0=KON
z&<g1rAp;Y73<JysjWyuAaGN^-DWq?L&Y92?8DJi`RRgYu+tvXN3h7%QgIV+}23P=I
z)PQT?w)KFILi#r7+${Qa23QDoXuz-GHV+_5Aw3u}Fs0vRfHy#6O}G_q^90fr(nFwg
zrt}&HSOjj>guCFj4Zv-M^gWP)8NHPO7K0Zx;UT!q3wWcDz7INQMjv8;rC^69EP~s-
z0W>C^1{s*sWn#eFps^M#<Jh(lfH3KF=$tuSBL*x7w`##kj%_}G1124T4DfWr7_b7o
zs0C{{wvhlIOnMx24o|m^0XblY7Odyk<_kn&(vLs}7WBn2;C;|o8#Z)o+XSRz(vLys
zEa+}AU?sR!8#Z-p^8;>U(vu+rOZw&*@F93n8@6_A+YG$Hq^CmXEa{;!;3Kd@8(!ep
z<`1A1)6YN#R`i${@Cj(F121-L+X6s}>F1zxR`kRekPB|rfn6Ni0ssfa^z)FxY<gA<
z_#C{b1G_o4Z3TQ3(=S8kX49|7fVE(U4(#RF76?QsreB2&tm$`Sz!#wLWO%b<+cqFw
zF+CqTXHBn(0ULS(xA%WobHh%+^ghln_bz$BJh_D`*t@1HXN7R*8dFhI8pZ24zvTio
zbd71`v785)+56U*QWAfAQ1R&Lnj6FGZW?P+Cy7P<7gH(G+{VRJab@!Cbyn+Uzp#2S
zdvCzbEjzdF4A>dix23P<UB>;jsy*j>&JUdLJ3n;3_x#}b{`0&oJzECum1t=x_>#88
z9nH1ae79Ol$Jux5wnMqO6KAT=7&c+1`ix-{W~x6hY@$r{2Zl|UsXk-agqi9yhE15M
z{=l$_GSz1cn>bT_#;^%9)n^QwFjM`3VSl31UrhDcn0re$_iNVr`r!AN>N7h{yESy}
zYu5S_zP`^?pCN1Zt(N?+S?h23`VmuohOAk)o?ZW%wf=;!A2Zcw$g=%t?*1)pecJg7
zmi~!PzdJK8Uv~cvfc>1QK2z5u>tp}Gum8nVpQ#I@5b!mA{cooF;{-$K_$7XghpGOc
zuJW4~{>HEIG1VW`<x^DmCw_fmq{4#6&#*L}MVPx`;qN3iMo76soO<jhR2uIh?Xl7)
z7RxCptr4x~2Tp7ev}BR%%&{x>Rv$d)X)ri-hSt)GCCe7OTE?F}y86($Z3esbXXq|%
zS+dN@b$<NYqpO+c_8AQ7&%iB}Ub<|Ft7H7sc;ZpeLIrk$fu+DSIcOS`Z$M9`6BEFl
zD)0&zSOzSTgJwWh)9B~v#N*&K6?iQSI0Jri&@3o_8l6QaCV_n_ur~}40EQfdhpY_g
z_vpkF&_WgVhk@llrW`aI$~UCf(TOL)ovLsU47dOla?o7J%81@ZC!PYYsls6}umWh2
zgKVLEBl<9%m<IN#!c-U_0@Cu317tOw4ls!6poJP73j-^GY4Xq_D1SO#i$Tl)cdEfm
z7;ps^$wNyas~Pm^3}PmDO$|<hfmMK?JhU9jpFy`_5VOHPH8>3hRs#%qXeDH2Okctv
zUH~oB;cOUK17ylWYoL5%x;uk-3EZg;=fHp)P$3VkgRExKw=jrTz-#JoAq=bqTI8V(
zQ2tE%9tJT7>{EwJVZa@bR)BmUD-$}xAm)M=8ZZY2)&bKLAU`PIgr3YG=7Bpk;72g9
z9$2IR1wdA_=;s;40`Qs!TnhspfS&@i9m=0YXEBI{V4nuu2m_t~LjfW~R;KiO4B`#Y
zLKA)u0~>%$1!y;vZ%VIY5R1T_ns7G^cmWj(&|b*OjNZl|7K7I`VIB;411$<rB$RJP
zA7&6s!9Gn`3<DbhX$%wvS((#;7~*ZvLJO941bl#L7>EJoo71&oh~?l;Em+wRAOVXo
z(65jco<2Q>SOH$sf;AlhU%(Fo9fI=lbek9=2kg^=v5vqdfPsOILRJ>^B{9VNpoKPU
z<OuiynHcCely5<Ik0DlqJGEgmM_@Bhfq_yWD@*#87~(_lnl?Pg5%33EFwiL|-;%y3
zhWH5V(}wLFfh~ZvB9snUS<#Ug;uFw92X=A<0)T0XP$rabMNf_)a>1QC@Crv@E3ilr
zx&T?trk{@?J_oPqz-t|WK)_ECx&r0Trn6#*wP2qP?Cl6_0~m@>E@Wj*zZXM%0a{Fk
z{T+erK&B#80OecL>tehEPkQG(5Ds~7IL;S(iv*=Njd@fdR?HK>UU{QY)VG|Hx{%LI
zb7~QdJ~MM_d8;fMdB5_8_vul8r<SKqBj-KCJKjSqYii=*G1waI9NQaSH_w<?m`xFL
zvPA<qcFYIub8Lj$2Y7aI>k<|vtVvj&upuGIFxD{JFv+mckZBmSe8Gu*v(Zd><}#)+
zb1PGaxt=+X8P1epE@pl_7?o>oc=xWB_DtW+ALG(<t+MXcXiXk}e)Ub{HQxN{o5*Xt
z`PDa(*Ld@*Zz8X8=U3lEUgOQLzKOiXn_qnsd5t%}`X=%kcYgIv<Tc*>>YK=Gy!q8P
zk=Hk@^;e)(9s&L!==uy_U*uO`GSyhZbtlm52SL}TgJ0!We>2tZ30Jv?%MXIC_21@K
ze=^k{3D+Ix?LP>*{*hmOW0WgJe=q9#0cL%TVs{=K_)g&U{ru`1#PV^x|83Ouqx|Y?
z#Cmk~$mXx3t{>)C-_Y3FI=lQYqpqLiSKlOD^Dm!V|5x_)^Ze?YgiH1M!7G1cU*o~7
zug}E#?fe{pO^~;KhcmfO+NTg~!o2l6rNyi^D3}UqEG<~_V3Dg?{Qje><IZg|n5{oU
zXX*1L4;H)5iNAAn_2F|N1_k;v^p*}TdEn$~7cUXN`p7xD!EA#WQ{~j<AblvrfPREd
zj0as+U}qRv3e1*+jGzGn`WZU$7#ObtuY!?fz#2JdCKNJ_ew9v41fQzF9x&nz?3RPf
zpn+-hGCDCCR8fU}VT1r2mxC;!5JUQ7I`IVPstO0f$a0`S4w?fE7}A^Q#8fa|72X9S
zF2Hj+Xg(BTMDL*!PlHcY;RqO60SwAPcF=$k9mOD?0aeuCXc!>^>hh2y6f&I-GKgnE
zS2g$`jI0D^%R^4kz;rr}K|BY>tHB8{;tH&hhn%618FX_7F$;XE2A_nHRlsg}XazJd
zgKp0to(EOb;S3mA4IGz;RzV@gbRvUz5p-3DFTuzfpg<m43k?|4H!_Hq!FY8z4@TU8
z=kkyT6f%<@%pm>-K2?W{U}P;YC=Yo<12gF~2JtGWq5+q~h&!OJ0Qo{8CiEi=;x*7!
z1FnRTb--)|$R8Rop`T$8^TBuxm<uE8fi((HAQUo-ew9JI4nEa@8(_o(*sTBsK?Aes
zWeg$<RMCW+VZ;+St^n<VLQLt88N{2Qt0w#bMm7Ki3Q!m{U`lUd5O0C;ns7gicmdB9
zpa>|$jNZc_mVi$+VLps_1A__>6&f(3qhg3<po$hO>4<Cu)G<&r6k<*XV~BS^S1nk<
z5%B?LW1v`Qz?_bYA+o`EEm+kNApvVJ&_O5!PdASt-UXj(!IK>kUtl)|VnPFWx_u1s
z9;l)X>pLQwfa4e_0Sd986Jv-EKv!*erX%796kwnvXuyKLF@{(L#%sftj>u-<IR-ij
zg;>&qV~Ew@Q*C&@BjOJXVxTl=z>-djAwC9GbYMqEWDB6K2xUMaR`eq=#HXOE4(#lR
z1OT%Yp=@Ztihd@B_zaBKfmb;qTY)u-&?P8jHvMW0u?Bpq1A90kfxvD>C<hvtO)rZf
z)`2RMVP8jN8*p3^%7a3z>5pTG^`PryIPm}4JM*ZfuCU!xOIrp9H~|qHIi5rX6j4yA
zA~hWFWB?fj85M&{98g5m0-_kyjZ=0ALjn%LV@ME1RJ2qSMI696rnRP`)q)mkv`#28
z-JsSQ#5R2EyKCLGF8m=c`|SO4GO>Q^d7iy>+qC#~$<d~lvfEGE&-!RItv37ir{zD4
zdUfnx`#BAAwQG>eCATr(wPlLUtDE_2oHg3jU&k~6wq|w1uE80sp>=y=>*c$4{q&&d
zW%JcNu}=@T{q<ZH+7kY)jYa#}<mT1>Ugf9jWA>D{&$%SF6BmjXi64o}9GxAVok|@`
zomM-pUij>K?LNa*{;T}I_h0Rwpj@T=Ub$MC;JC{1drm~}EvXI;6V6=-vK&8me($Y&
z9h{Dy`{jRR9d@8sCyvt9OYFo^I(v!Tw+`Q;S0|3r)l2NeQM!7Goj6KoFR}a9VF!Bs
zPprcZ^y<V>x_XJ7I7(+Pu?y?4gQy1GSs&EdQv6uv>e@Q&ASxt0VV35bmZkU)l6}rP
z>_9K8JF%Sz>>rQu^VVSpdi4+IhIEZ&|7IO_px2Q20fnEMiXmNSSD)I6<}+u0Vjh-v
z0;|t>i3S6iov-L%9d@AChEzvwmr)n%@GW{(v`Id88FjM`-=f!?8s!I<QD^J01HE<~
z3|sWxW$dnbc(ie{UHUs=to!EST=k3v-*hNq{}c1Dq;VpN%FPXni2`@uF@o=**%mSq
zqYjr_GOiN^9=;O<KSHx@WGuFKxO_0<DN!)pcdFnGG~<&g7!{LSGfWvW!obo{GTfSn
z@dP}+z$6%<v*|L1fwQ4xgtb1Em&fA^O~eS@pDtq>%rcbNTJxy9Lp*+_i3*{I(q$}z
z)rJy#YkeB8g2&G`v7*p9bQ#+~WGESL&7<)YJigc@m_lDfmw6hL8cHTw>yO~w=kaq*
z#1wiQUFKzQ%TO}enm2;?jK|+;qN30f>9QFHO@<OzYyFYDUa9=uCRS#29$n^bU}+?A
zv*wNDA*uX4lVCIY7P`#Gz}ZML-CBPX4^8EhCSo(XkS_Bzm}MkkS@TBm#-;M5CMq*}
zE?wqlu-Zs6!&={lM^EL;Osvf5BwgljATpBpS@UdozN!2IlVEdtAzc<=P--LzwAQ!f
zMW*r#O~mH(BXrqJgIh+D5Nn<-FE*8bz(i$EFQdx>4VsK35!U*4yp&Y_K@+R~^h&xc
z$iUKAGS`}C#}lOT519n_r(dGWW*ImeOXgeakLKm2@{gE^`_q+lS+Kz@W645m-e}&T
zRQ^#DRe$<zx-7(CwXr0|T7L|$B9;GxiIoMtmM#l55E)CBTl2>76si0lO@b}xkLa>6
zgHmJ3N^5<4-u+a5nTgnf{(>$GH@IaiNwDVG^PZ*hPnxJK=q+?vgh7+BB-vVjEU(uF
z{wWiy0d##g*=z&L-jem!ys<oF1HZx~cmTb(n{1AOb8pE;YkdbEx`AJ5A|60DbCX3H
z%<3)KY|V4vjoZLKXQCQFALJ&RYp}YvWV^NgI39fi|AL8?B^`5<aSTMgCF$0@aXjA*
z{A!b6OS+w#EXts?w<OD2e>^X81OJkV*plw(CYxt)tG6V_nm3*oyMcejL}f{z;wGDK
z(9~P9%Ua)&m$HF>&BV%zj=RYg7+Cg^?6KxK@&p_B3X@<fI@?VaZQ$HTl5ef=#LL^j
zSDJ{e=>BdpuEDH6l6}@ZC*GkA{GUx!R`gIe*+PTWeI!NJ`V)8+8~DGNSPi6e++>Rk
zM13TOt$7o8iVb{~N$^1WqBBJ$my0wCmOA;3>~?u;T~5m+(0Kl1O{>0>rd6#`x^61o
zX;~KKSsHCC`RU!{AsIJ%l36{;tiQ8cItH;i30Xlp2C+T?Fx`S!p8!}-GOH(<)sxKX
zl-}w|X7wbqdXicHTgfbqiq&SJ5vZEg5pC-2?drg~w%1uj&wi(=l3U8&iddyKuXgQ8
zZaMARuKD@m`S!#6V(TZrE(lF*nBiJfeKx<X^<hA1yX&r>9_GgdjB$DSr2S1#SWEW+
zd{0>Gvl028uvS+|`JS-Wd!4H%tff<Gt0%0rvL~$76W02FB&=0m{)5e{=9u<p4_(`i
zX%g`_-Y4Q;|DA|`>^i;u_4@KwZP@z0;gzd~$Fg?5x$&ffx;o-onsodL4RN)7o!qWj
z?7Hhsdrv}M$6bd#(A5K7AMHAP=Na}S<o|WoVNXK7Cn4XHkf;7%O2{`QuPRN?opnfm
zvSKot4H@%l|5|W&;ykH(0=NA;NlIa46UA`brraU2oPm#;r_U(5P5g;~Ftmh)tpqQ|
zz~898Ww;=Vc#eQ@^d}aU0OIW7UsT_dxFU;aMnDAml7%IM7xqw(=6ec9vWYJ#U^Z&b
z#@2(lvCxF(TY>v#6UG!U2X$g&8^MdQa2U<E5*K6>6bgt$1K8MR5a$5L(tOY1ifm#a
z1<XZPu(9png#-MK=6eB0M8t3k;Gh|7EFHv+gWfdXYTQ>u*it|gTEfP%z>9HkHqG}E
zE)WspDPSJ@6C29`apU1qn(q}{AtEMIz<l&28`}k5jE8G!zSnR>Ot?|N0@U0S+XLbp
zA)n@}z<tF8ivpriCr>ONyl{lOX}(HaASV1MfQtrrV*5ax6Ff-s{TWw?i4Y1{h_3L&
ziogpec#7ux3y$Ovb17gEn&F8Z25}SMHJYyq_st;|Qo!P8H&qXcj#aldw?CL!THdNI
zZ~3*oDWtBgb!bH0_Q}`V)K@h>ocBvE4S3w1)7IX8FS+@-W@2KC>+ygqC%=rzIGn#~
zU#`p9kh&L#m+s45V}IKwzx=o4_UAL5TT*Vc=eFI9IJYJ0^r6UG2OkAZ4LTXLCaAC7
zh)m;)TkB3gi)2hP&t-a<=ZpQ$$m^8L8l3y&dU(C)v(D`vf0AQg=vK#fj_WINtLJ}v
zq;IjCIz{zWi80qgIYt)deSCNPG#v+6+$`l7d6@5UGM=FpsHi2n4IGe#`5e!ScUPyW
z%u8&!fl3_*r173=vC64rA@`>8fIQ6axNZX*RDDVYawjU6$ZEWgOXA(sx($SIk13bP
zYkZIIjc2JdRijIE8+a_M@j1RHe!6;_YH-P9?n<SO1NreY)H_u!B?;VD%E$5=zvH?M
ztW$ki@(s72a)`{uJ7IU@cWT`RrgOI|hsa%g6UatF4OPQSbQ{<ybMZ;YYsA$+MJXA<
zouSlmK-$Pwi&W!F=5wzqcgkJ-65b6QF8fB(^_6#1!(}JD6C{mvb*jp^#DZ(D{4n4i
zp5W8<m5!-_+#+ST{Dg19-bSW6LuLE%fK80^XRa{STU7%~CURqxcVs7g681EDXb+@k
zsXlWhztKy*Lp8Z%CHIN)j{JmQLZ^X?mS1;urOmt9P2I1=Rrznl1!&GqmbFS6H>!qy
zRLEQRHfE_JxXJ%oWKfvOHs5BJ+P<Xx?;=^*=F>b~J+$P%iV@!^WUYG|x2s&a?eB_j
zO8Rk!DyPblyqkA7PE)T}eQuz(#ror^40XC{M9B>9F6C5tl5aEF`1yg@+rodQ`ZVV?
zx~n&<EK2OT5z3RYq<<T54r9NcdRKW;p5)goZS+*<s3w-gaQ}Va*dSW|+o}CZhH_n%
zYh<n7&5}kp^+wfy4NO;k(Xl|@>f5}xk)_U3*_T9c%XJx`nitQ+BTe_Y+gTKcSEiWS
zde~VO&#TNc-REI9uy{#jg{kdyyTQfrmG@2eO}86byr!}jVoTUr7jLLU5jlZcGRWb8
zhd}`*5a7WAf{n--s565c0raUb4-*J+v4HSL<V<uHgR})aDm;V<GI5oF2u0*9bTxyt
z2l_NvfeEs4t8{{c$l0ifL5>GJ8dP8cF&>;wEJEa-Xeoo72=qt5`<NgX7pD_(h};Xk
z#ULjG-U#>%6YRuQ=|mzTpMf?pNLQdg6854BcH>q;f``bxQA;N226!VOLKWoU!9rpS
zBKJX^ndEe!KMJB$0f~!+gb<PYqO+JJ3-Ct4aa4g6R|$z+MDB;KW|A|2z73>P1v1<!
zgCG&PKPqC9et>5KeW`*1JUD|WMC1WzDU%EY`nE8VDk#Lo8N?ApJ`=sgBtrnt7RFKq
z2XIveQHIC^(IzGt0rc%)3RQ3rx5^|c5qS`5$s*?ho*fiW1&8q9OyUwEpM^TJ$oW8j
zG|Zz4j^N@<LW#(O(OE2VA>fUMhp2+1xGIyljmSgL)hsdw=#POFRKX9pRTfc;$U{*P
zi(C$PW1xa6_z@4zA|4^~Ftn6Kt_1q_@IF;ghKsX^7l=F@y~QFE0M8yiqY6&qsw|=f
zkw>6SEHWABkA=Nxf>XFvHla_E&qgiT<a)px3lW;20uRn6dQ;?cP-ix|5$HQWlqRUe
z#o2@zMIMRHVw0Nz&jF633C`iFY+?{aJ{MihCbt9qaga_ET)?eF1V)i_P!XF<2fT66
zmnNvjgGGcLMIMEgvdJu<KORQX1eb8Jh;XFH=b^XQWDekshp{xl6<j4ErcmVb(Iz&z
z3+Ow-6q?`~ZY3sgihKcT=}GPZJVz*?2^4s+m|#=n(WtX0nGf`xU>;4N#KmI5pCad?
zvpmUtfae4c(F8x^DlrjCkuOA7dy+*!e*&za34Xz?atIDZz6ce0l7|6r0#wihDm*xc
zSd?D=^MvFR0gs=w=V(}}E~5S7-S+JfHm_bKC#Jg|z?)x{hl81K{4~t;b!qvOmsgkY
z4{yKUC$`ZnhOdFE^|@>MFX7*Kk~*;V#m3j$U1RvoLua(sX{NS64IDdn*1^J{33ih+
z`(@f^4$b`XBB-l~oxA#ASrFp&RldOQto(s;Dc5;L?)P3_=0i%7+i%{Ju)bT}YQ3E~
zeRsJ1;r%VycfZ@C?$DGLfay+CS^(A!n$iL=-Dye-z;vf6EdbM<rnCU88#JW_V7k-P
z#{kw1n$iL=-Dye-z`8+GS^)MBO=;nk-IHmu51gfS<sFG>(UcZm!JFa#aF*7U4if7`
zQ(Aac9pd#_@cM+Nv<7PTPWTLXbwN{Fcon;0U02}s?@aZcyJ9)1T1@qhvi^&y-g8$S
z5BZ0w-ow>@Gu3<Us#@pxH&eZbtAC>@E#7iYCO!tQf2XOBc`JX=#JwND>pyAgW8PwU
zS@^vtvHzwitr?>?R=p!JU1&;+w_yBQ4SwlJQ(6GVa4$56L6uz7i|&OM#j`8ZOj#a<
zmc<Jy3rsJ16b>w2T3Kz%nqD}#cvWSC>BZ@VLyOl|8X+vA(7JdNZX+N(ka_~OW{?;l
zF_?)V={Q$Fcp>!+bQ*&k2{0;@Vn_yFARuNU^-OdQgR}!A6&}TqEWANLgd_DVbRB~n
z3osfyhan=|CY_jv)U#0ugLDKW4gQQFIXE|+Sc24hqNf?;B!G>84=`j0UXV`2BlTYB
zJq9@ikRxCthU~%{(up-l{S5RACixw}M#8VDhy=G05*v_uZ`7Je;(#0p`%{rUI9Et)
zL+X9dX-tv;*eFP&B75-yA(4sH`=WE0BpZ;U-~=j?k2eU3ok+bOx{gVD1Iz|`P!Tz9
zlR-$4dVf^HB>e$t17}i^eK<FRIDpg#pr@H+5WsBVJSwsuFUTN{BK0%TdrUGEkhU<M
ziWK1u8N^AXJ`nwaMa~A89o#@gigBAv;v7;Rgj%ym4j}DdCKWl1b2Eu6Nc}8y8jD;2
zu+dOTMN063OyXyxJ{X<DA{PO2G(1X0j^PcN#2utQ1YO4>mjY}IJV!-JahojS0a71|
zN?2qZAjiO;smO7hn?*cE>ch~}EOHgV?BN3{asn^NA{vqUaP%IFOa!DoY@{OPctaM^
zhSW!(U$Duw02>RxrXi<sn{481O8soqnoaTmITrS(A!l%IHqn<-KL?%0CN}}h0n%v5
zS-c>d=ufGSMCY){Er4`@6KKeJydj$yLaCpNu49vYfQ^G5G^7f*5fL;>JqMMrNg*J|
z!I?DVBF+^NV<`1e=xH{Y4Y2WW9u2vS7l?=nl=^w-JvNyO$nh|qhFrxPM8s4|{e1Kb
zPjWZF9N`8Uavir36CRZM1*o+rNdnRlX3~%wI9E(~QR<`7X`ZAEU`|j<Lw>>w#KcTW
zJr|whNfrXq2_B^(H}M8B5l*RJh_3S_4+3lgJV!%r;WjzMJWBl{RN_e<0ptYuGY$E*
zR+E*F&=Aq~_D2J2+kPK<x3(xSueG(jZT0%xsW0u5?+kmDmEU$t15-X_)2{4%PgOUr
zR`iK|b7JZG+%^-9ob`2S`%`7a5=|G^HlulV#+l|9H$<I(cKX@bXJ=w(I~RurEwSsD
zX~C+H|K=ZCFzKgUE3eV{+x)IZ|K=E*7h^EUXk(>h*``4@8!t(g8w_S{R7zHC8r*%A
z>OEI=SEYK-Rozyp-f>m8RjPMf)oqpPJy&&CrFzd*-BzjIaaFffs&`z~ZI$XhS9MpV
zde2qeR;k``RTr@IR<^2hG3cycX-(}yrFu_K&s3W`>sKFfRhKH&d#+l2k?}d=`kYGj
zj;nIYl+w=n)w?U7SE=4{RoIoW-ktTUjw{;o)2D(|$H??;g<VNnTJqC-RQgDedOuQ>
z>z((Bq@^W4ebAx0D4h8o+LD$ID%Cr#vVPc4{*j=ilS=iDtAxKx{{bu=RjPMfRaGDP
zH(=?iQoZM@y0Ol01+8wVRPVV;(YHg^>Xu6Nj;n0tn@Uh*bI|C>(oHYX{#$|^BC9qz
z4e!4-$SLyHrWM2cZwqpctlv~Jy#Mwfm&m3~FNgQ%2ThAK1Ws6gNVp?a1Ui_3VL*sM
zA*K-EkpjXKsbZim3~VGYqe2o>2=P1t5r9-N(J%&P2ZU631XE<<_XR{4QpG}(7}!`~
zMuU}@A{$53i72FsjqYGzjzCC*N=zZfBh!h+NR=mgf`Lr}W+PxNrpU$f(uoyFl^0sW
zz@`A<2>1e1?8NV<6G=$b478PjeFw}&LVc=YH;xL4RHVuq9n8dVARGzJsERy1Qb=q?
zs(ervCPo0WQ4pglNIXwSWFS?(Xc!Y?1K}v>NL5Jj`$A#|QssvxF)?poW&?4mLWZLm
z#9pMzAKk&k{DII0`coAJcw`2#AE^pJPcX3{U}g(BR7D}4mqC;uRWs2VCKd{WwlI#W
zIDp^JAWk4vfoLlen+?qDAdjjzh@+XrS)?im9n8WwKxhYrRK+1YGLyKBRLw$NSl9w!
zHX4#t#SuI&llTd#3P!_N*dibt4UbS2NAdfaL=93Ef+n%BrNC?qtfVS_z|kzC4yg)7
zcd)QHARGggRK<^YWEP=Ds>09{ENm4pvxl`*MH!x#MZ83+!qFNQmI#FQ@C8+I62G5C
zv?5gzXe$d_3(UqseVXDFj%E{IQL1L6gV`7l2**M*nxX=a%qIF!s^*|BY-|%SbAT94
zQHkee6XukvNHmO%Z2>|D=txtX!|!JkgDF*W(Ihs;2WI0SPE%aKQ4v9<RB_N9Y)lA*
z<DfrHQH@86h|!d)DD(sy%LZoSA%~{8gy)F}CrZ^kw1$o40^xWVM^jwE?~4c*O4WR{
zm5uENW{!|YQ(VJQG2u?BT7VAr#7H1?ghHA^fk%o7PfArZ>f(vXfSD5{X$mEtCnf?Y
zRa`X86DtHlCwPRW_!+-1Cc-FH3(+J`>>x0k04r&VUvM;sh@w<2LU(v#M}TkwRMHeG
zJTj+6bK1kjKC#KoMeS7+FSNS0pJ_MNAk{L%kop;|%T5HpyqVutrJ*OEAEtTj>cA+o
zCH&`C-#q`?xjkHiTMu0;hu&S&5;3E-{J}f-?{ts*r;8n^o7tx&PjxKO&Fs^Xr#hDC
zX!dEzQyqq(Zf4)d^3>ZUx|w}i@>ItX-ON5Md8%WHj%J^hJk?<s_PBpN?q84l_Yrwf
zd)&Vs_pitO``>W?rag{mJFF3^vfg`sPc*EQKclsImxi%APJ&;boAkHc=W<r#^c~iS
zQ<^N*uzc6byX|EitB376cqypAoo!~Hi`(kf*KMxbSa&Kmvh?8XpdohlnLNMK@>>68
z1<p>n!Cr&&ciuP!$|OD7RCgj(J=)Z#8LKX}sq~gJll~)B)kTQvtqApO2=CK))kpGF
zmm#XRBGhWN`={}$5AxJ!qf!~FePwmzr}3(H!qw+PR2?FeXE@jI(|A?Km46FSb%;=7
z<`0m48n5!xAx7ohJbe1hu2d^sVpMw@1HDH2Xve5Ds+Ddrs_E)ogNRN#mQEq64ta|I
zeB;M?D;+~r9ja9IGQWTFRyv2MI#j9JIETOUR=S6%-pW(4*|~4?R^19wy_Kh;zv)O_
zbu&cOAx~xaR|cB`_rm_gp_Sj88haEDDCSg(O*eZKS`{y<{L$2Sdf}krxJs4j=IMn)
ziW4i}m>Ls>!-{#8R>)?8L;(kb+b~3cGX(?_iDsY<43Y+FF}M>$gm{{O@I|7Ts1Jj*
z0URnkfFYT9wSWjlqFLxN1~~@QQsGGq$;OS+iAW@xjY0-F4sdAj3WkVrW;($|qCL@K
z1~~!L(%>Bo$;H#siC84s3%$-DzXhBT@G*w$#H-VZ?~&*k=u-wc71WM^Z5Xl}Hxd#l
zNVGR<$|UK4GZOZtB6&DdNTearKBxne^Z>OZ;Sef9;%P!cfJFPEK1`AcIHTYgDk8<J
zg@hQ1_CuF3NiR@43QnaWGTbPG$U~z2QOG2H0mlY<QIP_inL!jF(E(^Nlbi`^ZD2SR
zDa6w<h(k#9O!PXF3<exqxP*!vz^gNeACc%l^eK}J2er0v4HY?v8)Xs|NOTZt$|55H
z#}00zB8PBhCQ*$<&q5to<UCMo2X|7DBY0XSp+KU8Q6Cn`1)S0F02MikS7#C`Bsv6L
z#v+%1+R^YN75M=-$|CL~(V-}0k+Fa?240~eKjO?Rq5+8xLyK8tJg6N5?@*C4JS~fO
zhD3*>*IDHEfMX9IQ<0N+br$gkiH<;@vdA@{)*iM|kyE%)Hqna`JsUM;lPQ2R7WSnf
z6*x1SFrq}yK^@rS22eW|4xu5Hcv?1rP@*GIA2yi=I1X?O4LOHbXA@SG=(*@JHn|Pd
zI>4zk<N|IaB2Y>+2Zd}>0662I7Y(V#nIgi55*>vWv&l?QI}V1^kV|-)h!{tSo`+s%
zlVZRb50}u8D|oet_?8kqAAQOucY@mSa19N)h8u|qIwg7mYU)Ym0gfZwMne=hQ%o=^
z(b1@bCn*KBj&LUpQQ~Q0!j}@wMSVQU0>E*C2WZI8c(s@arbI79mwA#0K&=xzNke|Y
zjdF-cO7tQWdXk3#X9B!JLsU33hu~787o)|VZNa~`yzHfksn3rX_Uc#%N-fbG_wH)1
z$w{^St}*@A-R?N*-QvQn=}&t(C!}c#zq0SVT#YR*)W53uD)x<A%f($57h2W*o*7>3
zmMnE);F}GnBuj}wRvRx!VlNE(cH=ck95Fa}<1Z4OQ|MZ`sT7@4=vuicmhLHZt=yDM
z=M=hDZc3_i3cZssrE3bklQ5-o3cZssrE3aZTbR;0h2BY+(lv$NNto(7g<j>l#qU3&
z>OIk^p6HZL$@HG+R8MrOCpy&=ozguzWzTQE+5X75w(X@RI<<Y^^|r=`8cb5^gi^nD
zpwyp3YblwQ7gM6n9-4EjIPqX&am&F$L0)zinFBAbuRAMPYBMP#*T%~!e}mse`R~f*
zR+Hewp8b72`}^Lr*Z-=+CrBQU{~vq){@&5|k>u3j`pvqt-urX*U&qvscJzIaoZjvE
zLyJy)cJp7V_KrTS47zVZ#<ASbZvN}EqwifJ>cgJDD%Rr9Z2r@VoOiLsuder(U2XpB
zV&C4U5>)L4qb{}pel{kh9h|B*q<*pmu#0q5r?C0^Eq&=<Mt2giKEI<+D}&A*8r#PI
zc=O-C?dba_BK39?pz{*u2j=>Z9esaCq~2`;%*q`jeZL#<zjpL#Wzap<A$`-|30YbR
zb6vLh4Oi=F_5|v*qfaY?&Mg<D1=*s-n|?wwHwW2Ap5A0WJabFX_{i&<0)}U94VoBv
zZ&Swb%xyuFBcE>iX?W)LAlJw*fH{`Q4|0n%1^yV^f+-+Q7Z41D!9YhdFd9%|Fc(v#
z<0%5d2VpQ#PX=ZK{Hd@IQ)J*30%8`zV4;f{*chOs!ZJ*eh4)G)<{%6<x|M;A1O7C4
z2~&u0dO8t}Fg(%y3~T~W(%@}Ok%OnC6Uz{W7kZh2eGB|Yz(<&32VRj*tVS3!P&EUa
z3X~&Y3#QnG_YxB85QaC}hl$aF|47)Is*vDxApsDE4?3EOc>v`|IEbp)gQo}yh%kIn
zPbS6${-dBBRk0VZ5E3GU;fF3}VqQQw3QnOa^6_37gal#uqg$DnFYvd4Y^p+z(=!M;
z!U#b3GqIUKX#+#4ihX!W22qSKW}=swSTOLng^Q?){dh$NQHn4EQ8g0_2TEI*NL3W!
zy)uc@2qOsX!@?qgza88{RTSg&Ori>5%tA-Auz5gf2Xm>4!+1(2aUEd<qn<2`3;ajJ
zLaL$!ugD~BA&d}oF$-G)l%ru8RdEdOl||e`7@_D^78VQq$G}TeMJZ0tBI*%F7`mT@
z#RKISc$=y?j;CZ1PZ35qdYOfN5B%-nBdX#AUXevKA&dxA&BE3Ir9Et+D$4O**~AwV
z#%#0?8%qKHV_|Qa;xtarCJZTzIp}CMwgD)|!a+2}89XJMFr_deQBO9O2K*hM9Zhi-
zugE4WDU7-3Vm7u7C>`Jwn&Ld(OGH>x7#wsf8xsKkaga?@RN-_HF^a;7Lie+=OrRVG
zLurbOc#4Q{pfKj4m)V#Y_>YH+Xo|~tg@|ybFy^CbHntNe$HPRL;ws)tOiZIN7NC7R
zu{_}K2)ED_*KxX-U{Dy*=x9$&3Y3m8m!`OZr-%t33WJM!dSV5@-w77d6hGk=VqzAB
zu@GJCi5&n+Cs;;P+{An35OXMuMd(&f>=5vu058!Lw{Ut65lvw%M)!MSN2@gdEn#{1
zuvandw=_uftLw?Cp%e33k7;zN8~JU`9hlT%@vYNXd>u;Fs&$&<5{x@6zI7UlFSNtr
zD{t3GSLLnKrp^%++Xc<E8<;ux;x`v9F7~^)uC6k6PHFL!pm00G{1m?``F;Q8+({+5
z-+H;^ucNGXyK6GZtS@l;-Nf0yugLA8$+yD3a<@NCCU^IUgb(6W_l`*TAWn7jh=jkz
zscs&T@V7YC%_9;%h*RA=BH@EL)y*Rk{uZaYc|^kB;?$7t9g*-soa){Y2_M9%u8&A)
z+PLgLj!o!<P#+w>p8WYo#~*x(Q9b!{olZ&U$)ES+&wKLc|9|Dr+gHZCI(qx)iVbsK
z&zw@a*29dkc%JXoMEz5(JAZ2=&jblC1GK<w@QmdzQ)`2aZZ=PI?^ikG$hfjYKWv&l
z^V{+l719z27RQDDI>`0A1K&4%b0J{Y3}lL_+9q*rZrF;!Q@?w>AmGlIwYO(#ehxYN
z&4tncO;KaqkAL`K#h1003Z5T6{MQ$;Kdmj>Z0izQ|9iDw;D#T@Rb)6EU@xVf%@}py
z($c7Hw#K2e?pGTHV&Mf(eJfcG_S7=}hkL)acUmn!%UT?c7X4w{YjXu!yuc3KT#X+7
z!;ZdLftD;79l2TM#JwpC+Y`UF`^8|N$$9a(dXvhuWH@)aa+^%Y0k%3@<xn!0dtSLs
zKG<)vG+ws>!x9R2gwjj4!+WwMp04JpbQ`!S56h3=p<2Q1ez9KFhdWVLvpc@~g}jE0
zPgi+zCw9BotQyTdCacMd?|vb#k;dn!7ITkvyV$52%v~v~k;Heukk{;u&r*ePS85eE
zd!N(#`O_I$Di`i6S<RmK?Vl7^6NmCX8PuL8ugQ<!rAp$y`n0%w?1b#|SLH6d8`rA7
z<o1(wS)5ADO8@*-zRHc;PwqlCex|rQvE*}ChjX{fT=E(>sXkj=Xwk@E)0IPf5^%Mt
zR^gYxRy&lOR}T4?B4_9<Nn^HZE_b`!Mfy*{Q&G4xWG<4%e=nYEPP*FZoj_L`mW=qj
z@Z;tyz2rN5C-04Cs)ediC0!3(?nnA)P1)(2z*LVa$ye%7JkabOblKY|RQYjdbQD`u
z<GEL5E_-w;F17qHs${-$r%!^1+Op)Ka;IN{m)cp^B4?LI5X)69=U$bc*xi_-GUnRL
zbT6Ktsa1x1CrndQOR|*Vz6p%(6w#W4uk7U~@*2}rw%j6F_lj}yO$*)GcK5laS(|?d
zul#EGfdR{^HZAlBb-Z6-nzi+ZC6%ee4-8sXziHw0&?)yDOtZHCu%_}W?7*;PhF~EP
zibvWYqAj>|I5cE%n21P-OQ{erI9x=Oi%Um9LnbE;5s|ob6a-980U|2IrMA$J#i>R_
zM{wzA2w0p3L{x@L?V%x?V?+^E;!+0)*c=;*=n^g+4-GvzOo~W}OPwI_<ZvmX+qiTh
zH1y)6QAD-4)ENRVP60*q2$xQVhBG+T6wwP@>H@(GP6I{Mf=gYYp*P3KOr-BFod$t7
z$Hq+5+g<7g4ShIFGm)9Q)ExpJ4%bXH$Xz-e8v1h5%tV;GlmUS+r@%~P=PqSILqATn
znaI&y>Is1#r@>4##a%iB8v1jL%tg4n)CU58j*Yp9?Jo6$h5;O=xyavL8UR56hifhh
zb(aQ0!<n2ka}mc~ItzlCoC0&vB6n#BGz{can~UPyrC|^RavID<iSE(}Xc)vX>M!EC
zOXolk#Iflw+Tt#q3k_#+nEgdUcWD#^vpC%TqFi_Bd}tWVN$W2n-KEhG1ak`diwfPP
z3!z~Mr@FuBh`V$#1R<P;{-QE>X$&+B<rrCrD&3{aAPD8yScopUOP52#Fb>l~q;!|A
zfFO*+wGiEQm#&0{;hZ!JQLVdlH3Z?D0t?Y2cWDANjNnvTh+eo$lOTxTG+2mQ+@;CT
za5l$ifJom%x(<Tb9Gd~6-X7BR&~OfiIY4CQAx(u~4u?BHG{{4`5gJBv(guhy4=I2k
zl2b51WalB>3=QXUst1T1J)~P9n9FGxAe!PK-3|>o93x8+?jeN`a5y%WBDRM#9U4Y)
zn3f`c4`~JjQ5>$NDAYrm1r6tM(kw+B52*-(d7J`E(IO9N4m6z4skRiwc}RCaFrU+4
zDN6K^?t+F3I7U_?o`+Nd!2*trm1v8HbPqI)<}j^9LJ#R)2%<S$D^ae8G#?srIcZiR
z(nBhTfXgYc5*2z#_d&yjoN6o45fABp2o`c0tVCrV(jsWMh+{NRROulthF}rLW}xVj
zhx9NsT+Cq(6e&GE!nVivw|;YBM?~u$-`1fs_>&)%w<Y)EA73?<@fUu?_qCq$@rEgh
zYj0mKDEsDuX#XV*%M~mw+7PB;xmzcg_r9!sRQi{mbHebHz(*$!q&%sUC)wAmvy~Ku
z1@uX>-~3v<e@jt_d&IG{lkxViRm)G`yt8TZwO8YAzG_gO419blOEYnW`I~U_r%oZ3
z9kZ60C#l2#DtVYvbi(we<VnDRCoknmMVHsH=6AF-N-FBI<@0N=zP)-ZF+TEczD4c2
z^&w_W0jG1eZx5_{{p0>W76zWac_5|euI-DL4~>#qw;FieO$z(!u0o!~dVI>F;|46>
zWTtg>r~9rQ6aJa7hI@DU%HRIHc60x?uEt4MySxG4KN5ES88Wpb=GNfXQ(lzptCqx+
zZYsJ}{rbm%7c2JtvG7$&k&8v5daI0gvM%&)wLHo8@u{D#-8}H4L6WU|;^mp=Ztl<P
zc%F`HCYAoSFs3r<kC3XD`**62HS`@cb=ch^qoMrdGMlS67eyu3*u2qnElD_ibEomi
z#~#9~^t;>xPvj2+qbBkV?<Up;ras>n3!5^2t$y8K9C0h)#c0R!XK$a-do2aIlgn*(
zeZM9k{!3Bpr1EF`Dw+aHFSJxIj!HDXT=dB1jb=sD+gEAnnt&@iA~I&Ul-nF%$9B$*
zXbR9Q59O?>J38)U>Vv>|^CZoRmX4dnCzabgyi!!1zcV7E<~u2JrKqJqvwY0B^4Ji|
zyY%O_$J07iw1xgvG7-&<$XNa`FvIU^k<F4}eufVN*91%|*ZgIRDDC2v(oDSF6i}yp
zzAtUy1^<esj0p29MK<ma0+-nS9<pFfRN(bv*IKG~8J}$Q;62~ReB4s-?B|vSm$qKT
z)e(C#5AXSMqvn?vSY0XF7FgG$d1$2;wGqP}Y}dSx)ZzCchRqASe)Hu0Kf}*w$Mo5E
z=c~hyyf)gOi#I<xAZzpN{#G+fEgZ8OgH9bu_~OQXRGM^_+xJ08x_ss7!XIwjvn>is
zEh@`Evr}n)kH6|8b?HA=9eyfq-=^q@r#9a_-|wJ2K6_?O{a;Z(@Bi^s)-A5-CHmZv
zuTs9gF=R+~y#4GS11gV9%oDC}`uS3Q*jW49^%YMHUkBWKrLVcsIsL`X9l!c<Q04ny
zeZn+j(4}Kvv!A4_uJ^K7^W~``qw+77mf7?>d~I#jiQT8;&ZE*A<Lo8o4(hExTsob&
zQ2b&{cHrZ<dq*^Hocz}F`<{(8_DsKRY{gz_7pXe2wtlARjT86lW@#SJo;@p1m&NBB
zPjA+|4l391jE%Dv#MOphoBiWl(;JV!VjoM(ZuAhk%zL@t`Feup5&ic2xZK~{gI2T*
zsc>$48t$C^_^b7<_g5U-;HRGu=l$kH#i*39ub9b)$MmY+HMD%ugpI3`f|6V6Xw6S<
zy;+je`Xqj3d$x1piDW^`sFwZx{ycuX=9sGHP1~`oIoHn2E1&x4kVV^y<*$$4x;@{%
zE$Y?iJ5Pq(uQ_(}>e~FxRcp$BeKleG_CK%Y3~g_@@$%=^GdJB<wcc&MyqM-wedlcQ
zkV6+&{(9ame)q4B#y|eE=EoPyavg)y9WC=O&Usd}r174;YkA9^?Ew#mUJXC6bN-X2
z*EPRY{C+-SNaL@~XMVfaob>w8th<YzxVoM!16P~Xo)epePJy(XtfpVGYSuJAeB5^M
z<mL&lHePOf`Ml}O(45ve&7l10^2X|0IZyV#+I8%f@!iEs4%b|1gROtYwzqD-^!)tB
znlsO*-)b*!U9s{)+jp(6f4VVkVsm~(0Bi5Q!wnac*SuMJ{MW%PF|9Afw@#N&O<WZ;
ze_OhGSI&sWe%o)E?wb1T#i<!fjy0b@GdARx_BYK%S0}rKO(u^wH9q*OZgtah`{b5;
zSJt#1QO|Bq%*%PSd|2zD(xIFuQ<^!qVh&GiODt+{x^ZSn@-IclHa@z1d%tU|v^l3K
zOFid#tmeu1^Vgg9{dY}Rx$^qsS9cF5Pd(oJ>Ui@b)y?ysE>mi@7vc6_KRwe}KVtmV
z@R+tgGiDs$sHV)Tub-D#4qiTNetB<RLPE|LHA8ns{PvRVI;P)}B?8y*@>5AIQ7f0<
zNW3$wx$w=e=WlJiyRv0XQ{C_7<w1=XV~)4RTumOP`Cs6?S>G5m;Oo8LJk!$~bK)C4
zZ`K#R%=FCk3=9nPlGYw#r-~iLkM;EQuJqE=GuC|9{)&i=TD07LOvk^S7dju251jUe
zp5DGM_4FuOt43%>IWcp+V`G*sx1YOWd0fomF{>6Y>fE4cV3@vIvoJ|B-9)Q_TyrlU
z8q8U`w5!#vKbN+~YF5^1=9+4)R%&kO!|J&)u~A(uzd6KUN4sX(7hmh?S!pd#{Yp=7
z)gt?Mk9=iJ?83;Hn1vlJx_lO@Q*KkI^wHBZkI~aSsULq`(sb7JS-xOSY!t^YE;f3}
z{N-KUNhRNZ$6C!Tk2BQM8}M-hJ*K9irbEX)EME{66}Mc|O!IA0S6x<*UO%1DTTc&0
zbnarJY1&1XiCuNsyuRXg$Ls0v$-V5ty6ocARhQkfFI_&^Pfu@Ac;|cJkL<FGV^>{5
zhJ{YQqq&z>&AU?jdD$?j%P!-)>SB^0c=lBDN;r(_+@)YjmtDqn)x~VcbhlVdmw2>u
zmwRqqc5&#ci_o<q*IU!&L7bkR<}LHlmx%ec%ksF@i=w)GlQf(P6F<<r)3<6~7|k>L
z(HG|P;RgPGqjvtFIn;e^9HRNCY%%EkNuBPmrx)TDvm`ERNnC{g>ZMW3!@9chkN<vX
kzZAa*eE97jzeOj!>++T6!FGH)P4&3?dV0edntRauKP7yb=>Px#

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/HYPER_V2_reference.xlsx b/sw/pulp-sdk/archi/doc/HYPER_V2_reference.xlsx
new file mode 120000
index 0000000..5aef280
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/HYPER_V2_reference.xlsx
@@ -0,0 +1 @@
+../../../rtl/vega/fe/ips/udma/udma_hyperbus_octospi/docs/HYPERBUS_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/PULPISSIMO_APB_SOC_CTRL_reference.xlsx b/sw/pulp-sdk/archi/doc/PULPISSIMO_APB_SOC_CTRL_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..b67b776492c49d08da86da3c6ccb9633a39695d4
GIT binary patch
literal 10067
zcmbVycR-Wb(syW~NfQhp0s$#flZYU_iU<a20zq1cbVKhTMT&&3h!jCks*04*A#_3q
zQ3HYkf^?)w@9@Fid*5|^clX=-PX5R*^URqfGv~}Xb7r(}l8`b1C@3fZakj3v06)?B
z6YPzKn7dk`-5_30uJ=$*PWME;9nhkuoVxfv`xfY#@D+cmto;cdw!6`ibqPvE#@m24
zor(8&iTJHNCxy5ekuY7)OERpTTig4J_McYPv&|lRM>i?zC%k}G4aHbMf7JR_)r5H9
z>^WRY;xmdl8S@YLi-{od%jMRyE)^#DP_D6!$JRpC*-HEiTb_!hNz(<nyd+;P=6>-6
z+79c#@C*+Pv}mvAWOvN;OM!JnQ1rScKN9=!F$guDFM64LV}55Ze%0ym)*{37;CSBC
zY5BPCX+4_?-Tkwcj-t{mPLw$Qm$g>iyTZd`m-DZ4E}88UY2PHLaGoxn|8nyGONapg
z?Z31T)4wd_W^3VUWvS=xYUgO<c50xfx4Rviq4c%eLc(KFdZBNqc$E@@72kj}%j8lm
zNfJ>qn~wAw3kx6Hb9Bo`4w65o_z%s`*|NC=1-0SeUpLMQG(N4r?3mO!+q<}Ti;8DS
zaMYVTMV6>bC*Ub}Jmz+I$_Qh*N>1@e$iUFLNR_wVK2p5ZVMqW?GDo!yuw)z1iZ`|@
zchOC#cT4CDV46?!SwOD&Lm&A>@@e&PtDrqt%kMIUIs;OQENmWuF*y~F1iSP$BaXsh
zaX@hKi^(^U_be?kdStYY2UlnMFSG9>CR~iJ3o*xUFxw5Ux+0hq&Q$b}^w-?GQ9GAA
zdAayZZjPk2@IjB?9p4GE4DWkQ4Ag!NcO24l<Al+!X=l9eDn3gdFe}w=b+5ZLQycXC
zX$ri#`MICqeUUq+5e{e)<(B-nTsmyFZ=yIzW!%4gC~mi5XAW%BYt<4uKCwPI1yAC)
zCvYMFV2$+eyutD>Z=B9lH(M(!cQ?pyZ<kL!QfH{?G%QJ9w^Bs!ZtgF&riR4XKCkKI
zE{KvICHBkW?c!E`EU5ljGr&JQo9AYQ_F|I*Es@lP-c%p4%=B5O0H%H^Bp0O(_0<jH
z!6xBv0v7vW`<r%$+x;Hd%EGD%VztiZ#qMLm$Im#cy%VL{x*h=Fq9Z1+*FJ4q#ZMBe
z$0a2<skf;<U_!TkP0DG!Bu;m(KQ0)#$c%vwUavZL%n$6l96v6Tew)m?3&@bnO*Y@1
zmhjQ^9Zj>%H_K2#Vfi(tkMHQ8vb@tMYd3ydpEzS8x7vrajXj(mDdIGHr$<cj?3~&-
z`ddAX6K5s@#}XGvDc|+(%VQ~pLaq;y+@JAcZFIreaiJE)f;t0jkb|m;4URd$437NR
zqRBV}ynjLWK0d`>MX+ob70DPz;ONQKWzw#Iw8j!7lq1D%>*TlrWJS;K6X}{&!5MFI
z@j=AfsPx`Ydpy6kFAr$kY4b3Xf>cmuDiW?NqZLx}`l6q`Q`=}3YN0xF8$gm{W7WP}
zDlz}+fn&UYGQpTz&d`IlFr?A9(L+?ntB5mfYRZf7D3F^xb~tf<Xw-v{R?f;X=c!2s
z4U7{nq8D02R+&FoZPQ)v6iJHP2@=>@2=$YA@e%ZG8=UAiuKDcvnNp<2XFFY8_0}jS
z9(^A|SX#D#bx1L=R8axmN@h{vx|xXsWM6PdzO)sLof)rrq(j3>qZn)bb@8fVtbNA^
zfF+9`G~6(}_BEH&L$Hd|<vMvw6O}fVx(hy&b9;{_&%4T!vij(F`**0*NU?HzPJ}hQ
zOd_0jl?JfJ)pbtoJt{r#DzOod|BCkX?|@>SQBsANYZf>`xZPw%xxy0Nn&M)iNf@$9
zFM}wX!j{MNw0&o>UmL18H9eVmm8Z|&3cQ)k>gA0Hd`8!ODS4m#xy90&V<Yb(?k&(H
zv%Y&Yr~B2)>e0uG%YJVma(w=AbR-dJO(VuhF6~yIw!Mov9?UbA<t%A#wEGgmV~(MP
zW31h}^tlo_I!?D}T`4SQ)#aD8KF*I2pD*<Hr~((I30yM-Q)1_8ZC~6wr!Go&Ux-wJ
z8_N%X$23yas*6;A7r$|~lsMSaM5(h^^lFXf$^<kG=(0a6%{ptp)8W)=qaQpYfE|iA
zL^muLn6efmFmOFJ(8+j%vf-{ac=c&e72#yeFexp)cs)5<H^5R$%9`!f1z&CoCdabX
zW|3-bVg_x5Ol16QrSM@Q<AA+6|G8He#Tefk3z^wI7Ae=ZMCS9DW!Mb%Xbgwo;u{b1
zgzP#LjLw>!9fhy=VtEQ_%x`IwoH>tAAd;N!PrhomcjSD&X*w<MwSFH|>$$kF!?k;k
zgQn1-3I(%7h2LU%4pqAK4#`Pyp!q*U57=+fW5md9Vu+}9b^AV5<TgvlV0ww1$9rPp
z2+c)^z?TjOdnmVZMczI^?Q9e*Fh@vT(}u%(+_gYxJ})<~Yjy-Tc6{Fm^flPFl)`Yk
zb?vhcmi{eA%Pwkjsa|q!IIuwkB(aJX&k$+RcQ!xZKu0zx94sx%MIQ~xk}H|qpe_C~
z!kjVbeQ5l;%;!F>nRRNZGyB_kt@P$OD-gd^mQzlzG?n%GVz^miPS@_P$GlYq;#{TL
zj>w)?EQ7q92nUJS{rmou2CG|Oo#M3C&UvSF<^|2wZ=%L88PBDIx+O8S&gp4e1aviJ
zeBY;1rw5$)5RWaN5jvU9#-quPEv9zcEp%S%swK+4hEzH~+|6(AUiFF5kmgUlY(lz{
znl%{K>$c;_Z?jjE=CDQH1HAVEwJd6&bosnm5w6K>$1$|q*Ht0jIPjq93Z}V5v2156
zEiH>pwl!R(t+Xhh_zcG+GT^{%Y0x`Gcp@-x_q-?_c`~_H>7Z3wx^jsL%ToJTyjVS?
z@FN=zPRm+I;EhIB!y#n|Z}_Zq=V}ooDvZ-&XF}m!Vy8n*owV<8SHPYnwC?%xqTkN5
z(S)f7(pns^HjH-9KMc%Pnb+wP!{}@85X>RWF4EdN^?pY3a?dreP`_wqr_Psz*_C@N
z?cZ+h`D~fA379b*Q5dAaJ@4w4dPw+qWgjxgi~g8A+`3Pd8n~RWPU}`Xv-<e_)4;&&
zr7T@(S<d#N?Y@}jazmX@s_trVMEX98=dXO}nt0H(|5*0S{$uvQDi6<)N@Pk;U!p9>
z&E(3fRU38@;W)helS7#S(|4azH+Da>Z>)MeF&Vdo#bs=3b*!W0=?tp7t?$+M9Q72N
zf$|p{Qg{6JLV1e5R)$yCO6{-l){!4?#t(b#3K@6`8Mqo8xEj<SWPlFl#myECYCDXu
zCi1xI!-b^U5fPu1(y4*ZOOUFLh0#dE<A$i(&mulgN-d`k7QfFFnXh?PPAwg;2sSJx
z9>iBpwSMk}RCTTG9%)VcyvrOMv|%1>Kz?X3Y-;yXnl>C8SvwkjVbW=|QFGtmh_|xR
zwcLDb!e;Q!mw-uY^OhOmbh#1LZ+=`|(26LhhBUf`oUt|Lr=<`>$tO!283&q=o^uq!
zsyE#0HXyZ{TV#m`&U*?soakn~aw<2@c!|A9(>aoD8ISIoW#zLmxu0&~(l$NIDq&;d
zpRO|*z0fE2J<Vm^=V1$LWroca$;s|n*4{K3PglLsGy#6Ef#F+Hed!<FUwBBrmuH_#
zqjlFJ_st_YnpZq_M><PGW!YJt(?)BN^W~8c2t<?@^`lu>U@(*gzU>ChMUQAn7CU5i
z1OxL$B+~`58%nw_n1spTN_yi=vSivyx54M&`Ot#qGAe@Le-HYDUK8n&<O1O|$>*Ws
zNc+Zr$Y9LngKH)~gNj?&H}{9Wrqugq43XqJ&~l`GQ-APlGCk^C5d0r9EbLqQAHJs1
zW6PC*J0yRBmj5G08IW)ueh*sE^xuO8XhBOEEkPRoUxWS!uSxXCb7|r1$<j~{<oCvZ
z#vlOUY*2^BGNS(jXfC59@WE4|4*xCCW6l+Yn<m#lJuJRA_lLcv{)Y^?WMAke@_SQ%
z$ZK*vx?B$UKVvvFm5~uZaAWA7fK@}-pRxaEL`xYBK>|Jub@(&TJ66>6m(Q0P%SZ^c
za2e=dfj~Q|zk1$WMokcf<Dg4_2@W(R|NMDV899Li?gw4^8vy$X_}?;moVoIF|KvUB
zrp5P`{_xjyf65RO`t|vi#g}k9&RqZG{~yRu;`yV@JRp}OnHDJ>^bY{C=FA_2Eu=%|
z>2p<*Y5xgeW&KH*BKKl)EK)jn{vU!FMT`FkTSz~gXUV;r9Q#i}@;9@836thBCf`Cz
zKbZe7fCY-}bd-g3*gR9N-hT;LTlzY`iD5FH;QJybW-V9Uns=n^4$>q8ZgD8^KgxL0
z(HAi_Yq{p8yeswkAPo_4OH_eBIpaxBU&PF;<+@w*uGIWNns>l0c?JF#eWCR%ADG4V
zP&drs^HDH=SRMqp*_vI?GQeEAheDXc7ouGJVMP$&Rx7@q<ukL`KFZb{z7&P^hgCv=
z+pSaeEThb&`zUX7_)65OKdb=)+-W6kVEM)@c7Vc|!&jqV0kC!maJQAGfn}Px^Z=D?
z4quOQ34rxMfP1ai8d&C;#ST%g%;B3+*Z|ld1i0U7*}$^ITzZJAGKX(Rtp>oxAi#sx
z&<2)OX0anwhdF%r<n#%fg#Zs*vm018nM;pQL+0@PD3?Ik3Iur6if>@qWfnU|&6&dw
zqp*RnZ3ytVb*h2okh%02wPOxHj#>?b9Ya6>JTM4BL@xtCQ7WQ|Fya6#IT%EQ=L<rR
z(c=IpRz)-k#sh$*1A~b1*Mkt0^fE*!0Yx+!rW}A}27^fO)<FmwdK?i-N)b(t*#uxY
z!5~un!yp6$y$mr*T@g)*5hud(gF$5Y+#tj`dK@vzND)nq@gTxNz#t&LEeOF%FGGT|
zQ$*8X%89U7!60({Ob~*d9!G-mQAE>WHi@tbU=Rf!_yEC0FGGroP((9e#EG$LU=Ssq
z?*W3B9!H8wQA9IhJczMcU=S7l`U8Xjy$l)ZwIcc)rkogS2nJE(tsfvn=y7DIYDF|N
zW|J6e4hEgUKYW0I(aQi)or-8yj5rC_1`MLX=RQD))8l}s&x&X^j0XwU2@Imew>>~e
z(aVsd<`vQGm~s-V7Z^l`pLu|gqsNh>b`{Z_m`xIFAQ(iC2L>aQ=w&ESluBqWj5sMa
z91LQ>^93VR>2VY&RweXBj0Y(;4h%YrzaETGr<b8b2`Hg?G3BJ#Bru2(Zyk)#q{mUB
zq?FM7m`ze_1{lPIe;AC=p_idTsVkucFyds`JTT}SJ~tSlPmiNQ87ZNKFdk&sA}|Pq
zZwp2k(aTVy?3B<Vm~t{~B^bnvp9w~o(&MO6K1yf^W|Iut00yz(fguPBdYLn*2qiQO
zBM!v2gF&ntuRFCPo3~pW^`2%dO6b?i3LOumYU-D)U*cTxbuZCNcq}$;nSW{ByUQMz
z(%-4`HZ3d7k^iaKw7bIVG=V%ejcK^lsE(jb*L<Sxus~9~p8QtAm&m8FTU4q1#~kkx
zqjo*-5vBqf3QLw?S_*<aiQPZyYSIdhB+<{SXfut{mbZ4rF=HV}{hkU6@hoSDhbx>P
z=U<#twU{DH)vTcV-X4(o&i?RxMyyk11w3PFXJ4AtOjN?fRatA;L93fiE`MgnKYuX8
z{cT`XXE*NSx6;G68a2B^-!@I>*9VZub?3@hP<~b2*RSET$i!t$oRkT^GHyv<OYHzG
zk6r>@kK+6$m@X27JV*ZF!*ypTB_;^Ru96+j`0drGdXf0Bq|bbBXKk+H9E`k*CY_(x
z)d+$rhC`Rf<ZS$KxhsWT)5GieEefs8dMs_boKI<G`s)j+7mOz6AOYy@m0@%xvRC4^
z|D9{8lB4$Jn|o{GGP*9f)Fnq5+}iSz#nlfeE;+PJ*E`#ES(3w9<iM>$Ssz5Es_VDU
zbtfrN%cWTBD9P&N>BUvLf|;yY)%!!>N@$$5n(+sDV0R8feYVW1<Hu1;!_J`vzGAID
z$Kx0`D0DDte?rxlcR%$Qw#HJ(th5y_P|Z4=YHPEd4>gyS<5kR;G#;N!+iF?b9r4}Y
z;r6Sdo?Ty}#dYd=Y)Jc5%T0Lh{MhrxPAyr4PlgBnmSLNeVK5iy003U2zss;s1Wxah
zf4)gB*Ee?h0%ZyqE9$7Vc}99igW)Ag@eWT7H}baMo3x$m)$c=(9YjaVj_VoS?D7rt
z#3RTtadGSZW2@EKZq)*zmBbEJ@eGt&#1jwT=O)*<xW{H)3RGq9zP7x5iITyGSVa_<
zA$>20lQD-w?!Ngm%+#kuhq0@6v}EG^Z%8B3;q$?Fu55-lY0xC3TxbL}7m+IwAeWLX
zquzhwY|=Jr(_?w%ZWL5zOivSh=eCop+4+x4mL`oTwnu8+YiuIgo*9t|JEI|s5nE@U
z$%}TgXsPjJH3NXp@;4pU7<Ho<bht3>ufl$COOA5-ki8U6zjl7)tpw=8r<u>@DYUD1
z?2c}#-)t2g(7<32btBl9+TDb0+0yTsGgn~yy}j&7@PdoM0=~XjGu$-0jYK=C1X}^&
z@T>Tb@R94;=gj&eZ0s%<hzfGs5Y;ETIJ~{+a*64p5z(4H2sqV%>6k_zZ)D@%f3TFU
zJs)Si?pGTqochK&EfB9Amd_g1ZZPuW+6&*&nYs5D4T|26fk!v^R)_|UiTa%{Z+~I2
zG$GC}IsCF#lH+b9Z7DSy-Benw$1p~BU2me`Y|lL^^lLh+4~Li8+cIR1sNWx3vW#-1
zB0bR$S5dM!j@I>ygq}e7L$zGQNbGD~epU(6;%@kvJpC)%`la{NdIC+~OLFU`8I1(D
zdCukM;45hI<v%?dz4Q<%w^;N17<|`;P7x6q<A0V^2~kdiUK~PfkHnb2bUw5urB1gU
zqBXr57*W|T%iYkIx@p}o@OJQfU9k>z%QvH?dy^Y)L3EQWd76Rm8!*S?!k(`j4mK<I
zVg`0BQj{h9ntiGwI-H*b&q-;@a||EJ*c}DLdL9#>-Y~as6qkgZ-1TPz|854KTp*p!
zU^jOkwAF7H{Y!Ur;=V}I2Q-*lOxJ0G(O~`;_5|I{oHvEW^Vxcwa8$5<d+Y^*a^RuQ
z1ikX7Tw%FQ+netNJELb)`!d@3nq>SdL|FFVma1eKJ|TGz!YQ;=ulvZa%a1_P;j*^{
zdc=B2`Nf>n1Xn&E#M$L|M%S7%W<I(;KG0(<q<=KOuV2GQR+t_c@4RG0X@tyivRXFG
z;gQS-zd{~CDYzRN6a3Z%#+ag%^)H=cE4&i(DYR!^GdJc#hYC=XAtiV1nKL(R{b0A>
z2{1!=I!>M@)5kJH_%5^;odRT4T)z$FdfbyF=7gpAPSSIM8Gq#_H0!2%Q&lsWmCRj^
zPfhoPg+?7h3~jDT`KI_j>f;qR!38xv4THp}bkY!wQ4aL1a=tRiK#pI!yVMw#4(rL|
zHHf@X|NiQ$>iV&#z8lq|Y9xA<`_~stCPtCoUIB`{EWJUh>Fzi=j&_S=K+oC`jB;FW
z(hE9_-c;Xq6|l_ZH?DjiLuth{8+>=`WtxvrkKjakZqfwx7~8DgbpwsO$5+f-j3Uks
zQRG~E3E6@v;=z^7(*7DOesp5nEBf6Q6g(CA;bJj^SACTL%e^^D_Kwa*C8NrK8>X<f
zADND>mcH+7-%)?Ow{we1RaYM(Tka#@y8qBtgy-<h%a<l=)|oBRIkr@M1amrp68%8R
zFq+7j4b_P?Gd5!efxhqfFNOuY(;3UH!4-}odY?Zk!m~4ORPa~lrqC{xZB*u`>ozIn
zHRVW)%kC?C^qS^uS^Zdl#QL>Evcp8S($VriFHtTrs-pQ+*DF<m5?T2uv06TfRq@Bw
za@iT)H@0yQ>6!Ap^)|8kjW8RW?<IS$sd~3Zfy5RKDiz;aYoxkX%h0bS=y%!jw{98^
z&%GG_5v}ffq<k=G-)mWusk{F&zNrXd+LUmqNTa~~MPtCa`sbqJV+W1B-buCD*}*Ke
z$Dbm{^EOhpL0ggtwbJQ_msNe-k{ks`<Cxn%bq<89U(*?v>l$CC;JeRrW{-boNLf`)
z`@_W-61r#8m+xe+GJKp{y`fgir)E33{^2VFCF5JN$he^8cjUh11EAZLe#%n5<sz&z
z2+C>|ZRF_6hGTGe7IrL1O19mg_b5tU#otjq@k-@obH1&^xAn8dHtX*vBPoe@O8pvV
zyCzZNkwmyrF_$fV3cg!f?-$!P<icq#7<2f+-!Ct1$f*N3Wu6J~eG0G3!{&liMO7Jv
z7I<9dL8?mQ%5E+p6owof8<GX1SxbeF2p-5jw;E*=IS<3k{5;2krn`eQv62;W6+&^V
zpVzDG+jr0$uLS&}(<vh4=%&1Sk(K<hrW~(S{bH^^R(Vb#zqRVp8xM`XdveTMJk$Js
z`oZV9ttu7(c@qDb1@XGdfc<@sQH2Ao)&uj?(4zaJSsi>*xJu^wyU;>?5?cOMY5lFb
zS`goK>!iB+aK$fDa9ey-k>X`84t@j2b%mpm$C0f(A`2g~wsnp1?3tL7mROg7z#~-7
zSGc3_S18|2vj}~o2;w@vyZ(9j?jsi;h(vE@KpTUkny!<Iplh6##zxOKrLJs0_eUC3
zbL*NnKM>8{U9<$qDTce6>U&*2vc$}U8ZAbjb+IwX910|@4b^nGC+?`udBIm+Y{HQH
z372Pw20ZJ2o@DJ=8mos?K3}c;tGmZm5@=b^KyPR=Byr6wcYp|$v0R4<-Sf%Gj5XCW
zuFj|pU~lc&P^gW&pXNpX8}Q|fbL?W~8c}!B54vX<Pt6qe?8>v{6C=F)+lnjWiG-!o
zU2Rt<XE(@Q4>xxwhtmuCa)PE)FqDP-$G$w-JiD>>?K4QGD>944_#{8W$SWZgcKK{Z
zTcd^#=RQ~xh6zarflE&$o&|n->XxY?)^vBAhTi!SKex>ReaNWi(ya$sG&53#q<Jvg
zSHSft0bhM(T`QJ>Sj};1U=GX`_>zye0Lw9C<!DIt(jL92&HmyN)pc9G4s7m-BIipO
zkD9}^rLLP7=GLtF*9SXH9&Ne%HaKMW-pq9Ko@6Sw@Htao0`4sVkQFvi=?$uU{YVr3
z4X>&fdXSS**wXr)O|oQkktBTb%h&r{)Ab8aVq{Z{cooWYBCc}0;8JF&y`@^rd~8SO
zH*Dst(y0R@xJ$C}vfD-BT(Z*rDq{4`O|D3bz!cuss*HucdbjB0b5(NgThgbI&Vr8O
zmvq<L<!ZR9GGE8|LM5w%cny|P>z0}puHFpzt;#A@_L@!Uq{^CqQY-oEnm5BAJmBPN
zb!vZqT~n=QD3kxTp|C%v0}-VJ^sKn7I;t7dR{6#By2rw^t+maSC1C0+e5GHXl-zdy
zlg}@OGub7Jgv5Aj+i#Fw*H4kyO?dm!N0#rgn%!li+rZo@iu9iN)QA#gecE(WtEQJg
zPO^)WVI_JcN@c;iMH1Q?W7JfP9Ujvf5nLWp<+}b|7i=@I3?f8Ud^#V$Kr5bKlrpw{
zQ(9(hcm<e}sjWx}l$(~j)lg1RxM9e7r6;VU-@D9N|4aPyy>Sozk(KSb!xxVq9!dF|
z%8I1w+;#Y_F97bG8o_AO@+gDINL&O5FGE7Y+ud))%THz{msa)Z1_%uy&g=|_9{HNH
zrB8J6E^rHXA#dkP7lSOvpAtYVB2OM35QWx0;v0L|%8#5FD0%Fz?f+5P*CceZNZfL}
zecXlYo{Ui6&~esiE1G`Yr7Jv`M)i0ZRrcw{>qTVVf<p2SE~hR}#nH;K`oN%Og0|^d
zR6nAT(y>KBL2UQ8L(6jo!7SGkhfV+OlA-_EVHVELr~Z2WsQ09KgFf`6dE=sMc@AGI
zOv%7jK#uH7h_SC&WZA9T8{y@&?}iN>xH_vV*{ydyZFW38D<qqe;Xg#Gi&z92^Iya$
zlugz739#w%B$(Y~lP#M%6M=4J4`fpbWuVFCX1s6T$pCY_r1_oVR<7W%yo?IVbG&dn
z2~7)<NtRq(>c@?w=m92c(juj#Rbrk%d@toO^?=ghL6UrpTaRp$jPnN#(x!QjMPiL%
zR`N_UNa~`=mB8o^=XqgC+@977%?m5%?ijwkW0>FiZpUs}A+@H6Gcq+yK5vIOECJRI
z(t3ieF>&#Yn%ubad<S?MUQjv9gQwvo@Wft!J-JWAi?NE6qq~*kNuA5b*~-oI)Lg9z
zT3XGD^sOuRBdv>aO~;YZcHK?*tayw~=`yXm%C?p#DAZ{M%@A{*i-uGywPOA2N}c-`
z*AkdR#lxU4pCe-;xw;!Q^2$taFZy_9j1{ZPU9vHzOaAb-HBub5XZ%h_0!a#b7m~y8
z#vF}tX9bN=S2IzMPk#IH?554dq2%_drtfQyot1<-a=G#37B5iu32R9Jk+rMLiAC>3
zs9l9WvL}u%Z3rm0hHe)ma_gGZS9~XzJqGYwT@8uZ@>V5@KBjEDPO7a1)3$++1l+iq
zagVaA^C_451Nk8BA;2~JAHDlGVsF<GxK?6UQ%djeZTG<T+Ar+uOD+h#EQKl$-}Pgt
z6iM^vk|wB3je0ppjOJko<Fc;R&2v4SnqCss{8|(`oQ1n&UPOCY+g49%AdlZ_EmN`S
z3Tiie4vF^)?A~KP^#OUQ{*lUw{Y}VDeLzIa1o*x2=;wx;)5fDe(#fIwFWQiP)$?<!
z$Z31d@5Fub&8LU=Uz>G))$nt<__U?ucPc(vXa7!M|5t;_uUdXiiT|i&`6R{o6D_|L
znt#>ub6RqmKL1YIp#RbGpSG-D2mgHVIL%ysr?ag8GR6PoF~1J|c{4senfy);?0-0?
z{5tUGJ>+yT{Z0uSf4X!3s^I6CcDmL4P9X5l3jV$E{5t&SWqum?ey4V>pN9WC4E{R$
i=L!19U%$@%r-4EHCfSKM0RZZgSKG<#@ZvfB^#1_j#i`){

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/RTC_UNIT_reference.xlsx b/sw/pulp-sdk/archi/doc/RTC_UNIT_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..a7fcc8a5f7a971a057d1d4b8bd7ab803e139f0ca
GIT binary patch
literal 14802
zcmbum2Uru^_Wuop-Vy{M2uM)@>D@>RMMWthBBE3Y0;2TZktPw)k)og=C}2>j0ff*6
z0w`6<p?7K0dnh5vAJ4t_=snkSexCQ;JkQMR@2tHuv-ZxO51F+t>4B&@DCp_wDa8FB
z8&LdEm=2DuJ?xx3rKP@Y^AqYXHp(#HTM3L2+g2RWpnr*~(m!7%sBrZCaTlI<_p`7O
z>-aP5hnOD}H$HR^2_+$3jq1BdjLHb>S=~3eexIsF*fux^+eUKtmsaY?3~6SA>0EZz
z7V`iMbvN55G+VO+y&mZ@e%&z8`%F1&yLgjAO(WXF(!^JebQ3ufd3`bNkh{ax%>Gd7
z>PQ3UJBltB_;~}=<-eE;B?|g{(ACch%7IlMVzIl&=s#)~T+ueRlEli*EOXv~Em?48
z`2#1e{GlK*sckMLg}t(3#={M<N!w9<C{o73E70Ir@Ok~^jKh5L*1EA~>HBRn?3eWD
z=%bz~JX=0+LMIgk#ihS=6Z?V1O;_7X9<FYl(zf27Uarnke$Gzsa0ag7GEllzf;!C{
zpZTRL%r`g`R2GY{$$_RZ3K3<FxjfhLBc}Jhe!htt!X@vAE+r~G3+;XEnW-yZZ#&Kc
zaT660a@dDNjQA{F49jAfIbA@VBYW#L?Z(u}028gtcF>-O2II=KuVg)FUkabdM<4CC
zb1`LndE06665k6^#&frXKcG>=8vHM1kLx&}S!&he{km>1veEa!;t}2}pw2nFLod_Q
zZ<6DkjX!g3u|P*L1x-O6qj8`1Xg5pr1oo_P<o>ISg2twK9$4|nA}D%ta5PA8x^^M)
zf$G!iC*Y+<_fH*tA*jVxeerA&7ugXUIArCf{n1Dk=LO?A!RHuT<(`!uSoXm9@Z^fJ
zq%8bXwf0!#>&``2|5LE96Un{9AM-yHy#$|YQL7ZhWWIS2AOowod*bR+YRyvp!YRFw
z1CP_upDumFqe)3Ykqi2}5rF(S0yb`L-`xNFQOCh-g+#8Xp1ryC490Lm?C~UHB+MjS
zTVq(r*46A7`Qzx7r6F65+krD>S=WQB<efZAQ7{et!K!ox69Y!KZt*1_HGiJ;w!<e6
zG3G?Bu?BdApHbSsS96YEAoJdpo8fwD1IO+uzPhknA9KZS$j)K?Gh@5l^6Ly?$%&6`
z1L4|(z1}(#$Z?L>a%o{x07iX0^kr*X2DzKy#`v^lfI<lx_MW>YE<(qK);Y|#yp6D!
zrWi<Hf9s@7azpu^d_&vH;Q&)b6VrFG`92%&``5f}%Owgpo72899q&e!ZGCa?J@;5L
zs}FWgx@XPxo3EZ}mnDCjt)U10`s>-s_M@+CT|Ml+IV<?GrD1~%NAR|(L@>W)`T3%-
z_}3E`4zZt8sO?#ndu!fT%0){abt$^98&tKOhV!gbe$M|^u0O*2ZLfU8IW`83Hf7Vw
zlz8tldXeL9qFz$1W{q*Y_3{1z@{jMe4K|eIvs}9}PUV`-mu!Eo40+FZeu`6U;+)k>
zwTd^+CqCtry*T&5(1_we)-8Q;jd&)GQbp#D@$;QeDtIM2I-fk(lscJoDeRoi0P?e|
zWO)8?4;`Q9%RG*wEEbRPQ!mtEiu9={Zp8~CTSWQ2${;iEtb4lUxd|HGa}{h-lJt?P
ztF-%93LLBwqFbCayJ3jQM`vw#?G~Ttu%{Q5pCoS8DylZUGdT6iI;r`E3Cj)f5A_#v
znfJ_5e7m4k|C3(mjaWm?=mirI?icv%S8kZimNC%}E5PU^W3TVk=V-D{YNQ0K?Gv;t
zu<Vy+5!cJ(^;mMzgg|Hf1Zz1!d5hpvwGDpccjWf@pg2Z7Sbgx$tOLsW+j#l4>ZrIM
zjMentt}aIo#>>x1`d{m?udBx$gsbbFZ)5iRnp~66b^BmVj$R37%p!a_&SM(~t4Y!<
zG~cFZHu~}jtCWDxafJg9B%?0-h^laZ#BUQcZuhQiWLw4i#no$=B)yQq^gpnXS*;Gl
zR7QAL-9GAGoRCq(&z`$4QbZ}8u>8(`*1gOE8!0%p8E-FMk*z7RfcMd`OrFk1od69U
zLk;@S-WoD_;S(JhYSU87&*zdE_*C}8efkcMlt=QPyYC{#bEV|yHs^Ns64qSf@r!KJ
zed9Tgr`3V^wDv7{+i$ZsU8Izut_)QoFRSg^b|r?!<Z{pPFIf>Nzj?@Qx@d0j;QovM
z)<fWbdFV&qyfYbd9h8BDj9JI~cPYScaSLcQ30yz+`7mYHpz-wa<mO!4V?&gcj%0!q
z!>6nHsN09Y7o5h{Mtp0lfcoiz@m|^_`^!66HBTgsQ2a^uZS~z+W^+q~qxM<d3Xbta
zoljF9J2pj+=LMgv*EftYEhP@8c#oBNCunPKJ++9?&=WS%WO3=K$?s#l_12TZ*lox&
z?V;r*;qwunOjqh3U2i^=@*!J7BZc-1We)AYLR!8eH>+H;P0#V0pSSjSBp=~Z)+75H
zk1ahdMm$qZT7c99Cm0n_vUg15g-Hze>*GXcvAS<4%V*R0Evz)oN2Eh(!MPEKBl1Iv
zO^1%G>5Ad?7`1nWj1oLEpeD;%f<}!A<r1;;nNJjYqZ>yg+20KBQR{8)IMw7QmrE#~
z<}AW3r}K9f+#Q*17O^a!Wo!H7XJwgW7@+3$F{K;DdO7P-`%MrOEc;es$$`5^Q6)&y
z$oiH-DxG!CXM}(BHsEZmc+nZ?W_&r%9pS=*y51gNGcT|3T69Zn)AW2_)_}RjDE#iA
zVh5<4Lrz#A|1HtO!S2=TT(3Nj&TfwMvOvy>k>k(U@37livY*%Uc8Z<I@rQ))_IGKJ
z<+Z##=P6>1by5mYvALoa>9F?o773U;vZurA^j<)>Xn#LUu)ex=rr^kvZMqU`B?a9x
z;m?|wMR}vq5;PC<7sm5MKNQ%-+&Gq2SwlQ;TbDs`ilb$}-90U!(#8Qb_}f^`zQ_Fq
z(?jjo^Iouxn1$Xq5t~UI%TTd$7+&&|be$?QFW|8#tu5`6HnV};d#yD25yM5&lq@hJ
z?8Nbq21WO6pK6!+olzU!J>Gxfz0QL#FU&Uz-VD(3@sVi0&EWCQt5i`3vp1Xe@783N
zf6ZV|FMlUH&u`!DB{L%+6$S~Zvkvof6%^EKxSxHyV#Z54=k18D$n)iT%IIr~N^%!d
zH~TW^*tM>yBzKHHFE&SB9p~;kmC+(E{P0vriTLY{!?7`LO1?UU!F}}-)7&<@!^EJv
zAVtsTx<XF`Te;J#0xc?BIpIx@hmH3gBhX$PRJk+D=UUetx^lZ&q%LheOHMi2@hq0=
zLJvoU>0_#_JgThl0NXKe4Hesr6rxP>NmO21lIzne3TE+Hu61_0(2Ev2jVDx%uY@!)
zGo7(?Wea3^FJ$HEgJrOkyoT-ZofXeyyh%M`e6hmqOzpF(wpZ5H0`{-pSDJ^5UT2_c
zP!yvdxwD2*8Wk{lV{@l^unPZq<F|+)apcS(&8BO6(5u6jon*guo-wc{hy0eV4rg%*
zj))XUDq~>7m=z)Qj-TLkdUNFBMo^u!$yM3MGe=O%+u$0{Fnre9$TaQYoZ}!)|8Bl1
zuOl>?R5H27P3_T!560@9YI;s7wjSnsD)z;N(lI`fEy?rV*IAF{0=E33p_q_~v3^Yq
z@}!mC^tnetAm5LAHyU3}MFqh6DcBwitBY=*L~XL?(TC=lv)T%v&Ea`BuAcf$3pAXn
z^WZmyOV_)J383@O@0+a_EPDtA=w0Y!9A4Pbbh~eSUHaBLKejAw9fwAm-GUc_mh1ME
zVOxd?9A^Tm3y!T_44FFQ$k8;Hsxe)2s7&*?L@uAW<vX^>;EGwj?zbi>txxW0`|r^>
z&?WFBoWxx;bS+;#+X`=X^m0x+l1|j{ZW=ky*FC=bh#P!U;$}fXeptJPy@329?hh8)
z_J@YMQ$6G=Pbwv*BIIjND1DZU=dR7p*iBgWKBXKmgd13kD;Ql{>;-2HKCcw%T$e{K
zvNtHzD!V)hQspnZ!cepmmW9tOarTHC+6fn`2|7U{dl&>(j$GkE;H_(!tX7}lscvu3
z0o?n|`^93O=Zl8|L8=iFRXjrWV>jLf<_6^SxD=vXbmrgNj1Lp}IwKr&6im&vPS_ZT
zk6gXYyHc7rnF~%_&D5Yv`aHs*zj_`zYe+8S6jKdj<fnXhn5x8UOvu3Skuad6JfWzf
znQHYAPswyG(d@-n>aWWlFSb=qxX*_a(tD1s=*B=3EEf6B7rF3x@u{XgXtddKcePR!
z`7qDAThVyETj6Z2Zo5NUaK~B@;bpV^Bw^K|_ipD*OY?hskVlEVJs+^rm3O4>w9WFJ
zhtb`_aC@FQwZi2)hxpa)6;chdr8dqVJ1fcT%w`ammx$#om)Q*FdG>(kTL1ptoR+3R
z^&vd-=?pr1_^dou>2jd(;JMp?;;nY~2=SQq66cL9Z+m#z@Mq;jT8~zzEJi_D0wuYO
zvFuLf2UM7a!t5=mStff!iz>WKj3Hc9?#}z>b^&^)Bd^a@H8)eh`V}-U70%Uc4XNZU
zjINQpI730-78{7TueTgE1qD|4?-m>A_s6B@Ejv3ePwC%xa^KdSCd&brNf>8vMxo5U
zdfEB=W{ek(Jck+4yk6!I?!mpUKFP_)bVBdwg^OZaTLzL=9@6iqMR$9(b=%fzj)T4R
zkH(HSxx$s!rq0^?CkZDTE6JnSpGx3lbkn7CLW8Ra<topo&OVCNOcP%B*c0BEb2TMb
z`Wck0?3%SAGO3R5PJ3B$3>j|t*IKk0JnHJs*Z=Lg$usA0t>^Y#8$qcb1@hEO@6Qg)
zEba;;6CC*_jFpa`t28^SS8+bM>VbZY@_FIO7nhp4`aUaVSXo}-uC-4z;oy=Z9Ahy-
zn`)-%dAstcw&`5of0w_^HP&4?-$26e&m%^IcIJiRuG}j&5q@f6c`?)>W7%0yzv_(1
z3-Y;jMfmCT>T?%TYC}4@wWMO-o{n`AG1<t+^{JRdTk=j3uJoLR$2LeC32hipg?9I)
zDv<KbbmKh&CPU@)z+A;&{quFnXA5GqKM45+B%xa+8*yD~i!s+u_y-NCzFHI15H+or
zl4=!t?d4cjN6NhIaoV6&7%=(ZWsbtcyIUyLdlgHdx5a9m4MgBLuMG?{qUY{I*lA+P
zo&x5Y(q{6w<cP_GSC!9RR+<gOrgv`!`oD?0eTCzM$NHo@kIq?toAq8^xof;V@}Qni
z(qdi%@)_Nk=TA)&-?ng`$iKd4EPUA3q%q0KMcj?uk$>V^{iMHT`UMjCUZ`aXE^S4~
zJ?mIfrT^F4b{&Smw%UBb{N~$ar893_)~-Lv&b=q&u<S*Cs<u3@Wt3<ds+aKPMr!iN
zi@75UqRe(4un}tbTm0~u3tOR9)sK&RoITIMdB^)^J8$yShmt96PtCpeCgT0spWYEl
zorz;;*^+1}wTvwR&MKvTKncrD${YHHUvHOXZiDd0Iw{6W8r*c9VT@(6m+6$42$Ctj
zCB$U;v}U08euZPjzHR)HaB+U@Vkh3fiQXlZKXy?ep3m~;oo30Q5(67gogkT_A!;AR
zFiQt}?gEGYg0`p@^?t=_;o_Wy&KOOcVx)5wZOPMZ^oREGK-Q<SMS<-LIp}~hT$*ea
zmN(}Xj_0PAO-q?(8o@CwSOOgn=gV^|8N?Zc*_}PEU7<-`vr7h7XxhA9Wlx)cjrgVN
zc&!UCp0c4Q_4+jm6d~JcQ|CZyquQKMM6J#+BGM1QG}2$XYMt2R2i~>NPGhGRoezHS
z`s}sO9^?0X-LnE}c6z2(-wG@{Izt6=?p+gsG*g~dJagqycKBW4>o+24FrTx-rZ%;M
zSg5_iyA-i1`Eswj)LdV-sBUE0B78KQ3pzr4+H1?KH-%gj9R*Z~5NlA_;%|>GPe1gg
zjjA|h{uSLx+`N{;e`)$oZU#ToJ9S7M%{h$_1xEq+@3#BbcIMEOYFC-mz6@{D>x1`a
z*od3-zwJPZ-$OnC!r-YK{x5d~9`T3mQr65_m9E-mr1JA@fNDhxmqJ3E+QDDrnV7@&
zZ>?*D><QM=QthJI;G8=J)#c_p?wuV##149V{QcZ)i{^u_iLV+U${#G<W#DdJ<E5*U
zKC89?bs=8kh=B30@0SkNQfKfqi#GJe>eWR0bsTt2@!&#Ycf%S%<x%`A!(Bih9D{dz
zFwx$!z-M7gjdahw0GgYN-Z?^_-O{*uS9IHoNo_i1rF#F0=Un=lcf{Py*Y#dT*<l(F
zy`FyBEajhEka>in-FPShi@PIpBvY9$(g=wlf|h7;1{@1~x3{%jyq`jhh*0Zj%`>w4
zNuc|;J=yyQmZ(u{?2iVro@O1(EV90foR1owmlMpSO<`1K7GfM?<mB}$QL+y6KEjj*
zd4=X2?@x6^Eg(gm_+ET2r?u5a(e5yTWNKL>QsiWfKV;k~f%Xrm(cUwlRbX^@c3%a-
zm`a~=GEP&U#q9{~jUYZ+*{BX$N)f%h4(A&V<vdV44>dwpK1xU5MuqYr57!aq2z{1S
z-hW#<(^2La<aPMouxtkT+BX+EFsgv5SoT+MrptfeP~!ab-q6+%_UH}eawA1tVWR-5
zh*EHzI_BMJNM2hwH2UPCCcVOXBQBtwqYOIUrNqQSt7Z%eLQ;NnfWD2m)(hEyRId8U
zcBFesgAespxN3cizD+r0Zbozb-Gl2r{_m?WU<jj~b1tA(sgkTOk`}c1z>&V-$t2ga
zqJK-^mWJ&6ROsC`Z|E70G7;({d+&DH_ZLajEu=^mvz=#?1L{IC+XVI_^v87*8OT~H
z?=wExd~z-A&nT*A59u1(X9)2L4Yv(#n0X|sI@EGz>%bIw_YBLb$nT%c7DZ$jiahhK
zcFB#@$5#ZmG5>BxFLe8Z3Rv4J0J`1_!izY4ZC_Uk4bK?K7(eLT`8-GZqHQMa4!bgQ
zfQsE+O<9VA$$=Dey43Fms~=)!4DpEww~c7H*U0eDfspc+k~WGp;`Nd7OU&<gl$kRb
zRXCJ*FRfmUZYZ+Q^BUyXHznPEePMJrk=*}LCA90Pihtk!t<9<D+NAizq34bL=tN)E
zj^>M_r-z{`{<EfE53K4qnlD~_<EHegVIYao!B{NK;EfyWtA^7_jI)=-(zJhGxh$5Z
z_r^`?RYS#r*-t7*Up4q2oG}th(|P0eKb1&E5oWC@cG{N>3=x+mA~j#TH3(dR*+9h7
zWatlHg#PFBs|IiBuiPr9zwN7`zwhh#;XWR^Q42w_{+m-tjD5QWb6-E6JX}C{{2rZX
zEM~EtYi=u&a|N@^<@EbqrCpwYy=rjRjhZ~Tw}b1v@WxH}Rm0PtS2$laTt7H-aM5Sq
zxc#IeB6|4ZflFRofoZ;R3%@)e+NVI@s>l-VVG!}c0w?hQvx+P!bWF)`N<?>LX8ZMD
zC7d?sl@mRc*$S4;091tQ#ew4f6`RtFC0`w$acBk|OVqM&iJQJ?dbSjMYG$kVQYiI+
zXZE3%o?6}Jc1Itx+Ye*C%=u3G%s&ssJ1pF;Lapn|%pCc$>Z*MGmE+4gMYxmByP=C^
z^;hkI&xZcjoj(|_yuGp%Um8<fE$VBy=UMLmR>)u>KbPc!w{^U@-BH-tRs_Cok|`5x
zP@8YJ{^E84?4yv$+KbWWw^QxUa-M1ODsG$ZD;}{cd+p1kT()A&D^W*Ij|?r$`ch=n
zd%Qh7@j=cLxreUZ1{KFlt(N&7e-NAElh~={;rn{sDXZ<x^{XCTZELM^Bj-+Z^(e`B
z6Glx8PBUcn=(;C!n1tIt#V7MOtm3EpRSKoLW%9Ohmo1m3uJQG<Ewn{X;%?4w7U2eZ
z;NO7sR+C_Z9wP;Xr1Sp=AeH?Fq&36l#^!Y4?<NSlhdH)0SfEZhZEL@E?*^%l>9ZYc
zxgvvz<n`U_3#H1~TAb5=dl|>&*ze?epGe=`V^wHHoQ02#@e*rCN3C65Le<rSJv@R+
zYlBNFDr<>bvy*e#c(T<|{*e_a*Fq^*rSgRgfP8I?pFF!j_S<qVAuf?d0%}wSt;g}C
z*-783kr8;hdQIqt3z4)=`Z(hfTt#jj>cA7HUC49zzMO5}p{?njN&bM)jm^cWsa@Q5
za$k8%M!_nuM4ma4TJBmnmM5Niihs1w)i*<`*mBHb8E;4?jckn&*A`3xK&Jm_O-=1U
ze)&j856Q8vrn<s<rOwB9cOjs9)L`XkU2UopEdgX*yT7@Wo0CCaT`)E6Bk1^H#C3+Y
zhKSF1TbdgC`0G@wtU{~F%ad6^U%6>25V2%m9#Rrm9bdH+y+vxS84Ai<${<Fkwh^Sk
z>wZPGHMR2=V+AX9aL>}+Yoo&o`0ZO=YecTA3rjN#VM|+uEBLOel8`Dwz{ink>B+4Q
z61vY6uBuONT(&2RPQpjY#TB~&QMp?~ZQxT?(X&ON)gAb@wXyB7)~=RvurI+rw4-CB
z(Ke~?)G0Xs?B>qbj>d`(B1jbuSKsTi-w4^CS+@^ev9bu-c3fFA<mU~-v^;NvEAby)
z=_OgEFIwAyrC(SprH&nCRkPTdGMe=X-t1Z%>DXGHc>kF{1FotTr0me5lT1({5=h-(
z=~io{s*xGufg`N*s^~s1%~&rC=@hr9Y*6@b`>oH42Uj$dyRHt+W~6t0CWgYhSL&|1
zJze47Ac(({BF!FbYHOO0)~>9;N$cTn)oKT~rMtTH38rUli8pHNSR4$kj)v~aTXzN$
zZ-YI_J6&{{sclt+6)T#Rg2IB{a%*^S=x$d_)h=ldzgD;68>$LfhVS_WzYE;nSS!g$
zuZF?>cX1y#lBK((LIU<X$;8L-8lR)mLHOMU2O2K*-3{?zGH*t3?QbRFdc@7C>89O*
zrn!%E19Q7gv9WbN(;Ho;>e86?-Na<++A93Ufijy>7_?RnpXJIZ+|L|u&5=$|Q&kDX
zuTO8xc7+6xzDTRjCLf$ycMa`?2iL9}p6%M*{J6V;i*=BO6E~!-b~mTmn0B(q2f1bq
zLn>iv@L+cjj}Q;iy7VZ3D}?iog(!EDP%0jK)3cMCc?V`9hEh^iwXoChIzOL~kiEsi
z(ZrHiY12@AUC@jnocP6W-}!RIuw`w?yOAK(LG{u0Q~b-@btCG;hr9Uq1aQXlC0FUL
z3EZ4@h+(igW_QyyqjPV2t7Fntv-UC3cW2cPTo<&$AKJSex-&60URS5?zqPp??Xa^O
zm*9{_@;f&m-x;Es^@Y3ZU^~w}3r{!Nh>PX#dL7uj!QXYuuleBkRzP#x!PdXo5T5>7
z3S&!m>YcG$YrW-Ci1IW}dL<fE(+DCqf+8A0jg6qJM$lv<D6tWQYXp@vf;JjKv5la%
zMo?}eh(Sk}_oQcbL%f*IZQeJY+4b?lI%d3%p4p9T&<NYR%n4y~*J#^caKj=TC|EMX
z6jGkZNZOb+ltwx-;0~cq=<EHe&|Dhl$c>Xj+3B~XJdu^OHTyMz2FHjxtS_E&RVM$2
zS$%1^<F5%O`nf4rW%ChcO{Fo8hjC)4UlV#|@@>o-OYb?d;Etda_3xzoqR>+M(2)<P
zjPllBNa>Z$w>A4U0feJPvFP)pD9JeA7<^wE=J;!ZfqrU=lB_dg5L<fRksT+D`Zb|U
z#@S}Dp)|^o3CD?&)HhH0MWMO$fg=x23FWLmlu{<^Y&-aC0v(PO#iy^5;v=(kW3aw7
z!tvJxOZ}=8AK4|uU{h(VBNt8z^=krNX31u-u{7Edj5~@_(+^DfL+GlDssEY&FGE5K
zUUtcLu%#4m<j1L_g7tq8#_Fsaf2Myk1nJYIu*&e=P=4=qca8!_`QO6(I)$d6=@d9Y
zl(v3!3acz1LK*9YoP+#X_*BQx@-v+t$A&tluaojnhR;U1!7Fm^e}oVIp#Qb7)o)38
zD9dN7-0T%M2gS*vekQnFmHCs!MVaR}l<U31=csWED0Y33l%EUk$jJY;X!44g<G`In
z8SCeyT$Fu|Q2q<y&4S#I7R)$ql)Sz}N~g?o8|6l?dvkv+q%kA@u<+EMP3e?<ZmZnl
z^>B_CcN+C~!ZItzzb&L>EN@i4_X?Y%!qK3Z^tn?0522;zUlv%e`*VkICs2C&$thB@
zmWay#OQ`H`K4`*-JB$+7H%%#!v9zgd@QV5cp_MzNo^?zxr2bIdjTq~qCTZv-SKb=a
z%nnW9ez;~xy-?ka1nZ)Y($HzHymcn~U7D)>aGQ{Nxw;$AtcyCNp|f0h8%#61G=%-|
zuv#V}>@&bagmnYrL>LZGA;NwG^oXz?z?=x{1?~`GeLx@))(^xIVFN%a5jF_q5@AC?
z6%jTJv=Lz=zz`8O3M>#|V*r5&8wZ$3unB;N1p5MrlVFp83JEp^=#gO4fH?^^1Kc6O
zW`RHw>?;sUg3SS`B-lKVOM)!`RV3IV&_;qS0YfC%GO$2`tpEfPY!zT4!`1*EGHe|X
zC&M-X6*6oS&?CdP0CO@758NTcwt+x0YzK%X!*+pGGHegXCBq0n6&bb<w2@&%V2BJO
z0Sjap86c3M6j&+&VG1-Ql1(Fz0znH=xeKMj9uh!NplOh@8hMlmR!HDoC^c3{K$sHE
zfHcy`qe5^(s_sH*v2p?^N;C`7T_X>KI0_-$h0<fS1ca&3Y{+<xJZgk6L?sN$h`lU;
zqCy`=qBZhp5K@r9Feoz?As`Gwb0a@%<k2FOAXQ;dR;-5r3WVlEu4&}aA=Dv+Fen5Y
zE+9;e7DTdX=Fub0K~%z_hp-6(C~EWxq^xEh1L7hiFdWK(%@h!(L7zk#Y34B^u0pE9
zp`6%a0Tc~d66vm)$Aqwg5W=BQY=eL>Em{^CubIb;u!pEbK#yR%1yHnTMI>4?j|JfZ
z35<a9V!sFo)1glzKWpZ(B77iK5zwR9bpaF|S`E3TnFmIMKnM{~0W6iEFg;om$)=SD
zLEM9=L_&qIhXhgd=(9*!tvoiwLr7pG^f*>XP?!OI0coU_cL?zWQWXgm#>xqz7|;et
zcda~jL^^~J2^Ga^2?{f!jgawLc^n87L?sF;hP^C^VnmxD(OP+j5e1OID5wM$At=m*
zzK;B?mB)!FgH%O9rLZ1?C?>Qea!o6b3sDOpL_uY+;ex`<Xd5J(b{-Vb3{klUm79uA
zn3(g~SX-zvcuq|9O;uJ4^}v_c4gEGS$$pwlat2sO#olhtCB+sR)>*7Nu#T#}T_>I_
z&lt6uA203+&*iPHzfylPdPT;>t#!g&pSWxCER@9ej`8AYznr)Di3js(eD8h1;7wNW
zCK$}j3T6g_<5<CQV6Z+bSRV{-X9c%|!4j-s2{1U16?~lcq<eOIJfqHA-Z$>qo$<6f
z&v+f(vpd*0K(=nok2K{j(YD>?RscDyGQZGNctrcpaOpc?{UcoZPFVj4mwq6ue}YRt
z5Y|7!rSF9Gk8tTbVf`aq`hl?i2`>FWSpNu@z7y6z!lmzo^^b7r2g3R*Tq0Ws{w-7e
z4>A2A?B_y%B&k32f3en2i0Kc6A`%pTB&k321J?REG5vv1`+CNIfmVM(On)F0G1cv7
zX!X~`^anzvox1VAO!arf^dF{Lw5RzqQ~f<L{lQex=l`3j{x4$sgQ+T|8h?PSUm&Lc
zFjf0Uf$xy@E5!5%Q!Q)!2eN*VnEu05Zo{#^L)I@7(|?%iRjl&?Wc>qT`UA4kCb$+?
z`Mz*TtTCZ>Xw3J+Wkc$Z)ZKV!UDP5Co#K*MXA<6}N!<@O3aJ;XyYa-js7)F=!zHo7
zgxaMU+7EXRsaLMMk#1eoB@O*r^$B1nVm<@Mh?s6bo`}H#+C<E6fH4u%1K1KVy?`eX
z(+5NlG5tUy5i<Z}5ix^62@x{{G!ikx0FH<m0Vau<QDB3J83RBh%s9YK!b||iNSH5x
zJP9)iXp=BgfH4U(4cL+}Gk_-vGYdqJFkgX05@rs_B4Or%5)x(sXe4140UQal1Wb}J
z%fJQ+vjTv~m{owCj9CMYkumFlJQ=eAXp=FUfH4`f1=x}?c)*j4*#;uWm>nRIjM)XU
z$e2B#gp45ojbzL|fFomwz$6(%0yfAPGC-*zL4lxx@Z5z`Vi^VODbOIKpoRn`f)QeV
z7Yf225tyMs(;+oAB&ZOFAgOnuG*~eKdrCAD(ndo9gg62jx(lVlDhtd|qQS^84GC(5
z5QHZT%7E1su%|+^BVTGr&>+Mh=3!7KteL<J6`BiKuOUH;kb|U#L0Pc31?)j+9^{0E
z1RX*dG86^{V*><cKxlp>rKSWuLJPtZ4rRl}2-s7jk0Av$B^VI85c6;-JNB8t3^iH=
zsi`T!h`0<%4Tm1az7?>iL5m}8G$oi2W{{z9C>OR;V1@=QjSSP2U`8MyJP}ZCY^#7h
zEm|J=Qd5EjaT{VD0p-CC3e3==Pa*3yC0G$2kkkk$A9h~Ao(`>ooY0g2BLW~p5m0{Y
zp1=$p8jhsYl7Jw>Av}>#K`f)7Jv~|*DX1mEhKPZfM?#Nbj|k4tqjiv)S`vp436RuC
z=n1TtpgjXx4{4(%!H#$a8H$98V3h@D7|@2uFf9oVL?(nM3VIT&D`?M%Hb%bGk~oZb
z3o(y^iet?LXBg3@$a*aaPDC*zH3}+;y)9_Zgf>S`Xi0D(Dj`ErP-$#{;0zPm8cC@w
z0Yx-Gc<w=Eu`z=7%xGJrpmvBTcZeU|8wc_-Uv|2h|E_Oc*l#5*v+jFDf>6!=T5x<T
zP0qg8YKYNT#yY&(`bxbC>zMT0@ubG>STWf2DlwC^FV+!md?2<OcV4VbUytbDC8PT*
zx)wJz^2U=u4_kLLV*L+e4_Jyr95#Jvv8%9K;$WXQo*Hsh!e=d1!e>HW1rtAg(1(lW
z^p~!tYDNT24sXoiG!Ieytf?dC!T##10UQnq3?RGIjG9RKCKp;;E|E`HRacCXx3^~S
zA)$5fVRa-Qf5_a|^%?sOw3nwpVd&te$fanyys9m{NBIDJUV34qWoyre{AoprUwo*;
z(r#ldb+fU4-luB7r*C^ZxvrpYe>ZxvW2g#T)i_D6v8)>z+l_Ypa`6AoMCt-zgv3xY
zQdg`#Y>{4j)MTM!EnE4S1YHk#ei0tDwYkt&o92z*n_Bo>Lfqb;^lc0y^c60b^_5qV
zMsf(NF2VlZ!Gr~3pX-;tr7aT&@_`HFtX67Ow|rBVw(6A1tJ+f6_k7AnLjp&R9{gax
zTrjp1MXbwP#*YPUdk_}3NMWwMuG^+6{_9_MZV~2mCf6oMW|r5o)K;WZM@V$DZ4O{V
zubSYU#V?zi(;u7q$h`bDBTha|)_eOY1QF82@<DLW3apmYx3^~JSr-}u=6}8zx-)9!
zy5bu_yk7%e3H7h;ZbXmVl&`BDtO-;luHmHNSV9-S)X<o^dR8v+&W&}K;Gwb5SpruZ
zK7jlHK6>!FU`1(Y1iv2O8?-qQqUMKLS#Y)^;@2BHmWPPM>6!Ho*NU2FbycJJbw_Ik
zt!jyQ!k3P{8C11DIV5zB$X`7&T);1VT_xy?bqIIx^qXPJ6|!%A<Eh=I>7n>jsZ|SG
zli<%J_2A07cP-}rUfx9f(&)0!_725ZIxe}9n43GlG8WQO6Y{R2^0ung4RSbPd6F2N
zQLr<&+6UBy77=s!PYsP74ZUhj4*m8zCOCR|>;g9hMf9t`dmY2^?_k7RHXe32jlDb^
zT^xRoNzA`$X*?tY30f)qv{UhbeedkkM;GZ)HyIfwQ{+@-V}kE1zI$~g;pJT6%12@S
zyQOLqwFAA5zAM!tmgJ4D;v3~J9$Z?N`RZLs33~cg|HHJ6+tak_0dNZ1!oK>_A=U`R
zl<|#mlQC$UTdqR1rpwa20JFg}?T-dJ`5IqZwdNAcgL>LN<tePTPf?UfG}O3kYhUva
z1U-4HYnDxnEPc!Y7lSHVtNTP~jv+Pc>`%*xrwg5KfPN~6Fe9!p+G>_CNWbJC)P#F|
z4jpihVbn;}ioSlY>mG*+d)=*la7^M>%<F455277oE~}nev&U6uPRrExFACsz8^cYb
z?8f|zjC@nB#6CWo5&y+7shHi)ar~Ic69Gv{yp!^tZp<QS@zB7umV~1eec^d`E+f@i
z*ef)b7_oD+rsftcoTqsfd#E}~kkcYLL?~g+pM(AEA`Wu)K5_cQ7r&G<XIPFM5hx!Q
znK*x~407qFRSP}$o))*JOC^*)=ve^g161PV0875%#mMHylk9p)uQ(<0AKVczk(1|>
zu01MQdC%pnpL)85uu(3xo}f5WdXV#>O(E6iR?Yd{Z6>d3FoW4Mno8+$i9DNa9k&8b
zU%1tj!G}KFr)WKyV6RcHefGSQ(8I)pI}cd(Jp4FqWJG($mjypS$MxUY*Q_p$wtxvd
zU9xFeM`^w!HO)YqC8%28rXBkPs<81reg59=<Yr{!V;jY5(UuimE;_~>)YZ5Kvqyyk
z7S|dp+r{t?-IvaoZFlECU1-`~uGzlTquF!+v`gwStKg%b=l8K3)wT5d&-OkRhEQTJ
zvRMTenMZOR92|W(B3Ta-c*YEL-s-#VX&o`OLAA`{?RszY&Sp$WVQJ@ey+<!9JU2(0
zy&p(fH14W*Jdfh9K976KJSokVe<D?U#G{6~$}Y$}^c;f$?EqZy6i-=zw_a7o*re$F
z7VGL6w%n%m>+$@rZ1O~74CLaZ(>`!=J6}EJ%_BX0@{8Xx5FxVpRA#8%W$Coy+E{N&
zs7&w0ky7IgvPlGt%c^eia{KUp@|xoF8N2P5{9U_V329~LUtj5-QNJRYus&Y-@Sb~Y
zUhn&NbVjjh=`vBx{q?`+XV^c!)~R-o#}asug7Me+8Q-#r%(Y!zyzE@OtgraH*?C(2
z9+{V9s0WgTG_4Rh^a_eo%jnn!oWbEblGnNpCC<5godG{Bb*ZaKbbc%pZfQ1uLh$A&
zp{8A<)!$*ziHY)E$>CHE+b3a<FFKl=E_&~#jG=d(u1NVFmB})TJ$whTxt*5f^qyWK
zjZW{BI9D9fi&=47tKck4kn+(nk2xo5o{bdM{=6Vzi%*QjQS@sUps%5!OrM0LyIYH+
zYXoG)g{xiPam25$<(t57?S>^K1+yp(PO==9A*ozAT|wV@ESV>+ljDsS<a7R2GpYe6
z<_j@32FoAWwSIFuk_L51e0l5@m12^l<=u(Z!gC^9_pt?P?OTmeTUDM5XKI?`7=q$d
zbKAax=%ZLPvR8>#(3ea6L2*@_tKFNUn~}-eR8vHy8aJdXIqbABISItWrcr~{upVrp
z^H>c2AS>oiHt$sbJ)J<KaH~q=AmPG-=Gy>JQgKjx&wKkZ)$3c{+kclIvf%#Q@W%|L
zZ)5kph#Y*>Px8Y4+`*4&JKqwSzLz%#f#ZL4@b9#yKezrdiR4>q&-c=EFxCEO{hvgi
zKR5p|!{S?}$@da<;H1CKJNa`zKgPL#%g6X$at<Qj5Bm8rJLAude~erG77G8pI5Pa+
z_<LadpPT*|Vel=m^?T_(=;_~|`#)i>f9~bS2jhSD;&4#?NiV<0Cj7aVAHUz<9-`k1
tUiM$N@#jbCpL_Umg8uhh@>cxms&Gk<=D@ua6if$y%?Gmuuk@|<{{WGlh3^0W

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/TIMER_UNIT_reference.xlsx b/sw/pulp-sdk/archi/doc/TIMER_UNIT_reference.xlsx
new file mode 120000
index 0000000..c6b50da
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/TIMER_UNIT_reference.xlsx
@@ -0,0 +1 @@
+../../../rtl/vega/fe/ips/timer_unit/doc/TIMER_UNIT_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/WOLFE_APB_SOC_CTRL_reference.xlsx b/sw/pulp-sdk/archi/doc/WOLFE_APB_SOC_CTRL_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..a852af4a573c128c3ff0eae7214d58caf52b2185
GIT binary patch
literal 18185
zcmeI4c|6qJ`~U4bGsu>hQ3+Wm$!^d_wpJ>Gj3kn=WjAAsku}7Wts-s-(PAeVO%h^~
z-C#mv&2AVoKkn|&oxA(4Z{2_W{<zQec#K@{bB^YmGw<`9*Y&>6aU({iZFFpGY;-ZE
zX(n`A3g^bZZQSjhJror-UkeiIOzV}n!e{(%>|Ivr*JZnxQ)z5aDY0Mt#cmhTXOUUh
z(7B~U{Cr$7CH1jxNE8+RV8GZ#Za`^|k#*#mbCC?yd+Y*pu}xGrU&RB>_mQu7)sCJ-
z9Ng<3XLfAi?U3G^Y=6)AV;rC6O^n*;$LuCA(rN2PxLcj^-bcNN9t}G;8O`VBV1B;~
z#Z(n$a`lReiy>%-pN{gd#m+<tuh++nvjTF}s`$9=!#R8h>;uc22s24MB3w!aCcG&U
zqtmYi@ujg6>q$){42Hj=eAL|)zQEF4#TTaJ;OTF&E6~7rI#WPQ+2&Z(`3y?aDF1OI
zR<`SR_TQP_7=#uEI=bWE9VY&b8W$0E$K4UG9*TC?JUkIs6@0EbKf{|KLX?DAKd<R9
zlf*2KpXR!-ZNKK^V{D4Q#f|-;&mHqc&n@*^gnw$gi0{RxP*78e2kxLg-14}8Ou5c(
zkQ?YKEw$5u0u1f<nlcT};vQ8mWXgqH{*7h+qm17f{gd{>9kC{Z8Y~YW?kxBANEQ@}
zciFpGaNKipo;)sgSDNF<<vp*9bNX~a_aM8EUOhDR#%RZ<xl2;>ov&f>OP+qUSF@Xq
z?tAzUw>`7<<*F$GH<!>c7uIr|>O45m&K)s?J$x#R@*uOYzF}Nct)zdFF@o4L5Fjy9
zGm#jhb^Dwo^y!I6Rq?wL`n*-9haU^k90C5l)~*K|PeAaVYNC>2j!~6vSsDJ%V@?SW
zXEfv?(05e_31PprOd@<$)jkcSeCTT|c>VYu;0R8;LZa+`UW}iTT6vJ9`BZB4RNaKC
z5prY1S=rQ|=85Xj)6wNK{%8h(TW7%5)pc|D)8m^rRx2=UM(gm!#XDV*;M2E=9ARo_
zLJsQo?X*Lj&ssUUlyi(A&Ums{xm2uqyf=NQx52c57rt-cT6UqZ%nO;Km|pLX1t^8i
zYy;`^<V5dxH~Dv$2&ht2R_S=Tvv=~t#$VGzoTW|1>CAKX_9|#*#hJsC-OSe2wlkYq
zHw*4)4=+xB88W#4)4sIek8x${!>D^b`I)qKe-y`UDIdTAV?I4sKN0^p_wg9!wgFW+
zO^0TXJ|;Q=W5laDFETW;%u$^`{;=RqM@yNnh|Y(pcLRbJoCi&3nK>Mr<t(*ZF16d&
zlT>2yM%RW#H^=IN<+}@;s};2|Uf*A>yj#c04&iRUIaq-wt;}93Z3|qskP8G^9ewdY
zWY>xM#NB(|UJl6bXMSke`BaF7HsJC&@>oFSavI*F_D&1njL2l2#+eBb+blHGU3)9(
z>f1NR0(kfAc9r&&cyqo!dPm(&U$4Yt_4ZeX8b7ee?R5=SZI3ll-eq~HUgnxR=PlP=
zMej0TozM9`ovOTd<h5Bb{r016N#;TKfzp?+2;Zr@nI_Mve)dkfyk@BWN$GnGF|j4Q
zS%mXUmgV^XjZyt`GFscq_D(hG1-d!`511%By-I(--1=!^&aES6``-S-V+@V$9=l-Y
zfoz8dxmWUFtyR%8pgHEoVYJCX!Ru~GPuS!5bS@!e))#A3v>Ki@e|TV%^y=;z?hCTg
zFAVd!RxK}ykr_Yx$}C(O6Uq$c$+Sqn7}S%P{Bo!rgetgOrs)?adzNtS+AAtZp8ed8
zSB5P+bs~MW%7qJ5Kkc>b%3lIpat`RdB^LA?QR+{li_E<jj>Y}<IE=q90)@P^#Jo9S
zFPl_3+&3m`<cGJH?Hd#3<E;4QM(mAnzXC@fu53=)?>FV@gjT1Gn{vcVAV=2P@NQAN
zXtnAjy&}tHx>qNL-(e3VEaf7gaWV4OPkKpfiZm`Qujx8{n3>PEzUdQPr+X&pu2NZ7
zjIGk=D*v*I&})@W;%+4gnU6vI`4p+g^oj}7&n}I*J%?e#BnS&PFUgi?>q$*4dFfiE
zj1=TZGWP7s>G5K@+<WG(S40@f7FPojbGh$-8}d4mt=SzDuiVxi1Ru;-*vGm+T3Jn)
zMciDP<Q?f8%)K?D6E~jrb`je2e(a))f`%}Hy;AC4m3<Rgu9vVc{|IQxdX0W_gj`1+
zlX^DZf5{I=2=HZuwvNrSGXzAB5)etSx#`=wA9`5?tlt1Wx2sKnKC9={$nKO^`F6W{
z=_?#*YYOb|%nNdy_yC5^gxP-Yn##Dkk;1_bEJ>G6u3)u2(9An;%J47ikZZUst>BIa
z4<9SvHkf$y-ADHo+sC)YC6edrUJ^K`68kXM2+yx29MoI94GYyZ+H*#a+ohwrpp)bB
zLl3%BuDu><u~x_T7=*sFn5m0D_lghmI$KT`!*Yl|m!*3mtw2SDXWuK^j@=jA7FR{(
z<CidVVO{mRrf!$O?`S1W0ILHNP88DfH;*jsp|VHTMN5xikLA&qj-`QM*186v8Nw`p
z{7`|=0%VCr@AlbadzXwj4w84CNbtxMJ~N#qaiTt<R4!`#e)9eg5%vA@{CRz=OhyYU
z&ea7erE)6jf{*dj8K9QJp#HH}QdXs7yiM<XtgVvF{IoqAG3_}#C$o;fy~rpGfIO6&
zauDfI(F~A3VRLzZDyvOy8{9WyIqvEy71OJ6?Hu>UMM7OfbI!fJSv{`2|2OHyy$cow
zomt(Mx&zRl9+hUs(rx?pfD0b3yF1uF_$}Y_k$X$~wv6Zgf<yhg@9<yYx3l6mFuLX(
zHI(ZMMDFNn)uk!xdwPu1MV&f|Da?t=mxg7iy`96!skxy$nmyH5{o19wy3{1<s@{wi
zZckojePVN9|FJ_McN(~)cSID+F~=563_g;6U1)#f!mhN6>U9IV+DtmtZ8*wXw=};B
zTZf#U_k?PSd*p-#-`jJK?(+7ZM@635JDNzy)U<Z!oAQxIe0*+MC<=R8^R!j*ye%;N
zw*$n+G9jv-eBp_;m1t3Fk2J;Z_QB^qhqU|1ySpS`9E};iYdK$-*Uc&>M*aOWKG<T;
zaD8L-X0!b0rp*0i1$%h<I@^0}ezvF1pNQ*G10ri}Y)7h1z|LT)yG|Y>o{G8S6}L<^
z`a=zkACGt4v^)Q)2x_)N|8>s}qavwe?B^vjW&`GZwTKt0@D{xx_skBNpZ<JX)knk!
z{rU98q%q~0dg5>c_Ta6TTJ^@R`{uo}=d7Dicg&q|uh&#0I2@U*o2#Ck9BHkwd2r?A
z;P?Y+_Rc%E;+f4WWISs3O4glYKEga7p$8;0=k%qTk#o*&d#In+<@&(!>CTHTwf5(Q
zW3(;~^4)aYTgzv<`%(rpbCvr=Km{KqXns(nF5rBiUZxTr%=jsTW6$mcviqpKpk81w
zh8TizVZY=lBg1A<cGuYfTi@doWB(xH>Sw2!S4Ue<0p^}%hhGs=D%&^z;DmI!#9d8Z
z6_0h+6Zr@wx1?gPVf|LNQ9PgQ;oUZ$Se!CI-VZVY3-N6)-mg<1cq`1hC<Uky?(#)n
zda={2qFy|XsANoc$@dY4>2uz!CZ?ctHRovgwte`94<??w^hFxV2Qh)t4g(xdZuk^@
z5}Lg|bA4WBm+XUngF8h-g@@Rk!%p6R2k;jK!{d8dr*tHvt0Ug5dvv%9Gek~}J3g4L
zxF^IkIH0vXJ14j)VM>recRU&rqIxZ5SKE~%9@g>JIPa6v2@m~-@*3u42D}elkst|i
zbCVKOuk%bK-IqbX_0i6LZN4tC?SS+hyhCKuQF-T317CB^4;4=GGPD(G!KY^?ly1p$
zV-Ky~yy%~B<&GoX)C^TQet54M*3s25ZF|PL?zM(~gDL#rnuKyyqFa1<+4Jd(|1$*%
zWsV|}iTZY!Kx*5WVi9Zp)RjB0`)ac@R}!YZRW&a4;=5<L6b5FUEzGid(kqJ6MrObz
zHoVV=8r(cS5=oCAoY(yb*zqj2<$0TgOTF@q1<I`zT9XQq<acUH{0V}rP&TA8#o{#2
z8Ye<|6<~SG*Q{j1pRrFr*(wlQGs2VK59_cj@It99X`Eyl3ss)+Rx7hl?}52UpGs0K
z@H|Bdu7Z@r7U>x8yumPYf(39?X-L`jolPA<{<J5PfHtGkF3BNM;o<EdiI|KyPwW-<
zumd`vDY2W6rJw1}^1iDl>mo|ehm0c?rH>*?CF^&{N_eyFdt}LG#cJkYhk6*$m1fa=
zucYQ6(#0@&zsYSy{xyj}8xJ)!@}XNd6FsF{<*o<W4dU7z)K_?04ad*KpS$OBEN1Oa
zecsdNxc)tt0gu-1><)?(YqsZ~Xwqpvdn#(D#UXy#iQR4u@;5?WTpt}~5mbN<l6;H3
zTAynkG#v}>ZzXZL#k^0CEWBA^$GzRZZ}5iQnsX&ZIK4kk);qc-CpfL7_mjTCB=SXV
zen|fvH7`f7(3JZ2!?B+ZeJ*Z|%Rlx~DRyf6<6>pDgDETz+X~zubUX?s!XK{qA=a0c
zCn``YM~lhO&5bf#*9j@dL`QdZ&yQ|1!e2K^kIVM<o*s(7|Jb*A$Em*E>(Z+R44+w+
zVd^h>G=I+(<~)pLk3UdX(a+$IJL_qDTJYJntE#@Ml6j%GB&<4gZ(3(-P*x+-5Yl)e
z2?y$Z*<)wUf8M$)gV-aeV6k6nWd8d4VpDTw-qnsBx77Duj#Qi!g7tzNP{x3yz#>&)
z4<q5E#p~5WRjW$3-{*4=-0!(3pwN)6VsD9UknzuWFHkRS0k|3!Ia4uvG0MPEl?T*S
z<nwOv&ZEz1g<h7hxmRIB3~msL-@%7H8761Kj$SG-tb?o_@_<aL>~)fxKJ!UL5kfnk
zw?^R%+$L1fo7nByuA`MYdgxI6xnf~!n=X_uXj;qSSkf>k1h6>Rr4hd`H{$3Kb!)d<
zMlD`vKe`+QsKOa489J<XTyv{4K$;zc0dAr2^#bxPhwm`m9Ew3fveuc8WT?VFE&DY4
z8^vZMmjR32bONSrah$vt$t8jJ4<q7<Dm?-)9=))vN0l`~%H@xZZqMkSZ9f)X_VTdA
z7{XFEubQ9gcG<Eh$t6YhG<x!I+u*_zzwNN3b2Ud5J#!Nz$KMKE+hg=8vVCSQ!Sk9x
zCZ8oV`HWs!)rIP(5#l>y5tatK{S+VBpVK+fLNXt)7<nUk>WGb79y$+ekaUZ$)HJ=`
zEd)1zNy~iQhLdnnIa=MbqS;h4(m(K4qc0$?(y!vgq5{X$hTS)Y1&u!L<gQ8V=~qs7
zIUsPsY0+Zm-s5MQc3$SRJ2<x^Wt}9re!ROc;pDo_yinxv?0H@H8s4KfiLY!Eb_Zu(
z)ce>pORac9&{$&`1ACN6a}cGE@vCxW&8LNaP*+m(zsb*fE)AO@#8fPrHn!t=%e}^K
zkA(M}32JjE2}Z>Ew5$*6`$p7V;ffsXkJtS(Jo+?ndmIR}flyOQGSRoia3T#;a#Jl7
zwld_~;y97EJuRz?Bx@SGt~K`PT8r@+A@y^k_Jx@&_a<@%d|NUmyn))wLKAlFaz~#X
z8AE4vC$)t(ymz;pa++<qY(5Qn4C@X)+wIC0Q(;M&I^0v$J~JyWG~RK)`H=DP@I=JZ
z^S97GXOT+N4#@rKlOt@FjSuwrYHz_rb~jo!!cv$J0-Y5M(I1ak1W9w&>$aCB^d3pz
z+TCs0V3l<o^pQXKfdi2iZSv{$-j!<C0G0TS@54$TnvU@C?9KoT?oTi<JSOQzFKR`v
zRmg1%PIGH~38tq*h#DS{<5%j@q%ma-R?jkR&v?P;6XK>-cXn>9f+4K@Kv=NPD@o2!
zreStZtqV`R>)5r1T4$MRQ%!%v(<9QFT+>W{8xgNs8?9jYxYz?^X%|V6<Ki>Oz4;n&
zkC=8aNJ=YMYLz`h&8vzKBh^0p0+4Zehgr5F_u~Vj6-+gKTyEgZ&HqSnz|O$MAg78b
z)4@oB?;=)1Tq(85XNTD%BK;Ltmv}m@a5Z3S*+tuUU9DnUa!`N0RX~W@TuT67I-qa+
zZejqRHhC}*(kbam79Q5sAtqecV<7L=$OO9ZB=85cdyghM1?ZQl8sNy;8ldCx9##xn
z>SeR&xO&HD3?^19XBv+&db4(`Wg465^jS{utss@L!2!R&|G7r4fWalOX5CSp#hS`1
zi&opg?KO8Qh|%YpMGaizF1&jYh<zrLyu^GB_C(1MoM*1wClltH`_75ww>_a=`V9t+
zpuHXQ&kqPUURp0Mrvy05)yo>atu&tr-#2&6DE5Xd%>6A(V7&IFv_}h~i8+B(_F{*f
z3_=grCp8Rv<6Yv^3*O&+?TrUdwH$buFW<Ve)u{hBnuFz)W98%z*@*6$z4`hAmyG6a
zq_)`O1I!CPs@STen2feoP9?gRq%KiQpPS$_mI6=rCOiii$4KW!%r&v30N|tdZ;0^n
zA2s2xy&tW7sO;*L6GeJHw!6x)Nqm0o^xcl-+BcNm@Xu5nldQw#cbPUr_si~ElJgJC
zTTV)vC#$*+_P?2!eJi`OhWf_P3l?i({&Z);6DKDXa`lP4r|u=zoL-U^^s#p13eb<_
zMQT}w!>K!C&8<B5-?QL`AG<j#EaU1g3_qo*TweNpJJ~nvNnzh0))O0FKEE#|d}lj>
z{Jx#^St3NeLq><z*0+Vvs1^s@P&U}-)A(>_lw3w@)j4U17^l3ExM6JW8eUNn7u%eB
z>5}MWXPfM)+BcFn;)Yqy&lDk7muUgs<WF(+%~K7F9j$S#HU4ueZA0Uw6P-d9wKR&)
zvq#kBd|aH%OiPh<rj50Y7!pZYuAd^JXd|fgh1u0nL@5FgQF#<63hSp*R;K#<*HCNJ
zwO+!2_&_=V>Ag;My+(PRI+5x<=8Yo^P^jxuYpM0*i3sSz^xRsmSw<Cw+D~riAewov
zl%~>B{9(1e9<#mo%BWNImGvF{xv70S6k2Cu6=_RT4Qsu)TFSy_ksQ^y0T^sR%;iXD
zQJmshGkIicXr*|0tQI5~QQ5H;5l4_O%Eg7Yf~eG#%o^G}fHsGph$1?ap)ADvcMR+x
z+(!8$X|oZ4B1Ik$qIPvLD^AFws0eC`D4gM`?boil>8%Rl!KqG9E#k&k#-Xqb0+PBL
z5K)~P)!E$8F|;%xJJt!R>`YlF`g?v{S!G<SZ(d9ZO^qTD#BIDid_0y%lD)@j6?jr`
zt${x4&AGP&$||*x$qfX;x?do9gr^9AXo128`fJ09W0f`J04i?Qh)kaCSg#E9tr}Zg
zTWf98hFMc7Y7TLrbuZM_Knjy$CKS04H!<NIMQBlso9T}dvRU_{e9krFnIRBIDKniQ
z@qq%OKl$T|l^2bBVPbKSFda8Nv-(kQZ2a>lsL+g};`B5?e0{yuCL_HjEjJF74kD1C
zv86S%9LnPA^z>@~Iu2BGZf5#0qLAiR<_GroahR4MKw*@zbREJ_k>ckf0?JQ2&V@z{
zrmhqx_Xe!1*Vf<%yHSC;L|jckTtBMchPFDddV2A5Ka#RUNhGaUwL$w*L4@#JLbV@-
z+!|0bost==R0^O~NmXc}P-`9Db-huYMF0yM<k~a^3L0qk7P0`)0{xel{a+G`bgZjt
z{MY7*W6*$QVm`>a+K0N((4F`s7hpq1p~lPzngCVg>R3$X^S+fvT0m}*4e<#SvG{1j
z+`)mc{&{?|8=z>DR_*7vG(H0L9vedqkbRrdZ333Z$@nKyiWxNlUQ5FfAX>R-EoJ_d
zB6UQO908r79BfL@)FDqdG^G?}q*ZIJ&61xun9<5LYggx6il`$+WZXt2yWaH7z~%ZT
zP^OOm94WJiTCSO?O{T1`WseLf+8~!FN9G-%T7lF#TuQ4oC9!CAvZ+=Swca$lV6zaL
z7D(+RPC7PK+hhcKFU>W?K{M7@K9cesT4~*-A4yTIs;DK}%F9~XLg%Y`f@A}^pR5S&
zhoJ&I=RaFhmxh*BynAzNZK<nRoQ;nEYJZ%f4|k>ljZ*qPGomw-TAHg)aVra0(TrCd
zSrHgO)vVR}AwX0UD0OI!woWCcNI?T>xOG{|{Eb+Pv_SvEow6B7|HDH9tu@v67jBFZ
ztWWqhL?Mbk`8G6dy!tl)Haz|f`G_K6pN2SsHN@E$XFBjcXCxuf``Q92!3=ec0E#vP
z?8#-t<3qbib(Dn*Zhnuow9lrCKQaRx$Yt%thxU`|s0-ks?0UnL#E`^<#2bm?Qh}yU
zrYvb(>W*r`5H*(9U=it1`xjhyf|Y$(-hsCpggUa~d2+;zH8EaFQx|&bp8l-E%D58a
z1(|~PG(3%R6v8Xy{G3A&^Xrz3`E@hL{JJeEP1*L;KaFq%;Kg&ajr}n{>A*dWa|Gda
zasrLlFiVgryPltO#5n%4k?8RBIgG}v7#=0D3mPvxgMQL+&^Q9a0}+F3U_H?!AYLNp
z=NtzxzizQgVzwGDJ;O+Bc;1{{#z!$f>3HQCO%ldKa_o$8m{^FIoyMOI)V9#?T-m5<
zs+4{~qs}vg#Dr(h;Ww7r>WGBe)c^Ap_MB73xfoMOI$Wc{^9E@fUgock_n<r9xx$4P
z$x$|Tz_ci(+iKK%hLgT=jGDcK{L>YjXDn$4UOmUdcns45Nw?GZo5On`=<hWc@XR@!
z#zGhcC94Y+FFb=u|KPZuD)4O$BjXf|0>lblf%S|e@!=(N{@Ee6)Albl3YDyED_(kD
zCvo5fa%7DyFyC{GRB&yr@yauXv>mUKbH%t5QwXuLtN6Y{D)eg&7Cd*3sIe->MXCQn
zMV)6T=|_$-#)dy?SQ?jNTp<1MiU!Xpk|16_=f{o@Zi>Ixm{#hyt*G~mAo1YEax{&-
zG5@DS;W=cZ3C=T)B#zh4@i$(^OhfwZe!}4$PAIAOMiWY~h}*-Z&a;-UR^+cxlGTw-
z;<fhigp${Y+aF7v=PZwq<?|`Y=a5Ybwe}c7$y>zj(NgDm%U5Li2}-grvPq}b{_c!E
z)O3M(1RA?QJO*u9AeusX7KtaJri(;#XzU{KJhWwzXbt6ABEq4jOT<gi*d?M9v}K9t
z0_9mIx<gHuiC)myWuhOnWtoVC@~jX;pr$LtaA@ob@dmVIg%}IvArljzretC=G?q-f
z18pG_GoU=H#QRXwRbmb_c9r-L+OkS4gz~HrOQ5D}#OKi1HDU#{WsO(^<)IK?ZhW~V
zzJkV5h;N`R6k-dMXPwv%HC-oufX1#9d!Q}r!~rM|l{gGFr4mP>u~gzXw1rBXhVsye
zb5K(naS0krBd$VQXhbTMg|3(m&93WA2WJAx24U#2Jm7G;VkWeVt}{KH3wR|6!-y3J
zv(Oi_p$&DN8Q|N1`9T<FtO7WkzL*Q`sO!uK-vOKm!mwg>z$^^KKy;+8GZTC_P&OFD
zjx_~`GZb$_=jl2#!{vZif-#&}YcLCAu`s$(*O>*rADADE;l{dv!x@Wrph>#UtZ*&h
zL@)+`MS@wFios}hJ!dxfA)sssh8G(P4reOfjh4}KW``RCuY_Ruu^C_%=3;5Ip`J4b
z{4_8>1S5bg1cx&h%b^|hoH^kz;6w;U2wMYYVJTKZN9s9q!7l=3Lop)Q7H~LA@qTok
zo-;Sx8F(cWBZ?gWv#=Jcp&Rv_dElPF{7{S-b{ZVcTC9a8={W=70l<k+3<ygFv#=HG
zqS^JGf$%V(Y#2rY%OeraR(uF8qwmZMj|N@|!|cL}OR%sP8=wvKo%!HN!2B?bBvwHp
zoW0l>?Wpg}4^IP5gkhwxIua}##mCW+`p(<n*+ALr7#XaoL^wzBX>^{xvjF@N@XB?J
zEY@0rg|ql9x>4U*5dIXHe;p%_b&&|?EQX;;`p!b|D&WL*j3O2(!NOI10nL8USs0E5
z%7$Yg*jR~hE^^Mr73%0JF(ubTdmWK+;Mx+UGM6^D@mrveL~AW_vaK=ezDA~k@9fBk
zw<Yy$V|~_*BE|C61)sdc-eh@i^}rXWn<R71Fizzk7kE$6=B>t)jZDQ4s$4Gr_)-0I
zJzn*puO9<cLt8jg+}IS5lgs)9A4(?G4KG~q^?R(LeKu3v*%a_Rm$ecfx=zx2X&8~H
zAjK>tDJ3AKZMvHFK8;IF#61Llfh(4Np8?C83nEIPmj<~q==Y;p+J6O&{z6kfk4Ar?
zDdwDCH_4n|H-VgAw_iY`ztGgrqtRBHI&b&u_6unA7n=HcH2Mooap(NHeGiSuv>v-3
z@zb|-^c9yT<KRkLx#{bbO|tqM9c^*Uj$PTxO<S(i{SzH+!KKxM-vg<Cq@yjkL@`wR
zCy@Fc9c{s-7Ez_Y@zeL|XbV5NJ_-4jpMFF~U-{|5!QFoasvpzQ7Jh=IYz3;$uk7=G
z;nLJa;GaPC6LhqNpS<t>52${Ij<)cV#`G7U`bj$a%1<o~2R4A}r|D=5P_=xv^jhJW
zwM<@-KSfEFM>Yx9+Q$&~;Sk-#Qm#2mL9%=zCD{boBwcHNi?FW=(LGYiHE)?rmd8_)
zuOge&YVFer`&tp*W2IaRR-bT@$i7dwn@AW5cN^J9!reo{#&LPbzHwYJ5;lP=NA^wN
z>X5KWTqCk?64!==P2swceN(t0By1W-LiSDLW|6QN92wa+gQG{mKI7O?eV=i>DA+7c
z1l2c-lR&}da5AXAIUEE9o5!i6`sQ(ZDA)qd5Y@MUJAr~N;?AM^7IC&H*b>eW)whIm
zL&27DzNo%sTrdi@f{R4;t>A8=U}W5FR39044+UGr<)Qjkam6Uu8m=7Gw}z`j!6>*!
zR38P`hJvl*x>0@WxFHmbiX)-=HY6+*jD{nl`e-;hupk|T9?h*AO$TQNDhGAZV}amg
zItVjbUN@Q^&JFYk>SDx#!GiP<cC?9ZGy_}!_#~){8LI?NriXB&uj)oK!o`5|L0zm^
zU9cbngclv78_fil1S$u2v15;elNlfa=mOnnX1F}iBe;tbdjTxS2oXUy>qfJ{Re(=|
zySTBg;ABRK7<x)KniZ}MoDc2-V1vMdOb`h)w_Y?G{4h{Cq>C3D4^C!+NTTKSqS@gl
zK#!0ve(YVaATvY;ZK4;=0Y3wL64E7reGE=!hRCC@>P2(Ht$_0(T|(FwU_llL1RbLn
z%>}myDu;H7VBdk0Ss*It0=;N%_*I}sXqPB<5G=?FQAaoHMf1R~0iT3+iD5s3lUX6!
z=qbHu06Y*lAKC@N(n$!iLG;kv`q4o6b)a%smjo6lk<11;jF#7r=7q-qJ;J(nVZjoD
z><~k=iGDO6{1)&@SeGPLNg|mYVuHS^AI%R>2hN9eNnv#*1UVol&@uYa+u#p?%GbMO
zu*W5mIUr}y1^Uqf@B*O6^)6ZL1qne;$T@VgezYL`8Su&VE_tl0L^3DD3O%JCEd;Ly
z&R_3R#0E(SazSj-+y|qD;SE6L@Gb~8UV@OsMbOe4??x>%<v9?lS1q8r<K6WWE2HHG
z&<rizalE9Bw(c9~{6b?RV|Go=$6BAD(@hRKfg7)qxq$dhJfc7O2OfdI9dm~>(>Gcz
z#5iT7m&KU^UgfeT;zLQKy2*tLNWaHw+GjJwADIF^<g%vXL#Ie}(+d|+e(|pDL)lG+
zb%u?G4Tf=vI#Mc9jHcmfcZG#R?Si-xg7=+ed3#qxE!2UI`+o5LUsaF(M5JF+kN!lY
zV8>s#NXK8d>yE!}zo;Jl50QRRJ^CLaeZc&>{i1sGCnEitdh|a;at!@-`>uLKtzG(|
zqV!J!(iad~%M$)85&fm=KMF{HfDnbe{ab12Pel5TO!NmLQQvK0rL9%JFChJaNGQJ8
zZ>6QpD?bvDz93ThJj>rDrXLGPe;`udqrXW^|CfOD1(8TV_P<I@TL9?Cic+WjR*C7S
z1f(w#lcosvPtEBk1*9*C^h!+nf11<J3P^t-Qmp?M&FL2eq%Vl%Q5>_OIsKA=^aYWs
zl_|+$H3unW|H(-I$w>dnNLyv3QTmguH0TBvk-uP(l$qanK*h&=R)c4h+YVBI_|??}
z+A#gef$JL{nENVS-iA^H0xv=d4_tnyBYB&J#wM|hniI|Q{L5{mx|M|s?tV(z+L(0l
zw`KsrT-GLhXa}iob>V`C-(zj<u5|H9GXS5dMw+L(jGByko*K!meJp$Q;)}+3{%wqQ
zu3YhY`;N0T1&Qoubok75S8snj%fE}OiT%5{nioV~>0cN`{+F#l>DTSw#ntNnU0e->
z-~KP`U&YlJ|6N>-2Xa;E*X?_8wb!&x@gK(8{*0vkjeq_Nt^Jsc{tK=BFxK{8Xzjny
z+JB+7|6f9D3v_ui2!c3|_m^jxs&%Lyfk<CB%1qQme(%v*D^ytpD(F2C575@At*WAS
zm21_m_O`~&xajmjHOJS7Mk&*)E9a2feSum#3S%=rZ9JJbJh~d_wmw_LYSs@*R#oj(
z&8nZ8BF{v$qNvoW8b8|5^a2Iy!h=8}VHw&;&*kN19I+{?x01-|=MgwRT|YwZR-7-f
zP)r^PC{InM<*HNXa%XA-Cg;zXp?v2?7D%&Ks7v`ngG(uy0|XeX-(&#g2O1D>v9W=z
zBiBZvR@O&{uX(s#yR3e0$FxrELTRU}5Us4HLbG;Kyl|RF6{US-q74+0S{X&4ytp~C
zJ{tu}Cs2@X6l_X_Dy~wSJRPy|V5N?B-o#L+cjpWUxi~zVWm7aWT}TL|_OEkl_w~`H
z8@jvmr4(x@W3ySRot@rOpw)Q~ahsKmjIe=BkeHAVO|9<<v_iWEyJn;9>t0pY&^*<@
z;4`#RUugrH_C$G=Rt>;5AEI+5*CU|NQ<E!eYrUo};?`{w#N`)rQ$tSfls9n%IaMK?
zB4wzWN}gStNUcnrkE+DQ>GX-`EYGYB<)~Gu(_DR*JJ;4GM#u<MQ^!PeZ&YP{3cgcy
z3_<k^=te{|HBB#8dgClXw84(Wj-jFC4iYDg;`~%mt6?oF69lcK?SxiRuFdr>u0{Ee
zJy}~O;nys+t8T?v+f?~_JguzoUtvO3=d|JyJBym2RKJfsicqUsWIw8`ZdP<U-v)#t
zlVUStYbmP}W?qyj+(c@vHl=d4iS~O2*fqg6Jr-Fyy4n5oKX{gQ+aDQVmu=ncFP`#r
zcXV<1JrS(H{OV>RBellH?M=30qB&oMlOoq|=eM8Ve}1Py=M=wtV(3|q$+up2`-=#Y
z`>(28OFU(wAK$e+*VpfXTLd87=|$g%%c_5_NPoeY6nU&12B>QCsakGhw7YG5`#2x#
zfc*9u*OmK-Xy%i*E)Cj$5Y#598iuPYi=DZfoqDTX{mH_^&KjBhCGRhy4+v3_z^Y}B
zR}WYt_dXEw$$V`nLvH0eS{WJ&7<i0Wd2FLex*a0<G4+w~d(nk(515DDiF)Ry;+bAs
zLQyvDp4$<+<C>A;4`j4OrMj7EBcn8Nw*X7Eo#siyS-T~q<!^PFk}5o-Z245Sx44+P
zHXO4ZlI4GpA8xo`QLgQ+A@WgD_3;nQD+VL#$0p2+9fglHwN38KXw5O*UT31J=8BcD
z2$*`sN_%6dz%iEi=`F9r;8_m27wB=#6YWltx`bjpx1ZMeSgHBLRcR5qg(6yR^#?}p
zuo;W@9K0j`?9hJqgtU?|I*n05^BsqKoYd4(W0Qtj3ijtl94OGpFqMfb&X<#Xb#k8f
z&J9y6?c|g30^-F%Ev=$7`TkFCvE}WhsChPKydZ-rZm4u+{F9N7h`i9f-W_a+-wq|P
zca?z7p5(muB0F~5aJ1;zdG76xMP54Yza1>+v3<EWT1sTM@qzOlfeEuAF2@-<684ve
zE!>mwxCQSO9-cX|@(3&!L(!xNUhf(rl=Q9&i4JMp%?%x7$c!F-cB${3AU&pVR{jwN
z2tZs;R87Cp5N?x5%^A)iRr_^w>&)oA3nhm-jZHu84V~R3+B}N{<do^ri`Y0c4^@sH
z|Ltn8akx<Hn_b6_+$>Y?^>yc$obVUulzU>5ZXC>>J9N?^09UkHQFzP~$-d{*0|VNl
zTcXd2-Ev+Ic*wdDGzS<coa9+9ihSJBcQXIwVyszIzGjt*rF8J&jz&ihE0L@Y{@@QL
z@1C;FrDa%jeDE|YixzRBUEynZFMq#n!JRi^-ahJ4+@W(bP9|BMjR=*N3fk4QYasO{
z#|d#N%Vug*ma6hy>P80Tla1pjzW*%x<{=E02N5ow_AZ__r+r=RJ*+k#LvKhjGh&1Q
z8)nwG85NeKK4<0az6uCADu1?>FOlT(X%uk#sY`8j;?-L_L#)n^OG;cESgU@k`^MLy
z$C;D<*%N`(ZFb4Qw@e)^Ehev#F@$2W^JxWdaiy&DQ36-s3(IL)&M(;H(pZgDWrd>A
zo?I%+`h|zN12n`5?j&a>(Rqwk*Q0<vuy-6K*V$$bg?|%9alYHB*#4#@q8bd5-BX2l
zw(aKJY{41mWpZ#*QXuz%9wN7Z5>?Ysy_~IOSBhwK%eFjEU|WItd4_IhF2ftuCew}l
z`tM!0rwKbG-rMznK_yAvDro3)(GjV|NNl0@+r|3pi<KS|hpJyivj;?L<u`p|WV_C-
zoBes+TKL`+C?L90@N@gZz(QEcGQ-F91J$l*1T9#74=ssNlvlSJt83HK!0J93_!_d;
zmuA_b^LrAuZqZ_;?natAjCpec=oz-reLXH@>j@c~$A$d0Y&ksS+lE^YcG#S|uSII(
zPyNGj8sB!X^|XV{^B=yJyp6^3X9s_r2Jvm{t*Q5$Cn9_;9UCW2{Mq_{=OcXEd~06%
zW`6$H6237=-_O?nwx6xp!JAp^U(0VB*%urAY|Ux^w(-`Szs&^Vuf>V|_r_n-iN9^S
zHNRssi{oo)+vw?!zx%fo!Ebxny0iVY7x2b*_7A=Mo*D9OFIzv~o4erG;tc)rHon~x
lzwKe`0{!b+dZho4cZK6d%p1c?N5{EguQpbT{GrX?{vW|-^-cf)

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/gap/APB_SOC_CTRL_reference.xlsx b/sw/pulp-sdk/archi/doc/gap/APB_SOC_CTRL_reference.xlsx
new file mode 120000
index 0000000..b9a4173
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/gap/APB_SOC_CTRL_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/gap_rev1/docs/IP_REFERENCES/APB_SOC_CTRL_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/gpio/APB_GPIO_V3_reference.xlsx b/sw/pulp-sdk/archi/doc/gpio/APB_GPIO_V3_reference.xlsx
new file mode 120000
index 0000000..3fab498
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/gpio/APB_GPIO_V3_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/fe/ips/apb/apb_gpio/docs/APB_GPIO_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/hwce/HWCE_v4_reference.xlsx b/sw/pulp-sdk/archi/doc/hwce/HWCE_v4_reference.xlsx
new file mode 120000
index 0000000..fbd272a
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/hwce/HWCE_v4_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/gap_master/docs/IP_REFERENCES/HWCE_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/hwce/HWCE_v5_reference.xlsx b/sw/pulp-sdk/archi/doc/hwce/HWCE_v5_reference.xlsx
new file mode 120000
index 0000000..2f9c210
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/hwce/HWCE_v5_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/fe/ips/hwce-new/docs/HWCE_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/mchan/CL_DMA_v7_reference.xlsx b/sw/pulp-sdk/archi/doc/mchan/CL_DMA_v7_reference.xlsx
new file mode 120000
index 0000000..f8365f4
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/mchan/CL_DMA_v7_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/fe/ips/mchan/doc/CL_DMA_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/pwm/pwm_v1.xlsx b/sw/pulp-sdk/archi/doc/pwm/pwm_v1.xlsx
new file mode 120000
index 0000000..89d987b
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/pwm/pwm_v1.xlsx
@@ -0,0 +1 @@
+../../../../rtl/gap8_revc/docs/IP_REFERENCES/APB_ADV_TIMER_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/CAM_CPI_V1_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/CAM_CPI_V1_reference.xlsx
new file mode 120000
index 0000000..f749cf6
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/udma/CAM_CPI_V1_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/fe/ips/udma/udma_camera/doc/CAM_CPI_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/MEMCPY_v1_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/MEMCPY_v1_reference.xlsx
new file mode 120000
index 0000000..c4ce0d1
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/udma/MEMCPY_v1_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/gap8_revc/fe/ips/udma/doc/MEMCPY_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/MRAM_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/MRAM_reference.xlsx
new file mode 120000
index 0000000..fe45789
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/udma/MRAM_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/fe/ips/udma/udma_mram/docs/MRAM_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V1_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V1_reference.xlsx
new file mode 120000
index 0000000..75f5c57
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V1_reference.xlsx
@@ -0,0 +1 @@
+../../../../../rtl/gap_rev1/fe/ips/udma/doc/I2S_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V2_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V2_reference.xlsx
new file mode 120000
index 0000000..8cd9a97
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V2_reference.xlsx
@@ -0,0 +1 @@
+../../../../../rtl/vega/fe/ips/udma/udma_i2s/doc/I2S_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V3_reference.xlsx b/sw/pulp-sdk/archi/doc/udma/i2s/I2S_V3_reference.xlsx
new file mode 100644
index 0000000000000000000000000000000000000000..eca596210613e6fb1fc056371dcc594fe3820f3a
GIT binary patch
literal 26482
zcmbTcQ-CH-7A;z~ZQEV0>Z&fY%kHvm+qP}nwr$(Cja&WCIp@yH%)@*Sk&%%rcE-0O
zW33&K`3($$0ssL40U+QqE&=dwKj`ngmaT!g9X;LOv?6v&9QX%9(3MAMw3|~Ss-S*d
zNAPr-sE2p*_@@qA3InEthnpXSYDocjl$ht;1e-wW29n`JXu3$KuvMulb$H}EhFe}1
z+|wC$hneyO@uZSC3B2BD>3qNWJwdD`U@bPovbt=qiYDi-b^%UHkp70go4<vI7Vww;
z@ndkw<EHWETZB^3lYdfm$(eAF)4nE<FvrZUa&9#36NNB6Q#+#cl%Tv~HkMSIIla@1
zn-m1aqFT*%uuVp@LS1-rmjhQzkZlGJ@{xb#ryWN#gmBbnd#vQinDIjQ47o86fXr`j
z2*Xm}rtR;){Sye_`~E*U2H_i_Z>1+=Yh`UmuVZaZ=WJn~5iM=j#{e^M^@h@OpUMuY
zK`~&ng7FizQGnGEI<ul4?=z?({(fz0E&IZSjhp)>?ta;_rjVUaVzn)kSy2+odY1YE
zj@t!0a}1Ue3988d2F}$sP|)!`vO^f3AU9A!-}g5+2T>qxff!y-sDi<ofzj;@)Howv
zaTXcv&dAt`ufXb}gNP2FHIxD-9q+BkdggVP%)!Bw$B74f(D<G?0CqU<cDUwPPacC`
zV|SXvr51`CM2|5ggGlewD^u^-6`ZRUi=uKvS%>2tqo;XmjT$-|u-@kmG|6mX<HM=V
zqHqFjUK6`;RnLvpUr(J}SgxFZ`@sY7zj+Gr-#w*gWoz))RUUF<Qhf{v?RTg#S0xt;
z@wzM}AjRZVgbfh=6YOjA(d>yG9v|FNtNuW!O&cjU=VNgvom6?W>{VuQNWZj6fbve&
z(}+l?#{O`T#fX^L{#gW*vjvbYTv-tOlVb`lUD>!T;}_){bHl$9UyfLjJzvJ6FbnV7
z3u3F-Cax>0!B?S>RSS^Hz?zGiJx(gViZR&eL_$8M{*dUnH@Zlmj3Qp#on7SKebR*1
zqxiY&m&hTngawaAC;qcm`KseGpl!pl8oP0Jny0AhZb;~-X}M$_6(~tsIu_!nkKk~g
zHbLY8=b?e~S9N*}jgC8t9U8g$NEIk{7@=3%wAK}NpPqV~xniIYW;m82JgYBGyX~rO
zv%z94k9Ty^EJ|ASGmON0yD=&Ee0qI6-qFr8HSEg<p|g5->treN<CpPXa==L}X&2(T
zlC>kNs?oHPWA(xW{`jE9%rA@9$FwJS8E2dlY5s7m-|W2_&qrE@T7P?M!$aKG>bs}*
z{_A&*_1#;}=Jfv>^G;T_X1Z2ZW`BF^pYh+ZP-EFgfB?45Ev>VmsrNHvPhs#+uK1s|
zdq9L=*wm~91QvIX1*Qv}a{iox62ZWqZ)BC59uj)DfrD`3a>H{lNb%|oe&>|!cv*N<
z%Pe89m?DSosMKH<$X~*$P`w-<qQM71<c9JEvafMcDIpwPEZj5USt?Qa!?m%=E?~^c
zDI+-r+He+dBR9D>JS(MVV3BSEQ^?{@d7w3yjJXdX<M+oD?pN|z!26DGyO|eT2^@cX
zjz2-VNTc3VZxIYJG3EUk%7&8-AnGE+{{%1?=#O*yuLust6H1_B)<Nnt#{5u(h%<^|
zS<61`?5flTTSGT`he+}2yt|Dul#MIvnRN&H>r2~nMFNm-Uq*rbw=W<5U%vczFE%7<
zSgkUk1YSK+GhU^V?UZ>#paRzl`=SCCtSTDBB43;8>Ze6nu6k{WJyYP4q_Q3W1z$Y7
zOo>hQSlwAR?GJ+G>k`=pd*~qo6KR3ar2gEu*+nz$mq`@{JRkxJYWF2_s(_!Uh^A*E
z)Pz~brwpR0*JP29e}Pt!b0Ahi*b%4Lk2S>^Z7ESgGR{T=a2=V*HBg)&H9%ZJ#=5n_
zAc9GO*Vw5_LO9_T1S-PHQ-*Go%U^)O3_AHm=vS$vb%NA)DRYTj=K$qK5rO%jwMdPA
z<tQrJ0wiHi*a%;DwQV*YY%3M+ZCZV%^x{1B(|_8Td~{o%>xV(LqSe_A1K}q0h-a{<
z{IAD??R7%cN_bO@V#Cjd1e^D4GW){FxHfV$P~9^GccChyrM3Or5Kvbi`fAnEgebeG
z?nCH{=u{1QB!RgV3QrlhlBM7M5Ge|rh+-5dOe+AV9QhbVCYc8D?R9%qh@|lIVf;G%
zF}v~T+17GoSjwytHJC%*27Wuf_r4&`oiDO89O)KxhURo1Ei2eq#M`_J969lP6k14J
zPnct1W!#ld$oc7jCF=ab9rPYnTrI+-`q8DzVt$X;SjDM;tsNkevtmt{`KzQSH9w7=
zz&7eZ%rNU+sc1>-UBSj1V@<gdwE+mj2!hjIKZYTeWM{*R3^l6>yqk6iQJz}PB7$pD
zblzSO$`4B3)Ut%RpY-Oq{66!1pQ4+(*{uRT>v=k#*2N|n<E;8LCz0lYKJ!0Fl~K((
z&EqyHCJ#9-limB9gW*H#yaL~Ub80YFVNJ=5mmSZM-d*_GZ@jM(X)rDQ5{vnW8vL=9
z1rq!;Gxq})2|hMbMa0<599kL^a)%cL!YogSqdaSuGrX;vMF`to?@uCb7F+e4M?u_{
zANK)J6+I1=5fh}FeCo5jZaJyl@YI@V&1#8aSb**t9jbYoGNn6R0ySvUQS0#_=Z4hA
zM}Q_v4(s*Y%1~9k;2yWH^?RtNP193_MO)LIPgC5mM7zsZ28c1<hT$38-w{+1N8|<y
z3;;0t9bx=um4*G+2(q(xF*mUL%R(0#YEi4~D4ttdhzA{{gc1bQ*{AtqrUeV7t105t
z6_11@V7X$u!#`;6m#T2>AhqovVV1YUsbcNU?IL-+ItLY7vkXmi-NB24brzW}q7qHK
zY5Zl=Bis&~mU@CBO;Ff}a|wJfk5lYqlCxgB?4h}&yT?EP%n_jf%rKE-9Cfi`39$p3
z$hiA+3<n#6$YN>V1`kFMi4X)srBX^_NsifKn;;k&cBM(q@r6PY`_I9|F(?uFeY_(g
z=BzQo8cqfwLLN9p1EP=^=51Nfz}&YHCs$n9OOPEqg=Gys5fBQSr*ip23W8z5yB%t4
zC!nJm@j<CD@`&ydhL%{P<l8VB?HZ=IAZ7caq^(eQFyX6ZHcEI3{|IX^osOk>i>72q
z1u9+h!)l`o#L^-7Oz+<dC#5Ll$k7kp#la8W>uqR4_YS+wvr~|5erVj1d=XINPbVo$
zyw+#r>q-O10FH+p_N!_3$~emBFv#~{Vlrq2E*YXoUYjV|V?tpFA;ub5u0m_wc*Geh
zG7L-$jTHJ4e?v_(a#gEyY%aV0fOfmfps#!ye>i;0B)?bsjK;#@M~N}4K1DSlWlTXF
z=)o}LyQRHK$s?fjZb9<!;i)aC-jeKwK<1&qlRl;o<bVa&g^{<d8y6tfNj!657~S!%
zPZPuGO!@8gQ*PHoWKeenvCB%|O|K>U2}@MH<a~+lVq)~ka-6fY{_65W^>fm4XNlSk
zD%Ux6v%Hl4s#6%>k#uuo^sPW7aR3(6P9U0uo_UBTZ=riFANb0=z71_;6ueeH7x-~E
z@sBDOh)d=;cr+GeQM|;pI@t<Bg54I1Iq7>S0T>}&l3_vf7HlG91f<}Nv~KF;*I-xy
zg2u=Wdp?np>s+^X;8!5Kwvwm>k4$tI(hk%mdzko;pt6KadPheuU%MP~@~t9<Fi;;G
z0<B+qKjMh0*h+FlV|48z`-+2&YJUr?f}*;RsThWXugR%4NYA{b8Yc#BIGiweo?i*F
z#8`|;zWIur&|EB4YN5o8Gb3mo`N@#fEQ=f#WkkHNIDbCY0xV`DxBN=V3G><I__%Oe
zu~JYnlL#?rG&gXg;Rc^N?@*j9v>28*vnjerL`y54aRrO<1eGysS3u_4)kTnbNYpwP
zGT&l5sQzh#WKn2J9-Luq{dgj0w3t90xdTI7fMMl7`9{uUjWk1|VJQ{JbsQ!W=Rzdo
zS_Db>w4$o?NnBQZgP6->pF6HxNU+JhpY=idsr+@SCJblCId^h%s+2$C4B3X~u#Lqf
zW{yjg6akUTftj^wQ-mcBut>dNt)DMO_8dOZoe%Q)<Pqz!r6yPz>J)(_u?i^zQkfO%
zP`|UK8D7uZvW=|z>~%HVP250?CaFg)L-2U9MvdD5y+5xkipQCHs5Gt?Mx8QC!6xvq
zt6fRr4u%I?qBk7+?3c0|EGL;zu?npLreW_^|CVtzgRpZ=HQyj@&k)Mz*+7X*q@}NI
zdQcJ&&%jMGSGJ<s2T96Dr8@D}ngNrgk8bXJ$rsPW;ii9@#o|IH<IycFkI4Wtj%WfD
z1EvNW4M{WN!87T2ImXEwh3XX&mU-aRUvlkLK6!7#vP>|i{D?D<DkGHFx2eR^f1g`@
zrI6`J@UGA)16Gr#2a^Jym{D&dGl!pONCcC-wIF2C%ohbqHH~9|Y@D6nPEk)bN!{2x
zBOiHXM2*C&XVDL>lZY|!zRgH+=b8&1@#w#iQj(m#TKL7P|HMEa=XF^{Fm!LYSCLYv
zd>D#cQS)pobO4=q2Jg0JC}cie)%7&qMIdf+O}!mB$KGSp=nPc^N;$$5r<iV$cB7LD
z_M7@~E)erbkZG`M(TiICGLZ5KL|)#X7j05GaTPmJwMcC>xU5d6!lS*R3Sj2b-C%f)
z;oiPIXUkAfH~!>Te+uEqo*9D#FXmy^J#;HJ{dC#EI;oJDnZc-wS5$9mox_CKBSm>>
zVP$EM3rcMF3`z5rh)zXQWW~cn(d01=B3ZO&ROY0B5y35blra~L6|C(X6F6{LyYZz3
zY}+%IEZ$h|*E3cr@(ZF6!KlE2yQGK;-q<Mwi^9-c{aWVUGZD`_m%`-I^CbF`+o2lr
z!OidheTfLaod#m=FE-OH^qs@jMABNa(1=5Xmz+$gK2`NK-N5rBz^y6Iz+iDI!`$M0
z-SU#aDC`cdD6KUj9*LnR;$6788|HZVcdmTGXLp|Yu42$ImQ3<l8M<4J(^epR_1B>)
zd|7H6oT)uCV?0lgNaES)MT*5>qU;~R%#resCu$!~dMj0IP^&Xt5&+#FUx0t5upRiF
zV){Ff42bz}Qi$>Y2a|Tj1_t(a^#5Eq{+W0x{kB_Uhv~eknm(SMt9+<77%4fIS}bY$
z8Aq1FZejE&{5yUCQmB-~fbHc0I@XorA*T{97Qz?58=j#1zAq}26P$)*$NU5gdCP%e
z%voyL^Tg9-^*y0EQX%*t*fucf5<2lRXaWBuCd}xMZaEHsw(Uux_=0jKc^#6nsFZUA
z<~WMFf@qJ-IrksvaND}#T+QP*yDEPF7PKAlcPKD=sMsCsOcqqbQC|p&7@#KuG1HSu
zIlUb|cF-KCuqiI^CTKy@z!t2F8?-X|h7@J#cR-Mh`X=!X#~Z2%NR{bwb|CcMPn^xG
zAgX;7?xfEYB43j+)#>>7Aj<6Wf#T37!?E~m)joklE=2Dl(eH^2Fmj}+O3%YlW>P$W
zk_a(3{az~9ngqk0AWK#@Ij*7sj%pG;?32>t>ujOE2^YT`_Uc83ZG5mw>*2Md!lXRC
zJ7_ctA&b06%q;XGC>KDQr3xLsK!NX4&f0A?Etmv-I=i1l_I}pAS12HRglRhKL6{ji
zpk1(gEfPhXon5C`81I_pGgUtHIv|L`H$RZ!L|w><csAug1&Nw&-*}<dM~qO4`X)jW
zd?GK_`|8E4RUFqVQJ$-(HXVBBszw^qiDm8)?xMZ|5?qsxyBE05;0(C7ktiR`!hVc!
zrM}(~z!=r(#~3?#;c}Yi^x<)0@dd?^7~AX#)i=YquJTJy@qzb{gzQm3y-#Poh&f~4
zmj`5K_-RVK|EY(FJ>klnJPcbgn3jdc&3JI-4AHx=V#o^Yel?iBLv!5}fFHimWy}f?
zLjiyEz+|jme!<NG<QWP!iksFygq1T+fbz8W7ppCg2~}p*0&inY+gfdE)o5+vw>;~o
z{iSV+^J0Qs{nJ8X39y*>$38^);=^M#)E@f-+-jfFiB%a2D7pAd$?R*o96~15M!IZh
zoP0*qkv&=wCw5s}xPx!@(vA1%<-D4u8DDa1m871Hc=7NwVh~g(e(94MWPMU)dZK!?
z@+3;G*|CyJxGj)sCDF<ha^{6>R?IRogM?(n6S)nNh{X<mpbVzuSfuyYrH^CB9@MUz
zWg&Bf0RRR2eVNYr!$(a?&hw&*`3QCX0Z=hE>Z>nAi9JV`S!u?f%T>+S3U1qrYWm{J
zJe{k68d!^1?u6tGVBly+UjV@2#_?2WQUo8lEz$Svm!aLk#Ur01T%naama(n`!H0~s
z5l}3aJ{Z^DROQ!D0*9Y^%e<DGoSPYOza-dLd`^qlRtAis_1nofHxIMb$k+mT$jOBO
zf9Q{5V7Q<5Ke>F~FyM46j^3?5J}>-KSh!j`{J3=MTX-XHb`(8=t3-)v=RcnkX%8y%
ztBw<<hnP6xd;r6UFwS`47L*Lt`^1Ma4@+>}^XRSadZ_pW|I04!AAd+OKmY(Zp#BGT
zVgG;Z!iv!Oq^#{cT!M;^^k7Y4sNQ1AxTk_OW@6~-Co0pA0fGS#ulw~%2he%`9IXHz
zt3uPc@qzZ7z2El~n!^+m3f1}8E4EG8%M>H;sp_VM*XTvVozHy8Vdxvz@FW=jMEF75
z0`XET&d&@4P`RjC;^1-cMnx?aupl_^-zPz+AHV{0FrwT*!rl}{btuBe@I)=qa)eO1
zKcyX<n~m9m_(vYG5;vFx#!OTzp<YQdbs54f1ZtEyCQAs;1U;D&$d2V#4DgJW>CY<s
zemt0s`YbZfHg-u{C`1@)(OBIJjUeT;X=jxnFN&7p8MaoL%&;*{C`m?(68mV;gx%Tz
zAgsUz=)JAj!=`xTYSWeaK{uNfh(|<Y-^g(CPg1#iFfnP;e9zxd8v>^8TnJ!2VxL6g
zl`}B8IGLq++T8q7Q0oj9w%*SCj*m?9wU5n&>41gBlHssA;|SY1<IkSH0Cy=tnE}Oc
zn1;Ms7$A8!85*Cfroo*9(z!MM4Rwa-xB<@0WPaGmk1LEYH!Q3_D<^sdFv^W)4Ur>;
zEGgx-)XQ>n;=r8WH&`spo>0vH;TGZ__58XuOBKiMvmjK;k0$Ke%}T_nzf+I&kDUX$
zfFar`o2&}5U_=U4Q_qmh$3}GVr2Sklgz8pCN#5?dWub8%y2G4#BgxB*G3k3#+&;1H
z>jN@7WA1cWQl^Bby8>~*WY>MCHUYFGegCvWCC$C)a;8<8uXgIKH|~I$rIX32N7siN
zM$G2gPGIh~E_Os-xwmaL3h%%T&~hLfBERIo6i<RMrQyL%AZb>w29I$>pxNwZNd{KT
zWld6go-liz)Vlyv!non%m!3IhP&XyUpJ`YGz$RovWDooKrh`2=TL8M8McPr4c%Z54
zH3Bw}*v^whyGz#Lle-tiWYuuVLX4LWg2WBXnlqiKoCjJnUL+ujgnfc94agd2zgMKp
zLahPFKunM6oIky;&s#s65y9VMI*vjWV?#>v70e1tU8bHIC%H+Dbu|`c<356~3V=D1
zTbM_ie99no0)uIji$Z~Dldm*HtLj3@%~8~{y(7Eq-Ro?>3|l`sPux|JE__V**oKJc
zru&dt2pUvU80^O*L$`QjI5#=Gv2M(xOlDEmo=s_w2uezJU98wiSkih?6bS)x@2`Sk
z*q)BJaebX}rH3#hx?El+-{V%EK4HJPKUE;UegLbxL2dLTIMP#%dv%eMH@D`e)qCpb
zYb}NFbYlo6jeiL+=M%hjG*#0o?M9vX>wHxaf587`1Fdj^sp0QwcMHV-zy@r8*&yNH
zVvWwlK35LCwmHdDL!();I;pjkP2-SS_8d`Ku{AMI4?a2iHqLntb`l5=03HC4M0`!N
zQ=FP;|GEV1ardPjnj=u1w}iI~mpi9JPB}s)f>BJ(7Auuj{6#NXY4!GDD7^y!fH>+V
zxzd&!t`y~FVcS9M@$LNmTw$n2-K!B{ZH440)6;;?EN2#?@dgOCU1<jAKe0GlH}5if
zg*3t4D3sP(O8GIDt|l~GkVPa4IyV96+m0c{{nm@w+?%=&6+eznQ+Rx`e?Bh$uKIB9
zpn>=&(nz9y(zCY1H-^o-&e)E_smMUq0p;O_thBC#Nf5_jkWs#w1AFI@A^FK9{QM_+
z*N1^-DD~@Rj<)Ej8wo_;{Tdm16B=YidHV&JP7%Ij+A@rCd2k>lWymjA+u%*<iv0o+
zN<9}?aTUCJNQj)LS5b*>&RxEHKcdkljB?@0DMS726B;ab*kO~Ss)-}FTXXv@??d_S
zr9k2C-Fx%7=XxRYlw{TBGgk;}i49SA*=2(@o`TkTbJf85MCO<iqWKq4z0^3aa_G|Q
zI!XDgEb2Qh6EbsO1e~E>yjnh-PV;Vc(<l4w7wfw`gI?Map^L|9_>zXWg~XshXrqsB
zd-D+IDX+k}qn5qu87YWxsunI$C>F=4Zzu|=;YXuzRp3}E!<|+s8*VSkGFJ@0BEh(!
z3DVRD2}B=-s<G7<4u^S6pV+=L>(nfBBrwlCF;5$u>n8t{+wn4f_RfL0AH}%tU79*L
zZo~8p%DwKP$PLl(p%`aWtdKpf{W||poMurSgIUNVn(}Q-{qP8hEf=&~rk}niuKg;1
zQQY(nP4KLch?qOB{UX1SfG-I5Jy)_&jRU(s3QVP6;F_a3ec`MXRdgmTuDrC9XwHM&
zbsVvT$v!ybf<>7*gSpxDEMVChstNV}<BdnRh{Oc)^&0oK>uRzm{kF~IJ$93=1N_g*
zzHTj7kqe!&`>A|6>q>jGgk8IWYxNULe#(hShhLJ%AR_^@hH@r0mG>^As{xZADAU#~
z@V>JhuB_q_1QOh=g%>|jnI)2y1HszxQ_l)OQoWWgsOW}&8bQsdC6iWT6rjThhVFOa
zJ3IP5`}Svg>zJxm^ZZ^bT(8V&OGeEPxj@*cWX#aG+9eo%Z~n5&i0wOOaM^#5AItIS
zoYSr$y;?qeF8)ds6fI~wUlQnG60OXz_N+HpvwRcY<-~fF#fZ{&)|o;zjIy>9Rp;B@
z9fo6sMHeRkqP--zi95s%`?;0`=IMlTK#%|DCXc8zt0<j6dnP<qfWG~p0dGA&lM#b8
zI_>vRoA_Cu-4cQ`_C0A^GfZqco8Zt&J8I%qM9wUw=pX*`WJWNsEY2G}S$9r2(ss?;
z-0D2^{8eMv-(kiBAFk#wjUT-2pP+wPC-3O4oZ&kLQTVTmeg9#G!}^zXI?^@lcG=Os
z*Ugn>*6CGZdD>znB>6=fOO0k5PEtxze}W5IH`M%D6XX0i6Zr(9>0l*SgSDIK8yblz
zA7T`N7e?=L-|Ej(PC1ZGRgYZh$BNRg6-|=8b?5lpJA2>ybdE>YsfF2Nj!D{cN{RAn
zd0iS%OZ6CAl0zd-AQ+(^I?G-5OqIGDP_^uJkF_+&-TYIqLPj$`ckYsE#e_*$#<SWl
zZ~5oa9$9##dGeYvZ(mfo%$U&VWY>T=E>|jcgq=p=>CT~kVn`WX5n8KuhAI>~<s*?!
zu}N7c{rAHrt9xQp?X#X*hnBl!S26l(Q;{<I++kD|U1E%B4o-qBnR3#e)=H6ES^}YB
ze^!k97(8CoX0Copr^m=FKV7IPP1w0mX^mQum7N0sy-jk{g#!Ji!OX2){O~)&ZP&?~
zB-U1$j+`Le*0Y-7$z=eIt7ciHS7MoNQY}Olo<aF);+PZ@JiSo4s*C#;SHTTkpIl{c
zQZvO{_UiAt#|LExiln`KoNJW>i6#SVHpa*?K#V9fgL5wh;7V@157D`aJ)-c1>mOsB
z&Yx}%N3UfEyk2lyb4jM{sZL{c$CQ#?3G@jr6;QH7B3t-PHVX0d;hSke<Hyl#cmbx>
zT8fvq^X}qdL>uvd3zTZ{>UH-)5>%!O+wts8iq>(Z6V*I}A9t++dGB5mklwR6jV{S0
zT*|KUEabEHPLDXhET>9c92U#w>U9dFBHaG?DiimRe>Q)lv0k3?&y19L{g$$6o`9DM
zaHv-w)qk=__N)T4M<!kPy4&s8KTZ(MHK^&tu`?p#nzBhApk2FlS<!Jd-ON91o1f$}
zUGNxWZ?fRI1|ok}F`darqhQfP{`$IV*vM~`J=NA-k?MBeaqV>ke$y+-AZq}2yO1;|
zYd(V*qa8ZXE7>4xfR=AVMw{<bclgjN=^$$Wm%j_yYyKH|IVATcY3k*5Tccq*mGb<+
z5C(NLBuD*xVGaIv?jF5gpUJflo*E$J>=096l~<mM6PBbtapRhKflYUmBXcKn#gDro
zwQx94-wEZFSjAXb2{IT{3`~<oUB!D!bx~5M_Tlhi^5{B{;_$<R_H7wNV~G#$45Y?#
z8Wv`EBO4Rq_T6%vHdv<;jX8*qkL?()p>SZ`50IU`zNEKSuMd2A*?gCS2OF;H&Cn@O
z!PxqgV2PUxKpMK$gpos0Mh?^@+K9lv1q*9A5smqZ<P@^i%(pegJVFwA-yw2q(7L~6
z2LfbhW*dT8d$q-#II<6raC~mNyV0KA7f3{A`}^5|^*JDWB+rh>^85f1ZbZbiai4>Q
z-_GqrSgHpOEW}LhdTt>MBWpmoB%vNL<1ey3nCP4NpciSfJp#s6(wEhoXq!m5HyD58
zERm*SO22Rc!o6gD_NB=LH}L2k?kv{J>2#aO$rO04DRu8avpt6kx#{M^X0xJW82{rq
zFcyPs8%ksK(R>?3ET0+YqtEgi1ndilN^U6ZDIDhuCNnU8d)92q$p$XFDgC~d$-%tp
zZvcGV&D6x8h<Sa~vsqT}AkQS2|FJo*{9yHzN58Py`D9V`4PqKV9b_OH+at;Iim`92
zm8a2sLryas0@ekE6-A0+e72hSbUKo~2xM!J$dY`)kF#~VBJ-JKu3i;S)nkHs*UQ2Q
z7KO4L480iOG^SrJttGF&Tvv;CIOc_8&^XOS5z_;a1mcsWLVR?fX)=(AWq^JRnu4<$
z$?1}ahYN;yXb<!S>i1BNvVj@+bRO#%gW?}IdL!BchR*PWYMYS}$1-S>=yhi^9{+i(
zCN$c9MSeP(BB6l2e}EUDc0oq61>z(@$fNi9hLXgxYj@)$mk|Wc^KCH(!?ya#OOWWp
zhX)`Cn7PIwMgzafK@4CZhv*|<h!HZx3TTTG-B$!HM+>n}h#(<B4u%Hj9CScJIs<iF
z3jY8jiIq4uJPiP`2l58-;GgOZhJ_56<MkEi)57{uKg~u6sHe?Kqyjph+QM~ec&diq
zAS*(^S2tb9uPb2cqlWy2ksk%caVWbe3eytMy?`leJ0U9DlwZt2c^Zl0uq6zdL6!7m
zjWr8H{*no20+!>2-XCoQaesxqs{SeC0xscqBZP|r0!F-z)eSlY9zNdUZ|--jMge;o
zD9>Q3w69d;^s3AcLpvfV>@zaFgb4~F3>YHItLq=`H&PsV3dcW16#|bLBu}s_!+u;w
z5((q&Q#|1iESdz#1Q+f%87v^C?Oq{{1h*me;8|muW2Q017?Smt2{Jj&HLEO!^9lxx
z#6)=Fup3UilP%yI+3hWO3;T`b*9C~Rc;Lmlg(dgt2P9ET;{OK<9({iriR=#?6#ETq
z6Yz;6u(>ledP0G9A7)GUN1TOiv;l^khXo@B#K2T;+mqT&>}!LD5hmH1{-%6lA2K=V
zh3+8tJ~4t7W1<s9;GoVPZ+&1<*OhL_UZ3xl@)AJ?Sr)kxu0Y6XZ7`7F^h4$&I3bYa
zS$cm1_W?wG;6ey+*yBOI`^@^-u@qen_rNJAr^*ro364BPjLuho9(I}yBU&9f_H$r9
z{QtJIH6~}RL{pS5Sxo95t5S?{(;YC8vTVFN+Pt>_BpW_<y&o_*n}OQAKu*j6qQk7o
z(Oe91>7Bhh>y18dhKhR_4#2H*-LqDv#<@6VysXv)*#42hB-pJfu81-E0&ecOkjM84
zut$loI3r*~6xiP80O1g|KENy6$Kj&2K5_cM<RgKsrEV2xC0P9}7Jk(T#2uyx-K@#s
zAOoxr+SvDI83Zd}e6_H?`q&_~uu{?s1d|rnAgygZGi6|a=D^+{=6;{J?-B^+e*ccM
z{6Dx_*h)>7Z!-WS+SuWxeE*JGEvC!QEagjAV}sC9`aiJdf-S2hL0BbNpkc7@W{|89
z7<Yvdj08SDiz@oDH<=@dvNpdy9ezLUhWH23&2p^hN6-SsXAA4Qj|E~2+o9MOZN?5s
zypN^6mn7890wCPYlB@{a!vYa&hCs4JAX=Fdk*f%M<OmD2v9^7>l?H9!<O2!W3|41K
z(ENYRjIcoLW4V?E5-wRIiQ=V-34cU*PH6MzegmxkdCxcC+uZRaSd$f5#u^I*J|E+$
z6$SRaTQ?{lYc@unIl%~++`I<1gFhk`Xq6RFh8imb2{u>WdthykHVO{z7iQ>;SAr+C
zXrm8`1G#7;AiRL|i$&HN>+&$`aTiEeV~)i%A&aaA04FI*{+7nN<LR)K7Nx9{#XLj)
z2ZMwI(UB4~YikVO)pY~xf-j%Hk4c`_XEwp!&@f2@Z)j_sn5hmA%uk{@zYO}uKk+E=
zYo@;oW>f<YG-X~a>$9HT&`zqjMsquMY%&aIqL?XrpM}W+#^D;zofG~b(vGtgK3qz4
z1+3WRV?~y2M3jdtojc8Q(al;sh<d;+xn0#yEiM#_9WVv`*s^u}iV!JdroC31+lZ8*
zUz=fFA3gu^N_gfW0N2Q>D)dJ)9vkE1v(}}QG2(0^@6)uA-z4*r^%yg1v>yJ?LY~2E
zqPxb}J|Auir&^sTuCvM&VuNHI5p<p|m+QzulI^+yYuVG=O4OA+4qfL*D$SRw$be;4
z=?o(@e504@FngyM+d-j<ON);@QCYlQ$KD0V+D?i^o?O4G8{L~S+6gNahjJV0!rsrS
zK->CoCF%h>%2KdL4^u5q6*?=er@O~fA`QATjf(ja$7>bta;8Q4D?EJG!tW+xx4r(e
z2>8*wWb^Yo_^$pw-1nb%+y6rV&hk$Ho~mK@z487x0C#rp+P;c{%b5#65S=5FpLKM!
zazvr=EgHNX1xkH?P1v`x(au<5?hv(jnJ6RX7O5?pn|aGx6I|0v9U|$Np76;rW7mkG
zkiw_GuX?K60@fJA6eo_4M$tN!W?$Nh^1{Z2_=vG$FvMaLy@U4XQ+c#xA6Le17kcs5
zXFrf$^tVLZYr3~dHbTi0{hVdRR1MsLZK9BR=-t7+*yCF~a}FrdZ&=%nM<qic55Bp+
zlT1H&btZ9Z&RgY_!YIrV?eEjfBN=-C6Nq<%R9BVaK6yEUYgLQ~Ka{8QGPWm+a);Mn
zZj4eze-D4y7F9?~B6mYO7}V}ifxF906!cRZL-PkmQurl9RvRqG_%nbb<Y<|v{vK*X
zUK;y=i`q*74jD<xoyo4?D*R_}{5&kP=lb=u)phDZA`CZ;P4C;FY*E@8?r&%Mv7!rL
zG1DN3su?;RBCt*T9L2Xx_yd0F0e|xKIQ`rxNGYTrfUS*4tDslicJ>!3(HFJ>NWVM^
zb?Ps9#<Y~x1_ZaV$!p{86n~-qx#t~*pCNIF4WSrVoia%5mtZ!QJ}4*w(?7x5wd*)q
zBx1sc(9@^R91Ax9q9&bUPnh0che%C9Ns>wsVCp~Y3>F#tqI?lxz4+B8WmGXvw$MMk
zwxlRGp+9>^Lo0hTo~+lCA??o%aewMWwc*^qvwvIE9iL5OWzb6&NtC|Wq;@YqdBiGp
zu*Knqgu$JJ975c<6S33H$~9MuLk{sVjSQI8M295Gsa8-2%7Oi5u@E^+*Ks~LR@Tw$
zv(ub|xtwYBQ}eiee3h~SmqNm5J4r7I_nE#9PTcJ2ArJ2NS#@J$1es~4&swDwrxJnZ
zDt#Sm1QjWavG}Lfx?zTuc5eXi7R*KWlg1J=&0fJ_;DOSk_99;md>ATm(hSNEW;|Kj
z>0))nGL1=e$C~EU%#?JUEpDjXXl3YnbCQ8YH@_$Ln6ocq8u#E_o|>!cij}(;IH#O2
z<z-KE*Gc1MbiTw~9^RNWR7r8!X+#%|85HYVzsf@-=G(ShObWU5N?zGz)Cs~ED|?|Z
zIg~~rLuEVIiP);(U%o_TXs|AL^CQ|BVqjrc{Z*MTN{H!ekdsR6Nkmn|a*T$nHsS@t
zjVP1ZF|mqFGWq%oiug0_((7UTB#jM;q9Yw={3KgsxSEfcnzs`#qs`_JNwr{Ptjy*H
zuo4$|&Ah~@=oE4`4~P?dF`;8%)}W)S9gWi4wwoA9z}ryqA3D1LeQ+o!@<rfu!^aT+
z4;pI-4c=RDPQNq>seXyQXG^Fq4kV=xk;FJAFOx5^ZGb;h9(7zAWxOd;Z%wEfdfe(L
z=i_pusnyf%`LL7(jwsK16#@>czQSCj83hW4iA&2MlMi%8oa#s9z;jQaJxbO7C`H5Y
zwGLzlwqv$;3#gt`>mu#0y_{2PBK3jSOpr&co-I1CAi@kTL`8?+jY{RC^+s+DY86iH
zZC!#N1nB?!gB`|o+c!MY+J^{L8Gi-`rKG9~ptqpk9yh%kwev?MLT>?#8xntWJgyy7
zNTjBghhW{W+_GP}F8DJ<=XbBA84B9FB)jW8UA;?RP0fHm<av&%712{)g|;3zYleBt
z@)W_!6wEsm>{JRa!wO0TCK*$e1(N1knBuf<bc|Dnl4%4!qN@}%MG8DeoI0d*fXV?R
zvQHu8@fUEEaCI07B_1Iqj-;48A<4Fx`xxiposrqms$m|WH_z=d0sjCdyJi^Q%T4Gk
zAd+p%^f9(0CvUzY^npnI_%>_G=CcPdCd0Ef@#_d98r8dGNlcjjAG1JkOf<v_46tfO
zgNR=*u%tE$^8_zAS8{w}%J?P}V#7O8AO$?7rjR2HLK5*?cnm+a)6rPkC`ni1aj;r*
zZ(`;6d3LyxK*tIhn?>tz<=4Xa<JkKRq%p0ecGGXX7ljCCalBgERcWs1yVk#4oL-(_
zyKrF7j1oq%upP<<hSqT>WCecV88Az&SSXG6ff36JT83suN%qKF{Lxhk=p<zJB%>4<
z0V#r+TkQG5lSiwH#D@v1y(AaJ*W0uq8p|E*riU&#U?EOv-!=K8a8cS8QQjE(bBP(a
zuj1=?H5CDj2WzolU!%|<*iL<Ls=0Wy-Zb|t`A|aP7td8A{Hz%L=;YQIqne9a(xbiP
z@}?Z7Y`@*Mr{A2~FWXES=0ji+AsY_jcv%!CjkSYksqvqMbGdTM<5vQ{N<6>vXPzX-
zPl=k)Wamq<tE^)shLsfN>||dgYwFWWe3Y?eB8*Z8bTcqulL`%lYE`Tg9VT@>jclnJ
zC^V}$+TusxQj<#$*C<-o+1^&21#^ojg6{myH15WFYm6(a)-rC^UcD&8zy4XwvTLqe
z0|N&DI3f5SwDiY6TB@pHm&T6bv8B~>-N}lCQ9Wc+#FBO~nJ;NLXKC~pfx%%Iib$>B
zHd3YK0m#oNv1XG2jvYy-{G=W-_JeJVZR;_>PB4Gc#%0ep<cPC)eVc|p%W8cp%hD@K
zqo~j%r2v#}CgRQ4^l9R>=>RgW>H&`MlmXnpWABop0&UKuV<pE!RoXg0oV9j9KTFP0
zJhR9_NG3HT>~R3aRg-<A$mK*F9{QI1*R^Asm5eW25I0qcJ-<wh9GYjxSlOxu?EnmX
z|H>h#&_3{_%JN!$F(P)^tkHe&@sW7=ob<B~;Ka3kLwaeL@)(T~({(vJh=tX9lXlEA
z9vdRs*Z#4B+0Y~<J(IgDL2@oEYD@gD4A&s(rtqE|(KEbf@{zi>c0rhe{p{|p8<U8z
zCmLyUv3nmc#2#AS+auht4>${xv)DrEsABE7ymGdQ4<9u1#G#}QWI9!N%+<mm-&>4j
z_hjbh7@HQG-<dbQFa4-ldJ&<%M%@mq>yPxTd>GA>)PrwBlB(73fKzjmJfUNf@kXz7
z9zEbO3@oEfGsuHl9Q_}z?jInqnJ-iaYEnWwoRk7lqQZ4xGT{3SQXg3=G{2VV$eb$h
z*~T2H8&TK5snBU2t`MbZpe+trm6?^wNcS|uq%#AEDokl-+PKDKnhxLYvF&<0@8sN<
z?uGP2ZYG#o^+dFRI=aL7j{B?+f$=V$+yY0Lxb`r8A(P*1P$mq!_3Yl0jkH`I)uyT+
zaGa5?;B<My-wD#+?(px%eN!lpdYs7gshH>z3B^oWRgv6ngPYCmiYYh822KtWej82F
zTckB85+pVa;Bw~jo8yLo=?#(Zt#uxv$%D2t`7}V1U@;i{X!7YR1B09BmejTYg2aJX
z?=s!)#B2sxCchh`ez!TGEfVPzz#@wf8tcc`MhgD{Np_dD10>uGLWT|rf`zVa9fQU+
z0rW^4tL?phzB|S&Y+)!D$6E|~i9Me$l>Y|=tYHP9;ktC5KTg$HHVt#0KTOqF1{%Cr
zNVxzlWu7QZRbM8I#<Yfy7AqS~D?!y<E{xXH&QH}`7FgIsY!}e-j#@dkWkd?72Cwap
zc>ahw+Yhr5cW=Dw%D4E3@}Y7;@6T*SglW8nO__IPCCEkzfJJ%e<cI2plV=zcaBG(v
zhQ>AT0z8!7E>3<QF;UD173=~=KmkTzbxosi+j{>%e%`AaoK&2I840xp!WKZ`hrt7<
z98xwKeG5WJj9KLETVGvf*Wa=#!>jyA3?!J{2P}QY_ld?bqF0&>SrrwMLm~pN?v>Oi
z-UTQqvsC~!VicyP^@hxB)ZUDo^u@2`A}oT;K1t-3ClCSm!2);WqI&trLER*HYyE^c
z+P_K}=%m+>FrWZ^9N#D@W*^IZb>EII9Y{gyN&ExKX-RwpfPgfWd3k^HQh*%a!lpvy
zGM!?a$Yjkruz=KW@rwE%wdd)Z1`ifH5vO3~{_tfTISYj_4*7nUSSnHOkJFfNiP%qq
zk+HK-+1SKN8PTl#7aHSmSCR=MK0W)u{p5EDI_cS1e5jKJkFD~zh#09^wlhyXlvR=;
zg;9C}lM<9~L;P|2&Vl(>u`u9bkzz^5w<NSDKvSaVTU1;|`C(S5na0uk$#O5CB(y0&
zQ^P2Ki}gdli=DrVDQ-H#cu)(Py*mfx_+G7;w@SH2MZLmK)e=OUHodmE3)S7NZtcoA
zUMJV;f?1<0QGw3}nix+z<XOt3_438)OBR(@h;M0HjakC3WNuscOpDFEJMYlV5Yt0|
zt5wF>7#BsGMfcGdMF>=^Q+o4G$h2swW0USXktWoQg5)*>E>jDqH2UTR@enOIlYdIw
zDyz@dtK`KJ<vtWd22Z=|!AlruJqw6u+OgUYu9lj|DCQ~R%Bz3Jt@qN&wcm#X9dp&j
zrVIi4H_JclGH3_y->2&@gz%|~#Hj`G?vzP37Zy~d9n#`bZzoTN`aZ>+Z4I_w!%ovm
z<{IrzIM*+@5fKfZ6+BmSZZm%vrN!)rJ5#mIp_0Ytb2wxOMBq7ZB8uq~*N<Jv$5?iD
z($>+pr8jEWk`tFKI&D@LsO@oE4K20XsT1woF2c08_^cj?m8Ng~)@-7~t?f~qT>4{<
zn6jl7BThcnq}J$2ii&LigXP*I@x$iaa%=&~D8;;}uA>mQPT)kg_oC((=1+^S37rR?
zzZ)?I)$`zv-$%`;2>%D|V*HnOS$u03!l!4K@6Ou_!A+{oy4c0ogW)Qfok<nb)4#Nf
zT)*w4iU;zB=(n$p5zZ}P;6klyrbdp2Hu{z4x!qZ?Xu{6!qN7oyMUJlDT)A^gLzidE
z7k6z%D49^|elu^=BX#My)7TaoxkRV(PygZp7?g#Ij=cKzl&P`_xQjT`z~2hhF|=fF
z{<ZSAj8)>kvGtwCSyMiHAa@?IsEyUu0(3P#O>5?Ui_Uh-dA?A@AP0~J*JT<?N{_a(
zQ`e&97K!qLzjoq#HpyH9mQ_;Pv&jX!5+B$<eDPDVaWm=B?+$klh$fa{)~V6>*3{l6
zJN~%ADVMN(j!c)tMpnox<v-txG6-R-zR4}um*W1~U;+!`Dw*{6ilzBTMhzCD<Y4ao
zR<D3N_;G0(lH2aC;B6`1+9ce*Pecn7qgb*jX$qsbynFN1AmE7=8tJMxqjV=Uxq3-B
zj)TAIRewvoXKRMOzQ<7)^842i)B(qnw}nOXrIxvGcU?sm##I)p*yQ^WXQcgSOQ(8*
zt+bbf=1q>H3e#xP4AbCNOYoY5^Sde5`kg^<lDc1SBN7=mk&od4XDzR~nc~+%&#s>a
zLyO5vGwhm2NBJ_Rv3rmD7og1$qjBek=8P#Vdbpe7*OBIMTx~2)$Ji{&!;dX;o@B(w
zG}H$xA+44q-f;*c%8eQU2H>2lHaKf8a$8`yC)>H~AF!Nr(<hRBnAUn20llA9e*z;6
zjDaqE{$SYEBY^y}_e88;N`4Ig3^qbMhiU5yPMx{OKI<H5Jsa1CA>y&`c=hUF7vwr4
zs6tMqK?ljAksC6zE2h{Cn|?wL3&;UNXuTLU@mE>5$Dctwc<7yXW^i?9^pvkjL#oAh
zWZCM7{0&cYC<0eK<Fa)OQDi+*8q+ORi-uHlju{gP+sujW<PUo+3vtX3z@37}Rn%l^
z?=CjvFy*iqAw{ru!<oS}XzgF)<S-~>Km)=M9~}s_BTO1Q^89@vPjmoc(y{Vq*g~)T
zy(|yu#;GH1aE^%~0;M<A&Cbg7NUky8Il8=r`4-vxH$BaLq>r*;FbM}vu+i2oKbI@(
z?pA48Sn4?l?-RoeqS~A8UY5rQ0vkN_z|ov!PmQ<9XN-gi2M(~&*DhZ_J3F==yvYyO
zORzEjt}I@*+|90pF_gq~sCeeDhMskqZb!^Pj9Z+hTt-p{H@{J)*c$w(BJ1!W+EyvN
z#xkwsRIPLp-q;$@AkKK9osDAi9YaPe#;U$7h;oTg;bO;7e^0(0j-H21OW3;UL-DK+
zRkdgX7edVn#1?D!)2AQI3S{|n3vaw7C}bd6#ATG^po^8n=<<OZd~G`jSC{CMg-zaQ
zFFXlf!D4H~XP3kRBfnF0v17P(uO<34VHa@DD`66zb^p~)WDIAsH!1CH?)s~6RB0=O
zE14r)Eax|1;~}UlHeT!#V`AXd90gXT`gXuo6%lOg=|IE!?bnAv4ApI8W3?H~RbzmQ
z`YTQEvOEV^WAIG=p86GB09@MXnO0yo!erJY;22--mk7!H^Mflj(iW<)!0V`jOSbN-
zhG#b`H?Vr`@7kE?&z!1T-e_>yxMOiv-mKFzU|{vYE3gu28@$DNu-|5Dv6ETbd_+aC
zF{k15*%&MwfomdJS+jA6Ev;A2!Ej+Ms5u3GMsIA_ufVo)sxEmu614T0)M0~gs%Ga!
zWB}IB8L~k*)Ca1g!S6G&ThRFh4o$0k49`=IGzfA<)Bmk@Iu%!O40ACJp7ULAJ_{&k
zhmrwr82zvLGzGG*yU+z?l<DZJ-5hS0Rd?__G_NZQfzGg?$9<DKT=UqpcLe;Q(k9p`
zr%I;k8<)94-YFBv`>ih+c<0KzOLw~yfj7LEq*k*$U1VISQJ!P5*~Xp0ww)<1I}ecV
zw4XN@YPde<SQr>0z1W>f62vzX8P0s1S3b1pq$5zTGK&#Hi{E?q#HCi-E+=VD3M0t5
z7Hku6ap&Z8#<5j0e26it7~gtno(DfJ6g6Aq->z@I+irPdW2iHCKZhf)z9=$&G?iTI
z-DuR-Y8RaKQi;vs`DCP~7GC0Fy!jx6D_$lcE|^)HRs6{%FZRK`7OoKQbmRW(Jj?8N
z<8jXGqWvG{A`SEi3!6IleBt<A`5S|vQ1HR@3ij9^yCKK%R6lY^Mv5(PsqTkAB8OF(
z5AHubCgUca+K4_H$BdV13<^kMT(ene?5W$2Ds)h<bg5)4ZZ$zSH;FWy7Yzo>#EPPR
z)30nZ?%7moB}0F0E>+ggnztF$P#bgeMU|lP<e%UVeQv7JS*M0B(lsvT>p4=;K-oCa
zNDoT2CAJ-W{gq7ULzDfBZ^>*V{~sii=^x2dQnTA-Me)3<x_<6h#*iQYJ~t;MNg1I_
ziM^P-msDX~6iieX3zYQyz!U52aaC=cGr{w<zd!k@{F43>WW{k8DM&^2+=~y#zeUW2
zn0(vU`*mCU;&AFFP8^AdoKEx3mirDrrgcb8sHG?z{OIjn7LaA4u@2@V&KOI~f&jW>
z9SfC046Eh>p+E@P`zSZ*O94a97fJDi+gH&ZD3DJnIjl-zAl2+h63dX^<DM|X|1#FH
za81(@&nUT1?$dLQ@<V95oEN;7`1QBW)I*pv7@r3Y%@Lo23&#)&b8@kBY(DhY-u2@T
zMhNI<zu36b@($z!mGsPlX_6V%_{drL?<45lKCy%jWbH{PJhD=}r3QZ>z0iviwBZrR
zhDD#YrHO=yqwk}APNYc|U<-ubaCNfNw=X*^N-!x_Iu6`=uz)1w6c{Ze037%iZ;6|0
zuUkUcfW>7oP^o*9Z?>M0{5(KDN0y&91BRU-brCvrFdQGVE*^fDgxn#!A{Rs`JD7$V
z)AyGlVs1|BPr2&sY7)p>C!lr)@w$>Eu*f=HRl1(iCzTXS<`Z64o~2uui}ArK#CSLJ
zARsF;&^(@DvzT&#PbGX<>2}NHNW_;78=>gUl5vS_d4qUTHg$=2rC<yUYJ@r%s^f<n
z&M<dkMqYU7T|Ugq3gJG;M(y#TL=4TXOweS)7VTx_MN*&6cv(Hv=Vso^itP2AA8M&_
zmlYdzC`EzgiDAbc9~B4bC=BUiu-?y{Tlpb1>(-#w3uDn9$)$6dgb`9EptY2hDb<y=
z{)WbBq#F~bSa<Uz66rOc`PznfHi}Pqg1X`k#Ba9v6*hD*!NrdCMm2239eo38xZoGk
zXE)vokDQ@*`O2_oH(m(O#4)t~q*Hj59E3N%-+MUpOTx?!fYR(1?W4*iEL}%uh=HOn
zto+_r7~P}=%-#vs*besi6Q7qZpYP}oN~~=Mt@+s_<FN~aT|M{h^yAQPNapKSJp=w(
zrydqv>SXZXb1q{HQ)Wp|E{JuMYse8`(1CHs8Eb3#hXqqui=j$_F1H-QoCmtPiIwx+
z9c!$?iL9#vpjEFc*=Y$p13-@o0$Y)-kT*jIS7Y&l*+O|wy1Nd8+l~0!hSzn4wL;~W
z%$yBzGej7IcT!?^=uCkDF{nslwr~`F(+~>#8MzoEWGAAf%7=!V4W{^Z&;4gJVFxB;
z7nR(}<QU#IjgWO1tx*Z6bd}MGf}ICsli4~t3TCuD{fs1~*kIpOuC=M6u&cqq**<1T
zLML@K&<e>0=dhcN8V|RzmhNRqX&KWD78=|<WVW+P#${H4i`$=n$zssV&*<p;cqPXF
za?pwSFIg<Cui34tCJx;^y--thMMYRHOL1JP2EToHx}^{aN0#^@((X6geZD3#XuEl_
zg(P1tj&s11KRyZ@p9p9t)OohPt?^_kr{HT=YrLLSp${57675yszYo}ce4Gtf%e-Et
zg^jbOSE1h}bUk)zzTY>Zd$oO4wJGyF>%Hx}=#X)CyS_c_Qo^ulRaQ2_OK;w}yPa6I
zJKV>K@Hl4%%{28qm0gfsABJuCWhyHhvZl4UX3{UATZud)k#GclJvX~wLw)v*)iuFw
z!67-9xnN{`KAN<wXs&NvWac32<0X|%L#KWcab66)n4Ssotc`cMdC=onI`Y7Sdy=cN
zzdxUTUYdSwzqJi8x&}U%>H}TfoCRQL<)3ga-4t$Q&dj=Pcs_I9wW`y<FG+0&Z3;BE
zrCNzhm}k8&$tm=WnRb5EtH33O4ccA^mFZm9YMsASRd$sMDpT>lJo}}fKMw_HzkE<~
zz6CyE;K5@~c0F_`-tTYj&dt?p^(x-ed}K{+y)WEAKwsH>)<W&s1!qpd!=3Tus&;CY
z@0oRmMxI#h9$9xRP<4W#rvy1$vAFuCd&IoVJ!QSY-znOIMwmbLJymS<Ei62%vK{h#
zByE7MeKC6ydfa{R>=ryXuc%ln3%g&i-8~C6@q~qqbE$spbYxAuJz2p|n16LHxekTH
zzu%kztC~F3hH8SpQ6p+RhoWmO9`~n*^%29hU0&smHnn{X{eP8x2{@GB+dm1TDcQ1Q
z8&N~T$da{?vJcrQ%VepcERB61YcknI_HD+#WDOxtYC;r3c9K0y#uCCie1HEp-`@W3
z^*S?`>oey%_vhTtJ>$8a=REiQIeq40qYtj#naY{GJ5IdO{<ufW&a;K88QG~h<@>Jh
z{i~;~CW1iDjM~J?KpCpKw|%X0;(LeqW>ou5RQp6!%J(1dtK*FZYsBmdhZd>66R5q*
zuT@~BXMGnwRc~J(ouhs@WIC{I8zol0{+y}#Jx8&#zNf>)%Fd^LR>FsX!H@vk^Lv$H
zboE{9l&%%`QtO=xA9TPp1{-SXB?(rKyvV0^cc6A0W`R?oY7KS0H#;t)!kw#f9K9ue
z`Hsag*Heeb%i0dHrH%FZh8B;Ekhm<J2y&NbYy|)6Q!m{H?=F{}+L^B2c(Re>;|aZ`
zIsR~IyvVw7rm<e>$}7$h8`pEWJQra;Wj{@XJWf|<6>!K(?Y`W0Oluo9*?Fw#&<OP%
zLRFeMzR-THO3Qz~F!qIZlj<4%%IY)I6OyBr*V0fsFQ=DtDfAN!kqGS5IBNY`!&wA2
zB92r)*pLNb^{Vk~HK$FZ*tNc^l8cfuHc#UEci;EoCwLdn;Wa`+R7^L1Rku#ukxBV(
z#@W9ScTQi`kk10^A9qpT#xTzUi;laXZ)}LPzy`z#>U$W@T3GqTap~VQWU;XFkK@y~
zo>Mg~jmAF-JCiVlNDM)8;N1VuAP=m=gcDRZNvMT6Bj$k5LI1}N@&rb6V?QJ*?&u&8
zNsGIYz=$wDGB}^`%-q-?NrgK)2u8BttP-9fjE@Y?B<PzPqmkseqk|yi8Ju2%KEn9O
zKrErx+&BPv3U_o6f@H@zC-fqWj|@&Fh?@`iA<1w@2Z2a>oJN8;V&KR?Afd{9z#j?5
z9UTNCS#b{&st^N52J8tg<^yOXCGO}T2+4#qNpL|792v+ateX!6AW!3t4nmNeIPZjY
z#K4gOSpv1Wl;11~?&u(JmIik{ff^xoWWb#eZZ73N3&I^81kW<#EE2*IQbz{#32<{M
z^z3om(LvBG15PIaj*vPs5J~7TmkO9Yi90g5cubcz_lcjLX!*}Xgjc(0gEgC(NJI(C
z`#$w=wl`PAL^cyMyxMgetS^~~#Fwyq=u@Avy-5%&-%K3$YIka|mN64aD`ELG9oXQY
zXeN;*#MZ?Gp9SMrgHT(5y!Uu^gM+S_M1c@nFB5zoj9&{PYyoKR@#Y2xOEZabA+`Y~
z_yQPDeCW3gG<lDIYjAKflc*D78)1Skf$<wbgl&M-XZ(1hL!g<&8zHu@Oz<CI{LdiN
zFF@XBoTt$t)=Z*Jh;51qP5|RKg9yI>w9mL=qeHftM7I#z920yEjNb}E?Ep<a<CcvM
z6=o8HLTrmn@C`72JBY9Ykot}XHaaw$NlXZ_tuVni!T4W6s9iwbcRah%;j@{<yb#+u
z6MP$t-w7h@0%+gy=0=BaW)cJ;wk;<34j8{1gxUj|e8;~vI;@&WYzwjNGQs!2_`M*)
z9zfy;BZXi{Kq4dnjUS90f*}Q=NC1c*j0%D|1}Y~3V1BSu5DXcJKmy45!Du0v;~)`I
zK+6wy27)06p-2I9KNt%HLjfu$1swcf><|nkh(HSX`N6m#7!XM07!c_PI}gE7fl$YQ
zbUzp$1aksZehet}g9$(|U=ZOL@Y)Y148fcPiI4%G{9s}b%qb9x3>fo+NkTBxpmH)`
z*$*ZQ!JGyW$N&;FOdf)v0f`(3Xwa}55DYB{bsT`8VJZ*|9jN>`07JtxAQ*ZO;W!|N
zhTVc-7(gQAfEF622f>^Hp~wMqG|UKsVFZ<v0}g1I2?WCgB9H@qXcz*5VFrm%0Fh{z
z6$HZqLQw$eXc!WLISVSM07}uYhY$=ah(H0nM#CH-7&edyCGZIibB18pK`2UK3=MOK
zU^qbKl)y3?<_*Dcf(VoVi9ZYt!9YMFAb`dn76id?flwd-;tvajV9tTcK>*Aj_7sBQ
z1`$AjoIflIg5d#)Pyt&0us8_jJP1VvnES(?LogRW<y3%!KP&};fr1EBfS*4s1A^fN
ziJSl;{b5)Lh7W`~0i^rG@*tRtpz;$ysXwd;g5d`dP5`g{VJ{$<OCS+2@W~%m3Bd?}
zP+(xpA65gw2!hJNz_LHA9)b}95x@XR0IUg;cJ8DBde7q(drZx3SG%6N%k{$}f(_Hr
zDRsYwA3h%uhc@ze@2V_BxLVcfFSb^UPIwJv4Ta)|ms-5Ppo)eBa?=MVyhe0BFWg#W
z)a_ch)lpM8h$6Ua-l$f}E6DG+U{2fkyzW_iZREUazfRx6tzymV)%dMfIeCK?z9ZdT
z--XLsaaArcnVp@oNo6?&gISN)oIDv`G}uL)6aTbut2sDPwz^fe?q;p*lP`wcz6JNy
zojhZ~vOPqmadp?LeRHy9PD!y~9{1sSu_QhFq{>le0<v$L{O4+w<<6X-WA9{p<Mvg@
z-o>F0gPPO05#GgzI$j&^PbbClPuW}<o++r%Demgk%X<||aEZQHnFQCJ&Ax-p%InfH
zed-QXi5t*>=6}H6v4R_5S6re$p3l>+n^lbK<1=tCD$w2pwV6Tx>A6De$tuuxAN)AV
z^H0yr=I$H4k-2=`t1nloRq{XEN!_yYiW$^x8yePQa=ysfu(?w_%8)<moUhHjpnA##
z`?5YiBd<vgTWbR47wazm{8`T<OW)=~zHarrB^G%_;oa@M=<PcJ1KiA^#u;y3U=-tU
z!zWp)aN0Tx^wf12v!pqfltR&k;P(zraryNCqR;+f&w`W@azG<0s#`CA9UNlPnD-yD
zo9`-%wJYyQeBaVIm`|fl^0FP#%sU_|S5}IR--tM&^1Gs9Z71sLP<7`zxSkDenESbr
z3D#!X;mg{*YGoZ<KhY(^@@%c@k2d(jjR4iBsEZnPN|!Z=Ln55Mtg-407sn7i<bGbu
z(W2|gqtmxj+J*Aq5n149`Mjq5Y=Hauz#?T_YB%?D<c9K8Ly7P;qL0cUCcP#6!%JoK
zdi(5i9z1FbQR@5jA7`UJRP57m8`(ry+SGCCdcY$r|HH3+z`x8so6OOoPISUqHX6IG
zY@NxWQa7)Q)gK^!oR7NnD@pO7hZxNb<!8l8WuG}(x}2{St`e<O>y*lz4y^S5GbV2@
zAn~6us-L-$uKS_oXekp*2`E}u*3TT}W_LM1$5u#mNo~WE=k`L>r3L%PTC<XkN@ZP(
zQI||2EDL0#<8qa{mZbEM|2XiVQmKq?hd#-f=s0$m+lUw#eNP_#&ZVeAVqo}*^j&Mp
zRRi2cp&mR7#W94FL^rF5F7$A;z<;~YdoZT|pE3IZ?*E5J`c_2tuya`#(WBda-2Dl7
zmH*hRHE|CwMX?blk9o?GLh$5~CeGBW!6`|MBlPUGGGb)E?;Bk~f6JAPPPu=)<!X*n
zS@&YpgJFi~taW9VOpf0@Jpc5J{&z%rHMkFm=AtU<;PC52e<W+&d6X8Sk`-m6UHV#7
zi9~F}GW%xmOkZ16$81zGaW<tZ5&N^n5CgQh{~MK!&Pw{=Li|EhL?gZ>cXLY;k3HN@
zN;;%wQnB%$F>_=CwH$moM4mF*1!BOU#KY)ZQ<kh$dPKLT+#yM1bBXvi<B^>_z%3a%
zMf68&wr9PC001({qocB(O|Bo;^a~z31q;o?sM);?+mDY}$e0nZHqE3GR`u3iEVI4%
zcky|4-qv2BOK?1=^3|=-y6u*pZI<CtflL%zyFuH`M{MKO)VqrcJGZPGj5kX*d%Sk=
z!n)Nz{M~1i;wO`s8azg%YDG17ZMl}OkngRf2$^1@Ky!-LFSzUuOUqm}Eh)Ytlu^68
zG0cZ=X<wecVC>_)Vjw(ivFhP&)c$mPW@+Nb{F{9DG*t4>(e&`qQ4?>$@x6xZt{2%o
zk63*Qc?*hoxA$t#Zdi)-bnTtQrF=Cj#rglh{wyfFx$sV|)%R^{ZR5oPVVhO{o~|(=
zLxUv)XT9x(y&Ed63ajEZRL|y1>)kygyjG^dCbzcN-KItZCNpWh8Ik&1rfw%MZ8xoG
z`m%Qz6jxK%kL?6pB)kCwlVrX$^|$RapCl2+wl8~pjoV;m7w}~9rXaUZ3#u!*?pwZn
z(dJ6SCSp~^{iop7TSAW;Q70!Z%(Ly)y_ebY$=&PRmCT~|?Y9&sfJz#Fbr0TnRMpAn
z;rQVER)zN+iosHPV!@$|?;ty$DVTECtp=2qsj+Q;I&GkH;|F4}X%WLn`)jP_c6C;3
zmVt69=ESH8aixv*8Yp1%@~ii+9@N9VhU?SEWIN3C$G6vZsuHjL;+lW^6UpL%@3{f<
z^|Gho$RuVu`}%}av&%Xxl++J%sm+CQ)<$q^BFZuME|x6`F7cn<wPulCx~ei-Y>#y1
z6A7D~u&}JAcGX<=frm`4-@Wzg$H?cQ(ao?MR<3?C<QwDjGi}w}4Fa5vyFV>Et4n;A
z@x^T~_n`ZWl1$#HPE7_9lC6mU?Fj~Pz`pP!>OSI;m8Fi;Bc$EE1I4vr)&)D(njgMt
z{#xjO0Mu&F^~5bUPD^hI1%cb8meBg^Tv~Op&254;Ts2j(#Al5SrfJzCLnbO$>zcG2
zXwu~)mFq;3m&QLtO6^#sT=;Iv%wOqYVB3=<c0o7WBJbIfO?7wEe6^T0yMeG~1>KSj
zE5f!hd1v;sF`h)P-?cIh)vuC;$cj_0DVkU3bu0gLVUoHb(dv!$&E+q}fey&7`&W|e
z&+^6RzdM)0zfrtCWiKagu!0h-eH*iGHrm?(FOrd7vxGl*$DK|+Z-`jDu~3+kC3B|r
zMaD&5(!HEht}X*|*(DIuAG(nwAq!L@cezf^1O#_Z!Y@_!e|pAASv=A*tjbC^1L>r2
zMrEaFp%Bk_3hMx{a_JZ^&&$vW!D>+)R_t||^6_fXr>lWaF(2OJl)_Xe1C3sT8N-5f
zqr+vWUBu)ZlQ7>ODn6&D8m~p@%(X6Iopp1*qbXxZlp?tpFK5nY?%+CY6lSVNWGJpI
zyPn+pBJ@2K8i_WpeAkc6ZVGsA)G^va5rEqZh-jA!Fz|dSsQGP3*{gOePhI@&L>1oD
z(c%WxOrNdW*}b-SaQKIC7Om2Go=164&Ob<%zwc)7=4}IaL9guin)D+wss}=br?{Hu
z5iEJ&JJ&g~$Z3v4sT^vfpKaFXb_fR21w$jxR7JJ_yfYpCwr4l`c0=~tW&xI!bMeB>
zFX*0;HpTgv!^ya4MXKr2y}6xDSClnGx!lVGy?H936q2;VUerm~q81%sWKhGtKHaMu
zge7s$B^O{qmXX<SP(!Luh3q8PaIiefS0=;6F5Tr}s$9kO^Q1mwZ|dbz7U>J=jb6=~
z-Jyo+#M<gWaqY6VRsmLFbYWQ9Q$ql%%o*f8%{rDx-J73!^UjMJ^L`r(u9OQj;o6A$
zGb+k&d5g#m<Ru}6O+sz<q-7W>3x-Lxoi?t_Y?-!C49kv!?6;MpnxDxQ1`fnvSa0PT
z$@97w_4Nz3GJAdUk#_@ID<C-ZFB`kdV24wim2K=zw%?ax^QUUm?^eO2tY&;isI;_2
zjam8>7u3zPWk*g|OKthy>U?Pbc{bcbPmV430u3dT|D$UfXr|kWcvHDRM}oi|<NTaE
z!6JrOggDpqVljLrR{#3b%F0KnAQya0vY~!>fkv&(N`k+4`+ar6F_}i}FV{=VClY*n
zebul7dmU1@y_P$VF`L|eZ4*&e;JXl}K-*oh_F^|eYFq67n<r#oA5O$_{PjzqFEq^q
z@~-pg9*pysqM}wi17~aL=mxvA!!uu2UUe%QvK*kRj^vBvvQM*oeOX6WKalMhdQp~v
zKKQzd8rQKawXhj`fa16l&2pQ_i}-0kxPe95ss1~SY3lP4=XmPPM}b1Y-8RCPy*{v~
zS+HG?4iF^Mu0d}+*MD)^$&5yUuBk(?OH1Vp>qPM{OHLuEVx>9DMWRft$<Hq6sgJrX
zy5EGeVJop<(l&v!%dMF_?Fi5Hy~kn^Yz){FO^jWAqd{}8ac`SHwmfE6Idi_o;L-6p
z-y7Ws&9k&o=LZ$Ik;w&+!TYMIGy*PODRmR$VgjK$cz*Wul6ZU}G`{P{w}gI~w&+tb
zFA+-hY$s}21!D~G4~~sO(=!x*QgVga_chF~h4;VJJ8ghJgG9-uNX)1kX-+KO<X5F*
z_x9&Vz{q``Q}oHG%9RKK<)YSW6<DNjgKyprL`XT#*zk5#N2xLt@DBB7xIH=BSKq{d
zmrz_YQIL(7>%7Pmp4eRoSB(n|Wb`vBVo-#^CGW>1s<m4rmQrka+X#_}nMtlJqg9hK
z9?_T6MqsGd1s`XVm^X0EH3q~8zeSchUP@UKxDNe7#+&pa*{TS(EI$0;f?-y`olS4Q
z_c~M>7I}L1beiJn&<wJ)>seH%j_*_;Y%E*94vmE;vanCDdUx4<zodG#okt+NMA_W&
z1zD822q}5nML$Z5lym;?z*pX=w4L-2rS+p1xToMalM*Vy5^+y_eB-Y5#1yGSkwfz1
z{9?RBg|3IU+Pv*<sklJiVkF0d(vyA)^y9)OQp#f|I%XG?p%pi5*!>tRTV%5Xc!O-u
zy;qh_HeZ~ve!|$sQe~&uK$DDrK}8axt^AI3c?z8vB~vl>BRDs`sL;uwJk<#QlyEsD
zL%yCpm=;M+u3e1EZ&H)VI5x|J&U_3BD7^Q4S;LoEJC>Dx&e%_U^mVGJ+VKaXPBN|u
zdM2fM!)SeH;ydHuZ-`+JyS1LHpPsj2fb`fNsd)Y;AUzDj7_9Rxj|9Q?)r&gg7_-`$
zY?x~TKq7!qe$QA+pPKrmT2{(^eVs!;r^<7z9_SL(e#nwxM%&f<0?t56F4g7m!40CS
zdC4s`@PjjjaUH+LD`MRa^T^4;nErNre|GnLC+>c`SW(ZsO=V=oJpGlYr$t{z6xMxJ
z4Gk1yF}>UNBcY3>`1`RBAHbup9eJzu<F8OoZQhknnT)Mv-W`DEf6a*>W91%611L}f
z?00BbytnBvH%GE-sF?W}y{Joqb)-rvbe{EDQs5Aa!<m~`k``mvo_aZ+{T3#WDB_c{
zMCR>y_Uk{m^9`|oE==HS6ldXZ{V(Z4>7>=1>Wc2xsag$n>@LICsOH^Ej>W@I&S*>t
z6S&b|Bd@|+)HMZ{012F=(FSdaTOkF-DqFN9s|F5{-1%zGsN)2Cv=QsZO+;a5@(h)&
z9OaVvH!2O==^la9^ts2cRwXR$Sar2^{lU+WzEKpKxjIoc<$Uy=EvJ3$#C(0)?b5Yn
z_&QMe;NUZ=)F~!qZKvI0zMCdU%|jVWDqjxqwk1wVabldl29Ea|8{P7E`xs;0AX!8w
zW#ncva#bkQd?fA(qD1eWQqel`R``nx+P2s#F{gxs&%7Zd(7RtJZyj>~!pnw4>Js8*
zQ2bIs#VgyKPR$!gZ0~8A?)7PRLg3r3ucezm2)$JN)}MAA@$MoD*KQkCd}F`1m29t=
z>Hc6Rz{c#Y%=Ft0&QA(%bt<7DMU*rVBhuaQ*BolnGI^f~ZUzF2ViQe9mWqzpvsiv?
z(Q*FannyofuxeUU5dto&j7xL<2EJb4i#sn)*%7At`veqsL)mw*JHKq3aSMvx1AHo2
zKj4Ej>qD_ekvR+-iaR$bPuiDgrW!s~-AM*3Q+WyPGO6?XvPM7~JcCNqJ}pE~F%7F3
z&z%z&MBIu4*{Nb@zniB--4EY3s2@L5bT(1HRv<((q2xsU?Y;R6RmwkC_~P9rm#M-g
z=|pR}JXMt2y}Hv@?H9LX>6UXvp0C@NwkE9wyYj@gwYWQW_G)rveiaOT75^E5|5k?T
zyB2u&7C4yxyJ^JDJ_C6Mr5M!c<oBM;pm~n>0Nna+@vP^)>IY@q%r+n8RI_9~yZlei
zy(N+2TyFKEeG|vwyjV6AHy4;Z^%Ls%gK3Z~tXZLPC!)ea>*I-D`p5?Y^z$oUeVQn%
zAghTD5HDxxO!+WH#nPOmx~QI-(B`N}EfBLMh0tq(9ijO28XrBY)V*KxqmeETYUIYF
zJxh!S4V*^Q%-n^G$X8j<&uZ1nwn~m_ItF!KyED3aKWI|%^~z7_(%6Dio}VaMuj(d@
zb+)?N^gr2}DE437bnpOKU5YV}xSSe9@+i_bK$~jHHmtfm*ApR+8}{Z@d<UJ*<rTUw
zp#J;<K*!BE6Z0uOQ(7rhP8><4S*bz=?|B$U59o<zDmA8wzT%|5?~Wh6ed&HI>&^aK
z0+w_NFZ!0Kl~QJx6E7s4X6K;~QzjOfH1ARKT&rE|oV#)y=fd;W{`t(tP5clE@AHKd
ziLxSrNW=M#UGV-D_b-#ni7;Xc07Bt^yW*xNUUA>PZg1ygW#?q3>+WEMGTF}nXn!WJ
z_6EirytIAhyaBRYBSmLm0pj)<O}HeySruHV@}6mWeQ8HK=P}4mLNq?OYsoteDj6Hw
ztubh6yPR8;_a%L%{3NDAHOcBN$JCY01Py5YqXuU`miDuShV1@zU)iiq6}<+eV5?RL
zZ~kNTTjyOBiks<vmX2~dA~i_pS7@ZaWWVB0?mJQTe0f~ILQ8meCPUt|8QNAndMwIF
zc>GQl7W56@chfs#Qd(QxMa0lH1S<Oa=LV0}<cHfK$xp&0TxmK48I6xQ%TzP)nO|2S
zzv!w<b@l$22!W!IH{(m5PiJLAldN4UgnCO-3r%j!nX!qWuW|c2x6a6bg2dz?n|1=m
z8SSUNP7YEme_1Vdib!!K{Wko_-7+*{mrV9usM{T$ufnR$6Ed_B^5;0-D9XU;e@JXY
zPZtJJI&;blQ-tqw?+n!wX5wDe-B&j~kl2)4VjI#T>b1uo$X<~iV<7px-NoVk9*E!B
zAMMcQ7g}onHaxuj!Txp-zZ(m2sy{b}_|y8Z9RL0n3BTL*V~4E&--Zc)njco6-`DK_
z-F^`BPyYW3{(tfu*5TgQtN-0($q#rAtJnW&d|0`3U#k0e^Cbp)|8DZXg}eVWJuFMO
zUw8bwJt4Y5G~J)~e+Zra$#PiE?B6Ui#Q(0pup9^){>gG!p6K5!>r8)TIS@koljU%Y
z^}ksju>F<gK-lO{mc!L$|7KYrCLsRhhz_c=|71Cw=l^dONuj^89Mq-#$#OXL@!u?K
zVt-{hs1W#*<#0~azgc)?|H^WZH2EjX;YEypv*^kHmE|Ct>Q9!#C+7VHkKb)h?||ih
pEPwpTaQIBJe**vA?jZhpI@eMoCuWb5kkAre_CyV=g}eKo{tI=D&maH*

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/archi/doc/vega/APB_SOC_CTRL_reference.xlsx b/sw/pulp-sdk/archi/doc/vega/APB_SOC_CTRL_reference.xlsx
new file mode 120000
index 0000000..a5f9656
--- /dev/null
+++ b/sw/pulp-sdk/archi/doc/vega/APB_SOC_CTRL_reference.xlsx
@@ -0,0 +1 @@
+../../../../rtl/vega/docs/IP_REFERENCES/APB_SOC_CTRL_reference.xlsx
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/arnold/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/arnold/apb_soc.h
new file mode 100644
index 0000000..d49c543
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/arnold/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_ARNOLD_APB_SOC_H__
+#define __ARCHI_ARNOLD_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/arnold/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/arnold/memory_map.h
new file mode 100644
index 0000000..e05ca19
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/arnold/memory_map.h
@@ -0,0 +1,94 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_ARNOLD_MEMORY_MAP_H__
+#define __ARCHI_ARNOLD_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_HWPE_OFFSET          0x0000C000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_FC_HWPE_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_HWPE_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_OFFSET               0x00000400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/arnold/properties.h b/sw/pulp-sdk/archi/include/archi/chips/arnold/properties.h
new file mode 100644
index 0000000..cd6d238
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/arnold/properties.h
@@ -0,0 +1,191 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_ARNOLD_PROPERTIES_H__
+#define __ARCHI_ARNOLD_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        3
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      2
+#define APB_SOC_VERSION     3
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        3
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define HWME_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CORE IDS
+ */
+
+#define ARCHI_FC_CID        31
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM   1
+#define ARCHI_UDMA_HAS_UART   1
+#define ARCHI_UDMA_HAS_I2C    1
+#define ARCHI_UDMA_HAS_CAM    1
+#define ARCHI_UDMA_HAS_FILTER 1
+#define ARCHI_UDMA_HAS_FPGA   1
+
+#define ARCHI_UDMA_NB_SPIM   1
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_CAM    1
+#define ARCHI_UDMA_NB_FILTER 1
+#define ARCHI_UDMA_NB_FPGA   1
+
+#define ARCHI_UDMA_SPIM_ID(id)             (0   + (id))
+#define ARCHI_UDMA_UART_ID(id)             (1   + (id))
+#define ARCHI_UDMA_I2C_ID(id)              (2   + (id))
+#define ARCHI_UDMA_CAM_ID(id)              (4  + (id))
+#define ARCHI_UDMA_FILTER_ID(id)           (5  + (id))
+#define ARCHI_UDMA_FPGA_ID(id)             (6  + (id))
+
+#define ARCHI_NB_PERIPH                   7
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB     160
+
+#define ARCHI_SOC_EVENT_SW_NB      (8)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     256
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT    0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT  6
+
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_RX          0
+#define ARCHI_SOC_EVENT_SPIM0_TX          1
+#define ARCHI_SOC_EVENT_SPIM0_CMD         2
+#define ARCHI_SOC_EVENT_SPIM0_EOT         3
+
+#define ARCHI_SOC_EVENT_UART0_RX          4
+#define ARCHI_SOC_EVENT_UART0_TX          5
+#define ARCHI_SOC_EVENT_UART0_EOT         6
+#define ARCHI_SOC_EVENT_UART0_RX_DATA     7
+
+#define ARCHI_SOC_EVENT_I2C0_RX           8
+#define ARCHI_SOC_EVENT_I2C0_TX           9
+
+#define ARCHI_SOC_EVENT_CPI0_RX           16
+
+#define ARCHI_SOC_EVENT_FILTER0_RX        20
+#define ARCHI_SOC_EVENT_FILTER0_TX        21
+
+#define ARCHI_SOC_EVENT_ADV_TIMER_0       135       
+#define ARCHI_SOC_EVENT_ADV_TIMER_1       136     
+#define ARCHI_SOC_EVENT_ADV_TIMER_2       137     
+#define ARCHI_SOC_EVENT_ADV_TIMER_3       138     
+
+#define ARCHI_SOC_EVENT_GPIO              139
+
+#define ARCHI_SOC_EVENT_SW_EVENT0         160
+#define ARCHI_SOC_EVENT_SW_EVENT1         161
+#define ARCHI_SOC_EVENT_SW_EVENT2         162
+#define ARCHI_SOC_EVENT_SW_EVENT3         163
+#define ARCHI_SOC_EVENT_SW_EVENT4         164
+#define ARCHI_SOC_EVENT_SW_EVENT5         165
+#define ARCHI_SOC_EVENT_SW_EVENT6         166
+#define ARCHI_SOC_EVENT_SW_EVENT7         167
+#define ARCHI_SOC_EVENT_REFCLK            168  
+
+
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW         0
+#define ARCHI_FC_EVT_NB_SW            8
+#define ARCHI_FC_EVT_TIMER0_LO           10
+#define ARCHI_FC_EVT_TIMER0_HI           11
+#define ARCHI_FC_EVT_CLK_REF          14
+#define ARCHI_FC_EVT_GPIO             15
+#define ARCHI_FC_EVT_RTC              16
+#define ARCHI_FC_EVT_ADV_TIMER0       17
+#define ARCHI_FC_EVT_ADV_TIMER1       18
+#define ARCHI_FC_EVT_ADV_TIMER2       19
+#define ARCHI_FC_EVT_ADV_TIMER3       20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/arnold/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/arnold/pulp.h
new file mode 100644
index 0000000..6a2d90d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/arnold/pulp.h
@@ -0,0 +1,38 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_ARNOLD_PULP_H__
+#define __ARCHI_ARNOLD_PULP_H__
+
+#include "archi/chips/arnold/properties.h"
+
+//#include "archi/periph_v2.h"
+//#include "archi/gpio_v2.h"
+#include "archi/riscv/priv_1_10.h"
+#include "archi/riscv/pcer_v2.h"
+
+#include "archi/chips/arnold/memory_map.h"
+#include "archi/chips/arnold/apb_soc.h"
+#include "archi/gpio/gpio_v3.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/bigpulp/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/apb_soc.h
new file mode 100644
index 0000000..e972408
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/apb_soc.h
@@ -0,0 +1,122 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_BIGPULP_APB_SOC_H__
+#define __ARCHI_BIGPULP_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define ARCHI_APB_SOC_PADFUN_NB          4
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0x80 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/bigpulp/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/memory_map.h
new file mode 100644
index 0000000..5444e49
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/memory_map.h
@@ -0,0 +1,87 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_BIGPULP_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_BIGPULP_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_UART_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00003000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+#define ARCHI_RAB_CFG_OFFSET          0x00030000
+#define ARCHI_MAILBOX_OFFSET          0x00021000 // Interface 1
+
+#define ARCHI_UART_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UART_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_RAB_CFG_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_RAB_CFG_OFFSET )
+#define ARCHI_MAILBOX_BASE_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_MAILBOX_OFFSET )
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x1B000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TRYX_OFFSET                0x00000BFC
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_TRYX_ADDR                            ( 0x10000000 + ARCHI_CLUSTER_PERIPHERALS_OFFSET + ARCHI_TRYX_OFFSET )
+#define ARCHI_TIMER_ADDR                           ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/bigpulp/properties.h b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/properties.h
new file mode 100644
index 0000000..190121e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/properties.h
@@ -0,0 +1,145 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_BIGPULP_PROPERTIES_H__
+#define __ARCHI_CHIPS_BIGPULP_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  262144
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_NO_L1_TINY               1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define EU_VERSION          3
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+#if PULP_CHIP == CHIP_BIGPULP_ZU9EG
+#define ARCHI_NB_CLUSTER 2
+#endif
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+#define ARCHI_EVT_RAB_WAKEUP  0
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0_LO      10
+#define ARCHI_EVT_TIMER0_HI      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+/*
+ * Host Architecture
+ */
+#define ARM     0
+#define ARM64   1
+
+#if (PULP_CHIP == CHIP_BIGPULP) || (PULP_CHIP == CHIP_BIGPULP_ZUX) || (PULP_CHIP == CHIP_BIGPULP_JUNO)
+    #define HOST_ARCH   ARM64
+#elif (PULP_CHIP == CHIP_BIGPULP_Z_7045) || (PULP_CHIP == CHIP_HERO_Z_7045) || (PULP_CHIP == CHIP_BIGPULP_ZU9EG)
+    #define HOST_ARCH   ARM
+#elif (PULP_CHIP == CHIP_BIGPULP_STANDALONE)
+#else
+    #error "Failed to define HOST_ARCH for unknown configuration!"
+#endif
+
+/*
+ * RAB
+ */
+#define RAB_PORT_ID_WIDTH            1
+#define RAB_L1_N_SLICES_PORT_0       4
+#define RAB_L1_N_SLICES_PORT_1      32
+#define RAB_L2_N_SETS               32
+#define RAB_L2_N_ENTRIES_PER_SET    32
+
+/*
+ * AXI
+ */
+#define AXI_USER_WIDTH          6
+#define AXI_ID_WIDTH_CORE       4
+#define AXI_ID_WIDTH_CLUSTER    2
+#if PULP_CHIP == CHIP_BIGPULP       // Juno
+    #define AXI_ID_WIDTH_SOC    3
+#else
+    #define AXI_ID_WIDTH_SOC    1
+#endif
+#define AXI_ID_WIDTH            (AXI_ID_WIDTH_CORE + AXI_ID_WIDTH_CLUSTER + AXI_ID_WIDTH_SOC)
+
+/*
+ * PERIPHS
+ */
+
+#define ARCHI_HAS_UART       1
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/bigpulp/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/pulp.h
new file mode 100644
index 0000000..f2bf7b0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/bigpulp/pulp.h
@@ -0,0 +1,34 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_BIGPULP_PULP_H__
+#define __ARCHI_CHIPS_BIGPULP_PULP_H__
+
+#include "archi/chips/bigpulp/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/chips/bigpulp/memory_map.h"
+#include "archi/chips/bigpulp/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#if PULP_CHIP != CHIP_BIGPULP_STANDALONE
+#include "archi/mailbox/mailbox_v0.h"
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/devchip/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/devchip/apb_soc.h
new file mode 100644
index 0000000..e0454ab
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/devchip/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_DEVCHIP_APB_SOC_H__
+#define __ARCHI_DEVCHIP_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/devchip/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/devchip/memory_map.h
new file mode 100644
index 0000000..d84b39f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/devchip/memory_map.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_DEVCHIP_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_DEVCHIP_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/devchip/properties.h b/sw/pulp-sdk/archi/include/archi/chips/devchip/properties.h
new file mode 100644
index 0000000..f78bac7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/devchip/properties.h
@@ -0,0 +1,223 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_DEVCHIP_PROPERTIES_H__
+#define __ARCHI_CHIPS_DEVCHIP_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+#define HWCE_VERSION        5
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE  8
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_HYPER 1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_CAM   1
+
+#define ARCHI_UDMA_NB_SPIM  1
+#define ARCHI_UDMA_NB_HYPER 1
+#define ARCHI_UDMA_NB_UART  1
+#define ARCHI_UDMA_NB_I2C   2
+#define ARCHI_UDMA_NB_I2S   1
+#define ARCHI_UDMA_NB_CAM   1
+
+#define ARCHI_UDMA_UART_ID(id)            0
+#define ARCHI_UDMA_HYPER_ID(id)           1
+#define ARCHI_UDMA_SPIM_ID(id)            (2 + (id))
+#define ARCHI_UDMA_I2C_ID(id)             (3 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             5
+#define ARCHI_UDMA_CAM_ID(id)             6
+
+#define ARCHI_NB_PERIPH                   7
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      15
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+
+#define ARCHI_SOC_EVENT_UART_EXTRA   22
+#define ARCHI_SOC_EVENT_SPIM0_EOT    23
+#define ARCHI_SOC_EVENT_HYPER_EOT    24
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   25
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   26
+#define ARCHI_SOC_EVENT_I2S_EXTRA    27
+#define ARCHI_SOC_EVENT_CAM_EXTRA    28
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/devchip/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/devchip/pulp.h
new file mode 100644
index 0000000..18b100e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/devchip/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_DEVCHIP_PULP_H__
+#define __ARCHI_CHIPS_DEVCHIP_PULP_H__
+
+#include "archi/chips/devchip/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/chips/devchip/memory_map.h"
+#include "archi/chips/devchip/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/fulmine/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/fulmine/apb_soc.h
new file mode 100644
index 0000000..d04fff4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/fulmine/apb_soc.h
@@ -0,0 +1,33 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_FULMINE_APB_SOC_H__
+#define __ARCHI_FULMINE_APB_SOC_H__
+ 
+#define APB_SOC_INFO_OFFSET          0x10
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+ 
+#define APB_SOC_NB_CORE_BIT     16
+
+#define SOC_CTRL_PADFUN0              ( ARCHI_APB_SOC_CTRL_ADDR + 0x00 )
+#define SOC_CTRL_PADFUN1              ( ARCHI_APB_SOC_CTRL_ADDR + 0x04 )
+
+
+#define ARCHI_APB_SOC_PADFUN_NB 2
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/fulmine/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/fulmine/memory_map.h
new file mode 100644
index 0000000..ed2eabe
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/fulmine/memory_map.h
@@ -0,0 +1,92 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_FULMINE_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_FULMINE_MEMORY_MAP_H__
+
+
+
+/*
+ * L2
+ */
+
+#define ARCHI_L2_ADDR                 0x1c000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00003000
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x10000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#define ARCHI_CLUSTER_CTRL_ADDR        ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR         ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_TIMER_ADDR               ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                  ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+
+
+
+#define ARCHI_DEMUX_OFFSET            0x00004000
+
+#define ARCHI_DEMUX_ADDR              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_DEMUX_OFFSET )
+
+#define ARCHI_MCHAN_DEMUX_OFFSET      0x00000400
+
+#define ARCHI_MCHAN_ADDR              ( ARCHI_DEMUX_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/fulmine/properties.h b/sw/pulp-sdk/archi/include/archi/chips/fulmine/properties.h
new file mode 100644
index 0000000..62eb661
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/fulmine/properties.h
@@ -0,0 +1,123 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_FULMINE_PROPERTIES_H__
+#define __ARCHI_CHIPS_FULMINE_PROPERTIES_H__
+
+
+/*
+ * FEATURES
+ */ 
+
+
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define MCHAN_VERSION       5
+#define EU_VERSION          1
+#define PERIPH_VERSION      1
+#define ICACHE_CTRL_VERSION 1
+#define TIMER_VERSION       1
+#define APB_SOC_VERSION     1
+#define STDOUT_VERSION      2
+#define OR1K_VERSION        5
+#define UDMA_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 4
+
+
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+
+#define ARCHI_EVT_DMA    8
+
+#define ARCHI_EVT_UDMA0    10
+#define ARCHI_EVT_UDMA1    11
+#define ARCHI_EVT_UDMA2    12
+#define ARCHI_EVT_UDMA3    13
+#define ARCHI_EVT_UDMA4    14
+#define ARCHI_EVT_UDMA5    15
+#define ARCHI_EVT_UDMA6    16
+#define ARCHI_EVT_UDMA7    17
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM     1
+#define ARCHI_UDMA_HAS_UART     1
+#define ARCHI_UDMA_HAS_I2C      1
+
+#define ARCHI_UDMA_NB_SPIM   2
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_I2C    1
+
+#define ARCHI_NB_PERIPH                   7
+
+#define ARCHI_UDMA_UART_ID(id)            (1)
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (6*id))
+#define ARCHI_UDMA_I2C_ID(id)             (3)
+#define ARCHI_UDMA_ADC_ID(id)             (2 + (id))
+
+#define ARCHI_UDMA_EVT_SPIM_TX                 0
+#define ARCHI_UDMA_EVT_SPIM_RX                 1
+#define ARCHI_UDMA_EVT_SPIM_EOT                2
+#define ARCHI_UDMA_EVT_UART_TX                 3
+#define ARCHI_UDMA_EVT_UART_RX                 4
+#define ARCHI_UDMA_EVT_I2C_TX                  5
+#define ARCHI_UDMA_EVT_I2C_RX                  6
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/fulmine/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/fulmine/pulp.h
new file mode 100644
index 0000000..0c5d9b2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/fulmine/pulp.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_FULMINE_PULP_H__
+#define __ARCHI_CHIPS_FULMINE_PULP_H__
+
+#include "archi/chips/fulmine/memory_map.h"
+#include "archi/chips/fulmine/properties.h"
+#include "archi/chips/fulmine/apb_soc.h"
+#include "archi/stdout/stdout_v2.h"
+#include "archi/dma/mchan_v5.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/gap/apb_soc.h
new file mode 100644
index 0000000..7add35f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap/apb_soc.h
@@ -0,0 +1,1588 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_GAP_APB_SOC_H__
+#define __INCLUDE_ARCHI_CHIPS_GAP_APB_SOC_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Core information register
+#define APB_SOC_INFO_OFFSET                      0x0
+
+// RFU
+#define APB_SOC_NOTUSED0_OFFSET                  0x4
+
+// RFU
+#define APB_SOC_NOTUSED1_OFFSET                  0x8
+
+// Isolate cluster register
+#define APB_SOC_CL_ISOLATE_OFFSET                0xc
+
+// Cluster busy register
+#define APB_SOC_CL_BUSY_OFFSET                   0x6c
+
+// PMU bypass configuration register
+#define APB_SOC_CL_BYPASS_OFFSET                 0x70
+
+// JTAG external register
+#define APB_SOC_JTAGREG_OFFSET                   0x74
+
+// L2 sleep configuration register
+#define APB_SOC_L2_SLEEP_OFFSET                  0x78
+
+// Alias for SAFE_PMU_SLEEPCTRL
+#define APB_SOC_SLEEP_CTRL_OFFSET                0x7c
+
+// EOC and chip status register
+#define APB_SOC_CORESTATUS_OFFSET                0xa0
+
+// EOC and chip status register read mirror
+#define APB_SOC_CORESTATUS_RO_OFFSET             0xc0
+
+// DC/DC configuration register
+#define APB_SOC_SAFE_PMU_RAR_OFFSET              0x100
+
+// Sleep modes configuration register
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET        0x104
+
+// L2 rententive state configuration
+#define APB_SOC_SAFE_PMU_FORCE_OFFSET            0x108
+
+// Mux config register (pad 0-15)
+#define APB_SOC_SAFE_PADFUN0_OFFSET              0x140
+
+// Mux config register (pad 16-31)
+#define APB_SOC_SAFE_PADFUN1_OFFSET              0x144
+
+// Mux config register (pad 32-47)
+#define APB_SOC_SAFE_PADFUN2_OFFSET              0x148
+
+// Mux config register (pad 48-63)
+#define APB_SOC_SAFE_PADFUN3_OFFSET              0x14c
+
+// Sleep config register (pad 0-15)
+#define APB_SOC_SAFE_SLEEPPADCFG0_OFFSET         0x150
+
+// Mux config register (pad 16-31)
+#define APB_SOC_SAFE_SLEEPPADCFG1_OFFSET         0x154
+
+// Mux config register (pad 32-47)
+#define APB_SOC_SAFE_SLEEPPADCFG2_OFFSET         0x158
+
+// Mux config register (pad 48-63)
+#define APB_SOC_SAFE_SLEEPPADCFG3_OFFSET         0x15c
+
+// Enable Sleep mode for pads
+#define APB_SOC_SAFE_PADSLEEP_OFFSET             0x160
+
+// Function register (pad 0 to 3)
+#define APB_SOC_SAFE_PADCFG0_OFFSET              0x180
+
+// Function register (pad 4 to 7)
+#define APB_SOC_SAFE_PADCFG1_OFFSET              0x184
+
+// Function register (pad 8 to 11)
+#define APB_SOC_SAFE_PADCFG2_OFFSET              0x188
+
+// Function register (pad 12 to 15)
+#define APB_SOC_SAFE_PADCFG3_OFFSET              0x18c
+
+// Function register (pad 16 to 19)
+#define APB_SOC_SAFE_PADCFG4_OFFSET              0x190
+
+// Function register (pad 20 to 23)
+#define APB_SOC_SAFE_PADCFG5_OFFSET              0x194
+
+// Function register (pad 24 to 27)
+#define APB_SOC_SAFE_PADCFG6_OFFSET              0x198
+
+// Function register (pad 28 to 31)
+#define APB_SOC_SAFE_PADCFG7_OFFSET              0x19c
+
+// Function register (pad 32 to 35)
+#define APB_SOC_SAFE_PADCFG8_OFFSET              0x1a0
+
+// Function register (pad 36 to 39)
+#define APB_SOC_SAFE_PADCFG9_OFFSET              0x1a4
+
+// Function register (pad 40 to 43)
+#define APB_SOC_SAFE_PADCFG10_OFFSET             0x1a8
+
+// Function register (pad 44 to 47)
+#define APB_SOC_SAFE_PADCFG11_OFFSET             0x1ac
+
+// Function register (pad 48 to 51)
+#define APB_SOC_SAFE_PADCFG12_OFFSET             0x1b0
+
+// Function register (pad 52 to 55)
+#define APB_SOC_SAFE_PADCFG13_OFFSET             0x1b4
+
+// Function register (pad 56 to 59)
+#define APB_SOC_SAFE_PADCFG14_OFFSET             0x1b8
+
+// Function register (pad 60 to 63)
+#define APB_SOC_SAFE_PADCFG15_OFFSET             0x1bc
+
+// GPIO power domain pad input isolation register
+#define APB_SOC_REG_GPIO_ISO_OFFSET              0x1c0
+
+// CAM power domain pad input isolation register
+#define APB_SOC_REG_CAM_ISO_OFFSET               0x1c4
+
+// LVDS power domain pad input isolation register
+#define APB_SOC_REG_LVDS_ISO_OFFSET              0x1c8
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Number of clusters (access: R)
+#define APB_SOC_INFO_NB_CL_BIT                                       0
+#define APB_SOC_INFO_NB_CL_WIDTH                                     16
+#define APB_SOC_INFO_NB_CL_MASK                                      0xffff
+
+// Number of cores (access: R)
+#define APB_SOC_INFO_NB_CORES_BIT                                    16
+#define APB_SOC_INFO_NB_CORES_WIDTH                                  16
+#define APB_SOC_INFO_NB_CORES_MASK                                   0xffff0000
+
+// Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable (access: R/W)
+#define APB_SOC_CL_ISOLATE_EN_BIT                                    0
+#define APB_SOC_CL_ISOLATE_EN_WIDTH                                  1
+#define APB_SOC_CL_ISOLATE_EN_MASK                                   0x1
+
+// Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster) (access: R)
+#define APB_SOC_CL_BUSY_BUSY_BIT                                     0
+#define APB_SOC_CL_BUSY_BUSY_WIDTH                                   1
+#define APB_SOC_CL_BUSY_BUSY_MASK                                    0x1
+
+// Bypass Maestro PMU controller configuration bitfield: - 1b0: disabled - 1b1: enabled (access: R/W)
+#define APB_SOC_CL_BYPASS_BYP_POW_BIT                                0
+#define APB_SOC_CL_BYPASS_BYP_POW_WIDTH                              1
+#define APB_SOC_CL_BYPASS_BYP_POW_MASK                               0x1
+
+// Bypass Maestro PMU configuration selection configuration bitfield: - 1b0: use default - 1b1: use user configuration (bitfields from bits 3 to 15 of CL_BYPASS register) (access: R/W)
+#define APB_SOC_CL_BYPASS_BYP_CFG_BIT                                1
+#define APB_SOC_CL_BYPASS_BYP_CFG_WIDTH                              1
+#define APB_SOC_CL_BYPASS_BYP_CFG_MASK                               0x2
+
+// Cluster state configuration and status bitfield: - 1b0: off - 1b1: on Status information is correct only when bypass mode is enabled. (access: R/W)
+#define APB_SOC_CL_BYPASS_CL_STATE_BIT                               3
+#define APB_SOC_CL_BYPASS_CL_STATE_WIDTH                             1
+#define APB_SOC_CL_BYPASS_CL_STATE_MASK                              0x8
+
+// Max current allowed on cluster TRC configuration bitfield. (access: R/W)
+#define APB_SOC_CL_BYPASS_CURRSET_BIT                                4
+#define APB_SOC_CL_BYPASS_CURRSET_WIDTH                              3
+#define APB_SOC_CL_BYPASS_CURRSET_MASK                               0x70
+
+// Number of REFCLK 32kHz after cluster power ok has arised to release TR isolation configuration bitfield. (access: R/W)
+#define APB_SOC_CL_BYPASS_PROG_DEL_BIT                               7
+#define APB_SOC_CL_BYPASS_PROG_DEL_WIDTH                             2
+#define APB_SOC_CL_BYPASS_PROG_DEL_MASK                              0x180
+
+// Bypass cluster clock and reset control by Maestro PMU configuration bitfield: - 1b0: disabled - 1b1: enabled (access: R/W)
+#define APB_SOC_CL_BYPASS_BYP_CLK_BIT                                9
+#define APB_SOC_CL_BYPASS_BYP_CLK_WIDTH                              1
+#define APB_SOC_CL_BYPASS_BYP_CLK_MASK                               0x200
+
+// Cluster clock gate configuration bitfield: - 1b0: disabled - 1b1: enabled It should always be used before switching cluster FLL to shutdown or retentive mode. (access: R/W)
+#define APB_SOC_CL_BYPASS_CG_BIT                                     10
+#define APB_SOC_CL_BYPASS_CG_WIDTH                                   1
+#define APB_SOC_CL_BYPASS_CG_MASK                                    0x400
+
+// Cluster FLL shutdown configuration bitfield: - 1b0: FLL on - 1b1: FLL shutdown mode (access: R/W)
+#define APB_SOC_CL_BYPASS_FLL_PWD_BIT                                11
+#define APB_SOC_CL_BYPASS_FLL_PWD_WIDTH                              1
+#define APB_SOC_CL_BYPASS_FLL_PWD_MASK                               0x800
+
+// Cluster FLL retentive configuration bitfield: - 1b0: FLL on - 1b1: FLL retentive mode (access: R/W)
+#define APB_SOC_CL_BYPASS_FLL_RET_BIT                                12
+#define APB_SOC_CL_BYPASS_FLL_RET_WIDTH                              1
+#define APB_SOC_CL_BYPASS_FLL_RET_MASK                               0x1000
+
+// Cluster reset configuration bitfield: - 1b0: nothing - 1b1: reset the cluster (access: R/W)
+#define APB_SOC_CL_BYPASS_RST_BIT                                    13
+#define APB_SOC_CL_BYPASS_RST_WIDTH                                  1
+#define APB_SOC_CL_BYPASS_RST_MASK                                   0x2000
+
+// ? (access: R/W)
+#define APB_SOC_CL_BYPASS_BYP_ISO_BIT                                14
+#define APB_SOC_CL_BYPASS_BYP_ISO_WIDTH                              1
+#define APB_SOC_CL_BYPASS_BYP_ISO_MASK                               0x4000
+
+// ? (access: R/W)
+#define APB_SOC_CL_BYPASS_PWISO_BIT                                  15
+#define APB_SOC_CL_BYPASS_PWISO_WIDTH                                1
+#define APB_SOC_CL_BYPASS_PWISO_MASK                                 0x8000
+
+// Cluster power ok from cluster TRC status bitfield (access: R/W)
+#define APB_SOC_CL_BYPASS_TRCPOWOK_BIT                               16
+#define APB_SOC_CL_BYPASS_TRCPOWOK_WIDTH                             1
+#define APB_SOC_CL_BYPASS_TRCPOWOK_MASK                              0x10000
+
+// Cluster power down from Maestro PMU status bitfield. (access: R/W)
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_BIT                             17
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_WIDTH                           1
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_MASK                            0x20000
+
+// JTAG internal register used for synchronisation from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_SYNC_BIT                                 0
+#define APB_SOC_JTAGREG_INT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_INT_SYNC_MASK                                0x1
+
+// JTAG internal register used for selecting boot mode configuration from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_BT_MD_BIT                                1
+#define APB_SOC_JTAGREG_INT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_INT_BT_MD_MASK                               0xe
+
+// JTAG external register used for synchronisation from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_SYNC_BIT                                 8
+#define APB_SOC_JTAGREG_EXT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_EXT_SYNC_MASK                                0x100
+
+// JTAG external register used for selecting boot mode configuration from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_BT_MD_BIT                                9
+#define APB_SOC_JTAGREG_EXT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_EXT_BT_MD_MASK                               0xe00
+
+// L2 memory sleep configuration (access: R/W)
+#define APB_SOC_L2_SLEEP_L2_SLEEP_BIT                                0
+#define APB_SOC_L2_SLEEP_L2_SLEEP_WIDTH                              1
+#define APB_SOC_L2_SLEEP_L2_SLEEP_MASK                               0x1
+
+// Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle) (access: R)
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT                            0
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH                          32
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_MASK                           0xffffffff
+
+// EOC and chip status register (access: R/W)
+#define APB_SOC_CORESTATUS_STATUS_BIT                                0
+#define APB_SOC_CORESTATUS_STATUS_WIDTH                              32
+#define APB_SOC_CORESTATUS_STATUS_MASK                               0xffffffff
+
+// EOC and chip status register (access: R)
+#define APB_SOC_CORESTATUS_RO_STATUS_BIT                             0
+#define APB_SOC_CORESTATUS_RO_STATUS_WIDTH                           32
+#define APB_SOC_CORESTATUS_RO_STATUS_MASK                            0xffffffff
+
+// DC/DC Nominal Voltage setting (access: R/W)
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_BIT                             0
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_WIDTH                           5
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_MASK                            0x1f
+
+// DC/DC Medium Voltage setting (not used) (access: R/W)
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_BIT                             8
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_WIDTH                           5
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_MASK                            0x1f00
+
+// DC/DC Low Voltage setting (access: R/W)
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_BIT                             16
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_WIDTH                           5
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_MASK                            0x1f0000
+
+// DC/DC Retentive Voltage setting (access: R/W)
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_BIT                             24
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_WIDTH                           5
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_MASK                            0x1f000000
+
+// Configure retention mode for region 0 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_BIT                         0
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_WIDTH                       1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_MASK                        0x1
+
+// Configure retention mode for region 1 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_BIT                         1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_WIDTH                       1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_MASK                        0x2
+
+// Configure retention mode for region 2 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_BIT                         2
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_WIDTH                       1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_MASK                        0x4
+
+// Configure retention mode for region 3 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_BIT                         3
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_WIDTH                       1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_MASK                        0x8
+
+// Configure retention mode for SoC FLL: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_BIT                       4
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_WIDTH                     1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_MASK                      0x10
+
+// Configure retention mode for cluster FLL: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_BIT                        5
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_WIDTH                      1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_MASK                       0x20
+
+// Select external wake-up source (GPIO ID): - 5'b00000: GPIO 0 - 5'b00001: GPIO 1 - 5'b00010: GPIO 2 - 5'b00011: GPIO 3 - 5'b00100: GPIO 4 - 5'b00101: GPIO 5 - 5'b00110: GPIO 6 - 5'b00111: GPIO 7 - 5'b01000: GPIO 8 - 5'b01001: GPIO 9 - 5'b01010: GPIO 10 - 5'b01011: GPIO 11 - 5'b01100: GPIO 12 - 5'b01101: GPIO 13 - 5'b01110: GPIO 14 - 5'b01111: GPIO 15 - 5'b10000: GPIO 16 - 5'b10001: GPIO 17 - 5'b10010: GPIO 18 - 5'b10011: GPIO 19 - 5'b10100: GPIO 20 - 5'b10101: GPIO 21 - 5'b10110: GPIO 22 - 5'b10111: GPIO 23 - 5'b11000: GPIO 24 - 5'b11001: GPIO 25 - 5'b11010: GPIO 26 - 5'b11011: GPIO 27 - 5'b11100: GPIO 28 - 5'b11101: GPIO 29 - 5'b11110: GPIO 30 - 5'b11111: GPIO 31 (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_BIT                   6
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_WIDTH                 5
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_MASK                  0x7c0
+
+// Select external wake-up  mode: - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT                  11
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH                2
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_MASK                 0x1800
+
+// Enable external wake-up; - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT                    13
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH                  1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_MASK                   0x2000
+
+// - (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_BIT                     15
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_WIDTH                   1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_MASK                    0x8000
+
+// Warm bootmode: - 1'b0: Boot from ROM - 1'b1: Boot from L2 (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_BIT                         16
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_WIDTH                       1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_MASK                        0x10000
+
+// External wake-up interrupt status (automatically resetted after read) - 1'b0: wake-up triggered by RTC - 1'b1: wake-up triggered by external event (access: R)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_BIT                        17
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_WIDTH                      1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_MASK                       0x20000
+
+// Select boot type: - 2'b00: cold boot - 2'b01: deep sleep - 2'b10: retentive deep sleep (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_BIT                        18
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_WIDTH                      2
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_MASK                       0xc0000
+
+// Cluster state to restore after warm boot: - 1b0: off - 1b1: on (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_BIT                       20
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_WIDTH                     1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_MASK                      0x100000
+
+// Force retentive state on region 0 of L2 memory: 1'b0: not state retentive 1'b1: state retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_BIT                         0
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_WIDTH                       1
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_MASK                        0x1
+
+// Force retentive state on region 1 of L2 memory: 1'b0: not state retentive 1'b1: state retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_BIT                         1
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_WIDTH                       1
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_MASK                        0x2
+
+// Force retentive state on region 2 of L2 memory: 1'b0: not state retentive 1'b1: state retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_BIT                         2
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_WIDTH                       1
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_MASK                        0x4
+
+// Force retentive state on region 3 of L2 memory: 1'b0: not state retentive 1'b1: state retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_BIT                         3
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_WIDTH                       1
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_MASK                        0x8
+
+// Force power down on region 0 of L2 memory: 1'b0: power up 1'b1: power down (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_BIT                          4
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_WIDTH                        1
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_MASK                         0x10
+
+// Force power down on region 1 of L2 memory: 1'b0: power up 1'b1: power down (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_BIT                          5
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_WIDTH                        1
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_MASK                         0x20
+
+// Force power down on region 2 of L2 memory: 1'b0: power up 1'b1: power down (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_BIT                          6
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_WIDTH                        1
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_MASK                         0x40
+
+// Force power down on region 3 of L2 memory: 1'b0: power up 1'b1: power down (access: R/W)
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_BIT                          7
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_WIDTH                        1
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_MASK                         0x80
+
+// Enable pad sleep mode: 1'b0: disable 1'b1: enable (access: R/W)
+#define APB_SOC_SAFE_PADSLEEP_EN_BIT                                 0
+#define APB_SOC_SAFE_PADSLEEP_EN_WIDTH                               1
+#define APB_SOC_SAFE_PADSLEEP_EN_MASK                                0x1
+
+// Configuration of GPIO domain pads isolation: - 1'b0: not isolated - 1'b1: isolated (access: R/W)
+#define APB_SOC_REG_GPIO_ISO_ISO_BIT                                 0
+#define APB_SOC_REG_GPIO_ISO_ISO_WIDTH                               1
+#define APB_SOC_REG_GPIO_ISO_ISO_MASK                                0x1
+
+// Configuration of CAM domain pads isolation: - 1'b0: not isolated - 1'b1: isolated (access: R/W)
+#define APB_SOC_REG_CAM_ISO_ISO_BIT                                  0
+#define APB_SOC_REG_CAM_ISO_ISO_WIDTH                                1
+#define APB_SOC_REG_CAM_ISO_ISO_MASK                                 0x1
+
+// Configuration of LVDS domain pads isolation: - 1'b0: not isolated - 1'b1: isolated (access: R/W)
+#define APB_SOC_REG_LVDS_ISO_ISO_BIT                                 0
+#define APB_SOC_REG_LVDS_ISO_ISO_WIDTH                               1
+#define APB_SOC_REG_LVDS_ISO_ISO_MASK                                0x1
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef union {
+  struct {
+    unsigned int nb_cl           :16; // Number of clusters
+    unsigned int nb_cores        :16; // Number of cores
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_info_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_notused0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_notused1_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_isolate_t;
+
+typedef union {
+  struct {
+    unsigned int busy            :1 ; // Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_busy_t;
+
+typedef union {
+  struct {
+    unsigned int byp_pow         :1 ; // Bypass Maestro PMU controller configuration bitfield: - 1b0: disabled - 1b1: enabled
+    unsigned int byp_cfg         :1 ; // Bypass Maestro PMU configuration selection configuration bitfield: - 1b0: use default - 1b1: use user configuration (bitfields from bits 3 to 15 of CL_BYPASS register)
+    unsigned int padding0:1 ;
+    unsigned int cl_state        :1 ; // Cluster state configuration and status bitfield: - 1b0: off - 1b1: on Status information is correct only when bypass mode is enabled.
+    unsigned int currset         :3 ; // Max current allowed on cluster TRC configuration bitfield.
+    unsigned int prog_del        :2 ; // Number of REFCLK 32kHz after cluster power ok has arised to release TR isolation configuration bitfield.
+    unsigned int byp_clk         :1 ; // Bypass cluster clock and reset control by Maestro PMU configuration bitfield: - 1b0: disabled - 1b1: enabled
+    unsigned int cg              :1 ; // Cluster clock gate configuration bitfield: - 1b0: disabled - 1b1: enabled It should always be used before switching cluster FLL to shutdown or retentive mode.
+    unsigned int fll_pwd         :1 ; // Cluster FLL shutdown configuration bitfield: - 1b0: FLL on - 1b1: FLL shutdown mode
+    unsigned int fll_ret         :1 ; // Cluster FLL retentive configuration bitfield: - 1b0: FLL on - 1b1: FLL retentive mode
+    unsigned int rst             :1 ; // Cluster reset configuration bitfield: - 1b0: nothing - 1b1: reset the cluster
+    unsigned int byp_iso         :1 ; // ?
+    unsigned int pwiso           :1 ; // ?
+    unsigned int trcpowok        :1 ; // Cluster power ok from cluster TRC status bitfield
+    unsigned int pmupowdown      :1 ; // Cluster power down from Maestro PMU status bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_bypass_t;
+
+typedef union {
+  struct {
+    unsigned int int_sync        :1 ; // JTAG internal register used for synchronisation from external debugger
+    unsigned int int_bt_md       :3 ; // JTAG internal register used for selecting boot mode configuration from external debugger
+    unsigned int padding0:4 ;
+    unsigned int ext_sync        :1 ; // JTAG external register used for synchronisation from external debugger
+    unsigned int ext_bt_md       :3 ; // JTAG external register used for selecting boot mode configuration from external debugger
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_jtagreg_t;
+
+typedef union {
+  struct {
+    unsigned int l2_sleep        :1 ; // L2 memory sleep configuration
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_l2_sleep_t;
+
+typedef union {
+  struct {
+    unsigned int sleep_ctrl      :32; // Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_sleep_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_ro_t;
+
+typedef union {
+  struct {
+    unsigned int nv_volt         :5 ; // DC/DC Nominal Voltage setting
+    unsigned int padding0:3 ;
+    unsigned int mv_volt         :5 ; // DC/DC Medium Voltage setting (not used)
+    unsigned int padding1:3 ;
+    unsigned int lv_volt         :5 ; // DC/DC Low Voltage setting
+    unsigned int padding2:3 ;
+    unsigned int rv_volt         :5 ; // DC/DC Retentive Voltage setting
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_pmu_rar_t;
+
+typedef union {
+  struct {
+    unsigned int l2_r0           :1 ; // Configure retention mode for region 0 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int l2_r1           :1 ; // Configure retention mode for region 1 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int l2_r2           :1 ; // Configure retention mode for region 2 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int l2_r3           :1 ; // Configure retention mode for region 3 of L2 memory: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int soc_fll         :1 ; // Configure retention mode for SoC FLL: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int cl_fll          :1 ; // Configure retention mode for cluster FLL: - 1'b0: Non retentive - 1'b1: Retentive
+    unsigned int extwake_src     :5 ; // Select external wake-up source (GPIO ID): - 5'b00000: GPIO 0 - 5'b00001: GPIO 1 - 5'b00010: GPIO 2 - 5'b00011: GPIO 3 - 5'b00100: GPIO 4 - 5'b00101: GPIO 5 - 5'b00110: GPIO 6 - 5'b00111: GPIO 7 - 5'b01000: GPIO 8 - 5'b01001: GPIO 9 - 5'b01010: GPIO 10 - 5'b01011: GPIO 11 - 5'b01100: GPIO 12 - 5'b01101: GPIO 13 - 5'b01110: GPIO 14 - 5'b01111: GPIO 15 - 5'b10000: GPIO 16 - 5'b10001: GPIO 17 - 5'b10010: GPIO 18 - 5'b10011: GPIO 19 - 5'b10100: GPIO 20 - 5'b10101: GPIO 21 - 5'b10110: GPIO 22 - 5'b10111: GPIO 23 - 5'b11000: GPIO 24 - 5'b11001: GPIO 25 - 5'b11010: GPIO 26 - 5'b11011: GPIO 27 - 5'b11100: GPIO 28 - 5'b11101: GPIO 29 - 5'b11110: GPIO 30 - 5'b11111: GPIO 31
+    unsigned int extwake_type    :2 ; // Select external wake-up  mode: - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level
+    unsigned int extwake_en      :1 ; // Enable external wake-up; - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled
+    unsigned int padding0:1 ;
+    unsigned int wakestate       :1 ; // -
+    unsigned int btdev           :1 ; // Warm bootmode: - 1'b0: Boot from ROM - 1'b1: Boot from L2
+    unsigned int extint          :1 ; // External wake-up interrupt status (automatically resetted after read) - 1'b0: wake-up triggered by RTC - 1'b1: wake-up triggered by external event
+    unsigned int bttype          :2 ; // Select boot type: - 2'b00: cold boot - 2'b01: deep sleep - 2'b10: retentive deep sleep
+    unsigned int cl_wake         :1 ; // Cluster state to restore after warm boot: - 1b0: off - 1b1: on
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_pmu_sleepctrl_t;
+
+typedef union {
+  struct {
+    unsigned int ret_l2_r0       :1 ; // Force retentive state on region 0 of L2 memory: 1'b0: not state retentive 1'b1: state retentive
+    unsigned int ret_l2_r1       :1 ; // Force retentive state on region 1 of L2 memory: 1'b0: not state retentive 1'b1: state retentive
+    unsigned int ret_l2_r2       :1 ; // Force retentive state on region 2 of L2 memory: 1'b0: not state retentive 1'b1: state retentive
+    unsigned int ret_l2_r3       :1 ; // Force retentive state on region 3 of L2 memory: 1'b0: not state retentive 1'b1: state retentive
+    unsigned int pd_l2_r0        :1 ; // Force power down on region 0 of L2 memory: 1'b0: power up 1'b1: power down
+    unsigned int pd_l2_r1        :1 ; // Force power down on region 1 of L2 memory: 1'b0: power up 1'b1: power down
+    unsigned int pd_l2_r2        :1 ; // Force power down on region 2 of L2 memory: 1'b0: power up 1'b1: power down
+    unsigned int pd_l2_r3        :1 ; // Force power down on region 3 of L2 memory: 1'b0: power up 1'b1: power down
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_pmu_force_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padfun0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padfun1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padfun2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padfun3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg3_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Enable pad sleep mode: 1'b0: disable 1'b1: enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padsleep_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg4_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg5_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg6_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg7_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg8_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg9_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg10_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg11_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg12_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg13_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg14_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_padcfg15_t;
+
+typedef union {
+  struct {
+    unsigned int iso             :1 ; // Configuration of GPIO domain pads isolation: - 1'b0: not isolated - 1'b1: isolated
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_gpio_iso_t;
+
+typedef union {
+  struct {
+    unsigned int iso             :1 ; // Configuration of CAM domain pads isolation: - 1'b0: not isolated - 1'b1: isolated
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_cam_iso_t;
+
+typedef union {
+  struct {
+    unsigned int iso             :1 ; // Configuration of LVDS domain pads isolation: - 1'b0: not isolated - 1'b1: isolated
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_lvds_iso_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_info : public vp::reg_32
+{
+public:
+  inline void nb_cl_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline uint32_t nb_cl_get() { return this->get_field(APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline void nb_cores_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+  inline uint32_t nb_cores_get() { return this->get_field(APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+};
+
+class vp_apb_soc_notused0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_notused1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_cl_isolate : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+};
+
+class vp_apb_soc_cl_busy : public vp::reg_32
+{
+public:
+  inline void busy_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+  inline uint32_t busy_get() { return this->get_field(APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+};
+
+class vp_apb_soc_cl_bypass : public vp::reg_32
+{
+public:
+  inline void byp_pow_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_BYP_POW_BIT, APB_SOC_CL_BYPASS_BYP_POW_WIDTH); }
+  inline uint32_t byp_pow_get() { return this->get_field(APB_SOC_CL_BYPASS_BYP_POW_BIT, APB_SOC_CL_BYPASS_BYP_POW_WIDTH); }
+  inline void byp_cfg_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_BYP_CFG_BIT, APB_SOC_CL_BYPASS_BYP_CFG_WIDTH); }
+  inline uint32_t byp_cfg_get() { return this->get_field(APB_SOC_CL_BYPASS_BYP_CFG_BIT, APB_SOC_CL_BYPASS_BYP_CFG_WIDTH); }
+  inline void cl_state_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_CL_STATE_BIT, APB_SOC_CL_BYPASS_CL_STATE_WIDTH); }
+  inline uint32_t cl_state_get() { return this->get_field(APB_SOC_CL_BYPASS_CL_STATE_BIT, APB_SOC_CL_BYPASS_CL_STATE_WIDTH); }
+  inline void currset_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_CURRSET_BIT, APB_SOC_CL_BYPASS_CURRSET_WIDTH); }
+  inline uint32_t currset_get() { return this->get_field(APB_SOC_CL_BYPASS_CURRSET_BIT, APB_SOC_CL_BYPASS_CURRSET_WIDTH); }
+  inline void prog_del_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_PROG_DEL_BIT, APB_SOC_CL_BYPASS_PROG_DEL_WIDTH); }
+  inline uint32_t prog_del_get() { return this->get_field(APB_SOC_CL_BYPASS_PROG_DEL_BIT, APB_SOC_CL_BYPASS_PROG_DEL_WIDTH); }
+  inline void byp_clk_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_BYP_CLK_BIT, APB_SOC_CL_BYPASS_BYP_CLK_WIDTH); }
+  inline uint32_t byp_clk_get() { return this->get_field(APB_SOC_CL_BYPASS_BYP_CLK_BIT, APB_SOC_CL_BYPASS_BYP_CLK_WIDTH); }
+  inline void cg_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_CG_BIT, APB_SOC_CL_BYPASS_CG_WIDTH); }
+  inline uint32_t cg_get() { return this->get_field(APB_SOC_CL_BYPASS_CG_BIT, APB_SOC_CL_BYPASS_CG_WIDTH); }
+  inline void fll_pwd_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_FLL_PWD_BIT, APB_SOC_CL_BYPASS_FLL_PWD_WIDTH); }
+  inline uint32_t fll_pwd_get() { return this->get_field(APB_SOC_CL_BYPASS_FLL_PWD_BIT, APB_SOC_CL_BYPASS_FLL_PWD_WIDTH); }
+  inline void fll_ret_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_FLL_RET_BIT, APB_SOC_CL_BYPASS_FLL_RET_WIDTH); }
+  inline uint32_t fll_ret_get() { return this->get_field(APB_SOC_CL_BYPASS_FLL_RET_BIT, APB_SOC_CL_BYPASS_FLL_RET_WIDTH); }
+  inline void rst_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_RST_BIT, APB_SOC_CL_BYPASS_RST_WIDTH); }
+  inline uint32_t rst_get() { return this->get_field(APB_SOC_CL_BYPASS_RST_BIT, APB_SOC_CL_BYPASS_RST_WIDTH); }
+  inline void byp_iso_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_BYP_ISO_BIT, APB_SOC_CL_BYPASS_BYP_ISO_WIDTH); }
+  inline uint32_t byp_iso_get() { return this->get_field(APB_SOC_CL_BYPASS_BYP_ISO_BIT, APB_SOC_CL_BYPASS_BYP_ISO_WIDTH); }
+  inline void pwiso_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_PWISO_BIT, APB_SOC_CL_BYPASS_PWISO_WIDTH); }
+  inline uint32_t pwiso_get() { return this->get_field(APB_SOC_CL_BYPASS_PWISO_BIT, APB_SOC_CL_BYPASS_PWISO_WIDTH); }
+  inline void trcpowok_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_TRCPOWOK_BIT, APB_SOC_CL_BYPASS_TRCPOWOK_WIDTH); }
+  inline uint32_t trcpowok_get() { return this->get_field(APB_SOC_CL_BYPASS_TRCPOWOK_BIT, APB_SOC_CL_BYPASS_TRCPOWOK_WIDTH); }
+  inline void pmupowdown_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BYPASS_PMUPOWDOWN_BIT, APB_SOC_CL_BYPASS_PMUPOWDOWN_WIDTH); }
+  inline uint32_t pmupowdown_get() { return this->get_field(APB_SOC_CL_BYPASS_PMUPOWDOWN_BIT, APB_SOC_CL_BYPASS_PMUPOWDOWN_WIDTH); }
+};
+
+class vp_apb_soc_jtagreg : public vp::reg_32
+{
+public:
+  inline void int_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline uint32_t int_sync_get() { return this->get_field(APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline void int_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline uint32_t int_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline void ext_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline uint32_t ext_sync_get() { return this->get_field(APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline void ext_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+  inline uint32_t ext_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+};
+
+class vp_apb_soc_l2_sleep : public vp::reg_32
+{
+public:
+  inline void l2_sleep_set(uint32_t value) { this->set_field(value, APB_SOC_L2_SLEEP_L2_SLEEP_BIT, APB_SOC_L2_SLEEP_L2_SLEEP_WIDTH); }
+  inline uint32_t l2_sleep_get() { return this->get_field(APB_SOC_L2_SLEEP_L2_SLEEP_BIT, APB_SOC_L2_SLEEP_L2_SLEEP_WIDTH); }
+};
+
+class vp_apb_soc_sleep_ctrl : public vp::reg_32
+{
+public:
+  inline void sleep_ctrl_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+  inline uint32_t sleep_ctrl_get() { return this->get_field(APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+};
+
+class vp_apb_soc_corestatus : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_corestatus_ro : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_safe_pmu_rar : public vp::reg_32
+{
+public:
+  inline void nv_volt_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_RAR_NV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_NV_VOLT_WIDTH); }
+  inline uint32_t nv_volt_get() { return this->get_field(APB_SOC_SAFE_PMU_RAR_NV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_NV_VOLT_WIDTH); }
+  inline void mv_volt_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_RAR_MV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_MV_VOLT_WIDTH); }
+  inline uint32_t mv_volt_get() { return this->get_field(APB_SOC_SAFE_PMU_RAR_MV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_MV_VOLT_WIDTH); }
+  inline void lv_volt_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_RAR_LV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_LV_VOLT_WIDTH); }
+  inline uint32_t lv_volt_get() { return this->get_field(APB_SOC_SAFE_PMU_RAR_LV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_LV_VOLT_WIDTH); }
+  inline void rv_volt_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_RAR_RV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_RV_VOLT_WIDTH); }
+  inline uint32_t rv_volt_get() { return this->get_field(APB_SOC_SAFE_PMU_RAR_RV_VOLT_BIT, APB_SOC_SAFE_PMU_RAR_RV_VOLT_WIDTH); }
+};
+
+class vp_apb_soc_safe_pmu_sleepctrl : public vp::reg_32
+{
+public:
+  inline void l2_r0_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_WIDTH); }
+  inline uint32_t l2_r0_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_WIDTH); }
+  inline void l2_r1_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_WIDTH); }
+  inline uint32_t l2_r1_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_WIDTH); }
+  inline void l2_r2_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_WIDTH); }
+  inline uint32_t l2_r2_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_WIDTH); }
+  inline void l2_r3_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_WIDTH); }
+  inline uint32_t l2_r3_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_WIDTH); }
+  inline void soc_fll_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_WIDTH); }
+  inline uint32_t soc_fll_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_WIDTH); }
+  inline void cl_fll_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_WIDTH); }
+  inline uint32_t cl_fll_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_WIDTH); }
+  inline void extwake_src_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_WIDTH); }
+  inline uint32_t extwake_src_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_WIDTH); }
+  inline void extwake_type_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline uint32_t extwake_type_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline void extwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline uint32_t extwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline void wakestate_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_WIDTH); }
+  inline uint32_t wakestate_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_WIDTH); }
+  inline void btdev_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_WIDTH); }
+  inline uint32_t btdev_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_WIDTH); }
+  inline void extint_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_WIDTH); }
+  inline uint32_t extint_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_WIDTH); }
+  inline void bttype_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_WIDTH); }
+  inline uint32_t bttype_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_WIDTH); }
+  inline void cl_wake_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_WIDTH); }
+  inline uint32_t cl_wake_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_WIDTH); }
+};
+
+class vp_apb_soc_safe_pmu_force : public vp::reg_32
+{
+public:
+  inline void ret_l2_r0_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_WIDTH); }
+  inline uint32_t ret_l2_r0_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_WIDTH); }
+  inline void ret_l2_r1_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_WIDTH); }
+  inline uint32_t ret_l2_r1_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_WIDTH); }
+  inline void ret_l2_r2_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_WIDTH); }
+  inline uint32_t ret_l2_r2_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_WIDTH); }
+  inline void ret_l2_r3_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_WIDTH); }
+  inline uint32_t ret_l2_r3_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_BIT, APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_WIDTH); }
+  inline void pd_l2_r0_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_WIDTH); }
+  inline uint32_t pd_l2_r0_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_WIDTH); }
+  inline void pd_l2_r1_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_WIDTH); }
+  inline uint32_t pd_l2_r1_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_WIDTH); }
+  inline void pd_l2_r2_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_WIDTH); }
+  inline uint32_t pd_l2_r2_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_WIDTH); }
+  inline void pd_l2_r3_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_WIDTH); }
+  inline uint32_t pd_l2_r3_get() { return this->get_field(APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_BIT, APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_WIDTH); }
+};
+
+class vp_apb_soc_safe_padfun0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padfun1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padfun2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padfun3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padsleep : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PADSLEEP_EN_BIT, APB_SOC_SAFE_PADSLEEP_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(APB_SOC_SAFE_PADSLEEP_EN_BIT, APB_SOC_SAFE_PADSLEEP_EN_WIDTH); }
+};
+
+class vp_apb_soc_safe_padcfg0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg4 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg5 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg6 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg7 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg8 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg9 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg10 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg11 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg12 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg13 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg14 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_padcfg15 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_reg_gpio_iso : public vp::reg_32
+{
+public:
+  inline void iso_set(uint32_t value) { this->set_field(value, APB_SOC_REG_GPIO_ISO_ISO_BIT, APB_SOC_REG_GPIO_ISO_ISO_WIDTH); }
+  inline uint32_t iso_get() { return this->get_field(APB_SOC_REG_GPIO_ISO_ISO_BIT, APB_SOC_REG_GPIO_ISO_ISO_WIDTH); }
+};
+
+class vp_apb_soc_reg_cam_iso : public vp::reg_32
+{
+public:
+  inline void iso_set(uint32_t value) { this->set_field(value, APB_SOC_REG_CAM_ISO_ISO_BIT, APB_SOC_REG_CAM_ISO_ISO_WIDTH); }
+  inline uint32_t iso_get() { return this->get_field(APB_SOC_REG_CAM_ISO_ISO_BIT, APB_SOC_REG_CAM_ISO_ISO_WIDTH); }
+};
+
+class vp_apb_soc_reg_lvds_iso : public vp::reg_32
+{
+public:
+  inline void iso_set(uint32_t value) { this->set_field(value, APB_SOC_REG_LVDS_ISO_ISO_BIT, APB_SOC_REG_LVDS_ISO_ISO_WIDTH); }
+  inline uint32_t iso_get() { return this->get_field(APB_SOC_REG_LVDS_ISO_ISO_BIT, APB_SOC_REG_LVDS_ISO_ISO_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef struct {
+  unsigned int info            ; // Core information register
+  unsigned int notused0        ; // RFU
+  unsigned int notused1        ; // RFU
+  unsigned int cl_isolate      ; // Isolate cluster register
+  unsigned int cl_busy         ; // Cluster busy register
+  unsigned int cl_bypass       ; // PMU bypass configuration register
+  unsigned int jtagreg         ; // JTAG external register
+  unsigned int l2_sleep        ; // L2 sleep configuration register
+  unsigned int sleep_ctrl      ; // Alias for SAFE_PMU_SLEEPCTRL
+  unsigned int corestatus      ; // EOC and chip status register
+  unsigned int corestatus_ro   ; // EOC and chip status register read mirror
+  unsigned int safe_pmu_rar    ; // DC/DC configuration register
+  unsigned int safe_pmu_sleepctrl; // Sleep modes configuration register
+  unsigned int safe_pmu_force  ; // L2 rententive state configuration
+  unsigned int safe_padfun0    ; // Mux config register (pad 0-15)
+  unsigned int safe_padfun1    ; // Mux config register (pad 16-31)
+  unsigned int safe_padfun2    ; // Mux config register (pad 32-47)
+  unsigned int safe_padfun3    ; // Mux config register (pad 48-63)
+  unsigned int safe_sleeppadcfg0; // Sleep config register (pad 0-15)
+  unsigned int safe_sleeppadcfg1; // Mux config register (pad 16-31)
+  unsigned int safe_sleeppadcfg2; // Mux config register (pad 32-47)
+  unsigned int safe_sleeppadcfg3; // Mux config register (pad 48-63)
+  unsigned int safe_padsleep   ; // Enable Sleep mode for pads
+  unsigned int safe_padcfg0    ; // Function register (pad 0 to 3)
+  unsigned int safe_padcfg1    ; // Function register (pad 4 to 7)
+  unsigned int safe_padcfg2    ; // Function register (pad 8 to 11)
+  unsigned int safe_padcfg3    ; // Function register (pad 12 to 15)
+  unsigned int safe_padcfg4    ; // Function register (pad 16 to 19)
+  unsigned int safe_padcfg5    ; // Function register (pad 20 to 23)
+  unsigned int safe_padcfg6    ; // Function register (pad 24 to 27)
+  unsigned int safe_padcfg7    ; // Function register (pad 28 to 31)
+  unsigned int safe_padcfg8    ; // Function register (pad 32 to 35)
+  unsigned int safe_padcfg9    ; // Function register (pad 36 to 39)
+  unsigned int safe_padcfg10   ; // Function register (pad 40 to 43)
+  unsigned int safe_padcfg11   ; // Function register (pad 44 to 47)
+  unsigned int safe_padcfg12   ; // Function register (pad 48 to 51)
+  unsigned int safe_padcfg13   ; // Function register (pad 52 to 55)
+  unsigned int safe_padcfg14   ; // Function register (pad 56 to 59)
+  unsigned int safe_padcfg15   ; // Function register (pad 60 to 63)
+  unsigned int reg_gpio_iso    ; // GPIO power domain pad input isolation register
+  unsigned int reg_cam_iso     ; // CAM power domain pad input isolation register
+  unsigned int reg_lvds_iso    ; // LVDS power domain pad input isolation register
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+static inline uint32_t apb_soc_info_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_INFO_OFFSET); }
+static inline void apb_soc_info_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_INFO_OFFSET, value); }
+
+static inline uint32_t apb_soc_notused0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_NOTUSED0_OFFSET); }
+static inline void apb_soc_notused0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_NOTUSED0_OFFSET, value); }
+
+static inline uint32_t apb_soc_notused1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_NOTUSED1_OFFSET); }
+static inline void apb_soc_notused1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_NOTUSED1_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_isolate_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_ISOLATE_OFFSET); }
+static inline void apb_soc_cl_isolate_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_ISOLATE_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_busy_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_BUSY_OFFSET); }
+static inline void apb_soc_cl_busy_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_BUSY_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_bypass_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_BYPASS_OFFSET); }
+static inline void apb_soc_cl_bypass_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_BYPASS_OFFSET, value); }
+
+static inline uint32_t apb_soc_jtagreg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_JTAGREG_OFFSET); }
+static inline void apb_soc_jtagreg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_JTAGREG_OFFSET, value); }
+
+static inline uint32_t apb_soc_l2_sleep_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_L2_SLEEP_OFFSET); }
+static inline void apb_soc_l2_sleep_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_L2_SLEEP_OFFSET, value); }
+
+static inline uint32_t apb_soc_sleep_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SLEEP_CTRL_OFFSET); }
+static inline void apb_soc_sleep_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SLEEP_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_OFFSET); }
+static inline void apb_soc_corestatus_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_ro_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_RO_OFFSET); }
+static inline void apb_soc_corestatus_ro_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_RO_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_pmu_rar_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PMU_RAR_OFFSET); }
+static inline void apb_soc_safe_pmu_rar_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PMU_RAR_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_pmu_sleepctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET); }
+static inline void apb_soc_safe_pmu_sleepctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_pmu_force_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PMU_FORCE_OFFSET); }
+static inline void apb_soc_safe_pmu_force_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PMU_FORCE_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padfun0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADFUN0_OFFSET); }
+static inline void apb_soc_safe_padfun0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADFUN0_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padfun1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADFUN1_OFFSET); }
+static inline void apb_soc_safe_padfun1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADFUN1_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padfun2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADFUN2_OFFSET); }
+static inline void apb_soc_safe_padfun2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADFUN2_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padfun3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADFUN3_OFFSET); }
+static inline void apb_soc_safe_padfun3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADFUN3_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG2_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG2_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG3_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG3_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padsleep_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADSLEEP_OFFSET); }
+static inline void apb_soc_safe_padsleep_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADSLEEP_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG0_OFFSET); }
+static inline void apb_soc_safe_padcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG1_OFFSET); }
+static inline void apb_soc_safe_padcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG2_OFFSET); }
+static inline void apb_soc_safe_padcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG2_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG3_OFFSET); }
+static inline void apb_soc_safe_padcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG3_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg4_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG4_OFFSET); }
+static inline void apb_soc_safe_padcfg4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG4_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg5_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG5_OFFSET); }
+static inline void apb_soc_safe_padcfg5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG5_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg6_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG6_OFFSET); }
+static inline void apb_soc_safe_padcfg6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG6_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg7_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG7_OFFSET); }
+static inline void apb_soc_safe_padcfg7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG7_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg8_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG8_OFFSET); }
+static inline void apb_soc_safe_padcfg8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG8_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg9_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG9_OFFSET); }
+static inline void apb_soc_safe_padcfg9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG9_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg10_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG10_OFFSET); }
+static inline void apb_soc_safe_padcfg10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG10_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg11_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG11_OFFSET); }
+static inline void apb_soc_safe_padcfg11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG11_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg12_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG12_OFFSET); }
+static inline void apb_soc_safe_padcfg12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG12_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg13_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG13_OFFSET); }
+static inline void apb_soc_safe_padcfg13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG13_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg14_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG14_OFFSET); }
+static inline void apb_soc_safe_padcfg14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG14_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_padcfg15_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PADCFG15_OFFSET); }
+static inline void apb_soc_safe_padcfg15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PADCFG15_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_gpio_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_GPIO_ISO_OFFSET); }
+static inline void apb_soc_reg_gpio_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_GPIO_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_cam_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_CAM_ISO_OFFSET); }
+static inline void apb_soc_reg_cam_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_CAM_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_lvds_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_LVDS_ISO_OFFSET); }
+static inline void apb_soc_reg_lvds_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_LVDS_ISO_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#define APB_SOC_INFO_NB_CL_GET(value)                      (ARCHI_BEXTRACTU((value),16,0))
+#define APB_SOC_INFO_NB_CL_GETS(value)                     (ARCHI_BEXTRACT((value),16,0))
+#define APB_SOC_INFO_NB_CL_SET(value,field)                (ARCHI_BINSERT((value),(field),16,0))
+#define APB_SOC_INFO_NB_CL(val)                            ((val) << 0)
+
+#define APB_SOC_INFO_NB_CORES_GET(value)                   (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_INFO_NB_CORES_GETS(value)                  (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_INFO_NB_CORES_SET(value,field)             (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_INFO_NB_CORES(val)                         ((val) << 16)
+
+#define APB_SOC_CL_ISOLATE_EN_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_ISOLATE_EN(val)                         ((val) << 0)
+
+#define APB_SOC_CL_BUSY_BUSY_GET(value)                    (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_GETS(value)                   (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_SET(value,field)              (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_BUSY_BUSY(val)                          ((val) << 0)
+
+#define APB_SOC_CL_BYPASS_BYP_POW_GET(value)               (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_BYPASS_BYP_POW_GETS(value)              (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_BYPASS_BYP_POW_SET(value,field)         (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_BYPASS_BYP_POW(val)                     ((val) << 0)
+
+#define APB_SOC_CL_BYPASS_BYP_CFG_GET(value)               (ARCHI_BEXTRACTU((value),1,1))
+#define APB_SOC_CL_BYPASS_BYP_CFG_GETS(value)              (ARCHI_BEXTRACT((value),1,1))
+#define APB_SOC_CL_BYPASS_BYP_CFG_SET(value,field)         (ARCHI_BINSERT((value),(field),1,1))
+#define APB_SOC_CL_BYPASS_BYP_CFG(val)                     ((val) << 1)
+
+#define APB_SOC_CL_BYPASS_CL_STATE_GET(value)              (ARCHI_BEXTRACTU((value),1,3))
+#define APB_SOC_CL_BYPASS_CL_STATE_GETS(value)             (ARCHI_BEXTRACT((value),1,3))
+#define APB_SOC_CL_BYPASS_CL_STATE_SET(value,field)        (ARCHI_BINSERT((value),(field),1,3))
+#define APB_SOC_CL_BYPASS_CL_STATE(val)                    ((val) << 3)
+
+#define APB_SOC_CL_BYPASS_CURRSET_GET(value)               (ARCHI_BEXTRACTU((value),3,4))
+#define APB_SOC_CL_BYPASS_CURRSET_GETS(value)              (ARCHI_BEXTRACT((value),3,4))
+#define APB_SOC_CL_BYPASS_CURRSET_SET(value,field)         (ARCHI_BINSERT((value),(field),3,4))
+#define APB_SOC_CL_BYPASS_CURRSET(val)                     ((val) << 4)
+
+#define APB_SOC_CL_BYPASS_PROG_DEL_GET(value)              (ARCHI_BEXTRACTU((value),2,7))
+#define APB_SOC_CL_BYPASS_PROG_DEL_GETS(value)             (ARCHI_BEXTRACT((value),2,7))
+#define APB_SOC_CL_BYPASS_PROG_DEL_SET(value,field)        (ARCHI_BINSERT((value),(field),2,7))
+#define APB_SOC_CL_BYPASS_PROG_DEL(val)                    ((val) << 7)
+
+#define APB_SOC_CL_BYPASS_BYP_CLK_GET(value)               (ARCHI_BEXTRACTU((value),1,9))
+#define APB_SOC_CL_BYPASS_BYP_CLK_GETS(value)              (ARCHI_BEXTRACT((value),1,9))
+#define APB_SOC_CL_BYPASS_BYP_CLK_SET(value,field)         (ARCHI_BINSERT((value),(field),1,9))
+#define APB_SOC_CL_BYPASS_BYP_CLK(val)                     ((val) << 9)
+
+#define APB_SOC_CL_BYPASS_CG_GET(value)                    (ARCHI_BEXTRACTU((value),1,10))
+#define APB_SOC_CL_BYPASS_CG_GETS(value)                   (ARCHI_BEXTRACT((value),1,10))
+#define APB_SOC_CL_BYPASS_CG_SET(value,field)              (ARCHI_BINSERT((value),(field),1,10))
+#define APB_SOC_CL_BYPASS_CG(val)                          ((val) << 10)
+
+#define APB_SOC_CL_BYPASS_FLL_PWD_GET(value)               (ARCHI_BEXTRACTU((value),1,11))
+#define APB_SOC_CL_BYPASS_FLL_PWD_GETS(value)              (ARCHI_BEXTRACT((value),1,11))
+#define APB_SOC_CL_BYPASS_FLL_PWD_SET(value,field)         (ARCHI_BINSERT((value),(field),1,11))
+#define APB_SOC_CL_BYPASS_FLL_PWD(val)                     ((val) << 11)
+
+#define APB_SOC_CL_BYPASS_FLL_RET_GET(value)               (ARCHI_BEXTRACTU((value),1,12))
+#define APB_SOC_CL_BYPASS_FLL_RET_GETS(value)              (ARCHI_BEXTRACT((value),1,12))
+#define APB_SOC_CL_BYPASS_FLL_RET_SET(value,field)         (ARCHI_BINSERT((value),(field),1,12))
+#define APB_SOC_CL_BYPASS_FLL_RET(val)                     ((val) << 12)
+
+#define APB_SOC_CL_BYPASS_RST_GET(value)                   (ARCHI_BEXTRACTU((value),1,13))
+#define APB_SOC_CL_BYPASS_RST_GETS(value)                  (ARCHI_BEXTRACT((value),1,13))
+#define APB_SOC_CL_BYPASS_RST_SET(value,field)             (ARCHI_BINSERT((value),(field),1,13))
+#define APB_SOC_CL_BYPASS_RST(val)                         ((val) << 13)
+
+#define APB_SOC_CL_BYPASS_BYP_ISO_GET(value)               (ARCHI_BEXTRACTU((value),1,14))
+#define APB_SOC_CL_BYPASS_BYP_ISO_GETS(value)              (ARCHI_BEXTRACT((value),1,14))
+#define APB_SOC_CL_BYPASS_BYP_ISO_SET(value,field)         (ARCHI_BINSERT((value),(field),1,14))
+#define APB_SOC_CL_BYPASS_BYP_ISO(val)                     ((val) << 14)
+
+#define APB_SOC_CL_BYPASS_PWISO_GET(value)                 (ARCHI_BEXTRACTU((value),1,15))
+#define APB_SOC_CL_BYPASS_PWISO_GETS(value)                (ARCHI_BEXTRACT((value),1,15))
+#define APB_SOC_CL_BYPASS_PWISO_SET(value,field)           (ARCHI_BINSERT((value),(field),1,15))
+#define APB_SOC_CL_BYPASS_PWISO(val)                       ((val) << 15)
+
+#define APB_SOC_CL_BYPASS_TRCPOWOK_GET(value)              (ARCHI_BEXTRACTU((value),1,16))
+#define APB_SOC_CL_BYPASS_TRCPOWOK_GETS(value)             (ARCHI_BEXTRACT((value),1,16))
+#define APB_SOC_CL_BYPASS_TRCPOWOK_SET(value,field)        (ARCHI_BINSERT((value),(field),1,16))
+#define APB_SOC_CL_BYPASS_TRCPOWOK(val)                    ((val) << 16)
+
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_GET(value)            (ARCHI_BEXTRACTU((value),1,17))
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_GETS(value)           (ARCHI_BEXTRACT((value),1,17))
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN_SET(value,field)      (ARCHI_BINSERT((value),(field),1,17))
+#define APB_SOC_CL_BYPASS_PMUPOWDOWN(val)                  ((val) << 17)
+
+#define APB_SOC_JTAGREG_INT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC(val)                      ((val) << 0)
+
+#define APB_SOC_JTAGREG_INT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD(val)                     ((val) << 1)
+
+#define APB_SOC_JTAGREG_EXT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC(val)                      ((val) << 8)
+
+#define APB_SOC_JTAGREG_EXT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD(val)                     ((val) << 9)
+
+#define APB_SOC_L2_SLEEP_L2_SLEEP_GET(value)               (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_L2_SLEEP_L2_SLEEP_GETS(value)              (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_L2_SLEEP_L2_SLEEP_SET(value,field)         (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_L2_SLEEP_L2_SLEEP(val)                     ((val) << 0)
+
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GET(value)           (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GETS(value)          (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_SET(value,field)     (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL(val)                 ((val) << 0)
+
+#define APB_SOC_CORESTATUS_STATUS_GET(value)               (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_GETS(value)              (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_SET(value,field)         (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_STATUS(val)                     ((val) << 0)
+
+#define APB_SOC_CORESTATUS_RO_STATUS_GET(value)            (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_GETS(value)           (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_SET(value,field)      (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS(val)                  ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_GET(value)            (ARCHI_BEXTRACTU((value),5,0))
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_GETS(value)           (ARCHI_BEXTRACT((value),5,0))
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT_SET(value,field)      (ARCHI_BINSERT((value),(field),5,0))
+#define APB_SOC_SAFE_PMU_RAR_NV_VOLT(val)                  ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_GET(value)            (ARCHI_BEXTRACTU((value),5,8))
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_GETS(value)           (ARCHI_BEXTRACT((value),5,8))
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT_SET(value,field)      (ARCHI_BINSERT((value),(field),5,8))
+#define APB_SOC_SAFE_PMU_RAR_MV_VOLT(val)                  ((val) << 8)
+
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_GET(value)            (ARCHI_BEXTRACTU((value),5,16))
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_GETS(value)           (ARCHI_BEXTRACT((value),5,16))
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT_SET(value,field)      (ARCHI_BINSERT((value),(field),5,16))
+#define APB_SOC_SAFE_PMU_RAR_LV_VOLT(val)                  ((val) << 16)
+
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_GET(value)            (ARCHI_BEXTRACTU((value),5,24))
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_GETS(value)           (ARCHI_BEXTRACT((value),5,24))
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT_SET(value,field)      (ARCHI_BINSERT((value),(field),5,24))
+#define APB_SOC_SAFE_PMU_RAR_RV_VOLT(val)                  ((val) << 24)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_GET(value)        (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_GETS(value)       (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0_SET(value,field)  (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R0(val)              ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R1(val)              ((val) << 1)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_GET(value)        (ARCHI_BEXTRACTU((value),1,2))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_GETS(value)       (ARCHI_BEXTRACT((value),1,2))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2_SET(value,field)  (ARCHI_BINSERT((value),(field),1,2))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R2(val)              ((val) << 2)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_GET(value)        (ARCHI_BEXTRACTU((value),1,3))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_GETS(value)       (ARCHI_BEXTRACT((value),1,3))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3_SET(value,field)  (ARCHI_BINSERT((value),(field),1,3))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_L2_R3(val)              ((val) << 3)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_GET(value)      (ARCHI_BEXTRACTU((value),1,4))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_GETS(value)     (ARCHI_BEXTRACT((value),1,4))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL_SET(value,field) (ARCHI_BINSERT((value),(field),1,4))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SOC_FLL(val)            ((val) << 4)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_GET(value)       (ARCHI_BEXTRACTU((value),1,5))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_GETS(value)      (ARCHI_BEXTRACT((value),1,5))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL_SET(value,field) (ARCHI_BINSERT((value),(field),1,5))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_FLL(val)             ((val) << 5)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_GET(value)  (ARCHI_BEXTRACTU((value),5,6))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_GETS(value) (ARCHI_BEXTRACT((value),5,6))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC_SET(value,field) (ARCHI_BINSERT((value),(field),5,6))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_SRC(val)        ((val) << 6)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GET(value) (ARCHI_BEXTRACTU((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GETS(value) (ARCHI_BEXTRACT((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_SET(value,field) (ARCHI_BINSERT((value),(field),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE(val)       ((val) << 11)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GET(value)   (ARCHI_BEXTRACTU((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GETS(value)  (ARCHI_BEXTRACT((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN(val)         ((val) << 13)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_GET(value)    (ARCHI_BEXTRACTU((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_GETS(value)   (ARCHI_BEXTRACT((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE_SET(value,field) (ARCHI_BINSERT((value),(field),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_WAKESTATE(val)          ((val) << 15)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_GET(value)        (ARCHI_BEXTRACTU((value),1,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_GETS(value)       (ARCHI_BEXTRACT((value),1,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV_SET(value,field)  (ARCHI_BINSERT((value),(field),1,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTDEV(val)              ((val) << 16)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_GET(value)       (ARCHI_BEXTRACTU((value),1,17))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_GETS(value)      (ARCHI_BEXTRACT((value),1,17))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTINT(val)             ((val) << 17)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_GET(value)       (ARCHI_BEXTRACTU((value),2,18))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_GETS(value)      (ARCHI_BEXTRACT((value),2,18))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE_SET(value,field) (ARCHI_BINSERT((value),(field),2,18))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_BTTYPE(val)             ((val) << 18)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_GET(value)      (ARCHI_BEXTRACTU((value),1,20))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_GETS(value)     (ARCHI_BEXTRACT((value),1,20))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE_SET(value,field) (ARCHI_BINSERT((value),(field),1,20))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CL_WAKE(val)            ((val) << 20)
+
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_GET(value)        (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_GETS(value)       (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0_SET(value,field)  (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R0(val)              ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R1(val)              ((val) << 1)
+
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_GET(value)        (ARCHI_BEXTRACTU((value),1,2))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_GETS(value)       (ARCHI_BEXTRACT((value),1,2))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2_SET(value,field)  (ARCHI_BINSERT((value),(field),1,2))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R2(val)              ((val) << 2)
+
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_GET(value)        (ARCHI_BEXTRACTU((value),1,3))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_GETS(value)       (ARCHI_BEXTRACT((value),1,3))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3_SET(value,field)  (ARCHI_BINSERT((value),(field),1,3))
+#define APB_SOC_SAFE_PMU_FORCE_RET_L2_R3(val)              ((val) << 3)
+
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_GET(value)         (ARCHI_BEXTRACTU((value),1,4))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_GETS(value)        (ARCHI_BEXTRACT((value),1,4))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0_SET(value,field)   (ARCHI_BINSERT((value),(field),1,4))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R0(val)               ((val) << 4)
+
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_GET(value)         (ARCHI_BEXTRACTU((value),1,5))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_GETS(value)        (ARCHI_BEXTRACT((value),1,5))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1_SET(value,field)   (ARCHI_BINSERT((value),(field),1,5))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R1(val)               ((val) << 5)
+
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_GET(value)         (ARCHI_BEXTRACTU((value),1,6))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_GETS(value)        (ARCHI_BEXTRACT((value),1,6))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2_SET(value,field)   (ARCHI_BINSERT((value),(field),1,6))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R2(val)               ((val) << 6)
+
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_GET(value)         (ARCHI_BEXTRACTU((value),1,7))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_GETS(value)        (ARCHI_BEXTRACT((value),1,7))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3_SET(value,field)   (ARCHI_BINSERT((value),(field),1,7))
+#define APB_SOC_SAFE_PMU_FORCE_PD_L2_R3(val)               ((val) << 7)
+
+#define APB_SOC_SAFE_PADSLEEP_EN_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_SAFE_PADSLEEP_EN_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_SAFE_PADSLEEP_EN_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_SAFE_PADSLEEP_EN(val)                      ((val) << 0)
+
+#define APB_SOC_REG_GPIO_ISO_ISO_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_REG_GPIO_ISO_ISO_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_REG_GPIO_ISO_ISO_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_REG_GPIO_ISO_ISO(val)                      ((val) << 0)
+
+#define APB_SOC_REG_CAM_ISO_ISO_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_REG_CAM_ISO_ISO_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_REG_CAM_ISO_ISO_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_REG_CAM_ISO_ISO(val)                       ((val) << 0)
+
+#define APB_SOC_REG_LVDS_ISO_ISO_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_REG_LVDS_ISO_ISO_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_REG_LVDS_ISO_ISO_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_REG_LVDS_ISO_ISO(val)                      ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/gap/memory_map.h
new file mode 100644
index 0000000..6d3dcde
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap/memory_map.h
@@ -0,0 +1,148 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_GAP_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_GAP_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_ADDR  0x1c000000
+#define ARCHI_L2_SIZE  0x00080000
+
+#define ARCHI_FC_TCDM_ADDR  0x1b000000
+#define ARCHI_FC_TCDM_SIZE  0x00004000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_PWM_OFFSET              0x00005000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_PMU_OFFSET              0x00007000
+#define ARCHI_RTC_BASE_OFFSET         0x00008000
+#define ARCHI_EFUSE_OFFSET            0x00009000
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_PWM_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PWM_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_PMU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PMU_OFFSET )
+#define ARCHI_EFUSE_ADDR             ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_EFUSE_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_RTC_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_RTC_BASE_OFFSET )
+
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+
+/*
+ * FC PERIPHERALS
+ */
+
+#define ARCHI_FC_PERIPHERALS_OFFSET      0x00200000
+
+#define ARCHI_FC_PERIPHERALS_ADDR        ( ARCHI_FC_ADDR + ARCHI_FC_PERIPHERALS_OFFSET )
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+#define ARCHI_FC_TIMER_OFFSET            0x00000400
+#define ARCHI_FC_EU_OFFSET               0x00000800
+#define ARCHI_FC_ICACHE_OFFSET           0x00001400
+
+#define ARCHI_FC_TIMER_ADDR              ( ARCHI_FC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_FC_EU_ADDR                 ( ARCHI_FC_PERIPHERALS_ADDR + ARCHI_FC_EU_OFFSET )
+#define ARCHI_FC_ICACHE_ADDR             ( ARCHI_FC_PERIPHERALS_ADDR + ARCHI_FC_ICACHE_OFFSET )
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap/padframe.h b/sw/pulp-sdk/archi/include/archi/chips/gap/padframe.h
new file mode 100644
index 0000000..852f2d2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap/padframe.h
@@ -0,0 +1,140 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_GAP_PADFRAME_H__
+#define __ARCHI_GAP_PADFRAME_H__
+
+#define PLP_PAD_GPIO_0           8
+#define PLP_PAD_GPIO_1           9
+#define PLP_PAD_GPIO_2           10
+#define PLP_PAD_GPIO_3           11
+#define PLP_PAD_GPIO_0_A         12
+#define PLP_PAD_GPIO_1_A         13
+#define PLP_PAD_GPIO_2_A         14
+#define PLP_PAD_GPIO_3_A         15
+#define PLP_PAD_GPIO_4_A         16
+#define PLP_PAD_GPIO_5_A         17
+#define PLP_PAD_GPIO_4           18
+#define PLP_PAD_GPIO_5           19
+#define PLP_PAD_GPIO_6           20
+#define PLP_PAD_GPIO_7           21
+#define PLP_PAD_GPIO_8           22
+#define PLP_PAD_GPIO_9           23
+#define PLP_PAD_GPIO_10          24
+#define PLP_PAD_GPIO_11          25
+#define PLP_PAD_GPIO_12          26
+#define PLP_PAD_GPIO_13          27
+#define PLP_PAD_GPIO_14          28
+#define PLP_PAD_GPIO_15          29
+#define PLP_PAD_GPIO_16          30
+#define PLP_PAD_GPIO_17          31
+#define PLP_PAD_GPIO_18          32
+#define PLP_PAD_GPIO_19          33
+#define PLP_PAD_GPIO_20          34
+#define PLP_PAD_GPIO_21          35
+#define PLP_PAD_GPIO_22          36
+#define PLP_PAD_GPIO_23          37
+#define PLP_PAD_GPIO_24          38
+#define PLP_PAD_GPIO_25          39
+#define PLP_PAD_GPIO_26          42
+#define PLP_PAD_GPIO_27          43
+#define PLP_PAD_GPIO_28          45
+#define PLP_PAD_GPIO_29          47
+#define PLP_PAD_GPIO_30          48
+#define PLP_PAD_GPIO_31          49
+
+#define PLP_PAD_RF_MISO          8
+#define PLP_PAD_RF_MOSI          9
+#define PLP_PAD_RF_CSN           10
+#define PLP_PAD_RF_SCK           11
+#define PLP_PAD_GPIO_PACTRL0     12
+#define PLP_PAD_GPIO_PACTRL1     13
+#define PLP_PAD_GPIO_PACTRL2     14
+#define PLP_PAD_GPIO_PACTRL3     15
+#define PLP_PAD_GPIO_PACTRL4     16
+#define PLP_PAD_GPIO_PACTRL5     17
+#define PLP_PAD_CAM_PCLK         18
+#define PLP_PAD_CAM_HSYNC        19
+#define PLP_PAD_CAM_DATA0        20
+#define PLP_PAD_CAM_DATA1        21
+#define PLP_PAD_CAM_DATA2        22
+#define PLP_PAD_CAM_DATA3        23
+#define PLP_PAD_CAM_DATA4        24
+#define PLP_PAD_CAM_DATA5        25
+#define PLP_PAD_CAM_DATA6        26
+#define PLP_PAD_CAM_DATA7        27
+#define PLP_PAD_CAM_VSYNC        28
+#define PLP_PAD_CAM_SDA          29
+#define PLP_PAD_CAM_SCL          30
+#define PLP_PAD_TIMER0_CH0       31
+#define PLP_PAD_TIMER0_CH1       32
+#define PLP_PAD_TIMER0_CH2       33
+#define PLP_PAD_TIMER0_CH3       34
+#define PLP_PAD_I2S1_SCK         35
+#define PLP_PAD_I2S1_WS          36
+#define PLP_PAD_I2S1_SDI         37
+#define PLP_PAD_UART_RX          38
+#define PLP_PAD_UART_TX          39
+#define PLP_PAD_SPIM_SDIO0       40
+#define PLP_PAD_SPIM_SDIO1       41
+#define PLP_PAD_SPIM_SDIO2       42
+#define PLP_PAD_SPIM_SDIO3       43
+#define PLP_PAD_SPIM_CSN0        44
+#define PLP_PAD_SPIM_CSN1        45
+#define PLP_PAD_SPIM_SCK         46
+#define PLP_PAD_SPIM1_CSN        47
+#define PLP_PAD_SPIM1_CS0        47
+#define PLP_PAD_SPIM1_MISO       48
+#define PLP_PAD_SPIM1_MOSI       49
+#define PLP_PAD_SPIM1_SCK        50
+
+#define PLP_PAD_SPIS0_SDIO0      16
+#define PLP_PAD_SPIS0_SDIO1      17
+#define PLP_PAD_SPIS0_SCK        35
+#define PLP_PAD_SPIS0_CS         36
+#define PLP_PAD_SPIS0_SDIO2      37
+#define PLP_PAD_SPIS0_SDIO3      45
+
+#define PLP_PAD_ORCA_TXSYNC      12
+#define PLP_PAD_ORCA_RXSYNC      13
+#define PLP_PAD_ORCA_TXI         14
+#define PLP_PAD_ORCA_TXQ         15
+#define PLP_PAD_ORCA_RXI         16
+#define PLP_PAD_ORCA_RXQ         17
+#define PLP_PAD_ORCA_CLK         30
+
+#define PLP_PAD_HYPER_CKN        36
+#define PLP_PAD_HYPER_CK         37
+#define PLP_PAD_HYPER_DQ0        40
+#define PLP_PAD_HYPER_DQ1        41
+#define PLP_PAD_HYPER_DQ2        42
+#define PLP_PAD_HYPER_DQ3        43
+#define PLP_PAD_HYPER_DQ4        44
+#define PLP_PAD_HYPER_DQ5        45
+#define PLP_PAD_HYPER_DQ6        46
+#define PLP_PAD_HYPER_DQ7        47
+#define PLP_PAD_HYPER_CSN0       48
+#define PLP_PAD_HYPER_CSN1       49
+#define PLP_PAD_HYPER_RWDS       50
+
+#define PLP_PAD_GPIO_DEFAULT     0
+#define PLP_PAD_GPIO_ALTERNATE1  1
+#define PLP_PAD_GPIO_ALTERNATE2  2
+#define PLP_PAD_GPIO_ALTERNATE3  3
+
+#define PLP_PAD_GPIO_NUM  32
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap/properties.h b/sw/pulp-sdk/archi/include/archi/chips/gap/properties.h
new file mode 100644
index 0000000..3bf4206
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap/properties.h
@@ -0,0 +1,273 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_GAP_PROPERTIES_H__
+#define __ARCHI_CHIPS_GAP_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+#define ARCHI_HAS_FC_TCDM              1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define HWCE_VERSION        4
+#define MCHAN_VERSION       6
+#define EFUSE_VERSION       1
+#define PADS_VERSION        2
+#define PWM_VERSION         1
+
+
+/*
+ * SOC
+ */
+
+#define ARCHI_PWM_NB          1
+#define ARCHI_PWM_NB_TIMERS 4
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER          1
+#define ARCHI_L1_TAS_BIT           20
+#define ARCHI_CLUSTER_NB_PE        8
+#if PULP_CHIP != CHIP_GAP
+#define ARCHI_HAS_CLUSTER_CLK_GATE 1
+#endif
+
+/*
+ * CLUSTER EVENT UNIT
+ */
+
+//#define ARCHI_HAS_NO_BARRIER    1
+//#define ARCHI_HAS_NO_DISPATCH   1
+//#define ARCHI_HAS_NO_MUTEX   1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        32
+#define ARCHI_HAS_FC_EU     1
+#define ARCHI_FC_HAS_ICACHE 1
+#define ARCHI_HAS_FC        1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_RF    1
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_HYPER 1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_TCDM  1
+#define ARCHI_UDMA_HAS_CAM   1
+
+#define ARCHI_UDMA_NB_RF    1
+#define ARCHI_UDMA_NB_SPIM  2
+#define ARCHI_UDMA_NB_HYPER 1
+#define ARCHI_UDMA_NB_UART  1
+#define ARCHI_UDMA_NB_I2C   2
+#define ARCHI_UDMA_NB_I2S   1
+#define ARCHI_UDMA_NB_TCDM  1
+#define ARCHI_UDMA_NB_CAM   1
+
+#define ARCHI_UDMA_RF_ID(id)              0
+#define ARCHI_UDMA_SPIM_ID(id)            (1 + (id))
+#define ARCHI_UDMA_HYPER_ID(id)           3
+#define ARCHI_UDMA_UART_ID(id)            4
+#define ARCHI_UDMA_I2C_ID(id)             (5 + (id))
+#define ARCHI_UDMA_TCDM_ID(id)            7
+#define ARCHI_UDMA_I2S_ID(id)             8
+#define ARCHI_UDMA_CAM_ID(id)             9
+
+#define ARCHI_NB_PERIPH                   10
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * GPIO
+*/
+
+#define ARCHI_NB_GPIO 32
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT    0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       19
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT  0
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 20
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 10
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     64
+
+#define ARCHI_SOC_EVENT_I2C0_RX      10
+#define ARCHI_SOC_EVENT_I2C0_TX      11
+
+#define ARCHI_SOC_EVENT_LVDS_HP0     20
+#define ARCHI_SOC_EVENT_LVDS_HP1     21
+#define ARCHI_SOC_EVENT_SPIM0_EOT    22
+#define ARCHI_SOC_EVENT_SPIM1_EOT    23
+#define ARCHI_SOC_EVENT_SPIM2_EOT    24
+#define ARCHI_SOC_EVENT_UART_EXTRA   25
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   26
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   27
+#define ARCHI_SOC_EVENT_I2S_EXTRA    28
+#define ARCHI_SOC_EVENT_CAM_EXTRA    29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              32
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 33
+#define ARCHI_SOC_EVENT_ICU_OK           34
+#define ARCHI_SOC_EVENT_ICU_DELAYED      35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+#define ARCHI_SOC_EVENT_RTC_APB_IRQ      43
+#define ARCHI_SOC_EVENT_RTC_IRQ          44
+#define ARCHI_SOC_EVENT_RTC_FIRST_EVT    ARCHI_SOC_EVENT_RTC_APB_IRQ
+
+#define ARCHI_SOC_EVENT_ADV_TIMER0       38
+#define ARCHI_SOC_EVENT_ADV_TIMER1       39
+#define ARCHI_SOC_EVENT_ADV_TIMER2       40
+#define ARCHI_SOC_EVENT_ADV_TIMER3       41
+#define ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT    ARCHI_SOC_EVENT_ADV_TIMER0
+#define ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT       4
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_TIMER0_LO        10
+#define ARCHI_FC_EVT_TIMER0_HI        11
+#define ARCHI_FC_EVT_SOC_EVT          27
+#if PULP_CHIP == CHIP_GAP8_REVC
+#define ARCHI_FC_IRQ_HYPER_TX         29
+#define ARCHI_FC_IRQ_HYPER_RX         30
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/gap/pulp.h
new file mode 100644
index 0000000..a1aebe9
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap/pulp.h
@@ -0,0 +1,47 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_GAP_PULP_H__
+#define __ARCHI_CHIPS_GAP_PULP_H__
+
+#include "archi/chips/gap/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/gap/memory_map.h"
+#include "archi/chips/gap/apb_soc.h"
+#include "archi/chips/gap/padframe.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/eu/eu_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+#include "archi/hwce/hwce_v4_old.h"
+#include "archi/dma/mchan_v6.h"
+#include "archi/pwm/v1/pwm_v1.h"
+
+#include "archi/udma/cpi/udma_cpi_v1_old.h"
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/hyper/udma_hyper_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v1.h"
+#include "archi/udma/i2s/udma_i2s_v1_new.h"
+#include "archi/udma/spim/udma_spim_v2.h"
+#include "archi/udma/tcdm/udma_tcdm_v1.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc.h
new file mode 100644
index 0000000..5eef39f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc.h
@@ -0,0 +1,110 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VEGA_APB_SOC_H__
+#define __ARCHI_VEGA_APB_SOC_H__
+ 
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          0 // FIXME put it to the right value once the padframe is specified
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_SLEEP_CONTROL     0x104
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 8
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 8
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc_ctrl.h b/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc_ctrl.h
new file mode 100644
index 0000000..e07d9ad
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/apb_soc_ctrl.h
@@ -0,0 +1,1581 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_VEGA_APB_SOC_CTRL_H__
+#define __INCLUDE_ARCHI_CHIPS_VEGA_APB_SOC_CTRL_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Core information register
+#define APB_SOC_INFO_OFFSET                      0x0
+
+// Boot address
+#define APB_SOC_FC_BOOT_OFFSET                   0x4
+
+// FC Fetch enable
+#define APB_SOC_FC_FETCH_OFFSET                  0x8
+
+// Isolate cluster register
+#define APB_SOC_CL_ISOLATE_OFFSET                0xc
+
+// Mux config register (pad 0-15)
+#define APB_SOC_PADFUN0_OFFSET                   0x10
+
+// Mux config register (pad 16-31)
+#define APB_SOC_PADFUN1_OFFSET                   0x14
+
+// Mux config register (pad 32-47)
+#define APB_SOC_PADFUN2_OFFSET                   0x18
+
+// Mux config register (pad 48-63)
+#define APB_SOC_PADFUN3_OFFSET                   0x1c
+
+// Function register (pad 0 to 3)
+#define APB_SOC_PADCFG0_OFFSET                   0x20
+
+// Function register (pad 4 to 7)
+#define APB_SOC_PADCFG1_OFFSET                   0x24
+
+// Function register (pad 8 to 11)
+#define APB_SOC_PADCFG2_OFFSET                   0x28
+
+// Function register (pad 12 to 15)
+#define APB_SOC_PADCFG3_OFFSET                   0x2c
+
+// Function register (pad 16 to 19)
+#define APB_SOC_PADCFG4_OFFSET                   0x30
+
+// Function register (pad 20 to 23)
+#define APB_SOC_PADCFG5_OFFSET                   0x34
+
+// Function register (pad 24 to 27)
+#define APB_SOC_PADCFG6_OFFSET                   0x38
+
+// Function register (pad 28 to 31)
+#define APB_SOC_PADCFG7_OFFSET                   0x3c
+
+// Function register (pad 32 to 35)
+#define APB_SOC_PADCFG8_OFFSET                   0x40
+
+// Function register (pad 36 to 39)
+#define APB_SOC_PADCFG9_OFFSET                   0x44
+
+// Function register (pad 40 to 43)
+#define APB_SOC_PADCFG10_OFFSET                  0x48
+
+// Function register (pad 44 to 47)
+#define APB_SOC_PADCFG11_OFFSET                  0x4c
+
+// Function register (pad 48 to 51)
+#define APB_SOC_PADCFG12_OFFSET                  0x50
+
+// Function register (pad 52 to 55)
+#define APB_SOC_PADCFG13_OFFSET                  0x54
+
+// Function register (pad 56 to 59)
+#define APB_SOC_PADCFG14_OFFSET                  0x58
+
+// Function register (pad 60 to 63)
+#define APB_SOC_PADCFG15_OFFSET                  0x5c
+
+// Cluster busy register
+#define APB_SOC_CL_BUSY_OFFSET                   0x6c
+
+// JTAG external register
+#define APB_SOC_JTAGREG_OFFSET                   0x74
+
+// Alias for SAFE_PMU_SLEEPCTRL
+#define APB_SOC_SLEEP_CTRL_OFFSET                0x7c
+
+// Clock divider for I3C
+#define APB_SOC_CLK_DIV_I3C_OFFSET               0x80
+
+// EOC and chip status register
+#define APB_SOC_CORESTATUS_OFFSET                0xa0
+
+// EOC and chip status register read mirror
+#define APB_SOC_CORESTATUS_RO_OFFSET             0xc0
+
+// Value of pad bootsel
+#define APB_SOC_BOOTSEL_OFFSET                   0xc4
+
+// Clear WD timer
+#define APB_SOC_WD_CLR_OFFSET                    0xc8
+
+// Clock selection for SOC,Cluster and Periph
+#define APB_SOC_CLK_SEL_OFFSET                   0xd0
+
+// SOC Clock Divider settings
+#define APB_SOC_CLK_DIV_SOC_OFFSET               0xd4
+
+// Cluster Clock Divider settings
+#define APB_SOC_CLK_DIV_CLU_OFFSET               0xd8
+
+// Peripheral Clock Divider Settings
+#define APB_SOC_CLK_DIV_PER_OFFSET               0xdc
+
+// nan
+#define APB_SOC_SUPERVISOR_DBG_OFFSET            0xe0
+
+// nan
+#define APB_SOC_RWM_GRP0_OFFSET                  0xe4
+
+// nan
+#define APB_SOC_RWM_GRP1_OFFSET                  0xe8
+
+// nan
+#define APB_SOC_RWM_GRP2_OFFSET                  0xec
+
+// nan
+#define APB_SOC_RWM_GRP3_OFFSET                  0xf0
+
+// nan
+#define APB_SOC_RWM_GRP4_OFFSET                  0xf4
+
+// nan
+#define APB_SOC_RWM_GRP5_OFFSET                  0xf8
+
+// nan
+#define APB_SOC_RWM_GRP6_OFFSET                  0xfc
+
+// Sleep modes configuration register
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET        0x104
+
+// Enables and configures WatchDog Timer
+#define APB_SOC_SAFE_WD_OFFSET                   0x110
+
+// Sleep config register (pad 0-7)
+#define APB_SOC_SAFE_SLEEPPADCFG0_OFFSET         0x150
+
+// Sleep config register (pad 8-15)
+#define APB_SOC_SAFE_SLEEPPADCFG1_OFFSET         0x154
+
+// Config timings for NEVA
+#define APB_SOC_SAFE_NEVACF_OFFSET               0x164
+
+// General purpouse register AO
+#define APB_SOC_SAFE_GPREG_OFFSET                0x170
+
+// L2 standby configuration
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET       0x174
+
+// FLL2 and FLL3 power control
+#define APB_SOC_SAFE_FLL_CTRL_OFFSET             0x178
+
+// L1 power control
+#define APB_SOC_SAFE_L1_PWR_CTRL_OFFSET          0x17c
+
+// L2 power control
+#define APB_SOC_SAFE_L2_PWR_CTRL_OFFSET          0x180
+
+// GPIO power domain pad input isolation register
+#define APB_SOC_REG_GPIO_ISO_OFFSET              0x1c0
+
+// CAM power domain pad input isolation register
+#define APB_SOC_REG_CAM_ISO_OFFSET               0x1c4
+
+// LVDS power domain pad input isolation register
+#define APB_SOC_REG_LVDS_ISO_OFFSET              0x1c8
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Number of clusters (access: R)
+#define APB_SOC_INFO_NB_CL_BIT                                       0
+#define APB_SOC_INFO_NB_CL_WIDTH                                     16
+#define APB_SOC_INFO_NB_CL_MASK                                      0xffff
+
+// Number of cores (access: R)
+#define APB_SOC_INFO_NB_CORES_BIT                                    16
+#define APB_SOC_INFO_NB_CORES_WIDTH                                  16
+#define APB_SOC_INFO_NB_CORES_MASK                                   0xffff0000
+
+// FC Boot Address (access: R/W)
+#define APB_SOC_FC_BOOT_ADDR_BIT                                     0
+#define APB_SOC_FC_BOOT_ADDR_WIDTH                                   32
+#define APB_SOC_FC_BOOT_ADDR_MASK                                    0xffffffff
+
+// FC Fetch Enable (access: R/W)
+#define APB_SOC_FC_FETCH_FC_FE_BIT                                   0
+#define APB_SOC_FC_FETCH_FC_FE_WIDTH                                 1
+#define APB_SOC_FC_FETCH_FC_FE_MASK                                  0x1
+
+// Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable (access: R/W)
+#define APB_SOC_CL_ISOLATE_EN_BIT                                    0
+#define APB_SOC_CL_ISOLATE_EN_WIDTH                                  1
+#define APB_SOC_CL_ISOLATE_EN_MASK                                   0x1
+
+// Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster) (access: R)
+#define APB_SOC_CL_BUSY_BUSY_BIT                                     0
+#define APB_SOC_CL_BUSY_BUSY_WIDTH                                   1
+#define APB_SOC_CL_BUSY_BUSY_MASK                                    0x1
+
+// JTAG internal register used for synchronisation from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_SYNC_BIT                                 0
+#define APB_SOC_JTAGREG_INT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_INT_SYNC_MASK                                0x1
+
+// JTAG internal register used for selecting boot mode configuration from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_BT_MD_BIT                                1
+#define APB_SOC_JTAGREG_INT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_INT_BT_MD_MASK                               0xe
+
+// JTAG external register used for synchronisation from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_SYNC_BIT                                 8
+#define APB_SOC_JTAGREG_EXT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_EXT_SYNC_MASK                                0x100
+
+// JTAG external register used for selecting boot mode configuration from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_BT_MD_BIT                                9
+#define APB_SOC_JTAGREG_EXT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_EXT_BT_MD_MASK                               0xe00
+
+// Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle) (access: R)
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT                            0
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH                          32
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_MASK                           0xffffffff
+
+// EOC and chip status register (access: R/W)
+#define APB_SOC_CORESTATUS_STATUS_BIT                                0
+#define APB_SOC_CORESTATUS_STATUS_WIDTH                              32
+#define APB_SOC_CORESTATUS_STATUS_MASK                               0xffffffff
+
+// EOC and chip status register (access: R)
+#define APB_SOC_CORESTATUS_RO_STATUS_BIT                             0
+#define APB_SOC_CORESTATUS_RO_STATUS_WIDTH                           32
+#define APB_SOC_CORESTATUS_RO_STATUS_MASK                            0xffffffff
+
+// SoC domain clock selection: - 1b0: First FLL is used (FLL1) - 1b1: Second FLL is used (FLL2) (access: R/W)
+#define APB_SOC_CLK_SEL_CLK_SOC_BIT                                  0
+#define APB_SOC_CLK_SEL_CLK_SOC_WIDTH                                1
+#define APB_SOC_CLK_SEL_CLK_SOC_MASK                                 0x1
+
+// Cluster domain clock selection: - 2b00: First FLL is used (FLL1) - 2b01: Second FLL is used (FLL2) - 2b10: Third FLL is used (FLL3) (access: R/W)
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_BIT                              1
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH                            2
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_MASK                             0x6
+
+// User value which is kept retentive after wakeup (even in non-retentive sleep). This value is only partially interpreted by the ROM code (TBD) to distinguish betweem cold boot, non-retentive sleep and retentive sleep. (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT                        0
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH                      3
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_MASK                       0x7
+
+// Enable smart wake-up; - 1'b0; smart wake-up disabled - 1'b1: smart wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT                  9
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH                1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_MASK                 0x200
+
+// Enable RTC wake-up; - 1'b0; rtc wake-up disabled - 1'b1: rtc wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT                    10
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH                  1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_MASK                   0x400
+
+// Select external wake-up  mode (through dedicated pin): - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT                  11
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH                2
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_MASK                 0x1800
+
+// Enable external wake-up (through dedicated pin); - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT                    13
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH                  1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_MASK                   0x2000
+
+// Power state of the MRAM to restore after warm boot - 1'b0: MRAM OFF - 1'b1: MRAM ON  (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT                14
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH              1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_MASK               0x4000
+
+// Power state of the cluster to restore after warm boot - 1'b0: cluster OFF - 1'b1: cluster ON  (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT             15
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH           1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_MASK            0x8000
+
+// Configure retention mode of L2 memory. There is one bit per cut: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT                       16
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH                     16
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_MASK                      0xffff0000
+
+// Pad state when the chip is down with low-speed IOs ON: - 4b0000: Tristate with no pull-up and no pull-down - 4b0001: Tristate with pull-up - 4b0010: Tristate with pull-down - 4b0011: Drive 0 - 4b0100: Drive 1 (access: R/W)
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT                          0
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH                        4
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_MASK                         0xf
+
+// L2 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias. (access: R/W)
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT                        0
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH                      4
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_MASK                       0xf
+
+// L2 cuts standby active low. One bit per L2 cut for 16 cuts, the cut is in standby when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT                      4
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH                    16
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_MASK                     0xffff0
+
+// FLL2 power down. The FLL is powered down when this bit is 1b1. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT                           0
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH                         1
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_MASK                          0x1
+
+// FLL3 power down. The FLL is powered down when this bit is 1b1. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT                           1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH                         1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_MASK                          0x2
+
+// FLL2 reset active low. The FLL is reset when this bit is 1b0. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT                          2
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH                        1
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_MASK                         0x4
+
+// FLL3 reset active low. The FLL is reset when this bit is 1b0. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT                          3
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH                        1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_MASK                         0x8
+
+// L1 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT                           0
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH                         4
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_MASK                          0xf
+
+// L1 cuts standby active low. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT                         4
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH                       2
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_MASK                        0x30
+
+// L1 power down. The corresponding L1 part is powered down when this bit is 1b1. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT                             6
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH                           2
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_MASK                            0xc0
+
+// L2 VDDDE active low. One bit per L2 cut for 16 cuts, the cut periphery is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT                         0
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH                       16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_MASK                        0xffff
+
+// L2 VDDME active low. One bit per L2 cut for 16 cuts, the cut array is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT                         16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH                       16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_MASK                        0xffff0000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int nb_cl           :16; // Number of clusters
+    unsigned int nb_cores        :16; // Number of cores
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_info_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // FC Boot Address
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_fc_boot_t;
+
+typedef union {
+  struct {
+    unsigned int fc_fe           :1 ; // FC Fetch Enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_fc_fetch_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_isolate_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg4_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg5_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg6_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg7_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg8_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg9_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg10_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg11_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg12_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg13_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg14_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg15_t;
+
+typedef union {
+  struct {
+    unsigned int busy            :1 ; // Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_busy_t;
+
+typedef union {
+  struct {
+    unsigned int int_sync        :1 ; // JTAG internal register used for synchronisation from external debugger
+    unsigned int int_bt_md       :3 ; // JTAG internal register used for selecting boot mode configuration from external debugger
+    unsigned int padding0:4 ;
+    unsigned int ext_sync        :1 ; // JTAG external register used for synchronisation from external debugger
+    unsigned int ext_bt_md       :3 ; // JTAG external register used for selecting boot mode configuration from external debugger
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_jtagreg_t;
+
+typedef union {
+  struct {
+    unsigned int sleep_ctrl      :32; // Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_sleep_ctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_i3c_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_ro_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_bootsel_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_wd_clr_t;
+
+typedef union {
+  struct {
+    unsigned int clk_soc         :1 ; // SoC domain clock selection: - 1b0: First FLL is used (FLL1) - 1b1: Second FLL is used (FLL2)
+    unsigned int clk_cluster     :2 ; // Cluster domain clock selection: - 2b00: First FLL is used (FLL1) - 2b01: Second FLL is used (FLL2) - 2b10: Third FLL is used (FLL3)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_sel_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_soc_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_clu_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_per_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_supervisor_dbg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp4_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp5_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp6_t;
+
+typedef union {
+  struct {
+    unsigned int reboot          :3 ; // User value which is kept retentive after wakeup (even in non-retentive sleep). This value is only partially interpreted by the ROM code (TBD) to distinguish betweem cold boot, non-retentive sleep and retentive sleep.
+    unsigned int padding0:6 ;
+    unsigned int smartwake_en    :1 ; // Enable smart wake-up; - 1'b0; smart wake-up disabled - 1'b1: smart wake-up enabled
+    unsigned int rtcwake_en      :1 ; // Enable RTC wake-up; - 1'b0; rtc wake-up disabled - 1'b1: rtc wake-up enabled
+    unsigned int extwake_type    :2 ; // Select external wake-up  mode (through dedicated pin): - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level
+    unsigned int extwake_en      :1 ; // Enable external wake-up (through dedicated pin); - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled
+    unsigned int mram_wakestate  :1 ; // Power state of the MRAM to restore after warm boot - 1'b0: MRAM OFF - 1'b1: MRAM ON 
+    unsigned int cluster_wakestate:1 ; // Power state of the cluster to restore after warm boot - 1'b0: cluster OFF - 1'b1: cluster ON 
+    unsigned int ret_mem         :16; // Configure retention mode of L2 memory. There is one bit per cut: - 1'b0: Non retentive - 1'b1: Retentive
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_pmu_sleepctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_wd_t;
+
+typedef union {
+  struct {
+    unsigned int state           :4 ; // Pad state when the chip is down with low-speed IOs ON: - 4b0000: Tristate with no pull-up and no pull-down - 4b0001: Tristate with pull-up - 4b0010: Tristate with pull-down - 4b0011: Drive 0 - 4b0100: Drive 1
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_nevacf_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_gpreg_t;
+
+typedef union {
+  struct {
+    unsigned int btrim           :4 ; // L2 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias.
+    unsigned int stdby_n         :16; // L2 cuts standby active low. One bit per L2 cut for 16 cuts, the cut is in standby when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l2_btrim_stdby_t;
+
+typedef union {
+  struct {
+    unsigned int fll2_pwd        :1 ; // FLL2 power down. The FLL is powered down when this bit is 1b1.
+    unsigned int fll3_pwd        :1 ; // FLL3 power down. The FLL is powered down when this bit is 1b1.
+    unsigned int fll2_rstb       :1 ; // FLL2 reset active low. The FLL is reset when this bit is 1b0.
+    unsigned int fll3_rstb       :1 ; // FLL3 reset active low. The FLL is reset when this bit is 1b0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_fll_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int btrim           :4 ; // L1 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias.
+    unsigned int stdby_n         :2 ; // L1 cuts standby active low. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes.
+    unsigned int pwd             :2 ; // L1 power down. The corresponding L1 part is powered down when this bit is 1b1. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l1_pwr_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int vddde_n         :16; // L2 VDDDE active low. One bit per L2 cut for 16 cuts, the cut periphery is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+    unsigned int vddme_n         :16; // L2 VDDME active low. One bit per L2 cut for 16 cuts, the cut array is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l2_pwr_ctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_gpio_iso_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_cam_iso_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_lvds_iso_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_info : public vp::reg_32
+{
+public:
+  inline void nb_cl_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline uint32_t nb_cl_get() { return this->get_field(APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline void nb_cores_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+  inline uint32_t nb_cores_get() { return this->get_field(APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+};
+
+class vp_apb_soc_fc_boot : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, APB_SOC_FC_BOOT_ADDR_BIT, APB_SOC_FC_BOOT_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(APB_SOC_FC_BOOT_ADDR_BIT, APB_SOC_FC_BOOT_ADDR_WIDTH); }
+};
+
+class vp_apb_soc_fc_fetch : public vp::reg_32
+{
+public:
+  inline void fc_fe_set(uint32_t value) { this->set_field(value, APB_SOC_FC_FETCH_FC_FE_BIT, APB_SOC_FC_FETCH_FC_FE_WIDTH); }
+  inline uint32_t fc_fe_get() { return this->get_field(APB_SOC_FC_FETCH_FC_FE_BIT, APB_SOC_FC_FETCH_FC_FE_WIDTH); }
+};
+
+class vp_apb_soc_cl_isolate : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+};
+
+class vp_apb_soc_padfun0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg4 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg5 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg6 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg7 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg8 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg9 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg10 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg11 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg12 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg13 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg14 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg15 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_cl_busy : public vp::reg_32
+{
+public:
+  inline void busy_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+  inline uint32_t busy_get() { return this->get_field(APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+};
+
+class vp_apb_soc_jtagreg : public vp::reg_32
+{
+public:
+  inline void int_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline uint32_t int_sync_get() { return this->get_field(APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline void int_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline uint32_t int_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline void ext_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline uint32_t ext_sync_get() { return this->get_field(APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline void ext_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+  inline uint32_t ext_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+};
+
+class vp_apb_soc_sleep_ctrl : public vp::reg_32
+{
+public:
+  inline void sleep_ctrl_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+  inline uint32_t sleep_ctrl_get() { return this->get_field(APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+};
+
+class vp_apb_soc_clk_div_i3c : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_corestatus : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_corestatus_ro : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_bootsel : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_wd_clr : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_sel : public vp::reg_32
+{
+public:
+  inline void clk_soc_set(uint32_t value) { this->set_field(value, APB_SOC_CLK_SEL_CLK_SOC_BIT, APB_SOC_CLK_SEL_CLK_SOC_WIDTH); }
+  inline uint32_t clk_soc_get() { return this->get_field(APB_SOC_CLK_SEL_CLK_SOC_BIT, APB_SOC_CLK_SEL_CLK_SOC_WIDTH); }
+  inline void clk_cluster_set(uint32_t value) { this->set_field(value, APB_SOC_CLK_SEL_CLK_CLUSTER_BIT, APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH); }
+  inline uint32_t clk_cluster_get() { return this->get_field(APB_SOC_CLK_SEL_CLK_CLUSTER_BIT, APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH); }
+};
+
+class vp_apb_soc_clk_div_soc : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_div_clu : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_div_per : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_supervisor_dbg : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp4 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp5 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp6 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_pmu_sleepctrl : public vp::reg_32
+{
+public:
+  inline void reboot_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH); }
+  inline uint32_t reboot_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH); }
+  inline void smartwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH); }
+  inline uint32_t smartwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH); }
+  inline void rtcwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH); }
+  inline uint32_t rtcwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH); }
+  inline void extwake_type_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline uint32_t extwake_type_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline void extwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline uint32_t extwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline void mram_wakestate_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH); }
+  inline uint32_t mram_wakestate_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH); }
+  inline void cluster_wakestate_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH); }
+  inline uint32_t cluster_wakestate_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH); }
+  inline void ret_mem_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH); }
+  inline uint32_t ret_mem_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH); }
+};
+
+class vp_apb_soc_safe_wd : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg0 : public vp::reg_32
+{
+public:
+  inline void state_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT, APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH); }
+  inline uint32_t state_get() { return this->get_field(APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT, APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH); }
+};
+
+class vp_apb_soc_safe_sleeppadcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_nevacf : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_gpreg : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_l2_btrim_stdby : public vp::reg_32
+{
+public:
+  inline void btrim_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH); }
+  inline uint32_t btrim_get() { return this->get_field(APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH); }
+  inline void stdby_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH); }
+  inline uint32_t stdby_n_get() { return this->get_field(APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH); }
+};
+
+class vp_apb_soc_safe_fll_ctrl : public vp::reg_32
+{
+public:
+  inline void fll2_pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH); }
+  inline uint32_t fll2_pwd_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH); }
+  inline void fll3_pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH); }
+  inline uint32_t fll3_pwd_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH); }
+  inline void fll2_rstb_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH); }
+  inline uint32_t fll2_rstb_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH); }
+  inline void fll3_rstb_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH); }
+  inline uint32_t fll3_rstb_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH); }
+};
+
+class vp_apb_soc_safe_l1_pwr_ctrl : public vp::reg_32
+{
+public:
+  inline void btrim_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH); }
+  inline uint32_t btrim_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH); }
+  inline void stdby_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH); }
+  inline uint32_t stdby_n_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH); }
+  inline void pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT, APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH); }
+  inline uint32_t pwd_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT, APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH); }
+};
+
+class vp_apb_soc_safe_l2_pwr_ctrl : public vp::reg_32
+{
+public:
+  inline void vddde_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH); }
+  inline uint32_t vddde_n_get() { return this->get_field(APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH); }
+  inline void vddme_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH); }
+  inline uint32_t vddme_n_get() { return this->get_field(APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH); }
+};
+
+class vp_apb_soc_reg_gpio_iso : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_reg_cam_iso : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_reg_lvds_iso : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int info            ; // Core information register
+  unsigned int fc_boot         ; // Boot address
+  unsigned int fc_fetch        ; // FC Fetch enable
+  unsigned int cl_isolate      ; // Isolate cluster register
+  unsigned int padfun0         ; // Mux config register (pad 0-15)
+  unsigned int padfun1         ; // Mux config register (pad 16-31)
+  unsigned int padfun2         ; // Mux config register (pad 32-47)
+  unsigned int padfun3         ; // Mux config register (pad 48-63)
+  unsigned int padcfg0         ; // Function register (pad 0 to 3)
+  unsigned int padcfg1         ; // Function register (pad 4 to 7)
+  unsigned int padcfg2         ; // Function register (pad 8 to 11)
+  unsigned int padcfg3         ; // Function register (pad 12 to 15)
+  unsigned int padcfg4         ; // Function register (pad 16 to 19)
+  unsigned int padcfg5         ; // Function register (pad 20 to 23)
+  unsigned int padcfg6         ; // Function register (pad 24 to 27)
+  unsigned int padcfg7         ; // Function register (pad 28 to 31)
+  unsigned int padcfg8         ; // Function register (pad 32 to 35)
+  unsigned int padcfg9         ; // Function register (pad 36 to 39)
+  unsigned int padcfg10        ; // Function register (pad 40 to 43)
+  unsigned int padcfg11        ; // Function register (pad 44 to 47)
+  unsigned int padcfg12        ; // Function register (pad 48 to 51)
+  unsigned int padcfg13        ; // Function register (pad 52 to 55)
+  unsigned int padcfg14        ; // Function register (pad 56 to 59)
+  unsigned int padcfg15        ; // Function register (pad 60 to 63)
+  unsigned int cl_busy         ; // Cluster busy register
+  unsigned int jtagreg         ; // JTAG external register
+  unsigned int sleep_ctrl      ; // Alias for SAFE_PMU_SLEEPCTRL
+  unsigned int clk_div_i3c     ; // Clock divider for I3C
+  unsigned int corestatus      ; // EOC and chip status register
+  unsigned int corestatus_ro   ; // EOC and chip status register read mirror
+  unsigned int bootsel         ; // Value of pad bootsel
+  unsigned int wd_clr          ; // Clear WD timer
+  unsigned int clk_sel         ; // Clock selection for SOC,Cluster and Periph
+  unsigned int clk_div_soc     ; // SOC Clock Divider settings
+  unsigned int clk_div_clu     ; // Cluster Clock Divider settings
+  unsigned int clk_div_per     ; // Peripheral Clock Divider Settings
+  unsigned int supervisor_dbg  ; // nan
+  unsigned int rwm_grp0        ; // nan
+  unsigned int rwm_grp1        ; // nan
+  unsigned int rwm_grp2        ; // nan
+  unsigned int rwm_grp3        ; // nan
+  unsigned int rwm_grp4        ; // nan
+  unsigned int rwm_grp5        ; // nan
+  unsigned int rwm_grp6        ; // nan
+  unsigned int safe_pmu_sleepctrl; // Sleep modes configuration register
+  unsigned int safe_wd         ; // Enables and configures WatchDog Timer
+  unsigned int safe_sleeppadcfg0; // Sleep config register (pad 0-7)
+  unsigned int safe_sleeppadcfg1; // Sleep config register (pad 8-15)
+  unsigned int safe_nevacf     ; // Config timings for NEVA
+  unsigned int safe_gpreg      ; // General purpouse register AO
+  unsigned int safe_l2_btrim_stdby; // L2 standby configuration
+  unsigned int safe_fll_ctrl   ; // FLL2 and FLL3 power control
+  unsigned int safe_l1_pwr_ctrl; // L1 power control
+  unsigned int safe_l2_pwr_ctrl; // L2 power control
+  unsigned int reg_gpio_iso    ; // GPIO power domain pad input isolation register
+  unsigned int reg_cam_iso     ; // CAM power domain pad input isolation register
+  unsigned int reg_lvds_iso    ; // LVDS power domain pad input isolation register
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t apb_soc_info_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_INFO_OFFSET); }
+static inline void apb_soc_info_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_INFO_OFFSET, value); }
+
+static inline uint32_t apb_soc_fc_boot_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_FC_BOOT_OFFSET); }
+static inline void apb_soc_fc_boot_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_FC_BOOT_OFFSET, value); }
+
+static inline uint32_t apb_soc_fc_fetch_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_FC_FETCH_OFFSET); }
+static inline void apb_soc_fc_fetch_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_FC_FETCH_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_isolate_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_ISOLATE_OFFSET); }
+static inline void apb_soc_cl_isolate_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_ISOLATE_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN0_OFFSET); }
+static inline void apb_soc_padfun0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN0_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN1_OFFSET); }
+static inline void apb_soc_padfun1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN1_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN2_OFFSET); }
+static inline void apb_soc_padfun2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN2_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN3_OFFSET); }
+static inline void apb_soc_padfun3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN3_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG0_OFFSET); }
+static inline void apb_soc_padcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG1_OFFSET); }
+static inline void apb_soc_padcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG2_OFFSET); }
+static inline void apb_soc_padcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG2_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG3_OFFSET); }
+static inline void apb_soc_padcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG3_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg4_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG4_OFFSET); }
+static inline void apb_soc_padcfg4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG4_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg5_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG5_OFFSET); }
+static inline void apb_soc_padcfg5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG5_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg6_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG6_OFFSET); }
+static inline void apb_soc_padcfg6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG6_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg7_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG7_OFFSET); }
+static inline void apb_soc_padcfg7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG7_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg8_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG8_OFFSET); }
+static inline void apb_soc_padcfg8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG8_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg9_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG9_OFFSET); }
+static inline void apb_soc_padcfg9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG9_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg10_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG10_OFFSET); }
+static inline void apb_soc_padcfg10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG10_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg11_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG11_OFFSET); }
+static inline void apb_soc_padcfg11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG11_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg12_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG12_OFFSET); }
+static inline void apb_soc_padcfg12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG12_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg13_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG13_OFFSET); }
+static inline void apb_soc_padcfg13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG13_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg14_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG14_OFFSET); }
+static inline void apb_soc_padcfg14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG14_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg15_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG15_OFFSET); }
+static inline void apb_soc_padcfg15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG15_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_busy_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_BUSY_OFFSET); }
+static inline void apb_soc_cl_busy_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_BUSY_OFFSET, value); }
+
+static inline uint32_t apb_soc_jtagreg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_JTAGREG_OFFSET); }
+static inline void apb_soc_jtagreg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_JTAGREG_OFFSET, value); }
+
+static inline uint32_t apb_soc_sleep_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SLEEP_CTRL_OFFSET); }
+static inline void apb_soc_sleep_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SLEEP_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_i3c_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_I3C_OFFSET); }
+static inline void apb_soc_clk_div_i3c_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_I3C_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_OFFSET); }
+static inline void apb_soc_corestatus_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_ro_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_RO_OFFSET); }
+static inline void apb_soc_corestatus_ro_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_RO_OFFSET, value); }
+
+static inline uint32_t apb_soc_bootsel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_BOOTSEL_OFFSET); }
+static inline void apb_soc_bootsel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_BOOTSEL_OFFSET, value); }
+
+static inline uint32_t apb_soc_wd_clr_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_WD_CLR_OFFSET); }
+static inline void apb_soc_wd_clr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_WD_CLR_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_sel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_SEL_OFFSET); }
+static inline void apb_soc_clk_sel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_SEL_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_soc_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_SOC_OFFSET); }
+static inline void apb_soc_clk_div_soc_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_SOC_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_clu_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_CLU_OFFSET); }
+static inline void apb_soc_clk_div_clu_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_CLU_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_per_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_PER_OFFSET); }
+static inline void apb_soc_clk_div_per_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_PER_OFFSET, value); }
+
+static inline uint32_t apb_soc_supervisor_dbg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SUPERVISOR_DBG_OFFSET); }
+static inline void apb_soc_supervisor_dbg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SUPERVISOR_DBG_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP0_OFFSET); }
+static inline void apb_soc_rwm_grp0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP0_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP1_OFFSET); }
+static inline void apb_soc_rwm_grp1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP1_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP2_OFFSET); }
+static inline void apb_soc_rwm_grp2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP2_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP3_OFFSET); }
+static inline void apb_soc_rwm_grp3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP3_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp4_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP4_OFFSET); }
+static inline void apb_soc_rwm_grp4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP4_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp5_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP5_OFFSET); }
+static inline void apb_soc_rwm_grp5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP5_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp6_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP6_OFFSET); }
+static inline void apb_soc_rwm_grp6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP6_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_pmu_sleepctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET); }
+static inline void apb_soc_safe_pmu_sleepctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_wd_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_WD_OFFSET); }
+static inline void apb_soc_safe_wd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_WD_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_nevacf_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_NEVACF_OFFSET); }
+static inline void apb_soc_safe_nevacf_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_NEVACF_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_gpreg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_GPREG_OFFSET); }
+static inline void apb_soc_safe_gpreg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_GPREG_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l2_btrim_stdby_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET); }
+static inline void apb_soc_safe_l2_btrim_stdby_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_fll_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_FLL_CTRL_OFFSET); }
+static inline void apb_soc_safe_fll_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_FLL_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l1_pwr_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L1_PWR_CTRL_OFFSET); }
+static inline void apb_soc_safe_l1_pwr_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L1_PWR_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l2_pwr_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L2_PWR_CTRL_OFFSET); }
+static inline void apb_soc_safe_l2_pwr_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L2_PWR_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_gpio_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_GPIO_ISO_OFFSET); }
+static inline void apb_soc_reg_gpio_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_GPIO_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_cam_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_CAM_ISO_OFFSET); }
+static inline void apb_soc_reg_cam_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_CAM_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_lvds_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_LVDS_ISO_OFFSET); }
+static inline void apb_soc_reg_lvds_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_LVDS_ISO_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define APB_SOC_INFO_NB_CL_GET(value)                      (ARCHI_BEXTRACTU((value),16,0))
+#define APB_SOC_INFO_NB_CL_GETS(value)                     (ARCHI_BEXTRACT((value),16,0))
+#define APB_SOC_INFO_NB_CL_SET(value,field)                (ARCHI_BINSERT((value),(field),16,0))
+#define APB_SOC_INFO_NB_CL(val)                            ((val) << 0)
+
+#define APB_SOC_INFO_NB_CORES_GET(value)                   (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_INFO_NB_CORES_GETS(value)                  (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_INFO_NB_CORES_SET(value,field)             (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_INFO_NB_CORES(val)                         ((val) << 16)
+
+#define APB_SOC_FC_BOOT_ADDR_GET(value)                    (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_FC_BOOT_ADDR_GETS(value)                   (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_FC_BOOT_ADDR_SET(value,field)              (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_FC_BOOT_ADDR(val)                          ((val) << 0)
+
+#define APB_SOC_FC_FETCH_FC_FE_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_FC_FETCH_FC_FE_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_FC_FETCH_FC_FE_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_FC_FETCH_FC_FE(val)                        ((val) << 0)
+
+#define APB_SOC_CL_ISOLATE_EN_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_ISOLATE_EN(val)                         ((val) << 0)
+
+#define APB_SOC_CL_BUSY_BUSY_GET(value)                    (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_GETS(value)                   (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_SET(value,field)              (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_BUSY_BUSY(val)                          ((val) << 0)
+
+#define APB_SOC_JTAGREG_INT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC(val)                      ((val) << 0)
+
+#define APB_SOC_JTAGREG_INT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD(val)                     ((val) << 1)
+
+#define APB_SOC_JTAGREG_EXT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC(val)                      ((val) << 8)
+
+#define APB_SOC_JTAGREG_EXT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD(val)                     ((val) << 9)
+
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GET(value)           (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GETS(value)          (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_SET(value,field)     (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL(val)                 ((val) << 0)
+
+#define APB_SOC_CORESTATUS_STATUS_GET(value)               (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_GETS(value)              (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_SET(value,field)         (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_STATUS(val)                     ((val) << 0)
+
+#define APB_SOC_CORESTATUS_RO_STATUS_GET(value)            (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_GETS(value)           (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_SET(value,field)      (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS(val)                  ((val) << 0)
+
+#define APB_SOC_CLK_SEL_CLK_SOC_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC(val)                       ((val) << 0)
+
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_GET(value)             (ARCHI_BEXTRACTU((value),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_GETS(value)            (ARCHI_BEXTRACT((value),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_SET(value,field)       (ARCHI_BINSERT((value),(field),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER(val)                   ((val) << 1)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_GET(value)       (ARCHI_BEXTRACTU((value),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_GETS(value)      (ARCHI_BEXTRACT((value),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT(val)             ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_GET(value) (ARCHI_BEXTRACTU((value),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN(val)       ((val) << 9)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_GET(value)   (ARCHI_BEXTRACTU((value),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_GETS(value)  (ARCHI_BEXTRACT((value),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN(val)         ((val) << 10)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GET(value) (ARCHI_BEXTRACTU((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GETS(value) (ARCHI_BEXTRACT((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_SET(value,field) (ARCHI_BINSERT((value),(field),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE(val)       ((val) << 11)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GET(value)   (ARCHI_BEXTRACTU((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GETS(value)  (ARCHI_BEXTRACT((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN(val)         ((val) << 13)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_GET(value) (ARCHI_BEXTRACTU((value),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_GETS(value) (ARCHI_BEXTRACT((value),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_SET(value,field) (ARCHI_BINSERT((value),(field),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE(val)     ((val) << 14)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_GET(value) (ARCHI_BEXTRACTU((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_GETS(value) (ARCHI_BEXTRACT((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_SET(value,field) (ARCHI_BINSERT((value),(field),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE(val)  ((val) << 15)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_GET(value)      (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_GETS(value)     (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_SET(value,field) (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM(val)            ((val) << 16)
+
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_GET(value)         (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_GETS(value)        (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_SET(value,field)   (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE(val)               ((val) << 0)
+
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_GET(value)       (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_GETS(value)      (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_SET(value,field) (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM(val)             ((val) << 0)
+
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_GET(value)     (ARCHI_BEXTRACTU((value),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_GETS(value)    (ARCHI_BEXTRACT((value),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_SET(value,field) (ARCHI_BINSERT((value),(field),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N(val)           ((val) << 4)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_GET(value)          (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_GETS(value)         (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_SET(value,field)    (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD(val)                ((val) << 0)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_GET(value)          (ARCHI_BEXTRACTU((value),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_GETS(value)         (ARCHI_BEXTRACT((value),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_SET(value,field)    (ARCHI_BINSERT((value),(field),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD(val)                ((val) << 1)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_GET(value)         (ARCHI_BEXTRACTU((value),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_GETS(value)        (ARCHI_BEXTRACT((value),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_SET(value,field)   (ARCHI_BINSERT((value),(field),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB(val)               ((val) << 2)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_GET(value)         (ARCHI_BEXTRACTU((value),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_GETS(value)        (ARCHI_BEXTRACT((value),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_SET(value,field)   (ARCHI_BINSERT((value),(field),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB(val)               ((val) << 3)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_GET(value)          (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_GETS(value)         (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_SET(value,field)    (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM(val)                ((val) << 0)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_GET(value)        (ARCHI_BEXTRACTU((value),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_GETS(value)       (ARCHI_BEXTRACT((value),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_SET(value,field)  (ARCHI_BINSERT((value),(field),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N(val)              ((val) << 4)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_GET(value)            (ARCHI_BEXTRACTU((value),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_GETS(value)           (ARCHI_BEXTRACT((value),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_SET(value,field)      (ARCHI_BINSERT((value),(field),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD(val)                  ((val) << 6)
+
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N(val)              ((val) << 0)
+
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N(val)              ((val) << 16)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/memory_map.h.in b/sw/pulp-sdk/archi/include/archi/chips/gap9/memory_map.h.in
new file mode 100644
index 0000000..63c751d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/memory_map.h.in
@@ -0,0 +1,175 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VEGA_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VEGA_MEMORY_MAP_H__
+
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  @l2_shared_size@
+
+
+
+/*
+ * MRAM
+ */
+
+#define ARCHI_MRAM_ADDR  0x1D000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE           0x00000800
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_CVP_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_PWM_OFFSET              0x00005000
+#define ARCHI_SOC_EU_OFFSET           0x00006000  /// FIXME: not soc eu but soc event generator
+#define ARCHI_PMU_OFFSET              0x00007000
+#define ARCHI_RTC_BASE_OFFSET         0x00008000
+#define ARCHI_FC_ICACHE_OFFSET        0x00008800
+#define ARCHI_FC_ITC_OFFSET           0x00009000
+#define ARCHI_I3C0_OFFSET             0x0000A000
+#define ARCHI_I3C1_OFFSET             0x0000A800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_TIMER1_OFFSET        0x0000B800
+#define ARCHI_DPHY_OFFSET             0x0000C000
+#define ARCHI_CSI2_OFFSET             0x0000D000
+#define ARCHI_MPU_OFFSET              0x0000E000
+#define ARCHI_EFUSE_OFFSET            0x0000F000
+#define ARCHI_DEBUG_OFFSET            0x00010000
+#define ARCHI_STDOUT_OFFSET           0x00020000
+#define ARCHI_QUIDDIKEY_OFFSET        0x00021000
+
+#define ARCHI_FLL_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_OFFSET )
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_PWM_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PWM_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_PMU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PMU_OFFSET )
+#define ARCHI_RTC_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_RTC_BASE_OFFSET )
+#define ARCHI_FC_ICACHE_ADDR         ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ICACHE_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_I3C0_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_I3C0_OFFSET )
+#define ARCHI_I3C1_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_I3C1_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+// #define ARCHI_FC_TIMER1_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER1_OFFSET )
+#define ARCHI_DPHY_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_DPHY_OFFSET )
+#define ARCHI_CSI2_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_CSI2_OFFSET )
+#define ARCHI_MPU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_MPU_OFFSET )
+#define ARCHI_EFUSE_ADDR             ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_EFUSE_OFFSET )
+#define ARCHI_DEBUG_ADDR             ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_DEBUG_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_QUIDDIKEY_ADDR         ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_QUIDDIKEY_OFFSET )
+
+
+
+// VEGA HAL Handles definition
+#define QUIDDIKEY_HANDLE ((halQuiddikeyHandle_t *)(ARCHI_QUIDDIKEY_ADDR))
+#define CSI2_HANDLE ((halCsi2Handle_t *)(ARCHI_CSI2_ADDR))
+#define DPHY_HANDLE ((halDphyHandle_t *)(ARCHI_DPHY_ADDR))
+
+#define UDMA_CSI2_HANDLE(id) ((plpUdmaCsi2Handle_t *)(ARCHI_UDMA_ADDR + UDMA_CSI2_OFFSET(id)))
+
+
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+/*
+ * FC
+ */
+// NOTE: they are all in SOC PERIPH now
+
+#define ARCHI_FC_ADDR                   0x00000000
+// #define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/pmu.h b/sw/pulp-sdk/archi/include/archi/chips/gap9/pmu.h
new file mode 100644
index 0000000..01155f7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/pmu.h
@@ -0,0 +1,510 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_VEGA_PMU_H__
+#define __INCLUDE_ARCHI_CHIPS_VEGA_PMU_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_pmu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu0
+//
+
+#define PMU_ICU0_OFFSET                          0x2
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu1
+//
+
+#define PMU_ICU1_OFFSET                          0x3
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu1_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP dmu0
+//
+
+#define PMU_DMU0_OFFSET                          0x4
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_dmu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu_soc
+//
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_SOC_ON_NV 0x00
+#define PMU_SOC_ON_LV 0x01
+#define PMU_SOC_RET_OFF 0x02
+#define PMU_SOC_RET_NV 0x03
+#define PMU_SOC_RET_LV 0x04
+#define PMU_SOC_RET_RV 0x05
+#define PMU_SOC_EXT_OFF 0x06
+#define PMU_SOC_EXT_NV 0x07
+#define PMU_SOC_EXT_LV 0x08
+#define PMU_SOC_EXT_RV 0x09
+#define PMU_SOC_CKOFF_NV 0x11
+#define PMU_SOC_CKOFF_LV 0x12
+#define PMU_SOC_CKOFF_RV 0x13
+
+
+
+//
+// GROUP icu_cluster
+//
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu_cluster_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_CLUSTER_ON_NV 0x00
+#define PMU_CLUSTER_ON_LV 0x01
+#define PMU_CLUSTER_RET_OFF 0x02
+#define PMU_CLUSTER_RET_NV 0x03
+#define PMU_CLUSTER_RET_LV 0x04
+#define PMU_CLUSTER_RET_RV 0x05
+#define PMU_CLUSTER_EXT_OFF 0x06
+#define PMU_CLUSTER_EXT_NV 0x07
+#define PMU_CLUSTER_EXT_LV 0x08
+#define PMU_CLUSTER_EXT_RV 0x09
+#define PMU_CLUSTER_CKOFF_NV 0x11
+#define PMU_CLUSTER_CKOFF_LV 0x12
+#define PMU_CLUSTER_CKOFF_RV 0x13
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_BOOT 0x01
+#define PMU_SOC_ACTIVE_NV 0x01
+#define PMU_SOC_ACTIVE_LV 0x02
+#define PMU_SOC_CLUSTER_ACTIVE_NV 0x04
+#define PMU_SOC_CLUSTER_ACTIVE_LV 0x08
+#define PMU_DEEP_SLEEP_ALL_OFF 0x10
+#define PMU_DEEP_SLEEP_RETENTIVE 0x20
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/properties.h b/sw/pulp-sdk/archi/include/archi/chips/gap9/properties.h
new file mode 100644
index 0000000..9ff3bb2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/properties.h
@@ -0,0 +1,347 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VEGA_PROPERTIES_H__
+#define __ARCHI_CHIPS_VEGA_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  0x20000
+
+#define ARCHI_MEMORY_POWER             1
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define FLL_VERSION            1
+#define GPIO_VERSION           2
+#define UDMA_VERSION           3
+#define PERIPH_VERSION         3
+#define APB_SOC_VERSION        3
+#define ADV_TIMER_VERSION      1
+#define SOC_EU_VERSION         2
+#define PMU_VERSION            3
+#define FC_ICACHE_CTRL_VERSION 2
+#define ITC_VERSION            1
+#define I3C_VERSION            1
+#define TIMER_VERSION          2
+#define DPHY_VERSION           1
+#define CSI2_VERSION           1
+#define MPU_VERSION            1
+#define EFUSE_VERSION          1
+#define DEBUG_VERSION          1
+#define STDOUT_VERSION         2
+#define QUIDDIKEY_VERSION      1
+#define ROM_VERSION            2
+#define RTC_VERSION            1
+
+#define EU_VERSION             3
+#define RISCV_VERSION          4
+#define MCHAN_VERSION          7
+#define HWCE_VERSION           5
+
+#define CL_CTRL_VERSION        2
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_CL_CID        0
+
+// TAS = Test&Set
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_HAS_CC        1
+#define ARCHI_CC_CORE_ID    8
+#define ARCHI_CLUSTER_NB_PE 8
+#define ARCHI_HAS_CLUSTER_CLK_GATE 1
+
+
+/*
+ * CLUSTER EVENT UNIT
+ */
+
+//#define ARCHI_HAS_NO_BARRIER    1
+//#define ARCHI_HAS_NO_DISPATCH   1
+//#define ARCHI_HAS_NO_MUTEX   1
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+#define ARCHI_FC_HAS_ICACHE 1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2) // log2 of ref_clk frequency
+
+
+
+/*
+ * UDMA
+ */
+#define ARCHI_UDMA_HAS_SPIM      1
+#define ARCHI_UDMA_HAS_HYPER     1
+#define ARCHI_UDMA_HAS_SDIO      1
+#define ARCHI_UDMA_HAS_UART      1
+#define ARCHI_UDMA_HAS_I2C       1
+#define ARCHI_UDMA_HAS_I2S       1
+#define ARCHI_UDMA_HAS_JTAG_FIFO 1
+#define ARCHI_UDMA_HAS_MRAM      1
+#define ARCHI_UDMA_HAS_CAM       1
+#define ARCHI_UDMA_HAS_CSI2      1
+#define ARCHI_UDMA_HAS_FILTER    1
+
+#define ARCHI_UDMA_NB_SPIM      4
+#define ARCHI_UDMA_NB_HYPER     1
+#define ARCHI_UDMA_NB_SDIO      1
+#define ARCHI_UDMA_NB_UART      3
+#define ARCHI_UDMA_NB_I2C       1
+#define ARCHI_UDMA_NB_I2S       1
+#define ARCHI_UDMA_NB_JTAG_FIFO 1
+#define ARCHI_UDMA_NB_MRAM      1
+#define ARCHI_UDMA_NB_CAM       1
+#define ARCHI_UDMA_NB_CSI2      1
+#define ARCHI_UDMA_NB_FILTER    1
+
+#define ARCHI_UDMA_HYPER_VERSION 2
+
+#define ARCHI_UDMA_SPIM_ID(id)      (0   + (id))
+#define ARCHI_UDMA_UART_ID(id)      (4   + (id))
+#define ARCHI_UDMA_I2C_ID(id)       (7   + (id))
+#define ARCHI_UDMA_HYPER_ID(id)     (8   + (id))
+#define ARCHI_UDMA_JTAG_FIFO_ID(id) (9   + (id))
+#define ARCHI_UDMA_SDIO_ID(id)      (10  + (id))
+#define ARCHI_UDMA_I2S_ID(id)       (11  + (id))
+#define ARCHI_UDMA_CAM_ID(id)       (16  + (id))
+#define ARCHI_UDMA_CSI2_ID(id)      (17  + (id))
+#define ARCHI_UDMA_MRAM_ID(id)      (18  + (id))
+#define ARCHI_UDMA_FILTER_ID(id)    (19  + (id))
+
+#define ARCHI_NB_PERIPH             (20)
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+/*
+ * SOC EVENTS GENERATOR 
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB     160
+
+#define ARCHI_SOC_EVENT_SW_NB    	 (8)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     256
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT    0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT  6
+
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_RX          0
+#define ARCHI_SOC_EVENT_SPIM0_TX          1
+#define ARCHI_SOC_EVENT_SPIM0_CMD         2
+#define ARCHI_SOC_EVENT_SPIM0_EOT         3
+
+#define ARCHI_SOC_EVENT_SPIM1_RX          4
+#define ARCHI_SOC_EVENT_SPIM1_TX          5
+#define ARCHI_SOC_EVENT_SPIM1_CMD         6
+#define ARCHI_SOC_EVENT_SPIM1_EOT         7
+
+#define ARCHI_SOC_EVENT_SPIM2_RX          8
+#define ARCHI_SOC_EVENT_SPIM2_TX          9
+#define ARCHI_SOC_EVENT_SPIM2_CMD         10
+#define ARCHI_SOC_EVENT_SPIM2_EOT         11
+
+#define ARCHI_SOC_EVENT_SPIM3_RX          12
+#define ARCHI_SOC_EVENT_SPIM3_TX          13
+#define ARCHI_SOC_EVENT_SPIM3_CMD         14
+#define ARCHI_SOC_EVENT_SPIM3_EOT         15
+
+#define ARCHI_SOC_EVENT_UART0_RX          16
+#define ARCHI_SOC_EVENT_UART0_TX          17
+#define ARCHI_SOC_EVENT_UART0_EOT         18
+#define ARCHI_SOC_EVENT_UART0_RX_DATA     19
+
+#define ARCHI_SOC_EVENT_UART1_RX          20
+#define ARCHI_SOC_EVENT_UART1_TX          21
+#define ARCHI_SOC_EVENT_UART1_EOT         22
+#define ARCHI_SOC_EVENT_UART1_RX_DATA     23
+
+#define ARCHI_SOC_EVENT_UART2_RX          24
+#define ARCHI_SOC_EVENT_UART2_TX          25
+#define ARCHI_SOC_EVENT_UART2_EOT         26
+#define ARCHI_SOC_EVENT_UART2_RX_DATA     27
+
+#define ARCHI_SOC_EVENT_I2C0_RX           28
+#define ARCHI_SOC_EVENT_I2C0_TX           29
+
+#define ARCHI_SOC_EVENT_HYPER0_RX         32
+#define ARCHI_SOC_EVENT_HYPER0_TX         33
+
+#define ARCHI_SOC_EVENT_JTAG_FIFO0_RX     36
+#define ARCHI_SOC_EVENT_JTAG_FIFO0_TX     37
+
+#define ARCHI_SOC_EVENT_SDIO0_RX          40
+#define ARCHI_SOC_EVENT_SDIO0_TX          41
+
+#define ARCHI_SOC_EVENT_I2S0_RX           44
+#define ARCHI_SOC_EVENT_I2S0_TX           45
+
+#define ARCHI_SOC_EVENT_CPI0_RX           48
+
+#define ARCHI_SOC_EVENT_CIS2_0_CH0_RX     52
+#define ARCHI_SOC_EVENT_CIS2_0_CH1_RX     53
+
+#define ARCHI_SOC_EVENT_MRAM0_ERASE       56
+#define ARCHI_SOC_EVENT_MRAM0_EOTX        57
+
+#define ARCHI_SOC_EVENT_FILTER0_RX        60
+#define ARCHI_SOC_EVENT_FILTER0_TX        61
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF    128
+#define ARCHI_SOC_EVENT_CLUSTER_NOT_BUSY  131   
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK     132
+#define ARCHI_SOC_EVENT_PICL_OK           133
+#define ARCHI_SOC_EVENT_SCU_OK            134
+#define ARCHI_SOC_EVENT_ADV_TIMER_0       135       
+#define ARCHI_SOC_EVENT_ADV_TIMER_1       136     
+#define ARCHI_SOC_EVENT_ADV_TIMER_2       137     
+#define ARCHI_SOC_EVENT_ADV_TIMER_3       138     
+
+#define ARCHI_SOC_EVENT_GPIO              139
+
+#define ARCHI_SOC_EVENT_RTC_APB_IRQ       140
+#define ARCHI_SOC_EVENT_RTC_IRQ           141
+
+#define ARCHI_SOC_EVENT_SW_EVENT0         160
+#define ARCHI_SOC_EVENT_SW_EVENT1         161
+#define ARCHI_SOC_EVENT_SW_EVENT2         162
+#define ARCHI_SOC_EVENT_SW_EVENT3         163
+#define ARCHI_SOC_EVENT_SW_EVENT4         164
+#define ARCHI_SOC_EVENT_SW_EVENT5         165
+#define ARCHI_SOC_EVENT_SW_EVENT6         166
+#define ARCHI_SOC_EVENT_SW_EVENT7         167
+#define ARCHI_SOC_EVENT_REFCLK            168  
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW          0
+#define ARCHI_FC_EVT_NB_SW             8
+
+#define ARCHI_FC_EVT_DMA_EVT           8
+#define ARCHI_FC_EVT_DMA_IRQ           9
+
+#define ARCHI_FC_EVT_TIMER0_LO         10
+#define ARCHI_FC_EVT_TIMER0_HI         11
+#define ARCHI_FC_EVT_TIMER1_LO         12
+#define ARCHI_FC_EVT_TIMER1_HI         13
+#define ARCHI_FC_EVT_CLK_REF           14
+#define ARCHI_FC_EVT_GPIO              15
+#define ARCHI_FC_EVT_CLK_REF_RISE      16
+#define ARCHI_FC_EVT_ADV_TIMER0        17
+#define ARCHI_FC_EVT_ADV_TIMER1        18
+#define ARCHI_FC_EVT_ADV_TIMER2        19
+#define ARCHI_FC_EVT_ADV_TIMER3        20
+#define ARCHI_FC_EVT_RTC_APB_IRQ       21
+#define ARCHI_FC_EVT_RTC_IRQ           22
+#define ARCHI_FC_EVT_PICL_OK           24
+#define ARCHI_FC_EVT_SCU_OK            25
+#define ARCHI_FC_EVT_SOC_EVT           26
+#define ARCHI_FC_EVT_QUIDDIKEY_IRQ     27
+#define ARCHI_FC_EVT_MPU_ERROR         28
+#define ARCHI_FC_EVT_QUEUE_ERROR       29
+#define ARCHI_FC_EVT_HP0               30
+#define ARCHI_FC_EVT_HP1               31
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_FIRST_SW   0
+#define ARCHI_CL_EVT_NB_SW      8
+
+#define ARCHI_CL_EVT_DMA0       8
+#define ARCHI_CL_EVT_DMA1       9
+#define ARCHI_CL_EVT_TIMER0_LO  10
+#define ARCHI_CL_EVT_TIMER0_HI  11
+#define ARCHI_CL_EVT_ACC0       12
+#define ARCHI_CL_EVT_ACC1       13
+#define ARCHI_CL_EVT_ACC2       14
+#define ARCHI_CL_EVT_ACC3       15
+#define ARCHI_CL_EVT_BAR        16
+#define ARCHI_CL_EVT_MUTEX      17
+#define ARCHI_CL_EVT_DISPATCH   18
+#define ARCHI_CL_EVT_CLUSTER0   22
+#define ARCHI_CL_EVT_CLUSTER1   23
+#define ARCHI_CL_EVT_SOC_EVT    27
+
+/*
+ * EFUSE
+ */
+
+#define ARCHI_EFUSE_NB_REGS    128
+#define ARCHI_EFUSE_REG_WIDTH  32
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/gap9/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/gap9/pulp.h
new file mode 100644
index 0000000..d472821
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/gap9/pulp.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_GAP9_PULP_H__
+#define __ARCHI_CHIPS_GAP9_PULP_H__
+
+#include "archi/chips/gap9/properties.h"
+
+#include "archi/riscv/priv_1_10.h"
+#include "archi/riscv/pcer_v2.h"
+
+#include "archi/chips/gap9/memory_map.h"
+#include "archi/chips/gap9/pmu.h"
+#include "archi/maestro/maestro_v3.h"
+#include "archi/chips/gap9/apb_soc.h"
+#include "archi/chips/gap9/apb_soc_ctrl.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v3.h"
+#include "archi/dma/mchan_v7.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/csi2/udma_csi2_v1.h"
+#include "archi/udma/hyper/udma_hyper_v2.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/v3/udma_i2s_v3.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/mram/udma_mram_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/honey/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/honey/apb_soc.h
new file mode 100644
index 0000000..7a7fc5b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/honey/apb_soc.h
@@ -0,0 +1,19 @@
+/* 
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __ARCHI_CHIPS_HONEY_APB_SOC_H__
+#define __ARCHI_CHIPS_HONEY_APB_SOC_H__
+
+#define APB_SOC_INFO_OFFSET          0x10
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+ 
+#define APB_SOC_NB_CORE_BIT     16
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/honey/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/honey/memory_map.h
new file mode 100644
index 0000000..eee6127
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/honey/memory_map.h
@@ -0,0 +1,92 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_HONEY_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_HONEY_MEMORY_MAP_H__
+
+
+
+/*
+ * L2
+ */
+
+#define ARCHI_L2_ADDR                 0x1c000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UART_OFFSET             0x00003000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_FLL_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_OFFSET )
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UART_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UART_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x10000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#define ARCHI_CLUSTER_CTRL_ADDR        ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR         ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_TIMER_ADDR               ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                  ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+
+
+
+#define ARCHI_DEMUX_OFFSET            0x00004000
+
+#define ARCHI_DEMUX_ADDR              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/honey/padframe.h b/sw/pulp-sdk/archi/include/archi/chips/honey/padframe.h
new file mode 100644
index 0000000..12458b7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/honey/padframe.h
@@ -0,0 +1,199 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_HONEY_PADFRAME_H__
+#define __ARCHI_CHIPS_HONEY_PADFRAME_H__
+
+#define GPIO_REG_PADDIR               ( ARCHI_GPIO_ADDR + 0x00 )
+#define GPIO_REG_PADIN                ( ARCHI_GPIO_ADDR + 0x04 )
+#define GPIO_REG_PADOUT               ( ARCHI_GPIO_ADDR + 0x08 )
+#define GPIO_REG_INTEN                ( ARCHI_GPIO_ADDR + 0x0C )
+#define GPIO_REG_INTTYPE0             ( ARCHI_GPIO_ADDR + 0x10 )
+#define GPIO_REG_INTTYPE1             ( ARCHI_GPIO_ADDR + 0x14 )
+#define GPIO_REG_INTSTATUS            ( ARCHI_GPIO_ADDR + 0x18 )
+
+#define GPIO_REG_PADCFG0              ( ARCHI_GPIO_ADDR + 0x20 )
+#define GPIO_REG_PADCFG1              ( ARCHI_GPIO_ADDR + 0x24 )
+#define GPIO_REG_PADCFG2              ( ARCHI_GPIO_ADDR + 0x28 )
+#define GPIO_REG_PADCFG3              ( ARCHI_GPIO_ADDR + 0x2C )
+#define GPIO_REG_PADCFG4              ( ARCHI_GPIO_ADDR + 0x30 )
+#define GPIO_REG_PADCFG5              ( ARCHI_GPIO_ADDR + 0x24 )
+#define GPIO_REG_PADCFG6              ( ARCHI_GPIO_ADDR + 0x38 )
+#define GPIO_REG_PADCFG7              ( ARCHI_GPIO_ADDR + 0x3C )
+
+#define SOC_CTRL_PADFUN0              ( ARCHI_APB_SOC_CTRL_ADDR + 0x00 )
+#define SOC_CTRL_PADFUN1              ( ARCHI_APB_SOC_CTRL_ADDR + 0x04 )
+
+#define GPIO_INT_RISE        0
+#define GPIO_INT_FALL        1
+
+#define GPIO_INT_ENABLE      0
+#define GPIO_INT_DISABLE     1
+
+#define PIN_SSPI_SIO0_GP0         0
+#define PIN_SSPI_SIO1_GP1         1
+#define PIN_SSPI_SIO2_GP2         2
+#define PIN_SSPI_SIO3_GP3         3
+#define PIN_SSPI_CSN_GP4          4
+#define PIN_SSPI_SCK              5
+#define PIN_MSPI_SIO0_GP5         6
+#define PIN_MSPI_SIO1_GP6         7
+#define PIN_MSPI_SIO2_GP7         8
+#define PIN_MSPI_SIO3_GP8         9
+#define PIN_MSPI_CSN0_GP9         10
+#define PIN_MSPI_SCK_GP10         11
+#define PIN_UART_TX_GP11          12
+#define PIN_UART_RX_GP12          13
+#define PIN_I2C_SDA_GP13          14
+#define PIN_I2C_SCL_GP14          15
+#define PIN_AUDIO_I2S_WS_GP15     16
+#define PIN_AUDIO_I2S_SCK_GP16    17
+#define PIN_AUDIO_I2S_SDI0_GP17   18
+#define PIN_AUDIO_I2S_SDI1_GP18   19
+#define PIN_CAM_I2S_SCK_GP19      20
+#define PIN_CAM_I2S_WS_GP20       21
+#define PIN_CAM_I2S_SDI0_GP21     22
+#define PIN_CAM_I2S_SDI1_GP22     23
+#define PIN_POWER_DOWN_GP23       24
+
+
+
+#define PIN_SSPI_SIO0 0
+#define PIN_SSPI_SIO1 1
+#define PIN_SSPI_SIO2 2
+#define PIN_SSPI_SIO3 3
+#define PIN_SSPI_CSN  4
+
+#define PIN_MSPI_SIO0 5
+#define PIN_MSPI_SIO1 6
+#define PIN_MSPI_SIO2 7
+#define PIN_MSPI_SIO3 8
+#define PIN_MSPI_CSN0 9
+#define PIN_MSPI_SCK 10
+
+#define PIN_UART_TX 11
+#define PIN_UART_RX 12
+
+#define PIN_I2C_SDA 13
+#define PIN_I2C_SCL 14
+
+#define PIN_AUDIO_I2S_WS 15
+#define PIN_AUDIO_I2S_SCK 16
+#define PIN_AUDIO_I2S_SDI0 17
+#define PIN_AUDIO_I2S_SDI1 18
+
+#define PIN_CAM_I2S_SCK 19
+#define PIN_CAM_I2S_WS 20
+#define PIN_CAM_I2S_SDI0 21
+#define PIN_CAM_I2S_SDI1 22
+
+#define PIN_POWER_DOWN 23
+
+#define PIN_GPIO0 0
+#define PIN_GPIO1 1
+#define PIN_GPIO2 2
+#define PIN_GPIO3 3
+#define PIN_GPIO4 4
+#define PIN_GPIO5 6
+#define PIN_GPIO6 7
+#define PIN_GPIO7 8
+#define PIN_GPIO8 9
+#define PIN_GPIO9 10
+#define PIN_GPIO10 11
+#define PIN_GPIO11 12
+#define PIN_GPIO12 13
+#define PIN_GPIO13 14
+#define PIN_GPIO14 15
+#define PIN_GPIO15 16
+#define PIN_GPIO16 17
+#define PIN_GPIO17 18
+#define PIN_GPIO18 19
+#define PIN_GPIO19 20
+#define PIN_GPIO20 21
+#define PIN_GPIO21 22
+#define PIN_GPIO22 23
+#define PIN_GPIO23 24
+
+
+#define PIN_SSPI_SIO0_FUN 0
+#define PIN_SSPI_SIO1_FUN 0
+#define PIN_SSPI_SIO2_FUN 0
+#define PIN_SSPI_SIO3_FUN 0
+#define PIN_SSPI_CSN_FUN  0
+
+#define PIN_MSPI_SIO0_FUN 0
+#define PIN_MSPI_SIO1_FUN 0
+#define PIN_MSPI_SIO2_FUN 0
+#define PIN_MSPI_SIO3_FUN 0
+#define PIN_MSPI_CSN0_FUN 0
+#define PIN_MSPI_SCK_FUN 0
+
+#define PIN_UART_TX_FUN 0
+#define PIN_UART_RX_FUN 0
+
+#define PIN_I2C_SDA_FUN 0
+#define PIN_I2C_SCL_FUN 0
+
+#define PIN_AUDIO_I2S_WS_FUN 0
+#define PIN_AUDIO_I2S_SCK_FUN 0
+#define PIN_AUDIO_I2S_SDI0_FUN 0
+#define PIN_AUDIO_I2S_SDI1_FUN 0
+
+#define PIN_CAM_I2S_SCK_FUN 0
+#define PIN_CAM_I2S_WS_FUN 0
+#define PIN_CAM_I2S_SDI0_FUN 0
+#define PIN_CAM_I2S_SDI1_FUN 0
+
+#define PIN_POWER_DOWN_FUN 0
+
+#define PIN_GPIO0_FUN 1
+#define PIN_GPIO1_FUN 1
+#define PIN_GPIO2_FUN 1
+#define PIN_GPIO3_FUN 1
+#define PIN_GPIO4_FUN 1
+#define PIN_GPIO5_FUN 1
+#define PIN_GPIO6_FUN 1
+#define PIN_GPIO7_FUN 1
+#define PIN_GPIO8_FUN 1
+#define PIN_GPIO9_FUN 1
+#define PIN_GPIO10_FUN 1
+#define PIN_GPIO11_FUN 1
+#define PIN_GPIO12_FUN 1
+#define PIN_GPIO13_FUN 1
+#define PIN_GPIO14_FUN 1
+#define PIN_GPIO15_FUN 1
+#define PIN_GPIO16_FUN 1
+#define PIN_GPIO17_FUN 1
+#define PIN_GPIO18_FUN 1
+#define PIN_GPIO19_FUN 1
+#define PIN_GPIO20_FUN 1
+#define PIN_GPIO21_FUN 1
+#define PIN_GPIO22_FUN 1
+#define PIN_GPIO23_FUN 1
+
+
+
+
+
+
+#define FUNC_SPI  0
+#define FUNC_NOM  0
+#define FUNC_GPIO 1
+
+#define DIR_IN  0
+#define DIR_OUT 1
+
+#endif // _GPIO_H_
diff --git a/sw/pulp-sdk/archi/include/archi/chips/honey/properties.h b/sw/pulp-sdk/archi/include/archi/chips/honey/properties.h
new file mode 100644
index 0000000..30b6b7e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/honey/properties.h
@@ -0,0 +1,100 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_HONEY_PROPERTIES_H__
+#define __ARCHI_CHIPS_HONEY_PROPERTIES_H__
+
+
+/*
+ * FEATURES
+ */ 
+
+#define ARCHI_HAS_UART 1  
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define MCHAN_VERSION       4
+#define EU_VERSION          1
+#define PERIPH_VERSION      1
+#define ICACHE_CTRL_VERSION 1
+#define TIMER_VERSION       1
+#define APB_SOC_VERSION     1
+#define STDOUT_VERSION      1
+#define FLL_VERSION         0
+#define RISCV_VERSION       3
+#define GPIO_VERSION        0
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 4
+
+
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  1
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+
+#define ARCHI_EVT_GPIO  9
+
+#define ARCHI_EVT_SPIM0 10
+#define ARCHI_EVT_SPIM1 11
+
+#define ARCHI_EVT_UART  12
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/honey/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/honey/pulp.h
new file mode 100644
index 0000000..3bb7068
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/honey/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_HONEY_PULP_H__
+#define __ARCHI_CHIPS_HONEY_PULP_H__
+
+#include "archi/chips/honey/properties.h"
+
+#include "archi/riscv/priv_1_7.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/honey/memory_map.h"
+#include "archi/chips/honey/apb_soc.h"
+#include "archi/chips/honey/padframe.h"
+#include "archi/stdout/stdout_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/multino/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/multino/apb_soc.h
new file mode 100644
index 0000000..277a4d1
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/multino/apb_soc.h
@@ -0,0 +1,122 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_MULTINO_APB_SOC_H__
+#define __ARCHI_MULTINO_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define ARCHI_APB_SOC_PADFUN_NB   4
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/multino/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/multino/memory_map.h
new file mode 100644
index 0000000..998871e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/multino/memory_map.h
@@ -0,0 +1,117 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_MULTINO_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_MULTINO_MEMORY_MAP_H__
+
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UART_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SPIM_OFFSET             0x00005000
+#define ARCHI_STDOUT_OFFSET           0x00006000
+#define ARCHI_RAB_CFG_OFFSET          0x00030000
+
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UART_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UART_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SPIM_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SPIM_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_RAB_CFG_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_RAB_CFG_OFFSET )
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x1B000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_TIMER_ADDR                           ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+
+#define ARCHI_TRYX_CTRL_ADDR                  ( 0x10200BFC )
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/multino/properties.h b/sw/pulp-sdk/archi/include/archi/chips/multino/properties.h
new file mode 100644
index 0000000..ee45c17
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/multino/properties.h
@@ -0,0 +1,114 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_MULTINO_PROPERTIES_H__
+#define __ARCHI_CHIPS_MULTINO_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_NO_L1_TINY               1
+
+#define ARCHI_L1_SIZE                  262144
+
+/*
+ * IP VERSIONS
+ */
+
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define EU_VERSION          3
+#define RISCV_VERSION       4
+#define GPIO_VERSION        2
+#define PADS_VERSION        2
+#define MCHAN_VERSION       6
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER    1
+#define ARCHI_L1_TAS_BIT     20
+#define ARCHI_CLUSTER_NB_PE  2
+#define ARCHI_NB_CLUSTER     2
+
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+#define ARCHI_EVT_RAB_WAKEUP  0
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0_LO      10
+#define ARCHI_EVT_TIMER0_HI      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_GPIO        19
+#define ARCHI_EVT_UART        20
+#define ARCHI_EVT_SPIM0       21
+#define ARCHI_EVT_SPIM1       22
+#define ARCHI_EVT_CLKREF      23
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+/*
+ * PERIPHS
+ */
+
+//#define ARCHI_HAS_UART       1
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/multino/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/multino/pulp.h
new file mode 100644
index 0000000..ea07355
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/multino/pulp.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_MULTINO_PULP_H__
+#define __ARCHI_CHIPS_MULTINO_PULP_H__
+
+#include "archi/chips/multino/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/multino/memory_map.h"
+#include "archi/chips/multino/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/dma/mchan_v6.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/neuraghe/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/memory_map.h
new file mode 100644
index 0000000..21583ca
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/memory_map.h
@@ -0,0 +1,79 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_NEURAGHE_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_NEURAGHE_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/neuraghe/properties.h b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/properties.h
new file mode 100644
index 0000000..669311c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/properties.h
@@ -0,0 +1,54 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_NEURAGHE_PROPERTIES_H__
+#define __ARCHI_CHIPS_NEURAGHE_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  0x400
+
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define STDOUT_VERSION      2
+#define RISCV_VERSION       4
+#define EU_VERSION          3
+#define TIMER_VERSION       2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER          1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 1
+
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/neuraghe/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/pulp.h
new file mode 100644
index 0000000..5f144a4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/neuraghe/pulp.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_NEURAGHE_PULP_H__
+#define __ARCHI_CHIPS_NEURAGHE_PULP_H__
+
+#include "archi/chips/neuraghe/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/neuraghe/memory_map.h"
+#include "archi/stdout/stdout_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/apb_soc.h
new file mode 100644
index 0000000..b094422
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_OPRECOMPKW_APB_SOC_H__
+#define __ARCHI_OPRECOMPKW_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/memory_map.h
new file mode 100644
index 0000000..c6eca7b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/memory_map.h
@@ -0,0 +1,90 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_OPRECOMPKW_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_OPRECOMPKW_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/properties.h b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/properties.h
new file mode 100644
index 0000000..020a134
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/properties.h
@@ -0,0 +1,102 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_OPRECOMPKW_PROPERTIES_H__
+#define __ARCHI_CHIPS_OPRECOMPKW_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+
+#define ARCHI_L1_SIZE                  65536
+#define ARCHI_NO_L1_TINY               1
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define EU_VERSION          3
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+#define ARCHI_HAS_MCHAN_64  1
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0_LO      10
+#define ARCHI_EVT_TIMER0_HI      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/pulp.h
new file mode 100644
index 0000000..262c04e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/oprecompkw/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_OPRECOMPKW_PULP_H__
+#define __ARCHI_CHIPS_OPRECOMPKW_PULP_H__
+
+#include "archi/chips/oprecompkw/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/chips/oprecompkw/memory_map.h"
+#include "archi/chips/oprecompkw/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc.h
new file mode 100644
index 0000000..34754fc
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_PULP_APB_SOC_H__
+#define __ARCHI_PULP_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc_ctrl.h b/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc_ctrl.h
new file mode 100644
index 0000000..fc38a90
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp/apb_soc_ctrl.h
@@ -0,0 +1,116 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_PULP_APB_SOC_CTRL_H__
+#define __INCLUDE_ARCHI_CHIPS_PULP_APB_SOC_CTRL_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Value of pad bootsel
+#define APB_SOC_BOOTSEL_OFFSET                   0xc4
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_bootsel_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_bootsel : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int bootsel         ; // Value of pad bootsel
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t apb_soc_bootsel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_BOOTSEL_OFFSET); }
+static inline void apb_soc_bootsel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_BOOTSEL_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/pulp/memory_map.h
new file mode 100644
index 0000000..8c12def
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp/memory_map.h
@@ -0,0 +1,128 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_PULP_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp/properties.h b/sw/pulp-sdk/archi/include/archi/chips/pulp/properties.h
new file mode 100644
index 0000000..87e24f3
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp/properties.h
@@ -0,0 +1,275 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_PROPERTIES_H__
+#define __ARCHI_CHIPS_PULP_PROPERTIES_H__
+
+/*
+ * FPGA
+ */
+
+#define ARCHI_FPGA_FREQUENCY 5000000
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L2_MULTI             1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        3
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      2
+#define APB_SOC_VERSION     3
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       7
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+#define ARCHI_NB_CLUSTER    1
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+#define ARCHI_HAS_FC         1
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM   1
+#define ARCHI_UDMA_HAS_UART   1
+#define ARCHI_UDMA_HAS_SDIO      1
+#define ARCHI_UDMA_HAS_I2C    1
+#define ARCHI_UDMA_HAS_I2S    1
+#define ARCHI_UDMA_HAS_CAM    1
+#define ARCHI_UDMA_HAS_TRACER 1
+#define ARCHI_UDMA_HAS_FILTER    1
+
+#define ARCHI_UDMA_NB_SPIM   1
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_SDIO      1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_I2S    1
+#define ARCHI_UDMA_NB_CAM    1
+#define ARCHI_UDMA_NB_TRACER 1
+#define ARCHI_UDMA_NB_FILTER    1
+
+#define ARCHI_UDMA_UART_ID(id)            0
+#define ARCHI_UDMA_SPIM_ID(id)            1
+#define ARCHI_UDMA_I2C_ID(id)             (2 + (id))
+#define ARCHI_UDMA_SDIO_ID(id)            (4   + (id))
+#define ARCHI_UDMA_I2S_ID(id)             5
+#define ARCHI_UDMA_CAM_ID(id)             6
+#define ARCHI_UDMA_FILTER_ID(id)          (7  + (id))
+#define ARCHI_UDMA_TRACER_ID(id)          8
+#define ARCHI_UDMA_TGEN_ID(id)            9
+
+#define ARCHI_NB_PERIPH                   10
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB     160
+
+#define ARCHI_SOC_EVENT_SW_NB      (8)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     256
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_UART0_RX          0
+#define ARCHI_SOC_EVENT_UART0_TX          1
+#define ARCHI_SOC_EVENT_UART0_EOT         2
+#define ARCHI_SOC_EVENT_UART0_RX_DATA     3
+
+#define ARCHI_SOC_EVENT_SPIM0_RX          4
+#define ARCHI_SOC_EVENT_SPIM0_TX          5
+#define ARCHI_SOC_EVENT_SPIM0_CMD         6
+#define ARCHI_SOC_EVENT_SPIM0_EOT         7
+
+#define ARCHI_SOC_EVENT_I2C0_RX           8
+#define ARCHI_SOC_EVENT_I2C0_TX           9
+
+#define ARCHI_SOC_EVENT_I2C1_RX           12
+#define ARCHI_SOC_EVENT_I2C1_TX           13
+
+#define ARCHI_SOC_EVENT_SDIO0_RX          16
+#define ARCHI_SOC_EVENT_SDIO0_TX          17
+
+#define ARCHI_SOC_EVENT_I2S0_RX           20
+#define ARCHI_SOC_EVENT_I2S0_TX           21
+
+#define ARCHI_SOC_EVENT_CPI0_RX           24
+
+#define ARCHI_SOC_EVENT_FILTER0_RX        28
+#define ARCHI_SOC_EVENT_FILTER0_TX        29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW         0
+#define ARCHI_FC_EVT_NB_SW            8
+#define ARCHI_FC_EVT_TIMER0_LO           10
+#define ARCHI_FC_EVT_TIMER0_HI           11
+#define ARCHI_FC_EVT_CLK_REF          14
+#define ARCHI_FC_EVT_GPIO             15
+#define ARCHI_FC_EVT_RTC              16
+#define ARCHI_FC_EVT_ADV_TIMER0       17
+#define ARCHI_FC_EVT_ADV_TIMER1       18
+#define ARCHI_FC_EVT_ADV_TIMER2       19
+#define ARCHI_FC_EVT_ADV_TIMER3       20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/pulp/pulp.h
new file mode 100644
index 0000000..7c7c016
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp/pulp.h
@@ -0,0 +1,41 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_PULP_H__
+#define __ARCHI_CHIPS_PULP_PULP_H__
+
+#include "archi/chips/pulp/properties.h"
+#include "archi/chips/pulp/apb_soc_ctrl.h"
+
+#include "archi/gpio/gpio_v3.h"
+#include "archi/riscv/priv_1_10.h"
+#include "archi/riscv/pcer_v2.h"
+#include "archi/itc/itc_v1.h"
+
+#include "archi/chips/pulp/memory_map.h"
+#include "archi/chips/pulp/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/dma/mchan_v7.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/apb_soc.h
new file mode 100644
index 0000000..636d605
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_PULP_V1_APB_SOC_H__
+#define __ARCHI_PULP_V1_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/memory_map.h
new file mode 100644
index 0000000..9e57e4d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/memory_map.h
@@ -0,0 +1,128 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_V1_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_PULP_V1_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/properties.h b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/properties.h
new file mode 100644
index 0000000..4d37b57
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/properties.h
@@ -0,0 +1,226 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_V1_PROPERTIES_H__
+#define __ARCHI_CHIPS_PULP_V1_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_CAM   1
+
+#define ARCHI_UDMA_NB_SPIM  1
+#define ARCHI_UDMA_NB_UART  1
+#define ARCHI_UDMA_NB_I2C   2
+#define ARCHI_UDMA_NB_I2S   1
+#define ARCHI_UDMA_NB_CAM   1
+
+#define ARCHI_UDMA_UART_ID(id)            (0 + (id))
+#define ARCHI_UDMA_SPIM_ID(id)            (1 + (id))
+#define ARCHI_UDMA_CPY_ID(id)             (2 + (id))
+#define ARCHI_UDMA_I2C_ID(id)             (3 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             (5 + (id))
+#define ARCHI_UDMA_CAM_ID(id)             (6 + (id))
+
+#define ARCHI_NB_PERIPH                   7
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      15
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 22
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 7
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_UART_EXTRA   22
+#define ARCHI_SOC_EVENT_SPIM0_EOT    23
+#define ARCHI_SOC_EVENT_HYPER_EOT    24
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   26
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   27
+#define ARCHI_SOC_EVENT_I2S_EXTRA    28
+#define ARCHI_SOC_EVENT_CAM_EXTRA    29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/pulp.h
new file mode 100644
index 0000000..49a8f69
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulp_v1/pulp.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_PULP_PULP_V1_H__
+#define __ARCHI_CHIPS_PULP_PULP_V1_H__
+
+#include "archi/chips/pulp_v1/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/pulp_v1/memory_map.h"
+#include "archi/chips/pulp_v1/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v1.h"
+#include "archi/udma/spim/udma_spim_v2.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc.h
new file mode 100644
index 0000000..c403f13
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_PULPISSIMO_APB_SOC_H__
+#define __ARCHI_PULPISSIMO_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc_ctrl.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc_ctrl.h
new file mode 100644
index 0000000..f364de1
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/apb_soc_ctrl.h
@@ -0,0 +1,116 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_PULPISSIMO_APB_SOC_CTRL_H__
+#define __INCLUDE_ARCHI_CHIPS_PULPISSIMO_APB_SOC_CTRL_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Value of pad bootsel
+#define APB_SOC_BOOTSEL_OFFSET                   0xc4
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_bootsel_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_bootsel : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int bootsel         ; // Value of pad bootsel
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t apb_soc_bootsel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_BOOTSEL_OFFSET); }
+static inline void apb_soc_bootsel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_BOOTSEL_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/memory_map.h
new file mode 100644
index 0000000..4e226bb
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/memory_map.h
@@ -0,0 +1,81 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_MEMORY_MAP_H__
+#define __ARCHI_PULPISSIMO_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_HWPE_OFFSET          0x0000C000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_FC_HWPE_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_HWPE_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_OFFSET               0x00000400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/properties.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/properties.h
new file mode 100644
index 0000000..c2fa2f2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/properties.h
@@ -0,0 +1,236 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_PROPERTIES_H__
+#define __ARCHI_PULPISSIMO_PROPERTIES_H__
+
+/*
+ * FPGA
+ */
+
+#define ARCHI_FPGA_FREQUENCY 5000000
+
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        3
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      2
+#define APB_SOC_VERSION     3
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define HWME_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CORE IDS
+ */
+
+#define ARCHI_FC_CID        31
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM   1
+#define ARCHI_UDMA_HAS_UART   1
+#define ARCHI_UDMA_HAS_SDIO      1
+#define ARCHI_UDMA_HAS_I2C    1
+#define ARCHI_UDMA_HAS_I2S    1
+#define ARCHI_UDMA_HAS_CAM    1
+#define ARCHI_UDMA_HAS_TRACER 1
+#define ARCHI_UDMA_HAS_FILTER    1
+
+#define ARCHI_UDMA_NB_SPIM   1
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_SDIO      1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_I2S    1
+#define ARCHI_UDMA_NB_CAM    1
+#define ARCHI_UDMA_NB_TRACER 1
+#define ARCHI_UDMA_NB_FILTER    1
+
+#define ARCHI_UDMA_UART_ID(id)            0
+#define ARCHI_UDMA_SPIM_ID(id)            1
+#define ARCHI_UDMA_I2C_ID(id)             (2 + (id))
+#define ARCHI_UDMA_SDIO_ID(id)            (4   + (id))
+#define ARCHI_UDMA_I2S_ID(id)             5
+#define ARCHI_UDMA_CAM_ID(id)             6
+#define ARCHI_UDMA_FILTER_ID(id)          (7  + (id))
+#define ARCHI_UDMA_TRACER_ID(id)          8
+#define ARCHI_UDMA_TGEN_ID(id)            9
+
+#define ARCHI_NB_PERIPH                   10
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB     160
+
+#define ARCHI_SOC_EVENT_SW_NB      (8)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     256
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_UART0_RX          0
+#define ARCHI_SOC_EVENT_UART0_TX          1
+#define ARCHI_SOC_EVENT_UART0_EOT         2
+#define ARCHI_SOC_EVENT_UART0_RX_DATA     3
+
+#define ARCHI_SOC_EVENT_SPIM0_RX          4
+#define ARCHI_SOC_EVENT_SPIM0_TX          5
+#define ARCHI_SOC_EVENT_SPIM0_CMD         6
+#define ARCHI_SOC_EVENT_SPIM0_EOT         7
+
+#define ARCHI_SOC_EVENT_I2C0_RX           8
+#define ARCHI_SOC_EVENT_I2C0_TX           9
+
+#define ARCHI_SOC_EVENT_I2C1_RX           12
+#define ARCHI_SOC_EVENT_I2C1_TX           13
+
+#define ARCHI_SOC_EVENT_SDIO0_RX          16
+#define ARCHI_SOC_EVENT_SDIO0_TX          17
+
+#define ARCHI_SOC_EVENT_I2S0_RX           20
+#define ARCHI_SOC_EVENT_I2S0_TX           21
+
+#define ARCHI_SOC_EVENT_CPI0_RX           24
+
+#define ARCHI_SOC_EVENT_FILTER0_RX        28
+#define ARCHI_SOC_EVENT_FILTER0_TX        29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_FCHWPE0 140
+#define ARCHI_SOC_EVENT_FCHWPE1 141
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW         0
+#define ARCHI_FC_EVT_NB_SW            8
+#define ARCHI_FC_EVT_TIMER0_LO           10
+#define ARCHI_FC_EVT_TIMER0_HI           11
+#define ARCHI_FC_EVT_CLK_REF          14
+#define ARCHI_FC_EVT_GPIO             15
+#define ARCHI_FC_EVT_RTC              16
+#define ARCHI_FC_EVT_ADV_TIMER0       17
+#define ARCHI_FC_EVT_ADV_TIMER1       18
+#define ARCHI_FC_EVT_ADV_TIMER2       19
+#define ARCHI_FC_EVT_ADV_TIMER3       20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/pulp.h
new file mode 100644
index 0000000..d94bf2b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo/pulp.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_PULP_H__
+#define __ARCHI_PULPISSIMO_PULP_H__
+
+#include "archi/chips/pulpissimo/properties.h"
+#include "archi/chips/pulpissimo/apb_soc_ctrl.h"
+
+//#include "archi/periph_v2.h"
+#include "archi/gpio/gpio_v3.h"
+#include "archi/riscv/priv_1_10.h"
+#include "archi/riscv/pcer_v2.h"
+
+#include "archi/chips/pulpissimo/memory_map.h"
+#include "archi/chips/pulpissimo/apb_soc.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/apb_soc.h
new file mode 100644
index 0000000..a5cc7b3
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_PULPISSIMO_V1_APB_SOC_H__
+#define __ARCHI_PULPISSIMO_V1_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/memory_map.h
new file mode 100644
index 0000000..dd444b0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/memory_map.h
@@ -0,0 +1,81 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_V1_MEMORY_MAP_H__
+#define __ARCHI_PULPISSIMO_V1_MEMORY_MAP_H__
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_HWPE_OFFSET          0x0000C000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_FC_HWPE_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_HWPE_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_OFFSET               0x00000400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/properties.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/properties.h
new file mode 100644
index 0000000..7203804
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/properties.h
@@ -0,0 +1,200 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_V1_PROPERTIES_H__
+#define __ARCHI_PULPISSIMO_V1_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     3
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define HWME_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CORE IDS
+ */
+
+#define ARCHI_FC_CID        31
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM   1
+#define ARCHI_UDMA_HAS_UART   1
+#define ARCHI_UDMA_HAS_I2C    1
+#define ARCHI_UDMA_HAS_I2S    1
+#define ARCHI_UDMA_HAS_CAM    1
+#define ARCHI_UDMA_HAS_TRACER 1
+
+#define ARCHI_UDMA_NB_SPIM   1
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_I2S    1
+#define ARCHI_UDMA_NB_CAM    1
+#define ARCHI_UDMA_NB_TRACER 1
+
+#define ARCHI_UDMA_UART_ID(id)            0
+#define ARCHI_UDMA_SPIM_ID(id)            1
+#define ARCHI_UDMA_MEMCPY_ID(id)          2
+#define ARCHI_UDMA_I2C_ID(id)             (3 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             5
+#define ARCHI_UDMA_CAM_ID(id)             6
+#define ARCHI_UDMA_TRACER_ID(id)          7
+#define ARCHI_UDMA_TGEN_ID(id)            8
+
+#define ARCHI_NB_PERIPH                   9
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      15
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 22
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 7
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_UART_EXTRA   22
+#define ARCHI_SOC_EVENT_SPIM0_EOT    23
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   26
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   27
+#define ARCHI_SOC_EVENT_I2S_EXTRA    28
+#define ARCHI_SOC_EVENT_CAM_EXTRA    29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_FCHWPE0 46
+#define ARCHI_SOC_EVENT_FCHWPE1 47
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW         0
+#define ARCHI_FC_EVT_NB_SW            8
+#define ARCHI_FC_EVT_TIMER0_LO           10
+#define ARCHI_FC_EVT_TIMER0_HI           11
+#define ARCHI_FC_EVT_CLK_REF          14
+#define ARCHI_FC_EVT_GPIO             15
+#define ARCHI_FC_EVT_RTC              16
+#define ARCHI_FC_EVT_ADV_TIMER0       17
+#define ARCHI_FC_EVT_ADV_TIMER1       18
+#define ARCHI_FC_EVT_ADV_TIMER2       19
+#define ARCHI_FC_EVT_ADV_TIMER3       20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/pulp.h
new file mode 100644
index 0000000..d143c33
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/pulpissimo_v1/pulp.h
@@ -0,0 +1,35 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULPISSIMO_V1_PULP_H__
+#define __ARCHI_PULPISSIMO_V1_PULP_H__
+
+#include "archi/chips/pulpissimo_v1/properties.h"
+
+//#include "archi/periph_v2.h"
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+#include "archi/gpio/gpio_v2.h"
+
+#include "archi/chips/pulpissimo_v1/memory_map.h"
+#include "archi/chips/pulpissimo_v1/apb_soc.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/udma_v2.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/quentin/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/quentin/apb_soc.h
new file mode 100644
index 0000000..8b4255f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/quentin/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_QUENTIN_APB_SOC_H__
+#define __ARCHI_QUENTIN_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/quentin/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/quentin/memory_map.h
new file mode 100644
index 0000000..ef5a9cc
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/quentin/memory_map.h
@@ -0,0 +1,95 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_QUENTIN_MEMORY_MAP_H__
+#define __ARCHI_QUENTIN_MEMORY_MAP_H__
+
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00007000
+
+#define ARCHI_L2_SCM_ADDR  0x1c007000
+#define ARCHI_L2_SCM_SIZE  0x00001000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_HWPE_OFFSET          0x0000C000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_FC_HWPE_ADDR           ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_HWPE_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_OFFSET               0x00000400
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/quentin/properties.h b/sw/pulp-sdk/archi/include/archi/chips/quentin/properties.h
new file mode 100644
index 0000000..6a87179
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/quentin/properties.h
@@ -0,0 +1,197 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_QUENTIN_PROPERTIES_H__
+#define __ARCHI_QUENTIN_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L2_SCM               1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+// Alias is deactivated to allow putting the code and data in scm
+//#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     3
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define XNE_VERSION         1
+#define PADS_VERSION        2
+
+
+
+/*
+ * CORE IDS
+ */
+
+#define ARCHI_FC_CID        31
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_CPY   1
+#define ARCHI_UDMA_HAS_HYPER 1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_CAM   1
+
+#define ARCHI_UDMA_NB_SPIM  1
+#define ARCHI_UDMA_NB_CPY   1
+#define ARCHI_UDMA_NB_HYPER 1
+#define ARCHI_UDMA_NB_UART  1
+#define ARCHI_UDMA_NB_I2C   2
+#define ARCHI_UDMA_NB_I2S   1
+#define ARCHI_UDMA_NB_CAM   1
+
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (id))
+#define ARCHI_UDMA_CPY_ID(id)             (1 + (id))
+#define ARCHI_UDMA_HYPER_ID(id)           2
+#define ARCHI_UDMA_UART_ID(id)            3
+#define ARCHI_UDMA_I2C_ID(id)             (4 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             6
+#define ARCHI_UDMA_CAM_ID(id)             7
+
+#define ARCHI_NB_PERIPH                   8
+
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      15
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 22
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 8
+
+#define ARCHI_SOC_EVENT_CPY_RX_EVT 2
+#define ARCHI_SOC_EVENT_CPY_TX_EVT 3
+
+#define ARCHI_SOC_EVENT_SPIM0_EOT    22
+#define ARCHI_SOC_EVENT_SPIM1_EOT    23
+#define ARCHI_SOC_EVENT_HYPER_EOT    24
+#define ARCHI_SOC_EVENT_UART_EXTRA   25
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   26
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   27
+#define ARCHI_SOC_EVENT_I2S_EXTRA    28
+#define ARCHI_SOC_EVENT_CAM_EXTRA    29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_FCHWPE0      46
+#define ARCHI_SOC_EVENT_FCHWPE1      47
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/quentin/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/quentin/pulp.h
new file mode 100644
index 0000000..14cf12b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/quentin/pulp.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_QUENTIN_PULP_H__
+#define __ARCHI_QUENTIN_PULP_H__
+
+#include "archi/chips/quentin/properties.h"
+
+//#include "archi/periph_v2.h"
+//#include "archi/gpio_v2.h"
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/quentin/memory_map.h"
+#include "archi/chips/quentin/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/apb_soc.h
new file mode 100644
index 0000000..8cb6495
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/apb_soc.h
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_USOC_V1_APB_SOC_H__
+#define __ARCHI_CHIPS_USOC_V1_APB_SOC_H__
+ 
+#define APB_SOC_INFO_OFFSET             0x000 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_BOOTADDR_OFFSET         0x004
+#define APB_SOC_GPIO_IFACE_CFG0_OFFSET  0x074
+#define APB_SOC_GPIO_IFACE_CFG1_OFFSET  0x078
+#define APB_SOC_GPIO_IFACE_CFG2_OFFSET  0x07C
+#define APB_SOC_GPIO_IFACE_CFG3_OFFSET  0x080
+#define APB_SOC_GPIO_IFACE_CFG4_OFFSET  0x084
+#define APB_SOC_GPIO_IFACE_CFG5_OFFSET  0x088
+#define APB_SOC_GPIO_IFACE_CFG6_OFFSET  0x08C
+#define APB_SOC_GPIO_IFACE_CFG7_OFFSET  0x090
+#define APB_SOC_GPIO_IFACE_CFG_OFFSET(x) (APB_SOC_GPIO_IFACE_CFG0_OFFSET + (x)*4)
+#define APB_SOC_JTAG_REG_OFFSET         0x180
+#define APB_SOC_CORESTATUS_OFFSET       0x184 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET    0x188 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+
+
+#define APB_SOC_GPIO_IFACE_CFG_DIR_BIT      0
+#define APB_SOC_GPIO_IFACE_CFG_PADMODE_BIT  1
+#define APB_SOC_GPIO_IFACE_CFG_DRV0_BIT     2
+#define APB_SOC_GPIO_IFACE_CFG_DRV1_BIT     3
+#define APB_SOC_GPIO_IFACE_CFG_PDEN_BIT     4
+#define APB_SOC_GPIO_IFACE_CFG_PUEN_BIT     5
+
+#define APB_SOC_GPIO_IFACE_CFG_WIDTH        8
+#define APB_SOC_GPIO_IFACE_CFG_NB_GPIO      4
+
+#define APB_SOC_GPIO_IFACE_CFG_BIT(x)       ((x)*APB_SOC_GPIO_IFACE_CFG_WIDTH)
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 8
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 8
+
+
+#define APB_SOC_STATUS_EOC_BIT  31
+
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int dir:1;
+    unsigned int padmode:1;
+    unsigned int drv0:1;
+    unsigned int drv1:1;
+    unsigned int pden:1;
+    unsigned int puen:1;
+  };
+  unsigned int raw;
+} apb_soc_gpio_iface_cfg_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/gpio.h b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/gpio.h
new file mode 100644
index 0000000..596212b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/gpio.h
@@ -0,0 +1,50 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_USOC_V1_GPIO_H__
+#define __ARCHI_CHIPS_USOC_V1_GPIO_H__
+ 
+#define ARCHI_GPIO_PADIN     0x0    // i:0..31, Bit[i] Received bit from GPIOi
+#define ARCHI_GPIO_PADOUT    0x4    // i:0..31, Bit[i] Bit to transmit through GPIOi
+#define ARCHI_GPIO_INTEN     0x8    // i:0..31, Bit[i]=1 Enable Event for GPIOi
+#define ARCHI_GPIO_INTTYPE0  0xC   // Interrupt Condition	i:0..15, Bit[2*i:2*i+1] = 00 Falling edge		on GPIOi
+                                  // = 01 Raising edge		on GPIOi
+                                  // = 11 Raising then falling edge	on GPIOi
+#define ARCHI_GPIO_INTTYPE1  0x10   // Interrupt Condition	i:0..15, Bit[2*i:2*i+1] = 00 Falling edge		on GPIOi+16
+                                  // = 01 Raising edge		on GPIOi+16
+                                  // = 11 Raising the falling edge	on GPIOi+16
+#define ARCHI_GPIO_INTSTATUS 0x14   // Interrupt Status	i:0..31, Bit[i]=1 Event received for GPIOi, bit is cleared when readen
+#define ARCHI_GPIO_EN        0x18
+
+#define ARCHI_GPIO_PADOUTSET 0x1C
+#define ARCHI_GPIO_PADOUTCLR 0x20
+
+
+#define ARCHI_GPIO_PADDIR_IN  0
+#define ARCHI_GPIO_PADDIR_OUT 1
+
+#define ARCHI_GPIO_INTTYPE_RISE          1
+#define ARCHI_GPIO_INTTYPE_FALL          0
+#define ARCHI_GPIO_INTTYPE_RISE_AND_FALL 2
+
+#define ARCHI_GPIO_INTTYPE(id)           (ARCHI_GPIO_INTTYPE0 + (id)*4)
+#define ARCHI_GPIO_INTTYPE_NO(gpio)      ((gpio) >> 4)
+#define ARCHI_GPIO_INTTYPE_GPIO(inttype) ((inttype)*16)
+#define ARCHI_GPIO_INTTYPE_SIZE          2
+#define ARCHI_GPIO_INTTYPE_BIT(pad)      (((pad) & 0xF) << 1)
+#define ARCHI_GPIO_INTTYPE_GET(gpio,value) (((value) >> ARCHI_GPIO_INTTYPE_BIT(gpio)) & ((1<<ARCHI_GPIO_INTTYPE_SIZE) - 1))
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/memory_map.h
new file mode 100644
index 0000000..73e055e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/memory_map.h
@@ -0,0 +1,123 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_WOLFE_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_WOLFE_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * FC
+ */
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/properties.h b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/properties.h
new file mode 100644
index 0000000..131c0b4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/properties.h
@@ -0,0 +1,168 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_WOLFE_PROPERTIES_H__
+#define __ARCHI_CHIPS_WOLFE_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define ITC_VERSION         1
+#define RISCV_VERSION       4
+
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK      (50000000/4)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_HYPER 1
+
+#define ARCHI_UDMA_NB_SPIM  8
+#define ARCHI_UDMA_NB_UART  3
+#define ARCHI_UDMA_NB_I2C   4
+#define ARCHI_UDMA_NB_I2S   4
+#define ARCHI_UDMA_NB_HYPER 1
+
+#define ARCHI_UDMA_SPIM_ID(id)            (3 + (id))
+#define ARCHI_UDMA_UART_ID(id)            (0 + (id))
+#define ARCHI_UDMA_I2C_ID(id)             (10 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             (14 + (id))
+#define ARCHI_UDMA_HYPER_ID(id)           (19 + (id))
+
+#define ARCHI_NB_PERIPH                   20
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      40
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 22
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 8
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_EOT    40
+#define ARCHI_SOC_EVENT_SPIM1_EOT    41
+#define ARCHI_SOC_EVENT_UART_EXTRA   43
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   44
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   45
+#define ARCHI_SOC_EVENT_I2S_EXTRA    46
+
+
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+
+/*
+ * FC INTERRUPTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/pulp.h
new file mode 100644
index 0000000..c25ba15
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/usoc_v1/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_USOC_V1_PULP_H__
+#define __ARCHI_CHIPS_USOC_V1_PULP_H__
+
+#include "archi/chips/usoc_v1/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/usoc_v1/memory_map.h"
+#include "archi/chips/usoc_v1/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc.h
new file mode 100644
index 0000000..5eef39f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc.h
@@ -0,0 +1,110 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VEGA_APB_SOC_H__
+#define __ARCHI_VEGA_APB_SOC_H__
+ 
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          0 // FIXME put it to the right value once the padframe is specified
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_SLEEP_CONTROL     0x104
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 8
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 8
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc_ctrl.h b/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc_ctrl.h
new file mode 100644
index 0000000..e07d9ad
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/apb_soc_ctrl.h
@@ -0,0 +1,1581 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_VEGA_APB_SOC_CTRL_H__
+#define __INCLUDE_ARCHI_CHIPS_VEGA_APB_SOC_CTRL_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Core information register
+#define APB_SOC_INFO_OFFSET                      0x0
+
+// Boot address
+#define APB_SOC_FC_BOOT_OFFSET                   0x4
+
+// FC Fetch enable
+#define APB_SOC_FC_FETCH_OFFSET                  0x8
+
+// Isolate cluster register
+#define APB_SOC_CL_ISOLATE_OFFSET                0xc
+
+// Mux config register (pad 0-15)
+#define APB_SOC_PADFUN0_OFFSET                   0x10
+
+// Mux config register (pad 16-31)
+#define APB_SOC_PADFUN1_OFFSET                   0x14
+
+// Mux config register (pad 32-47)
+#define APB_SOC_PADFUN2_OFFSET                   0x18
+
+// Mux config register (pad 48-63)
+#define APB_SOC_PADFUN3_OFFSET                   0x1c
+
+// Function register (pad 0 to 3)
+#define APB_SOC_PADCFG0_OFFSET                   0x20
+
+// Function register (pad 4 to 7)
+#define APB_SOC_PADCFG1_OFFSET                   0x24
+
+// Function register (pad 8 to 11)
+#define APB_SOC_PADCFG2_OFFSET                   0x28
+
+// Function register (pad 12 to 15)
+#define APB_SOC_PADCFG3_OFFSET                   0x2c
+
+// Function register (pad 16 to 19)
+#define APB_SOC_PADCFG4_OFFSET                   0x30
+
+// Function register (pad 20 to 23)
+#define APB_SOC_PADCFG5_OFFSET                   0x34
+
+// Function register (pad 24 to 27)
+#define APB_SOC_PADCFG6_OFFSET                   0x38
+
+// Function register (pad 28 to 31)
+#define APB_SOC_PADCFG7_OFFSET                   0x3c
+
+// Function register (pad 32 to 35)
+#define APB_SOC_PADCFG8_OFFSET                   0x40
+
+// Function register (pad 36 to 39)
+#define APB_SOC_PADCFG9_OFFSET                   0x44
+
+// Function register (pad 40 to 43)
+#define APB_SOC_PADCFG10_OFFSET                  0x48
+
+// Function register (pad 44 to 47)
+#define APB_SOC_PADCFG11_OFFSET                  0x4c
+
+// Function register (pad 48 to 51)
+#define APB_SOC_PADCFG12_OFFSET                  0x50
+
+// Function register (pad 52 to 55)
+#define APB_SOC_PADCFG13_OFFSET                  0x54
+
+// Function register (pad 56 to 59)
+#define APB_SOC_PADCFG14_OFFSET                  0x58
+
+// Function register (pad 60 to 63)
+#define APB_SOC_PADCFG15_OFFSET                  0x5c
+
+// Cluster busy register
+#define APB_SOC_CL_BUSY_OFFSET                   0x6c
+
+// JTAG external register
+#define APB_SOC_JTAGREG_OFFSET                   0x74
+
+// Alias for SAFE_PMU_SLEEPCTRL
+#define APB_SOC_SLEEP_CTRL_OFFSET                0x7c
+
+// Clock divider for I3C
+#define APB_SOC_CLK_DIV_I3C_OFFSET               0x80
+
+// EOC and chip status register
+#define APB_SOC_CORESTATUS_OFFSET                0xa0
+
+// EOC and chip status register read mirror
+#define APB_SOC_CORESTATUS_RO_OFFSET             0xc0
+
+// Value of pad bootsel
+#define APB_SOC_BOOTSEL_OFFSET                   0xc4
+
+// Clear WD timer
+#define APB_SOC_WD_CLR_OFFSET                    0xc8
+
+// Clock selection for SOC,Cluster and Periph
+#define APB_SOC_CLK_SEL_OFFSET                   0xd0
+
+// SOC Clock Divider settings
+#define APB_SOC_CLK_DIV_SOC_OFFSET               0xd4
+
+// Cluster Clock Divider settings
+#define APB_SOC_CLK_DIV_CLU_OFFSET               0xd8
+
+// Peripheral Clock Divider Settings
+#define APB_SOC_CLK_DIV_PER_OFFSET               0xdc
+
+// nan
+#define APB_SOC_SUPERVISOR_DBG_OFFSET            0xe0
+
+// nan
+#define APB_SOC_RWM_GRP0_OFFSET                  0xe4
+
+// nan
+#define APB_SOC_RWM_GRP1_OFFSET                  0xe8
+
+// nan
+#define APB_SOC_RWM_GRP2_OFFSET                  0xec
+
+// nan
+#define APB_SOC_RWM_GRP3_OFFSET                  0xf0
+
+// nan
+#define APB_SOC_RWM_GRP4_OFFSET                  0xf4
+
+// nan
+#define APB_SOC_RWM_GRP5_OFFSET                  0xf8
+
+// nan
+#define APB_SOC_RWM_GRP6_OFFSET                  0xfc
+
+// Sleep modes configuration register
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET        0x104
+
+// Enables and configures WatchDog Timer
+#define APB_SOC_SAFE_WD_OFFSET                   0x110
+
+// Sleep config register (pad 0-7)
+#define APB_SOC_SAFE_SLEEPPADCFG0_OFFSET         0x150
+
+// Sleep config register (pad 8-15)
+#define APB_SOC_SAFE_SLEEPPADCFG1_OFFSET         0x154
+
+// Config timings for NEVA
+#define APB_SOC_SAFE_NEVACF_OFFSET               0x164
+
+// General purpouse register AO
+#define APB_SOC_SAFE_GPREG_OFFSET                0x170
+
+// L2 standby configuration
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET       0x174
+
+// FLL2 and FLL3 power control
+#define APB_SOC_SAFE_FLL_CTRL_OFFSET             0x178
+
+// L1 power control
+#define APB_SOC_SAFE_L1_PWR_CTRL_OFFSET          0x17c
+
+// L2 power control
+#define APB_SOC_SAFE_L2_PWR_CTRL_OFFSET          0x180
+
+// GPIO power domain pad input isolation register
+#define APB_SOC_REG_GPIO_ISO_OFFSET              0x1c0
+
+// CAM power domain pad input isolation register
+#define APB_SOC_REG_CAM_ISO_OFFSET               0x1c4
+
+// LVDS power domain pad input isolation register
+#define APB_SOC_REG_LVDS_ISO_OFFSET              0x1c8
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Number of clusters (access: R)
+#define APB_SOC_INFO_NB_CL_BIT                                       0
+#define APB_SOC_INFO_NB_CL_WIDTH                                     16
+#define APB_SOC_INFO_NB_CL_MASK                                      0xffff
+
+// Number of cores (access: R)
+#define APB_SOC_INFO_NB_CORES_BIT                                    16
+#define APB_SOC_INFO_NB_CORES_WIDTH                                  16
+#define APB_SOC_INFO_NB_CORES_MASK                                   0xffff0000
+
+// FC Boot Address (access: R/W)
+#define APB_SOC_FC_BOOT_ADDR_BIT                                     0
+#define APB_SOC_FC_BOOT_ADDR_WIDTH                                   32
+#define APB_SOC_FC_BOOT_ADDR_MASK                                    0xffffffff
+
+// FC Fetch Enable (access: R/W)
+#define APB_SOC_FC_FETCH_FC_FE_BIT                                   0
+#define APB_SOC_FC_FETCH_FC_FE_WIDTH                                 1
+#define APB_SOC_FC_FETCH_FC_FE_MASK                                  0x1
+
+// Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable (access: R/W)
+#define APB_SOC_CL_ISOLATE_EN_BIT                                    0
+#define APB_SOC_CL_ISOLATE_EN_WIDTH                                  1
+#define APB_SOC_CL_ISOLATE_EN_MASK                                   0x1
+
+// Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster) (access: R)
+#define APB_SOC_CL_BUSY_BUSY_BIT                                     0
+#define APB_SOC_CL_BUSY_BUSY_WIDTH                                   1
+#define APB_SOC_CL_BUSY_BUSY_MASK                                    0x1
+
+// JTAG internal register used for synchronisation from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_SYNC_BIT                                 0
+#define APB_SOC_JTAGREG_INT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_INT_SYNC_MASK                                0x1
+
+// JTAG internal register used for selecting boot mode configuration from external debugger (access: R/W)
+#define APB_SOC_JTAGREG_INT_BT_MD_BIT                                1
+#define APB_SOC_JTAGREG_INT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_INT_BT_MD_MASK                               0xe
+
+// JTAG external register used for synchronisation from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_SYNC_BIT                                 8
+#define APB_SOC_JTAGREG_EXT_SYNC_WIDTH                               1
+#define APB_SOC_JTAGREG_EXT_SYNC_MASK                                0x100
+
+// JTAG external register used for selecting boot mode configuration from external debugger (access: R)
+#define APB_SOC_JTAGREG_EXT_BT_MD_BIT                                9
+#define APB_SOC_JTAGREG_EXT_BT_MD_WIDTH                              3
+#define APB_SOC_JTAGREG_EXT_BT_MD_MASK                               0xe00
+
+// Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle) (access: R)
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT                            0
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH                          32
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_MASK                           0xffffffff
+
+// EOC and chip status register (access: R/W)
+#define APB_SOC_CORESTATUS_STATUS_BIT                                0
+#define APB_SOC_CORESTATUS_STATUS_WIDTH                              32
+#define APB_SOC_CORESTATUS_STATUS_MASK                               0xffffffff
+
+// EOC and chip status register (access: R)
+#define APB_SOC_CORESTATUS_RO_STATUS_BIT                             0
+#define APB_SOC_CORESTATUS_RO_STATUS_WIDTH                           32
+#define APB_SOC_CORESTATUS_RO_STATUS_MASK                            0xffffffff
+
+// SoC domain clock selection: - 1b0: First FLL is used (FLL1) - 1b1: Second FLL is used (FLL2) (access: R/W)
+#define APB_SOC_CLK_SEL_CLK_SOC_BIT                                  0
+#define APB_SOC_CLK_SEL_CLK_SOC_WIDTH                                1
+#define APB_SOC_CLK_SEL_CLK_SOC_MASK                                 0x1
+
+// Cluster domain clock selection: - 2b00: First FLL is used (FLL1) - 2b01: Second FLL is used (FLL2) - 2b10: Third FLL is used (FLL3) (access: R/W)
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_BIT                              1
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH                            2
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_MASK                             0x6
+
+// User value which is kept retentive after wakeup (even in non-retentive sleep). This value is only partially interpreted by the ROM code (TBD) to distinguish betweem cold boot, non-retentive sleep and retentive sleep. (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT                        0
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH                      3
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_MASK                       0x7
+
+// Enable smart wake-up; - 1'b0; smart wake-up disabled - 1'b1: smart wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT                  9
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH                1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_MASK                 0x200
+
+// Enable RTC wake-up; - 1'b0; rtc wake-up disabled - 1'b1: rtc wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT                    10
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH                  1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_MASK                   0x400
+
+// Select external wake-up  mode (through dedicated pin): - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT                  11
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH                2
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_MASK                 0x1800
+
+// Enable external wake-up (through dedicated pin); - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT                    13
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH                  1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_MASK                   0x2000
+
+// Power state of the MRAM to restore after warm boot - 1'b0: MRAM OFF - 1'b1: MRAM ON  (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT                14
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH              1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_MASK               0x4000
+
+// Power state of the cluster to restore after warm boot - 1'b0: cluster OFF - 1'b1: cluster ON  (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT             15
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH           1
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_MASK            0x8000
+
+// Configure retention mode of L2 memory. There is one bit per cut: - 1'b0: Non retentive - 1'b1: Retentive (access: R/W)
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT                       16
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH                     16
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_MASK                      0xffff0000
+
+// Pad state when the chip is down with low-speed IOs ON: - 4b0000: Tristate with no pull-up and no pull-down - 4b0001: Tristate with pull-up - 4b0010: Tristate with pull-down - 4b0011: Drive 0 - 4b0100: Drive 1 (access: R/W)
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT                          0
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH                        4
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_MASK                         0xf
+
+// L2 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias. (access: R/W)
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT                        0
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH                      4
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_MASK                       0xf
+
+// L2 cuts standby active low. One bit per L2 cut for 16 cuts, the cut is in standby when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT                      4
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH                    16
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_MASK                     0xffff0
+
+// FLL2 power down. The FLL is powered down when this bit is 1b1. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT                           0
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH                         1
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_MASK                          0x1
+
+// FLL3 power down. The FLL is powered down when this bit is 1b1. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT                           1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH                         1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_MASK                          0x2
+
+// FLL2 reset active low. The FLL is reset when this bit is 1b0. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT                          2
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH                        1
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_MASK                         0x4
+
+// FLL3 reset active low. The FLL is reset when this bit is 1b0. (access: R/W)
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT                          3
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH                        1
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_MASK                         0x8
+
+// L1 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT                           0
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH                         4
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_MASK                          0xf
+
+// L1 cuts standby active low. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT                         4
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH                       2
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_MASK                        0x30
+
+// L1 power down. The corresponding L1 part is powered down when this bit is 1b1. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes. (access: R/W)
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT                             6
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH                           2
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_MASK                            0xc0
+
+// L2 VDDDE active low. One bit per L2 cut for 16 cuts, the cut periphery is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT                         0
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH                       16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_MASK                        0xffff
+
+// L2 VDDME active low. One bit per L2 cut for 16 cuts, the cut array is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks. (access: R/W)
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT                         16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH                       16
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_MASK                        0xffff0000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int nb_cl           :16; // Number of clusters
+    unsigned int nb_cores        :16; // Number of cores
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_info_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // FC Boot Address
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_fc_boot_t;
+
+typedef union {
+  struct {
+    unsigned int fc_fe           :1 ; // FC Fetch Enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_fc_fetch_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_isolate_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padfun3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg4_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg5_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg6_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg7_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg8_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg9_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg10_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg11_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg12_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg13_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg14_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_padcfg15_t;
+
+typedef union {
+  struct {
+    unsigned int busy            :1 ; // Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_cl_busy_t;
+
+typedef union {
+  struct {
+    unsigned int int_sync        :1 ; // JTAG internal register used for synchronisation from external debugger
+    unsigned int int_bt_md       :3 ; // JTAG internal register used for selecting boot mode configuration from external debugger
+    unsigned int padding0:4 ;
+    unsigned int ext_sync        :1 ; // JTAG external register used for synchronisation from external debugger
+    unsigned int ext_bt_md       :3 ; // JTAG external register used for selecting boot mode configuration from external debugger
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_jtagreg_t;
+
+typedef union {
+  struct {
+    unsigned int sleep_ctrl      :32; // Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_sleep_ctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_i3c_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // EOC and chip status register
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_corestatus_ro_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_bootsel_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_wd_clr_t;
+
+typedef union {
+  struct {
+    unsigned int clk_soc         :1 ; // SoC domain clock selection: - 1b0: First FLL is used (FLL1) - 1b1: Second FLL is used (FLL2)
+    unsigned int clk_cluster     :2 ; // Cluster domain clock selection: - 2b00: First FLL is used (FLL1) - 2b01: Second FLL is used (FLL2) - 2b10: Third FLL is used (FLL3)
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_sel_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_soc_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_clu_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_clk_div_per_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_supervisor_dbg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp4_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp5_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rwm_grp6_t;
+
+typedef union {
+  struct {
+    unsigned int reboot          :3 ; // User value which is kept retentive after wakeup (even in non-retentive sleep). This value is only partially interpreted by the ROM code (TBD) to distinguish betweem cold boot, non-retentive sleep and retentive sleep.
+    unsigned int padding0:6 ;
+    unsigned int smartwake_en    :1 ; // Enable smart wake-up; - 1'b0; smart wake-up disabled - 1'b1: smart wake-up enabled
+    unsigned int rtcwake_en      :1 ; // Enable RTC wake-up; - 1'b0; rtc wake-up disabled - 1'b1: rtc wake-up enabled
+    unsigned int extwake_type    :2 ; // Select external wake-up  mode (through dedicated pin): - 2'b00: rise event - 2'b01: fall event - 2'b10: high level - 2'b11: low level
+    unsigned int extwake_en      :1 ; // Enable external wake-up (through dedicated pin); - 1'b0; external wake-up disabled - 1'b1: external wake-up enabled
+    unsigned int mram_wakestate  :1 ; // Power state of the MRAM to restore after warm boot - 1'b0: MRAM OFF - 1'b1: MRAM ON 
+    unsigned int cluster_wakestate:1 ; // Power state of the cluster to restore after warm boot - 1'b0: cluster OFF - 1'b1: cluster ON 
+    unsigned int ret_mem         :16; // Configure retention mode of L2 memory. There is one bit per cut: - 1'b0: Non retentive - 1'b1: Retentive
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_pmu_sleepctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_wd_t;
+
+typedef union {
+  struct {
+    unsigned int state           :4 ; // Pad state when the chip is down with low-speed IOs ON: - 4b0000: Tristate with no pull-up and no pull-down - 4b0001: Tristate with pull-up - 4b0010: Tristate with pull-down - 4b0011: Drive 0 - 4b0100: Drive 1
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_sleeppadcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_nevacf_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_gpreg_t;
+
+typedef union {
+  struct {
+    unsigned int btrim           :4 ; // L2 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias.
+    unsigned int stdby_n         :16; // L2 cuts standby active low. One bit per L2 cut for 16 cuts, the cut is in standby when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l2_btrim_stdby_t;
+
+typedef union {
+  struct {
+    unsigned int fll2_pwd        :1 ; // FLL2 power down. The FLL is powered down when this bit is 1b1.
+    unsigned int fll3_pwd        :1 ; // FLL3 power down. The FLL is powered down when this bit is 1b1.
+    unsigned int fll2_rstb       :1 ; // FLL2 reset active low. The FLL is reset when this bit is 1b0.
+    unsigned int fll3_rstb       :1 ; // FLL3 reset active low. The FLL is reset when this bit is 1b0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_fll_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int btrim           :4 ; // L1 cuts bias trim. This code is forwarded to all cuts and defines the level of current when the cut is in standby mode. 4b0000 is the least amount of current and 4b1110 is the most amount. 4bxxx1 is disabling the bias.
+    unsigned int stdby_n         :2 ; // L1 cuts standby active low. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes.
+    unsigned int pwd             :2 ; // L1 power down. The corresponding L1 part is powered down when this bit is 1b1. First bit is for first L1 64Kbytes and second bit for second L1 64Kbytes.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l1_pwr_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int vddde_n         :16; // L2 VDDDE active low. One bit per L2 cut for 16 cuts, the cut periphery is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+    unsigned int vddme_n         :16; // L2 VDDME active low. One bit per L2 cut for 16 cuts, the cut array is supplied when its corresponding bit is 0. The 4 last bits are for the private banks and the rest for the shared banks.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_safe_l2_pwr_ctrl_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_gpio_iso_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_cam_iso_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_reg_lvds_iso_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_info : public vp::reg_32
+{
+public:
+  inline void nb_cl_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline uint32_t nb_cl_get() { return this->get_field(APB_SOC_INFO_NB_CL_BIT, APB_SOC_INFO_NB_CL_WIDTH); }
+  inline void nb_cores_set(uint32_t value) { this->set_field(value, APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+  inline uint32_t nb_cores_get() { return this->get_field(APB_SOC_INFO_NB_CORES_BIT, APB_SOC_INFO_NB_CORES_WIDTH); }
+};
+
+class vp_apb_soc_fc_boot : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, APB_SOC_FC_BOOT_ADDR_BIT, APB_SOC_FC_BOOT_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(APB_SOC_FC_BOOT_ADDR_BIT, APB_SOC_FC_BOOT_ADDR_WIDTH); }
+};
+
+class vp_apb_soc_fc_fetch : public vp::reg_32
+{
+public:
+  inline void fc_fe_set(uint32_t value) { this->set_field(value, APB_SOC_FC_FETCH_FC_FE_BIT, APB_SOC_FC_FETCH_FC_FE_WIDTH); }
+  inline uint32_t fc_fe_get() { return this->get_field(APB_SOC_FC_FETCH_FC_FE_BIT, APB_SOC_FC_FETCH_FC_FE_WIDTH); }
+};
+
+class vp_apb_soc_cl_isolate : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(APB_SOC_CL_ISOLATE_EN_BIT, APB_SOC_CL_ISOLATE_EN_WIDTH); }
+};
+
+class vp_apb_soc_padfun0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padfun3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg4 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg5 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg6 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg7 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg8 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg9 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg10 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg11 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg12 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg13 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg14 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_padcfg15 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_cl_busy : public vp::reg_32
+{
+public:
+  inline void busy_set(uint32_t value) { this->set_field(value, APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+  inline uint32_t busy_get() { return this->get_field(APB_SOC_CL_BUSY_BUSY_BIT, APB_SOC_CL_BUSY_BUSY_WIDTH); }
+};
+
+class vp_apb_soc_jtagreg : public vp::reg_32
+{
+public:
+  inline void int_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline uint32_t int_sync_get() { return this->get_field(APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH); }
+  inline void int_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline uint32_t int_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_INT_BT_MD_BIT, APB_SOC_JTAGREG_INT_BT_MD_WIDTH); }
+  inline void ext_sync_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline uint32_t ext_sync_get() { return this->get_field(APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH); }
+  inline void ext_bt_md_set(uint32_t value) { this->set_field(value, APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+  inline uint32_t ext_bt_md_get() { return this->get_field(APB_SOC_JTAGREG_EXT_BT_MD_BIT, APB_SOC_JTAGREG_EXT_BT_MD_WIDTH); }
+};
+
+class vp_apb_soc_sleep_ctrl : public vp::reg_32
+{
+public:
+  inline void sleep_ctrl_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+  inline uint32_t sleep_ctrl_get() { return this->get_field(APB_SOC_SLEEP_CTRL_SLEEP_CTRL_BIT, APB_SOC_SLEEP_CTRL_SLEEP_CTRL_WIDTH); }
+};
+
+class vp_apb_soc_clk_div_i3c : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_corestatus : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_STATUS_BIT, APB_SOC_CORESTATUS_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_corestatus_ro : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(APB_SOC_CORESTATUS_RO_STATUS_BIT, APB_SOC_CORESTATUS_RO_STATUS_WIDTH); }
+};
+
+class vp_apb_soc_bootsel : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_wd_clr : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_sel : public vp::reg_32
+{
+public:
+  inline void clk_soc_set(uint32_t value) { this->set_field(value, APB_SOC_CLK_SEL_CLK_SOC_BIT, APB_SOC_CLK_SEL_CLK_SOC_WIDTH); }
+  inline uint32_t clk_soc_get() { return this->get_field(APB_SOC_CLK_SEL_CLK_SOC_BIT, APB_SOC_CLK_SEL_CLK_SOC_WIDTH); }
+  inline void clk_cluster_set(uint32_t value) { this->set_field(value, APB_SOC_CLK_SEL_CLK_CLUSTER_BIT, APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH); }
+  inline uint32_t clk_cluster_get() { return this->get_field(APB_SOC_CLK_SEL_CLK_CLUSTER_BIT, APB_SOC_CLK_SEL_CLK_CLUSTER_WIDTH); }
+};
+
+class vp_apb_soc_clk_div_soc : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_div_clu : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_clk_div_per : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_supervisor_dbg : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp0 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp2 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp3 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp4 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp5 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rwm_grp6 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_pmu_sleepctrl : public vp::reg_32
+{
+public:
+  inline void reboot_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH); }
+  inline uint32_t reboot_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_WIDTH); }
+  inline void smartwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH); }
+  inline uint32_t smartwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_WIDTH); }
+  inline void rtcwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH); }
+  inline uint32_t rtcwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_WIDTH); }
+  inline void extwake_type_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline uint32_t extwake_type_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_WIDTH); }
+  inline void extwake_en_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline uint32_t extwake_en_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_WIDTH); }
+  inline void mram_wakestate_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH); }
+  inline uint32_t mram_wakestate_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_WIDTH); }
+  inline void cluster_wakestate_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH); }
+  inline uint32_t cluster_wakestate_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_WIDTH); }
+  inline void ret_mem_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH); }
+  inline uint32_t ret_mem_get() { return this->get_field(APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_BIT, APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_WIDTH); }
+};
+
+class vp_apb_soc_safe_wd : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_sleeppadcfg0 : public vp::reg_32
+{
+public:
+  inline void state_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT, APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH); }
+  inline uint32_t state_get() { return this->get_field(APB_SOC_SAFE_SLEEPPADCFG0_STATE_BIT, APB_SOC_SAFE_SLEEPPADCFG0_STATE_WIDTH); }
+};
+
+class vp_apb_soc_safe_sleeppadcfg1 : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_nevacf : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_gpreg : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_safe_l2_btrim_stdby : public vp::reg_32
+{
+public:
+  inline void btrim_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH); }
+  inline uint32_t btrim_get() { return this->get_field(APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_WIDTH); }
+  inline void stdby_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH); }
+  inline uint32_t stdby_n_get() { return this->get_field(APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_BIT, APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_WIDTH); }
+};
+
+class vp_apb_soc_safe_fll_ctrl : public vp::reg_32
+{
+public:
+  inline void fll2_pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH); }
+  inline uint32_t fll2_pwd_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_WIDTH); }
+  inline void fll3_pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH); }
+  inline uint32_t fll3_pwd_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_WIDTH); }
+  inline void fll2_rstb_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH); }
+  inline uint32_t fll2_rstb_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_WIDTH); }
+  inline void fll3_rstb_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH); }
+  inline uint32_t fll3_rstb_get() { return this->get_field(APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_BIT, APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_WIDTH); }
+};
+
+class vp_apb_soc_safe_l1_pwr_ctrl : public vp::reg_32
+{
+public:
+  inline void btrim_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH); }
+  inline uint32_t btrim_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_BIT, APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_WIDTH); }
+  inline void stdby_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH); }
+  inline uint32_t stdby_n_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_BIT, APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_WIDTH); }
+  inline void pwd_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT, APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH); }
+  inline uint32_t pwd_get() { return this->get_field(APB_SOC_SAFE_L1_PWR_CTRL_PWD_BIT, APB_SOC_SAFE_L1_PWR_CTRL_PWD_WIDTH); }
+};
+
+class vp_apb_soc_safe_l2_pwr_ctrl : public vp::reg_32
+{
+public:
+  inline void vddde_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH); }
+  inline uint32_t vddde_n_get() { return this->get_field(APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_WIDTH); }
+  inline void vddme_n_set(uint32_t value) { this->set_field(value, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH); }
+  inline uint32_t vddme_n_get() { return this->get_field(APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_BIT, APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_WIDTH); }
+};
+
+class vp_apb_soc_reg_gpio_iso : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_reg_cam_iso : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_reg_lvds_iso : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int info            ; // Core information register
+  unsigned int fc_boot         ; // Boot address
+  unsigned int fc_fetch        ; // FC Fetch enable
+  unsigned int cl_isolate      ; // Isolate cluster register
+  unsigned int padfun0         ; // Mux config register (pad 0-15)
+  unsigned int padfun1         ; // Mux config register (pad 16-31)
+  unsigned int padfun2         ; // Mux config register (pad 32-47)
+  unsigned int padfun3         ; // Mux config register (pad 48-63)
+  unsigned int padcfg0         ; // Function register (pad 0 to 3)
+  unsigned int padcfg1         ; // Function register (pad 4 to 7)
+  unsigned int padcfg2         ; // Function register (pad 8 to 11)
+  unsigned int padcfg3         ; // Function register (pad 12 to 15)
+  unsigned int padcfg4         ; // Function register (pad 16 to 19)
+  unsigned int padcfg5         ; // Function register (pad 20 to 23)
+  unsigned int padcfg6         ; // Function register (pad 24 to 27)
+  unsigned int padcfg7         ; // Function register (pad 28 to 31)
+  unsigned int padcfg8         ; // Function register (pad 32 to 35)
+  unsigned int padcfg9         ; // Function register (pad 36 to 39)
+  unsigned int padcfg10        ; // Function register (pad 40 to 43)
+  unsigned int padcfg11        ; // Function register (pad 44 to 47)
+  unsigned int padcfg12        ; // Function register (pad 48 to 51)
+  unsigned int padcfg13        ; // Function register (pad 52 to 55)
+  unsigned int padcfg14        ; // Function register (pad 56 to 59)
+  unsigned int padcfg15        ; // Function register (pad 60 to 63)
+  unsigned int cl_busy         ; // Cluster busy register
+  unsigned int jtagreg         ; // JTAG external register
+  unsigned int sleep_ctrl      ; // Alias for SAFE_PMU_SLEEPCTRL
+  unsigned int clk_div_i3c     ; // Clock divider for I3C
+  unsigned int corestatus      ; // EOC and chip status register
+  unsigned int corestatus_ro   ; // EOC and chip status register read mirror
+  unsigned int bootsel         ; // Value of pad bootsel
+  unsigned int wd_clr          ; // Clear WD timer
+  unsigned int clk_sel         ; // Clock selection for SOC,Cluster and Periph
+  unsigned int clk_div_soc     ; // SOC Clock Divider settings
+  unsigned int clk_div_clu     ; // Cluster Clock Divider settings
+  unsigned int clk_div_per     ; // Peripheral Clock Divider Settings
+  unsigned int supervisor_dbg  ; // nan
+  unsigned int rwm_grp0        ; // nan
+  unsigned int rwm_grp1        ; // nan
+  unsigned int rwm_grp2        ; // nan
+  unsigned int rwm_grp3        ; // nan
+  unsigned int rwm_grp4        ; // nan
+  unsigned int rwm_grp5        ; // nan
+  unsigned int rwm_grp6        ; // nan
+  unsigned int safe_pmu_sleepctrl; // Sleep modes configuration register
+  unsigned int safe_wd         ; // Enables and configures WatchDog Timer
+  unsigned int safe_sleeppadcfg0; // Sleep config register (pad 0-7)
+  unsigned int safe_sleeppadcfg1; // Sleep config register (pad 8-15)
+  unsigned int safe_nevacf     ; // Config timings for NEVA
+  unsigned int safe_gpreg      ; // General purpouse register AO
+  unsigned int safe_l2_btrim_stdby; // L2 standby configuration
+  unsigned int safe_fll_ctrl   ; // FLL2 and FLL3 power control
+  unsigned int safe_l1_pwr_ctrl; // L1 power control
+  unsigned int safe_l2_pwr_ctrl; // L2 power control
+  unsigned int reg_gpio_iso    ; // GPIO power domain pad input isolation register
+  unsigned int reg_cam_iso     ; // CAM power domain pad input isolation register
+  unsigned int reg_lvds_iso    ; // LVDS power domain pad input isolation register
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t apb_soc_info_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_INFO_OFFSET); }
+static inline void apb_soc_info_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_INFO_OFFSET, value); }
+
+static inline uint32_t apb_soc_fc_boot_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_FC_BOOT_OFFSET); }
+static inline void apb_soc_fc_boot_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_FC_BOOT_OFFSET, value); }
+
+static inline uint32_t apb_soc_fc_fetch_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_FC_FETCH_OFFSET); }
+static inline void apb_soc_fc_fetch_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_FC_FETCH_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_isolate_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_ISOLATE_OFFSET); }
+static inline void apb_soc_cl_isolate_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_ISOLATE_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN0_OFFSET); }
+static inline void apb_soc_padfun0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN0_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN1_OFFSET); }
+static inline void apb_soc_padfun1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN1_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN2_OFFSET); }
+static inline void apb_soc_padfun2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN2_OFFSET, value); }
+
+static inline uint32_t apb_soc_padfun3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADFUN3_OFFSET); }
+static inline void apb_soc_padfun3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADFUN3_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG0_OFFSET); }
+static inline void apb_soc_padcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG1_OFFSET); }
+static inline void apb_soc_padcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG2_OFFSET); }
+static inline void apb_soc_padcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG2_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG3_OFFSET); }
+static inline void apb_soc_padcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG3_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg4_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG4_OFFSET); }
+static inline void apb_soc_padcfg4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG4_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg5_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG5_OFFSET); }
+static inline void apb_soc_padcfg5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG5_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg6_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG6_OFFSET); }
+static inline void apb_soc_padcfg6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG6_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg7_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG7_OFFSET); }
+static inline void apb_soc_padcfg7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG7_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg8_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG8_OFFSET); }
+static inline void apb_soc_padcfg8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG8_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg9_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG9_OFFSET); }
+static inline void apb_soc_padcfg9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG9_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg10_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG10_OFFSET); }
+static inline void apb_soc_padcfg10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG10_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg11_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG11_OFFSET); }
+static inline void apb_soc_padcfg11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG11_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg12_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG12_OFFSET); }
+static inline void apb_soc_padcfg12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG12_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg13_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG13_OFFSET); }
+static inline void apb_soc_padcfg13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG13_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg14_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG14_OFFSET); }
+static inline void apb_soc_padcfg14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG14_OFFSET, value); }
+
+static inline uint32_t apb_soc_padcfg15_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_PADCFG15_OFFSET); }
+static inline void apb_soc_padcfg15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_PADCFG15_OFFSET, value); }
+
+static inline uint32_t apb_soc_cl_busy_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CL_BUSY_OFFSET); }
+static inline void apb_soc_cl_busy_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CL_BUSY_OFFSET, value); }
+
+static inline uint32_t apb_soc_jtagreg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_JTAGREG_OFFSET); }
+static inline void apb_soc_jtagreg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_JTAGREG_OFFSET, value); }
+
+static inline uint32_t apb_soc_sleep_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SLEEP_CTRL_OFFSET); }
+static inline void apb_soc_sleep_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SLEEP_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_i3c_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_I3C_OFFSET); }
+static inline void apb_soc_clk_div_i3c_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_I3C_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_OFFSET); }
+static inline void apb_soc_corestatus_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_OFFSET, value); }
+
+static inline uint32_t apb_soc_corestatus_ro_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CORESTATUS_RO_OFFSET); }
+static inline void apb_soc_corestatus_ro_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CORESTATUS_RO_OFFSET, value); }
+
+static inline uint32_t apb_soc_bootsel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_BOOTSEL_OFFSET); }
+static inline void apb_soc_bootsel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_BOOTSEL_OFFSET, value); }
+
+static inline uint32_t apb_soc_wd_clr_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_WD_CLR_OFFSET); }
+static inline void apb_soc_wd_clr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_WD_CLR_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_sel_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_SEL_OFFSET); }
+static inline void apb_soc_clk_sel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_SEL_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_soc_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_SOC_OFFSET); }
+static inline void apb_soc_clk_div_soc_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_SOC_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_clu_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_CLU_OFFSET); }
+static inline void apb_soc_clk_div_clu_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_CLU_OFFSET, value); }
+
+static inline uint32_t apb_soc_clk_div_per_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_CLK_DIV_PER_OFFSET); }
+static inline void apb_soc_clk_div_per_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_CLK_DIV_PER_OFFSET, value); }
+
+static inline uint32_t apb_soc_supervisor_dbg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SUPERVISOR_DBG_OFFSET); }
+static inline void apb_soc_supervisor_dbg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SUPERVISOR_DBG_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP0_OFFSET); }
+static inline void apb_soc_rwm_grp0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP0_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP1_OFFSET); }
+static inline void apb_soc_rwm_grp1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP1_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp2_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP2_OFFSET); }
+static inline void apb_soc_rwm_grp2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP2_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp3_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP3_OFFSET); }
+static inline void apb_soc_rwm_grp3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP3_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp4_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP4_OFFSET); }
+static inline void apb_soc_rwm_grp4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP4_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp5_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP5_OFFSET); }
+static inline void apb_soc_rwm_grp5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP5_OFFSET, value); }
+
+static inline uint32_t apb_soc_rwm_grp6_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RWM_GRP6_OFFSET); }
+static inline void apb_soc_rwm_grp6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RWM_GRP6_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_pmu_sleepctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET); }
+static inline void apb_soc_safe_pmu_sleepctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_wd_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_WD_OFFSET); }
+static inline void apb_soc_safe_wd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_WD_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg0_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG0_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_sleeppadcfg1_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET); }
+static inline void apb_soc_safe_sleeppadcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_SLEEPPADCFG1_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_nevacf_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_NEVACF_OFFSET); }
+static inline void apb_soc_safe_nevacf_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_NEVACF_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_gpreg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_GPREG_OFFSET); }
+static inline void apb_soc_safe_gpreg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_GPREG_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l2_btrim_stdby_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET); }
+static inline void apb_soc_safe_l2_btrim_stdby_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L2_BTRIM_STDBY_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_fll_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_FLL_CTRL_OFFSET); }
+static inline void apb_soc_safe_fll_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_FLL_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l1_pwr_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L1_PWR_CTRL_OFFSET); }
+static inline void apb_soc_safe_l1_pwr_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L1_PWR_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_safe_l2_pwr_ctrl_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SAFE_L2_PWR_CTRL_OFFSET); }
+static inline void apb_soc_safe_l2_pwr_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SAFE_L2_PWR_CTRL_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_gpio_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_GPIO_ISO_OFFSET); }
+static inline void apb_soc_reg_gpio_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_GPIO_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_cam_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_CAM_ISO_OFFSET); }
+static inline void apb_soc_reg_cam_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_CAM_ISO_OFFSET, value); }
+
+static inline uint32_t apb_soc_reg_lvds_iso_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_REG_LVDS_ISO_OFFSET); }
+static inline void apb_soc_reg_lvds_iso_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_REG_LVDS_ISO_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define APB_SOC_INFO_NB_CL_GET(value)                      (ARCHI_BEXTRACTU((value),16,0))
+#define APB_SOC_INFO_NB_CL_GETS(value)                     (ARCHI_BEXTRACT((value),16,0))
+#define APB_SOC_INFO_NB_CL_SET(value,field)                (ARCHI_BINSERT((value),(field),16,0))
+#define APB_SOC_INFO_NB_CL(val)                            ((val) << 0)
+
+#define APB_SOC_INFO_NB_CORES_GET(value)                   (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_INFO_NB_CORES_GETS(value)                  (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_INFO_NB_CORES_SET(value,field)             (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_INFO_NB_CORES(val)                         ((val) << 16)
+
+#define APB_SOC_FC_BOOT_ADDR_GET(value)                    (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_FC_BOOT_ADDR_GETS(value)                   (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_FC_BOOT_ADDR_SET(value,field)              (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_FC_BOOT_ADDR(val)                          ((val) << 0)
+
+#define APB_SOC_FC_FETCH_FC_FE_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_FC_FETCH_FC_FE_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_FC_FETCH_FC_FE_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_FC_FETCH_FC_FE(val)                        ((val) << 0)
+
+#define APB_SOC_CL_ISOLATE_EN_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_ISOLATE_EN_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_ISOLATE_EN(val)                         ((val) << 0)
+
+#define APB_SOC_CL_BUSY_BUSY_GET(value)                    (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_GETS(value)                   (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CL_BUSY_BUSY_SET(value,field)              (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CL_BUSY_BUSY(val)                          ((val) << 0)
+
+#define APB_SOC_JTAGREG_INT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_JTAGREG_INT_SYNC(val)                      ((val) << 0)
+
+#define APB_SOC_JTAGREG_INT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,1))
+#define APB_SOC_JTAGREG_INT_BT_MD(val)                     ((val) << 1)
+
+#define APB_SOC_JTAGREG_EXT_SYNC_GET(value)                (ARCHI_BEXTRACTU((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_GETS(value)               (ARCHI_BEXTRACT((value),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC_SET(value,field)          (ARCHI_BINSERT((value),(field),1,8))
+#define APB_SOC_JTAGREG_EXT_SYNC(val)                      ((val) << 8)
+
+#define APB_SOC_JTAGREG_EXT_BT_MD_GET(value)               (ARCHI_BEXTRACTU((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_GETS(value)              (ARCHI_BEXTRACT((value),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD_SET(value,field)         (ARCHI_BINSERT((value),(field),3,9))
+#define APB_SOC_JTAGREG_EXT_BT_MD(val)                     ((val) << 9)
+
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GET(value)           (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_GETS(value)          (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL_SET(value,field)     (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_SLEEP_CTRL_SLEEP_CTRL(val)                 ((val) << 0)
+
+#define APB_SOC_CORESTATUS_STATUS_GET(value)               (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_GETS(value)              (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_STATUS_SET(value,field)         (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_STATUS(val)                     ((val) << 0)
+
+#define APB_SOC_CORESTATUS_RO_STATUS_GET(value)            (ARCHI_BEXTRACTU((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_GETS(value)           (ARCHI_BEXTRACT((value),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS_SET(value,field)      (ARCHI_BINSERT((value),(field),32,0))
+#define APB_SOC_CORESTATUS_RO_STATUS(val)                  ((val) << 0)
+
+#define APB_SOC_CLK_SEL_CLK_SOC_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_CLK_SEL_CLK_SOC(val)                       ((val) << 0)
+
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_GET(value)             (ARCHI_BEXTRACTU((value),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_GETS(value)            (ARCHI_BEXTRACT((value),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER_SET(value,field)       (ARCHI_BINSERT((value),(field),2,1))
+#define APB_SOC_CLK_SEL_CLK_CLUSTER(val)                   ((val) << 1)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_GET(value)       (ARCHI_BEXTRACTU((value),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_GETS(value)      (ARCHI_BEXTRACT((value),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_REBOOT(val)             ((val) << 0)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_GET(value) (ARCHI_BEXTRACTU((value),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_SMARTWAKE_EN(val)       ((val) << 9)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_GET(value)   (ARCHI_BEXTRACTU((value),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_GETS(value)  (ARCHI_BEXTRACT((value),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,10))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RTCWAKE_EN(val)         ((val) << 10)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GET(value) (ARCHI_BEXTRACTU((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_GETS(value) (ARCHI_BEXTRACT((value),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE_SET(value,field) (ARCHI_BINSERT((value),(field),2,11))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_TYPE(val)       ((val) << 11)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GET(value)   (ARCHI_BEXTRACTU((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_GETS(value)  (ARCHI_BEXTRACT((value),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,13))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_EXTWAKE_EN(val)         ((val) << 13)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_GET(value) (ARCHI_BEXTRACTU((value),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_GETS(value) (ARCHI_BEXTRACT((value),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE_SET(value,field) (ARCHI_BINSERT((value),(field),1,14))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_MRAM_WAKESTATE(val)     ((val) << 14)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_GET(value) (ARCHI_BEXTRACTU((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_GETS(value) (ARCHI_BEXTRACT((value),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE_SET(value,field) (ARCHI_BINSERT((value),(field),1,15))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_CLUSTER_WAKESTATE(val)  ((val) << 15)
+
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_GET(value)      (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_GETS(value)     (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM_SET(value,field) (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_SAFE_PMU_SLEEPCTRL_RET_MEM(val)            ((val) << 16)
+
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_GET(value)         (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_GETS(value)        (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE_SET(value,field)   (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_SLEEPPADCFG0_STATE(val)               ((val) << 0)
+
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_GET(value)       (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_GETS(value)      (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM_SET(value,field) (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_BTRIM(val)             ((val) << 0)
+
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_GET(value)     (ARCHI_BEXTRACTU((value),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_GETS(value)    (ARCHI_BEXTRACT((value),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N_SET(value,field) (ARCHI_BINSERT((value),(field),16,4))
+#define APB_SOC_SAFE_L2_BTRIM_STDBY_STDBY_N(val)           ((val) << 4)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_GET(value)          (ARCHI_BEXTRACTU((value),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_GETS(value)         (ARCHI_BEXTRACT((value),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD_SET(value,field)    (ARCHI_BINSERT((value),(field),1,0))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_PWD(val)                ((val) << 0)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_GET(value)          (ARCHI_BEXTRACTU((value),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_GETS(value)         (ARCHI_BEXTRACT((value),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD_SET(value,field)    (ARCHI_BINSERT((value),(field),1,1))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_PWD(val)                ((val) << 1)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_GET(value)         (ARCHI_BEXTRACTU((value),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_GETS(value)        (ARCHI_BEXTRACT((value),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB_SET(value,field)   (ARCHI_BINSERT((value),(field),1,2))
+#define APB_SOC_SAFE_FLL_CTRL_FLL2_RSTB(val)               ((val) << 2)
+
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_GET(value)         (ARCHI_BEXTRACTU((value),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_GETS(value)        (ARCHI_BEXTRACT((value),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB_SET(value,field)   (ARCHI_BINSERT((value),(field),1,3))
+#define APB_SOC_SAFE_FLL_CTRL_FLL3_RSTB(val)               ((val) << 3)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_GET(value)          (ARCHI_BEXTRACTU((value),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_GETS(value)         (ARCHI_BEXTRACT((value),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM_SET(value,field)    (ARCHI_BINSERT((value),(field),4,0))
+#define APB_SOC_SAFE_L1_PWR_CTRL_BTRIM(val)                ((val) << 0)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_GET(value)        (ARCHI_BEXTRACTU((value),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_GETS(value)       (ARCHI_BEXTRACT((value),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N_SET(value,field)  (ARCHI_BINSERT((value),(field),2,4))
+#define APB_SOC_SAFE_L1_PWR_CTRL_STDBY_N(val)              ((val) << 4)
+
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_GET(value)            (ARCHI_BEXTRACTU((value),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_GETS(value)           (ARCHI_BEXTRACT((value),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD_SET(value,field)      (ARCHI_BINSERT((value),(field),2,6))
+#define APB_SOC_SAFE_L1_PWR_CTRL_PWD(val)                  ((val) << 6)
+
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDDE_N(val)              ((val) << 0)
+
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define APB_SOC_SAFE_L2_PWR_CTRL_VDDME_N(val)              ((val) << 16)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/memory_map.h.in b/sw/pulp-sdk/archi/include/archi/chips/vega/memory_map.h.in
new file mode 100644
index 0000000..63c751d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/memory_map.h.in
@@ -0,0 +1,175 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VEGA_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VEGA_MEMORY_MAP_H__
+
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  @l2_shared_size@
+
+
+
+/*
+ * MRAM
+ */
+
+#define ARCHI_MRAM_ADDR  0x1D000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE           0x00000800
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_CVP_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_PWM_OFFSET              0x00005000
+#define ARCHI_SOC_EU_OFFSET           0x00006000  /// FIXME: not soc eu but soc event generator
+#define ARCHI_PMU_OFFSET              0x00007000
+#define ARCHI_RTC_BASE_OFFSET         0x00008000
+#define ARCHI_FC_ICACHE_OFFSET        0x00008800
+#define ARCHI_FC_ITC_OFFSET           0x00009000
+#define ARCHI_I3C0_OFFSET             0x0000A000
+#define ARCHI_I3C1_OFFSET             0x0000A800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_FC_TIMER1_OFFSET        0x0000B800
+#define ARCHI_DPHY_OFFSET             0x0000C000
+#define ARCHI_CSI2_OFFSET             0x0000D000
+#define ARCHI_MPU_OFFSET              0x0000E000
+#define ARCHI_EFUSE_OFFSET            0x0000F000
+#define ARCHI_DEBUG_OFFSET            0x00010000
+#define ARCHI_STDOUT_OFFSET           0x00020000
+#define ARCHI_QUIDDIKEY_OFFSET        0x00021000
+
+#define ARCHI_FLL_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_OFFSET )
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_PWM_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PWM_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_PMU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PMU_OFFSET )
+#define ARCHI_RTC_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_RTC_BASE_OFFSET )
+#define ARCHI_FC_ICACHE_ADDR         ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ICACHE_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_I3C0_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_I3C0_OFFSET )
+#define ARCHI_I3C1_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_I3C1_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+// #define ARCHI_FC_TIMER1_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER1_OFFSET )
+#define ARCHI_DPHY_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_DPHY_OFFSET )
+#define ARCHI_CSI2_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_CSI2_OFFSET )
+#define ARCHI_MPU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_MPU_OFFSET )
+#define ARCHI_EFUSE_ADDR             ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_EFUSE_OFFSET )
+#define ARCHI_DEBUG_ADDR             ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_DEBUG_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_QUIDDIKEY_ADDR         ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_QUIDDIKEY_OFFSET )
+
+
+
+// VEGA HAL Handles definition
+#define QUIDDIKEY_HANDLE ((halQuiddikeyHandle_t *)(ARCHI_QUIDDIKEY_ADDR))
+#define CSI2_HANDLE ((halCsi2Handle_t *)(ARCHI_CSI2_ADDR))
+#define DPHY_HANDLE ((halDphyHandle_t *)(ARCHI_DPHY_ADDR))
+
+#define UDMA_CSI2_HANDLE(id) ((plpUdmaCsi2Handle_t *)(ARCHI_UDMA_ADDR + UDMA_CSI2_OFFSET(id)))
+
+
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+/*
+ * FC
+ */
+// NOTE: they are all in SOC PERIPH now
+
+#define ARCHI_FC_ADDR                   0x00000000
+// #define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/pmu.h b/sw/pulp-sdk/archi/include/archi/chips/vega/pmu.h
new file mode 100644
index 0000000..01155f7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/pmu.h
@@ -0,0 +1,510 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_VEGA_PMU_H__
+#define __INCLUDE_ARCHI_CHIPS_VEGA_PMU_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_pmu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu0
+//
+
+#define PMU_ICU0_OFFSET                          0x2
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu1
+//
+
+#define PMU_ICU1_OFFSET                          0x3
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu1_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP dmu0
+//
+
+#define PMU_DMU0_OFFSET                          0x4
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_dmu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu_soc
+//
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_SOC_ON_NV 0x00
+#define PMU_SOC_ON_LV 0x01
+#define PMU_SOC_RET_OFF 0x02
+#define PMU_SOC_RET_NV 0x03
+#define PMU_SOC_RET_LV 0x04
+#define PMU_SOC_RET_RV 0x05
+#define PMU_SOC_EXT_OFF 0x06
+#define PMU_SOC_EXT_NV 0x07
+#define PMU_SOC_EXT_LV 0x08
+#define PMU_SOC_EXT_RV 0x09
+#define PMU_SOC_CKOFF_NV 0x11
+#define PMU_SOC_CKOFF_LV 0x12
+#define PMU_SOC_CKOFF_RV 0x13
+
+
+
+//
+// GROUP icu_cluster
+//
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu_cluster_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_CLUSTER_ON_NV 0x00
+#define PMU_CLUSTER_ON_LV 0x01
+#define PMU_CLUSTER_RET_OFF 0x02
+#define PMU_CLUSTER_RET_NV 0x03
+#define PMU_CLUSTER_RET_LV 0x04
+#define PMU_CLUSTER_RET_RV 0x05
+#define PMU_CLUSTER_EXT_OFF 0x06
+#define PMU_CLUSTER_EXT_NV 0x07
+#define PMU_CLUSTER_EXT_LV 0x08
+#define PMU_CLUSTER_EXT_RV 0x09
+#define PMU_CLUSTER_CKOFF_NV 0x11
+#define PMU_CLUSTER_CKOFF_LV 0x12
+#define PMU_CLUSTER_CKOFF_RV 0x13
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_BOOT 0x01
+#define PMU_SOC_ACTIVE_NV 0x01
+#define PMU_SOC_ACTIVE_LV 0x02
+#define PMU_SOC_CLUSTER_ACTIVE_NV 0x04
+#define PMU_SOC_CLUSTER_ACTIVE_LV 0x08
+#define PMU_DEEP_SLEEP_ALL_OFF 0x10
+#define PMU_DEEP_SLEEP_RETENTIVE 0x20
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vega/properties.h
new file mode 100644
index 0000000..4897580
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/properties.h
@@ -0,0 +1,347 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VEGA_PROPERTIES_H__
+#define __ARCHI_CHIPS_VEGA_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  0x20000
+
+#define ARCHI_MEMORY_POWER             1
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define FLL_VERSION            1
+#define GPIO_VERSION           2
+#define UDMA_VERSION           3
+#define PERIPH_VERSION         3
+#define APB_SOC_VERSION        3
+#define ADV_TIMER_VERSION      1
+#define SOC_EU_VERSION         2
+#define PMU_VERSION            3
+#define FC_ICACHE_CTRL_VERSION 2
+#define ITC_VERSION            1
+#define I3C_VERSION            1
+#define TIMER_VERSION          2
+#define DPHY_VERSION           1
+#define CSI2_VERSION           1
+#define MPU_VERSION            1
+#define EFUSE_VERSION          1
+#define DEBUG_VERSION          1
+#define STDOUT_VERSION         2
+#define QUIDDIKEY_VERSION      1
+#define ROM_VERSION            2
+#define RTC_VERSION            1
+
+#define EU_VERSION             3
+#define RISCV_VERSION          4
+#define MCHAN_VERSION          7
+#define HWCE_VERSION           5
+
+#define CL_CTRL_VERSION        2
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_CL_CID        0
+
+// TAS = Test&Set
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_HAS_CC        1
+#define ARCHI_CC_CORE_ID    8
+#define ARCHI_CLUSTER_NB_PE 8
+#define ARCHI_HAS_CLUSTER_CLK_GATE 1
+
+
+/*
+ * CLUSTER EVENT UNIT
+ */
+
+//#define ARCHI_HAS_NO_BARRIER    1
+//#define ARCHI_HAS_NO_DISPATCH   1
+//#define ARCHI_HAS_NO_MUTEX   1
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+#define ARCHI_FC_HAS_ICACHE 1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2) // log2 of ref_clk frequency
+
+
+
+/*
+ * UDMA
+ */
+#define ARCHI_UDMA_HAS_SPIM      1
+#define ARCHI_UDMA_HAS_HYPER     1
+#define ARCHI_UDMA_HAS_SDIO      1
+#define ARCHI_UDMA_HAS_UART      1
+#define ARCHI_UDMA_HAS_I2C       1
+#define ARCHI_UDMA_HAS_I2S       1
+#define ARCHI_UDMA_HAS_JTAG_FIFO 1
+#define ARCHI_UDMA_HAS_MRAM      1
+#define ARCHI_UDMA_HAS_CAM       1
+#define ARCHI_UDMA_HAS_CSI2      1
+#define ARCHI_UDMA_HAS_FILTER    1
+
+#define ARCHI_UDMA_NB_SPIM      4
+#define ARCHI_UDMA_NB_HYPER     1
+#define ARCHI_UDMA_NB_SDIO      1
+#define ARCHI_UDMA_NB_UART      3
+#define ARCHI_UDMA_NB_I2C       1
+#define ARCHI_UDMA_NB_I2S       1
+#define ARCHI_UDMA_NB_JTAG_FIFO 1
+#define ARCHI_UDMA_NB_MRAM      1
+#define ARCHI_UDMA_NB_CAM       1
+#define ARCHI_UDMA_NB_CSI2      1
+#define ARCHI_UDMA_NB_FILTER    1
+
+#define ARCHI_UDMA_HYPER_VERSION 2
+
+#define ARCHI_UDMA_SPIM_ID(id)      (0   + (id))
+#define ARCHI_UDMA_UART_ID(id)      (4   + (id))
+#define ARCHI_UDMA_I2C_ID(id)       (7   + (id))
+#define ARCHI_UDMA_HYPER_ID(id)     (8   + (id))
+#define ARCHI_UDMA_JTAG_FIFO_ID(id) (9   + (id))
+#define ARCHI_UDMA_SDIO_ID(id)      (10  + (id))
+#define ARCHI_UDMA_I2S_ID(id)       (11  + (id))
+#define ARCHI_UDMA_CAM_ID(id)       (12  + (id))
+#define ARCHI_UDMA_CSI2_ID(id)      (13  + (id))
+#define ARCHI_UDMA_MRAM_ID(id)      (14  + (id))
+#define ARCHI_UDMA_FILTER_ID(id)    (15  + (id))
+
+#define ARCHI_NB_PERIPH             (16)
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+/*
+ * SOC EVENTS GENERATOR 
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB     160
+
+#define ARCHI_SOC_EVENT_SW_NB    	 (8)
+
+#define ARCHI_SOC_EVENT_NB_TOTAL     256
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT    0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT       (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT  6
+
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_RX          0
+#define ARCHI_SOC_EVENT_SPIM0_TX          1
+#define ARCHI_SOC_EVENT_SPIM0_CMD         2
+#define ARCHI_SOC_EVENT_SPIM0_EOT         3
+
+#define ARCHI_SOC_EVENT_SPIM1_RX          4
+#define ARCHI_SOC_EVENT_SPIM1_TX          5
+#define ARCHI_SOC_EVENT_SPIM1_CMD         6
+#define ARCHI_SOC_EVENT_SPIM1_EOT         7
+
+#define ARCHI_SOC_EVENT_SPIM2_RX          8
+#define ARCHI_SOC_EVENT_SPIM2_TX          9
+#define ARCHI_SOC_EVENT_SPIM2_CMD         10
+#define ARCHI_SOC_EVENT_SPIM2_EOT         11
+
+#define ARCHI_SOC_EVENT_SPIM3_RX          12
+#define ARCHI_SOC_EVENT_SPIM3_TX          13
+#define ARCHI_SOC_EVENT_SPIM3_CMD         14
+#define ARCHI_SOC_EVENT_SPIM3_EOT         15
+
+#define ARCHI_SOC_EVENT_UART0_RX          16
+#define ARCHI_SOC_EVENT_UART0_TX          17
+#define ARCHI_SOC_EVENT_UART0_EOT         18
+#define ARCHI_SOC_EVENT_UART0_RX_DATA     19
+
+#define ARCHI_SOC_EVENT_UART1_RX          20
+#define ARCHI_SOC_EVENT_UART1_TX          21
+#define ARCHI_SOC_EVENT_UART1_EOT         22
+#define ARCHI_SOC_EVENT_UART1_RX_DATA     23
+
+#define ARCHI_SOC_EVENT_UART2_RX          24
+#define ARCHI_SOC_EVENT_UART2_TX          25
+#define ARCHI_SOC_EVENT_UART2_EOT         26
+#define ARCHI_SOC_EVENT_UART2_RX_DATA     27
+
+#define ARCHI_SOC_EVENT_I2C0_RX           28
+#define ARCHI_SOC_EVENT_I2C0_TX           29
+
+#define ARCHI_SOC_EVENT_HYPER0_RX         32
+#define ARCHI_SOC_EVENT_HYPER0_TX         33
+
+#define ARCHI_SOC_EVENT_JTAG_FIFO0_RX     36
+#define ARCHI_SOC_EVENT_JTAG_FIFO0_TX     37
+
+#define ARCHI_SOC_EVENT_SDIO0_RX          40
+#define ARCHI_SOC_EVENT_SDIO0_TX          41
+
+#define ARCHI_SOC_EVENT_I2S0_RX           44
+#define ARCHI_SOC_EVENT_I2S0_TX           45
+
+#define ARCHI_SOC_EVENT_CPI0_RX           48
+
+#define ARCHI_SOC_EVENT_CIS2_0_CH0_RX     52
+#define ARCHI_SOC_EVENT_CIS2_0_CH1_RX     53
+
+#define ARCHI_SOC_EVENT_MRAM0_ERASE       56
+#define ARCHI_SOC_EVENT_MRAM0_EOTX        57
+
+#define ARCHI_SOC_EVENT_FILTER0_RX        60
+#define ARCHI_SOC_EVENT_FILTER0_TX        61
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF    128
+#define ARCHI_SOC_EVENT_CLUSTER_NOT_BUSY  131   
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK     132
+#define ARCHI_SOC_EVENT_PICL_OK           133
+#define ARCHI_SOC_EVENT_SCU_OK            134
+#define ARCHI_SOC_EVENT_ADV_TIMER_0       135       
+#define ARCHI_SOC_EVENT_ADV_TIMER_1       136     
+#define ARCHI_SOC_EVENT_ADV_TIMER_2       137     
+#define ARCHI_SOC_EVENT_ADV_TIMER_3       138     
+
+#define ARCHI_SOC_EVENT_GPIO              139
+
+#define ARCHI_SOC_EVENT_RTC_APB_IRQ       140
+#define ARCHI_SOC_EVENT_RTC_IRQ           141
+
+#define ARCHI_SOC_EVENT_SW_EVENT0         160
+#define ARCHI_SOC_EVENT_SW_EVENT1         161
+#define ARCHI_SOC_EVENT_SW_EVENT2         162
+#define ARCHI_SOC_EVENT_SW_EVENT3         163
+#define ARCHI_SOC_EVENT_SW_EVENT4         164
+#define ARCHI_SOC_EVENT_SW_EVENT5         165
+#define ARCHI_SOC_EVENT_SW_EVENT6         166
+#define ARCHI_SOC_EVENT_SW_EVENT7         167
+#define ARCHI_SOC_EVENT_REFCLK            168  
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW          0
+#define ARCHI_FC_EVT_NB_SW             8
+
+#define ARCHI_FC_EVT_DMA_EVT           8
+#define ARCHI_FC_EVT_DMA_IRQ           9
+
+#define ARCHI_FC_EVT_TIMER0_LO         10
+#define ARCHI_FC_EVT_TIMER0_HI         11
+#define ARCHI_FC_EVT_TIMER1_LO         12
+#define ARCHI_FC_EVT_TIMER1_HI         13
+#define ARCHI_FC_EVT_CLK_REF           14
+#define ARCHI_FC_EVT_GPIO              15
+#define ARCHI_FC_EVT_CLK_REF_RISE      16
+#define ARCHI_FC_EVT_ADV_TIMER0        17
+#define ARCHI_FC_EVT_ADV_TIMER1        18
+#define ARCHI_FC_EVT_ADV_TIMER2        19
+#define ARCHI_FC_EVT_ADV_TIMER3        20
+#define ARCHI_FC_EVT_RTC_APB_IRQ       21
+#define ARCHI_FC_EVT_RTC_IRQ           22
+#define ARCHI_FC_EVT_PICL_OK           24
+#define ARCHI_FC_EVT_SCU_OK            25
+#define ARCHI_FC_EVT_SOC_EVT           26
+#define ARCHI_FC_EVT_QUIDDIKEY_IRQ     27
+#define ARCHI_FC_EVT_MPU_ERROR         28
+#define ARCHI_FC_EVT_QUEUE_ERROR       29
+#define ARCHI_FC_EVT_HP0               30
+#define ARCHI_FC_EVT_HP1               31
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_FIRST_SW   0
+#define ARCHI_CL_EVT_NB_SW      8
+
+#define ARCHI_CL_EVT_DMA0       8
+#define ARCHI_CL_EVT_DMA1       9
+#define ARCHI_CL_EVT_TIMER0_LO  10
+#define ARCHI_CL_EVT_TIMER0_HI  11
+#define ARCHI_CL_EVT_ACC0       12
+#define ARCHI_CL_EVT_ACC1       13
+#define ARCHI_CL_EVT_ACC2       14
+#define ARCHI_CL_EVT_ACC3       15
+#define ARCHI_CL_EVT_BAR        16
+#define ARCHI_CL_EVT_MUTEX      17
+#define ARCHI_CL_EVT_DISPATCH   18
+#define ARCHI_CL_EVT_CLUSTER0   22
+#define ARCHI_CL_EVT_CLUSTER1   23
+#define ARCHI_CL_EVT_SOC_EVT    27
+
+/*
+ * EFUSE
+ */
+
+#define ARCHI_EFUSE_NB_REGS    128
+#define ARCHI_EFUSE_REG_WIDTH  32
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vega/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vega/pulp.h
new file mode 100644
index 0000000..8b1e0ff
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vega/pulp.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VEGA_PULP_H__
+#define __ARCHI_CHIPS_VEGA_PULP_H__
+
+#include "archi/chips/vega/properties.h"
+
+#include "archi/riscv/priv_1_10.h"
+#include "archi/riscv/pcer_v2.h"
+
+#include "archi/chips/vega/memory_map.h"
+#include "archi/chips/vega/pmu.h"
+#include "archi/maestro/maestro_v3.h"
+#include "archi/chips/vega/apb_soc.h"
+#include "archi/chips/vega/apb_soc_ctrl.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v3.h"
+#include "archi/dma/mchan_v7.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/csi2/udma_csi2_v1.h"
+#include "archi/udma/hyper/udma_hyper_v2.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/mram/udma_mram_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/memory_map.h
new file mode 100644
index 0000000..ced062f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/memory_map.h
@@ -0,0 +1,94 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC2_MEMORY_MAP_H__
+
+
+
+/*
+ * L2
+ */
+
+#define ARCHI_L2_ADDR                 0x1c000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00003000
+#define ARCHI_ANALOG_OFFSET           0x00008000
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_ANALOG_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x10000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#define ARCHI_CLUSTER_CTRL_ADDR        ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR         ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_TIMER_ADDR               ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                  ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+
+
+
+#define ARCHI_DEMUX_OFFSET            0x00004000
+
+#define ARCHI_DEMUX_ADDR              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_DEMUX_OFFSET )
+
+#define ARCHI_MCHAN_DEMUX_OFFSET      0x00000400
+
+#define ARCHI_MCHAN_ADDR              ( ARCHI_DEMUX_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/properties.h
new file mode 100644
index 0000000..b45be2b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/properties.h
@@ -0,0 +1,135 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC2_PROPERTIES_H__
+
+
+/*
+ * FEATURES
+ */ 
+
+
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define MCHAN_VERSION       5
+#define EU_VERSION          1
+#define PERIPH_VERSION      1
+#define ICACHE_CTRL_VERSION 1
+#define TIMER_VERSION       1
+#define APB_SOC_VERSION     1
+#define STDOUT_VERSION      2
+#define OR1K_VERSION        5
+#define UDMA_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 4
+
+
+
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+
+#define ARCHI_EVT_DMA    8
+
+#define ARCHI_EVT_UDMA0    9
+#define ARCHI_EVT_UDMA1    10
+#define ARCHI_EVT_UDMA2    11
+#define ARCHI_EVT_UDMA3    12
+#define ARCHI_EVT_UDMA4    13
+#define ARCHI_EVT_UDMA5    14
+#define ARCHI_EVT_UDMA6    15
+#define ARCHI_EVT_UDMA7    16
+#define ARCHI_EVT_UDMA8    17
+#define ARCHI_EVT_UDMA9    18
+#define ARCHI_EVT_UDMA10   19
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM     1
+#define ARCHI_UDMA_HAS_UART     1
+#define ARCHI_UDMA_HAS_I2C      1
+#define ARCHI_UDMA_HAS_ADC      1
+
+#define ARCHI_UDMA_NB_SPIM   2
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_ADC    2
+
+#define ARCHI_NB_PERIPH                   7
+
+#define ARCHI_UDMA_UART_ID(id)            (1)
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (6*id))
+#define ARCHI_UDMA_I2C_ID(id)             (3)
+#define ARCHI_UDMA_ADC_ID(id)             (2 + (id))
+
+#define ARCHI_UDMA_EVT_SPIM_TX                 0
+#define ARCHI_UDMA_EVT_SPIM_RX                 1
+#define ARCHI_UDMA_EVT_SPIM_EOT                2
+#define ARCHI_UDMA_EVT_SPIM1_TX                3
+#define ARCHI_UDMA_EVT_SPIM1_RX                4
+#define ARCHI_UDMA_EVT_SPIM1_EOT               5
+#define ARCHI_UDMA_EVT_UART_TX                 6
+#define ARCHI_UDMA_EVT_UART_RX                 7
+#define ARCHI_UDMA_EVT_I2C_TX                  8
+#define ARCHI_UDMA_EVT_I2C_RX                  9
+#define ARCHI_UDMA_EVT_ADC_CH0                 10
+#define ARCHI_UDMA_EVT_ADC_CH1                 11
+#define ARCHI_UDMA_EVT_ADC_CH2                 12
+#define ARCHI_UDMA_EVT_ADC_CH3                 13
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/pulp.h
new file mode 100644
index 0000000..dfbaa16
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2/pulp.h
@@ -0,0 +1,26 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC2_PULP_H__
+
+#include "archi/chips/vivosoc2/memory_map.h"
+#include "archi/chips/vivosoc2/properties.h"
+#include "archi/stdout/stdout_v2.h"
+#include "archi/dma/mchan_v5.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/memory_map.h
new file mode 100644
index 0000000..4ea06a9
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/memory_map.h
@@ -0,0 +1,94 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_1_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC2_1_MEMORY_MAP_H__
+
+
+
+/*
+ * L2
+ */
+
+#define ARCHI_L2_ADDR                 0x1c000000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00003000
+#define ARCHI_ANALOG_OFFSET           0x00008000
+#define ARCHI_STDOUT_OFFSET           0x00010000
+
+
+
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_ANALOG_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x10000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+
+#define ARCHI_CLUSTER_CTRL_ADDR        ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR         ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_TIMER_ADDR               ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TIMER_OFFSET )
+#define ARCHI_EU_ADDR                  ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+
+
+
+#define ARCHI_DEMUX_OFFSET            0x00004000
+
+#define ARCHI_DEMUX_ADDR              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_DEMUX_OFFSET )
+
+#define ARCHI_MCHAN_DEMUX_OFFSET      0x00000400
+
+#define ARCHI_MCHAN_ADDR              ( ARCHI_DEMUX_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/properties.h
new file mode 100644
index 0000000..a14f3ce
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/properties.h
@@ -0,0 +1,134 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_1_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC2_1_PROPERTIES_H__
+
+
+/*
+ * FEATURES
+ */ 
+
+
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define MCHAN_VERSION       5
+#define EU_VERSION          1
+#define PERIPH_VERSION      1
+#define ICACHE_CTRL_VERSION 1
+#define TIMER_VERSION       1
+#define APB_SOC_VERSION     1
+#define STDOUT_VERSION      2
+#define OR1K_VERSION        5
+#define UDMA_VERSION        1
+#define PADS_VERSION        2
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 4
+
+
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+
+#define ARCHI_EVT_DMA    8
+
+#define ARCHI_EVT_UDMA0    9
+#define ARCHI_EVT_UDMA1    10
+#define ARCHI_EVT_UDMA2    11
+#define ARCHI_EVT_UDMA3    12
+#define ARCHI_EVT_UDMA4    13
+#define ARCHI_EVT_UDMA5    14
+#define ARCHI_EVT_UDMA6    15
+#define ARCHI_EVT_UDMA7    16
+#define ARCHI_EVT_UDMA8    17
+#define ARCHI_EVT_UDMA9    18
+#define ARCHI_EVT_UDMA10   19
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM     1
+#define ARCHI_UDMA_HAS_UART     1
+#define ARCHI_UDMA_HAS_I2C      1
+#define ARCHI_UDMA_HAS_ADC      1
+
+#define ARCHI_UDMA_NB_SPIM   2
+#define ARCHI_UDMA_NB_UART   1
+#define ARCHI_UDMA_NB_I2C    1
+#define ARCHI_UDMA_NB_ADC    2
+
+#define ARCHI_NB_PERIPH                   7
+
+#define ARCHI_UDMA_UART_ID(id)            (1)
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (6*id))
+#define ARCHI_UDMA_I2C_ID(id)             (3)
+#define ARCHI_UDMA_ADC_ID(id)             (2 + (id))
+
+#define ARCHI_UDMA_EVT_SPIM_TX                 0
+#define ARCHI_UDMA_EVT_SPIM_RX                 1
+#define ARCHI_UDMA_EVT_SPIM_EOT                2
+#define ARCHI_UDMA_EVT_SPIM1_TX                3
+#define ARCHI_UDMA_EVT_SPIM1_RX                4
+#define ARCHI_UDMA_EVT_SPIM1_EOT               5
+#define ARCHI_UDMA_EVT_UART_TX                 6
+#define ARCHI_UDMA_EVT_UART_RX                 7
+#define ARCHI_UDMA_EVT_I2C_TX                  8
+#define ARCHI_UDMA_EVT_I2C_RX                  9
+#define ARCHI_UDMA_EVT_ADC_CH0                 10
+#define ARCHI_UDMA_EVT_ADC_CH1                 11
+#define ARCHI_UDMA_EVT_ADC_CH2                 12
+#define ARCHI_UDMA_EVT_ADC_CH3                 13
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/pulp.h
new file mode 100644
index 0000000..a19c1bf
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc2_1/pulp.h
@@ -0,0 +1,26 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC2_1_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC2_1_PULP_H__
+
+#include "archi/chips/vivosoc2_1/memory_map.h"
+#include "archi/chips/vivosoc2_1/properties.h"
+#include "archi/stdout/stdout_v2.h"
+#include "archi/dma/mchan_v5.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/apb_soc.h
new file mode 100644
index 0000000..782e24d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VIVOSOC3_APB_SOC_H__
+#define __ARCHI_VIVOSOC3_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x10
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x100
+#define	APB_SOC_PADCFG0_OFFSET	  0x180
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0x80 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/fll.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/fll.h
new file mode 100644
index 0000000..eae92ee
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/fll.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_FLL_H__
+#define __ARCHI_CHIPS_VIVOSOC3_FLL_H__
+
+// register address offsets
+#define FLL_CONTROL_OFFSET                  0x044 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)  
+#define FLL_RESET_OFFSET                    0x048
+#define FLL_GPIO_OUTPUT                     0x104
+
+#define FLL_OFFSET                          0x040 // base addr 0x1A100000 (ARCHI_SOC_PERIPHERALS_ADDR)
+
+#define FLL_SET_SEL_OFFSET                  0x000 // base addr 0x1A100000 + fll * FLL_OFFSET
+#define FLL_REF_CLK_OFFSET                  0x004
+#define FLL_FSM_OBS_OFFSET                  0x008
+#define FLL_SHARED_CONFIG_OFFSET            0x00C
+#define FLL_SET_OFFSET                      0x00C
+#define FLL_FREQ_REGULATION_OFFSET          0x010 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CLK_GOOD_OFFSET            0x014 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CONFIG_OFFSET              0x018 // + set * FLL_SET_OFFSET
+#define FLL_OBSERVATION_OFFSET              0x100 
+
+#define FLL_ANALOG_CLKIPC_OFFSET            0x4638 // base addr ARCHI_ANALOG_ADDR
+
+// register bitfields
+#define FLL_SET_RSS_BIT                     0
+#define FLL_SET_RSS_WIDTH                   2
+#define FLL_SET_RSS_MASK                    (0x0003)
+
+
+#define FLL_FREQ_REGULATION_LOW_BIT         0
+#define FLL_FREQ_REGULATION_LOW_WIDTH       14
+#define FLL_FREQ_REGULATION_LOW_MASK        (0x00003FFF)
+
+#define FLL_FREQ_REGULATION_HIGH_BIT        16
+#define FLL_FREQ_REGULATION_HIGH_WIDTH      14
+#define FLL_FREQ_REGULATION_HIGH_MASK       (0x3FFF0000)
+
+
+#define FLL_FREQ_CLK_GOOD_LOW_BIT           0
+#define FLL_FREQ_CLK_GOOD_LOW_WIDTH         14
+#define FLL_FREQ_CLK_GOOD_LOW_MASK          (0x00003FFF)
+
+#define FLL_FREQ_CLK_GOOD_HIGH_BIT          16
+#define FLL_FREQ_CLK_GOOD_HIGH_WIDTH        14
+#define FLL_FREQ_CLK_GOOD_HIGH_MASK         (0x3FFF0000)
+
+
+#define FLL_FREQ_CONFIG_LEVEL_BIT           0
+#define FLL_FREQ_CONFIG_LEVEL_WIDTH         4
+#define FLL_FREQ_CONFIG_LEVEL_MASK          (0x0000000F)
+
+#define FLL_FREQ_CONFIG_DCO_LSB_BIT         4
+#define FLL_FREQ_CONFIG_DCO_LSB_WIDTH       3
+#define FLL_FREQ_CONFIG_DCO_LSB_MASK        (0x00000070)
+
+#define FLL_FREQ_CONFIG_DCO_MSB_BIT         8
+#define FLL_FREQ_CONFIG_DCO_MSB_WIDTH       6
+#define FLL_FREQ_CONFIG_DCO_MSB_MASK        (0x00003F00)
+
+#define FLL_FREQ_CONFIG_OL_BIT              16
+#define FLL_FREQ_CONFIG_OL_WIDTH            1
+#define FLL_FREQ_CONFIG_OL_MASK             (0x00010000)
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rss:1;       /* Register set selection, 0b00 or 0b01 */
+    unsigned int reserved_0:31;
+  };
+  unsigned int raw;
+} fll_reg_rss_t;
+
+typedef union {
+  struct {
+    unsigned int nref_reg_low:14;      /* Regulation, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_reg_high:14;      /* Regulation, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr0_t;
+
+typedef union {
+  struct {
+    unsigned int nref_cg_low:14;      /* Clock good, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_cg_high:14;     /* Clock good, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr1_t;
+
+typedef union {
+  struct {
+    unsigned int level:4;             /* Start level of binary search, reset value: 0x0 */
+    unsigned int dco_lsb:3;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_0:1;
+    unsigned int dco_msb:6;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_1:2;      
+    unsigned int open_loop:1;         /* Open-loop operation */
+    unsigned int reserved_2:15; 
+  };
+  unsigned int raw;
+} fll_reg_fcr2_t;
+
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/freq.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/freq.h
new file mode 100644
index 0000000..66506a6
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/freq.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_FREQ_H__
+#define __ARCHI_CHIPS_VIVOSOC3_FREQ_H__
+
+// register address offsets
+#define FREQ_CLK_TREE_CONF_GLOBAL_OFFSET     0x040 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)
+#define FREQ_CLK_TREE_CONF_CL_OFFSET         0x050
+#define FREQ_CLK_TREE_CONF_SOC_OFFSET        0x054
+#define FREQ_CLK_TREE_CONF_PER_OFFSET        0x058
+#define FREQ_CLK_TREE_CONF_PM_OFFSET         0x05C
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/memory_map.h
new file mode 100644
index 0000000..e4258d5
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/memory_map.h
@@ -0,0 +1,127 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00004000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c004000
+#define ARCHI_L2_PRIV1_SIZE  0x00004000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c008000
+#define ARCHI_L2_SHARED_SIZE  0x00010000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009000
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+#define ARCHI_ANALOG_OFFSET           0x00010000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_ANALOG_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET )
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/properties.h
new file mode 100644
index 0000000..1f6754b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/properties.h
@@ -0,0 +1,212 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC3_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  32768
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+#define PADS_VERSION        2
+#define FLL_VERSION			1
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+#define ARCHI_FLL_REF_CLOCK_SLOW 	(ARCHI_REF_CLOCK) 	// 32768Hz
+#define ARCHI_FLL_REF_CLOCK_FAST 	(ARCHI_REF_CLOCK*500) // 16384000Hz
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_ADC   1
+
+#define ARCHI_UDMA_NB_SPIM  2
+#define ARCHI_UDMA_NB_UART  2
+#define ARCHI_UDMA_NB_I2C   1
+#define ARCHI_UDMA_NB_ADC   3
+
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (id))
+#define ARCHI_UDMA_UART_ID(id)            (2 + (id))
+#define ARCHI_UDMA_I2C_ID(id)             (5 + (id))
+#define ARCHI_UDMA_ADC_ID(id)             (6 + (id))
+
+#define ARCHI_NB_PERIPH                   9
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      17
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 0
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 20
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 4
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_EOT    20
+#define ARCHI_SOC_EVENT_SPIM1_EOT    21
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   22
+#define ARCHI_SOC_EVENT_HYPER_EOT    23
+
+#define ARCHI_SOC_EVENT_GPIO         32
+
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/pulp.h
new file mode 100644
index 0000000..8dfea1e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3/pulp.h
@@ -0,0 +1,41 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_PULP_H__
+
+#include "archi/chips/vivosoc3/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/vivosoc3/memory_map.h"
+#include "archi/chips/vivosoc3/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/spim/udma_spim_v2.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v2.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+
+#include "archi/chips/vivosoc3/fll.h"
+#include "archi/chips/vivosoc3/freq.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/apb_soc.h
new file mode 100644
index 0000000..925944d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/apb_soc.h
@@ -0,0 +1,124 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VIVOSOC3_APB_SOC_H__
+#define __ARCHI_VIVOSOC3_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+
+#define APB_SOC_INFO_OFFSET             0x00 // contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET         0x04 // contains chip name in ASCII
+#define APB_SOC_SPECPADS_OFFSET         0x08 // allows to sample and read pads of special and jtag group
+#define APB_SOC_NOTUSED1_OFFSET         0x0C // not used at the moment
+
+#define APB_SOC_BOOTADDR_OFFSET         0x10 // contains boot address of fabric controller
+#define APB_SOC_FC_FE_OFFSET            0x14 // manual fetch enable for fc
+#define APB_SOC_ANA_EVT_OFFSET          0x18 // enables sampling of analog event lines
+#define APB_SOC_ANA_RSTN_OFFSET         0x1C // controls reset lines to analog IPs
+
+#define APB_SOC_CLKDIV0_OFFSET          0x20 // cluster clock divider
+#define APB_SOC_CLKDIV1_OFFSET          0x24 // soc clock divider
+#define APB_SOC_CLKDIV2_OFFSET          0x28 // periph clock divider
+#define APB_SOC_CLKDIV3_OFFSET          0x2C // pm clock divider
+
+#define APB_SOC_CLK_ANA_TS_OFFSET       0x3C // controls clock enable and source for ana timesync
+
+#define APB_SOC_CLKMUX_GLOBAL_OFFSET    0x40 // controls all clk muxes, divided into 4 groups for cluster, soc, per, pm
+#define APB_SOC_FLL_CTRL_OFFSET         0x44 // controls enable and event generation for all FLLs, automatic duty cycling for SoC FLL
+#define APB_SOC_FLL_RSTN_OFFSET         0x48 // allows manual reset of each FLL, 0 resets FLLs, automatically set back to 1 in next cycle
+
+#define APB_SOC_CLKMUX_CLUSTER_OFFSET   0x50 // controls cluster clock muxes only
+#define APB_SOC_CLKMUX_SOC_OFFSET       0x54 // controls soc clock muxes only
+#define APB_SOC_CLKMUX_PER_OFFSET       0x58 // controls periph clock muxes only
+#define APB_SOC_CLKMUX_PM_OFFSET        0x5C // controls pm clock muxes only
+ 
+#define APB_SOC_PWRCMD_OFFSET           0x60 // change power modes
+#define APB_SOC_PWRCFG_OFFSET           0x64 // configures power modes
+#define APB_SOC_PWRREG_OFFSET           0x68 // 32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_L2_PWRCTRL_OFFSET       0x6C // controls power enable to shared L2 slices
+
+#define APB_SOC_WD_FLLSOC_OFFSET        0x70 // controls the watchdog for the clk_good of the soc FLL
+#define APB_SOC_ANA_TS_CNT_OFFSET       0x74 // enables the counter for the analog timesync
+#define APB_SOC_ANA_TS_PM_OFFSET        0x78 // sets the value for which a pm event is generated when matching the ana ts counter
+
+
+#define APB_SOC_CORESTATUS_OFFSET       0x80 // 32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_WD_MAIN_CTRL_OFFSET     0x84 // control register for the system watchdog
+#define APB_SOC_WD_MAIN_DEARM_OFFSET    0x88 // writing this register resets the main watchdog counter
+
+// aliases
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   APB_SOC_CLKDIV0_OFFSET
+#define APB_SOC_CLKDIV_SOC_OFFSET       APB_SOC_CLKDIV1_OFFSET
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    APB_SOC_CLKDIV2_OFFSET
+#define APB_SOC_CLKDIV_PM_OFFSET        APB_SOC_CLKDIV3_OFFSET
+
+#define APB_SOC_INFO_CORES_OFFSET       (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET    (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT          31
+#define APB_SOC_NB_CORE_BIT             16
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_PADFUN0_OFFSET      0x100
+#define APB_SOC_PADCFG0_OFFSET      0x180
+
+#define APB_SOC_PADFUN_OFFSET(g)    (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)      ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun)  ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE         2
+#define ARCHI_APB_SOC_PADFUN_NB     2
+#define APB_SOC_PADFUN_BIT(pad)     (((pad) & 0xF) << 1)
+
+// PADs configuration is made of 8bits out of which only the first 3 are used
+// bit0    enable pull UP
+// bit1    enable pull DOWN
+// bit2    enable ST
+// bit3..7 not used
+
+#define APB_SOC_PADCFG_OFFSET(g)    (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)      ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun)  ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE         8
+#define APB_SOC_PADCFG_BIT(pad)     (((pad) & 0x3) << 3)
+
+// aliases
+#define APB_SOC_PADS_CONFIG         APB_SOC_PADCFG0_OFFSET
+
+// HAL compatibility definitions, functions not supported
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+#define APB_SOC_JTAG_REG_EXT_BIT        8
+#define APB_SOC_JTAG_REG_EXT_WIDTH      4
+
+#define APB_SOC_JTAG_REG_LOC_BIT        0
+#define APB_SOC_JTAG_REG_LOC_WIDTH      4
+
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET  0x0C
+#define APB_SOC_BUSY_OFFSET             0x6C
+#define APB_SOC_JTAG_REG                0x74
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/fll.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/fll.h
new file mode 100644
index 0000000..c1ce3ea
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/fll.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_1_FLL_H__
+#define __ARCHI_CHIPS_VIVOSOC3_1_FLL_H__
+
+// register address offsets
+#define FLL_CONTROL_OFFSET                  0x044 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)  
+#define FLL_RESET_OFFSET                    0x048
+#define FLL_GPIO_OUTPUT                     0x104
+
+#define FLL_OFFSET                          0x040 // base addr 0x1A100000 (ARCHI_SOC_PERIPHERALS_ADDR)
+
+#define FLL_SET_SEL_OFFSET                  0x000 // base addr 0x1A100000 + fll * FLL_OFFSET
+#define FLL_REF_CLK_OFFSET                  0x004
+#define FLL_FSM_OBS_OFFSET                  0x008
+#define FLL_SHARED_CONFIG_OFFSET            0x00C
+#define FLL_SET_OFFSET                      0x00C
+#define FLL_FREQ_REGULATION_OFFSET          0x010 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CLK_GOOD_OFFSET            0x014 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CONFIG_OFFSET              0x018 // + set * FLL_SET_OFFSET
+#define FLL_OBSERVATION_OFFSET              0x100 
+
+#define FLL_ANALOG_CLKIPC_OFFSET            0x4638 // base addr ARCHI_ANALOG_ADDR
+
+// register bitfields
+#define FLL_SET_RSS_BIT                     0
+#define FLL_SET_RSS_WIDTH                   2
+#define FLL_SET_RSS_MASK                    (0x0003)
+
+
+#define FLL_FREQ_REGULATION_LOW_BIT         0
+#define FLL_FREQ_REGULATION_LOW_WIDTH       14
+#define FLL_FREQ_REGULATION_LOW_MASK        (0x00003FFF)
+
+#define FLL_FREQ_REGULATION_HIGH_BIT        16
+#define FLL_FREQ_REGULATION_HIGH_WIDTH      14
+#define FLL_FREQ_REGULATION_HIGH_MASK       (0x3FFF0000)
+
+
+#define FLL_FREQ_CLK_GOOD_LOW_BIT           0
+#define FLL_FREQ_CLK_GOOD_LOW_WIDTH         14
+#define FLL_FREQ_CLK_GOOD_LOW_MASK          (0x00003FFF)
+
+#define FLL_FREQ_CLK_GOOD_HIGH_BIT          16
+#define FLL_FREQ_CLK_GOOD_HIGH_WIDTH        14
+#define FLL_FREQ_CLK_GOOD_HIGH_MASK         (0x3FFF0000)
+
+
+#define FLL_FREQ_CONFIG_LEVEL_BIT           0
+#define FLL_FREQ_CONFIG_LEVEL_WIDTH         4
+#define FLL_FREQ_CONFIG_LEVEL_MASK          (0x0000000F)
+
+#define FLL_FREQ_CONFIG_DCO_LSB_BIT         4
+#define FLL_FREQ_CONFIG_DCO_LSB_WIDTH       3
+#define FLL_FREQ_CONFIG_DCO_LSB_MASK        (0x00000070)
+
+#define FLL_FREQ_CONFIG_DCO_MSB_BIT         8
+#define FLL_FREQ_CONFIG_DCO_MSB_WIDTH       6
+#define FLL_FREQ_CONFIG_DCO_MSB_MASK        (0x00003F00)
+
+#define FLL_FREQ_CONFIG_OL_BIT              16
+#define FLL_FREQ_CONFIG_OL_WIDTH            1
+#define FLL_FREQ_CONFIG_OL_MASK             (0x00010000)
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rss:1;       /* Register set selection, 0b00 or 0b01 */
+    unsigned int reserved_0:31;
+  };
+  unsigned int raw;
+} fll_reg_rss_t;
+
+typedef union {
+  struct {
+    unsigned int nref_reg_low:14;      /* Regulation, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_reg_high:14;      /* Regulation, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr0_t;
+
+typedef union {
+  struct {
+    unsigned int nref_cg_low:14;      /* Clock good, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_cg_high:14;     /* Clock good, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr1_t;
+
+typedef union {
+  struct {
+    unsigned int level:4;             /* Start level of binary search, reset value: 0x0 */
+    unsigned int dco_lsb:3;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_0:1;
+    unsigned int dco_msb:6;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_1:2;      
+    unsigned int open_loop:1;         /* Open-loop operation */
+    unsigned int reserved_2:15; 
+  };
+  unsigned int raw;
+} fll_reg_fcr2_t;
+
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/freq.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/freq.h
new file mode 100644
index 0000000..75280e2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/freq.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_1_FREQ_H__
+#define __ARCHI_CHIPS_VIVOSOC3_1_FREQ_H__
+
+// register address offsets
+#define FREQ_CLK_TREE_CONF_GLOBAL_OFFSET     0x040 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)
+#define FREQ_CLK_TREE_CONF_CL_OFFSET         0x050
+#define FREQ_CLK_TREE_CONF_SOC_OFFSET        0x054
+#define FREQ_CLK_TREE_CONF_PER_OFFSET        0x058
+#define FREQ_CLK_TREE_CONF_PM_OFFSET         0x05C
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/memory_map.h
new file mode 100644
index 0000000..74ef7f1
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/memory_map.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_1_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_1_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR         0x1c000000
+#define ARCHI_L2_PRIV0_SIZE         0x00004000
+
+#define ARCHI_L2_PRIV1_ADDR         0x1c004000
+#define ARCHI_L2_PRIV1_SIZE         0x00004000
+
+#define ARCHI_L2_SHARED_ADDR        0x1c008000
+#define ARCHI_L2_SHARED_SIZE        0x00010000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR  0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE         0x00000800
+
+#define ARCHI_FLL_IF_OFFSET         0x00000000
+#define ARCHI_GPIO_OFFSET           0x00001000
+#define ARCHI_UDMA_OFFSET           0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET   0x00004000
+#define ARCHI_APB_ADV_TIMER_OFFSET  0x00005000
+#define ARCHI_SOC_EU_OFFSET         0x00006000
+#define ARCHI_FC_DEBUG_OFFSET       0x00008000
+#define ARCHI_FC_ITC_OFFSET         0x00009000
+#define ARCHI_FC_TIMER_OFFSET       0x0000B000
+#define ARCHI_STDOUT_OFFSET         0x0000F000
+#define ARCHI_ANALOG_OFFSET         0x00010000
+
+#define ARCHI_FLL_IF_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_IF_OFFSET       )
+#define ARCHI_GPIO_ADDR             (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET         )
+#define ARCHI_UDMA_ADDR             (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET         )
+#define ARCHI_APB_SOC_CTRL_ADDR     (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_APB_ADV_TIMER_ADDR    (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_ADV_TIMER_OFFSET)
+#define ARCHI_SOC_EU_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET       )
+#define ARCHI_FC_DEBUG_ADDR         (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_DEBUG_OFFSET     )
+#define ARCHI_FC_ITC_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET       )
+#define ARCHI_FC_TIMER_ADDR         (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET     )
+#define ARCHI_STDOUT_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET       )
+#define ARCHI_ANALOG_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET       )
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                       0x00000000
+#define ARCHI_FC_GLOBAL_ADDR                0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR                  0x00000000
+#define ARCHI_CLUSTER_SIZE                  0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)      (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET    0x00200000
+
+#define ARCHI_TIMER_SIZE                    0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET           0x00000000
+#define ARCHI_TIMER_OFFSET                  0x00000400
+#define ARCHI_EU_OFFSET                     0x00000800
+#define ARCHI_HWCE_OFFSET                   0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET            0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET              0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             (ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET               )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) (ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET   )
+
+#define ARCHI_CLUSTER_CTRL_ADDR             (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET  )
+#define ARCHI_ICACHE_CTRL_ADDR              (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET   )
+#define ARCHI_EU_ADDR                       (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET            )
+#define ARCHI_HWCE_ADDR                     (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET          )
+#define ARCHI_MCHAN_EXT_ADDR                (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET     )
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET      0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET               0x00000
+#define ARCHI_MCHAN_DEMUX_OFFSET            0x00400
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR        (ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET    )
+
+#define ARCHI_EU_DEMUX_ADDR                 (ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET   )
+#define ARCHI_MCHAN_DEMUX_ADDR              (ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET)
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/properties.h
new file mode 100755
index 0000000..e797fce
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/properties.h
@@ -0,0 +1,293 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_1_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC3_1_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                1
+#define ARCHI_HAS_L1                1
+
+#define ARCHI_L1_SIZE               32768
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS          1
+#define ARCHI_HAS_L2_ALIAS          1
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION                3
+#define PERIPH_VERSION              2
+#define TIMER_VERSION               2
+#define SOC_EU_VERSION              3
+#define APB_SOC_VERSION             2
+#define STDOUT_VERSION              2
+#define GPIO_VERSION                2
+#define EU_VERSION                  3
+#define ITC_VERSION                 1
+#define RISCV_VERSION               4
+#define MCHAN_VERSION               6
+#define PADS_VERSION                2
+#define FLL_VERSION                 1
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER           1
+#define ARCHI_L1_TAS_BIT            20
+#define ARCHI_CLUSTER_NB_PE         8
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX        1
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID                31
+#define ARCHI_HAS_FC_ITC            1
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2        15
+#define ARCHI_REF_CLOCK             (1<<ARCHI_REF_CLOCK_LOG2)
+
+#define ARCHI_FLL_REF_CLOCK_SLOW    (ARCHI_REF_CLOCK)       // 32768Hz
+#define ARCHI_FLL_REF_CLOCK_FAST    (ARCHI_REF_CLOCK*500)   // 16384000Hz
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM         1
+#define ARCHI_UDMA_HAS_UART         1
+#define ARCHI_UDMA_HAS_I2C          1
+#define ARCHI_UDMA_HAS_FILTER       1
+#define ARCHI_UDMA_HAS_ADC          1
+#define ARCHI_UDMA_HAS_TIMESYNC     1
+
+#define ARCHI_UDMA_NB_SPIM          2
+#define ARCHI_UDMA_NB_UART          2
+#define ARCHI_UDMA_NB_I2C           1
+#define ARCHO_UDMA_NB_FILTER        1
+#define ARCHI_UDMA_NB_ADC           3
+#define ARCHI_UDMA_NB_TIMESYNC      3
+
+#define ARCHI_UDMA_SPIM_ID(id)      (0  + (id))
+#define ARCHI_UDMA_UART_ID(id)      (2  + (id))
+#define ARCHI_UDMA_I2C_ID(id)       (4  + (id))
+#define ARCHI_UDMA_FILTER_ID(id)    (5  + (id))
+#define ARCHI_UDMA_ADC_ID(id)       ((id == 2) ? 11 : ((id == 1) ? 7 : 6))
+#define ARCHI_UDMA_TIMESYNC_ID(id)  (15 + (id))
+
+#define ARCHI_UDMA_ADC_BIOZ_ID      6
+#define ARCHI_UDMA_ADC_TMAO_ID      7
+#define ARCHI_UDMA_ADC_EXG_ID       11
+
+#define ARCHI_UDMA_TIMESYNC_TMAO_ID 15
+#define ARCHI_UDMA_TIMESYNC_EXG_ID  16
+#define ARCHI_UDMA_TIMESYNC_MIUR_ID 17
+
+#define ARCHI_NB_PERIPH             18
+
+
+/*
+ * FLLS
+ */
+
+#define ARCHI_NB_FLL                    3
+#define ARCHI_FLL_CLUSTER_ID            0
+#define ARCHI_FLL_SOC_ID                1
+#define ARCHI_FLL_PERIPH_ID             2
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB   86
+#define ARCHI_SOC_EVENT_SW_NB           8
+#define ARCHI_SOC_EVENT_NB_TOTAL        (ARCHI_SOC_EVENT_PERIPH_EVT_NB+ARCHI_SOC_EVENT_SW_NB+1)
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2    2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT         (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT              0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT                 (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT            6 // TODO check this
+
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)         ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_RX        0
+#define ARCHI_SOC_EVENT_SPIM0_TX        1
+#define ARCHI_SOC_EVENT_SPIM0_CMD       2
+#define ARCHI_SOC_EVENT_SPIM0_EOT       3
+
+#define ARCHI_SOC_EVENT_SPIM1_RX        4
+#define ARCHI_SOC_EVENT_SPIM1_TX        5
+#define ARCHI_SOC_EVENT_SPIM1_CMD       6
+#define ARCHI_SOC_EVENT_SPIM1_EOT       7
+
+#define ARCHI_SOC_EVENT_UART0_RX        8
+#define ARCHI_SOC_EVENT_UART0_TX        9
+#define ARCHI_SOC_EVENT_UART0_EOT       10 // not implemented
+#define ARCHI_SOC_EVENT_UART0_RX_DATA   11 // not implemented
+
+#define ARCHI_SOC_EVENT_UART1_RX        12
+#define ARCHI_SOC_EVENT_UART1_TX        13
+#define ARCHI_SOC_EVENT_UART1_EOT       14 // not implemented
+#define ARCHI_SOC_EVENT_UART1_RX_DATA   15 // not implemented
+
+#define ARCHI_SOC_EVENT_I2C0_RX         16
+#define ARCHI_SOC_EVENT_I2C0_TX         17
+#define ARCHI_SOC_EVENT_I2C0_ERR        18
+
+#define ARCHI_SOC_EVENT_FILTER0_EOT     20
+#define ARCHI_SOC_EVENT_FILTER0_ACT     21
+
+#define ARCHI_SOC_EVENT_ADC_BIOZ_FIRST  24
+#define ARCHI_SOC_EVENT_ADC_TMAO_FIRST  28
+#define ARCHI_SOC_EVENT_ADC_EXG_FIRST   44
+
+#define ARCHI_SOC_EVENT_ADC_BIOZ(ch)    (ARCHI_SOC_EVENT_ADC_BIOZ_FIRST)
+#define ARCHI_SOC_EVENT_ADC_TMAO(ch)    (ARCHI_SOC_EVENT_ADC_TMAO_FIRST + (ch))
+#define ARCHI_SOC_EVENT_ADC_EXG(ch)     (ARCHI_SOC_EVENT_ADC_EXG_FIRST  + (ch))
+
+#define ARCHI_ADC_BIOZ_NUM_CH           1
+#define ARCHI_ADC_TMAO_NUM_CH           16
+#define ARCHI_ADC_EXG_NUM_CH            9
+#define ARCHI_ADC_NUM_CH(id)            ((id == 2) ? ARCHI_ADC_EXG_NUM_CH : ((id == 1) ? ARCHI_ADC_TMAO_NUM_CH : ARCHI_ADC_BIOZ_NUM_CH))
+
+#define ARCHI_SOC_EVENT_TIMESYNC_TMAO   60
+#define ARCHI_SOC_EVENT_TIMESYNC_EXG    61
+#define ARCHI_SOC_EVENT_TIMESYNC_MIUR   62
+
+#define ARCHI_SOC_EVENT_THRESHOLD_BIOZ  64
+#define ARCHI_SOC_EVENT_THRESHOLD_TMAO  65
+#define ARCHI_SOC_EVENT_THRESHOLD_EXG   66
+#define ARCHI_SOC_EVENT_THRESHOLD_ADC(id)   (ARCHI_SOC_EVENT_THRESHOLD_BIOZ + (id))
+
+#define ARCHI_SOC_EVENT_ADV_TIMER0      68
+#define ARCHI_SOC_EVENT_ADV_TIMER1      69
+#define ARCHI_SOC_EVENT_ADV_TIMER2      70
+#define ARCHI_SOC_EVENT_ADV_TIMER3      71
+#define ARCHI_SOC_EVENT_ADV_TIMER(id)   (ARCHI_SOC_EVENT_ADV_TIMER0 + (id))
+
+#define ARCHI_SOC_EVENT_GPIO            72
+#define ARCHI_SOC_EVENT_PMIC            73
+#define ARCHI_SOC_EVENT_VCC             74
+#define ARCHI_SOC_EVENT_CL_PM           75
+
+#define ARCHI_SOC_EVENT_TMAO_EOC        76
+#define ARCHI_SOC_EVENT_MIUR_CURR_VLD   77
+#define ARCHI_SOC_EVENT_MIUR_EOCA       78
+#define ARCHI_SOC_EVENT_MIUR_EOCB       79
+
+#define ARCHI_SOC_EVENT_FLL_CLUSTER     80
+#define ARCHI_SOC_EVENT_FLL_SOC         81
+#define ARCHI_SOC_EVENT_FLL_PERIPH      82
+#define ARCHI_SOC_EVENT_FLL_FIRST       ARCHI_SOC_EVENT_FLL_CLUSTER
+#define ARCHI_SOC_EVENT_FLL(fll_id)     (ARCHI_SOC_EVENT_FLL_FIRST + (fll_id))
+
+#define ARCHI_SOC_EVENT_REFCLK_RISEFALL 83
+
+#define ARCHI_SOC_EVENT_SW_EVENT0       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 0)
+#define ARCHI_SOC_EVENT_SW_EVENT1       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 1)
+#define ARCHI_SOC_EVENT_SW_EVENT2       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 2)
+#define ARCHI_SOC_EVENT_SW_EVENT3       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 3)
+#define ARCHI_SOC_EVENT_SW_EVENT4       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 4)
+#define ARCHI_SOC_EVENT_SW_EVENT5       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 5)
+#define ARCHI_SOC_EVENT_SW_EVENT6       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 6)
+#define ARCHI_SOC_EVENT_SW_EVENT7       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 7)
+#define ARCHI_SOC_EVENT_SW(evt_id)      (ARCHI_SOC_EVENT_SW_EVENT0 + (evt_id))
+#define ARCHI_SOC_EVENT_REFCLK          (ARCHI_SOC_EVENT_NB_TOTAL - 1)
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+// events 0-7 are sw events (notifiers)
+#define ARCHI_CL_EVT_DMA0           8
+#define ARCHI_CL_EVT_DMA1           9
+#define ARCHI_CL_EVT_TIMER0         10
+#define ARCHI_CL_EVT_TIMER1         11
+#define ARCHI_CL_EVT_ACC0           12
+#define ARCHI_CL_EVT_ACC1           13
+#define ARCHI_CL_EVT_ACC2           14
+#define ARCHI_CL_EVT_ACC3           15
+#define ARCHI_CL_EVT_BAR            16
+#define ARCHI_CL_EVT_MUTEX          17
+#define ARCHI_CL_EVT_DISPATCH       18
+
+#define ARCHI_CL_EVT_DMA_PE         22
+
+#define ARCHI_CL_EVT_SOC_FIFO       27
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW       0
+#define ARCHI_FC_EVT_NB_SW          8
+
+#define ARCHI_FC_EVT_TIMER0_LO      10
+#define ARCHI_FC_EVT_TIMER0_HI      11
+
+#define ARCHI_FC_EVT_CLK_REF_RISE   13
+#define ARCHI_FC_EVT_CLK_REF        14
+#define ARCHI_FC_EVT_GPIO           15
+
+#define ARCHI_FC_EVT_ADV_TIMER0     17
+#define ARCHI_FC_EVT_ADV_TIMER1     18
+#define ARCHI_FC_EVT_ADV_TIMER2     19
+#define ARCHI_FC_EVT_ADV_TIMER3     20
+#define ARCHI_FC_EVT_PMIC           21
+#define ARCHI_FC_EVT_VCC            22
+#define ARCHI_FC_EVT_CLUSTER_PM     23
+#define ARCHI_FC_EVT_CLUSTER_CG_OK  23
+
+#define ARCHI_FC_EVT_FIFO_PER_EVTS  26
+
+#define ARCHI_FC_EVT_QUEUE_ERROR    29
+#define ARCHI_FC_EVT_HIGH_PRIO0     30 // these two events don't make a lot of sense, are mapped to udma events 3 & 4
+#define ARCHI_FC_EVT_HIGH_PRIO1     31
+
+#define ARCHI_FC_EVT_SOC_EVT        ARCHI_FC_EVT_FIFO_PER_EVTS
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/pulp.h
new file mode 100644
index 0000000..e4e9dda
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_1/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_1_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_1_PULP_H__
+
+#include "archi/chips/vivosoc3_1/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/vivosoc3_1/memory_map.h"
+#include "archi/chips/vivosoc3_1/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#include "archi/chips/vivosoc3_1/fll.h"
+#include "archi/chips/vivosoc3_1/freq.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/apb_soc.h
new file mode 100644
index 0000000..8e63d13
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/apb_soc.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VIVOSOC3_5_APB_SOC_H__
+#define __ARCHI_VIVOSOC3_5_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x10
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x100
+#define	APB_SOC_PADCFG0_OFFSET	  0x180
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0x80 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/fll.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/fll.h
new file mode 100644
index 0000000..3f72e0b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/fll.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_5_FLL_H__
+#define __ARCHI_CHIPS_VIVOSOC3_5_FLL_H__
+
+// register address offsets
+#define FLL_CONTROL_OFFSET                  0x044 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)  
+#define FLL_RESET_OFFSET                    0x048
+#define FLL_GPIO_OUTPUT                     0x104
+
+#define FLL_OFFSET                          0x040 // base addr 0x1A100000 (ARCHI_SOC_PERIPHERALS_ADDR)
+
+#define FLL_SET_SEL_OFFSET                  0x000 // base addr 0x1A100000 + fll * FLL_OFFSET
+#define FLL_REF_CLK_OFFSET                  0x004
+#define FLL_FSM_OBS_OFFSET                  0x008
+#define FLL_SHARED_CONFIG_OFFSET            0x00C
+#define FLL_SET_OFFSET                      0x00C
+#define FLL_FREQ_REGULATION_OFFSET          0x010 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CLK_GOOD_OFFSET            0x014 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CONFIG_OFFSET              0x018 // + set * FLL_SET_OFFSET
+#define FLL_OBSERVATION_OFFSET              0x100 
+
+#define FLL_ANALOG_CLKIPC_OFFSET            0x4638 // base addr ARCHI_ANALOG_ADDR
+
+// register bitfields
+#define FLL_SET_RSS_BIT                     0
+#define FLL_SET_RSS_WIDTH                   2
+#define FLL_SET_RSS_MASK                    (0x0003)
+
+
+#define FLL_FREQ_REGULATION_LOW_BIT         0
+#define FLL_FREQ_REGULATION_LOW_WIDTH       14
+#define FLL_FREQ_REGULATION_LOW_MASK        (0x00003FFF)
+
+#define FLL_FREQ_REGULATION_HIGH_BIT        16
+#define FLL_FREQ_REGULATION_HIGH_WIDTH      14
+#define FLL_FREQ_REGULATION_HIGH_MASK       (0x3FFF0000)
+
+
+#define FLL_FREQ_CLK_GOOD_LOW_BIT           0
+#define FLL_FREQ_CLK_GOOD_LOW_WIDTH         14
+#define FLL_FREQ_CLK_GOOD_LOW_MASK          (0x00003FFF)
+
+#define FLL_FREQ_CLK_GOOD_HIGH_BIT          16
+#define FLL_FREQ_CLK_GOOD_HIGH_WIDTH        14
+#define FLL_FREQ_CLK_GOOD_HIGH_MASK         (0x3FFF0000)
+
+
+#define FLL_FREQ_CONFIG_LEVEL_BIT           0
+#define FLL_FREQ_CONFIG_LEVEL_WIDTH         4
+#define FLL_FREQ_CONFIG_LEVEL_MASK          (0x0000000F)
+
+#define FLL_FREQ_CONFIG_DCO_LSB_BIT         4
+#define FLL_FREQ_CONFIG_DCO_LSB_WIDTH       3
+#define FLL_FREQ_CONFIG_DCO_LSB_MASK        (0x00000070)
+
+#define FLL_FREQ_CONFIG_DCO_MSB_BIT         8
+#define FLL_FREQ_CONFIG_DCO_MSB_WIDTH       6
+#define FLL_FREQ_CONFIG_DCO_MSB_MASK        (0x00003F00)
+
+#define FLL_FREQ_CONFIG_OL_BIT              16
+#define FLL_FREQ_CONFIG_OL_WIDTH            1
+#define FLL_FREQ_CONFIG_OL_MASK             (0x00010000)
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rss:1;       /* Register set selection, 0b00 or 0b01 */
+    unsigned int reserved_0:31;
+  };
+  unsigned int raw;
+} fll_reg_rss_t;
+
+typedef union {
+  struct {
+    unsigned int nref_reg_low:14;      /* Regulation, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_reg_high:14;      /* Regulation, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr0_t;
+
+typedef union {
+  struct {
+    unsigned int nref_cg_low:14;      /* Clock good, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_cg_high:14;     /* Clock good, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr1_t;
+
+typedef union {
+  struct {
+    unsigned int level:4;             /* Start level of binary search, reset value: 0x0 */
+    unsigned int dco_lsb:3;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_0:1;
+    unsigned int dco_msb:6;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_1:2;      
+    unsigned int open_loop:1;         /* Open-loop operation */
+    unsigned int reserved_2:15; 
+  };
+  unsigned int raw;
+} fll_reg_fcr2_t;
+
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/freq.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/freq.h
new file mode 100644
index 0000000..06191ed
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/freq.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_5_FREQ_H__
+#define __ARCHI_CHIPS_VIVOSOC3_5_FREQ_H__
+
+// register address offsets
+#define FREQ_CLK_TREE_CONF_GLOBAL_OFFSET     0x040 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)
+#define FREQ_CLK_TREE_CONF_CL_OFFSET         0x050
+#define FREQ_CLK_TREE_CONF_SOC_OFFSET        0x054
+#define FREQ_CLK_TREE_CONF_PER_OFFSET        0x058
+#define FREQ_CLK_TREE_CONF_PM_OFFSET         0x05C
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/memory_map.h
new file mode 100644
index 0000000..12cdc4e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/memory_map.h
@@ -0,0 +1,127 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_5_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_5_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00004000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c004000
+#define ARCHI_L2_PRIV1_SIZE  0x00004000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c008000
+#define ARCHI_L2_SHARED_SIZE  0x00010000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_FC_ITC_OFFSET           0x00009000
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+#define ARCHI_ANALOG_OFFSET           0x00010000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+#define ARCHI_ANALOG_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET )
+
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/properties.h
new file mode 100644
index 0000000..7dc58ab
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/properties.h
@@ -0,0 +1,212 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_5_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC3_5_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+#define ARCHI_L1_SIZE                  32768
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+#define PADS_VERSION        2
+#define FLL_VERSION			1
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#define ARCHI_CLUSTER_NB_PE 8
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+#define ARCHI_FLL_REF_CLOCK_SLOW 	(ARCHI_REF_CLOCK) 	// 32768Hz
+#define ARCHI_FLL_REF_CLOCK_FAST 	(ARCHI_REF_CLOCK*500) // 16384000Hz
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_ADC   1
+
+#define ARCHI_UDMA_NB_SPIM  2
+#define ARCHI_UDMA_NB_UART  2
+#define ARCHI_UDMA_NB_I2C   1
+#define ARCHI_UDMA_NB_ADC   3
+
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (id))
+#define ARCHI_UDMA_UART_ID(id)            (2 + (id))
+#define ARCHI_UDMA_I2C_ID(id)             (5 + (id))
+#define ARCHI_UDMA_ADC_ID(id)             (6 + (id))
+
+#define ARCHI_NB_PERIPH                   9
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  3
+
+
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      17
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 0
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 20
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 4
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_EOT    20
+#define ARCHI_SOC_EVENT_SPIM1_EOT    21
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   22
+#define ARCHI_SOC_EVENT_HYPER_EOT    23
+
+#define ARCHI_SOC_EVENT_GPIO         32
+
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/pulp.h
new file mode 100644
index 0000000..629608a
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc3_5/pulp.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC3_5_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC3_5_PULP_H__
+
+#include "archi/chips/vivosoc3_5/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/vivosoc3_5/memory_map.h"
+#include "archi/chips/vivosoc3_5/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/spim/udma_spim_v2.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v2.h"
+
+#include "archi/chips/vivosoc3_5/fll.h"
+#include "archi/chips/vivosoc3_5/freq.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/apb_soc.h
new file mode 100644
index 0000000..925944d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/apb_soc.h
@@ -0,0 +1,124 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_VIVOSOC3_APB_SOC_H__
+#define __ARCHI_VIVOSOC3_APB_SOC_H__
+ 
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+
+#define APB_SOC_INFO_OFFSET             0x00 // contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET         0x04 // contains chip name in ASCII
+#define APB_SOC_SPECPADS_OFFSET         0x08 // allows to sample and read pads of special and jtag group
+#define APB_SOC_NOTUSED1_OFFSET         0x0C // not used at the moment
+
+#define APB_SOC_BOOTADDR_OFFSET         0x10 // contains boot address of fabric controller
+#define APB_SOC_FC_FE_OFFSET            0x14 // manual fetch enable for fc
+#define APB_SOC_ANA_EVT_OFFSET          0x18 // enables sampling of analog event lines
+#define APB_SOC_ANA_RSTN_OFFSET         0x1C // controls reset lines to analog IPs
+
+#define APB_SOC_CLKDIV0_OFFSET          0x20 // cluster clock divider
+#define APB_SOC_CLKDIV1_OFFSET          0x24 // soc clock divider
+#define APB_SOC_CLKDIV2_OFFSET          0x28 // periph clock divider
+#define APB_SOC_CLKDIV3_OFFSET          0x2C // pm clock divider
+
+#define APB_SOC_CLK_ANA_TS_OFFSET       0x3C // controls clock enable and source for ana timesync
+
+#define APB_SOC_CLKMUX_GLOBAL_OFFSET    0x40 // controls all clk muxes, divided into 4 groups for cluster, soc, per, pm
+#define APB_SOC_FLL_CTRL_OFFSET         0x44 // controls enable and event generation for all FLLs, automatic duty cycling for SoC FLL
+#define APB_SOC_FLL_RSTN_OFFSET         0x48 // allows manual reset of each FLL, 0 resets FLLs, automatically set back to 1 in next cycle
+
+#define APB_SOC_CLKMUX_CLUSTER_OFFSET   0x50 // controls cluster clock muxes only
+#define APB_SOC_CLKMUX_SOC_OFFSET       0x54 // controls soc clock muxes only
+#define APB_SOC_CLKMUX_PER_OFFSET       0x58 // controls periph clock muxes only
+#define APB_SOC_CLKMUX_PM_OFFSET        0x5C // controls pm clock muxes only
+ 
+#define APB_SOC_PWRCMD_OFFSET           0x60 // change power modes
+#define APB_SOC_PWRCFG_OFFSET           0x64 // configures power modes
+#define APB_SOC_PWRREG_OFFSET           0x68 // 32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_L2_PWRCTRL_OFFSET       0x6C // controls power enable to shared L2 slices
+
+#define APB_SOC_WD_FLLSOC_OFFSET        0x70 // controls the watchdog for the clk_good of the soc FLL
+#define APB_SOC_ANA_TS_CNT_OFFSET       0x74 // enables the counter for the analog timesync
+#define APB_SOC_ANA_TS_PM_OFFSET        0x78 // sets the value for which a pm event is generated when matching the ana ts counter
+
+
+#define APB_SOC_CORESTATUS_OFFSET       0x80 // 32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_WD_MAIN_CTRL_OFFSET     0x84 // control register for the system watchdog
+#define APB_SOC_WD_MAIN_DEARM_OFFSET    0x88 // writing this register resets the main watchdog counter
+
+// aliases
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   APB_SOC_CLKDIV0_OFFSET
+#define APB_SOC_CLKDIV_SOC_OFFSET       APB_SOC_CLKDIV1_OFFSET
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    APB_SOC_CLKDIV2_OFFSET
+#define APB_SOC_CLKDIV_PM_OFFSET        APB_SOC_CLKDIV3_OFFSET
+
+#define APB_SOC_INFO_CORES_OFFSET       (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET    (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT          31
+#define APB_SOC_NB_CORE_BIT             16
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+
+#define APB_SOC_PADFUN0_OFFSET      0x100
+#define APB_SOC_PADCFG0_OFFSET      0x180
+
+#define APB_SOC_PADFUN_OFFSET(g)    (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)      ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun)  ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE         2
+#define ARCHI_APB_SOC_PADFUN_NB     2
+#define APB_SOC_PADFUN_BIT(pad)     (((pad) & 0xF) << 1)
+
+// PADs configuration is made of 8bits out of which only the first 3 are used
+// bit0    enable pull UP
+// bit1    enable pull DOWN
+// bit2    enable ST
+// bit3..7 not used
+
+#define APB_SOC_PADCFG_OFFSET(g)    (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)      ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun)  ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE         8
+#define APB_SOC_PADCFG_BIT(pad)     (((pad) & 0x3) << 3)
+
+// aliases
+#define APB_SOC_PADS_CONFIG         APB_SOC_PADCFG0_OFFSET
+
+// HAL compatibility definitions, functions not supported
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+#define APB_SOC_JTAG_REG_EXT_BIT        8
+#define APB_SOC_JTAG_REG_EXT_WIDTH      4
+
+#define APB_SOC_JTAG_REG_LOC_BIT        0
+#define APB_SOC_JTAG_REG_LOC_WIDTH      4
+
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET  0x0C
+#define APB_SOC_BUSY_OFFSET             0x6C
+#define APB_SOC_JTAG_REG                0x74
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/fll.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/fll.h
new file mode 100644
index 0000000..7978df9
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/fll.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC4_FLL_H__
+#define __ARCHI_CHIPS_VIVOSOC4_FLL_H__
+
+// register address offsets
+#define FLL_CONTROL_OFFSET                  0x044 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)  
+#define FLL_RESET_OFFSET                    0x048
+#define FLL_GPIO_OUTPUT                     0x104
+
+#define FLL_OFFSET                          0x040 // base addr 0x1A100000 (ARCHI_SOC_PERIPHERALS_ADDR)
+
+#define FLL_SET_SEL_OFFSET                  0x000 // base addr 0x1A100000 + fll * FLL_OFFSET
+#define FLL_REF_CLK_OFFSET                  0x004
+#define FLL_FSM_OBS_OFFSET                  0x008
+#define FLL_SHARED_CONFIG_OFFSET            0x00C
+#define FLL_SET_OFFSET                      0x00C
+#define FLL_FREQ_REGULATION_OFFSET          0x010 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CLK_GOOD_OFFSET            0x014 // + set * FLL_SET_OFFSET
+#define FLL_FREQ_CONFIG_OFFSET              0x018 // + set * FLL_SET_OFFSET
+#define FLL_OBSERVATION_OFFSET              0x100 
+
+#define FLL_ANALOG_CLKIPC_OFFSET            0x4638 // base addr ARCHI_ANALOG_ADDR
+
+// register bitfields
+#define FLL_SET_RSS_BIT                     0
+#define FLL_SET_RSS_WIDTH                   2
+#define FLL_SET_RSS_MASK                    (0x0003)
+
+
+#define FLL_FREQ_REGULATION_LOW_BIT         0
+#define FLL_FREQ_REGULATION_LOW_WIDTH       14
+#define FLL_FREQ_REGULATION_LOW_MASK        (0x00003FFF)
+
+#define FLL_FREQ_REGULATION_HIGH_BIT        16
+#define FLL_FREQ_REGULATION_HIGH_WIDTH      14
+#define FLL_FREQ_REGULATION_HIGH_MASK       (0x3FFF0000)
+
+
+#define FLL_FREQ_CLK_GOOD_LOW_BIT           0
+#define FLL_FREQ_CLK_GOOD_LOW_WIDTH         14
+#define FLL_FREQ_CLK_GOOD_LOW_MASK          (0x00003FFF)
+
+#define FLL_FREQ_CLK_GOOD_HIGH_BIT          16
+#define FLL_FREQ_CLK_GOOD_HIGH_WIDTH        14
+#define FLL_FREQ_CLK_GOOD_HIGH_MASK         (0x3FFF0000)
+
+
+#define FLL_FREQ_CONFIG_LEVEL_BIT           0
+#define FLL_FREQ_CONFIG_LEVEL_WIDTH         4
+#define FLL_FREQ_CONFIG_LEVEL_MASK          (0x0000000F)
+
+#define FLL_FREQ_CONFIG_DCO_LSB_BIT         4
+#define FLL_FREQ_CONFIG_DCO_LSB_WIDTH       3
+#define FLL_FREQ_CONFIG_DCO_LSB_MASK        (0x00000070)
+
+#define FLL_FREQ_CONFIG_DCO_MSB_BIT         8
+#define FLL_FREQ_CONFIG_DCO_MSB_WIDTH       6
+#define FLL_FREQ_CONFIG_DCO_MSB_MASK        (0x00003F00)
+
+#define FLL_FREQ_CONFIG_OL_BIT              16
+#define FLL_FREQ_CONFIG_OL_WIDTH            1
+#define FLL_FREQ_CONFIG_OL_MASK             (0x00010000)
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rss:1;       /* Register set selection, 0b00 or 0b01 */
+    unsigned int reserved_0:31;
+  };
+  unsigned int raw;
+} fll_reg_rss_t;
+
+typedef union {
+  struct {
+    unsigned int nref_reg_low:14;      /* Regulation, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_reg_high:14;      /* Regulation, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr0_t;
+
+typedef union {
+  struct {
+    unsigned int nref_cg_low:14;      /* Clock good, lower boundary, in ref clk cycles */
+    unsigned int reserved_0:2;     
+    unsigned int nref_cg_high:14;     /* Clock good, upper boundary, in ref clk cycles */
+    unsigned int reserved_1:2;       
+  };
+  unsigned int raw;
+} fll_reg_fcr1_t;
+
+typedef union {
+  struct {
+    unsigned int level:4;             /* Start level of binary search, reset value: 0x0 */
+    unsigned int dco_lsb:3;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_0:1;
+    unsigned int dco_msb:6;           /* Start point for the binary search, reset value: 0x0 */
+    unsigned int reserved_1:2;      
+    unsigned int open_loop:1;         /* Open-loop operation */
+    unsigned int reserved_2:15; 
+  };
+  unsigned int raw;
+} fll_reg_fcr2_t;
+
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/freq.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/freq.h
new file mode 100644
index 0000000..97f5782
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/freq.h
@@ -0,0 +1,27 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_CHIPS_VIVOSOC4_FREQ_H__
+#define __ARCHI_CHIPS_VIVOSOC4_FREQ_H__
+
+// register address offsets
+#define FREQ_CLK_TREE_CONF_GLOBAL_OFFSET     0x040 // base addr 0x1A104000 (ARCHI_APB_SOC_CTRL_ADDR)
+#define FREQ_CLK_TREE_CONF_CL_OFFSET         0x050
+#define FREQ_CLK_TREE_CONF_SOC_OFFSET        0x054
+#define FREQ_CLK_TREE_CONF_PER_OFFSET        0x058
+#define FREQ_CLK_TREE_CONF_PM_OFFSET         0x05C
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/memory_map.h
new file mode 100644
index 0000000..a924156
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/memory_map.h
@@ -0,0 +1,125 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC4_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_VIVOSOC4_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR         0x1c000000
+#define ARCHI_L2_PRIV0_SIZE         0x00004000
+
+#define ARCHI_L2_PRIV1_ADDR         0x1c004000
+#define ARCHI_L2_PRIV1_SIZE         0x00004000
+
+#define ARCHI_L2_SHARED_ADDR        0x1c008000
+#define ARCHI_L2_SHARED_SIZE        0x00010000
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR  0x1A100000
+
+#define ARCHI_FC_TIMER_SIZE         0x00000800
+
+#define ARCHI_FLL_IF_OFFSET         0x00000000
+#define ARCHI_GPIO_OFFSET           0x00001000
+#define ARCHI_UDMA_OFFSET           0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET   0x00004000
+#define ARCHI_APB_ADV_TIMER_OFFSET  0x00005000
+#define ARCHI_SOC_EU_OFFSET         0x00006000
+#define ARCHI_FC_DEBUG_OFFSET       0x00008000
+#define ARCHI_FC_ITC_OFFSET         0x00009000
+#define ARCHI_FC_TIMER_OFFSET       0x0000B000
+#define ARCHI_STDOUT_OFFSET         0x0000F000
+#define ARCHI_ANALOG_OFFSET         0x00010000
+
+#define ARCHI_FLL_IF_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_IF_OFFSET       )
+#define ARCHI_GPIO_ADDR             (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET         )
+#define ARCHI_UDMA_ADDR             (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET         )
+#define ARCHI_APB_SOC_CTRL_ADDR     (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_APB_ADV_TIMER_ADDR    (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_ADV_TIMER_OFFSET)
+#define ARCHI_SOC_EU_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET       )
+#define ARCHI_FC_DEBUG_ADDR         (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_DEBUG_OFFSET     )
+#define ARCHI_FC_ITC_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET       )
+#define ARCHI_FC_TIMER_ADDR         (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET     )
+#define ARCHI_STDOUT_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET       )
+#define ARCHI_ANALOG_ADDR           (ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_ANALOG_OFFSET       )
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                       0x00000000
+#define ARCHI_FC_GLOBAL_ADDR                0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR                  0x00000000
+#define ARCHI_CLUSTER_SIZE                  0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)      (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET    0x00200000
+
+#define ARCHI_TIMER_SIZE                    0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET           0x00000000
+#define ARCHI_TIMER_OFFSET                  0x00000400
+#define ARCHI_EU_OFFSET                     0x00000800
+#define ARCHI_HWCE_OFFSET                   0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET            0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET              0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             (ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET               )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) (ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET   )
+
+#define ARCHI_CLUSTER_CTRL_ADDR             (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET  )
+#define ARCHI_ICACHE_CTRL_ADDR              (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET   )
+#define ARCHI_EU_ADDR                       (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET            )
+#define ARCHI_HWCE_ADDR                     (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET          )
+#define ARCHI_MCHAN_EXT_ADDR                (ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET     )
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET      0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET               0x00000
+#define ARCHI_MCHAN_DEMUX_OFFSET            0x00400
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR        (ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET    )
+
+#define ARCHI_EU_DEMUX_ADDR                 (ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET   )
+#define ARCHI_MCHAN_DEMUX_ADDR              (ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET)
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/properties.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/properties.h
new file mode 100755
index 0000000..25a2240
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/properties.h
@@ -0,0 +1,293 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC4_PROPERTIES_H__
+#define __ARCHI_CHIPS_VIVOSOC4_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                1
+#define ARCHI_HAS_L1                1
+
+#define ARCHI_L1_SIZE               32768
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS          1
+#define ARCHI_HAS_L2_ALIAS          1
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION                3
+#define PERIPH_VERSION              2
+#define TIMER_VERSION               2
+#define SOC_EU_VERSION              3
+#define APB_SOC_VERSION             2
+#define STDOUT_VERSION              2
+#define GPIO_VERSION                2
+#define EU_VERSION                  3
+#define ITC_VERSION                 1
+#define RISCV_VERSION               4
+#define MCHAN_VERSION               6
+#define PADS_VERSION                2
+#define FLL_VERSION                 1
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER           1
+#define ARCHI_L1_TAS_BIT            20
+#define ARCHI_CLUSTER_NB_PE         8
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX        1
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID                31
+#define ARCHI_HAS_FC_ITC            1
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2        15
+#define ARCHI_REF_CLOCK             (1<<ARCHI_REF_CLOCK_LOG2)
+
+#define ARCHI_FLL_REF_CLOCK_SLOW    (ARCHI_REF_CLOCK)       // 32768Hz
+#define ARCHI_FLL_REF_CLOCK_FAST    (ARCHI_REF_CLOCK*500)   // 16384000Hz
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM         1
+#define ARCHI_UDMA_HAS_UART         1
+#define ARCHI_UDMA_HAS_I2C          1
+#define ARCHI_UDMA_HAS_FILTER       1
+#define ARCHI_UDMA_HAS_ADC          1
+#define ARCHI_UDMA_HAS_TIMESYNC     1
+
+#define ARCHI_UDMA_NB_SPIM          2
+#define ARCHI_UDMA_NB_UART          2
+#define ARCHI_UDMA_NB_I2C           1
+#define ARCHO_UDMA_NB_FILTER        1
+#define ARCHI_UDMA_NB_ADC           3
+#define ARCHI_UDMA_NB_TIMESYNC      3
+
+#define ARCHI_UDMA_SPIM_ID(id)      (0  + (id))
+#define ARCHI_UDMA_UART_ID(id)      (2  + (id))
+#define ARCHI_UDMA_I2C_ID(id)       (4  + (id))
+#define ARCHI_UDMA_FILTER_ID(id)    (5  + (id))
+#define ARCHI_UDMA_ADC_ID(id)       ((id == 2) ? 11 : ((id == 1) ? 7 : 6))
+#define ARCHI_UDMA_TIMESYNC_ID(id)  (15 + (id))
+
+#define ARCHI_UDMA_ADC_BIOZ_ID      6
+#define ARCHI_UDMA_ADC_TMAO_ID      7
+#define ARCHI_UDMA_ADC_EXG_ID       11
+
+#define ARCHI_UDMA_TIMESYNC_TMAO_ID 15
+#define ARCHI_UDMA_TIMESYNC_EXG_ID  16
+#define ARCHI_UDMA_TIMESYNC_MIUR_ID 17
+
+#define ARCHI_NB_PERIPH             18
+
+
+/*
+ * FLLS
+ */
+
+#define ARCHI_NB_FLL                    3
+#define ARCHI_FLL_CLUSTER_ID            0
+#define ARCHI_FLL_SOC_ID                1
+#define ARCHI_FLL_PERIPH_ID             2
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_NB   86
+#define ARCHI_SOC_EVENT_SW_NB           8
+#define ARCHI_SOC_EVENT_NB_TOTAL        (ARCHI_SOC_EVENT_PERIPH_EVT_NB+ARCHI_SOC_EVENT_SW_NB+1)
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2    2
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT         (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT              0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT                 (ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT * ARCHI_NB_PERIPH)
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT            6 // TODO check this
+
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)         ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_RX        0
+#define ARCHI_SOC_EVENT_SPIM0_TX        1
+#define ARCHI_SOC_EVENT_SPIM0_CMD       2
+#define ARCHI_SOC_EVENT_SPIM0_EOT       3
+
+#define ARCHI_SOC_EVENT_SPIM1_RX        4
+#define ARCHI_SOC_EVENT_SPIM1_TX        5
+#define ARCHI_SOC_EVENT_SPIM1_CMD       6
+#define ARCHI_SOC_EVENT_SPIM1_EOT       7
+
+#define ARCHI_SOC_EVENT_UART0_RX        8
+#define ARCHI_SOC_EVENT_UART0_TX        9
+#define ARCHI_SOC_EVENT_UART0_EOT       10 // not implemented
+#define ARCHI_SOC_EVENT_UART0_RX_DATA   11 // not implemented
+
+#define ARCHI_SOC_EVENT_UART1_RX        12
+#define ARCHI_SOC_EVENT_UART1_TX        13
+#define ARCHI_SOC_EVENT_UART1_EOT       14 // not implemented
+#define ARCHI_SOC_EVENT_UART1_RX_DATA   15 // not implemented
+
+#define ARCHI_SOC_EVENT_I2C0_RX         16
+#define ARCHI_SOC_EVENT_I2C0_TX         17
+#define ARCHI_SOC_EVENT_I2C0_ERR        18
+
+#define ARCHI_SOC_EVENT_FILTER0_EOT     20
+#define ARCHI_SOC_EVENT_FILTER0_ACT     21
+
+#define ARCHI_SOC_EVENT_ADC_BIOZ_FIRST  24
+#define ARCHI_SOC_EVENT_ADC_TMAO_FIRST  28
+#define ARCHI_SOC_EVENT_ADC_EXG_FIRST   44
+
+#define ARCHI_SOC_EVENT_ADC_BIOZ(ch)    (ARCHI_SOC_EVENT_ADC_BIOZ_FIRST)
+#define ARCHI_SOC_EVENT_ADC_TMAO(ch)    (ARCHI_SOC_EVENT_ADC_TMAO_FIRST + (ch))
+#define ARCHI_SOC_EVENT_ADC_EXG(ch)     (ARCHI_SOC_EVENT_ADC_EXG_FIRST  + (ch))
+
+#define ARCHI_ADC_BIOZ_NUM_CH           1
+#define ARCHI_ADC_TMAO_NUM_CH           16
+#define ARCHI_ADC_EXG_NUM_CH            9
+#define ARCHI_ADC_NUM_CH(id)            ((id == 2) ? ARCHI_ADC_EXG_NUM_CH : ((id == 1) ? ARCHI_ADC_TMAO_NUM_CH : ARCHI_ADC_BIOZ_NUM_CH))
+
+#define ARCHI_SOC_EVENT_TIMESYNC_TMAO   60
+#define ARCHI_SOC_EVENT_TIMESYNC_EXG    61
+#define ARCHI_SOC_EVENT_TIMESYNC_MIUR   62
+
+#define ARCHI_SOC_EVENT_THRESHOLD_BIOZ  64
+#define ARCHI_SOC_EVENT_THRESHOLD_TMAO  65
+#define ARCHI_SOC_EVENT_THRESHOLD_EXG   66
+#define ARCHI_SOC_EVENT_THRESHOLD_ADC(id)   (ARCHI_SOC_EVENT_THRESHOLD_BIOZ + (id))
+
+#define ARCHI_SOC_EVENT_ADV_TIMER0      68
+#define ARCHI_SOC_EVENT_ADV_TIMER1      69
+#define ARCHI_SOC_EVENT_ADV_TIMER2      70
+#define ARCHI_SOC_EVENT_ADV_TIMER3      71
+#define ARCHI_SOC_EVENT_ADV_TIMER(id)   (ARCHI_SOC_EVENT_ADV_TIMER0 + (id))
+
+#define ARCHI_SOC_EVENT_GPIO            72
+#define ARCHI_SOC_EVENT_PMIC            73
+#define ARCHI_SOC_EVENT_VCC             74
+#define ARCHI_SOC_EVENT_CL_PM           75
+
+#define ARCHI_SOC_EVENT_TMAO_EOC        76
+#define ARCHI_SOC_EVENT_MIUR_CURR_VLD   77
+#define ARCHI_SOC_EVENT_MIUR_EOCA       78
+#define ARCHI_SOC_EVENT_MIUR_EOCB       79
+
+#define ARCHI_SOC_EVENT_FLL_CLUSTER     80
+#define ARCHI_SOC_EVENT_FLL_SOC         81
+#define ARCHI_SOC_EVENT_FLL_PERIPH      82
+#define ARCHI_SOC_EVENT_FLL_FIRST       ARCHI_SOC_EVENT_FLL_CLUSTER
+#define ARCHI_SOC_EVENT_FLL(fll_id)     (ARCHI_SOC_EVENT_FLL_FIRST + (fll_id))
+
+#define ARCHI_SOC_EVENT_REFCLK_RISEFALL 83
+
+#define ARCHI_SOC_EVENT_SW_EVENT0       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 0)
+#define ARCHI_SOC_EVENT_SW_EVENT1       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 1)
+#define ARCHI_SOC_EVENT_SW_EVENT2       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 2)
+#define ARCHI_SOC_EVENT_SW_EVENT3       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 3)
+#define ARCHI_SOC_EVENT_SW_EVENT4       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 4)
+#define ARCHI_SOC_EVENT_SW_EVENT5       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 5)
+#define ARCHI_SOC_EVENT_SW_EVENT6       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 6)
+#define ARCHI_SOC_EVENT_SW_EVENT7       (ARCHI_SOC_EVENT_PERIPH_EVT_NB + 7)
+#define ARCHI_SOC_EVENT_SW(evt_id)      (ARCHI_SOC_EVENT_SW_EVENT0 + (evt_id))
+#define ARCHI_SOC_EVENT_REFCLK          (ARCHI_SOC_EVENT_NB_TOTAL - 1)
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+// events 0-7 are sw events (notifiers)
+#define ARCHI_CL_EVT_DMA0           8
+#define ARCHI_CL_EVT_DMA1           9
+#define ARCHI_CL_EVT_TIMER0         10
+#define ARCHI_CL_EVT_TIMER1         11
+#define ARCHI_CL_EVT_ACC0           12
+#define ARCHI_CL_EVT_ACC1           13
+#define ARCHI_CL_EVT_ACC2           14
+#define ARCHI_CL_EVT_ACC3           15
+#define ARCHI_CL_EVT_BAR            16
+#define ARCHI_CL_EVT_MUTEX          17
+#define ARCHI_CL_EVT_DISPATCH       18
+
+#define ARCHI_CL_EVT_DMA_PE         22
+
+#define ARCHI_CL_EVT_SOC_FIFO       27
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW       0
+#define ARCHI_FC_EVT_NB_SW          8
+
+#define ARCHI_FC_EVT_TIMER0_LO      10
+#define ARCHI_FC_EVT_TIMER0_HI      11
+
+#define ARCHI_FC_EVT_CLK_REF_RISE   13
+#define ARCHI_FC_EVT_CLK_REF        14
+#define ARCHI_FC_EVT_GPIO           15
+
+#define ARCHI_FC_EVT_ADV_TIMER0     17
+#define ARCHI_FC_EVT_ADV_TIMER1     18
+#define ARCHI_FC_EVT_ADV_TIMER2     19
+#define ARCHI_FC_EVT_ADV_TIMER3     20
+#define ARCHI_FC_EVT_PMIC           21
+#define ARCHI_FC_EVT_VCC            22
+#define ARCHI_FC_EVT_CLUSTER_PM     23
+#define ARCHI_FC_EVT_CLUSTER_CG_OK  23
+
+#define ARCHI_FC_EVT_FIFO_PER_EVTS  26
+
+#define ARCHI_FC_EVT_QUEUE_ERROR    29
+#define ARCHI_FC_EVT_HIGH_PRIO0     30 // these two events don't make a lot of sense, are mapped to udma events 3 & 4
+#define ARCHI_FC_EVT_HIGH_PRIO1     31
+
+#define ARCHI_FC_EVT_SOC_EVT        ARCHI_FC_EVT_FIFO_PER_EVTS
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/pulp.h
new file mode 100644
index 0000000..b4a7eb8
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/vivosoc4/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_VIVOSOC4_PULP_H__
+#define __ARCHI_CHIPS_VIVOSOC4_PULP_H__
+
+#include "archi/chips/vivosoc4/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/vivosoc4/memory_map.h"
+#include "archi/chips/vivosoc4/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/dma/mchan_v6.h"
+
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/spim/udma_spim_v3.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+#include "archi/udma/udma_v3.h"
+
+#include "archi/chips/vivosoc4/fll.h"
+#include "archi/chips/vivosoc4/freq.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc.h
new file mode 100644
index 0000000..34a8fa6
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc.h
@@ -0,0 +1,138 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_WOLFE_APB_SOC_H__
+#define __ARCHI_WOLFE_APB_SOC_H__
+ 
+#include "archi/chips/wolfe/apb_soc_ctrl_new.h"
+
+#define APB_SOC_BOOT_OTHER    0
+#define APB_SOC_BOOT_JTAG     1
+#define APB_SOC_BOOT_SPI      2
+#define APB_SOC_BOOT_ROM      3
+#define APB_SOC_BOOT_PRELOAD  4
+#define APB_SOC_BOOT_HYPER    5
+#define APB_SOC_BOOT_SPIM     6
+#define APB_SOC_BOOT_SPIM_QPI 7
+
+#define APB_SOC_PLT_OTHER   0
+#define APB_SOC_PLT_FPGA    1
+#define APB_SOC_PLT_RTL     2
+#define APB_SOC_PLT_VP      3
+#define APB_SOC_PLT_CHIP    4
+ 
+//PADs configuration is made of 8bits out of which only the first 6 are used
+//bit0    enable pull UP
+//bit1    enable pull DOWN
+//bit2    enable ST
+//bit3    enable SlewRate Limit
+//bit4..5 Driving Strength
+//bit6..7 not used
+
+#define APB_SOC_BOOTADDR_OFFSET   0x04
+#define APB_SOC_INFO_OFFSET       0x00 //contains number of cores [31:16] and clusters [15:0]
+#define APB_SOC_INFOEXTD_OFFSET   0x04 //not used at the moment
+#define APB_SOC_NOTUSED0_OFFSET   0x08 //not used at the moment
+#define APB_SOC_CLUSTER_ISOLATE_OFFSET   0x0C //not used at the moment
+
+#define	APB_SOC_PADFUN0_OFFSET	  0x10
+#define	APB_SOC_PADCFG0_OFFSET	  0x20
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          4
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+ 
+#define APB_SOC_PWRCMD_OFFSET     0x60 //change power mode(not funtional yet)
+#define APB_SOC_PWRCFG_OFFSET     0x64 //configures power modes(not funtional yet)
+#define APB_SOC_PWRREG_OFFSET     0x68 //32 bit GP register used by power pngmt routines to see if is hard or cold reboot
+#define APB_SOC_BUSY_OFFSET       0x6C //not used at the moment
+#define APB_SOC_MMARGIN_OFFSET    0x70 //memory margin pins(not used at the moment)
+#define APB_SOC_JTAG_REG          0x74 // R/W register for interaction with the the chip environment
+#define APB_SOC_L2_SLEEP_OFFSET   0x78 //memory margin pins(not used at the moment)
+#define APB_SOC_NOTUSED3_OFFSET   0x7C //not used at the moment
+#define APB_SOC_CLKDIV0_OFFSET    0x80 //soc clock divider(to be removed)
+#define APB_SOC_CLKDIV1_OFFSET    0x84 //cluster clock divider(to be removed)
+#define APB_SOC_CLKDIV2_OFFSET    0x88 //not used at the moment
+#define APB_SOC_CLKDIV3_OFFSET    0x8C //not used at the moment
+#define APB_SOC_CLKDIV4_OFFSET    0x90 //not used at the moment
+#define APB_SOC_NOTUSED4_OFFSET   0x94 //not used at the moment
+#define APB_SOC_NOTUSED5_OFFSET   0x98 //not used at the moment
+#define APB_SOC_NOTUSED6_OFFSET   0x9C //not used at the moment
+#define APB_SOC_CORESTATUS_OFFSET 0xA0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_CORESTATUS_RO_OFFSET 0xC0 //32bit GP register to be used during testing to return EOC(bit[31]) and status(bit[30:0])
+#define APB_SOC_PADS_CONFIG       0xC4
+#define APB_SOC_RAR               0x100
+
+#define APB_SOC_PADS_CONFIG_BOOTSEL_BIT 0
+
+#define APB_SOC_JTAG_REG_EXT_BIT   8
+#define APB_SOC_JTAG_REG_EXT_WIDTH 4
+
+#define APB_SOC_JTAG_REG_LOC_BIT   0
+#define APB_SOC_JTAG_REG_LOC_WIDTH 4
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+#define APB_SOC_INFO_CLUSTERS_OFFSET (APB_SOC_INFO_OFFSET)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+#define APB_SOC_NB_CORE_BIT     16
+
+
+#define APB_SOC_BYPASS_OFFSET   0x70
+
+#define APB_SOC_BYPASS_CLOCK_GATE_BIT 10
+#define APB_SOC_BYPASS_CLUSTER_STATE_BIT 3
+#define APB_SOC_BYPASS_USER0_BIT       14
+#define APB_SOC_BYPASS_USER1_BIT       15
+
+
+#define APB_SOC_FLL_CTRL_OFFSET         0xD0
+#define APB_SOC_CLKDIV_SOC_OFFSET       0xD4
+#define APB_SOC_CLKDIV_CLUSTER_OFFSET   0xD8
+#define APB_SOC_CLKDIV_PERIPH_OFFSET    0xDC
+
+
+#define APB_SOC_FLL_CTRL_SOC_BIT        0
+#define APB_SOC_FLL_CTRL_CLUSTER_BIT    1
+#define APB_SOC_FLL_CTRL_PERIPH_BIT     2
+
+#define APB_SOC_SLEEP_CONTROL     0x104
+
+
+#define APB_SOC_RTC_OFFSET     0x1D0
+
+#define ARCHI_APB_SOC_BYPASS_ENABLE_BIT            0
+#define ARCHI_APB_SOC_BYPASS_CLUSTER_POWER_BIT     1        
+#define ARCHI_APB_SOC_BYPASS_CLUSTER_CLOCK_BIT     2        
+#define ARCHI_APB_SOC_BYPASS_FLL_RETENTIVE_BIT     3
+#define ARCHI_APB_SOC_BYPASS_FLL_OFF_BIT           4
+#define ARCHI_APB_SOC_BYPASS_CLUSTER_RESET_BIT     5
+#define ARCHI_APB_SOC_BYPASS_CLUSTER_ISOLATE_BIT   6
+#define ARCHI_APB_SOC_BYPASS_CLUSTER_RETENTIVE_BIT 7
+#define ARCHI_APB_SOC_BYPASS_POWER_OK_BIT          8
+#define ARCHI_APB_SOC_BYPASS_CLOCK_OK_BIT          9
+#define ARCHI_APB_SOC_BYPASS_POWER_DOWN_BIT        10
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc_ctrl_new.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc_ctrl_new.h
new file mode 100644
index 0000000..d09e928
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/apb_soc_ctrl_new.h
@@ -0,0 +1,271 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_WOLFE_APB_SOC_CTRL_NEW_H__
+#define __INCLUDE_ARCHI_CHIPS_WOLFE_APB_SOC_CTRL_NEW_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Deep sleep control register
+#define APB_SOC_SLEEP_CONTROL_OFFSET             0x104
+
+// First RTC register
+#define APB_SOC_RTC_FIRST_REG_OFFSET             0x1d0
+
+// Last RTC register
+#define APB_SOC_RTC_LAST_REG_OFFSET              0x1dc
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// FLL retention configuration. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_BIT                            0
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_WIDTH                          2
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_MASK                           0x3
+
+// Memory retention configuration part 0. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_BIT                          2
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_WIDTH                        1
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_MASK                         0x4
+
+// External wakeup selection. This gives the GPIO numer which can wakeup the chip when it is in deep sleep mode. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_BIT                      6
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_WIDTH                    5
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_MASK                     0x7c0
+
+// External wakeup type. This tells the way the external GPIO can wakeup the chip while it is in deep sleep (raising edge, falling edge, etc). Possible values: - 0: Rising edge. - 1: Falling edge. - 2: Level high. - 3: Level low. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_BIT                     11
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_WIDTH                   2
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_MASK                    0x1800
+
+// External wakeup enable. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_BIT                       13
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_WIDTH                     1
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_MASK                      0x2000
+
+// Wake-up state. This specifies in which state the PMU should wakeup the chip. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_BIT                             14
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_WIDTH                           2
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_MASK                            0xc000
+
+// Boot type. This is a user field written by the SW which is interpreted by the oot code and runtime after the chip has rebooted. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_BIT                          18
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_WIDTH                        2
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_MASK                         0xc0000
+
+// Cluster wakeup state. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_BIT                     20
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_WIDTH                   1
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_MASK                    0x100000
+
+// Memory retention configuration part 1. (access: R/W)
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_BIT                          21
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_WIDTH                        11
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_MASK                         0xffe00000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int fll_ret         :2 ; // FLL retention configuration.
+    unsigned int mem_ret_0       :1 ; // Memory retention configuration part 0.
+    unsigned int padding0:3 ;
+    unsigned int extwakeup_sel   :5 ; // External wakeup selection. This gives the GPIO numer which can wakeup the chip when it is in deep sleep mode.
+    unsigned int extwakeup_type  :2 ; // External wakeup type. This tells the way the external GPIO can wakeup the chip while it is in deep sleep (raising edge, falling edge, etc). Possible values: - 0: Rising edge. - 1: Falling edge. - 2: Level high. - 3: Level low.
+    unsigned int extwakeup_en    :1 ; // External wakeup enable.
+    unsigned int wakeup          :2 ; // Wake-up state. This specifies in which state the PMU should wakeup the chip.
+    unsigned int padding1:2 ;
+    unsigned int boot_type       :2 ; // Boot type. This is a user field written by the SW which is interpreted by the oot code and runtime after the chip has rebooted.
+    unsigned int cluster_wakeup  :1 ; // Cluster wakeup state.
+    unsigned int mem_ret_1       :11; // Memory retention configuration part 1.
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_sleep_control_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rtc_first_reg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) apb_soc_rtc_last_reg_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_apb_soc_sleep_control : public vp::reg_32
+{
+public:
+  inline void fll_ret_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_FLL_RET_BIT, APB_SOC_SLEEP_CONTROL_FLL_RET_WIDTH); }
+  inline uint32_t fll_ret_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_FLL_RET_BIT, APB_SOC_SLEEP_CONTROL_FLL_RET_WIDTH); }
+  inline void mem_ret_0_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_MEM_RET_0_BIT, APB_SOC_SLEEP_CONTROL_MEM_RET_0_WIDTH); }
+  inline uint32_t mem_ret_0_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_MEM_RET_0_BIT, APB_SOC_SLEEP_CONTROL_MEM_RET_0_WIDTH); }
+  inline void extwakeup_sel_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_WIDTH); }
+  inline uint32_t extwakeup_sel_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_WIDTH); }
+  inline void extwakeup_type_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_WIDTH); }
+  inline uint32_t extwakeup_type_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_WIDTH); }
+  inline void extwakeup_en_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_WIDTH); }
+  inline uint32_t extwakeup_en_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_BIT, APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_WIDTH); }
+  inline void wakeup_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_WAKEUP_BIT, APB_SOC_SLEEP_CONTROL_WAKEUP_WIDTH); }
+  inline uint32_t wakeup_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_WAKEUP_BIT, APB_SOC_SLEEP_CONTROL_WAKEUP_WIDTH); }
+  inline void boot_type_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_BOOT_TYPE_BIT, APB_SOC_SLEEP_CONTROL_BOOT_TYPE_WIDTH); }
+  inline uint32_t boot_type_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_BOOT_TYPE_BIT, APB_SOC_SLEEP_CONTROL_BOOT_TYPE_WIDTH); }
+  inline void cluster_wakeup_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_BIT, APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_WIDTH); }
+  inline uint32_t cluster_wakeup_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_BIT, APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_WIDTH); }
+  inline void mem_ret_1_set(uint32_t value) { this->set_field(value, APB_SOC_SLEEP_CONTROL_MEM_RET_1_BIT, APB_SOC_SLEEP_CONTROL_MEM_RET_1_WIDTH); }
+  inline uint32_t mem_ret_1_get() { return this->get_field(APB_SOC_SLEEP_CONTROL_MEM_RET_1_BIT, APB_SOC_SLEEP_CONTROL_MEM_RET_1_WIDTH); }
+};
+
+class vp_apb_soc_rtc_first_reg : public vp::reg_32
+{
+public:
+};
+
+class vp_apb_soc_rtc_last_reg : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int sleep_control   ; // Deep sleep control register
+  unsigned int rtc_first_reg   ; // First RTC register
+  unsigned int rtc_last_reg    ; // Last RTC register
+} __attribute__((packed)) apb_soc_apb_soc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t apb_soc_sleep_control_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_SLEEP_CONTROL_OFFSET); }
+static inline void apb_soc_sleep_control_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_SLEEP_CONTROL_OFFSET, value); }
+
+static inline uint32_t apb_soc_rtc_first_reg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RTC_FIRST_REG_OFFSET); }
+static inline void apb_soc_rtc_first_reg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RTC_FIRST_REG_OFFSET, value); }
+
+static inline uint32_t apb_soc_rtc_last_reg_get(uint32_t base) { return ARCHI_READ(base, APB_SOC_RTC_LAST_REG_OFFSET); }
+static inline void apb_soc_rtc_last_reg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, APB_SOC_RTC_LAST_REG_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_GET(value)           (ARCHI_BEXTRACTU((value),2,0))
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_GETS(value)          (ARCHI_BEXTRACT((value),2,0))
+#define APB_SOC_SLEEP_CONTROL_FLL_RET_SET(value,field)     (ARCHI_BINSERT((value),(field),2,0))
+#define APB_SOC_SLEEP_CONTROL_FLL_RET(val)                 ((val) << 0)
+
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_GET(value)         (ARCHI_BEXTRACTU((value),1,2))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_GETS(value)        (ARCHI_BEXTRACT((value),1,2))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0_SET(value,field)   (ARCHI_BINSERT((value),(field),1,2))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_0(val)               ((val) << 2)
+
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_GET(value)     (ARCHI_BEXTRACTU((value),5,6))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_GETS(value)    (ARCHI_BEXTRACT((value),5,6))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL_SET(value,field) (ARCHI_BINSERT((value),(field),5,6))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_SEL(val)           ((val) << 6)
+
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_GET(value)    (ARCHI_BEXTRACTU((value),2,11))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_GETS(value)   (ARCHI_BEXTRACT((value),2,11))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE_SET(value,field) (ARCHI_BINSERT((value),(field),2,11))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_TYPE(val)          ((val) << 11)
+
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_GET(value)      (ARCHI_BEXTRACTU((value),1,13))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_GETS(value)     (ARCHI_BEXTRACT((value),1,13))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,13))
+#define APB_SOC_SLEEP_CONTROL_EXTWAKEUP_EN(val)            ((val) << 13)
+
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_GET(value)            (ARCHI_BEXTRACTU((value),2,14))
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_GETS(value)           (ARCHI_BEXTRACT((value),2,14))
+#define APB_SOC_SLEEP_CONTROL_WAKEUP_SET(value,field)      (ARCHI_BINSERT((value),(field),2,14))
+#define APB_SOC_SLEEP_CONTROL_WAKEUP(val)                  ((val) << 14)
+
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_GET(value)         (ARCHI_BEXTRACTU((value),2,18))
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_GETS(value)        (ARCHI_BEXTRACT((value),2,18))
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE_SET(value,field)   (ARCHI_BINSERT((value),(field),2,18))
+#define APB_SOC_SLEEP_CONTROL_BOOT_TYPE(val)               ((val) << 18)
+
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_GET(value)    (ARCHI_BEXTRACTU((value),1,20))
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_GETS(value)   (ARCHI_BEXTRACT((value),1,20))
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP_SET(value,field) (ARCHI_BINSERT((value),(field),1,20))
+#define APB_SOC_SLEEP_CONTROL_CLUSTER_WAKEUP(val)          ((val) << 20)
+
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_GET(value)         (ARCHI_BEXTRACTU((value),11,21))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_GETS(value)        (ARCHI_BEXTRACT((value),11,21))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1_SET(value,field)   (ARCHI_BINSERT((value),(field),11,21))
+#define APB_SOC_SLEEP_CONTROL_MEM_RET_1(val)               ((val) << 21)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/memory_map.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/memory_map.h
new file mode 100644
index 0000000..84690a5
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/memory_map.h
@@ -0,0 +1,133 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_WOLFE_MEMORY_MAP_H__
+#define __ARCHI_CHIPS_WOLFE_MEMORY_MAP_H__
+
+
+/*
+ * MEMORIES
+ */
+
+#define ARCHI_L2_PRIV0_ADDR  0x1c000000
+#define ARCHI_L2_PRIV0_SIZE  0x00008000
+
+#define ARCHI_L2_PRIV1_ADDR  0x1c008000
+#define ARCHI_L2_PRIV1_SIZE  0x00008000
+
+#define ARCHI_L2_SHARED_ADDR  0x1c010000
+#define ARCHI_L2_SHARED_SIZE  0x00070000
+
+
+
+/*
+ * SOC PERIPHERALS
+ */
+
+#define ARCHI_SOC_PERIPHERALS_ADDR    0x1A100000
+
+
+#define ARCHI_FC_TIMER_SIZE                 0x00000800
+
+#define ARCHI_FLL_OFFSET              0x00000000
+#define ARCHI_GPIO_OFFSET             0x00001000
+#define ARCHI_UDMA_OFFSET             0x00002000
+#define ARCHI_APB_SOC_CTRL_OFFSET     0x00004000
+#define ARCHI_PWM_OFFSET              0x00005000
+#define ARCHI_SOC_EU_OFFSET           0x00006000
+#define ARCHI_PMU_OFFSET              0x00007000
+#define ARCHI_FC_ITC_OFFSET           0x00009800
+#define ARCHI_FC_TIMER_OFFSET         0x0000B000
+#define ARCHI_STDOUT_OFFSET           0x0000F000
+
+
+
+#define ARCHI_GPIO_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
+#define ARCHI_UDMA_ADDR              ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
+#define ARCHI_APB_SOC_CTRL_ADDR      ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
+#define ARCHI_PWM_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PWM_OFFSET )
+#define ARCHI_SOC_EU_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
+#define ARCHI_PMU_ADDR               ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_PMU_OFFSET )
+#define ARCHI_FC_ITC_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
+#define ARCHI_FC_TIMER_ADDR          ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
+#define ARCHI_STDOUT_ADDR            ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_STDOUT_OFFSET )
+
+
+#define ARCHI_FLL_AREA_SIZE          0x00000010
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_ADDR                   0x00000000
+#define ARCHI_FC_GLOBAL_ADDR            0x1B000000
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_CLUSTER_ADDR              0x00000000
+#define ARCHI_CLUSTER_SIZE              0x00400000
+#define ARCHI_CLUSTER_GLOBAL_ADDR(cid)  (0x10000000 + (cid)*ARCHI_CLUSTER_SIZE)
+
+
+
+/*
+ * CLUSTER PERIPHERALS
+ */
+
+#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
+
+#define ARCHI_TIMER_SIZE                 0x00000800
+
+#define ARCHI_CLUSTER_CTRL_OFFSET        0x00000000
+#define ARCHI_TIMER_OFFSET               0x00000400
+#define ARCHI_EU_OFFSET                  0x00000800
+#define ARCHI_HWCE_OFFSET                0x00001000
+#define ARCHI_ICACHE_CTRL_OFFSET         0x00001400
+#define ARCHI_MCHAN_EXT_OFFSET           0x00001800
+
+#define ARCHI_CLUSTER_PERIPHERALS_ADDR             ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
+
+#define ARCHI_CLUSTER_CTRL_ADDR                    ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
+#define ARCHI_ICACHE_CTRL_ADDR                     ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
+#define ARCHI_EU_ADDR                              ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
+#define ARCHI_HWCE_ADDR                            ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
+#define ARCHI_MCHAN_EXT_ADDR                       ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
+
+
+
+/*
+ * CLUSTER DEMUX PERIPHERALS
+ */
+
+#define ARCHI_DEMUX_PERIPHERALS_OFFSET        0x204000
+
+#define ARCHI_EU_DEMUX_OFFSET                 ( 0x00000 )
+#define ARCHI_MCHAN_DEMUX_OFFSET              ( 0x00400 )
+
+
+#define ARCHI_DEMUX_PERIPHERALS_ADDR          ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
+
+#define ARCHI_EU_DEMUX_ADDR                   ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
+#define ARCHI_MCHAN_DEMUX_ADDR                ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/pmu.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/pmu.h
new file mode 100644
index 0000000..e473db2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/pmu.h
@@ -0,0 +1,330 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_CHIPS_WOLFE_PMU_H__
+#define __INCLUDE_ARCHI_CHIPS_WOLFE_PMU_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_pmu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu0
+//
+
+#define PMU_ICU0_OFFSET                          0x2
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP icu1
+//
+
+#define PMU_ICU1_OFFSET                          0x3
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_icu1_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP dmu0
+//
+
+#define PMU_DMU0_OFFSET                          0x4
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) pmu_dmu0_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define PMU_BOOT -1
+#define PMU_SOC_ACTIVE_NV 0x00
+#define PMU_SOC_ACTIVE_LV 0x01
+#define PMU_SOC_CLUSTER_ACTIVE_NV 0x02
+#define PMU_SOC_CLUSTER_ACTIVE_LV 0x03
+#define PMU_DEEP_SLEEP 0x04
+#define PMU_DEEP_SLEEP_RETENTIVE 0x05
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/properties.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/properties.h
new file mode 100644
index 0000000..e840e33
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/properties.h
@@ -0,0 +1,245 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_WOLFE_PROPERTIES_H__
+#define __ARCHI_CHIPS_WOLFE_PROPERTIES_H__
+
+/*
+ * MEMORIES
+ */ 
+
+#define ARCHI_HAS_L2                   1
+#define ARCHI_HAS_L1                   1
+
+
+
+/*
+ * MEMORY ALIAS
+ */
+
+#define ARCHI_HAS_L1_ALIAS             1
+#define ARCHI_HAS_L2_ALIAS             1
+
+#define ARCHI_L1_SIZE                  65536
+
+
+
+/*
+ * IP VERSIONS
+ */
+
+#define UDMA_VERSION        2
+#define PERIPH_VERSION      2
+#define TIMER_VERSION       2
+#define SOC_EU_VERSION      1
+#define APB_SOC_VERSION     2
+#define STDOUT_VERSION      2
+#define GPIO_VERSION        2
+#define EU_VERSION          3
+#define ITC_VERSION         1
+#define FLL_VERSION         1
+#define RISCV_VERSION       4
+#define MCHAN_VERSION       6
+#define PADS_VERSION        2
+#define RTC_VERSION        2
+#define PWM_VERSION         1
+
+/*
+ * SOC
+ */
+
+#define ARCHI_PWM_NB          1
+#define ARCHI_PWM_NB_TIMERS 4
+
+
+/*
+ * CLUSTER
+ */
+
+#define ARCHI_HAS_CLUSTER   1
+#define ARCHI_L1_TAS_BIT    20
+#if PULP_CHIP == CHIP_WOLFE_16
+#define ARCHI_CLUSTER_NB_PE 16
+#else
+#define ARCHI_CLUSTER_NB_PE 8
+#endif
+
+
+
+/*
+ * HWS
+ */
+
+#define ARCHI_EU_NB_HW_MUTEX 1
+
+
+
+/*
+ * FC
+ */
+
+#define ARCHI_FC_CID        31
+#define ARCHI_HAS_FC_ITC     1
+
+
+
+/*
+ * CLOCKS
+ */
+
+#define ARCHI_REF_CLOCK_LOG2 15
+#define ARCHI_REF_CLOCK      (1<<ARCHI_REF_CLOCK_LOG2)
+
+
+
+/*
+ * UDMA
+ */
+
+#define ARCHI_UDMA_HAS_SPIM  1
+#define ARCHI_UDMA_HAS_HYPER 1
+#define ARCHI_UDMA_HAS_UART  1
+#define ARCHI_UDMA_HAS_I2C   1
+#define ARCHI_UDMA_HAS_I2S   1
+#define ARCHI_UDMA_HAS_CAM   1
+
+#define ARCHI_UDMA_NB_SPIM  1
+#define ARCHI_UDMA_NB_HYPER 1
+#define ARCHI_UDMA_NB_UART  1
+#define ARCHI_UDMA_NB_I2C   2
+#define ARCHI_UDMA_NB_I2S   1
+#define ARCHI_UDMA_NB_CAM   1
+
+#define ARCHI_UDMA_SPIM_ID(id)            (0 + (id))
+#define ARCHI_UDMA_HYPER_ID(id)           2
+#define ARCHI_UDMA_UART_ID(id)            3
+#define ARCHI_UDMA_I2C_ID(id)             (4 + (id))
+#define ARCHI_UDMA_I2S_ID(id)             6
+#define ARCHI_UDMA_CAM_ID(id)             7
+
+#define ARCHI_NB_PERIPH                   8
+
+
+/*
+ * FLLS
+*/
+
+#define ARCHI_NB_FLL  2
+
+
+
+/*
+ * SOC EVENTS
+ */
+
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2 1
+#define ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT (1<<ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT_LOG2)
+
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EVT   0
+#define ARCHI_SOC_EVENT_UDMA_NB_EVT      15
+#define ARCHI_SOC_EVENT_UDMA_NB_TGEN_EVT 6
+#define ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT 22
+#define ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT 8
+
+#define ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(x)     ((x)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#define ARCHI_SOC_EVENT_SPIM0_EOT    22
+#define ARCHI_SOC_EVENT_SPIM1_EOT    23
+#define ARCHI_SOC_EVENT_HYPER_EOT    24
+#define ARCHI_SOC_EVENT_UART_EXTRA   25
+#define ARCHI_SOC_EVENT_I2C0_EXTRA   26
+#define ARCHI_SOC_EVENT_I2C1_EXTRA   27
+#define ARCHI_SOC_EVENT_I2S_EXTRA    28
+#define ARCHI_SOC_EVENT_CAM_EXTRA    29
+
+#define ARCHI_SOC_EVENT_CLUSTER_ON_OFF   31
+#define ARCHI_SOC_EVENT_MSP              37
+#define ARCHI_SOC_EVENT_ICU_MODE_CHANGED 37
+#define ARCHI_SOC_EVENT_ICU_OK           37
+#define ARCHI_SOC_EVENT_ICU_DELAYED      37
+#define ARCHI_SOC_EVENT_CLUSTER_CG_OK    35
+#define ARCHI_SOC_EVENT_PICL_OK          36
+#define ARCHI_SOC_EVENT_SCU_OK           37
+#define ARCHI_SOC_EVENT_PMU_FIRST_EVENT  ARCHI_SOC_EVENT_CLUSTER_ON_OFF
+#define ARCHI_SOC_EVENT_PMU_NB_EVENTS    7
+
+#define ARCHI_SOC_EVENT_GPIO         42
+
+
+#define ARCHI_SOC_EVENT_NB_I2S_CHANNELS  4
+#define ARCHI_SOC_EVENT_NB_UDMA_CHANNELS 19
+
+#define ARCHI_SOC_EVENT_SW_EVENT0    48
+#define ARCHI_SOC_EVENT_SW_EVENT1    49
+#define ARCHI_SOC_EVENT_SW_EVENT2    50
+#define ARCHI_SOC_EVENT_SW_EVENT3    51
+#define ARCHI_SOC_EVENT_SW_EVENT4    52
+#define ARCHI_SOC_EVENT_SW_EVENT5    53
+#define ARCHI_SOC_EVENT_SW_EVENT6    54
+#define ARCHI_SOC_EVENT_SW_EVENT7    55
+
+#define ARCHI_SOC_EVENT_NB           8
+
+#define ARCHI_SOC_EVENT_REF_CLK_RISE 56
+
+
+/*
+ * CLUSTER EVENTS
+ */
+
+#define ARCHI_CL_EVT_DMA0        8
+#define ARCHI_CL_EVT_DMA1        9
+#define ARCHI_EVT_TIMER0      10
+#define ARCHI_EVT_TIMER1      11
+#define ARCHI_CL_EVT_ACC0        12
+#define ARCHI_CL_EVT_ACC1        13
+#define ARCHI_CL_EVT_ACC2        14
+#define ARCHI_CL_EVT_ACC3        15
+#define ARCHI_CL_EVT_BAR         16
+#define ARCHI_CL_EVT_MUTEX       17
+#define ARCHI_CL_EVT_DISPATCH    18
+#define ARCHI_EVT_MPU_ERROR   28
+#define ARCHI_CL_EVT_SOC_EVT     30
+#define ARCHI_EVT_SOC_FIFO    31
+
+
+
+/*
+ * FC EVENTS
+ */
+
+#define ARCHI_FC_EVT_FIRST_SW   0
+#define ARCHI_FC_EVT_NB_SW      8
+#define ARCHI_FC_EVT_TIMER0_LO     10
+#define ARCHI_FC_EVT_TIMER0_HI     11
+#define ARCHI_FC_EVT_CLK_REF    14
+#define ARCHI_FC_EVT_GPIO       15
+#define ARCHI_FC_EVT_RTC        16
+#define ARCHI_FC_EVT_ADV_TIMER0 17
+#define ARCHI_FC_EVT_ADV_TIMER1 18
+#define ARCHI_FC_EVT_ADV_TIMER2 19
+#define ARCHI_FC_EVT_ADV_TIMER3 20
+#define ARCHI_FC_EVT_CLUSTER_NOT_BUSY 21
+#define ARCHI_FC_EVT_CLUSTER_POK      22
+#define ARCHI_FC_EVT_CLUSTER_CG_OK    23
+#define ARCHI_FC_EVT_PICL_OK          24
+#define ARCHI_FC_EVT_SCU_OK           25
+#define ARCHI_FC_EVT_SOC_EVT          26
+#define ARCHI_FC_EVT_QUEUE_ERROR      29
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/chips/wolfe/pulp.h b/sw/pulp-sdk/archi/include/archi/chips/wolfe/pulp.h
new file mode 100644
index 0000000..78a16c4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/chips/wolfe/pulp.h
@@ -0,0 +1,44 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_CHIPS_WOLFE_PULP_H__
+#define __ARCHI_CHIPS_WOLFE_PULP_H__
+
+#include "archi/chips/wolfe/properties.h"
+
+#include "archi/riscv/priv_1_9.h"
+#include "archi/riscv/pcer_v1.h"
+
+#include "archi/chips/wolfe/memory_map.h"
+#include "archi/chips/wolfe/apb_soc.h"
+#include "archi/stdout/stdout_v3.h"
+#include "archi/chips/wolfe/pmu.h"
+#include "archi/maestro/maestro_v2_new.h"
+#include "archi/gpio/gpio_v2.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+#include "archi/dma/mchan_v6.h"
+#include "archi/pwm/v1/pwm_v1.h"
+
+#include "archi/udma/cpi/udma_cpi_v1.h"
+#include "archi/udma/hyper/udma_hyper_v1.h"
+#include "archi/udma/i2c/udma_i2c_v2.h"
+#include "archi/udma/i2s/udma_i2s_v1.h"
+#include "archi/udma/i2s/udma_i2s_v1_new.h"
+#include "archi/udma/spim/udma_spim_v2.h"
+#include "archi/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/cluster_ctrl/cluster_ctrl_v2.h b/sw/pulp-sdk/archi/include/archi/cluster_ctrl/cluster_ctrl_v2.h
new file mode 100644
index 0000000..0c68be9
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/cluster_ctrl/cluster_ctrl_v2.h
@@ -0,0 +1,38 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef ARCHI_CLUSTER_CTRL_CLUSTER_CTRL_V2_H
+#define ARCHI_CLUSTER_CTRL_CLUSTER_CTRL_V2_H
+
+#define EOC_EOC_OFFSET          0x0
+#define EOC_FETCH_OFFSET        0x8
+#define EOC_CLUSTER_CFG_OFFSET  0x18
+#define EOC_BOOTADDR_OFFSET     0x40
+#define EOC_BOOTADDR_SIZE       0x40
+#define EOC_BOOTADDR_COREID(offset) ((offset) >> 2)
+
+#define ARCHI_CLUSTER_CTRL_EOC                      0x0
+#define ARCHI_CLUSTER_CTRL_FETCH_EN                 0x8
+#define ARCHI_CLUSTER_CTRL_EVENT                    0x10
+#define ARCHI_CLUSTER_CTRL_CLUSTER_CFG              0x18
+#define ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE         0x20
+#define ARCHI_CLUSTER_CTRL_DBG_STATUS               0x28
+#define ARCHI_CLUSTER_CTRL_DBG_HALT_MASK            0x38
+#define ARCHI_CLUSTER_CTRL_BOOTADDR(core)          (0x40 + 4*(core))
+#define ARCHI_CLUSTER_CTRL_BOOTADDR_COREID(offset) (((offset) - ARCHI_CLUSTER_CTRL_BOOTADDR(0)) >> 2)
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/dma/mchan_v3.h b/sw/pulp-sdk/archi/include/archi/dma/mchan_v3.h
new file mode 100644
index 0000000..746ad1b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/dma/mchan_v3.h
@@ -0,0 +1,63 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef ARCHI_DMA_MCHAN_V3_H
+#define ARCHI_DMA_MCHAN_V3_H
+
+#define TCDM_ADDR_REG_OFFSET      ( 0x0 )
+#define EXT_ADDR_REG_OFFSET       ( 0x4 )
+#define CMD_QUEUE_OFFSET          ( 0x8 )
+#define CMD_QUEUE_BUSY_REG_OFFSET ( 0xC )
+
+#define ST1     0x0001
+#define ST2     0x0002
+#define ST4     0x0004
+#define ST8     0x0008
+#define ST16    0x0010
+#define ST32    0x0020
+#define ST64    0x0040
+#define ST128   0x0080
+#define ST256   0x0100
+#define ST512   0x0200
+#define ST1024  0x0400
+#define ST2048  0x0800
+#define ST4096  0x1000
+#define ST8192  0x2000
+#define ST16384 0x4000
+
+#define LD1     0x8001
+#define LD2     0x8002
+#define LD4     0x8004
+#define LD8     0x8008
+#define LD16    0x8010
+#define LD32    0x8020
+#define LD64    0x8040
+#define LD128   0x8080
+#define LD256   0x8100
+#define LD512   0x8200
+#define LD1024  0x8400
+#define LD2048  0x8800
+#define LD4096  0x9000
+#define LD8192  0xA000
+#define LD16384 0xC000
+
+#define MCHAN_TYPE_OFFSET 15
+#define MCHAN_TYPE(x) (((x) >> MCHAN_TYPE_OFFSET) & 1) 
+
+#define MCHAN_SIZE_OFFSET 0
+#define MCHAN_SIZE(x) (((x) >> MCHAN_SIZE_OFFSET) & 0x7fff)
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/dma/mchan_v5.h b/sw/pulp-sdk/archi/include/archi/dma/mchan_v5.h
new file mode 100644
index 0000000..395467e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/dma/mchan_v5.h
@@ -0,0 +1,119 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_DMA_MCHAN_V5_H__
+#define __ARCHI_DMA_MCHAN_V5_H__
+
+#define MCHAN_COMMAND_QUEUE_OFFSET   0x0
+#define MCHAN_STATUS_REGISTER_OFFSET 0x4
+
+#define MCHAN_SIZE_OFFSET 0
+#define MCHAN_LEN_WIDTH 16
+#define MCHAN_LEN_MASK ((1<<MCHAN_LEN_WIDTH)-1)
+#define MCHAN_SIZE(x) (((x) >> MCHAN_SIZE_OFFSET) & MCHAN_LEN_MASK)
+
+#define MCHAN_TYPE_OFFSET (MCHAN_LEN_WIDTH)
+#define MCHAN_TYPE(x) (((x) >> MCHAN_TYPE_OFFSET) & 1)
+
+#define MCHAN_INCR_OFFSET (MCHAN_LEN_WIDTH + 1)
+#define MCHAN_INCR(x) (((x) >> MCHAN_INCR_OFFSET) & 1)
+
+#define MCHAN_TWD_OFFSET (MCHAN_LEN_WIDTH + 2)
+#define MCHAN_TWD(x) (((x) >> MCHAN_TWD_OFFSET) & 1)
+
+#define MCHAN_2D_STRIDE_OFFSET (16)
+#define MCHAN_2D_STRIDE_WIDTH (16)
+#define MCHAN_2D_STRIDE_MASK ((1<<MCHAN_2D_STRIDE_WIDTH)-1)
+#define MCHAN_2D_STRIDE(x) (((x) >> MCHAN_2D_STRIDE_OFFSET) & MCHAN_2D_STRIDE_MASK)
+
+#define MCHAN_2D_LEN_OFFSET (0)
+#define MCHAN_2D_LEN_WIDTH (16)
+#define MCHAN_2D_LEN_MASK ((1<<MCHAN_2D_LEN_WIDTH)-1)
+#define MCHAN_2D_LEN(x) (((x) >> MCHAN_2D_LEN_OFFSET) & MCHAN_2D_LEN_MASK)
+
+// Direction of the transfer
+#define MCHAN_LOC_TO_EXT_MODE 0x0      // From inside the cluster to outside (e.g. L1 to L2)
+#define MCHAN_EXT_TO_LOC_MODE 0x1      // From outside the cluster to inside the cluster (e.g. L2 to L1)
+#define MCHAN_TX_MODE 0x0
+#define MCHAN_RX_MODE 0x1
+
+// Address increment
+#define MCHAN_FIX_MODE 0x0     // No increment, the access address is always the same, useful for streaming devices
+#define MCHAN_INC_MODE 0x1     // Classic address increment
+
+// 1D or 2D transfer
+#define MCHAN_LIN_MODE 0x0   // Classic linear (1D) mode
+#define MCHAN_TWD_MODE 0x1   // 2D mode, for block transfer
+
+#define MCHAN_NB_COUNTERS 4
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+// Register map
+
+#define PLP_DMA_QUEUE_OFFSET   0x0
+#define PLP_DMA_STATUS_OFFSET  0x4
+
+// Command bitfield
+
+#define PLP_DMA_SIZE_BIT    0
+#define PLP_DMA_SIZE_WIDTH  16
+#define PLP_DMA_TYPE_BIT   (PLP_DMA_SIZE_WIDTH)
+#define PLP_DMA_INCR_BIT   (PLP_DMA_SIZE_WIDTH + 1)
+#define PLP_DMA_2D_BIT     (PLP_DMA_SIZE_WIDTH + 2)
+
+#define PLP_DMA_LOC2EXT 0
+#define PLP_DMA_EXT2LOC 1
+
+#define PLP_DMA_1D 0
+#define PLP_DMA_2D 1
+
+#define PLP_DMA_FIX         0
+#define PLP_DMA_INC         1
+
+// Stride bitfield
+
+#define PLP_DMA_2D_STRIDE_BIT    16
+#define PLP_DMA_2D_STRIDE_WIDTH  16
+
+#define PLP_DMA_2D_LEN_BIT       0
+#define PLP_DMA_2D_LEN_WIDTH     16
+
+// Macros
+#define PLP_DMA_SIZE_GET(x)    (((x) >> PLP_DMA_SIZE_BIT) & ((1<<PLP_DMA_SIZE_WIDTH)-1))
+#define PLP_DMA_TYPE_GET(x)    (((x) >> PLP_DMA_TYPE_BIT) & 1)
+#define PLP_DMA_INCR_GET(x)    (((x) >> PLP_DMA_INCR_BIT) & 1)
+#define PLP_DMA_2D_GET(x)      (((x) >> PLP_DMA_2D_BIT)   & 1)
+
+#define PLP_DMA_2D_STRIDE_GET(x)   (((x) >> PLP_DMA_2D_STRIDE_BIT) & ((1<<PLP_DMA_2D_STRIDE_WIDTH)-1))
+#define PLP_DMA_2D_LEN_GET(x) (((x) >> PLP_DMA_2D_LEN_BIT) & ((1<<PLP_DMA_2D_LEN_WIDTH)-1))
+
+
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/dma/mchan_v6.h b/sw/pulp-sdk/archi/include/archi/dma/mchan_v6.h
new file mode 100644
index 0000000..f93f3c2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/dma/mchan_v6.h
@@ -0,0 +1,80 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef ARCHI_DMA_MCHAN_V6_H
+#define ARCHI_DMA_MCHAN_V6_H
+
+// Register map
+
+#define MCHAN_CMD_OFFSET                         0x0
+#define MCHAN_STATUS_OFFSET                      0x4
+
+#define PLP_DMA_QUEUE_OFFSET   0x0
+#define PLP_DMA_STATUS_OFFSET  0x4
+
+#define MCHAN_CMD_CMD_LEN_BIT                                        0
+#define MCHAN_CMD_CMD_LEN_WIDTH                                      16
+
+// Command bitfield
+
+#define PLP_DMA_SIZE_BIT    0
+#define PLP_DMA_SIZE_WIDTH  16
+#define PLP_DMA_TYPE_BIT   (PLP_DMA_SIZE_WIDTH)
+#define PLP_DMA_INCR_BIT   (PLP_DMA_SIZE_WIDTH + 1)
+#define PLP_DMA_2D_BIT     (PLP_DMA_SIZE_WIDTH + 2)
+#define PLP_DMA_ELE_BIT    (PLP_DMA_SIZE_WIDTH + 3)
+#define PLP_DMA_ILE_BIT    (PLP_DMA_SIZE_WIDTH + 4)
+#define PLP_DMA_BLE_BIT    (PLP_DMA_SIZE_WIDTH + 5)
+
+#define PLP_DMA_LOC2EXT 0
+#define PLP_DMA_EXT2LOC 1
+
+#define PLP_DMA_1D 0
+#define PLP_DMA_2D 1
+
+#define PLP_DMA_NO_TRIG_EVT 0
+#define PLP_DMA_TRIG_EVT    1
+
+#define PLP_DMA_NO_TRIG_IRQ 0
+#define PLP_DMA_TRIG_IRQ    1
+
+#define PLP_DMA_PRIV        0
+#define PLP_DMA_SHARED      1
+
+#define PLP_DMA_FIX         0
+#define PLP_DMA_INC         1
+
+// Stride bitfield
+
+#define PLP_DMA_2D_STRIDE_BIT    16
+#define PLP_DMA_2D_STRIDE_WIDTH  15
+
+#define PLP_DMA_2D_LEN_BIT       0
+#define PLP_DMA_2D_LEN_WIDTH     15
+
+// Macros
+#define PLP_DMA_SIZE_GET(x)    (((x) >> PLP_DMA_SIZE_BIT) & ((1<<PLP_DMA_SIZE_WIDTH)-1))
+#define PLP_DMA_TYPE_GET(x)    (((x) >> PLP_DMA_TYPE_BIT) & 1)
+#define PLP_DMA_INCR_GET(x)    (((x) >> PLP_DMA_INCR_BIT) & 1)
+#define PLP_DMA_2D_GET(x)      (((x) >> PLP_DMA_2D_BIT)   & 1)
+#define PLP_DMA_ELE_GET(x)     (((x) >> PLP_DMA_ELE_BIT)  & 1)
+#define PLP_DMA_ILE_GET(x)     (((x) >> PLP_DMA_ILE_BIT)  & 1)
+#define PLP_DMA_BLE_GET(x)     (((x) >> PLP_DMA_BLE_BIT)  & 1)
+
+#define PLP_DMA_2D_STRIDE_GET(x)   (((x) >> PLP_DMA_2D_STRIDE_BIT) & ((1<<PLP_DMA_2D_STRIDE_WIDTH)-1))
+#define PLP_DMA_2D_LEN_GET(x) (((x) >> PLP_DMA_2D_LEN_BIT) & ((1<<PLP_DMA_2D_LEN_WIDTH)-1))
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/dma/mchan_v7.h b/sw/pulp-sdk/archi/include/archi/dma/mchan_v7.h
new file mode 100644
index 0000000..41f8ff6
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/dma/mchan_v7.h
@@ -0,0 +1,486 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_DMA_MCHAN_V7_H__
+#define __INCLUDE_ARCHI_DMA_MCHAN_V7_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Cluster DMA configuration register.
+#define MCHAN_CMD_OFFSET                         0x0
+
+// Cluster DMA status register.
+#define MCHAN_STATUS_OFFSET                      0x4
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Format is operation dependent. See below. (access: R/W)
+#define MCHAN_CMD_CMD_BIT                                            0
+#define MCHAN_CMD_CMD_WIDTH                                          32
+#define MCHAN_CMD_CMD_MASK                                           0xffffffff
+
+// Format is operation dependent. See below. (access: R/W)
+#define MCHAN_STATUS_STATUS_BIT                                      0
+#define MCHAN_STATUS_STATUS_WIDTH                                    32
+#define MCHAN_STATUS_STATUS_MASK                                     0xffffffff
+
+// Transfer length in bytes configuration bitfield. (access: W)
+#define MCHAN_CMD_CMD_LEN_BIT                                        0
+#define MCHAN_CMD_CMD_LEN_WIDTH                                      17
+#define MCHAN_CMD_CMD_LEN_MASK                                       0x1ffff
+
+// Transfer direction configuration bitfield: - 1'b0: L1 to L2 - 1'b1: L2 to L2 (access: W)
+#define MCHAN_CMD_CMD_TYPE_BIT                                       17
+#define MCHAN_CMD_CMD_TYPE_WIDTH                                     1
+#define MCHAN_CMD_CMD_TYPE_MASK                                      0x20000
+
+// Transfer incremental configuration bitfield: - 1'b0: non incremental - 1'b1: incremental (access: W)
+#define MCHAN_CMD_CMD_INC_BIT                                        18
+#define MCHAN_CMD_CMD_INC_WIDTH                                      1
+#define MCHAN_CMD_CMD_INC_MASK                                       0x40000
+
+// Transfer type configuration bitfield: - 1'b0: linear transfer in EXT interface - 1'b1: 2D transfer in EXT interface (access: W)
+#define MCHAN_CMD_CMD__2D_EXT_BIT                                    19
+#define MCHAN_CMD_CMD__2D_EXT_WIDTH                                  1
+#define MCHAN_CMD_CMD__2D_EXT_MASK                                   0x80000
+
+// Transfer event generation configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: W)
+#define MCHAN_CMD_CMD_ELE_BIT                                        20
+#define MCHAN_CMD_CMD_ELE_WIDTH                                      1
+#define MCHAN_CMD_CMD_ELE_MASK                                       0x100000
+
+// Transfer interrupt generation configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: W)
+#define MCHAN_CMD_CMD_ILE_BIT                                        21
+#define MCHAN_CMD_CMD_ILE_WIDTH                                      1
+#define MCHAN_CMD_CMD_ILE_MASK                                       0x200000
+
+// Transfer event or interrupt broadcast configuration bitfield: - 1'b0: event or interrupt is routed to the cluster core who initiated the transfer - 1'b1: event or interrupt are broadcasted to all cluster cores (access: W)
+#define MCHAN_CMD_CMD_BLE_BIT                                        22
+#define MCHAN_CMD_CMD_BLE_WIDTH                                      1
+#define MCHAN_CMD_CMD_BLE_MASK                                       0x400000
+
+// Transfer type configuration bitfield: - 1'b0: linear transfer in TCDM interface - 1'b1: 2D transfer in TCDM interface (access: W)
+#define MCHAN_CMD_CMD__2D_TCDM_BIT                                   23
+#define MCHAN_CMD_CMD__2D_TCDM_WIDTH                                 1
+#define MCHAN_CMD_CMD__2D_TCDM_MASK                                  0x800000
+
+// Transfer identifier value bitfield. (access: R)
+#define MCHAN_CMD_GET_TID_TID_BIT                                    0
+#define MCHAN_CMD_GET_TID_TID_WIDTH                                  4
+#define MCHAN_CMD_GET_TID_TID_MASK                                   0xf
+
+// Transfer L1 base address configuration bitfield. (access: W)
+#define MCHAN_CMD_TCDM_ADDR_ADDR_BIT                                 0
+#define MCHAN_CMD_TCDM_ADDR_ADDR_WIDTH                               32
+#define MCHAN_CMD_TCDM_ADDR_ADDR_MASK                                0xffffffff
+
+// Transfer L2 base address configuration bitfield. (access: W)
+#define MCHAN_CMD_EXT_ADDR_ADDR_BIT                                  0
+#define MCHAN_CMD_EXT_ADDR_ADDR_WIDTH                                32
+#define MCHAN_CMD_EXT_ADDR_ADDR_MASK                                 0xffffffff
+
+// EXT 2D transfer conut value configuration bitfield. (access: W)
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_BIT                     0
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_WIDTH                   32
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_MASK                    0xffffffff
+
+// EXT 2D transfer stride value configuration bitfield. (access: W)
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_BIT                   0
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_WIDTH                 32
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_MASK                  0xffffffff
+
+// TCDM 2D transfer conut value configuration bitfield. (access: W)
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_BIT                   0
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_WIDTH                 32
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_MASK                  0xffffffff
+
+// TCDM 2D transfer stride value configuration bitfield. (access: W)
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_BIT                 0
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_WIDTH               32
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_MASK                0xffffffff
+
+// Transfer status bitfield: TID_TR[i]=1'b1 means that transfer with TID i is active. (access: R)
+#define MCHAN_STATUS_STATUS_TID_TR_BIT                               0
+#define MCHAN_STATUS_STATUS_TID_TR_WIDTH                             16
+#define MCHAN_STATUS_STATUS_TID_TR_MASK                              0xffff
+
+// Transfer status bitfield: - TID_TR[i]=1'b0 means that transfer allocator with TID i-16 is free. - TID_TR[i]=1'b1 means that transfer allocator with TID i-16 is reserved. (access: R)
+#define MCHAN_STATUS_STATUS_TID_ALLOC_BIT                            16
+#define MCHAN_STATUS_STATUS_TID_ALLOC_WIDTH                          16
+#define MCHAN_STATUS_STATUS_TID_ALLOC_MASK                           0xffff0000
+
+// Transfer canceller configuration bitfield. Writing a 1'b1 in TID_FREE[i] will free transfer with TID i. (access: W)
+#define MCHAN_STATUS_FREE_TID_TID_FREE_BIT                           0
+#define MCHAN_STATUS_FREE_TID_TID_FREE_WIDTH                         16
+#define MCHAN_STATUS_FREE_TID_TID_FREE_MASK                          0xffff
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int cmd             :32; // Format is operation dependent. See below.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int status          :32; // Format is operation dependent. See below.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_status_t;
+
+typedef union {
+  struct {
+    unsigned int len             :17; // Transfer length in bytes configuration bitfield.
+    unsigned int type            :1 ; // Transfer direction configuration bitfield: - 1'b0: L1 to L2 - 1'b1: L2 to L2
+    unsigned int inc             :1 ; // Transfer incremental configuration bitfield: - 1'b0: non incremental - 1'b1: incremental
+    unsigned int _2d_ext         :1 ; // Transfer type configuration bitfield: - 1'b0: linear transfer in EXT interface - 1'b1: 2D transfer in EXT interface
+    unsigned int ele             :1 ; // Transfer event generation configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int ile             :1 ; // Transfer interrupt generation configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int ble             :1 ; // Transfer event or interrupt broadcast configuration bitfield: - 1'b0: event or interrupt is routed to the cluster core who initiated the transfer - 1'b1: event or interrupt are broadcasted to all cluster cores
+    unsigned int _2d_tcdm        :1 ; // Transfer type configuration bitfield: - 1'b0: linear transfer in TCDM interface - 1'b1: 2D transfer in TCDM interface
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int tid             :4 ; // Transfer identifier value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_get_tid_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Transfer L1 base address configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_tcdm_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Transfer L2 base address configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_ext_addr_t;
+
+typedef union {
+  struct {
+    unsigned int _2d_ext_count   :32; // EXT 2D transfer conut value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_2d_ext_count_t;
+
+typedef union {
+  struct {
+    unsigned int _2d_ext_stride  :32; // EXT 2D transfer stride value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_2d_ext_stride_t;
+
+typedef union {
+  struct {
+    unsigned int _2d_tcdm_count  :32; // TCDM 2D transfer conut value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_2d_tcdm_count_t;
+
+typedef union {
+  struct {
+    unsigned int _2d_tcdm_stride :32; // TCDM 2D transfer stride value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_cmd_2d_tcdm_stride_t;
+
+typedef union {
+  struct {
+    unsigned int tid_tr          :16; // Transfer status bitfield: TID_TR[i]=1'b1 means that transfer with TID i is active.
+    unsigned int tid_alloc       :16; // Transfer status bitfield: - TID_TR[i]=1'b0 means that transfer allocator with TID i-16 is free. - TID_TR[i]=1'b1 means that transfer allocator with TID i-16 is reserved.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_status_status_t;
+
+typedef union {
+  struct {
+    unsigned int tid_free        :16; // Transfer canceller configuration bitfield. Writing a 1'b1 in TID_FREE[i] will free transfer with TID i.
+  };
+  unsigned int raw;
+} __attribute__((packed)) mchan_status_free_tid_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_mchan_cmd : public vp::reg_32
+{
+public:
+  inline void cmd_set(uint32_t value) { this->set_field(value, MCHAN_CMD_CMD_BIT, MCHAN_CMD_CMD_WIDTH); }
+  inline uint32_t cmd_get() { return this->get_field(MCHAN_CMD_CMD_BIT, MCHAN_CMD_CMD_WIDTH); }
+};
+
+class vp_mchan_status : public vp::reg_32
+{
+public:
+  inline void status_set(uint32_t value) { this->set_field(value, MCHAN_STATUS_STATUS_BIT, MCHAN_STATUS_STATUS_WIDTH); }
+  inline uint32_t status_get() { return this->get_field(MCHAN_STATUS_STATUS_BIT, MCHAN_STATUS_STATUS_WIDTH); }
+};
+
+class vp_mchan_cmd_tcdm_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, MCHAN_CMD_TCDM_ADDR_ADDR_BIT, MCHAN_CMD_TCDM_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(MCHAN_CMD_TCDM_ADDR_ADDR_BIT, MCHAN_CMD_TCDM_ADDR_ADDR_WIDTH); }
+};
+
+class vp_mchan_cmd_ext_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, MCHAN_CMD_EXT_ADDR_ADDR_BIT, MCHAN_CMD_EXT_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(MCHAN_CMD_EXT_ADDR_ADDR_BIT, MCHAN_CMD_EXT_ADDR_ADDR_WIDTH); }
+};
+
+class vp_mchan_cmd_2d_ext_count : public vp::reg_32
+{
+public:
+  inline void _2d_ext_count_set(uint32_t value) { this->set_field(value, MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_BIT, MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_WIDTH); }
+  inline uint32_t _2d_ext_count_get() { return this->get_field(MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_BIT, MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_WIDTH); }
+};
+
+class vp_mchan_cmd_2d_ext_stride : public vp::reg_32
+{
+public:
+  inline void _2d_ext_stride_set(uint32_t value) { this->set_field(value, MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_BIT, MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_WIDTH); }
+  inline uint32_t _2d_ext_stride_get() { return this->get_field(MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_BIT, MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_WIDTH); }
+};
+
+class vp_mchan_cmd_2d_tcdm_count : public vp::reg_32
+{
+public:
+  inline void _2d_tcdm_count_set(uint32_t value) { this->set_field(value, MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_BIT, MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_WIDTH); }
+  inline uint32_t _2d_tcdm_count_get() { return this->get_field(MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_BIT, MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_WIDTH); }
+};
+
+class vp_mchan_cmd_2d_tcdm_stride : public vp::reg_32
+{
+public:
+  inline void _2d_tcdm_stride_set(uint32_t value) { this->set_field(value, MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_BIT, MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_WIDTH); }
+  inline uint32_t _2d_tcdm_stride_get() { return this->get_field(MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_BIT, MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_WIDTH); }
+};
+
+class vp_mchan_status_status : public vp::reg_16
+{
+public:
+  inline void tid_tr_set(uint16_t value) { this->set_field(value, MCHAN_STATUS_STATUS_TID_TR_BIT, MCHAN_STATUS_STATUS_TID_TR_WIDTH); }
+  inline uint16_t tid_tr_get() { return this->get_field(MCHAN_STATUS_STATUS_TID_TR_BIT, MCHAN_STATUS_STATUS_TID_TR_WIDTH); }
+  inline void tid_alloc_set(uint16_t value) { this->set_field(value, MCHAN_STATUS_STATUS_TID_ALLOC_BIT, MCHAN_STATUS_STATUS_TID_ALLOC_WIDTH); }
+  inline uint16_t tid_alloc_get() { return this->get_field(MCHAN_STATUS_STATUS_TID_ALLOC_BIT, MCHAN_STATUS_STATUS_TID_ALLOC_WIDTH); }
+};
+
+class vp_mchan_status_free_tid : public vp::reg_16
+{
+public:
+  inline void tid_free_set(uint16_t value) { this->set_field(value, MCHAN_STATUS_FREE_TID_TID_FREE_BIT, MCHAN_STATUS_FREE_TID_TID_FREE_WIDTH); }
+  inline uint16_t tid_free_get() { return this->get_field(MCHAN_STATUS_FREE_TID_TID_FREE_BIT, MCHAN_STATUS_FREE_TID_TID_FREE_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int cmd             ; // Cluster DMA configuration register.
+  unsigned int status          ; // Cluster DMA status register.
+  unsigned int cmd_cmd         ; // Transfer length in bytes configuration bitfield.
+  unsigned int cmd_get_tid     ; // Transfer identifier value bitfield.
+  unsigned int cmd_tcdm_addr   ; // Transfer L1 base address configuration bitfield.
+  unsigned int cmd_ext_addr    ; // Transfer L2 base address configuration bitfield.
+  unsigned int cmd_2d_ext_count; // EXT 2D transfer conut value configuration bitfield.
+  unsigned int cmd_2d_ext_stride; // EXT 2D transfer stride value configuration bitfield.
+  unsigned int cmd_2d_tcdm_count; // TCDM 2D transfer conut value configuration bitfield.
+  unsigned int cmd_2d_tcdm_stride; // TCDM 2D transfer stride value configuration bitfield.
+  unsigned int status_status   ; // Transfer status bitfield: TID_TR[i]=1'b1 means that transfer with TID i is active.
+  unsigned int status_free_tid ; // Transfer canceller configuration bitfield. Writing a 1'b1 in TID_FREE[i] will free transfer with TID i.
+} __attribute__((packed)) mchan_mchan_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t mchan_cmd_get(uint32_t base) { return ARCHI_READ(base, MCHAN_CMD_OFFSET); }
+static inline void mchan_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MCHAN_CMD_OFFSET, value); }
+
+static inline uint32_t mchan_status_get(uint32_t base) { return ARCHI_READ(base, MCHAN_STATUS_OFFSET); }
+static inline void mchan_status_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MCHAN_STATUS_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MCHAN_CMD_CMD_GET(value)                           (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_CMD_GETS(value)                          (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_CMD_SET(value,field)                     (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_CMD(val)                                 ((val) << 0)
+
+#define MCHAN_STATUS_STATUS_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_STATUS_STATUS_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_STATUS_STATUS_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_STATUS_STATUS(val)                           ((val) << 0)
+
+#define MCHAN_CMD_CMD_LEN_GET(value)                       (ARCHI_BEXTRACTU((value),17,0))
+#define MCHAN_CMD_CMD_LEN_GETS(value)                      (ARCHI_BEXTRACT((value),17,0))
+#define MCHAN_CMD_CMD_LEN_SET(value,field)                 (ARCHI_BINSERT((value),(field),17,0))
+#define MCHAN_CMD_CMD_LEN(val)                             ((val) << 0)
+
+#define MCHAN_CMD_CMD_TYPE_GET(value)                      (ARCHI_BEXTRACTU((value),1,17))
+#define MCHAN_CMD_CMD_TYPE_GETS(value)                     (ARCHI_BEXTRACT((value),1,17))
+#define MCHAN_CMD_CMD_TYPE_SET(value,field)                (ARCHI_BINSERT((value),(field),1,17))
+#define MCHAN_CMD_CMD_TYPE(val)                            ((val) << 17)
+
+#define MCHAN_CMD_CMD_INC_GET(value)                       (ARCHI_BEXTRACTU((value),1,18))
+#define MCHAN_CMD_CMD_INC_GETS(value)                      (ARCHI_BEXTRACT((value),1,18))
+#define MCHAN_CMD_CMD_INC_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,18))
+#define MCHAN_CMD_CMD_INC(val)                             ((val) << 18)
+
+#define MCHAN_CMD_CMD__2D_EXT_GET(value)                   (ARCHI_BEXTRACTU((value),1,19))
+#define MCHAN_CMD_CMD__2D_EXT_GETS(value)                  (ARCHI_BEXTRACT((value),1,19))
+#define MCHAN_CMD_CMD__2D_EXT_SET(value,field)             (ARCHI_BINSERT((value),(field),1,19))
+#define MCHAN_CMD_CMD__2D_EXT(val)                         ((val) << 19)
+
+#define MCHAN_CMD_CMD_ELE_GET(value)                       (ARCHI_BEXTRACTU((value),1,20))
+#define MCHAN_CMD_CMD_ELE_GETS(value)                      (ARCHI_BEXTRACT((value),1,20))
+#define MCHAN_CMD_CMD_ELE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,20))
+#define MCHAN_CMD_CMD_ELE(val)                             ((val) << 20)
+
+#define MCHAN_CMD_CMD_ILE_GET(value)                       (ARCHI_BEXTRACTU((value),1,21))
+#define MCHAN_CMD_CMD_ILE_GETS(value)                      (ARCHI_BEXTRACT((value),1,21))
+#define MCHAN_CMD_CMD_ILE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,21))
+#define MCHAN_CMD_CMD_ILE(val)                             ((val) << 21)
+
+#define MCHAN_CMD_CMD_BLE_GET(value)                       (ARCHI_BEXTRACTU((value),1,22))
+#define MCHAN_CMD_CMD_BLE_GETS(value)                      (ARCHI_BEXTRACT((value),1,22))
+#define MCHAN_CMD_CMD_BLE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,22))
+#define MCHAN_CMD_CMD_BLE(val)                             ((val) << 22)
+
+#define MCHAN_CMD_CMD__2D_TCDM_GET(value)                  (ARCHI_BEXTRACTU((value),1,23))
+#define MCHAN_CMD_CMD__2D_TCDM_GETS(value)                 (ARCHI_BEXTRACT((value),1,23))
+#define MCHAN_CMD_CMD__2D_TCDM_SET(value,field)            (ARCHI_BINSERT((value),(field),1,23))
+#define MCHAN_CMD_CMD__2D_TCDM(val)                        ((val) << 23)
+
+#define MCHAN_CMD_GET_TID_TID_GET(value)                   (ARCHI_BEXTRACTU((value),4,0))
+#define MCHAN_CMD_GET_TID_TID_GETS(value)                  (ARCHI_BEXTRACT((value),4,0))
+#define MCHAN_CMD_GET_TID_TID_SET(value,field)             (ARCHI_BINSERT((value),(field),4,0))
+#define MCHAN_CMD_GET_TID_TID(val)                         ((val) << 0)
+
+#define MCHAN_CMD_TCDM_ADDR_ADDR_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_TCDM_ADDR_ADDR_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_TCDM_ADDR_ADDR_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_TCDM_ADDR_ADDR(val)                      ((val) << 0)
+
+#define MCHAN_CMD_EXT_ADDR_ADDR_GET(value)                 (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_EXT_ADDR_ADDR_GETS(value)                (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_EXT_ADDR_ADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_EXT_ADDR_ADDR(val)                       ((val) << 0)
+
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_GET(value)    (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_GETS(value)   (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT_SET(value,field) (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_2D_EXT_COUNT__2D_EXT_COUNT(val)          ((val) << 0)
+
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_GET(value)  (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_GETS(value) (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE_SET(value,field) (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_2D_EXT_STRIDE__2D_EXT_STRIDE(val)        ((val) << 0)
+
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_GET(value)  (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_GETS(value) (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT_SET(value,field) (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_2D_TCDM_COUNT__2D_TCDM_COUNT(val)        ((val) << 0)
+
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_GET(value) (ARCHI_BEXTRACTU((value),32,0))
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_GETS(value) (ARCHI_BEXTRACT((value),32,0))
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE_SET(value,field) (ARCHI_BINSERT((value),(field),32,0))
+#define MCHAN_CMD_2D_TCDM_STRIDE__2D_TCDM_STRIDE(val)      ((val) << 0)
+
+#define MCHAN_STATUS_STATUS_TID_TR_GET(value)              (ARCHI_BEXTRACTU((value),16,0))
+#define MCHAN_STATUS_STATUS_TID_TR_GETS(value)             (ARCHI_BEXTRACT((value),16,0))
+#define MCHAN_STATUS_STATUS_TID_TR_SET(value,field)        (ARCHI_BINSERT((value),(field),16,0))
+#define MCHAN_STATUS_STATUS_TID_TR(val)                    ((val) << 0)
+
+#define MCHAN_STATUS_STATUS_TID_ALLOC_GET(value)           (ARCHI_BEXTRACTU((value),16,16))
+#define MCHAN_STATUS_STATUS_TID_ALLOC_GETS(value)          (ARCHI_BEXTRACT((value),16,16))
+#define MCHAN_STATUS_STATUS_TID_ALLOC_SET(value,field)     (ARCHI_BINSERT((value),(field),16,16))
+#define MCHAN_STATUS_STATUS_TID_ALLOC(val)                 ((val) << 16)
+
+#define MCHAN_STATUS_FREE_TID_TID_FREE_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define MCHAN_STATUS_FREE_TID_TID_FREE_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define MCHAN_STATUS_FREE_TID_TID_FREE_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define MCHAN_STATUS_FREE_TID_TID_FREE(val)                ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/efuse/efuse_v1.h b/sw/pulp-sdk/archi/include/archi/efuse/efuse_v1.h
new file mode 100644
index 0000000..98adf35
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/efuse/efuse_v1.h
@@ -0,0 +1,28 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_EFUSE_EFUSE_V1_H__
+#define __ARCHI_EFUSE_EFUSE_V1_H__
+
+#define EFUSE_CMD_OFFSET  0x000
+#define EFUSE_CFG_OFFSET  0x004
+#define EFUSE_REGS_OFFSET 0x200
+
+#define EFUSE_CMD_READ    0x1
+#define EFUSE_CMD_WRITE   0x2
+#define EFUSE_CMD_SLEEP   0x4
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/eu/eu_v1.h b/sw/pulp-sdk/archi/include/archi/eu/eu_v1.h
new file mode 100644
index 0000000..fad814c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/eu/eu_v1.h
@@ -0,0 +1,82 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_EU_EU_V1_H_
+#define __ARCHI_EU_EU_V1_H_
+
+#define PULP_CKG_MAX_NB_BARRIERS          18
+
+#define PULP_NB_GP_EVENTS                 3
+ // TODO this is wrong should be 1 !!!
+#define PULP_FIRST_GP_EVENT               0
+#define PULP_HW_BAR_EVENT                 0
+ 
+
+#define PULP_DEMUX_CORE_CLKGATE_OFFSET     0x0
+#define PULP_DEMUX_EV_BUFFER_CLEAR_OFFSET  0x4
+
+#define PULP_BODYBIAS_SRAM0_OFFSET        0x0
+#define PULP_BODYBIAS_SRAM1_OFFSET        0x4
+#define PULP_BODYBIAS_SRAM2_OFFSET        0x8
+#define PULP_BODYBIAS_SRAM3_OFFSET        0xC
+#define PULP_BODYBIAS_CORE0_OFFSET        0x10
+#define PULP_BODYBIAS_CORE1_OFFSET        0x14
+#define PULP_BODYBIAS_CORE2_OFFSET        0x18
+#define PULP_BODYBIAS_CORE3_OFFSET        0x1C
+
+#define PULP_CLKGATE_SRAM0_OFFSET         0x100
+#define PULP_CLKGATE_SRAM1_OFFSET         0x104
+#define PULP_CLKGATE_SRAM2_OFFSET         0x108
+#define PULP_CLKGATE_SRAM3_OFFSET         0x10C
+#define PULP_CLKGATE_SCM_OFFSET           0x124
+#define PULP_CLKGATE_STATUS               0x170
+
+#define PULP_CLKGATE_TRIGG_BARRIER        0x35c
+#define PULP_CLKGATE_WAIT_BARRIER         0x36c
+#define PULP_CLKGATE_SET_BARRIER          0x374
+#define PULP_CLKGATE_SET_BARRIER_SIZE     (0x4*PULP_CKG_MAX_NB_BARRIERS)
+
+
+#define PULP_EV_MASK_LOW                  0x100
+#define PULP_EV_MASK_LOW_SIZE             0x040
+
+#define PULP_EV_BUFFER_LOW                0x180
+#define PULP_EV_BUFFER_LOW_SIZE           0x040
+
+#define PULP_CORE_CLKGATE                 0x308
+
+#define PULP_EVNT_GEN                     0x30C
+
+#define PULP_EVNT_GEN_GP0                 0x360
+#define PULP_EVNT_GEN_GP1                 0x364
+#define PULP_EVNT_GEN_GP2                 0x368
+
+
+#define PULP_DEMUX_IRQ_BUFFER_CLEAR_OFFSET 0x8
+#define PULP_IRQ_MASK_LOW_BASE             0X200
+#define PULP_IRQ_MASK_LOW_SIZE             0X040
+#define PULP_IRQ_MASK_HIGH_BASE            0X240
+#define PULP_IRQ_MASK_HIGH_SIZE            0X040
+#define PULP_IRQ_BUFFER_LOW_BASE           0X280
+#define PULP_IRQ_BUFFER_LOW_SIZE           0X040
+#define PULP_IRQ_BUFFER_HIGH_BASE          0X2C0
+#define PULP_IRQ_BUFFER_HIGH_SIZE          0X040
+
+#define PULP_READ_IRQ_ID_BASE                    0X31C
+#define PULP_READ_IRQ_ID_SIZE                    0X040
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/eu/eu_v3.h b/sw/pulp-sdk/archi/include/archi/eu/eu_v3.h
new file mode 100644
index 0000000..f74983c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/eu/eu_v3.h
@@ -0,0 +1,206 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_EU_EU_V3_H__
+#define __ARCHI_EU_EU_V3_H__
+
+/*
+ * Register memory map
+ */
+
+// Global offsets
+#define EU_CORES_AREA_OFFSET                0x0000
+#define EU_CORES_AREA_SIZE                  0x0400
+#define EU_CORE_AREA_SIZE_LOG2              6
+#define EU_CORE_AREA_SIZE                   (1<<EU_CORE_AREA_SIZE_LOG2)
+#define EU_BARRIER_AREA_OFFSET              0x0400
+#define EU_BARRIER_AREA_SIZE                0x0200
+#define EU_BARRIER_SIZE_LOG2                5
+#define EU_BARRIER_SIZE                     (1<<EU_BARRIER_SIZE_LOG2)
+#define EU_SW_EVENTS_AREA_BASE              0x0600
+#define EU_SW_EVENTS_AREA_SIZE              0x0100
+#define EU_SOC_EVENTS_AREA_OFFSET           0x0700
+#define EU_SOC_EVENTS_AREA_SIZE             0x0080
+#define EU_EXT_EVENT_AREA_OFFSET            0x0780
+#define EU_EXT_EVENT_AREA_SIZE              0x0080
+#define EU_MUTEX_AREA_SIZE_LOG2             4
+#define EU_MUTEX_AREA_SIZE                  (1<<EU_MUTEX_AREA_SIZE_LOG2)
+#define EU_DISPATCH_AREA_SIZE_LOG2          4
+#define EU_DISPATCH_AREA_SIZE               (1<<EU_DISPATCH_AREA_SIZE_LOG2)
+
+// Demux offsets
+#define EU_CORE_DEMUX_OFFSET                0x0000
+#define EU_CORE_DEMUX_SIZE                  0x0040
+#define EU_MUTEX_DEMUX_OFFSET               0x00C0
+#define EU_MUTEX_DEMUX_SIZE                 0x0040
+#define EU_DISPATCH_DEMUX_OFFSET            0x0080
+#define EU_DISPATCH_DEMUX_SIZE              0x0040
+#define EU_LOOP_DEMUX_OFFSET                0x0060
+#define EU_LOOP_DEMUX_SIZE                  0x0020
+#define EU_SW_EVENTS_DEMUX_OFFSET           0x0100
+#define EU_SW_EVENTS_DEMUX_SIZE             0x0100
+#define EU_BARRIER_DEMUX_OFFSET             0x0200
+#define EU_BARRIER_DEMUX_SIZE               0x0200
+
+// Only when secure extensions are active
+#define EU_SEC_DEMUX_OFFSET                  0x040
+#define EU_SEC_DEMUX_SIZE                    0x040
+
+#define EU_SEC_MASK                          0x00
+#define EU_SEC_MASK_AND                      0x04
+#define EU_SEC_MASK_OR                       0x08
+
+
+// Core area
+#define EU_CORE_MASK                           0x00
+#define EU_CORE_MASK_AND                       0x04
+#define EU_CORE_MASK_OR                        0x08
+#define EU_CORE_MASK_IRQ                       0x0C
+#define EU_CORE_MASK_IRQ_AND                   0x10
+#define EU_CORE_MASK_IRQ_OR                    0x14
+#define EU_CORE_STATUS                         0x18
+#define EU_CORE_BUFFER                         0x1C
+#define EU_CORE_BUFFER_MASKED                  0x20
+#define EU_CORE_BUFFER_IRQ_MASKED              0x24
+#define EU_CORE_BUFFER_CLEAR                   0x28
+#define EU_CORE_SW_EVENTS_MASK                 0x2C
+#define EU_CORE_SW_EVENTS_MASK_AND             0x30
+#define EU_CORE_SW_EVENTS_MASK_OR              0x34
+#define EU_CORE_EVENT_WAIT                     0x38
+#define EU_CORE_EVENT_WAIT_CLEAR               0x3C
+
+#define EU_CORE_TRIGG_SW_EVENT                 0x00
+#define EU_CORE_TRIGG_SW_EVENT_SIZE            0x40
+#define EU_CORE_TRIGG_SW_EVENT_WAIT            0x40
+#define EU_CORE_TRIGG_SW_EVENT_WAIT_SIZE       0x40
+#define EU_CORE_TRIGG_SW_EVENT_WAIT_CLEAR      0x80
+#define EU_CORE_TRIGG_SW_EVENT_WAIT_CLEAR_SIZE 0x40
+
+#define EU_CORE_MASK_SEC_IRQ                   0x40
+
+// ROM area
+#define EU_ROM_EVENT_SOURCE                 0x00
+
+// Soc events area
+#define EU_SOC_EVENTS_CURRENT_EVENT         0x00
+#define EU_SOC_EVENTS_VALID_BIT             31
+#define EU_SOC_EVENTS_EVENT_MASK_BITS       8
+#define EU_SOC_EVENTS_EVENT_MASK_OFFSET     0
+#define EU_SOC_EVENTS_EVENT_MASK            (((1<<EU_SOC_EVENTS_EVENT_MASK_BITS)-1) << EU_SOC_EVENTS_EVENT_MASK_OFFSET)
+
+// External events area
+#define EU_EXT_EVENT_GEN                    0x00
+
+ // Single barrier
+#define EU_HW_BARR_TRIGGER_MASK             0x00
+#define EU_HW_BARR_STATUS                   0x04
+#define EU_HW_BARR_STATUS_SUMMARY           0x08
+#define EU_HW_BARR_TARGET_MASK              0x0C
+#define EU_HW_BARR_TRIGGER                  0x10
+#define EU_HW_BARR_TRIGGER_SELF             0x14
+#define EU_HW_BARR_TRIGGER_WAIT             0x18
+#define EU_HW_BARR_TRIGGER_WAIT_CLEAR       0x1C
+
+// Dispatch
+#define EU_DISPATCH_FIFO_ACCESS             0x0
+#define EU_DISPATCH_TEAM_CONFIG             0x4
+#define EU_DISPATCH_NB_ELEM                 8
+
+// Loop
+#define EU_LOOP_STATE                       0x0
+#define EU_LOOP_START                       0x4
+#define EU_LOOP_END                         0x8
+#define EU_LOOP_INCR                        0xc
+#define EU_LOOP_CHUNK                      0x10
+#define EU_LOOP_EPOCH                      0x14
+#define EU_LOOP_SINGLE                     0x18
+
+#define EU_LOOP_DONE                        0x0
+#define EU_LOOP_LOCKED                      0x1
+#define EU_LOOP_SKIP                        0x2
+
+// Soc barriers
+#define EU_SOC_BARRIER_AREA_OFFSET         0x0000
+#define EU_SOC_BARRIER_AREA_SIZE           0x0100
+#define EU_SOC_BARRIER_SIZE_LOG2           3
+#define EU_SOC_BARRIER_SIZE                (1<<EU_SOC_BARRIER_SIZE_LOG2)
+
+#define EU_SOC_HW_BARR_TRIGGER             0x0
+#define EU_SOC_HW_BARR_TRIGGER_MASK        0x4
+
+#define EU_SOC_LOCK_AREA_OFFSET            0x0100
+#define EU_SOC_LOCK_AREA_SIZE              0x0200
+#define EU_SOC_LOCK_SIZE_LOG2              4
+#define EU_SOC_LOCK_SIZE                   (1<<EU_SOC_LOCK_SIZE_LOG2)
+
+#define EU_SOC_LOCK_REG                    0x0
+#define EU_SOC_LOCK_UNREG                  0x4
+#define EU_SOC_LOCK_VALUE                  0x8
+ 
+
+
+/*
+ * Macros
+ */
+
+ // Areas
+#define EU_CORE_AREA_OFFSET_GET(coreId)                 (EU_CORES_AREA_OFFSET + (coreId)*EU_CORE_AREA_SIZE)
+#define EU_CORE_AREA_COREID_GET(offset)                 ((offset)>>EU_CORE_AREA_SIZE_LOG2)
+#define EU_ROM_AREA_OFFSET_GET(coreId)                  (EU_CORE_AREA_OFFSET_GET(coreId) + EU_ROM_AREA_OFFSET)
+#define EU_BARRIER_AREA_OFFSET_GET(barrier)             ((barrier)*EU_BARRIER_SIZE)
+#define EU_BARRIER_AREA_BARRIERID_GET(offset)           (((offset) & (EU_BARRIER_AREA_SIZE - 1)) >> EU_BARRIER_SIZE_LOG2)
+#define EU_MUTEX_AREA_OFFSET_GET(mutex)                 ((mutex)*EU_MUTEX_AREA_SIZE)
+#define EU_MUTEX_AREA_MUTEXID_GET(offset)               (((offset) & (EU_MUTEX_AREA_SIZE - 1)) >> 2)
+#define EU_DISPATCH_AREA_OFFSET_GET(dispatch)              ((dispatch)*EU_DISPATCH_AREA_SIZE)
+#define EU_DISPATCH_AREA_DISPATCHID_GET(dispatch)         (((offset) & (EU_DISPATCH_AREA_SIZE - 1)) >> 3)
+
+// Core area
+#define EU_CORE_TRIGG_SW_EVENT_OFFSET(event)            (EU_CORE_TRIGG_SW_EVENT + ((event)*0x4))
+#define EU_CORE_TRIGG_SW_EVENT_WAIT_OFFSET(event)       (EU_CORE_TRIGG_SW_EVENT_WAIT + ((event)*0x4))
+#define EU_CORE_TRIGG_SW_EVENT_WAIT_CLEAR_OFFSET(event) (EU_CORE_TRIGG_SW_EVENT_WAIT_CLEAR + ((event)*0x4))
+
+// ROM area
+#define EU_ROM_EVENT_SOURCE_OFFSET(event)               (EU_ROM_EVENT_SOURCE + ((event)*0x4))
+
+// TODO should be moved to chip part ?
+#define PULP_NB_GP_EVENTS                 8
+#define PULP_FIRST_GP_EVENT               0
+#define PULP_TIMER0_EVENT                 10
+#define PULP_TIMER1_EVENT                 11
+ // TODO the real value is not yet specified
+#define EVENT_HWCE                        15
+#define PULP_HW_BAR_EVENT                 16
+#define PULP_MUTEX_EVENT                  17
+#define PULP_DISPATCH_EVENT               18
+#define PULP_LOOP_EVENT                   19
+#if PULP_CHIP_FAMILY == CHIP_GAP
+#define PULP_FC_SOC_EVENTS_EVENT          27
+#else
+#define PULP_FC_SOC_EVENTS_EVENT          26
+#endif
+#define PULP_SOC_EVENTS_EVENT             27
+#define PULP_SOC_TRIGGER_EVENT            28
+#define PULP_SOC_LOCK_EVENT               29
+#define PULP_SOC_HW_BAR_EVENT             30
+
+// SOC areas
+#define EU_SOC_BARRIER_AREA_OFFSET_GET(barrier)             ((barrier)*EU_SOC_BARRIER_SIZE)
+#define EU_SOC_BARRIER_AREA_BARRIERID_GET(offset)           (((offset) & (EU_SOC_BARRIER_AREA_SIZE - 1)) >> EU_SOC_BARRIER_SIZE_LOG2)
+
+#define EU_SOC_LOCK_AREA_OFFSET_GET(lock)             ((lock)*EU_SOC_LOCK_SIZE)
+#define EU_SOC_LOCK_AREA_LOCKID_GET(offset)           (((offset) & (EU_SOC_LOCK_AREA_SIZE - 1)) >> EU_SOC_LOCK_SIZE_LOG2)
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/fll/fll_v0.h b/sw/pulp-sdk/archi/include/archi/fll/fll_v0.h
new file mode 100644
index 0000000..65aa27b
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/fll/fll_v0.h
@@ -0,0 +1,25 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_FLL_FLL_V0_H__
+#define __ARCHI_FLL_FLL_V0_H__
+
+#define SOC_FLL_CONFIG_REG_1  ( ARCHI_FLL_ADDR + 0x04 )
+#define SOC_FLL_CONFIG_REG_2  ( ARCHI_FLL_ADDR + 0x08 )
+#define SOC_FLL_CONFIG_REG_3  ( ARCHI_FLL_ADDR + 0x0C )
+#define SOC_FLL_LOCK_REG      ( ARCHI_FLL_ADDR + 0x20 )
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/fll/fll_v1.h b/sw/pulp-sdk/archi/include/archi/fll/fll_v1.h
new file mode 100644
index 0000000..e371ae3
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/fll/fll_v1.h
@@ -0,0 +1,231 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_FLL_FLL_V1_H__
+#define __ARCHI_FLL_FLL_V1_H__
+
+
+#define FLL_STATUS_OFFSET        0x000
+#define FLL_CONF1_OFFSET         0x004
+#define FLL_CONF2_OFFSET         0x008
+#define FLL_INTEGRATOR_OFFSET    0x00C
+
+
+#define FLL_STATUS_MULT_FACTOR_BIT                 0
+#define FLL_STATUS_MULT_FACTOR_WIDTH               16
+#define FLL_STATUS_MULT_FACTOR_MASK                (0xFFFF)
+
+
+
+#define FLL_CONF1_MODE_BIT                       31
+#define FLL_CONF1_MODE_WIDTH                     1
+#define FLL_CONF1_MODE_MASK                      (0x80000000)
+
+#define FLL_CONF1_LOCK_BIT                       30
+#define FLL_CONF1_LOCK_WIDTH                     1
+#define FLL_CONF1_LOCK_MASK                      (0x40000000)
+
+#define FLL_CONF1_DIV_BIT                        26
+#define FLL_CONF1_DIV_WIDTH                      4
+#define FLL_CONF1_DIV_MASK                       (0x3C000000)
+
+#define FLL_CONF1_DCO_BIT                        16
+#define FLL_CONF1_DCO_WIDTH                      10
+#define FLL_CONF1_DCO_MASK                       (0x03FF0000)
+
+#define FLL_CONF1_MULT_FACTOR_BIT                0
+#define FLL_CONF1_MULT_FACTOR_WIDTH              16
+#define FLL_CONF1_MULT_FACTOR_MASK               (0xFFFF)
+
+#define FLL_CONF1_MODE_STANDALONE                0
+#define FLL_CONF1_MODE_NORMAL                    1
+
+
+
+#define FLL_CONF2_GAIN_BIT                       0
+#define FLL_CONF2_GAIN_WIDTH                     4
+#define FLL_CONF2_GAIN_MASK                      (0x0000000F)
+
+#define FLL_CONF2_DEASSERT_CYCLES_BIT            4
+#define FLL_CONF2_DEASSERT_CYCLES_WIDTH          6
+#define FLL_CONF2_DEASSERT_CYCLES_MASK           (0x000003F0)
+
+#define FLL_CONF2_ASSERT_CYCLES_BIT              10
+#define FLL_CONF2_ASSERT_CYCLES_WIDTH            6
+#define FLL_CONF2_ASSERT_CYCLES_MASK             (0x0000FC00)
+
+#define FLL_CONF2_TOLERANCE_BIT                  16
+#define FLL_CONF2_TOLERANCE_WIDTH                12
+#define FLL_CONF2_TOLERANCE_MASK                 (0x0FFF0000)
+
+#define FLL_CONF2_STA_CLOCK_BIT                  29
+#define FLL_CONF2_STA_CLOCK_WIDTH                1
+#define FLL_CONF2_STA_CLOCK_MASK                 (0x20000000)
+
+#define FLL_CONF2_OPEN_LOOP_BIT                  30
+#define FLL_CONF2_OPEN_LOOP_WIDTH                1
+#define FLL_CONF2_OPEN_LOOP_MASK                 (0x40000000)
+
+#define FLL_CONF2_DITHERING_BIT                  31
+#define FLL_CONF2_DITHERING_WIDTH                1
+#define FLL_CONF2_DITHERING_MASK                 (0x80000000)
+
+
+
+#define FLL_INTEGRATOR_INT_BIT                       16
+#define FLL_INTEGRATOR_INT_WIDTH                     10
+#define FLL_INTEGRATOR_INT_MASK                      (0x03FF0000)
+
+#define FLL_INTEGRATOR_FRACT_BIT                     6
+#define FLL_INTEGRATOR_FRACT_WIDTH                   10
+#define FLL_INTEGRATOR_FRACT_MASK                    (0x0000FFC0)
+
+
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(_ASMLANGUAGE)
+
+typedef union {
+  struct {
+    unsigned int actual_mult_factor:16;  /* Fll current multiplication factor */
+    unsigned int reserved:16;
+  };
+  unsigned int raw;
+} fll_reg_status_t;
+
+typedef union {
+  struct {
+    unsigned int mult_factor:16;      /* Fll requested multiplication factor, reset: 0x5f5.
+                                         If RefClk=32768 and Div=2 Freq= 24.98 MHz */
+    unsigned int dco_input:10;        /* DCO input code for stand alone mode, reset: 0x121 */
+    unsigned int clock_out_divider:4; /* Fll clock output divider, reset: 0x1 e.g div 2 */
+    unsigned int output_lock_enable:1;/* Fll output gated by lock signal (active high), reset 1 */
+    unsigned int mode:1;              /* Fll mode. 0: stand alone (unlocked), 1: normal, reset 0 */
+  };
+  unsigned int raw;
+} fll_reg_conf1_t;
+
+typedef union {
+  struct {
+    unsigned int loop_gain:4;         /* Fll loop gain, reset: 0x9 */
+    unsigned int de_assert_cycles:6;  /* Normal mode: number of refclock unstable cycles till lock de-assert
+                                         Standalone mode: lower 6 bits of lock assert counter. Reset: 0x10 */
+    unsigned int assert_cycles:6;     /* Normal mode: number of refclock stable cycles till lock assert
+                                         Standalone mode: upper 6 bits of lock assert counter. Reset: 0x10 */
+    unsigned int lock_tolerance:12;   /* Lock tolerance: margin arounf the target mult factor where clock is
+                                         considered as stable. Reset: 0x200
+                                         With Fmax=250Mhw (Div=2^4), Fmin=32K (Div=2^15)
+                                         Tolerance: 32K*(512/16)=1.048MHz .. 512 Hz */
+    unsigned int pad:1;
+    unsigned int config_clock_sel:1;  /* Select ref clock when mode = standalone, 0:RefClock, 1: DcoOut. Reset:1 */
+    unsigned int open_loop:1;         /* When 1 clock operates in open loop when locked */
+    unsigned int dithering:1;         /* When 1 Dithering is enabled */
+  };
+  unsigned int raw;
+} fll_reg_conf2_t;
+
+typedef union {
+  struct {
+    unsigned int pad1:6;
+    unsigned int state_fract_part:10; /* Integrator state: fractional part (dithering input unit) */
+    unsigned int state_int_part:10;   /* Integratot state: integer part (DCO input bits) */
+    unsigned int pad2:6;
+  };
+  unsigned int raw;
+} fll_reg_integrator_t;
+
+#endif
+
+
+
+#define FLL_STATUS_MULT_FACTOR_GET(value)          ((((unsigned int)(value)) >> 0) & 0xFFFF)
+#define FLL_STATUS_MULT_FACTOR_SET(dst,src,factor) (__BITINSERT((dst),(src),16,0))
+#define FLL_STATUS_MULT_FACTOR(factor)             ((factor) << 16)
+
+
+#define FLL_CONF1_MODE_GET(value)                ((((unsigned int)(value)) >> 16) & 0x1)
+#define FLL_CONF1_MODE_SET(dst,src)              (__BITINSERT((dst),(src),1,31))
+#define FLL_CONF1_MODE(factor)                   ((factor) << 31)
+
+#define FLL_CONF1_LOCK_GET(value)                ((((unsigned int)(value)) >> 16) & 0x1)
+#define FLL_CONF1_LOCK_SET(dst,src)              (__BITINSERT((dst),(src),30,1))
+#define FLL_CONF1_LOCK(factor)                   ((factor) << 30)
+
+#define FLL_CONF1_DIV_GET(value)                 ((((unsigned int)(value)) >> 26) & 0xF)
+#define FLL_CONF1_DIV_SET(dst,src)               (__BITINSERT((dst),(src),26,4))
+#define FLL_CONF1_DIV(factor)                    ((factor) << 26)
+
+#define FLL_CONF1_DCO_GET(value)                 ((((unsigned int)(value)) >> 16) & 0x3FF)
+#define FLL_CONF1_DCO_SET(dst,src)               (__BITINSERT((dst),(src),16,10))
+#define FLL_CONF1_DCO(factor)                    ((factor) << 16)
+
+#define FLL_CONF1_MULT_FACTOR_GET(value)         ((((unsigned int)(value)) >> 0) &0xFFFF)
+#define FLL_CONF1_MULT_FACTOR_SET(dst,src)       (__BITINSERT((dst),(src),0,16))
+#define FLL_CONF1_MULT_FACTOR(factor)            ((factor) << 0)
+
+
+
+#define FLL_CONF2_GAIN_GET(value)                ((((unsigned int)(value)) >> 0) & 0xF)
+#define FLL_CONF2_GAIN_SET(dst,src)              (__BITINSERT((dst),(src),4,0))
+#define FLL_CONF2_GAIN(value)                    ((value) << 0)
+
+#define FLL_CONF2_ASSERT_CYCLES_GET(value)       ((((unsigned int)(value)) >> 4) & 0x3F)
+#define FLL_CONF2_ASSERT_CYCLES_SET(dst,src)     (__BITINSERT((dst),(src),6,4))
+#define FLL_CONF2_ASSERT_CYCLES(value)           ((value) << 4)
+
+#define FLL_CONF2_DEASSERT_CYCLES_GET(value)     ((((unsigned int)(value)) >> 10) & 0x3F)
+#define FLL_CONF2_DEASSERT_CYCLES_SET(dst,src)   (__BITINSERT((dst),(src),6,10))
+#define FLL_CONF2_DEASSERT_CYCLES(value)         ((value) << 10)
+
+#define FLL_CONF2_TOLERANCE_GET(value)           ((((unsigned int)(value)) >> 16) & 0xFFF)
+#define FLL_CONF2_TOLERANCE_SET(dst,src)         (__BITINSERT((dst),(src),12,16))
+#define FLL_CONF2_TOLERANCE(value)               ((value) << 16)
+
+#define FLL_CONF2_STA_CLOCK_GET(value)           ((((unsigned int)(value)) >> 29) & 0x1)
+#define FLL_CONF2_STA_CLOCK_SET(dst,src)         (__BITINSERT((dst),(src),1,29))
+#define FLL_CONF2_STA_CLOCK(value)               ((value) << 29)
+
+#define FLL_CONF2_OPEN_LOOP_GET(value)           ((((unsigned int)(value)) >> 30) & 0x1)
+#define FLL_CONF2_OPEN_LOOP_SET(dst,src)         (__BITINSERT((dst),(src),1,30))
+#define FLL_CONF2_OPEN_LOOP(value)               ((value) << 30)
+
+#define FLL_CONF2_DITHER_GET(value)              ((((unsigned int)(value)) >> 31) & 0x1)
+#define FLL_CONF2_DITHER_SET(dst,src)            (__BITINSERT((dst),(src),1,31))
+#define FLL_CONF2_DITHER(value)                  ((value) << 31)
+
+
+
+#define FLL_INTEGRATOR_FRACT_GET(value)          ((((unsigned int)(value)) >> 6) & 0x3FF)
+#define FLL_INTEGRATOR_FRACT_SET(dst,src)        (__BITINSERT((dst),(src),6,10))
+#define FLL_INTEGRATOR_FRACT(value)              ((value) << 6)
+
+#define FLL_INTEGRATOR_INT_GET(value)          ((((unsigned int)(value)) >> 16) & 0x3FF)
+#define FLL_INTEGRATOR_INT_SET(dst,src)        (__BITINSERT((dst),(src),16,10))
+#define FLL_INTEGRATOR_INT(value)              ((value) << 16)
+
+
+
+
+
+
+/* Maximum Log2(DCO Frequency) */
+#define FLL_LOG2_MAXDCO     29
+/* Maximum Log2(Clok Divider) */
+#define FLL_LOG2_MAXDIV     15
+/* Maximum Log2(Multiplier) */
+#define FLL_LOG2_MAXM       (FLL_LOG2_MAXDCO - ARCHI_REF_CLOCK_LOG2)
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2.h b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2.h
new file mode 100644
index 0000000..479846d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2.h
@@ -0,0 +1,88 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_GPIO_GPIO_V2_H__
+#define __ARCHI_GPIO_GPIO_V2_H__
+
+#include "archi/gpio/gpio_v2_new.h"
+
+#define ARCHI_GPIO_PADDIR    0x0    // Direction		i:0..31, GPIOi => Bit[i] = 1 Output, Bit[i] = 0 Input (Default)
+#define ARCHI_GPIO_PADIN     0x4    // i:0..31, Bit[i] Received bit from GPIOi
+#define ARCHI_GPIO_PADOUT    0x8    // i:0..31, Bit[i] Bit to transmit through GPIOi
+#define ARCHI_GPIO_INTEN     0xC    // i:0..31, Bit[i]=1 Enable Event for GPIOi
+#define ARCHI_GPIO_INTTYPE0  0x10   // Interrupt Condition	i:0..15, Bit[2*i:2*i+1] = 00 Falling edge		on GPIOi
+                                  // = 01 Raising edge		on GPIOi
+                                  // = 11 Raising then falling edge	on GPIOi
+#define ARCHI_GPIO_INTTYPE1  0x14   // Interrupt Condition	i:0..15, Bit[2*i:2*i+1] = 00 Falling edge		on GPIOi+16
+                                  // = 01 Raising edge		on GPIOi+16
+                                  // = 11 Raising the falling edge	on GPIOi+16
+#define ARCHI_GPIO_INTSTATUS 0x18   // Interrupt Status	i:0..31, Bit[i]=1 Event received for GPIOi, bit is cleared when readen
+#define GPIO_INTSTATUS_OFFSET ARCHI_GPIO_INTSTATUS
+#define ARCHI_GPIO_EN        0x1C
+
+#define ARCHI_GPIO_PADCFG0   0x20
+#define ARCHI_GPIO_PADCFG1   0x24
+#define ARCHI_GPIO_PADCFG2   0x28
+#define ARCHI_GPIO_PADCFG3   0x2C
+#define ARCHI_GPIO_PADCFG4   0x30
+#define ARCHI_GPIO_PADCFG5   0x34
+#define ARCHI_GPIO_PADCFG6   0x38
+#define ARCHI_GPIO_PADCFG7   0x3C
+
+
+#define ARCHI_GPIO_PADDIR_IN  0
+#define ARCHI_GPIO_PADDIR_OUT 1
+
+#define ARCHI_GPIO_INTTYPE_RISE          1
+#define ARCHI_GPIO_INTTYPE_FALL          0
+#define ARCHI_GPIO_INTTYPE_RISE_AND_FALL 2
+
+#define ARCHI_GPIO_INTTYPE(id)           (ARCHI_GPIO_INTTYPE0 + (id)*4)
+#define ARCHI_GPIO_INTTYPE_NO(gpio)      ((gpio) >> 4)
+#define ARCHI_GPIO_INTTYPE_GPIO(inttype) ((inttype)*16)
+#define ARCHI_GPIO_INTTYPE_SIZE          2
+#define ARCHI_GPIO_INTTYPE_BIT(pad)      (((pad) & 0xF) << 1)
+#define ARCHI_GPIO_INTTYPE_GET(gpio,value) (((value) >> ARCHI_GPIO_INTTYPE_BIT(gpio)) & ((1<<ARCHI_GPIO_INTTYPE_SIZE) - 1))
+
+#define ARCHI_GPIO_PADCFG_PIN_WIDTH  8
+
+#define ARCHI_GPIO_PADCFG_PULL_BIT   0
+#define ARCHI_GPIO_PADCFG_PULL_WIDTH 1
+
+#define ARCHI_GPIO_PADCFG_STRENGTH_BIT   1
+#define ARCHI_GPIO_PADCFG_STRENGTH_WIDTH 1
+
+#define ARCHI_GPIO_PADCFG(id)           (ARCHI_GPIO_PADCFG0 + (id)*4)
+#define ARCHI_GPIO_PADCFG_REG(gpio)      ((gpio) >> 2)
+#define ARCHI_GPIO_PADCFG_GROUP(gpio)    ((gpio) & ((1<<2)-1))
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  int pull:1;
+  int strength:1;
+  int reserved:6;
+} __attribute__((packed)) gpio_padcfg_group_t;
+
+typedef union {
+  gpio_padcfg_group_t  pin[4];
+  uint32_t raw;
+} __attribute__((packed)) gpio_reg_padcfg_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2_new.h b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2_new.h
new file mode 100644
index 0000000..615d3f0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v2_new.h
@@ -0,0 +1,1346 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_GPIO_GPIO_V2_NEW_H__
+#define __INCLUDE_ARCHI_GPIO_GPIO_V2_NEW_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// GPIO pad direction configuration
+#define GPIO_APBGPIO_PADDIR_OFFSET               0x0
+
+// GPIO pad input value
+#define GPIO_APBGPIO_PADIN_OFFSET                0x4
+
+// GPIO pad output value
+#define GPIO_APBGPIO_PADOUT_OFFSET               0x8
+
+// GPIO pad interrupt enable configuration
+#define GPIO_APBGPIO_INTEN_OFFSET                0xc
+
+// GPIO pad interrupt type bit 0 configuration
+#define GPIO_APBGPIO_INTTYPE0_OFFSET             0x10
+
+// GPIO pad interrupt type bit 1 configuration
+#define GPIO_APBGPIO_INTTYPE1_OFFSET             0x14
+
+// GPIO pad interrupt status
+#define GPIO_APBGPIO_INTSTATUS_OFFSET            0x18
+
+// GPIO pad enable configuration
+#define GPIO_APBGPIO_GPIOEN_OFFSET               0x1c
+
+// GPIO pad pin 0 to 3 configuration
+#define GPIO_APBGPIO_PADCFG0_OFFSET              0x20
+
+// GPIO pad pin 4 to 7 configuration
+#define GPIO_APBGPIO_PADCFG1_OFFSET              0x24
+
+// GPIO pad pin 8 to 11 configuration
+#define GPIO_APBGPIO_PADCFG2_OFFSET              0x28
+
+// GPIO pad pin 12 to 15 configuration
+#define GPIO_APBGPIO_PADCFG3_OFFSET              0x2c
+
+// GPIO pad pin 16 to 19 configuration
+#define GPIO_APBGPIO_PADCFG4_OFFSET              0x30
+
+// GPIO pad pin 20 to 23 configuration
+#define GPIO_APBGPIO_PADCFG5_OFFSET              0x34
+
+// GPIO pad pin 24 to 27 configuration
+#define GPIO_APBGPIO_PADCFG6_OFFSET              0x38
+
+// GPIO pad pin 28 to 31 configuration
+#define GPIO_APBGPIO_PADCFG7_OFFSET              0x3c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Configure direction of the 32 GPIOs: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i] (access: R/W)
+#define GPIO_APBGPIO_PADDIR_DIR_BIT                                  0
+#define GPIO_APBGPIO_PADDIR_DIR_WIDTH                                32
+#define GPIO_APBGPIO_PADDIR_DIR_MASK                                 0xffffffff
+
+// Read value of the 32 GPIOs. (access: R)
+#define GPIO_APBGPIO_PADIN_DATA_IN_BIT                               0
+#define GPIO_APBGPIO_PADIN_DATA_IN_WIDTH                             32
+#define GPIO_APBGPIO_PADIN_DATA_IN_MASK                              0xffffffff
+
+// Write value to the 32 GPIOs. (access: R/W)
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_BIT                             0
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_WIDTH                           32
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_MASK                            0xffffffff
+
+// Configure interrupt mode for the 32 GPIOs: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i] (access: R/W)
+#define GPIO_APBGPIO_INTEN_INTEN_BIT                                 0
+#define GPIO_APBGPIO_INTEN_INTEN_WIDTH                               32
+#define GPIO_APBGPIO_INTEN_INTEN_MASK                                0xffffffff
+
+// Configure interrupt condition for the GPIO[15:0]: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_BIT                           0
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_WIDTH                         32
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_MASK                          0xffffffff
+
+// Configure interrupt condition for the GPIO[31:16]: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_BIT                           0
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_WIDTH                         32
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_MASK                          0xffffffff
+
+// Interrupt status flags for the 32 GPIOs.  - bit[i]=1 when interrupt received on GPIO[i] Register is cleared when read. GPIO interrupt line is also cleared when this register is red. (access: R)
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_BIT                         0
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_WIDTH                       32
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_MASK                        0xffffffff
+
+// Configure clock enable for the 32 GPIOs: - bit[i]=1'b0: disable mode for GPIO[i] - bit[i]=1'b1: enable mode for GPIO[i] GPIOs are gathered by groups of 4. The clock-gating of one group is done only if all 4 GPIOs are disabled. (access: R/W)
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_BIT                               0
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_WIDTH                             32
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_MASK                              0xffffffff
+
+// Configure pull activation for GPIO[0]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_BIT                    0
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_MASK                   0x1
+
+// Configure drive strength for GPIO[0]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_BIT                    1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_MASK                   0x2
+
+// Configure pull activation for GPIO[1]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_BIT                    8
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_MASK                   0x100
+
+// Configure drive strength for GPIO[1]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_BIT                    9
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_MASK                   0x200
+
+// Configure pull activation for GPIO[2]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_BIT                    16
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_MASK                   0x10000
+
+// Configure drive strength for GPIO[2]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_BIT                    17
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_MASK                   0x20000
+
+// Configure pull activation for GPIO[3]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_BIT                    24
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_MASK                   0x1000000
+
+// Configure drive strength for GPIO[3]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_BIT                    25
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_MASK                   0x2000000
+
+// Configure pull activation for GPIO[4]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_BIT                    0
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_MASK                   0x1
+
+// Configure drive strength for GPIO[4]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_BIT                    1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_MASK                   0x2
+
+// Configure pull activation for GPIO[5]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_BIT                    8
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_MASK                   0x100
+
+// Configure drive strength for GPIO[5]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_BIT                    9
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_MASK                   0x200
+
+// Configure pull activation for GPIO[6]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_BIT                    16
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_MASK                   0x10000
+
+// Configure drive strength for GPIO[6]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_BIT                    17
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_MASK                   0x20000
+
+// Configure pull activation for GPIO[7]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_BIT                    24
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_MASK                   0x1000000
+
+// Configure drive strength for GPIO[7]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_BIT                    25
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_MASK                   0x2000000
+
+// Configure pull activation for GPIO[8]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_BIT                    0
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_MASK                   0x1
+
+// Configure drive strength for GPIO[8]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_BIT                    1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_MASK                   0x2
+
+// Configure pull activation for GPIO[9]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_BIT                    8
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_MASK                   0x100
+
+// Configure drive strength for GPIO[9]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_BIT                    9
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_WIDTH                  1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_MASK                   0x200
+
+// Configure pull activation for GPIO[10]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[10]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[11]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[11]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_MASK                  0x2000000
+
+// Configure pull activation for GPIO[12]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_BIT                   0
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_MASK                  0x1
+
+// Configure drive strength for GPIO[12]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_BIT                   1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_MASK                  0x2
+
+// Configure pull activation for GPIO[13]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_BIT                   8
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_MASK                  0x100
+
+// Configure drive strength for GPIO[13]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_BIT                   9
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_MASK                  0x200
+
+// Configure pull activation for GPIO[14]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[14]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[15]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[15]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_MASK                  0x2000000
+
+// Configure pull activation for GPIO[16]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_BIT                   0
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_MASK                  0x1
+
+// Configure drive strength for GPIO[16]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_BIT                   1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_MASK                  0x2
+
+// Configure pull activation for GPIO[17]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_BIT                   8
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_MASK                  0x100
+
+// Configure drive strength for GPIO[17]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_BIT                   9
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_MASK                  0x200
+
+// Configure pull activation for GPIO[18]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[18]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[19]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[19]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_MASK                  0x2000000
+
+// Configure pull activation for GPIO[20]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_BIT                   0
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_MASK                  0x1
+
+// Configure drive strength for GPIO[20]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_BIT                   1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_MASK                  0x2
+
+// Configure pull activation for GPIO[21]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_BIT                   8
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_MASK                  0x100
+
+// Configure drive strength for GPIO[21]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_BIT                   9
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_MASK                  0x200
+
+// Configure pull activation for GPIO[22]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[22]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[23]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[23]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_MASK                  0x2000000
+
+// Configure pull activation for GPIO[24]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_BIT                   0
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_MASK                  0x1
+
+// Configure drive strength for GPIO[24]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_BIT                   1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_MASK                  0x2
+
+// Configure pull activation for GPIO[25]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_BIT                   8
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_MASK                  0x100
+
+// Configure drive strength for GPIO[25]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_BIT                   9
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_MASK                  0x200
+
+// Configure pull activation for GPIO[26]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[26]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[27]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[27]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_MASK                  0x2000000
+
+// Configure pull activation for GPIO[28]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_BIT                   0
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_MASK                  0x1
+
+// Configure drive strength for GPIO[28]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_BIT                   1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_MASK                  0x2
+
+// Configure pull activation for GPIO[29]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_BIT                   8
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_MASK                  0x100
+
+// Configure drive strength for GPIO[29]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_BIT                   9
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_MASK                  0x200
+
+// Configure pull activation for GPIO[30]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_BIT                   16
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_MASK                  0x10000
+
+// Configure drive strength for GPIO[30]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_BIT                   17
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_MASK                  0x20000
+
+// Configure pull activation for GPIO[31]: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_BIT                   24
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_MASK                  0x1000000
+
+// Configure drive strength for GPIO[31]: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_BIT                   25
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_WIDTH                 1
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_MASK                  0x2000000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int dir             :32; // Configure direction of the 32 GPIOs: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_paddir_t;
+
+typedef union {
+  struct {
+    unsigned int data_in         :32; // Read value of the 32 GPIOs.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padin_t;
+
+typedef union {
+  struct {
+    unsigned int data_out        :32; // Write value to the 32 GPIOs.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padout_t;
+
+typedef union {
+  struct {
+    unsigned int inten           :32; // Configure interrupt mode for the 32 GPIOs: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_inten_t;
+
+typedef union {
+  struct {
+    unsigned int inttype0        :32; // Configure interrupt condition for the GPIO[15:0]: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_inttype0_t;
+
+typedef union {
+  struct {
+    unsigned int inttype1        :32; // Configure interrupt condition for the GPIO[31:16]: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_inttype1_t;
+
+typedef union {
+  struct {
+    unsigned int intstatus       :32; // Interrupt status flags for the 32 GPIOs.  - bit[i]=1 when interrupt received on GPIO[i] Register is cleared when read. GPIO interrupt line is also cleared when this register is red.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_intstatus_t;
+
+typedef union {
+  struct {
+    unsigned int gpioen          :32; // Configure clock enable for the 32 GPIOs: - bit[i]=1'b0: disable mode for GPIO[i] - bit[i]=1'b1: enable mode for GPIO[i] GPIOs are gathered by groups of 4. The clock-gating of one group is done only if all 4 GPIOs are disabled.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_gpioen_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg0_gpio0_pe:1 ; // Configure pull activation for GPIO[0]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg0_gpio0_ds:1 ; // Configure drive strength for GPIO[0]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg0_gpio1_pe:1 ; // Configure pull activation for GPIO[1]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg0_gpio1_ds:1 ; // Configure drive strength for GPIO[1]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg0_gpio2_pe:1 ; // Configure pull activation for GPIO[2]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg0_gpio2_ds:1 ; // Configure drive strength for GPIO[2]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg0_gpio3_pe:1 ; // Configure pull activation for GPIO[3]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg0_gpio3_ds:1 ; // Configure drive strength for GPIO[3]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg0_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg1_gpio4_pe:1 ; // Configure pull activation for GPIO[4]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg1_gpio4_ds:1 ; // Configure drive strength for GPIO[4]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg1_gpio5_pe:1 ; // Configure pull activation for GPIO[5]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg1_gpio5_ds:1 ; // Configure drive strength for GPIO[5]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg1_gpio6_pe:1 ; // Configure pull activation for GPIO[6]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg1_gpio6_ds:1 ; // Configure drive strength for GPIO[6]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg1_gpio7_pe:1 ; // Configure pull activation for GPIO[7]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg1_gpio7_ds:1 ; // Configure drive strength for GPIO[7]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg1_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg2_gpio8_pe:1 ; // Configure pull activation for GPIO[8]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg2_gpio8_ds:1 ; // Configure drive strength for GPIO[8]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg2_gpio9_pe:1 ; // Configure pull activation for GPIO[9]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg2_gpio9_ds:1 ; // Configure drive strength for GPIO[9]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg2_gpio10_pe:1 ; // Configure pull activation for GPIO[10]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg2_gpio10_ds:1 ; // Configure drive strength for GPIO[10]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg2_gpio11_pe:1 ; // Configure pull activation for GPIO[11]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg2_gpio11_ds:1 ; // Configure drive strength for GPIO[11]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg2_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg3_gpio12_pe:1 ; // Configure pull activation for GPIO[12]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg3_gpio12_ds:1 ; // Configure drive strength for GPIO[12]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg3_gpio13_pe:1 ; // Configure pull activation for GPIO[13]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg3_gpio13_ds:1 ; // Configure drive strength for GPIO[13]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg3_gpio14_pe:1 ; // Configure pull activation for GPIO[14]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg3_gpio14_ds:1 ; // Configure drive strength for GPIO[14]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg3_gpio15_pe:1 ; // Configure pull activation for GPIO[15]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg3_gpio15_ds:1 ; // Configure drive strength for GPIO[15]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg3_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg4_gpio16_pe:1 ; // Configure pull activation for GPIO[16]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg4_gpio16_ds:1 ; // Configure drive strength for GPIO[16]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg4_gpio17_pe:1 ; // Configure pull activation for GPIO[17]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg4_gpio17_ds:1 ; // Configure drive strength for GPIO[17]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg4_gpio18_pe:1 ; // Configure pull activation for GPIO[18]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg4_gpio18_ds:1 ; // Configure drive strength for GPIO[18]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg4_gpio19_pe:1 ; // Configure pull activation for GPIO[19]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg4_gpio19_ds:1 ; // Configure drive strength for GPIO[19]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg4_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg5_gpio20_pe:1 ; // Configure pull activation for GPIO[20]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg5_gpio20_ds:1 ; // Configure drive strength for GPIO[20]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg5_gpio21_pe:1 ; // Configure pull activation for GPIO[21]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg5_gpio21_ds:1 ; // Configure drive strength for GPIO[21]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg5_gpio22_pe:1 ; // Configure pull activation for GPIO[22]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg5_gpio22_ds:1 ; // Configure drive strength for GPIO[22]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg5_gpio23_pe:1 ; // Configure pull activation for GPIO[23]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg5_gpio23_ds:1 ; // Configure drive strength for GPIO[23]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg5_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg6_gpio24_pe:1 ; // Configure pull activation for GPIO[24]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg6_gpio24_ds:1 ; // Configure drive strength for GPIO[24]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg6_gpio25_pe:1 ; // Configure pull activation for GPIO[25]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg6_gpio25_ds:1 ; // Configure drive strength for GPIO[25]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg6_gpio26_pe:1 ; // Configure pull activation for GPIO[26]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg6_gpio26_ds:1 ; // Configure drive strength for GPIO[26]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg6_gpio27_pe:1 ; // Configure pull activation for GPIO[27]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg6_gpio27_ds:1 ; // Configure drive strength for GPIO[27]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg6_t;
+
+typedef union {
+  struct {
+    unsigned int padcfg7_gpio28_pe:1 ; // Configure pull activation for GPIO[28]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg7_gpio28_ds:1 ; // Configure drive strength for GPIO[28]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding0:6 ;
+    unsigned int padcfg7_gpio29_pe:1 ; // Configure pull activation for GPIO[29]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg7_gpio29_ds:1 ; // Configure drive strength for GPIO[29]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding1:6 ;
+    unsigned int padcfg7_gpio30_pe:1 ; // Configure pull activation for GPIO[30]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg7_gpio30_ds:1 ; // Configure drive strength for GPIO[30]: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int padding2:6 ;
+    unsigned int padcfg7_gpio31_pe:1 ; // Configure pull activation for GPIO[31]: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int padcfg7_gpio31_ds:1 ; // Configure drive strength for GPIO[31]: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_apbgpio_padcfg7_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_gpio_apbgpio_paddir : public vp::reg_32
+{
+public:
+  inline void dir_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADDIR_DIR_BIT, GPIO_APBGPIO_PADDIR_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(GPIO_APBGPIO_PADDIR_DIR_BIT, GPIO_APBGPIO_PADDIR_DIR_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padin : public vp::reg_32
+{
+public:
+  inline void data_in_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADIN_DATA_IN_BIT, GPIO_APBGPIO_PADIN_DATA_IN_WIDTH); }
+  inline uint32_t data_in_get() { return this->get_field(GPIO_APBGPIO_PADIN_DATA_IN_BIT, GPIO_APBGPIO_PADIN_DATA_IN_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padout : public vp::reg_32
+{
+public:
+  inline void data_out_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADOUT_DATA_OUT_BIT, GPIO_APBGPIO_PADOUT_DATA_OUT_WIDTH); }
+  inline uint32_t data_out_get() { return this->get_field(GPIO_APBGPIO_PADOUT_DATA_OUT_BIT, GPIO_APBGPIO_PADOUT_DATA_OUT_WIDTH); }
+};
+
+class vp_gpio_apbgpio_inten : public vp::reg_32
+{
+public:
+  inline void inten_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_INTEN_INTEN_BIT, GPIO_APBGPIO_INTEN_INTEN_WIDTH); }
+  inline uint32_t inten_get() { return this->get_field(GPIO_APBGPIO_INTEN_INTEN_BIT, GPIO_APBGPIO_INTEN_INTEN_WIDTH); }
+};
+
+class vp_gpio_apbgpio_inttype0 : public vp::reg_32
+{
+public:
+  inline void inttype0_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_INTTYPE0_INTTYPE0_BIT, GPIO_APBGPIO_INTTYPE0_INTTYPE0_WIDTH); }
+  inline uint32_t inttype0_get() { return this->get_field(GPIO_APBGPIO_INTTYPE0_INTTYPE0_BIT, GPIO_APBGPIO_INTTYPE0_INTTYPE0_WIDTH); }
+};
+
+class vp_gpio_apbgpio_inttype1 : public vp::reg_32
+{
+public:
+  inline void inttype1_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_INTTYPE1_INTTYPE1_BIT, GPIO_APBGPIO_INTTYPE1_INTTYPE1_WIDTH); }
+  inline uint32_t inttype1_get() { return this->get_field(GPIO_APBGPIO_INTTYPE1_INTTYPE1_BIT, GPIO_APBGPIO_INTTYPE1_INTTYPE1_WIDTH); }
+};
+
+class vp_gpio_apbgpio_intstatus : public vp::reg_32
+{
+public:
+  inline void intstatus_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_INTSTATUS_INTSTATUS_BIT, GPIO_APBGPIO_INTSTATUS_INTSTATUS_WIDTH); }
+  inline uint32_t intstatus_get() { return this->get_field(GPIO_APBGPIO_INTSTATUS_INTSTATUS_BIT, GPIO_APBGPIO_INTSTATUS_INTSTATUS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_gpioen : public vp::reg_32
+{
+public:
+  inline void gpioen_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_GPIOEN_GPIOEN_BIT, GPIO_APBGPIO_GPIOEN_GPIOEN_WIDTH); }
+  inline uint32_t gpioen_get() { return this->get_field(GPIO_APBGPIO_GPIOEN_GPIOEN_BIT, GPIO_APBGPIO_GPIOEN_GPIOEN_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg0 : public vp::reg_32
+{
+public:
+  inline void padcfg0_gpio0_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_WIDTH); }
+  inline uint32_t padcfg0_gpio0_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_WIDTH); }
+  inline void padcfg0_gpio0_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_WIDTH); }
+  inline uint32_t padcfg0_gpio0_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_WIDTH); }
+  inline void padcfg0_gpio1_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_WIDTH); }
+  inline uint32_t padcfg0_gpio1_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_WIDTH); }
+  inline void padcfg0_gpio1_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_WIDTH); }
+  inline uint32_t padcfg0_gpio1_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_WIDTH); }
+  inline void padcfg0_gpio2_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_WIDTH); }
+  inline uint32_t padcfg0_gpio2_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_WIDTH); }
+  inline void padcfg0_gpio2_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_WIDTH); }
+  inline uint32_t padcfg0_gpio2_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_WIDTH); }
+  inline void padcfg0_gpio3_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_WIDTH); }
+  inline uint32_t padcfg0_gpio3_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_WIDTH); }
+  inline void padcfg0_gpio3_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_WIDTH); }
+  inline uint32_t padcfg0_gpio3_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_BIT, GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg1 : public vp::reg_32
+{
+public:
+  inline void padcfg1_gpio4_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_WIDTH); }
+  inline uint32_t padcfg1_gpio4_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_WIDTH); }
+  inline void padcfg1_gpio4_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_WIDTH); }
+  inline uint32_t padcfg1_gpio4_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_WIDTH); }
+  inline void padcfg1_gpio5_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_WIDTH); }
+  inline uint32_t padcfg1_gpio5_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_WIDTH); }
+  inline void padcfg1_gpio5_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_WIDTH); }
+  inline uint32_t padcfg1_gpio5_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_WIDTH); }
+  inline void padcfg1_gpio6_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_WIDTH); }
+  inline uint32_t padcfg1_gpio6_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_WIDTH); }
+  inline void padcfg1_gpio6_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_WIDTH); }
+  inline uint32_t padcfg1_gpio6_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_WIDTH); }
+  inline void padcfg1_gpio7_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_WIDTH); }
+  inline uint32_t padcfg1_gpio7_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_WIDTH); }
+  inline void padcfg1_gpio7_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_WIDTH); }
+  inline uint32_t padcfg1_gpio7_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_BIT, GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg2 : public vp::reg_32
+{
+public:
+  inline void padcfg2_gpio8_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_WIDTH); }
+  inline uint32_t padcfg2_gpio8_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_WIDTH); }
+  inline void padcfg2_gpio8_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_WIDTH); }
+  inline uint32_t padcfg2_gpio8_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_WIDTH); }
+  inline void padcfg2_gpio9_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_WIDTH); }
+  inline uint32_t padcfg2_gpio9_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_WIDTH); }
+  inline void padcfg2_gpio9_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_WIDTH); }
+  inline uint32_t padcfg2_gpio9_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_WIDTH); }
+  inline void padcfg2_gpio10_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_WIDTH); }
+  inline uint32_t padcfg2_gpio10_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_WIDTH); }
+  inline void padcfg2_gpio10_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_WIDTH); }
+  inline uint32_t padcfg2_gpio10_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_WIDTH); }
+  inline void padcfg2_gpio11_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_WIDTH); }
+  inline uint32_t padcfg2_gpio11_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_WIDTH); }
+  inline void padcfg2_gpio11_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_WIDTH); }
+  inline uint32_t padcfg2_gpio11_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_BIT, GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg3 : public vp::reg_32
+{
+public:
+  inline void padcfg3_gpio12_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_WIDTH); }
+  inline uint32_t padcfg3_gpio12_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_WIDTH); }
+  inline void padcfg3_gpio12_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_WIDTH); }
+  inline uint32_t padcfg3_gpio12_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_WIDTH); }
+  inline void padcfg3_gpio13_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_WIDTH); }
+  inline uint32_t padcfg3_gpio13_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_WIDTH); }
+  inline void padcfg3_gpio13_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_WIDTH); }
+  inline uint32_t padcfg3_gpio13_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_WIDTH); }
+  inline void padcfg3_gpio14_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_WIDTH); }
+  inline uint32_t padcfg3_gpio14_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_WIDTH); }
+  inline void padcfg3_gpio14_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_WIDTH); }
+  inline uint32_t padcfg3_gpio14_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_WIDTH); }
+  inline void padcfg3_gpio15_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_WIDTH); }
+  inline uint32_t padcfg3_gpio15_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_WIDTH); }
+  inline void padcfg3_gpio15_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_WIDTH); }
+  inline uint32_t padcfg3_gpio15_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_BIT, GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg4 : public vp::reg_32
+{
+public:
+  inline void padcfg4_gpio16_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_WIDTH); }
+  inline uint32_t padcfg4_gpio16_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_WIDTH); }
+  inline void padcfg4_gpio16_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_WIDTH); }
+  inline uint32_t padcfg4_gpio16_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_WIDTH); }
+  inline void padcfg4_gpio17_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_WIDTH); }
+  inline uint32_t padcfg4_gpio17_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_WIDTH); }
+  inline void padcfg4_gpio17_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_WIDTH); }
+  inline uint32_t padcfg4_gpio17_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_WIDTH); }
+  inline void padcfg4_gpio18_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_WIDTH); }
+  inline uint32_t padcfg4_gpio18_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_WIDTH); }
+  inline void padcfg4_gpio18_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_WIDTH); }
+  inline uint32_t padcfg4_gpio18_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_WIDTH); }
+  inline void padcfg4_gpio19_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_WIDTH); }
+  inline uint32_t padcfg4_gpio19_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_WIDTH); }
+  inline void padcfg4_gpio19_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_WIDTH); }
+  inline uint32_t padcfg4_gpio19_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_BIT, GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg5 : public vp::reg_32
+{
+public:
+  inline void padcfg5_gpio20_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_WIDTH); }
+  inline uint32_t padcfg5_gpio20_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_WIDTH); }
+  inline void padcfg5_gpio20_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_WIDTH); }
+  inline uint32_t padcfg5_gpio20_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_WIDTH); }
+  inline void padcfg5_gpio21_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_WIDTH); }
+  inline uint32_t padcfg5_gpio21_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_WIDTH); }
+  inline void padcfg5_gpio21_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_WIDTH); }
+  inline uint32_t padcfg5_gpio21_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_WIDTH); }
+  inline void padcfg5_gpio22_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_WIDTH); }
+  inline uint32_t padcfg5_gpio22_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_WIDTH); }
+  inline void padcfg5_gpio22_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_WIDTH); }
+  inline uint32_t padcfg5_gpio22_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_WIDTH); }
+  inline void padcfg5_gpio23_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_WIDTH); }
+  inline uint32_t padcfg5_gpio23_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_WIDTH); }
+  inline void padcfg5_gpio23_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_WIDTH); }
+  inline uint32_t padcfg5_gpio23_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_BIT, GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg6 : public vp::reg_32
+{
+public:
+  inline void padcfg6_gpio24_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_WIDTH); }
+  inline uint32_t padcfg6_gpio24_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_WIDTH); }
+  inline void padcfg6_gpio24_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_WIDTH); }
+  inline uint32_t padcfg6_gpio24_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_WIDTH); }
+  inline void padcfg6_gpio25_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_WIDTH); }
+  inline uint32_t padcfg6_gpio25_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_WIDTH); }
+  inline void padcfg6_gpio25_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_WIDTH); }
+  inline uint32_t padcfg6_gpio25_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_WIDTH); }
+  inline void padcfg6_gpio26_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_WIDTH); }
+  inline uint32_t padcfg6_gpio26_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_WIDTH); }
+  inline void padcfg6_gpio26_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_WIDTH); }
+  inline uint32_t padcfg6_gpio26_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_WIDTH); }
+  inline void padcfg6_gpio27_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_WIDTH); }
+  inline uint32_t padcfg6_gpio27_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_WIDTH); }
+  inline void padcfg6_gpio27_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_WIDTH); }
+  inline uint32_t padcfg6_gpio27_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_BIT, GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_WIDTH); }
+};
+
+class vp_gpio_apbgpio_padcfg7 : public vp::reg_32
+{
+public:
+  inline void padcfg7_gpio28_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_WIDTH); }
+  inline uint32_t padcfg7_gpio28_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_WIDTH); }
+  inline void padcfg7_gpio28_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_WIDTH); }
+  inline uint32_t padcfg7_gpio28_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_WIDTH); }
+  inline void padcfg7_gpio29_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_WIDTH); }
+  inline uint32_t padcfg7_gpio29_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_WIDTH); }
+  inline void padcfg7_gpio29_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_WIDTH); }
+  inline uint32_t padcfg7_gpio29_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_WIDTH); }
+  inline void padcfg7_gpio30_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_WIDTH); }
+  inline uint32_t padcfg7_gpio30_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_WIDTH); }
+  inline void padcfg7_gpio30_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_WIDTH); }
+  inline uint32_t padcfg7_gpio30_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_WIDTH); }
+  inline void padcfg7_gpio31_pe_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_WIDTH); }
+  inline uint32_t padcfg7_gpio31_pe_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_WIDTH); }
+  inline void padcfg7_gpio31_ds_set(uint32_t value) { this->set_field(value, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_WIDTH); }
+  inline uint32_t padcfg7_gpio31_ds_get() { return this->get_field(GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_BIT, GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int apbgpio_paddir  ; // GPIO pad direction configuration
+  unsigned int apbgpio_padin   ; // GPIO pad input value
+  unsigned int apbgpio_padout  ; // GPIO pad output value
+  unsigned int apbgpio_inten   ; // GPIO pad interrupt enable configuration
+  unsigned int apbgpio_inttype0; // GPIO pad interrupt type bit 0 configuration
+  unsigned int apbgpio_inttype1; // GPIO pad interrupt type bit 1 configuration
+  unsigned int apbgpio_intstatus; // GPIO pad interrupt status
+  unsigned int apbgpio_gpioen  ; // GPIO pad enable configuration
+  unsigned int apbgpio_padcfg0 ; // GPIO pad pin 0 to 3 configuration
+  unsigned int apbgpio_padcfg1 ; // GPIO pad pin 4 to 7 configuration
+  unsigned int apbgpio_padcfg2 ; // GPIO pad pin 8 to 11 configuration
+  unsigned int apbgpio_padcfg3 ; // GPIO pad pin 12 to 15 configuration
+  unsigned int apbgpio_padcfg4 ; // GPIO pad pin 16 to 19 configuration
+  unsigned int apbgpio_padcfg5 ; // GPIO pad pin 20 to 23 configuration
+  unsigned int apbgpio_padcfg6 ; // GPIO pad pin 24 to 27 configuration
+  unsigned int apbgpio_padcfg7 ; // GPIO pad pin 28 to 31 configuration
+} __attribute__((packed)) gpio_gpio_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t gpio_apbgpio_paddir_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADDIR_OFFSET); }
+static inline void gpio_apbgpio_paddir_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADDIR_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padin_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADIN_OFFSET); }
+static inline void gpio_apbgpio_padin_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADIN_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padout_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADOUT_OFFSET); }
+static inline void gpio_apbgpio_padout_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADOUT_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_inten_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_INTEN_OFFSET); }
+static inline void gpio_apbgpio_inten_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_INTEN_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_inttype0_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_INTTYPE0_OFFSET); }
+static inline void gpio_apbgpio_inttype0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_INTTYPE0_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_inttype1_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_INTTYPE1_OFFSET); }
+static inline void gpio_apbgpio_inttype1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_INTTYPE1_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_intstatus_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_INTSTATUS_OFFSET); }
+static inline void gpio_apbgpio_intstatus_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_INTSTATUS_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_gpioen_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_GPIOEN_OFFSET); }
+static inline void gpio_apbgpio_gpioen_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_GPIOEN_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg0_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG0_OFFSET); }
+static inline void gpio_apbgpio_padcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG0_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg1_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG1_OFFSET); }
+static inline void gpio_apbgpio_padcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG1_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg2_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG2_OFFSET); }
+static inline void gpio_apbgpio_padcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG2_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg3_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG3_OFFSET); }
+static inline void gpio_apbgpio_padcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG3_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg4_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG4_OFFSET); }
+static inline void gpio_apbgpio_padcfg4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG4_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg5_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG5_OFFSET); }
+static inline void gpio_apbgpio_padcfg5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG5_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg6_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG6_OFFSET); }
+static inline void gpio_apbgpio_padcfg6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG6_OFFSET, value); }
+
+static inline uint32_t gpio_apbgpio_padcfg7_get(uint32_t base) { return ARCHI_READ(base, GPIO_APBGPIO_PADCFG7_OFFSET); }
+static inline void gpio_apbgpio_padcfg7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_APBGPIO_PADCFG7_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define GPIO_APBGPIO_PADDIR_DIR_GET(value)                 (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_PADDIR_DIR_GETS(value)                (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_PADDIR_DIR_SET(value,field)           (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_PADDIR_DIR(val)                       ((val) << 0)
+
+#define GPIO_APBGPIO_PADIN_DATA_IN_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_PADIN_DATA_IN_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_PADIN_DATA_IN_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_PADIN_DATA_IN(val)                    ((val) << 0)
+
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_GET(value)            (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_GETS(value)           (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_PADOUT_DATA_OUT_SET(value,field)      (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_PADOUT_DATA_OUT(val)                  ((val) << 0)
+
+#define GPIO_APBGPIO_INTEN_INTEN_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_INTEN_INTEN_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_INTEN_INTEN_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_INTEN_INTEN(val)                      ((val) << 0)
+
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_GET(value)          (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_GETS(value)         (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0_SET(value,field)    (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_INTTYPE0_INTTYPE0(val)                ((val) << 0)
+
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_GET(value)          (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_GETS(value)         (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1_SET(value,field)    (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_INTTYPE1_INTTYPE1(val)                ((val) << 0)
+
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_GET(value)        (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_GETS(value)       (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS_SET(value,field)  (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_INTSTATUS_INTSTATUS(val)              ((val) << 0)
+
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_APBGPIO_GPIOEN_GPIOEN_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_APBGPIO_GPIOEN_GPIOEN(val)                    ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_PE(val)         ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO0_DS(val)         ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_PE(val)         ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO1_DS(val)         ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_PE(val)         ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO2_DS(val)         ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_PE(val)         ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG0_PADCFG0_GPIO3_DS(val)         ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_PE(val)         ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO4_DS(val)         ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_PE(val)         ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO5_DS(val)         ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_PE(val)         ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO6_DS(val)         ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_PE(val)         ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG1_PADCFG1_GPIO7_DS(val)         ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_PE(val)         ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO8_DS(val)         ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_GET(value)   (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_GETS(value)  (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_PE(val)         ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_GET(value)   (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_GETS(value)  (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO9_DS(val)         ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO10_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG2_PADCFG2_GPIO11_DS(val)        ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_PE(val)        ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_GETS(value) (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO12_DS(val)        ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_GETS(value) (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_PE(val)        ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO13_DS(val)        ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO14_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG3_PADCFG3_GPIO15_DS(val)        ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_PE(val)        ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_GETS(value) (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO16_DS(val)        ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_GETS(value) (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_PE(val)        ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO17_DS(val)        ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO18_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG4_PADCFG4_GPIO19_DS(val)        ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_PE(val)        ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_GETS(value) (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO20_DS(val)        ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_GETS(value) (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_PE(val)        ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO21_DS(val)        ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO22_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG5_PADCFG5_GPIO23_DS(val)        ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_PE(val)        ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_GETS(value) (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO24_DS(val)        ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_GETS(value) (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_PE(val)        ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO25_DS(val)        ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO26_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG6_PADCFG6_GPIO27_DS(val)        ((val) << 25)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_PE(val)        ((val) << 0)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_GETS(value) (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO28_DS(val)        ((val) << 1)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,8))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_GETS(value) (ARCHI_BEXTRACT((value),1,8))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_PE(val)        ((val) << 8)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,9))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_GETS(value) (ARCHI_BEXTRACT((value),1,9))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO29_DS(val)        ((val) << 9)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,16))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_GETS(value) (ARCHI_BEXTRACT((value),1,16))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_PE(val)        ((val) << 16)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,17))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO30_DS(val)        ((val) << 17)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_PE(val)        ((val) << 24)
+
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_GET(value)  (ARCHI_BEXTRACTU((value),1,25))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define GPIO_APBGPIO_PADCFG7_PADCFG7_GPIO31_DS(val)        ((val) << 25)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/gpio/gpio_v3.h b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v3.h
new file mode 100644
index 0000000..54eebc2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/gpio/gpio_v3.h
@@ -0,0 +1,992 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_GPIO_GPIO_V3_H__
+#define __INCLUDE_ARCHI_GPIO_GPIO_V3_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// GPIO pad direction configuration register.
+#define GPIO_PADDIR_OFFSET                       0x0
+
+// GPIO enable register.
+#define GPIO_GPIOEN_OFFSET                       0x4
+
+// GPIO pad input value register.
+#define GPIO_PADIN_OFFSET                        0x8
+
+// GPIO pad output value register.
+#define GPIO_PADOUT_OFFSET                       0xc
+
+// GPIO pad output set register.
+#define GPIO_PADOUTSET_OFFSET                    0x10
+
+// GPIO pad output clear register.
+#define GPIO_PADOUTCLR_OFFSET                    0x14
+
+// GPIO pad interrupt enable configuration register.
+#define GPIO_INTEN_OFFSET                        0x18
+
+// GPIO pad interrupt type gpio 0 to 15 register.
+#define GPIO_INTTYPE0_OFFSET                     0x1c
+
+// GPIO pad interrupt type gpio 16 to 31 register.
+#define GPIO_INTTYPE1_OFFSET                     0x20
+
+// GPIO pad interrupt status register.
+#define GPIO_INTSTATUS_OFFSET                    0x24
+
+// GPIO pad pin 0 to 7 configuration register.
+#define GPIO_PADCFG0_OFFSET                      0x28
+
+// GPIO pad pin 8 to 15 configuration register.
+#define GPIO_PADCFG1_OFFSET                      0x2c
+
+// GPIO pad pin 16 to 23 configuration register.
+#define GPIO_PADCFG2_OFFSET                      0x30
+
+// GPIO pad pin 24 to 31 configuration register.
+#define GPIO_PADCFG3_OFFSET                      0x34
+
+// GPIO pad direction configuration register.
+#define GPIO_PADDIR_32_63_OFFSET                 0x38
+
+// GPIO enable register.
+#define GPIO_GPIOEN_32_63_OFFSET                 0x3c
+
+// GPIO pad input value register.
+#define GPIO_PADIN_32_63_OFFSET                  0x40
+
+// GPIO pad output value register.
+#define GPIO_PADOUT_32_63_OFFSET                 0x44
+
+// GPIO pad output set register.
+#define GPIO_PADOUTSET_32_63_OFFSET              0x48
+
+// GPIO pad output clear register.
+#define GPIO_PADOUTCLR_32_63_OFFSET              0x4c
+
+// GPIO pad interrupt enable configuration register.
+#define GPIO_INTEN_32_63_OFFSET                  0x50
+
+// GPIO pad interrupt type gpio 32 to 47 register.
+#define GPIO_INTTYPE_32_47_OFFSET                0x54
+
+// GPIO pad interrupt type gpio 48 to 63 register.
+#define GPIO_INTTYPE_48_63_OFFSET                0x58
+
+// GPIO pad interrupt status register.
+#define GPIO_INTSTATUS_32_63_OFFSET              0x5c
+
+// GPIO pad pin 32 to 39 configuration register.
+#define GPIO_PADCFG_32_39_OFFSET                 0x60
+
+// GPIO pad pin 40 to 47 configuration register.
+#define GPIO_PADCFG_40_47_OFFSET                 0x64
+
+// GPIO pad pin 48 to 55 configuration register.
+#define GPIO_PADCFG_48_55_OFFSET                 0x68
+
+// GPIO pad pin 56 to 63 configuration register.
+#define GPIO_PADCFG_56_63_OFFSET                 0x6c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// GPIO[31:0] direction configuration bitfield: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i] (access: R/W)
+#define GPIO_PADDIR_DIR_BIT                                          0
+#define GPIO_PADDIR_DIR_WIDTH                                        32
+#define GPIO_PADDIR_DIR_MASK                                         0xffffffff
+
+// GPIO[31:0] clock enable configuration bitfield: - bit[i]=1'b0: disable clock for GPIO[i] - bit[i]=1'b1: enable clock for GPIO[i] GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode. (access: R/W)
+#define GPIO_GPIOEN_GPIOEN_BIT                                       0
+#define GPIO_GPIOEN_GPIOEN_WIDTH                                     32
+#define GPIO_GPIOEN_GPIOEN_MASK                                      0xffffffff
+
+// GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i]. (access: R)
+#define GPIO_PADIN_DATA_IN_BIT                                       0
+#define GPIO_PADIN_DATA_IN_WIDTH                                     32
+#define GPIO_PADIN_DATA_IN_MASK                                      0xffffffff
+
+// GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i]. (access: R/W)
+#define GPIO_PADOUT_DATA_OUT_BIT                                     0
+#define GPIO_PADOUT_DATA_OUT_WIDTH                                   32
+#define GPIO_PADOUT_DATA_OUT_MASK                                    0xffffffff
+
+// GPIO[31:0] set bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Sets GPIO[i] to 1 (access: W)
+#define GPIO_PADOUTSET_DATA_SET_BIT                                  0
+#define GPIO_PADOUTSET_DATA_SET_WIDTH                                32
+#define GPIO_PADOUTSET_DATA_SET_MASK                                 0xffffffff
+
+// GPIO[31:0] clear bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Clears GPIO[i] (access: W)
+#define GPIO_PADOUTCLR_DATA_CLEAR_BIT                                0
+#define GPIO_PADOUTCLR_DATA_CLEAR_WIDTH                              32
+#define GPIO_PADOUTCLR_DATA_CLEAR_MASK                               0xffffffff
+
+// GPIO[31:0] interrupt enable configuration bitfield: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i] (access: R/W)
+#define GPIO_INTEN_INTEN_BIT                                         0
+#define GPIO_INTEN_INTEN_WIDTH                                       32
+#define GPIO_INTEN_INTEN_MASK                                        0xffffffff
+
+// GPIO[15:0] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_INTTYPE0_INTTYPE0_BIT                                   0
+#define GPIO_INTTYPE0_INTTYPE0_WIDTH                                 32
+#define GPIO_INTTYPE0_INTTYPE0_MASK                                  0xffffffff
+
+// GPIO[31:16] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_INTTYPE1_INTTYPE1_BIT                                   0
+#define GPIO_INTTYPE1_INTTYPE1_WIDTH                                 32
+#define GPIO_INTTYPE1_INTTYPE1_MASK                                  0xffffffff
+
+// GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red. (access: R)
+#define GPIO_INTSTATUS_INTSTATUS_BIT                                 0
+#define GPIO_INTSTATUS_INTSTATUS_WIDTH                               32
+#define GPIO_INTSTATUS_INTSTATUS_MASK                                0xffffffff
+
+// GPIO[0] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_PADCFG0_GPIO0_CFG_BIT                                   0
+#define GPIO_PADCFG0_GPIO0_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO0_CFG_MASK                                  0xf
+
+// GPIO[0] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_PADCFG0_GPIO1_CFG_BIT                                   4
+#define GPIO_PADCFG0_GPIO1_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO1_CFG_MASK                                  0xf0
+
+// GPIO[1] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_PADCFG0_GPIO2_CFG_BIT                                   8
+#define GPIO_PADCFG0_GPIO2_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO2_CFG_MASK                                  0xf00
+
+// GPIO[1] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_PADCFG0_GPIO3_CFG_BIT                                   12
+#define GPIO_PADCFG0_GPIO3_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO3_CFG_MASK                                  0xf000
+
+// GPIO[2] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_PADCFG0_GPIO4_CFG_BIT                                   16
+#define GPIO_PADCFG0_GPIO4_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO4_CFG_MASK                                  0xf0000
+
+// GPIO[2] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_PADCFG0_GPIO5_CFG_BIT                                   20
+#define GPIO_PADCFG0_GPIO5_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO5_CFG_MASK                                  0xf00000
+
+// GPIO[3] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_PADCFG0_GPIO6_CFG_BIT                                   24
+#define GPIO_PADCFG0_GPIO6_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO6_CFG_MASK                                  0xf000000
+
+// GPIO[3] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_PADCFG0_GPIO7_CFG_BIT                                   28
+#define GPIO_PADCFG0_GPIO7_CFG_WIDTH                                 4
+#define GPIO_PADCFG0_GPIO7_CFG_MASK                                  0xf0000000
+
+// GPIO[4] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled (access: R/W)
+#define GPIO_PADCFG1_GPIO4_PE_BIT                                    0
+#define GPIO_PADCFG1_GPIO4_PE_WIDTH                                  1
+#define GPIO_PADCFG1_GPIO4_PE_MASK                                   0x1
+
+// GPIO[4] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength (access: R/W)
+#define GPIO_PADCFG1_GPIO4_DS_BIT                                    1
+#define GPIO_PADCFG1_GPIO4_DS_WIDTH                                  1
+#define GPIO_PADCFG1_GPIO4_DS_MASK                                   0x2
+
+// GPIO[63:32] direction configuration bitfield: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i] (access: R/W)
+#define GPIO_PADDIR_32_63_DIR_BIT                                    0
+#define GPIO_PADDIR_32_63_DIR_WIDTH                                  32
+#define GPIO_PADDIR_32_63_DIR_MASK                                   0xffffffff
+
+// GPIO[63:32] clock enable configuration bitfield: - bit[i]=1'b0: disable clock for GPIO[i] - bit[i]=1'b1: enable clock for GPIO[i] GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode. (access: R/W)
+#define GPIO_GPIOEN_32_63_GPIOEN_BIT                                 0
+#define GPIO_GPIOEN_32_63_GPIOEN_WIDTH                               32
+#define GPIO_GPIOEN_32_63_GPIOEN_MASK                                0xffffffff
+
+// GPIO[63:32] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i]. (access: R)
+#define GPIO_PADIN_32_63_DATA_IN_BIT                                 0
+#define GPIO_PADIN_32_63_DATA_IN_WIDTH                               32
+#define GPIO_PADIN_32_63_DATA_IN_MASK                                0xffffffff
+
+// GPIO[63:32] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i]. (access: R/W)
+#define GPIO_PADOUT_32_63_DATA_OUT_BIT                               0
+#define GPIO_PADOUT_32_63_DATA_OUT_WIDTH                             32
+#define GPIO_PADOUT_32_63_DATA_OUT_MASK                              0xffffffff
+
+// GPIO[63:32] set bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Sets GPIO[i] to 1 (access: W)
+#define GPIO_PADOUTSET_32_63_DATA_SET_BIT                            0
+#define GPIO_PADOUTSET_32_63_DATA_SET_WIDTH                          32
+#define GPIO_PADOUTSET_32_63_DATA_SET_MASK                           0xffffffff
+
+// GPIO[63:32] clear bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Clears GPIO[i] (access: W)
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_BIT                          0
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_WIDTH                        32
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_MASK                         0xffffffff
+
+// GPIO[63:32] interrupt enable configuration bitfield: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i] (access: R/W)
+#define GPIO_INTEN_32_63_INTEN_BIT                                   0
+#define GPIO_INTEN_32_63_INTEN_WIDTH                                 32
+#define GPIO_INTEN_32_63_INTEN_MASK                                  0xffffffff
+
+// GPIO[47:32] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_INTTYPE_32_47_INTTYPE0_BIT                              0
+#define GPIO_INTTYPE_32_47_INTTYPE0_WIDTH                            32
+#define GPIO_INTTYPE_32_47_INTTYPE0_MASK                             0xffffffff
+
+// GPIO[63:48] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU (access: R/W)
+#define GPIO_INTTYPE_48_63_INTTYPE1_BIT                              0
+#define GPIO_INTTYPE_48_63_INTTYPE1_WIDTH                            32
+#define GPIO_INTTYPE_48_63_INTTYPE1_MASK                             0xffffffff
+
+// GPIO[63:32] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red. (access: R)
+#define GPIO_INTSTATUS_32_63_INTSTATUS_BIT                           0
+#define GPIO_INTSTATUS_32_63_INTSTATUS_WIDTH                         32
+#define GPIO_INTSTATUS_32_63_INTSTATUS_MASK                          0xffffffff
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int dir             :32; // GPIO[31:0] direction configuration bitfield: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_paddir_t;
+
+typedef union {
+  struct {
+    unsigned int gpioen          :32; // GPIO[31:0] clock enable configuration bitfield: - bit[i]=1'b0: disable clock for GPIO[i] - bit[i]=1'b1: enable clock for GPIO[i] GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_gpioen_t;
+
+typedef union {
+  struct {
+    unsigned int data_in         :32; // GPIO[31:0] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padin_t;
+
+typedef union {
+  struct {
+    unsigned int data_out        :32; // GPIO[31:0] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padout_t;
+
+typedef union {
+  struct {
+    unsigned int data_set        :32; // GPIO[31:0] set bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Sets GPIO[i] to 1
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padoutset_t;
+
+typedef union {
+  struct {
+    unsigned int data_clear      :32; // GPIO[31:0] clear bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Clears GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padoutclr_t;
+
+typedef union {
+  struct {
+    unsigned int inten           :32; // GPIO[31:0] interrupt enable configuration bitfield: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inten_t;
+
+typedef union {
+  struct {
+    unsigned int inttype0        :32; // GPIO[15:0] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inttype0_t;
+
+typedef union {
+  struct {
+    unsigned int inttype1        :32; // GPIO[31:16] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inttype1_t;
+
+typedef union {
+  struct {
+    unsigned int intstatus       :32; // GPIO[31:0] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_intstatus_t;
+
+typedef union {
+  struct {
+    unsigned int gpio0_cfg       :4 ; // GPIO[0] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int gpio1_cfg       :4 ; // GPIO[0] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int gpio2_cfg       :4 ; // GPIO[1] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int gpio3_cfg       :4 ; // GPIO[1] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int gpio4_cfg       :4 ; // GPIO[2] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int gpio5_cfg       :4 ; // GPIO[2] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength
+    unsigned int gpio6_cfg       :4 ; // GPIO[3] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int gpio7_cfg       :4 ; // GPIO[3] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg0_t;
+
+typedef union {
+  struct {
+    unsigned int gpio4_pe        :1 ; // GPIO[4] pull activation configuration bitfield: - 1'b0: pull disabled - 1'b1: pull enabled
+    unsigned int gpio4_ds        :1 ; // GPIO[4] drive strength configuration bitfield: - 1'b0: low drive strength - 1'b1: high drive strength
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg2_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg3_t;
+
+typedef union {
+  struct {
+    unsigned int dir             :32; // GPIO[63:32] direction configuration bitfield: - bit[i]=1'b0: Input mode for GPIO[i] - bit[i]=1'b1: Output mode for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_paddir_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int gpioen          :32; // GPIO[63:32] clock enable configuration bitfield: - bit[i]=1'b0: disable clock for GPIO[i] - bit[i]=1'b1: enable clock for GPIO[i] GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.  Clock must be enabled for a GPIO if it's direction is configured in input mode.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_gpioen_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int data_in         :32; // GPIO[63:32] input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padin_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int data_out        :32; // GPIO[63:32] output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padout_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int data_set        :32; // GPIO[63:32] set bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Sets GPIO[i] to 1
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padoutset_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int data_clear      :32; // GPIO[63:32] clear bitfield: - bit[i]=1'b0: No change for GPIO[i] - bit[i]=1'b1: Clears GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padoutclr_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int inten           :32; // GPIO[63:32] interrupt enable configuration bitfield: - bit[i]=1'b0: disable interrupt for GPIO[i] - bit[i]=1'b1: enable interrupt for GPIO[i]
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inten_32_63_t;
+
+typedef union {
+  struct {
+    unsigned int inttype0        :32; // GPIO[47:32] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inttype_32_47_t;
+
+typedef union {
+  struct {
+    unsigned int inttype1        :32; // GPIO[63:48] interrupt type configuration bitfield: - bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i] - bit[2*i+1:2*i]=2'b11: RFU
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_inttype_48_63_t;
+
+typedef union {
+  struct {
+    unsigned int intstatus       :32; // GPIO[63:32] Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red.
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_intstatus_32_63_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg_32_39_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg_40_47_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg_48_55_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) gpio_padcfg_56_63_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_gpio_paddir : public vp::reg_32
+{
+public:
+  inline void dir_set(uint32_t value) { this->set_field(value, GPIO_PADDIR_DIR_BIT, GPIO_PADDIR_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(GPIO_PADDIR_DIR_BIT, GPIO_PADDIR_DIR_WIDTH); }
+};
+
+class vp_gpio_gpioen : public vp::reg_32
+{
+public:
+  inline void gpioen_set(uint32_t value) { this->set_field(value, GPIO_GPIOEN_GPIOEN_BIT, GPIO_GPIOEN_GPIOEN_WIDTH); }
+  inline uint32_t gpioen_get() { return this->get_field(GPIO_GPIOEN_GPIOEN_BIT, GPIO_GPIOEN_GPIOEN_WIDTH); }
+};
+
+class vp_gpio_padin : public vp::reg_32
+{
+public:
+  inline void data_in_set(uint32_t value) { this->set_field(value, GPIO_PADIN_DATA_IN_BIT, GPIO_PADIN_DATA_IN_WIDTH); }
+  inline uint32_t data_in_get() { return this->get_field(GPIO_PADIN_DATA_IN_BIT, GPIO_PADIN_DATA_IN_WIDTH); }
+};
+
+class vp_gpio_padout : public vp::reg_32
+{
+public:
+  inline void data_out_set(uint32_t value) { this->set_field(value, GPIO_PADOUT_DATA_OUT_BIT, GPIO_PADOUT_DATA_OUT_WIDTH); }
+  inline uint32_t data_out_get() { return this->get_field(GPIO_PADOUT_DATA_OUT_BIT, GPIO_PADOUT_DATA_OUT_WIDTH); }
+};
+
+class vp_gpio_padoutset : public vp::reg_32
+{
+public:
+  inline void data_set_set(uint32_t value) { this->set_field(value, GPIO_PADOUTSET_DATA_SET_BIT, GPIO_PADOUTSET_DATA_SET_WIDTH); }
+  inline uint32_t data_set_get() { return this->get_field(GPIO_PADOUTSET_DATA_SET_BIT, GPIO_PADOUTSET_DATA_SET_WIDTH); }
+};
+
+class vp_gpio_padoutclr : public vp::reg_32
+{
+public:
+  inline void data_clear_set(uint32_t value) { this->set_field(value, GPIO_PADOUTCLR_DATA_CLEAR_BIT, GPIO_PADOUTCLR_DATA_CLEAR_WIDTH); }
+  inline uint32_t data_clear_get() { return this->get_field(GPIO_PADOUTCLR_DATA_CLEAR_BIT, GPIO_PADOUTCLR_DATA_CLEAR_WIDTH); }
+};
+
+class vp_gpio_inten : public vp::reg_32
+{
+public:
+  inline void inten_set(uint32_t value) { this->set_field(value, GPIO_INTEN_INTEN_BIT, GPIO_INTEN_INTEN_WIDTH); }
+  inline uint32_t inten_get() { return this->get_field(GPIO_INTEN_INTEN_BIT, GPIO_INTEN_INTEN_WIDTH); }
+};
+
+class vp_gpio_inttype0 : public vp::reg_32
+{
+public:
+  inline void inttype0_set(uint32_t value) { this->set_field(value, GPIO_INTTYPE0_INTTYPE0_BIT, GPIO_INTTYPE0_INTTYPE0_WIDTH); }
+  inline uint32_t inttype0_get() { return this->get_field(GPIO_INTTYPE0_INTTYPE0_BIT, GPIO_INTTYPE0_INTTYPE0_WIDTH); }
+};
+
+class vp_gpio_inttype1 : public vp::reg_32
+{
+public:
+  inline void inttype1_set(uint32_t value) { this->set_field(value, GPIO_INTTYPE1_INTTYPE1_BIT, GPIO_INTTYPE1_INTTYPE1_WIDTH); }
+  inline uint32_t inttype1_get() { return this->get_field(GPIO_INTTYPE1_INTTYPE1_BIT, GPIO_INTTYPE1_INTTYPE1_WIDTH); }
+};
+
+class vp_gpio_intstatus : public vp::reg_32
+{
+public:
+  inline void intstatus_set(uint32_t value) { this->set_field(value, GPIO_INTSTATUS_INTSTATUS_BIT, GPIO_INTSTATUS_INTSTATUS_WIDTH); }
+  inline uint32_t intstatus_get() { return this->get_field(GPIO_INTSTATUS_INTSTATUS_BIT, GPIO_INTSTATUS_INTSTATUS_WIDTH); }
+};
+
+class vp_gpio_padcfg0 : public vp::reg_32
+{
+public:
+  inline void gpio0_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO0_CFG_BIT, GPIO_PADCFG0_GPIO0_CFG_WIDTH); }
+  inline uint32_t gpio0_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO0_CFG_BIT, GPIO_PADCFG0_GPIO0_CFG_WIDTH); }
+  inline void gpio1_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO1_CFG_BIT, GPIO_PADCFG0_GPIO1_CFG_WIDTH); }
+  inline uint32_t gpio1_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO1_CFG_BIT, GPIO_PADCFG0_GPIO1_CFG_WIDTH); }
+  inline void gpio2_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO2_CFG_BIT, GPIO_PADCFG0_GPIO2_CFG_WIDTH); }
+  inline uint32_t gpio2_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO2_CFG_BIT, GPIO_PADCFG0_GPIO2_CFG_WIDTH); }
+  inline void gpio3_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO3_CFG_BIT, GPIO_PADCFG0_GPIO3_CFG_WIDTH); }
+  inline uint32_t gpio3_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO3_CFG_BIT, GPIO_PADCFG0_GPIO3_CFG_WIDTH); }
+  inline void gpio4_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO4_CFG_BIT, GPIO_PADCFG0_GPIO4_CFG_WIDTH); }
+  inline uint32_t gpio4_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO4_CFG_BIT, GPIO_PADCFG0_GPIO4_CFG_WIDTH); }
+  inline void gpio5_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO5_CFG_BIT, GPIO_PADCFG0_GPIO5_CFG_WIDTH); }
+  inline uint32_t gpio5_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO5_CFG_BIT, GPIO_PADCFG0_GPIO5_CFG_WIDTH); }
+  inline void gpio6_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO6_CFG_BIT, GPIO_PADCFG0_GPIO6_CFG_WIDTH); }
+  inline uint32_t gpio6_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO6_CFG_BIT, GPIO_PADCFG0_GPIO6_CFG_WIDTH); }
+  inline void gpio7_cfg_set(uint32_t value) { this->set_field(value, GPIO_PADCFG0_GPIO7_CFG_BIT, GPIO_PADCFG0_GPIO7_CFG_WIDTH); }
+  inline uint32_t gpio7_cfg_get() { return this->get_field(GPIO_PADCFG0_GPIO7_CFG_BIT, GPIO_PADCFG0_GPIO7_CFG_WIDTH); }
+};
+
+class vp_gpio_padcfg1 : public vp::reg_32
+{
+public:
+  inline void gpio4_pe_set(uint32_t value) { this->set_field(value, GPIO_PADCFG1_GPIO4_PE_BIT, GPIO_PADCFG1_GPIO4_PE_WIDTH); }
+  inline uint32_t gpio4_pe_get() { return this->get_field(GPIO_PADCFG1_GPIO4_PE_BIT, GPIO_PADCFG1_GPIO4_PE_WIDTH); }
+  inline void gpio4_ds_set(uint32_t value) { this->set_field(value, GPIO_PADCFG1_GPIO4_DS_BIT, GPIO_PADCFG1_GPIO4_DS_WIDTH); }
+  inline uint32_t gpio4_ds_get() { return this->get_field(GPIO_PADCFG1_GPIO4_DS_BIT, GPIO_PADCFG1_GPIO4_DS_WIDTH); }
+};
+
+class vp_gpio_padcfg2 : public vp::reg_32
+{
+public:
+};
+
+class vp_gpio_padcfg3 : public vp::reg_32
+{
+public:
+};
+
+class vp_gpio_paddir_32_63 : public vp::reg_32
+{
+public:
+  inline void dir_set(uint32_t value) { this->set_field(value, GPIO_PADDIR_32_63_DIR_BIT, GPIO_PADDIR_32_63_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(GPIO_PADDIR_32_63_DIR_BIT, GPIO_PADDIR_32_63_DIR_WIDTH); }
+};
+
+class vp_gpio_gpioen_32_63 : public vp::reg_32
+{
+public:
+  inline void gpioen_set(uint32_t value) { this->set_field(value, GPIO_GPIOEN_32_63_GPIOEN_BIT, GPIO_GPIOEN_32_63_GPIOEN_WIDTH); }
+  inline uint32_t gpioen_get() { return this->get_field(GPIO_GPIOEN_32_63_GPIOEN_BIT, GPIO_GPIOEN_32_63_GPIOEN_WIDTH); }
+};
+
+class vp_gpio_padin_32_63 : public vp::reg_32
+{
+public:
+  inline void data_in_set(uint32_t value) { this->set_field(value, GPIO_PADIN_32_63_DATA_IN_BIT, GPIO_PADIN_32_63_DATA_IN_WIDTH); }
+  inline uint32_t data_in_get() { return this->get_field(GPIO_PADIN_32_63_DATA_IN_BIT, GPIO_PADIN_32_63_DATA_IN_WIDTH); }
+};
+
+class vp_gpio_padout_32_63 : public vp::reg_32
+{
+public:
+  inline void data_out_set(uint32_t value) { this->set_field(value, GPIO_PADOUT_32_63_DATA_OUT_BIT, GPIO_PADOUT_32_63_DATA_OUT_WIDTH); }
+  inline uint32_t data_out_get() { return this->get_field(GPIO_PADOUT_32_63_DATA_OUT_BIT, GPIO_PADOUT_32_63_DATA_OUT_WIDTH); }
+};
+
+class vp_gpio_padoutset_32_63 : public vp::reg_32
+{
+public:
+  inline void data_set_set(uint32_t value) { this->set_field(value, GPIO_PADOUTSET_32_63_DATA_SET_BIT, GPIO_PADOUTSET_32_63_DATA_SET_WIDTH); }
+  inline uint32_t data_set_get() { return this->get_field(GPIO_PADOUTSET_32_63_DATA_SET_BIT, GPIO_PADOUTSET_32_63_DATA_SET_WIDTH); }
+};
+
+class vp_gpio_padoutclr_32_63 : public vp::reg_32
+{
+public:
+  inline void data_clear_set(uint32_t value) { this->set_field(value, GPIO_PADOUTCLR_32_63_DATA_CLEAR_BIT, GPIO_PADOUTCLR_32_63_DATA_CLEAR_WIDTH); }
+  inline uint32_t data_clear_get() { return this->get_field(GPIO_PADOUTCLR_32_63_DATA_CLEAR_BIT, GPIO_PADOUTCLR_32_63_DATA_CLEAR_WIDTH); }
+};
+
+class vp_gpio_inten_32_63 : public vp::reg_32
+{
+public:
+  inline void inten_set(uint32_t value) { this->set_field(value, GPIO_INTEN_32_63_INTEN_BIT, GPIO_INTEN_32_63_INTEN_WIDTH); }
+  inline uint32_t inten_get() { return this->get_field(GPIO_INTEN_32_63_INTEN_BIT, GPIO_INTEN_32_63_INTEN_WIDTH); }
+};
+
+class vp_gpio_inttype_32_47 : public vp::reg_32
+{
+public:
+  inline void inttype0_set(uint32_t value) { this->set_field(value, GPIO_INTTYPE_32_47_INTTYPE0_BIT, GPIO_INTTYPE_32_47_INTTYPE0_WIDTH); }
+  inline uint32_t inttype0_get() { return this->get_field(GPIO_INTTYPE_32_47_INTTYPE0_BIT, GPIO_INTTYPE_32_47_INTTYPE0_WIDTH); }
+};
+
+class vp_gpio_inttype_48_63 : public vp::reg_32
+{
+public:
+  inline void inttype1_set(uint32_t value) { this->set_field(value, GPIO_INTTYPE_48_63_INTTYPE1_BIT, GPIO_INTTYPE_48_63_INTTYPE1_WIDTH); }
+  inline uint32_t inttype1_get() { return this->get_field(GPIO_INTTYPE_48_63_INTTYPE1_BIT, GPIO_INTTYPE_48_63_INTTYPE1_WIDTH); }
+};
+
+class vp_gpio_intstatus_32_63 : public vp::reg_32
+{
+public:
+  inline void intstatus_set(uint32_t value) { this->set_field(value, GPIO_INTSTATUS_32_63_INTSTATUS_BIT, GPIO_INTSTATUS_32_63_INTSTATUS_WIDTH); }
+  inline uint32_t intstatus_get() { return this->get_field(GPIO_INTSTATUS_32_63_INTSTATUS_BIT, GPIO_INTSTATUS_32_63_INTSTATUS_WIDTH); }
+};
+
+class vp_gpio_padcfg_32_39 : public vp::reg_32
+{
+public:
+};
+
+class vp_gpio_padcfg_40_47 : public vp::reg_32
+{
+public:
+};
+
+class vp_gpio_padcfg_48_55 : public vp::reg_32
+{
+public:
+};
+
+class vp_gpio_padcfg_56_63 : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int paddir          ; // GPIO pad direction configuration register.
+  unsigned int gpioen          ; // GPIO enable register.
+  unsigned int padin           ; // GPIO pad input value register.
+  unsigned int padout          ; // GPIO pad output value register.
+  unsigned int padoutset       ; // GPIO pad output set register.
+  unsigned int padoutclr       ; // GPIO pad output clear register.
+  unsigned int inten           ; // GPIO pad interrupt enable configuration register.
+  unsigned int inttype0        ; // GPIO pad interrupt type gpio 0 to 15 register.
+  unsigned int inttype1        ; // GPIO pad interrupt type gpio 16 to 31 register.
+  unsigned int intstatus       ; // GPIO pad interrupt status register.
+  unsigned int padcfg0         ; // GPIO pad pin 0 to 7 configuration register.
+  unsigned int padcfg1         ; // GPIO pad pin 8 to 15 configuration register.
+  unsigned int padcfg2         ; // GPIO pad pin 16 to 23 configuration register.
+  unsigned int padcfg3         ; // GPIO pad pin 24 to 31 configuration register.
+  unsigned int paddir_32_63    ; // GPIO pad direction configuration register.
+  unsigned int gpioen_32_63    ; // GPIO enable register.
+  unsigned int padin_32_63     ; // GPIO pad input value register.
+  unsigned int padout_32_63    ; // GPIO pad output value register.
+  unsigned int padoutset_32_63 ; // GPIO pad output set register.
+  unsigned int padoutclr_32_63 ; // GPIO pad output clear register.
+  unsigned int inten_32_63     ; // GPIO pad interrupt enable configuration register.
+  unsigned int inttype_32_47   ; // GPIO pad interrupt type gpio 32 to 47 register.
+  unsigned int inttype_48_63   ; // GPIO pad interrupt type gpio 48 to 63 register.
+  unsigned int intstatus_32_63 ; // GPIO pad interrupt status register.
+  unsigned int padcfg_32_39    ; // GPIO pad pin 32 to 39 configuration register.
+  unsigned int padcfg_40_47    ; // GPIO pad pin 40 to 47 configuration register.
+  unsigned int padcfg_48_55    ; // GPIO pad pin 48 to 55 configuration register.
+  unsigned int padcfg_56_63    ; // GPIO pad pin 56 to 63 configuration register.
+} __attribute__((packed)) gpio_gpio_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t gpio_paddir_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADDIR_OFFSET); }
+static inline void gpio_paddir_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADDIR_OFFSET, value); }
+
+static inline uint32_t gpio_gpioen_get(uint32_t base) { return ARCHI_READ(base, GPIO_GPIOEN_OFFSET); }
+static inline void gpio_gpioen_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_GPIOEN_OFFSET, value); }
+
+static inline uint32_t gpio_padin_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADIN_OFFSET); }
+static inline void gpio_padin_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADIN_OFFSET, value); }
+
+static inline uint32_t gpio_padout_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUT_OFFSET); }
+static inline void gpio_padout_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUT_OFFSET, value); }
+
+static inline uint32_t gpio_padoutset_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUTSET_OFFSET); }
+static inline void gpio_padoutset_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUTSET_OFFSET, value); }
+
+static inline uint32_t gpio_padoutclr_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUTCLR_OFFSET); }
+static inline void gpio_padoutclr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUTCLR_OFFSET, value); }
+
+static inline uint32_t gpio_inten_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTEN_OFFSET); }
+static inline void gpio_inten_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTEN_OFFSET, value); }
+
+static inline uint32_t gpio_inttype0_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTTYPE0_OFFSET); }
+static inline void gpio_inttype0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTTYPE0_OFFSET, value); }
+
+static inline uint32_t gpio_inttype1_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTTYPE1_OFFSET); }
+static inline void gpio_inttype1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTTYPE1_OFFSET, value); }
+
+static inline uint32_t gpio_intstatus_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTSTATUS_OFFSET); }
+static inline void gpio_intstatus_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTSTATUS_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg0_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG0_OFFSET); }
+static inline void gpio_padcfg0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG0_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg1_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG1_OFFSET); }
+static inline void gpio_padcfg1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG1_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg2_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG2_OFFSET); }
+static inline void gpio_padcfg2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG2_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg3_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG3_OFFSET); }
+static inline void gpio_padcfg3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG3_OFFSET, value); }
+
+static inline uint32_t gpio_paddir_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADDIR_32_63_OFFSET); }
+static inline void gpio_paddir_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADDIR_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_gpioen_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_GPIOEN_32_63_OFFSET); }
+static inline void gpio_gpioen_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_GPIOEN_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_padin_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADIN_32_63_OFFSET); }
+static inline void gpio_padin_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADIN_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_padout_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUT_32_63_OFFSET); }
+static inline void gpio_padout_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUT_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_padoutset_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUTSET_32_63_OFFSET); }
+static inline void gpio_padoutset_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUTSET_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_padoutclr_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADOUTCLR_32_63_OFFSET); }
+static inline void gpio_padoutclr_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADOUTCLR_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_inten_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTEN_32_63_OFFSET); }
+static inline void gpio_inten_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTEN_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_inttype_32_47_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTTYPE_32_47_OFFSET); }
+static inline void gpio_inttype_32_47_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTTYPE_32_47_OFFSET, value); }
+
+static inline uint32_t gpio_inttype_48_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTTYPE_48_63_OFFSET); }
+static inline void gpio_inttype_48_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTTYPE_48_63_OFFSET, value); }
+
+static inline uint32_t gpio_intstatus_32_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_INTSTATUS_32_63_OFFSET); }
+static inline void gpio_intstatus_32_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_INTSTATUS_32_63_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg_32_39_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG_32_39_OFFSET); }
+static inline void gpio_padcfg_32_39_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG_32_39_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg_40_47_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG_40_47_OFFSET); }
+static inline void gpio_padcfg_40_47_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG_40_47_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg_48_55_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG_48_55_OFFSET); }
+static inline void gpio_padcfg_48_55_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG_48_55_OFFSET, value); }
+
+static inline uint32_t gpio_padcfg_56_63_get(uint32_t base) { return ARCHI_READ(base, GPIO_PADCFG_56_63_OFFSET); }
+static inline void gpio_padcfg_56_63_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, GPIO_PADCFG_56_63_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define GPIO_PADDIR_DIR_GET(value)                         (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADDIR_DIR_GETS(value)                        (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADDIR_DIR_SET(value,field)                   (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADDIR_DIR(val)                               ((val) << 0)
+
+#define GPIO_GPIOEN_GPIOEN_GET(value)                      (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_GPIOEN_GPIOEN_GETS(value)                     (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_GPIOEN_GPIOEN_SET(value,field)                (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_GPIOEN_GPIOEN(val)                            ((val) << 0)
+
+#define GPIO_PADIN_DATA_IN_GET(value)                      (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADIN_DATA_IN_GETS(value)                     (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADIN_DATA_IN_SET(value,field)                (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADIN_DATA_IN(val)                            ((val) << 0)
+
+#define GPIO_PADOUT_DATA_OUT_GET(value)                    (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUT_DATA_OUT_GETS(value)                   (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUT_DATA_OUT_SET(value,field)              (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUT_DATA_OUT(val)                          ((val) << 0)
+
+#define GPIO_PADOUTSET_DATA_SET_GET(value)                 (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUTSET_DATA_SET_GETS(value)                (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUTSET_DATA_SET_SET(value,field)           (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUTSET_DATA_SET(val)                       ((val) << 0)
+
+#define GPIO_PADOUTCLR_DATA_CLEAR_GET(value)               (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUTCLR_DATA_CLEAR_GETS(value)              (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUTCLR_DATA_CLEAR_SET(value,field)         (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUTCLR_DATA_CLEAR(val)                     ((val) << 0)
+
+#define GPIO_INTEN_INTEN_GET(value)                        (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTEN_INTEN_GETS(value)                       (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTEN_INTEN_SET(value,field)                  (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTEN_INTEN(val)                              ((val) << 0)
+
+#define GPIO_INTTYPE0_INTTYPE0_GET(value)                  (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTTYPE0_INTTYPE0_GETS(value)                 (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTTYPE0_INTTYPE0_SET(value,field)            (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTTYPE0_INTTYPE0(val)                        ((val) << 0)
+
+#define GPIO_INTTYPE1_INTTYPE1_GET(value)                  (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTTYPE1_INTTYPE1_GETS(value)                 (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTTYPE1_INTTYPE1_SET(value,field)            (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTTYPE1_INTTYPE1(val)                        ((val) << 0)
+
+#define GPIO_INTSTATUS_INTSTATUS_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTSTATUS_INTSTATUS_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTSTATUS_INTSTATUS_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTSTATUS_INTSTATUS(val)                      ((val) << 0)
+
+#define GPIO_PADCFG0_GPIO0_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,0))
+#define GPIO_PADCFG0_GPIO0_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,0))
+#define GPIO_PADCFG0_GPIO0_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,0))
+#define GPIO_PADCFG0_GPIO0_CFG(val)                        ((val) << 0)
+
+#define GPIO_PADCFG0_GPIO1_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,4))
+#define GPIO_PADCFG0_GPIO1_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,4))
+#define GPIO_PADCFG0_GPIO1_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,4))
+#define GPIO_PADCFG0_GPIO1_CFG(val)                        ((val) << 4)
+
+#define GPIO_PADCFG0_GPIO2_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,8))
+#define GPIO_PADCFG0_GPIO2_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,8))
+#define GPIO_PADCFG0_GPIO2_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,8))
+#define GPIO_PADCFG0_GPIO2_CFG(val)                        ((val) << 8)
+
+#define GPIO_PADCFG0_GPIO3_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,12))
+#define GPIO_PADCFG0_GPIO3_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,12))
+#define GPIO_PADCFG0_GPIO3_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,12))
+#define GPIO_PADCFG0_GPIO3_CFG(val)                        ((val) << 12)
+
+#define GPIO_PADCFG0_GPIO4_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,16))
+#define GPIO_PADCFG0_GPIO4_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,16))
+#define GPIO_PADCFG0_GPIO4_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,16))
+#define GPIO_PADCFG0_GPIO4_CFG(val)                        ((val) << 16)
+
+#define GPIO_PADCFG0_GPIO5_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,20))
+#define GPIO_PADCFG0_GPIO5_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,20))
+#define GPIO_PADCFG0_GPIO5_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,20))
+#define GPIO_PADCFG0_GPIO5_CFG(val)                        ((val) << 20)
+
+#define GPIO_PADCFG0_GPIO6_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,24))
+#define GPIO_PADCFG0_GPIO6_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,24))
+#define GPIO_PADCFG0_GPIO6_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,24))
+#define GPIO_PADCFG0_GPIO6_CFG(val)                        ((val) << 24)
+
+#define GPIO_PADCFG0_GPIO7_CFG_GET(value)                  (ARCHI_BEXTRACTU((value),4,28))
+#define GPIO_PADCFG0_GPIO7_CFG_GETS(value)                 (ARCHI_BEXTRACT((value),4,28))
+#define GPIO_PADCFG0_GPIO7_CFG_SET(value,field)            (ARCHI_BINSERT((value),(field),4,28))
+#define GPIO_PADCFG0_GPIO7_CFG(val)                        ((val) << 28)
+
+#define GPIO_PADCFG1_GPIO4_PE_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define GPIO_PADCFG1_GPIO4_PE_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define GPIO_PADCFG1_GPIO4_PE_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define GPIO_PADCFG1_GPIO4_PE(val)                         ((val) << 0)
+
+#define GPIO_PADCFG1_GPIO4_DS_GET(value)                   (ARCHI_BEXTRACTU((value),1,1))
+#define GPIO_PADCFG1_GPIO4_DS_GETS(value)                  (ARCHI_BEXTRACT((value),1,1))
+#define GPIO_PADCFG1_GPIO4_DS_SET(value,field)             (ARCHI_BINSERT((value),(field),1,1))
+#define GPIO_PADCFG1_GPIO4_DS(val)                         ((val) << 1)
+
+#define GPIO_PADDIR_32_63_DIR_GET(value)                   (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADDIR_32_63_DIR_GETS(value)                  (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADDIR_32_63_DIR_SET(value,field)             (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADDIR_32_63_DIR(val)                         ((val) << 0)
+
+#define GPIO_GPIOEN_32_63_GPIOEN_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_GPIOEN_32_63_GPIOEN_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_GPIOEN_32_63_GPIOEN_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_GPIOEN_32_63_GPIOEN(val)                      ((val) << 0)
+
+#define GPIO_PADIN_32_63_DATA_IN_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADIN_32_63_DATA_IN_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADIN_32_63_DATA_IN_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADIN_32_63_DATA_IN(val)                      ((val) << 0)
+
+#define GPIO_PADOUT_32_63_DATA_OUT_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUT_32_63_DATA_OUT_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUT_32_63_DATA_OUT_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUT_32_63_DATA_OUT(val)                    ((val) << 0)
+
+#define GPIO_PADOUTSET_32_63_DATA_SET_GET(value)           (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUTSET_32_63_DATA_SET_GETS(value)          (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUTSET_32_63_DATA_SET_SET(value,field)     (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUTSET_32_63_DATA_SET(val)                 ((val) << 0)
+
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_GET(value)         (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_GETS(value)        (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR_SET(value,field)   (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_PADOUTCLR_32_63_DATA_CLEAR(val)               ((val) << 0)
+
+#define GPIO_INTEN_32_63_INTEN_GET(value)                  (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTEN_32_63_INTEN_GETS(value)                 (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTEN_32_63_INTEN_SET(value,field)            (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTEN_32_63_INTEN(val)                        ((val) << 0)
+
+#define GPIO_INTTYPE_32_47_INTTYPE0_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTTYPE_32_47_INTTYPE0_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTTYPE_32_47_INTTYPE0_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTTYPE_32_47_INTTYPE0(val)                   ((val) << 0)
+
+#define GPIO_INTTYPE_48_63_INTTYPE1_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTTYPE_48_63_INTTYPE1_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTTYPE_48_63_INTTYPE1_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTTYPE_48_63_INTTYPE1(val)                   ((val) << 0)
+
+#define GPIO_INTSTATUS_32_63_INTSTATUS_GET(value)          (ARCHI_BEXTRACTU((value),32,0))
+#define GPIO_INTSTATUS_32_63_INTSTATUS_GETS(value)         (ARCHI_BEXTRACT((value),32,0))
+#define GPIO_INTSTATUS_32_63_INTSTATUS_SET(value,field)    (ARCHI_BINSERT((value),(field),32,0))
+#define GPIO_INTSTATUS_32_63_INTSTATUS(val)                ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/gvsoc/gvsoc.h b/sw/pulp-sdk/archi/include/archi/gvsoc/gvsoc.h
new file mode 100644
index 0000000..85a3dee
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/gvsoc/gvsoc.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_GVSOC_GVSOC_H__
+#define __ARCHI_GVSOC_GVSOC_H__
+
+#define GV_SEMIHOSTING_FIRST_CUSTOM             0x1000
+
+#define GV_SEMIHOSTING_VCD_CONFIGURE            0x1000
+#define GV_SEMIHOSTING_VCD_OPEN_TRACE           0x1001
+#define GV_SEMIHOSTING_VCD_CONF_TRACE           0x1002
+#define GV_SEMIHOSTING_VCD_DUMP_TRACE           0x1003
+#define GV_SEMIHOSTING_VCD_DUMP_TRACE_STRING    0x1004
+
+#define GV_SEMIHOSTING_TRACE_OPEN               0x1010
+#define GV_SEMIHOSTING_TRACE_ENABLE             0x1011
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4.h b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4.h
new file mode 100644
index 0000000..d1c79b7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4.h
@@ -0,0 +1,1806 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_HWCE_HWCE_V4_H__
+#define __INCLUDE_ARCHI_HWCE_HWCE_V4_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Trigger the execution of an offloaded job
+#define HWCE_TRIGGER_OFFSET                      0x0
+
+// Acquire the lock to offload job
+#define HWCE_ACQUIRE_OFFSET                      0x4
+
+// Number of concluded jobs since last read
+#define HWCE_FINISHED_JOBS_OFFSET                0x8
+
+// Status of the HWCE
+#define HWCE_STATUS_OFFSET                       0xc
+
+// ID of the currently running job
+#define HWCE_RUNNING_JOB_OFFSET                  0x10
+
+// Reset HWCE to known idle state
+#define HWCE_SOFT_CLEAR_OFFSET                   0x14
+
+// Generic configuration register 0
+#define HWCE_GEN_CONFIG0_OFFSET                  0x20
+
+// Generic configuration register 1
+#define HWCE_GEN_CONFIG1_OFFSET                  0x24
+
+// Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_TRANS_SIZE_OFFSET                 0x40
+
+// Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_LINE_STRIDE_LENGTH_OFFSET         0x44
+
+// Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_FEAT_STRIDE_LENGTH_OFFSET         0x48
+
+// Base address of y<sub>out</sub>[3]
+#define HWCE_Y_OUT_3_BASE_ADDR_OFFSET            0x4c
+
+// Base address of y<sub>out</sub>[2]
+#define HWCE_Y_OUT_2_BASE_ADDR_OFFSET            0x50
+
+// Base address of y<sub>out</sub>[1]
+#define HWCE_Y_OUT_1_BASE_ADDR_OFFSET            0x54
+
+// Base address of y<sub>out</sub>[0]
+#define HWCE_Y_OUT_0_BASE_ADDR_OFFSET            0x58
+
+// Base address of y<sub>in</sub>[3]
+#define HWCE_Y_IN_3_BASE_ADDR_OFFSET             0x5c
+
+// Base address of y<sub>in</sub>[2]
+#define HWCE_Y_IN_2_BASE_ADDR_OFFSET             0x60
+
+// Base address of y<sub>in</sub>[1]
+#define HWCE_Y_IN_1_BASE_ADDR_OFFSET             0x64
+
+// Base address of y<sub>in</sub>[0]
+#define HWCE_Y_IN_0_BASE_ADDR_OFFSET             0x68
+
+// Total number of words to be read for x<sub>in</sub>
+#define HWCE_X_TRANS_SIZE_OFFSET                 0x6c
+
+// Line stride and length for x<sub>in</sub>
+#define HWCE_X_LINE_STRIDE_LENGTH_OFFSET         0x70
+
+// Feature (block) stride and length for x<sub>in</sub>
+#define HWCE_X_FEAT_STRIDE_LENGTH_OFFSET         0x74
+
+// Base address of x<sub>in</sub>
+#define HWCE_X_IN_BASE_ADDR_OFFSET               0x78
+
+// Base address of W
+#define HWCE_W_BASE_ADDR_OFFSET                  0x7c
+
+// Job configuration register 0
+#define HWCE_JOB_CONFIG0_OFFSET                  0x80
+
+// Job configuration register 1
+#define HWCE_JOB_CONFIG1_OFFSET                  0x84
+
+// Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_TRANS_SIZE_CTX0_OFFSET            0x140
+
+// Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_LINE_STRIDE_LENGTH_CTX0_OFFSET    0x144
+
+// Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_FEAT_STRIDE_LENGTH_CTX0_OFFSET    0x148
+
+// Base address of y<sub>out</sub>[3]
+#define HWCE_Y_OUT_3_BASE_ADDR_CTX0_OFFSET       0x14c
+
+// Base address of y<sub>out</sub>[2]
+#define HWCE_Y_OUT_2_BASE_ADDR_CTX0_OFFSET       0x150
+
+// Base address of y<sub>out</sub>[1]
+#define HWCE_Y_OUT_1_BASE_ADDR_CTX0_OFFSET       0x154
+
+// Base address of y<sub>out</sub>[0]
+#define HWCE_Y_OUT_0_BASE_ADDR_CTX0_OFFSET       0x158
+
+// Base address of y<sub>in</sub>[3]
+#define HWCE_Y_IN_3_BASE_ADDR_CTX0_OFFSET        0x15c
+
+// Base address of y<sub>in</sub>[2]
+#define HWCE_Y_IN_2_BASE_ADDR_CTX0_OFFSET        0x160
+
+// Base address of y<sub>in</sub>[1]
+#define HWCE_Y_IN_1_BASE_ADDR_CTX0_OFFSET        0x164
+
+// Base address of y<sub>in</sub>[0]
+#define HWCE_Y_IN_0_BASE_ADDR_CTX0_OFFSET        0x168
+
+// Total number of words to be read for x<sub>in</sub>
+#define HWCE_X_TRANS_SIZE_CTX0_OFFSET            0x16c
+
+// Line stride and length for x<sub>in</sub>
+#define HWCE_X_LINE_STRIDE_LENGTH_CTX0_OFFSET    0x170
+
+// Feature (block) stride and length for x<sub>in</sub>
+#define HWCE_X_FEAT_STRIDE_LENGTH_CTX0_OFFSET    0x174
+
+// Base address of x<sub>in</sub>
+#define HWCE_X_IN_BASE_ADDR_CTX0_OFFSET          0x178
+
+// Base address of W
+#define HWCE_W_BASE_ADDR_CTX0_OFFSET             0x17c
+
+// Job configuration register 0
+#define HWCE_JOB_CONFIG0_CTX0_OFFSET             0x180
+
+// Job configuration register 1
+#define HWCE_JOB_CONFIG1_CTX0_OFFSET             0x184
+
+// Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_TRANS_SIZE_CTX1_OFFSET            0x240
+
+// Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_LINE_STRIDE_LENGTH_CTX1_OFFSET    0x244
+
+// Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+#define HWCE_Y_FEAT_STRIDE_LENGTH_CTX1_OFFSET    0x248
+
+// Base address of y<sub>out</sub>[3]
+#define HWCE_Y_OUT_3_BASE_ADDR_CTX1_OFFSET       0x24c
+
+// Base address of y<sub>out</sub>[2]
+#define HWCE_Y_OUT_2_BASE_ADDR_CTX1_OFFSET       0x250
+
+// Base address of y<sub>out</sub>[1]
+#define HWCE_Y_OUT_1_BASE_ADDR_CTX1_OFFSET       0x254
+
+// Base address of y<sub>out</sub>[0]
+#define HWCE_Y_OUT_0_BASE_ADDR_CTX1_OFFSET       0x258
+
+// Base address of y<sub>in</sub>[3]
+#define HWCE_Y_IN_3_BASE_ADDR_CTX1_OFFSET        0x25c
+
+// Base address of y<sub>in</sub>[2]
+#define HWCE_Y_IN_2_BASE_ADDR_CTX1_OFFSET        0x260
+
+// Base address of y<sub>in</sub>[1]
+#define HWCE_Y_IN_1_BASE_ADDR_CTX1_OFFSET        0x264
+
+// Base address of y<sub>in</sub>[0]
+#define HWCE_Y_IN_0_BASE_ADDR_CTX1_OFFSET        0x268
+
+// Total number of words to be read for x<sub>in</sub>
+#define HWCE_X_TRANS_SIZE_CTX1_OFFSET            0x26c
+
+// Line stride and length for x<sub>in</sub>
+#define HWCE_X_LINE_STRIDE_LENGTH_CTX1_OFFSET    0x270
+
+// Feature (block) stride and length for x<sub>in</sub>
+#define HWCE_X_FEAT_STRIDE_LENGTH_CTX1_OFFSET    0x274
+
+// Base address of x<sub>in</sub>
+#define HWCE_X_IN_BASE_ADDR_CTX1_OFFSET          0x278
+
+// Base address of W
+#define HWCE_W_BASE_ADDR_CTX1_OFFSET             0x27c
+
+// Job configuration register 0
+#define HWCE_JOB_CONFIG0_CTX1_OFFSET             0x280
+
+// Job configuration register 1
+#define HWCE_JOB_CONFIG1_CTX1_OFFSET             0x284
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Write of any value will close the current offload phase by releasing the job offload lock and inserting the currently offloaded job in the control queue. (access: W)
+#define HWCE_TRIGGER_ANY_BIT                                         0
+#define HWCE_TRIGGER_ANY_WIDTH                                       32
+#define HWCE_TRIGGER_ANY_MASK                                        0xffffffff
+
+// If ERR is 0 then the ID of the offloaded job. Otherwise, part of the error code (access: R)
+#define HWCE_ACQUIRE_ID_ERR_BIT                                      0
+#define HWCE_ACQUIRE_ID_ERR_WIDTH                                    8
+#define HWCE_ACQUIRE_ID_ERR_MASK                                     0xff
+
+// An error code if one of the following conditions apply: 1. if the context copy is going on, it will answer 0xfffffffd (-3) 2. else, if the job offload lock has been established, it will answer 0xfffffffe (-2) 3. else, if the job queue is full, it will answer 0xffffffff (-1) (access: R)
+#define HWCE_ACQUIRE_ERR_BIT                                         8
+#define HWCE_ACQUIRE_ERR_WIDTH                                       24
+#define HWCE_ACQUIRE_ERR_MASK                                        0xffffff00
+
+// The number of jobs that the HWCE executed and finished since the last time the same FINISHED_JOBS register was accessed. A read to FINISHED_JOBS returns: - 0x0 if no job was completed since the last access - 0x1 if a single job was completed since the last access - 0x2 if two or more jobs were completed since the last access (access: R)
+#define HWCE_FINISHED_JOBS_JOBS_BIT                                  0
+#define HWCE_FINISHED_JOBS_JOBS_WIDTH                                32
+#define HWCE_FINISHED_JOBS_JOBS_MASK                                 0xffffffff
+
+// Status of the HWCE - 1'b0 Not running a job - 1'b1 Running a job (access: R)
+#define HWCE_STATUS_ST_BIT                                           0
+#define HWCE_STATUS_ST_WIDTH                                         1
+#define HWCE_STATUS_ST_MASK                                          0x1
+
+// ID of the currently running job (access: R)
+#define HWCE_RUNNING_JOB_ID_BIT                                      0
+#define HWCE_RUNNING_JOB_ID_WIDTH                                    8
+#define HWCE_RUNNING_JOB_ID_MASK                                     0xff
+
+// A write of any value to this register will reset the HWCE to its idle state. (access: W)
+#define HWCE_SOFT_CLEAR_ANY_BIT                                      0
+#define HWCE_SOFT_CLEAR_ANY_WIDTH                                    32
+#define HWCE_SOFT_CLEAR_ANY_MASK                                     0xffffffff
+
+// Fixed-point format. Pixels will be shifted to the right by QF bits in the normalization step after the sum-of-products stage. (access: R/W)
+#define HWCE_GEN_CONFIG0_QF_BIT                                      0
+#define HWCE_GEN_CONFIG0_QF_WIDTH                                    6
+#define HWCE_GEN_CONFIG0_QF_MASK                                     0x3f
+
+// Operation type: - 1'b0 - Normal convolution - 1'b1 - Does not flip weights (i.e. implements a stencil instead of a mathematical convolution). (access: R/W)
+#define HWCE_GEN_CONFIG0_NF_BIT                                      6
+#define HWCE_GEN_CONFIG0_NF_WIDTH                                    1
+#define HWCE_GEN_CONFIG0_NF_MASK                                     0x40
+
+// No y_in mode: - 1'b0 - Normal operation - 1'b1 - Disable loading of y_in and add a constant set in the CONFIG2 register (access: R/W)
+#define HWCE_GEN_CONFIG0_NY_BIT                                      7
+#define HWCE_GEN_CONFIG0_NY_WIDTH                                    1
+#define HWCE_GEN_CONFIG0_NY_MASK                                     0x80
+
+// Set unsigned multiplication - 1'b0 - Consider multiplication results as signed fixed-point numbers. - 1'b1 - Consider multiplication results as unsigned fixed-point numbers. (access: R/W)
+#define HWCE_GEN_CONFIG0_UNS_BIT                                     8
+#define HWCE_GEN_CONFIG0_UNS_WIDTH                                   1
+#define HWCE_GEN_CONFIG0_UNS_MASK                                    0x100
+
+// Vector mode: - 2'b00 - mode is scalar (1 feat/cycle, 1x16-bit weights). - 2'b01 - mode is vectorial 2 (2 feat/cycle, 2x8-bit weights). - 2'b10 - mode is vectorial 4 (4 feat/cycle, 4x4-bit weights). (access: R/W)
+#define HWCE_GEN_CONFIG0_VECT_BIT                                    9
+#define HWCE_GEN_CONFIG0_VECT_WIDTH                                  2
+#define HWCE_GEN_CONFIG0_VECT_MASK                                   0x600
+
+// Convolution mode: - 2'b00 - mode is 5x5. - 2'b01 - mode is 3x3. - 2'b10 - mode is 4x7. (access: R/W)
+#define HWCE_GEN_CONFIG0_CONV_BIT                                    11
+#define HWCE_GEN_CONFIG0_CONV_WIDTH                                  2
+#define HWCE_GEN_CONFIG0_CONV_MASK                                   0x1800
+
+// No job copy: - 1'b0 - do job copy - 1'b1 - don't do job copy (access: R/W)
+#define HWCE_GEN_CONFIG0_NCP_BIT                                     13
+#define HWCE_GEN_CONFIG0_NCP_WIDTH                                   1
+#define HWCE_GEN_CONFIG0_NCP_MASK                                    0x2000
+
+// Stride between one FILTER_SIZExFILTER_SIZE filter and the next. (access: R/W)
+#define HWCE_GEN_CONFIG0_WSTRIDE_BIT                                 16
+#define HWCE_GEN_CONFIG0_WSTRIDE_WIDTH                               16
+#define HWCE_GEN_CONFIG0_WSTRIDE_MASK                                0xffff0000
+
+// Shift input pixels to the left by this number of positions when PIXMODE is not 16bit. (access: R/W)
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_BIT                               0
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_WIDTH                             5
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_MASK                              0x1f
+
+// Input pixel size - 2'b00  16bit - 2'b01 - 8bit - 2'b10 - 4bit - 2'b11  16bit bis (access: R/W)
+#define HWCE_GEN_CONFIG1_PIXMODE_BIT                                 8
+#define HWCE_GEN_CONFIG1_PIXMODE_WIDTH                               2
+#define HWCE_GEN_CONFIG1_PIXMODE_MASK                                0x300
+
+// Shift output pixels to the right by this number of positions when PIXMODE is not 16bit. (access: R/W)
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_BIT                               16
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_WIDTH                             5
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_MASK                              0x1f0000
+
+// Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source and sink interfaces for y<sub>in</sub> and y<sub>out</sub> streams. (access: R/W)
+#define HWCE_Y_TRANS_SIZE_SIZE_BIT                                   0
+#define HWCE_Y_TRANS_SIZE_SIZE_WIDTH                                 32
+#define HWCE_Y_TRANS_SIZE_SIZE_MASK                                  0xffffffff
+
+// Length of a line in number of words (access: R/W)
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_BIT                         0
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_WIDTH                       16
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_MASK                        0xffff
+
+// Distance in bytes between two consecutive lines. (access: R/W)
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_BIT                         16
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_WIDTH                       16
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_MASK                        0xffff0000
+
+// Length of a line in number of words (access: R/W)
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_BIT                         0
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_WIDTH                       16
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_MASK                        0xffff
+
+// Distance in bytes between two consecutive lines. (access: R/W)
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_BIT                         16
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_WIDTH                       16
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_MASK                        0xffff0000
+
+// Pointer into cluster L1 memory (4x4 bit mode) (access: R/W)
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_BIT                              0
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_WIDTH                            32
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_MASK                             0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit mode) (access: R/W)
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_BIT                              0
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_WIDTH                            32
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_MASK                             0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes) (access: R/W)
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_BIT                              0
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_WIDTH                            32
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_MASK                             0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes) (access: R/W)
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_BIT                              0
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_WIDTH                            32
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_MASK                             0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit mode) (access: R/W)
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_BIT                               0
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_WIDTH                             32
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_MASK                              0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit mode) (access: R/W)
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_BIT                               0
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_WIDTH                             32
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_MASK                              0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes) (access: R/W)
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_BIT                               0
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_WIDTH                             32
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_MASK                              0xffffffff
+
+// Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes) (access: R/W)
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_BIT                               0
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_WIDTH                             32
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_MASK                              0xffffffff
+
+// Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source interface for the x<sub>in</sub>  stream. (access: R/W)
+#define HWCE_X_TRANS_SIZE_SIZE_BIT                                   0
+#define HWCE_X_TRANS_SIZE_SIZE_WIDTH                                 32
+#define HWCE_X_TRANS_SIZE_SIZE_MASK                                  0xffffffff
+
+// Length of a line in number of words (access: R/W)
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_BIT                         0
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_WIDTH                       16
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_MASK                        0xffff
+
+// Distance in bytes between two consecutive lines. (access: R/W)
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_BIT                         16
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_WIDTH                       16
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_MASK                        0xffff0000
+
+// Length of a line in number of words (access: R/W)
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_BIT                         0
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_WIDTH                       16
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_MASK                        0xffff
+
+// Distance in bytes between two consecutive lines. (access: R/W)
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_BIT                         16
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_WIDTH                       16
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_MASK                        0xffff0000
+
+// Pointer into cluster L1 memory (access: R/W)
+#define HWCE_X_IN_BASE_ADDR_ADDR_BIT                                 0
+#define HWCE_X_IN_BASE_ADDR_ADDR_WIDTH                               32
+#define HWCE_X_IN_BASE_ADDR_ADDR_MASK                                0xffffffff
+
+// Pointer into cluster L1 memory (access: R/W)
+#define HWCE_W_BASE_ADDR_ADDR_BIT                                    0
+#define HWCE_W_BASE_ADDR_ADDR_WIDTH                                  32
+#define HWCE_W_BASE_ADDR_ADDR_MASK                                   0xffffffff
+
+// Linebuffer virtual length. Set to the same number as X_LINE_LENGTH. Acceptable LBUFLEN values range between 2 and LINEBUF_LENGTH. (access: R/W)
+#define HWCE_JOB_CONFIG0_LBUFLEN_BIT                                 0
+#define HWCE_JOB_CONFIG0_LBUFLEN_WIDTH                               10
+#define HWCE_JOB_CONFIG0_LBUFLEN_MASK                                0x3ff
+
+// Constant to sum instead of y<sub>in</sub> if the NY flag is active in the CONFIG1 register. (access: R/W)
+#define HWCE_JOB_CONFIG0_NOYCONST_BIT                                16
+#define HWCE_JOB_CONFIG0_NOYCONST_WIDTH                              16
+#define HWCE_JOB_CONFIG0_NOYCONST_MASK                               0xffff0000
+
+// Vector mode mask. Defaults to 0x0, which means that all vectors are enabled. Can be used to disable unused vector routes when using approximate vector or 3x3 mode. The bits are reversed in order, so bit 3 indicates vector 0, bit 2 vector 1, etc. (access: R/W)
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_BIT                       0
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_WIDTH                     4
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_MASK                      0xf
+
+// Output feature (OF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled (access: R/W)
+#define HWCE_JOB_CONFIG1_WOF_PARAM_BIT                               8
+#define HWCE_JOB_CONFIG1_WOF_PARAM_WIDTH                             6
+#define HWCE_JOB_CONFIG1_WOF_PARAM_MASK                              0x3f00
+
+// Input feature (IF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled (access: R/W)
+#define HWCE_JOB_CONFIG1_WIF_PARAM_BIT                               16
+#define HWCE_JOB_CONFIG1_WIF_PARAM_WIDTH                             6
+#define HWCE_JOB_CONFIG1_WIF_PARAM_MASK                              0x3f0000
+
+// Loop order: - 1'b0 - output features (OF) are the outer loop - 1'b1 - input features (IF) are the outer loop (access: R/W)
+#define HWCE_JOB_CONFIG1_LO_BIT                                      24
+#define HWCE_JOB_CONFIG1_LO_WIDTH                                    1
+#define HWCE_JOB_CONFIG1_LO_MASK                                     0x1000000
+
+// Looping mechanism: - 1'b0 - both counters work as inner loops - 1'b1 - outer loop feature address is updated only when the feature counter reaches the wrap parameter, inner loop feature address is updated when the counter is less than the wrap parameter and reset when it is reached (access: R/W)
+#define HWCE_JOB_CONFIG1_LN_BIT                                      25
+#define HWCE_JOB_CONFIG1_LN_WIDTH                                    1
+#define HWCE_JOB_CONFIG1_LN_MASK                                     0x2000000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef union {
+  struct {
+    unsigned int any             :32; // Write of any value will close the current offload phase by releasing the job offload lock and inserting the currently offloaded job in the control queue.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_trigger_t;
+
+typedef union {
+  struct {
+    unsigned int id_err          :8 ; // If ERR is 0 then the ID of the offloaded job. Otherwise, part of the error code
+    unsigned int err             :24; // An error code if one of the following conditions apply: 1. if the context copy is going on, it will answer 0xfffffffd (-3) 2. else, if the job offload lock has been established, it will answer 0xfffffffe (-2) 3. else, if the job queue is full, it will answer 0xffffffff (-1)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_acquire_t;
+
+typedef union {
+  struct {
+    unsigned int jobs            :32; // The number of jobs that the HWCE executed and finished since the last time the same FINISHED_JOBS register was accessed. A read to FINISHED_JOBS returns: - 0x0 if no job was completed since the last access - 0x1 if a single job was completed since the last access - 0x2 if two or more jobs were completed since the last access
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_finished_jobs_t;
+
+typedef union {
+  struct {
+    unsigned int st              :1 ; // Status of the HWCE - 1'b0 Not running a job - 1'b1 Running a job
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_status_t;
+
+typedef union {
+  struct {
+    unsigned int id              :8 ; // ID of the currently running job
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_running_job_t;
+
+typedef union {
+  struct {
+    unsigned int any             :32; // A write of any value to this register will reset the HWCE to its idle state.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_soft_clear_t;
+
+typedef union {
+  struct {
+    unsigned int qf              :6 ; // Fixed-point format. Pixels will be shifted to the right by QF bits in the normalization step after the sum-of-products stage.
+    unsigned int nf              :1 ; // Operation type: - 1'b0 - Normal convolution - 1'b1 - Does not flip weights (i.e. implements a stencil instead of a mathematical convolution).
+    unsigned int ny              :1 ; // No y_in mode: - 1'b0 - Normal operation - 1'b1 - Disable loading of y_in and add a constant set in the CONFIG2 register
+    unsigned int uns             :1 ; // Set unsigned multiplication - 1'b0 - Consider multiplication results as signed fixed-point numbers. - 1'b1 - Consider multiplication results as unsigned fixed-point numbers.
+    unsigned int vect            :2 ; // Vector mode: - 2'b00 - mode is scalar (1 feat/cycle, 1x16-bit weights). - 2'b01 - mode is vectorial 2 (2 feat/cycle, 2x8-bit weights). - 2'b10 - mode is vectorial 4 (4 feat/cycle, 4x4-bit weights).
+    unsigned int conv            :2 ; // Convolution mode: - 2'b00 - mode is 5x5. - 2'b01 - mode is 3x3. - 2'b10 - mode is 4x7.
+    unsigned int ncp             :1 ; // No job copy: - 1'b0 - do job copy - 1'b1 - don't do job copy
+    unsigned int padding0:2 ;
+    unsigned int wstride         :16; // Stride between one FILTER_SIZExFILTER_SIZE filter and the next.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_gen_config0_t;
+
+typedef union {
+  struct {
+    unsigned int pixshiftl       :5 ; // Shift input pixels to the left by this number of positions when PIXMODE is not 16bit.
+    unsigned int padding0:3 ;
+    unsigned int pixmode         :2 ; // Input pixel size - 2'b00  16bit - 2'b01 - 8bit - 2'b10 - 4bit - 2'b11  16bit bis
+    unsigned int padding1:6 ;
+    unsigned int pixshiftr       :5 ; // Shift output pixels to the right by this number of positions when PIXMODE is not 16bit.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_gen_config1_t;
+
+typedef union {
+  struct {
+    unsigned int size            :32; // Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source and sink interfaces for y<sub>in</sub> and y<sub>out</sub> streams.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_trans_size_t;
+
+typedef union {
+  struct {
+    unsigned int length          :16; // Length of a line in number of words
+    unsigned int stride          :16; // Distance in bytes between two consecutive lines.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_line_stride_length_t;
+
+typedef union {
+  struct {
+    unsigned int length          :16; // Length of a line in number of words
+    unsigned int stride          :16; // Distance in bytes between two consecutive lines.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_feat_stride_length_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit mode)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_3_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit mode)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_2_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_1_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_0_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit mode)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_3_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit mode)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_2_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_1_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes)
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_0_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int size            :32; // Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source interface for the x<sub>in</sub>  stream.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_trans_size_t;
+
+typedef union {
+  struct {
+    unsigned int length          :16; // Length of a line in number of words
+    unsigned int stride          :16; // Distance in bytes between two consecutive lines.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_line_stride_length_t;
+
+typedef union {
+  struct {
+    unsigned int length          :16; // Length of a line in number of words
+    unsigned int stride          :16; // Distance in bytes between two consecutive lines.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_feat_stride_length_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_in_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :32; // Pointer into cluster L1 memory
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_w_base_addr_t;
+
+typedef union {
+  struct {
+    unsigned int lbuflen         :10; // Linebuffer virtual length. Set to the same number as X_LINE_LENGTH. Acceptable LBUFLEN values range between 2 and LINEBUF_LENGTH.
+    unsigned int padding0:6 ;
+    unsigned int noyconst        :16; // Constant to sum instead of y<sub>in</sub> if the NY flag is active in the CONFIG1 register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config0_t;
+
+typedef union {
+  struct {
+    unsigned int vect_disable_mask:4 ; // Vector mode mask. Defaults to 0x0, which means that all vectors are enabled. Can be used to disable unused vector routes when using approximate vector or 3x3 mode. The bits are reversed in order, so bit 3 indicates vector 0, bit 2 vector 1, etc.
+    unsigned int padding0:4 ;
+    unsigned int wof_param       :6 ; // Output feature (OF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled
+    unsigned int padding1:2 ;
+    unsigned int wif_param       :6 ; // Input feature (IF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled
+    unsigned int padding2:2 ;
+    unsigned int lo              :1 ; // Loop order: - 1'b0 - output features (OF) are the outer loop - 1'b1 - input features (IF) are the outer loop
+    unsigned int ln              :1 ; // Looping mechanism: - 1'b0 - both counters work as inner loops - 1'b1 - outer loop feature address is updated only when the feature counter reaches the wrap parameter, inner loop feature address is updated when the counter is less than the wrap parameter and reset when it is reached
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_trans_size_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_line_stride_length_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_feat_stride_length_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_3_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_2_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_1_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_0_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_3_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_2_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_1_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_0_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_trans_size_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_line_stride_length_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_feat_stride_length_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_in_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_w_base_addr_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config0_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config1_ctx0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_trans_size_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_line_stride_length_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_feat_stride_length_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_3_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_2_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_1_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_out_0_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_3_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_2_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_1_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_y_in_0_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_trans_size_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_line_stride_length_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_feat_stride_length_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_x_in_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_w_base_addr_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config0_ctx1_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hwce_job_config1_ctx1_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_hwce_trigger : public vp::reg_32
+{
+public:
+  inline void any_set(uint32_t value) { this->set_field(value, HWCE_TRIGGER_ANY_BIT, HWCE_TRIGGER_ANY_WIDTH); }
+  inline uint32_t any_get() { return this->get_field(HWCE_TRIGGER_ANY_BIT, HWCE_TRIGGER_ANY_WIDTH); }
+};
+
+class vp_hwce_acquire : public vp::reg_32
+{
+public:
+  inline void id_err_set(uint32_t value) { this->set_field(value, HWCE_ACQUIRE_ID_ERR_BIT, HWCE_ACQUIRE_ID_ERR_WIDTH); }
+  inline uint32_t id_err_get() { return this->get_field(HWCE_ACQUIRE_ID_ERR_BIT, HWCE_ACQUIRE_ID_ERR_WIDTH); }
+  inline void err_set(uint32_t value) { this->set_field(value, HWCE_ACQUIRE_ERR_BIT, HWCE_ACQUIRE_ERR_WIDTH); }
+  inline uint32_t err_get() { return this->get_field(HWCE_ACQUIRE_ERR_BIT, HWCE_ACQUIRE_ERR_WIDTH); }
+};
+
+class vp_hwce_finished_jobs : public vp::reg_32
+{
+public:
+  inline void jobs_set(uint32_t value) { this->set_field(value, HWCE_FINISHED_JOBS_JOBS_BIT, HWCE_FINISHED_JOBS_JOBS_WIDTH); }
+  inline uint32_t jobs_get() { return this->get_field(HWCE_FINISHED_JOBS_JOBS_BIT, HWCE_FINISHED_JOBS_JOBS_WIDTH); }
+};
+
+class vp_hwce_status : public vp::reg_32
+{
+public:
+  inline void st_set(uint32_t value) { this->set_field(value, HWCE_STATUS_ST_BIT, HWCE_STATUS_ST_WIDTH); }
+  inline uint32_t st_get() { return this->get_field(HWCE_STATUS_ST_BIT, HWCE_STATUS_ST_WIDTH); }
+};
+
+class vp_hwce_running_job : public vp::reg_32
+{
+public:
+  inline void id_set(uint32_t value) { this->set_field(value, HWCE_RUNNING_JOB_ID_BIT, HWCE_RUNNING_JOB_ID_WIDTH); }
+  inline uint32_t id_get() { return this->get_field(HWCE_RUNNING_JOB_ID_BIT, HWCE_RUNNING_JOB_ID_WIDTH); }
+};
+
+class vp_hwce_soft_clear : public vp::reg_32
+{
+public:
+  inline void any_set(uint32_t value) { this->set_field(value, HWCE_SOFT_CLEAR_ANY_BIT, HWCE_SOFT_CLEAR_ANY_WIDTH); }
+  inline uint32_t any_get() { return this->get_field(HWCE_SOFT_CLEAR_ANY_BIT, HWCE_SOFT_CLEAR_ANY_WIDTH); }
+};
+
+class vp_hwce_gen_config0 : public vp::reg_32
+{
+public:
+  inline void qf_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_QF_BIT, HWCE_GEN_CONFIG0_QF_WIDTH); }
+  inline uint32_t qf_get() { return this->get_field(HWCE_GEN_CONFIG0_QF_BIT, HWCE_GEN_CONFIG0_QF_WIDTH); }
+  inline void nf_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_NF_BIT, HWCE_GEN_CONFIG0_NF_WIDTH); }
+  inline uint32_t nf_get() { return this->get_field(HWCE_GEN_CONFIG0_NF_BIT, HWCE_GEN_CONFIG0_NF_WIDTH); }
+  inline void ny_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_NY_BIT, HWCE_GEN_CONFIG0_NY_WIDTH); }
+  inline uint32_t ny_get() { return this->get_field(HWCE_GEN_CONFIG0_NY_BIT, HWCE_GEN_CONFIG0_NY_WIDTH); }
+  inline void uns_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_UNS_BIT, HWCE_GEN_CONFIG0_UNS_WIDTH); }
+  inline uint32_t uns_get() { return this->get_field(HWCE_GEN_CONFIG0_UNS_BIT, HWCE_GEN_CONFIG0_UNS_WIDTH); }
+  inline void vect_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_VECT_BIT, HWCE_GEN_CONFIG0_VECT_WIDTH); }
+  inline uint32_t vect_get() { return this->get_field(HWCE_GEN_CONFIG0_VECT_BIT, HWCE_GEN_CONFIG0_VECT_WIDTH); }
+  inline void conv_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_CONV_BIT, HWCE_GEN_CONFIG0_CONV_WIDTH); }
+  inline uint32_t conv_get() { return this->get_field(HWCE_GEN_CONFIG0_CONV_BIT, HWCE_GEN_CONFIG0_CONV_WIDTH); }
+  inline void ncp_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_NCP_BIT, HWCE_GEN_CONFIG0_NCP_WIDTH); }
+  inline uint32_t ncp_get() { return this->get_field(HWCE_GEN_CONFIG0_NCP_BIT, HWCE_GEN_CONFIG0_NCP_WIDTH); }
+  inline void wstride_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG0_WSTRIDE_BIT, HWCE_GEN_CONFIG0_WSTRIDE_WIDTH); }
+  inline uint32_t wstride_get() { return this->get_field(HWCE_GEN_CONFIG0_WSTRIDE_BIT, HWCE_GEN_CONFIG0_WSTRIDE_WIDTH); }
+};
+
+class vp_hwce_gen_config1 : public vp::reg_32
+{
+public:
+  inline void pixshiftl_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG1_PIXSHIFTL_BIT, HWCE_GEN_CONFIG1_PIXSHIFTL_WIDTH); }
+  inline uint32_t pixshiftl_get() { return this->get_field(HWCE_GEN_CONFIG1_PIXSHIFTL_BIT, HWCE_GEN_CONFIG1_PIXSHIFTL_WIDTH); }
+  inline void pixmode_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG1_PIXMODE_BIT, HWCE_GEN_CONFIG1_PIXMODE_WIDTH); }
+  inline uint32_t pixmode_get() { return this->get_field(HWCE_GEN_CONFIG1_PIXMODE_BIT, HWCE_GEN_CONFIG1_PIXMODE_WIDTH); }
+  inline void pixshiftr_set(uint32_t value) { this->set_field(value, HWCE_GEN_CONFIG1_PIXSHIFTR_BIT, HWCE_GEN_CONFIG1_PIXSHIFTR_WIDTH); }
+  inline uint32_t pixshiftr_get() { return this->get_field(HWCE_GEN_CONFIG1_PIXSHIFTR_BIT, HWCE_GEN_CONFIG1_PIXSHIFTR_WIDTH); }
+};
+
+class vp_hwce_y_trans_size : public vp::reg_32
+{
+public:
+  inline void size_set(uint32_t value) { this->set_field(value, HWCE_Y_TRANS_SIZE_SIZE_BIT, HWCE_Y_TRANS_SIZE_SIZE_WIDTH); }
+  inline uint32_t size_get() { return this->get_field(HWCE_Y_TRANS_SIZE_SIZE_BIT, HWCE_Y_TRANS_SIZE_SIZE_WIDTH); }
+};
+
+class vp_hwce_y_line_stride_length : public vp::reg_32
+{
+public:
+  inline void length_set(uint32_t value) { this->set_field(value, HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_BIT, HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline uint32_t length_get() { return this->get_field(HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_BIT, HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline void stride_set(uint32_t value) { this->set_field(value, HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_BIT, HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_WIDTH); }
+  inline uint32_t stride_get() { return this->get_field(HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_BIT, HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_WIDTH); }
+};
+
+class vp_hwce_y_feat_stride_length : public vp::reg_32
+{
+public:
+  inline void length_set(uint32_t value) { this->set_field(value, HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_BIT, HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline uint32_t length_get() { return this->get_field(HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_BIT, HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline void stride_set(uint32_t value) { this->set_field(value, HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_BIT, HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_WIDTH); }
+  inline uint32_t stride_get() { return this->get_field(HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_BIT, HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_WIDTH); }
+};
+
+class vp_hwce_y_out_3_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_OUT_3_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_3_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_OUT_3_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_3_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_out_2_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_OUT_2_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_2_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_OUT_2_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_2_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_out_1_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_OUT_1_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_1_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_OUT_1_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_1_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_out_0_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_OUT_0_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_0_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_OUT_0_BASE_ADDR_ADDR_BIT, HWCE_Y_OUT_0_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_in_3_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_IN_3_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_3_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_IN_3_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_3_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_in_2_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_IN_2_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_2_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_IN_2_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_2_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_in_1_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_IN_1_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_1_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_IN_1_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_1_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_y_in_0_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_Y_IN_0_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_0_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_Y_IN_0_BASE_ADDR_ADDR_BIT, HWCE_Y_IN_0_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_x_trans_size : public vp::reg_32
+{
+public:
+  inline void size_set(uint32_t value) { this->set_field(value, HWCE_X_TRANS_SIZE_SIZE_BIT, HWCE_X_TRANS_SIZE_SIZE_WIDTH); }
+  inline uint32_t size_get() { return this->get_field(HWCE_X_TRANS_SIZE_SIZE_BIT, HWCE_X_TRANS_SIZE_SIZE_WIDTH); }
+};
+
+class vp_hwce_x_line_stride_length : public vp::reg_32
+{
+public:
+  inline void length_set(uint32_t value) { this->set_field(value, HWCE_X_LINE_STRIDE_LENGTH_LENGTH_BIT, HWCE_X_LINE_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline uint32_t length_get() { return this->get_field(HWCE_X_LINE_STRIDE_LENGTH_LENGTH_BIT, HWCE_X_LINE_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline void stride_set(uint32_t value) { this->set_field(value, HWCE_X_LINE_STRIDE_LENGTH_STRIDE_BIT, HWCE_X_LINE_STRIDE_LENGTH_STRIDE_WIDTH); }
+  inline uint32_t stride_get() { return this->get_field(HWCE_X_LINE_STRIDE_LENGTH_STRIDE_BIT, HWCE_X_LINE_STRIDE_LENGTH_STRIDE_WIDTH); }
+};
+
+class vp_hwce_x_feat_stride_length : public vp::reg_32
+{
+public:
+  inline void length_set(uint32_t value) { this->set_field(value, HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_BIT, HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline uint32_t length_get() { return this->get_field(HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_BIT, HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_WIDTH); }
+  inline void stride_set(uint32_t value) { this->set_field(value, HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_BIT, HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_WIDTH); }
+  inline uint32_t stride_get() { return this->get_field(HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_BIT, HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_WIDTH); }
+};
+
+class vp_hwce_x_in_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_X_IN_BASE_ADDR_ADDR_BIT, HWCE_X_IN_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_X_IN_BASE_ADDR_ADDR_BIT, HWCE_X_IN_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_w_base_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, HWCE_W_BASE_ADDR_ADDR_BIT, HWCE_W_BASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(HWCE_W_BASE_ADDR_ADDR_BIT, HWCE_W_BASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_hwce_job_config0 : public vp::reg_32
+{
+public:
+  inline void lbuflen_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG0_LBUFLEN_BIT, HWCE_JOB_CONFIG0_LBUFLEN_WIDTH); }
+  inline uint32_t lbuflen_get() { return this->get_field(HWCE_JOB_CONFIG0_LBUFLEN_BIT, HWCE_JOB_CONFIG0_LBUFLEN_WIDTH); }
+  inline void noyconst_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG0_NOYCONST_BIT, HWCE_JOB_CONFIG0_NOYCONST_WIDTH); }
+  inline uint32_t noyconst_get() { return this->get_field(HWCE_JOB_CONFIG0_NOYCONST_BIT, HWCE_JOB_CONFIG0_NOYCONST_WIDTH); }
+};
+
+class vp_hwce_job_config1 : public vp::reg_32
+{
+public:
+  inline void vect_disable_mask_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_BIT, HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_WIDTH); }
+  inline uint32_t vect_disable_mask_get() { return this->get_field(HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_BIT, HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_WIDTH); }
+  inline void wof_param_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG1_WOF_PARAM_BIT, HWCE_JOB_CONFIG1_WOF_PARAM_WIDTH); }
+  inline uint32_t wof_param_get() { return this->get_field(HWCE_JOB_CONFIG1_WOF_PARAM_BIT, HWCE_JOB_CONFIG1_WOF_PARAM_WIDTH); }
+  inline void wif_param_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG1_WIF_PARAM_BIT, HWCE_JOB_CONFIG1_WIF_PARAM_WIDTH); }
+  inline uint32_t wif_param_get() { return this->get_field(HWCE_JOB_CONFIG1_WIF_PARAM_BIT, HWCE_JOB_CONFIG1_WIF_PARAM_WIDTH); }
+  inline void lo_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG1_LO_BIT, HWCE_JOB_CONFIG1_LO_WIDTH); }
+  inline uint32_t lo_get() { return this->get_field(HWCE_JOB_CONFIG1_LO_BIT, HWCE_JOB_CONFIG1_LO_WIDTH); }
+  inline void ln_set(uint32_t value) { this->set_field(value, HWCE_JOB_CONFIG1_LN_BIT, HWCE_JOB_CONFIG1_LN_WIDTH); }
+  inline uint32_t ln_get() { return this->get_field(HWCE_JOB_CONFIG1_LN_BIT, HWCE_JOB_CONFIG1_LN_WIDTH); }
+};
+
+class vp_hwce_y_trans_size_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_line_stride_length_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_feat_stride_length_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_3_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_2_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_1_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_0_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_3_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_2_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_1_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_0_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_trans_size_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_line_stride_length_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_feat_stride_length_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_in_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_w_base_addr_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_job_config0_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_job_config1_ctx0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_trans_size_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_line_stride_length_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_feat_stride_length_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_3_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_2_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_1_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_out_0_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_3_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_2_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_1_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_y_in_0_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_trans_size_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_line_stride_length_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_feat_stride_length_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_x_in_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_w_base_addr_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_job_config0_ctx1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hwce_job_config1_ctx1 : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef struct {
+  unsigned int trigger         ; // Trigger the execution of an offloaded job
+  unsigned int acquire         ; // Acquire the lock to offload job
+  unsigned int finished_jobs   ; // Number of concluded jobs since last read
+  unsigned int status          ; // Status of the HWCE
+  unsigned int running_job     ; // ID of the currently running job
+  unsigned int soft_clear      ; // Reset HWCE to known idle state
+  unsigned int gen_config0     ; // Generic configuration register 0
+  unsigned int gen_config1     ; // Generic configuration register 1
+  unsigned int y_trans_size    ; // Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_line_stride_length; // Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_feat_stride_length; // Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_out_3_base_addr; // Base address of y<sub>out</sub>[3]
+  unsigned int y_out_2_base_addr; // Base address of y<sub>out</sub>[2]
+  unsigned int y_out_1_base_addr; // Base address of y<sub>out</sub>[1]
+  unsigned int y_out_0_base_addr; // Base address of y<sub>out</sub>[0]
+  unsigned int y_in_3_base_addr; // Base address of y<sub>in</sub>[3]
+  unsigned int y_in_2_base_addr; // Base address of y<sub>in</sub>[2]
+  unsigned int y_in_1_base_addr; // Base address of y<sub>in</sub>[1]
+  unsigned int y_in_0_base_addr; // Base address of y<sub>in</sub>[0]
+  unsigned int x_trans_size    ; // Total number of words to be read for x<sub>in</sub>
+  unsigned int x_line_stride_length; // Line stride and length for x<sub>in</sub>
+  unsigned int x_feat_stride_length; // Feature (block) stride and length for x<sub>in</sub>
+  unsigned int x_in_base_addr  ; // Base address of x<sub>in</sub>
+  unsigned int w_base_addr     ; // Base address of W
+  unsigned int job_config0     ; // Job configuration register 0
+  unsigned int job_config1     ; // Job configuration register 1
+  unsigned int y_trans_size_ctx0; // Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_line_stride_length_ctx0; // Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_feat_stride_length_ctx0; // Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_out_3_base_addr_ctx0; // Base address of y<sub>out</sub>[3]
+  unsigned int y_out_2_base_addr_ctx0; // Base address of y<sub>out</sub>[2]
+  unsigned int y_out_1_base_addr_ctx0; // Base address of y<sub>out</sub>[1]
+  unsigned int y_out_0_base_addr_ctx0; // Base address of y<sub>out</sub>[0]
+  unsigned int y_in_3_base_addr_ctx0; // Base address of y<sub>in</sub>[3]
+  unsigned int y_in_2_base_addr_ctx0; // Base address of y<sub>in</sub>[2]
+  unsigned int y_in_1_base_addr_ctx0; // Base address of y<sub>in</sub>[1]
+  unsigned int y_in_0_base_addr_ctx0; // Base address of y<sub>in</sub>[0]
+  unsigned int x_trans_size_ctx0; // Total number of words to be read for x<sub>in</sub>
+  unsigned int x_line_stride_length_ctx0; // Line stride and length for x<sub>in</sub>
+  unsigned int x_feat_stride_length_ctx0; // Feature (block) stride and length for x<sub>in</sub>
+  unsigned int x_in_base_addr_ctx0; // Base address of x<sub>in</sub>
+  unsigned int w_base_addr_ctx0; // Base address of W
+  unsigned int job_config0_ctx0; // Job configuration register 0
+  unsigned int job_config1_ctx0; // Job configuration register 1
+  unsigned int y_trans_size_ctx1; // Total number of words to be read for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_line_stride_length_ctx1; // Line stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_feat_stride_length_ctx1; // Feature (block) stride and length for y<sub>in</sub> and y<sub>out</sub>
+  unsigned int y_out_3_base_addr_ctx1; // Base address of y<sub>out</sub>[3]
+  unsigned int y_out_2_base_addr_ctx1; // Base address of y<sub>out</sub>[2]
+  unsigned int y_out_1_base_addr_ctx1; // Base address of y<sub>out</sub>[1]
+  unsigned int y_out_0_base_addr_ctx1; // Base address of y<sub>out</sub>[0]
+  unsigned int y_in_3_base_addr_ctx1; // Base address of y<sub>in</sub>[3]
+  unsigned int y_in_2_base_addr_ctx1; // Base address of y<sub>in</sub>[2]
+  unsigned int y_in_1_base_addr_ctx1; // Base address of y<sub>in</sub>[1]
+  unsigned int y_in_0_base_addr_ctx1; // Base address of y<sub>in</sub>[0]
+  unsigned int x_trans_size_ctx1; // Total number of words to be read for x<sub>in</sub>
+  unsigned int x_line_stride_length_ctx1; // Line stride and length for x<sub>in</sub>
+  unsigned int x_feat_stride_length_ctx1; // Feature (block) stride and length for x<sub>in</sub>
+  unsigned int x_in_base_addr_ctx1; // Base address of x<sub>in</sub>
+  unsigned int w_base_addr_ctx1; // Base address of W
+  unsigned int job_config0_ctx1; // Job configuration register 0
+  unsigned int job_config1_ctx1; // Job configuration register 1
+} __attribute__((packed)) hwce_hwce_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+static inline uint32_t hwce_trigger_get(uint32_t base) { return ARCHI_READ(base, HWCE_TRIGGER_OFFSET); }
+static inline void hwce_trigger_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_TRIGGER_OFFSET, value); }
+
+static inline uint32_t hwce_acquire_get(uint32_t base) { return ARCHI_READ(base, HWCE_ACQUIRE_OFFSET); }
+static inline void hwce_acquire_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_ACQUIRE_OFFSET, value); }
+
+static inline uint32_t hwce_finished_jobs_get(uint32_t base) { return ARCHI_READ(base, HWCE_FINISHED_JOBS_OFFSET); }
+static inline void hwce_finished_jobs_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_FINISHED_JOBS_OFFSET, value); }
+
+static inline uint32_t hwce_status_get(uint32_t base) { return ARCHI_READ(base, HWCE_STATUS_OFFSET); }
+static inline void hwce_status_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_STATUS_OFFSET, value); }
+
+static inline uint32_t hwce_running_job_get(uint32_t base) { return ARCHI_READ(base, HWCE_RUNNING_JOB_OFFSET); }
+static inline void hwce_running_job_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_RUNNING_JOB_OFFSET, value); }
+
+static inline uint32_t hwce_soft_clear_get(uint32_t base) { return ARCHI_READ(base, HWCE_SOFT_CLEAR_OFFSET); }
+static inline void hwce_soft_clear_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_SOFT_CLEAR_OFFSET, value); }
+
+static inline uint32_t hwce_gen_config0_get(uint32_t base) { return ARCHI_READ(base, HWCE_GEN_CONFIG0_OFFSET); }
+static inline void hwce_gen_config0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_GEN_CONFIG0_OFFSET, value); }
+
+static inline uint32_t hwce_gen_config1_get(uint32_t base) { return ARCHI_READ(base, HWCE_GEN_CONFIG1_OFFSET); }
+static inline void hwce_gen_config1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_GEN_CONFIG1_OFFSET, value); }
+
+static inline uint32_t hwce_y_trans_size_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_TRANS_SIZE_OFFSET); }
+static inline void hwce_y_trans_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_TRANS_SIZE_OFFSET, value); }
+
+static inline uint32_t hwce_y_line_stride_length_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_LINE_STRIDE_LENGTH_OFFSET); }
+static inline void hwce_y_line_stride_length_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_LINE_STRIDE_LENGTH_OFFSET, value); }
+
+static inline uint32_t hwce_y_feat_stride_length_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_FEAT_STRIDE_LENGTH_OFFSET); }
+static inline void hwce_y_feat_stride_length_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_FEAT_STRIDE_LENGTH_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_3_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_3_BASE_ADDR_OFFSET); }
+static inline void hwce_y_out_3_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_3_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_2_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_2_BASE_ADDR_OFFSET); }
+static inline void hwce_y_out_2_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_2_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_1_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_1_BASE_ADDR_OFFSET); }
+static inline void hwce_y_out_1_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_1_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_0_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_0_BASE_ADDR_OFFSET); }
+static inline void hwce_y_out_0_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_0_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_3_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_3_BASE_ADDR_OFFSET); }
+static inline void hwce_y_in_3_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_3_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_2_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_2_BASE_ADDR_OFFSET); }
+static inline void hwce_y_in_2_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_2_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_1_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_1_BASE_ADDR_OFFSET); }
+static inline void hwce_y_in_1_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_1_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_0_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_0_BASE_ADDR_OFFSET); }
+static inline void hwce_y_in_0_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_0_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_x_trans_size_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_TRANS_SIZE_OFFSET); }
+static inline void hwce_x_trans_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_TRANS_SIZE_OFFSET, value); }
+
+static inline uint32_t hwce_x_line_stride_length_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_LINE_STRIDE_LENGTH_OFFSET); }
+static inline void hwce_x_line_stride_length_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_LINE_STRIDE_LENGTH_OFFSET, value); }
+
+static inline uint32_t hwce_x_feat_stride_length_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_FEAT_STRIDE_LENGTH_OFFSET); }
+static inline void hwce_x_feat_stride_length_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_FEAT_STRIDE_LENGTH_OFFSET, value); }
+
+static inline uint32_t hwce_x_in_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_IN_BASE_ADDR_OFFSET); }
+static inline void hwce_x_in_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_IN_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_w_base_addr_get(uint32_t base) { return ARCHI_READ(base, HWCE_W_BASE_ADDR_OFFSET); }
+static inline void hwce_w_base_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_W_BASE_ADDR_OFFSET, value); }
+
+static inline uint32_t hwce_job_config0_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG0_OFFSET); }
+static inline void hwce_job_config0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG0_OFFSET, value); }
+
+static inline uint32_t hwce_job_config1_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG1_OFFSET); }
+static inline void hwce_job_config1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG1_OFFSET, value); }
+
+static inline uint32_t hwce_y_trans_size_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_TRANS_SIZE_CTX0_OFFSET); }
+static inline void hwce_y_trans_size_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_TRANS_SIZE_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_line_stride_length_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_LINE_STRIDE_LENGTH_CTX0_OFFSET); }
+static inline void hwce_y_line_stride_length_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_LINE_STRIDE_LENGTH_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_feat_stride_length_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_FEAT_STRIDE_LENGTH_CTX0_OFFSET); }
+static inline void hwce_y_feat_stride_length_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_FEAT_STRIDE_LENGTH_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_3_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_3_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_out_3_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_3_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_2_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_2_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_out_2_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_2_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_1_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_1_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_out_1_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_1_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_0_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_0_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_out_0_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_0_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_3_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_3_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_in_3_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_3_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_2_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_2_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_in_2_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_2_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_1_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_1_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_in_1_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_1_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_0_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_0_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_y_in_0_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_0_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_x_trans_size_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_TRANS_SIZE_CTX0_OFFSET); }
+static inline void hwce_x_trans_size_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_TRANS_SIZE_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_x_line_stride_length_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_LINE_STRIDE_LENGTH_CTX0_OFFSET); }
+static inline void hwce_x_line_stride_length_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_LINE_STRIDE_LENGTH_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_x_feat_stride_length_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_FEAT_STRIDE_LENGTH_CTX0_OFFSET); }
+static inline void hwce_x_feat_stride_length_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_FEAT_STRIDE_LENGTH_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_x_in_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_IN_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_x_in_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_IN_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_w_base_addr_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_W_BASE_ADDR_CTX0_OFFSET); }
+static inline void hwce_w_base_addr_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_W_BASE_ADDR_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_job_config0_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG0_CTX0_OFFSET); }
+static inline void hwce_job_config0_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG0_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_job_config1_ctx0_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG1_CTX0_OFFSET); }
+static inline void hwce_job_config1_ctx0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG1_CTX0_OFFSET, value); }
+
+static inline uint32_t hwce_y_trans_size_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_TRANS_SIZE_CTX1_OFFSET); }
+static inline void hwce_y_trans_size_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_TRANS_SIZE_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_line_stride_length_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_LINE_STRIDE_LENGTH_CTX1_OFFSET); }
+static inline void hwce_y_line_stride_length_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_LINE_STRIDE_LENGTH_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_feat_stride_length_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_FEAT_STRIDE_LENGTH_CTX1_OFFSET); }
+static inline void hwce_y_feat_stride_length_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_FEAT_STRIDE_LENGTH_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_3_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_3_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_out_3_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_3_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_2_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_2_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_out_2_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_2_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_1_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_1_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_out_1_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_1_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_out_0_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_OUT_0_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_out_0_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_OUT_0_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_3_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_3_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_in_3_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_3_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_2_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_2_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_in_2_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_2_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_1_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_1_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_in_1_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_1_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_y_in_0_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_Y_IN_0_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_y_in_0_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_Y_IN_0_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_x_trans_size_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_TRANS_SIZE_CTX1_OFFSET); }
+static inline void hwce_x_trans_size_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_TRANS_SIZE_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_x_line_stride_length_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_LINE_STRIDE_LENGTH_CTX1_OFFSET); }
+static inline void hwce_x_line_stride_length_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_LINE_STRIDE_LENGTH_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_x_feat_stride_length_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_FEAT_STRIDE_LENGTH_CTX1_OFFSET); }
+static inline void hwce_x_feat_stride_length_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_FEAT_STRIDE_LENGTH_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_x_in_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_X_IN_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_x_in_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_X_IN_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_w_base_addr_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_W_BASE_ADDR_CTX1_OFFSET); }
+static inline void hwce_w_base_addr_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_W_BASE_ADDR_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_job_config0_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG0_CTX1_OFFSET); }
+static inline void hwce_job_config0_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG0_CTX1_OFFSET, value); }
+
+static inline uint32_t hwce_job_config1_ctx1_get(uint32_t base) { return ARCHI_READ(base, HWCE_JOB_CONFIG1_CTX1_OFFSET); }
+static inline void hwce_job_config1_ctx1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HWCE_JOB_CONFIG1_CTX1_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#define HWCE_TRIGGER_ANY_GET(value)                        (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_TRIGGER_ANY_GETS(value)                       (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_TRIGGER_ANY_SET(value,field)                  (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_TRIGGER_ANY(val)                              ((val) << 0)
+
+#define HWCE_ACQUIRE_ID_ERR_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define HWCE_ACQUIRE_ID_ERR_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define HWCE_ACQUIRE_ID_ERR_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define HWCE_ACQUIRE_ID_ERR(val)                           ((val) << 0)
+
+#define HWCE_ACQUIRE_ERR_GET(value)                        (ARCHI_BEXTRACTU((value),24,8))
+#define HWCE_ACQUIRE_ERR_GETS(value)                       (ARCHI_BEXTRACT((value),24,8))
+#define HWCE_ACQUIRE_ERR_SET(value,field)                  (ARCHI_BINSERT((value),(field),24,8))
+#define HWCE_ACQUIRE_ERR(val)                              ((val) << 8)
+
+#define HWCE_FINISHED_JOBS_JOBS_GET(value)                 (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_FINISHED_JOBS_JOBS_GETS(value)                (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_FINISHED_JOBS_JOBS_SET(value,field)           (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_FINISHED_JOBS_JOBS(val)                       ((val) << 0)
+
+#define HWCE_STATUS_ST_GET(value)                          (ARCHI_BEXTRACTU((value),1,0))
+#define HWCE_STATUS_ST_GETS(value)                         (ARCHI_BEXTRACT((value),1,0))
+#define HWCE_STATUS_ST_SET(value,field)                    (ARCHI_BINSERT((value),(field),1,0))
+#define HWCE_STATUS_ST(val)                                ((val) << 0)
+
+#define HWCE_RUNNING_JOB_ID_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define HWCE_RUNNING_JOB_ID_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define HWCE_RUNNING_JOB_ID_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define HWCE_RUNNING_JOB_ID(val)                           ((val) << 0)
+
+#define HWCE_SOFT_CLEAR_ANY_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_SOFT_CLEAR_ANY_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_SOFT_CLEAR_ANY_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_SOFT_CLEAR_ANY(val)                           ((val) << 0)
+
+#define HWCE_GEN_CONFIG0_QF_GET(value)                     (ARCHI_BEXTRACTU((value),6,0))
+#define HWCE_GEN_CONFIG0_QF_GETS(value)                    (ARCHI_BEXTRACT((value),6,0))
+#define HWCE_GEN_CONFIG0_QF_SET(value,field)               (ARCHI_BINSERT((value),(field),6,0))
+#define HWCE_GEN_CONFIG0_QF(val)                           ((val) << 0)
+
+#define HWCE_GEN_CONFIG0_NF_GET(value)                     (ARCHI_BEXTRACTU((value),1,6))
+#define HWCE_GEN_CONFIG0_NF_GETS(value)                    (ARCHI_BEXTRACT((value),1,6))
+#define HWCE_GEN_CONFIG0_NF_SET(value,field)               (ARCHI_BINSERT((value),(field),1,6))
+#define HWCE_GEN_CONFIG0_NF(val)                           ((val) << 6)
+
+#define HWCE_GEN_CONFIG0_NY_GET(value)                     (ARCHI_BEXTRACTU((value),1,7))
+#define HWCE_GEN_CONFIG0_NY_GETS(value)                    (ARCHI_BEXTRACT((value),1,7))
+#define HWCE_GEN_CONFIG0_NY_SET(value,field)               (ARCHI_BINSERT((value),(field),1,7))
+#define HWCE_GEN_CONFIG0_NY(val)                           ((val) << 7)
+
+#define HWCE_GEN_CONFIG0_UNS_GET(value)                    (ARCHI_BEXTRACTU((value),1,8))
+#define HWCE_GEN_CONFIG0_UNS_GETS(value)                   (ARCHI_BEXTRACT((value),1,8))
+#define HWCE_GEN_CONFIG0_UNS_SET(value,field)              (ARCHI_BINSERT((value),(field),1,8))
+#define HWCE_GEN_CONFIG0_UNS(val)                          ((val) << 8)
+
+#define HWCE_GEN_CONFIG0_VECT_GET(value)                   (ARCHI_BEXTRACTU((value),2,9))
+#define HWCE_GEN_CONFIG0_VECT_GETS(value)                  (ARCHI_BEXTRACT((value),2,9))
+#define HWCE_GEN_CONFIG0_VECT_SET(value,field)             (ARCHI_BINSERT((value),(field),2,9))
+#define HWCE_GEN_CONFIG0_VECT(val)                         ((val) << 9)
+
+#define HWCE_GEN_CONFIG0_CONV_GET(value)                   (ARCHI_BEXTRACTU((value),2,11))
+#define HWCE_GEN_CONFIG0_CONV_GETS(value)                  (ARCHI_BEXTRACT((value),2,11))
+#define HWCE_GEN_CONFIG0_CONV_SET(value,field)             (ARCHI_BINSERT((value),(field),2,11))
+#define HWCE_GEN_CONFIG0_CONV(val)                         ((val) << 11)
+
+#define HWCE_GEN_CONFIG0_NCP_GET(value)                    (ARCHI_BEXTRACTU((value),1,13))
+#define HWCE_GEN_CONFIG0_NCP_GETS(value)                   (ARCHI_BEXTRACT((value),1,13))
+#define HWCE_GEN_CONFIG0_NCP_SET(value,field)              (ARCHI_BINSERT((value),(field),1,13))
+#define HWCE_GEN_CONFIG0_NCP(val)                          ((val) << 13)
+
+#define HWCE_GEN_CONFIG0_WSTRIDE_GET(value)                (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_GEN_CONFIG0_WSTRIDE_GETS(value)               (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_GEN_CONFIG0_WSTRIDE_SET(value,field)          (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_GEN_CONFIG0_WSTRIDE(val)                      ((val) << 16)
+
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_GET(value)              (ARCHI_BEXTRACTU((value),5,0))
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_GETS(value)             (ARCHI_BEXTRACT((value),5,0))
+#define HWCE_GEN_CONFIG1_PIXSHIFTL_SET(value,field)        (ARCHI_BINSERT((value),(field),5,0))
+#define HWCE_GEN_CONFIG1_PIXSHIFTL(val)                    ((val) << 0)
+
+#define HWCE_GEN_CONFIG1_PIXMODE_GET(value)                (ARCHI_BEXTRACTU((value),2,8))
+#define HWCE_GEN_CONFIG1_PIXMODE_GETS(value)               (ARCHI_BEXTRACT((value),2,8))
+#define HWCE_GEN_CONFIG1_PIXMODE_SET(value,field)          (ARCHI_BINSERT((value),(field),2,8))
+#define HWCE_GEN_CONFIG1_PIXMODE(val)                      ((val) << 8)
+
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_GET(value)              (ARCHI_BEXTRACTU((value),5,16))
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_GETS(value)             (ARCHI_BEXTRACT((value),5,16))
+#define HWCE_GEN_CONFIG1_PIXSHIFTR_SET(value,field)        (ARCHI_BINSERT((value),(field),5,16))
+#define HWCE_GEN_CONFIG1_PIXSHIFTR(val)                    ((val) << 16)
+
+#define HWCE_Y_TRANS_SIZE_SIZE_GET(value)                  (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_TRANS_SIZE_SIZE_GETS(value)                 (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_TRANS_SIZE_SIZE_SET(value,field)            (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_TRANS_SIZE_SIZE(val)                        ((val) << 0)
+
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define HWCE_Y_LINE_STRIDE_LENGTH_LENGTH(val)              ((val) << 0)
+
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_Y_LINE_STRIDE_LENGTH_STRIDE(val)              ((val) << 16)
+
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_LENGTH(val)              ((val) << 0)
+
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_Y_FEAT_STRIDE_LENGTH_STRIDE(val)              ((val) << 16)
+
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_OUT_3_BASE_ADDR_ADDR(val)                   ((val) << 0)
+
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_OUT_2_BASE_ADDR_ADDR(val)                   ((val) << 0)
+
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_OUT_1_BASE_ADDR_ADDR(val)                   ((val) << 0)
+
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_GET(value)             (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_GETS(value)            (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_OUT_0_BASE_ADDR_ADDR(val)                   ((val) << 0)
+
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_IN_3_BASE_ADDR_ADDR(val)                    ((val) << 0)
+
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_IN_2_BASE_ADDR_ADDR(val)                    ((val) << 0)
+
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_IN_1_BASE_ADDR_ADDR(val)                    ((val) << 0)
+
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_GET(value)              (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_GETS(value)             (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR_SET(value,field)        (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_Y_IN_0_BASE_ADDR_ADDR(val)                    ((val) << 0)
+
+#define HWCE_X_TRANS_SIZE_SIZE_GET(value)                  (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_X_TRANS_SIZE_SIZE_GETS(value)                 (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_X_TRANS_SIZE_SIZE_SET(value,field)            (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_X_TRANS_SIZE_SIZE(val)                        ((val) << 0)
+
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define HWCE_X_LINE_STRIDE_LENGTH_LENGTH(val)              ((val) << 0)
+
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_X_LINE_STRIDE_LENGTH_STRIDE(val)              ((val) << 16)
+
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_GET(value)        (ARCHI_BEXTRACTU((value),16,0))
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_GETS(value)       (ARCHI_BEXTRACT((value),16,0))
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH_SET(value,field)  (ARCHI_BINSERT((value),(field),16,0))
+#define HWCE_X_FEAT_STRIDE_LENGTH_LENGTH(val)              ((val) << 0)
+
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_GET(value)        (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_GETS(value)       (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE_SET(value,field)  (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_X_FEAT_STRIDE_LENGTH_STRIDE(val)              ((val) << 16)
+
+#define HWCE_X_IN_BASE_ADDR_ADDR_GET(value)                (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_X_IN_BASE_ADDR_ADDR_GETS(value)               (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_X_IN_BASE_ADDR_ADDR_SET(value,field)          (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_X_IN_BASE_ADDR_ADDR(val)                      ((val) << 0)
+
+#define HWCE_W_BASE_ADDR_ADDR_GET(value)                   (ARCHI_BEXTRACTU((value),32,0))
+#define HWCE_W_BASE_ADDR_ADDR_GETS(value)                  (ARCHI_BEXTRACT((value),32,0))
+#define HWCE_W_BASE_ADDR_ADDR_SET(value,field)             (ARCHI_BINSERT((value),(field),32,0))
+#define HWCE_W_BASE_ADDR_ADDR(val)                         ((val) << 0)
+
+#define HWCE_JOB_CONFIG0_LBUFLEN_GET(value)                (ARCHI_BEXTRACTU((value),10,0))
+#define HWCE_JOB_CONFIG0_LBUFLEN_GETS(value)               (ARCHI_BEXTRACT((value),10,0))
+#define HWCE_JOB_CONFIG0_LBUFLEN_SET(value,field)          (ARCHI_BINSERT((value),(field),10,0))
+#define HWCE_JOB_CONFIG0_LBUFLEN(val)                      ((val) << 0)
+
+#define HWCE_JOB_CONFIG0_NOYCONST_GET(value)               (ARCHI_BEXTRACTU((value),16,16))
+#define HWCE_JOB_CONFIG0_NOYCONST_GETS(value)              (ARCHI_BEXTRACT((value),16,16))
+#define HWCE_JOB_CONFIG0_NOYCONST_SET(value,field)         (ARCHI_BINSERT((value),(field),16,16))
+#define HWCE_JOB_CONFIG0_NOYCONST(val)                     ((val) << 16)
+
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_GET(value)      (ARCHI_BEXTRACTU((value),4,0))
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_GETS(value)     (ARCHI_BEXTRACT((value),4,0))
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK_SET(value,field) (ARCHI_BINSERT((value),(field),4,0))
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK(val)            ((val) << 0)
+
+#define HWCE_JOB_CONFIG1_WOF_PARAM_GET(value)              (ARCHI_BEXTRACTU((value),6,8))
+#define HWCE_JOB_CONFIG1_WOF_PARAM_GETS(value)             (ARCHI_BEXTRACT((value),6,8))
+#define HWCE_JOB_CONFIG1_WOF_PARAM_SET(value,field)        (ARCHI_BINSERT((value),(field),6,8))
+#define HWCE_JOB_CONFIG1_WOF_PARAM(val)                    ((val) << 8)
+
+#define HWCE_JOB_CONFIG1_WIF_PARAM_GET(value)              (ARCHI_BEXTRACTU((value),6,16))
+#define HWCE_JOB_CONFIG1_WIF_PARAM_GETS(value)             (ARCHI_BEXTRACT((value),6,16))
+#define HWCE_JOB_CONFIG1_WIF_PARAM_SET(value,field)        (ARCHI_BINSERT((value),(field),6,16))
+#define HWCE_JOB_CONFIG1_WIF_PARAM(val)                    ((val) << 16)
+
+#define HWCE_JOB_CONFIG1_LO_GET(value)                     (ARCHI_BEXTRACTU((value),1,24))
+#define HWCE_JOB_CONFIG1_LO_GETS(value)                    (ARCHI_BEXTRACT((value),1,24))
+#define HWCE_JOB_CONFIG1_LO_SET(value,field)               (ARCHI_BINSERT((value),(field),1,24))
+#define HWCE_JOB_CONFIG1_LO(val)                           ((val) << 24)
+
+#define HWCE_JOB_CONFIG1_LN_GET(value)                     (ARCHI_BEXTRACTU((value),1,25))
+#define HWCE_JOB_CONFIG1_LN_GETS(value)                    (ARCHI_BEXTRACT((value),1,25))
+#define HWCE_JOB_CONFIG1_LN_SET(value,field)               (ARCHI_BINSERT((value),(field),1,25))
+#define HWCE_JOB_CONFIG1_LN(val)                           ((val) << 25)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4_old.h b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4_old.h
new file mode 100644
index 0000000..ac5abc0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v4_old.h
@@ -0,0 +1,133 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_HWCE_HWCE_V4_H__
+#define __ARCHI_HWCE_HWCE_V4_H__
+
+#define HWCE_ADDR_BASE ARCHI_HWCE_ADDR
+
+#define HWCE_TRIGGER         0x00
+#define HWCE_ACQUIRE         0x04
+#define HWCE_FINISHED        0x08
+#define HWCE_STATUS          0x0C
+#define HWCE_RUNNING_JOB     0x10
+#define HWCE_SOFT_CLEAR      0x14
+#define HWCE_GEN_CONFIG0     0x20
+#define HWCE_GEN_CONFIG1     0x24
+
+#define HWCE_Y_TRANS_SIZE          0x40
+#define HWCE_Y_LINE_STRIDE_LENGTH  0x44
+#define HWCE_Y_FEAT_STRIDE_LENGTH  0x48
+#define HWCE_Y_OUT_3_BASE_ADDR     0x4C
+#define HWCE_Y_OUT_2_BASE_ADDR     0x50
+#define HWCE_Y_OUT_1_BASE_ADDR     0x54
+#define HWCE_Y_OUT_0_BASE_ADDR     0x58
+#define HWCE_Y_IN_3_BASE_ADDR      0x5C
+#define HWCE_Y_IN_2_BASE_ADDR      0x60
+#define HWCE_Y_IN_1_BASE_ADDR      0x64
+#define HWCE_Y_IN_0_BASE_ADDR      0x68
+#define HWCE_X_TRANS_SIZE          0x6C
+#define HWCE_X_LINE_STRIDE_LENGTH  0x70
+#define HWCE_X_FEAT_STRIDE_LENGTH  0x74
+#define HWCE_X_IN_BASE_ADDR        0x78
+#define HWCE_W_BASE_ADDR           0x7C
+#define HWCE_JOB_CONFIG0           0x80
+#define HWCE_JOB_CONFIG1           0x84
+
+#define HWCE_NB_IO_REGS    18
+
+#define HWCE_ACQUIRE_CONTEXT_COPY -3
+#define HWCE_ACQUIRE_LOCKED       -2
+#define HWCE_ACQUIRE_QUEUE_FULL   -1
+#define HWCE_ACQUIRE_READY        0
+
+#define HWCE_GEN_CONFIG0_WSTRIDE(x) ((x) >> 16)
+#define HWCE_GEN_CONFIG0_NCP(x)     (((x) >> 13) & 0x1)
+#define HWCE_GEN_CONFIG0_CONV(x)    (((x) >> 11) & 0x3)
+#define HWCE_GEN_CONFIG0_VECT(x)    (((x) >> 9) & 0x3)
+#define HWCE_GEN_CONFIG0_UNS(x)     (((x) >> 8) & 1)
+#define HWCE_GEN_CONFIG0_NY(x)      (((x) >> 7) & 1)
+#define HWCE_GEN_CONFIG0_NF(x)      (((x) >> 6) & 1)
+#define HWCE_GEN_CONFIG0_QF(x)      ((x) & 0x3f)
+
+#define HWCE_GEN_CONFIG0_CONV_5x5 0
+#define HWCE_GEN_CONFIG0_CONV_3x3 1
+#define HWCE_GEN_CONFIG0_CONV_4x7 2
+
+#define HWCE_GEN_CONFIG0_VECT_1 0
+#define HWCE_GEN_CONFIG0_VECT_2 1
+#define HWCE_GEN_CONFIG0_VECT_4 2
+
+#define HWCE_GEN_CONFIG1_PIXSHIFTR(x)  (((x) >> 16) & 0x1F)
+#define HWCE_GEN_CONFIG1_PIXMODE(x)    (((x) >> 8) & 0x3)
+#define HWCE_GEN_CONFIG1_PIXSHIFTL(x)  (((x) >> 0) & 0x1F)
+
+#define HWCE_JOB_CONFIG0_NOYCONST(x) ((x) >> 16)
+#define HWCE_JOB_CONFIG0_LBUFLEN(x)  ((x) & 0x3ff)
+
+#define HWCE_JOB_CONFIG1_LO(x)                (((x) >> 24) & 0x1)
+#define HWCE_JOB_CONFIG1_WIF(x)               (((x) >> 16) & 0x3F)
+#define HWCE_JOB_CONFIG1_WOF(x)               (((x) >> 8) & 0x1F)
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK(x) (((x) >> 0) & 0xF)
+
+#define HWCE_JOB_STRIDE(x) ((x) >> 16)
+#define HWCE_JOB_LENGTH(x) ((x) & 0xffff)
+
+/* utility constants - used by hwce_rt and other libs */
+
+// linebuffer width in 16-bit half-words
+#define HWCE_LBSIZE 32
+
+// loop order modes
+#define HWCE_LOOP_ORDER_OLD   0
+#define HWCE_LOOP_ORDER_OF_IF 2
+#define HWCE_LOOP_ORDER_IF_OF 3
+
+// 8-bit and 4-bit pixel modes
+#define HWCE_PIXMODE_16BIT 0
+#define HWCE_PIXMODE_8BIT  1
+#define HWCE_PIXMODE_4BIT  2
+
+// y_in modes
+#define HWCE_Y_IN_MODE_ON  1
+#define HWCE_Y_IN_MODE_OFF 0
+
+// disable vectors
+#define HWCE_VECT_DISABLE(y0, y1, y2, y3) ( y0 << 3 | y1 << 2 | y2 << 1 | y3 )
+
+// conv mode
+#define HWCE_CONVMODE_5x5 HWCE_GEN_CONFIG0_CONV_5x5
+#define HWCE_CONVMODE_3x3 HWCE_GEN_CONFIG0_CONV_3x3
+#define HWCE_CONVMODE_4x7 HWCE_GEN_CONFIG0_CONV_4x7
+
+// vect mode
+#define HWCE_VECTMODE_1 HWCE_GEN_CONFIG0_VECT_1
+#define HWCE_VECTMODE_2 HWCE_GEN_CONFIG0_VECT_2
+#define HWCE_VECTMODE_4 HWCE_GEN_CONFIG0_VECT_4
+
+// sign mode
+#define HWCE_SIGNMODE_SIGNED   1
+#define HWCE_SIGNMODE_UNSIGNED 0
+
+// weight order
+#define HWCE_WEIGHTORDER_AUTOCORR 1
+#define HWCE_WEIGHTORDER_CONV     0
+
+// job copy mechanism
+#define HWCE_JOBCOPY_ON  1
+#define HWCE_JOBCOPY_OFF 0
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/hwce/hwce_v5.h b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v5.h
new file mode 100644
index 0000000..07fc8ae
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/hwce/hwce_v5.h
@@ -0,0 +1,139 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_HWCE_HWCE_V5_H__
+#define __ARCHI_HWCE_HWCE_V5_H__
+
+#define HWCE_TRIGGER         0x00
+#define HWCE_ACQUIRE         0x04
+#define HWCE_FINISHED        0x08
+#define HWCE_STATUS          0x0C
+#define HWCE_RUNNING_JOB     0x10
+#define HWCE_SOFT_CLEAR      0x14
+#define HWCE_OFFLOADER_ID    0x18
+#define HWCE_SW_EVT          0x1C
+
+#define HWCE_GEN_CONFIG0     0x20
+#define HWCE_GEN_CONFIG1     0x24
+#define HWCE_GEN_CONFIG2     0x28
+
+#define HWCE_Y_TRANS_SIZE          0x40
+#define HWCE_Y_LINE_STRIDE_LENGTH  0x44
+#define HWCE_Y_FEAT_STRIDE_LENGTH  0x48
+#define HWCE_Y_OUT_3_BASE_ADDR     0x4C
+#define HWCE_Y_OUT_2_BASE_ADDR     0x50
+#define HWCE_Y_OUT_1_BASE_ADDR     0x54
+#define HWCE_Y_OUT_0_BASE_ADDR     0x58
+#define HWCE_Y_IN_3_BASE_ADDR      0x5C
+#define HWCE_Y_IN_2_BASE_ADDR      0x60
+#define HWCE_Y_IN_1_BASE_ADDR      0x64
+#define HWCE_Y_IN_0_BASE_ADDR      0x68
+#define HWCE_X_TRANS_SIZE          0x6C
+#define HWCE_X_LINE_STRIDE_LENGTH  0x70
+#define HWCE_X_FEAT_STRIDE_LENGTH  0x74
+#define HWCE_X_IN_BASE_ADDR        0x78
+#define HWCE_W_BASE_ADDR           0x7C
+#define HWCE_JOB_CONFIG0           0x80
+#define HWCE_JOB_CONFIG1           0x84
+#define HWCE_JOB_CONFIG2           0x88
+#define HWCE_TH_BASE_ADDR          0x8C
+#define HWCE_LBUFXTRANSSIZE_ADDR   0x90
+
+#define HWCE_NB_IO_REGS    19
+
+#define HWCE_ACQUIRE_CONTEXT_COPY -3
+#define HWCE_ACQUIRE_LOCKED       -2
+#define HWCE_ACQUIRE_QUEUE_FULL   -1
+#define HWCE_ACQUIRE_READY        0
+
+#define HWCE_GEN_CONFIG0_WSTRIDE(x) ((x) >> 16)
+#define HWCE_GEN_CONFIG0_NCP(x)     (((x) >> 13) & 0x1)
+#define HWCE_GEN_CONFIG0_CONV(x)    (((x) >> 11) & 0x3)
+#define HWCE_GEN_CONFIG0_VECT(x)    (((x) >> 9) & 0x3)
+#define HWCE_GEN_CONFIG0_UNS(x)     (((x) >> 8) & 1)
+#define HWCE_GEN_CONFIG0_NY(x)      (((x) >> 7) & 1)
+#define HWCE_GEN_CONFIG0_NF(x)      (((x) >> 6) & 1)
+#define HWCE_GEN_CONFIG0_QF(x)      ((x) & 0x3f)
+
+#define HWCE_GEN_CONFIG0_CONV_5x5 0
+#define HWCE_GEN_CONFIG0_CONV_3x3 1
+#define HWCE_GEN_CONFIG0_CONV_4x7 2
+
+#define HWCE_GEN_CONFIG0_VECT_1 0
+#define HWCE_GEN_CONFIG0_VECT_2 1
+#define HWCE_GEN_CONFIG0_VECT_4 2
+
+#define HWCE_GEN_CONFIG1_PIXSHIFTR(x)  (((x) >> 16) & 0x1F)
+#define HWCE_GEN_CONFIG1_PIXMODE(x)    (((x) >> 8) & 0x3)
+#define HWCE_GEN_CONFIG1_PIXSHIFTL(x)  (((x) >> 0) & 0x1F)
+
+#define HWCE_JOB_CONFIG0_NOYCONST(x) ((x) >> 16)
+#define HWCE_JOB_CONFIG0_LBUFLEN(x)  ((x) & 0x3ff)
+
+#define HWCE_JOB_CONFIG1_LO(x)                (((x) >> 24) & 0x1)
+#define HWCE_JOB_CONFIG1_WIF(x)               (((x) >> 16) & 0x3F)
+#define HWCE_JOB_CONFIG1_WOF(x)               (((x) >> 8) & 0x1F)
+#define HWCE_JOB_CONFIG1_VECT_DISABLE_MASK(x) (((x) >> 0) & 0xF)
+
+#define HWCE_JOB_STRIDE(x) ((x) >> 16)
+#define HWCE_JOB_LENGTH(x) ((x) & 0xffff)
+
+/* utility constants - used by hwce_rt and other libs */
+
+// linebuffer width in 16-bit half-words
+#define HWCE_LBSIZE 32
+
+// loop order modes
+#define HWCE_LOOP_ORDER_OF_IF 0
+#define HWCE_LOOP_ORDER_IF_OF 1
+
+// quantization modes
+#define HWCE_QMODE_16BIT 0
+#define HWCE_QMODE_8BIT  4
+#define HWCE_QMODE_4BIT  3
+#define HWCE_QMODE_2BIT  2
+#define HWCE_QMODE_1BIT  1
+
+// y_in modes
+#define HWCE_Y_IN_MODE_ON  1
+#define HWCE_Y_IN_MODE_OFF 0
+
+// disable vectors
+#define HWCE_VECT_DISABLE(y0, y1, y2, y3) ( y0 << 3 | y1 << 2 | y2 << 1 | y3 )
+
+// conv mode
+#define HWCE_CONVMODE_5x5 HWCE_GEN_CONFIG0_CONV_5x5
+#define HWCE_CONVMODE_3x3 HWCE_GEN_CONFIG0_CONV_3x3
+#define HWCE_CONVMODE_4x7 HWCE_GEN_CONFIG0_CONV_4x7
+
+// vect mode
+#define HWCE_VECTMODE_1 HWCE_GEN_CONFIG0_VECT_1
+#define HWCE_VECTMODE_2 HWCE_GEN_CONFIG0_VECT_2
+#define HWCE_VECTMODE_4 HWCE_GEN_CONFIG0_VECT_4
+
+// sign mode
+#define HWCE_SIGNMODE_SIGNED   1
+#define HWCE_SIGNMODE_UNSIGNED 0
+
+// weight order
+#define HWCE_WEIGHTORDER_AUTOCORR 1
+#define HWCE_WEIGHTORDER_CONV     0
+
+// job copy mechanism
+#define HWCE_JOBCOPY_ON  1
+#define HWCE_JOBCOPY_OFF 0
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/hwme/hwme_v1.h b/sw/pulp-sdk/archi/include/archi/hwme/hwme_v1.h
new file mode 100644
index 0000000..79eebec
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/hwme/hwme_v1.h
@@ -0,0 +1,91 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* 
+ * Authors:  Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+#ifndef __ARCHI_HWME_V1_H__
+#define __ARCHI_HWME_V1_H__
+
+/*
+ * Control and generic configuration register layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0000  |  31: 0  |  0xffffffff  ||  TRIGGER
+ *     1  |  0x0004  |  31: 0  |  0xffffffff  ||  ACQUIRE
+ *     2  |  0x0008  |  31: 0  |  0xffffffff  ||  EVT_ENABLE
+ *     3  |  0x000c  |  31: 0  |  0xffffffff  ||  STATUS
+ *     4  |  0x0010  |  31: 0  |  0xffffffff  ||  RUNNING_JOB
+ *     5  |  0x0014  |  31: 0  |  0xffffffff  ||  SOFT_CLEAR
+ *   6-7  |          |         |              ||  Reserved
+ *     8  |  0x0020  |  31: 0  |  0xffffffff  ||  BYTECODE0 [31:0]
+ *     9  |  0x0024  |  31: 0  |  0xffffffff  ||  BYTECODE1 [63:32]
+ *    10  |  0x0028  |  31: 0  |  0xffffffff  ||  BYTECODE2 [95:64]
+ *    11  |  0x002c  |  31: 0  |  0xffffffff  ||  BYTECODE3 [127:96]
+ *    12  |  0x0030  |  31: 0  |  0xffffffff  ||  BYTECODE4 [159:128]
+ *    13  |  0x0034  |  31:16  |  0xffff0000  ||  LOOPS0    [15:0]
+ *        |          |  15: 0  |  0x0000ffff  ||  BYTECODE5 [175:160]
+ *    14  |  0x0038  |  31: 0  |  0xffffffff  ||  LOOPS1    [47:16]
+ *    15  |          |  31: 0  |  0xffffffff  ||  Reserved
+ * ================================================================================
+ *
+ * Job-dependent registers layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0040  |  31: 0  |  0xffffffff  ||  A_ADDR
+ *     1  |  0x0044  |  31: 0  |  0xffffffff  ||  B_ADDR
+ *     2  |  0x0048  |  31: 0  |  0xffffffff  ||  C_ADDR
+ *     3  |  0x004c  |  31: 0  |  0xffffffff  ||  D_ADDR
+ *     4  |  0x0050  |  31: 0  |  0xffffffff  ||  NB_ITER
+ *     5  |  0x0054  |  31: 0  |  0xffffffff  ||  LEN_ITER
+ *     6  |  0x0058  |  31:16  |  0xffff0000  ||  SHIFT
+ *        |          |   0: 0  |  0x00000001  ||  SIMPLEMUL
+ *     7  |  0x005c  |  31: 0  |  0xffffffff  ||  VECTSTRIDE
+ *     8  |  0x0060  |  31: 0  |  0xffffffff  ||  VECTSTRIDE2
+ * ================================================================================
+ *
+ */
+
+#define HWME_TRIGGER          0x00
+#define HWME_ACQUIRE          0x04
+#define HWME_FINISHED         0x08
+#define HWME_STATUS           0x0c
+#define HWME_RUNNING_JOB      0x10
+#define HWME_SOFT_CLEAR       0x14
+
+#define HWME_BYTECODE         0x20
+#define HWME_BYTECODE0_OFFS        0x00
+#define HWME_BYTECODE1_OFFS        0x04
+#define HWME_BYTECODE2_OFFS        0x08
+#define HWME_BYTECODE3_OFFS        0x0c
+#define HWME_BYTECODE4_OFFS        0x10
+#define HWME_BYTECODE5_LOOPS0_OFFS 0x14
+#define HWME_LOOPS1_OFFS           0x18
+
+#define HWME_A_ADDR          0x40
+#define HWME_B_ADDR          0x44
+#define HWME_C_ADDR          0x48
+#define HWME_D_ADDR          0x4c
+#define HWME_NB_ITER         0x50
+#define HWME_LEN_ITER        0x54
+#define HWME_SHIFT_SIMPLEMUL 0x58
+#define HWME_VECTSTRIDE      0x5c
+#define HWME_VECTSTRIDE2     0x60
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/itc/itc_v1.h b/sw/pulp-sdk/archi/include/archi/itc/itc_v1.h
new file mode 100644
index 0000000..bf15bea
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/itc/itc_v1.h
@@ -0,0 +1,268 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_ITC_ITC_V1_H__
+#define __INCLUDE_ARCHI_ITC_ITC_V1_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+#define ITC_MASK_OFFSET                          0x0
+
+#define ITC_MASK_SET_OFFSET                      0x4
+
+#define ITC_MASK_CLR_OFFSET                      0x8
+
+#define ITC_STATUS_OFFSET                        0xc
+
+#define ITC_STATUS_SET_OFFSET                    0x10
+
+#define ITC_STATUS_CLR_OFFSET                    0x14
+
+#define ITC_ACK_OFFSET                           0x18
+
+#define ITC_ACK_SET_OFFSET                       0x1c
+
+#define ITC_ACK_CLR_OFFSET                       0x20
+
+#define ITC_FIFO_OFFSET                          0x24
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_mask_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_mask_set_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_mask_clr_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_status_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_status_set_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_status_clr_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_ack_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_ack_set_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_ack_clr_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) itc_fifo_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_itc_mask : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_mask_set : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_mask_clr : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_status : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_status_set : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_status_clr : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_ack : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_ack_set : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_ack_clr : public vp::reg_32
+{
+public:
+};
+
+class vp_itc_fifo : public vp::reg_32
+{
+public:
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int mask            ;
+  unsigned int mask_set        ;
+  unsigned int mask_clr        ;
+  unsigned int status          ;
+  unsigned int status_set      ;
+  unsigned int status_clr      ;
+  unsigned int ack             ;
+  unsigned int ack_set         ;
+  unsigned int ack_clr         ;
+  unsigned int fifo            ;
+} __attribute__((packed)) itc_itc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t itc_mask_get(uint32_t base) { return ARCHI_READ(base, ITC_MASK_OFFSET); }
+static inline void itc_mask_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_MASK_OFFSET, value); }
+
+static inline uint32_t itc_mask_set_get(uint32_t base) { return ARCHI_READ(base, ITC_MASK_SET_OFFSET); }
+static inline void itc_mask_set_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_MASK_SET_OFFSET, value); }
+
+static inline uint32_t itc_mask_clr_get(uint32_t base) { return ARCHI_READ(base, ITC_MASK_CLR_OFFSET); }
+static inline void itc_mask_clr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_MASK_CLR_OFFSET, value); }
+
+static inline uint32_t itc_status_get(uint32_t base) { return ARCHI_READ(base, ITC_STATUS_OFFSET); }
+static inline void itc_status_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_STATUS_OFFSET, value); }
+
+static inline uint32_t itc_status_set_get(uint32_t base) { return ARCHI_READ(base, ITC_STATUS_SET_OFFSET); }
+static inline void itc_status_set_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_STATUS_SET_OFFSET, value); }
+
+static inline uint32_t itc_status_clr_get(uint32_t base) { return ARCHI_READ(base, ITC_STATUS_CLR_OFFSET); }
+static inline void itc_status_clr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_STATUS_CLR_OFFSET, value); }
+
+static inline uint32_t itc_ack_get(uint32_t base) { return ARCHI_READ(base, ITC_ACK_OFFSET); }
+static inline void itc_ack_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_ACK_OFFSET, value); }
+
+static inline uint32_t itc_ack_set_get(uint32_t base) { return ARCHI_READ(base, ITC_ACK_SET_OFFSET); }
+static inline void itc_ack_set_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_ACK_SET_OFFSET, value); }
+
+static inline uint32_t itc_ack_clr_get(uint32_t base) { return ARCHI_READ(base, ITC_ACK_CLR_OFFSET); }
+static inline void itc_ack_clr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_ACK_CLR_OFFSET, value); }
+
+static inline uint32_t itc_fifo_get(uint32_t base) { return ARCHI_READ(base, ITC_FIFO_OFFSET); }
+static inline void itc_fifo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, ITC_FIFO_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1.h b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1.h
new file mode 100644
index 0000000..630c85e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1.h
@@ -0,0 +1,20 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_MAESTRO_MAESTRO_V1_H__
+#define __ARCHI_MAESTRO_MAESTRO_V1_H__
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1_new.h b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1_new.h
new file mode 100644
index 0000000..5f3274d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v1_new.h
@@ -0,0 +1,1472 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_MAESTRO_MAESTRO_V1_NEW_H__
+#define __INCLUDE_ARCHI_MAESTRO_MAESTRO_V1_NEW_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// PICL control register
+#define MAESTRO_DLC_PCTRL_OFFSET                 0x0
+
+// PICL data read register
+#define MAESTRO_PRDATA_OFFSET                    0x4
+
+// Status register
+#define MAESTRO_DLC_SR_OFFSET                    0x8
+
+// Interrupt Mask register
+#define MAESTRO_DLC_IMR_OFFSET                   0xc
+
+// Interrupt flag register
+#define MAESTRO_DLC_IFR_OFFSET                   0x10
+
+// icu_ok interrupt flag register
+#define MAESTRO_DLC_IOIFR_OFFSET                 0x14
+
+// icu_delayed interrupt flag register
+#define MAESTRO_DLC_IDIFR_OFFSET                 0x18
+
+// icu_mode_changed interrupt flags register
+#define MAESTRO_DLC_IMCIFR_OFFSET                0x1c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going. (access: R/W)
+#define MAESTRO_DLC_PCTRL_START_BIT                                  0
+#define MAESTRO_DLC_PCTRL_START_WIDTH                                1
+#define MAESTRO_DLC_PCTRL_START_MASK                                 0x1
+#define MAESTRO_DLC_PCTRL_START_RESET                                0x0
+
+// Address of the transfer on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PADDR_BIT                                  1
+#define MAESTRO_DLC_PCTRL_PADDR_WIDTH                                14
+#define MAESTRO_DLC_PCTRL_PADDR_MASK                                 0x7ffe
+#define MAESTRO_DLC_PCTRL_PADDR_RESET                                0x0
+
+// Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation. (access: R/W)
+#define MAESTRO_DLC_PCTRL_DIR_BIT                                    15
+#define MAESTRO_DLC_PCTRL_DIR_WIDTH                                  1
+#define MAESTRO_DLC_PCTRL_DIR_MASK                                   0x8000
+#define MAESTRO_DLC_PCTRL_DIR_RESET                                  0x0
+
+// Data to write on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PWDATA_BIT                                 16
+#define MAESTRO_DLC_PCTRL_PWDATA_WIDTH                               16
+#define MAESTRO_DLC_PCTRL_PWDATA_MASK                                0xffff0000
+#define MAESTRO_DLC_PCTRL_PWDATA_RESET                               0x0
+
+// Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low. (access: R)
+#define MAESTRO_PRDATA_PRDATA_BIT                                    0
+#define MAESTRO_PRDATA_PRDATA_WIDTH                                  8
+#define MAESTRO_PRDATA_PRDATA_MASK                                   0xff
+#define MAESTRO_PRDATA_PRDATA_RESET                                  0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_PICL_BUSY_BIT                                 0
+#define MAESTRO_DLC_SR_PICL_BUSY_WIDTH                               1
+#define MAESTRO_DLC_SR_PICL_BUSY_MASK                                0x1
+#define MAESTRO_DLC_SR_PICL_BUSY_RESET                               0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_SCU_BUSY_BIT                                  1
+#define MAESTRO_DLC_SR_SCU_BUSY_WIDTH                                1
+#define MAESTRO_DLC_SR_SCU_BUSY_MASK                                 0x2
+#define MAESTRO_DLC_SR_SCU_BUSY_RESET                                0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_BIT                              0
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_MASK                             0x1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_RESET                            0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT                         1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH                       1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_MASK                        0x2
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_RESET                       0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT                    2
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH                  1
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_MASK                   0x4
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_RESET                  0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_BIT                             3
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH                           1
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_MASK                            0x8
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_RESET                           0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_BIT                              4
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_MASK                             0x10
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT                              0
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_MASK                             0x1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT                         1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH                       1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_MASK                        0x2
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_RESET                       0x0
+
+// Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT                    2
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH                  1
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_MASK                   0x4
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_RESET                  0x0
+
+// Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT                             3
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH                           1
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_MASK                            0x8
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_RESET                           0x0
+
+// Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT                              4
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_MASK                             0x10
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_RESET                            0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT                           1
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH                         31
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_MASK                          0xfffffffe
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_RESET                         0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT                      1
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH                    31
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_MASK                     0xfffffffe
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_RESET                    0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT                1
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH              31
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_MASK               0xfffffffe
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_RESET              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going.
+    unsigned int paddr           :14; // Address of the transfer on the PICL bus.
+    unsigned int dir             :1 ; // Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation.
+    unsigned int pwdata          :16; // Data to write on the PICL bus.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_pctrl_t;
+
+typedef union {
+  struct {
+    unsigned int prdata          :8 ; // Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_prdata_t;
+
+typedef union {
+  struct {
+    unsigned int picl_busy       :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+    unsigned int scu_busy        :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_sr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_delayed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_mode_changed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int picl_ok_mask    :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int scu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_flag     :1 ; // Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register.
+    unsigned int icu_delayed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register.
+    unsigned int icu_mode_changed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register.
+    unsigned int picl_ok_flag    :1 ; // Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register.
+    unsigned int scu_ok_flag     :1 ; // Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_ok_flags    :31; // Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ioifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_delayed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_idifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_mode_changed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imcifr_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_dlc_pctrl : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline void paddr_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline uint32_t paddr_get() { return this->get_field(MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline void dir_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline void pwdata_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+  inline uint32_t pwdata_get() { return this->get_field(MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+};
+
+class vp_maestro_prdata : public vp::reg_32
+{
+public:
+  inline void prdata_set(uint32_t value) { this->set_field(value, MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+  inline uint32_t prdata_get() { return this->get_field(MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+};
+
+class vp_maestro_dlc_sr : public vp::reg_32
+{
+public:
+  inline void picl_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline uint32_t picl_busy_get() { return this->get_field(MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline void scu_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+  inline uint32_t scu_busy_get() { return this->get_field(MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+};
+
+class vp_maestro_dlc_imr : public vp::reg_32
+{
+public:
+  inline void icu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline uint32_t icu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline void icu_delayed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline uint32_t icu_delayed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline void icu_mode_changed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline uint32_t icu_mode_changed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline void picl_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline uint32_t picl_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline void scu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+  inline uint32_t scu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+};
+
+class vp_maestro_dlc_ifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline uint32_t icu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline void icu_delayed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline uint32_t icu_delayed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline void icu_mode_changed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline uint32_t icu_mode_changed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline void picl_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline uint32_t picl_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline void scu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+  inline uint32_t scu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+};
+
+class vp_maestro_dlc_ioifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+  inline uint32_t icu_ok_flags_get() { return this->get_field(MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_idifr : public vp::reg_32
+{
+public:
+  inline void icu_delayed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+  inline uint32_t icu_delayed_flags_get() { return this->get_field(MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_imcifr : public vp::reg_32
+{
+public:
+  inline void icu_mode_changed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+  inline uint32_t icu_mode_changed_flags_get() { return this->get_field(MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int dlc_pctrl       ; // PICL control register
+  unsigned int prdata          ; // PICL data read register
+  unsigned int dlc_sr          ; // Status register
+  unsigned int dlc_imr         ; // Interrupt Mask register
+  unsigned int dlc_ifr         ; // Interrupt flag register
+  unsigned int dlc_ioifr       ; // icu_ok interrupt flag register
+  unsigned int dlc_idifr       ; // icu_delayed interrupt flag register
+  unsigned int dlc_imcifr      ; // icu_mode_changed interrupt flags register
+} __attribute__((packed)) maestro_maestro_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_dlc_pctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_PCTRL_OFFSET); }
+static inline void maestro_dlc_pctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_PCTRL_OFFSET, value); }
+
+static inline uint32_t maestro_prdata_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_PRDATA_OFFSET); }
+static inline void maestro_prdata_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_PRDATA_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_sr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_SR_OFFSET); }
+static inline void maestro_dlc_sr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_SR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMR_OFFSET); }
+static inline void maestro_dlc_imr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IFR_OFFSET); }
+static inline void maestro_dlc_ifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ioifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IOIFR_OFFSET); }
+static inline void maestro_dlc_ioifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IOIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_idifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IDIFR_OFFSET); }
+static inline void maestro_dlc_idifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IDIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imcifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMCIFR_OFFSET); }
+static inline void maestro_dlc_imcifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMCIFR_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_DLC_PCTRL_START_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_PCTRL_START(val)                       ((val) << 0)
+
+#define MAESTRO_DLC_PCTRL_PADDR_GET(value)                 (ARCHI_BEXTRACTU((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_GETS(value)                (ARCHI_BEXTRACT((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_PCTRL_DIR_GET(value)                   (ARCHI_BEXTRACTU((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_GETS(value)                  (ARCHI_BEXTRACT((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_SET(value,field)             (ARCHI_BINSERT((value),(field),1,15))
+#define MAESTRO_DLC_PCTRL_DIR(val)                         ((val) << 15)
+
+#define MAESTRO_DLC_PCTRL_PWDATA_GET(value)                (ARCHI_BEXTRACTU((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_GETS(value)               (ARCHI_BEXTRACT((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_SET(value,field)          (ARCHI_BINSERT((value),(field),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA(val)                      ((val) << 16)
+
+#define MAESTRO_PRDATA_PRDATA_GET(value)                   (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_GETS(value)                  (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_SET(value,field)             (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_PRDATA_PRDATA(val)                         ((val) << 0)
+
+#define MAESTRO_DLC_SR_PICL_BUSY_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY(val)                      ((val) << 0)
+
+#define MAESTRO_DLC_SR_SCU_BUSY_GET(value)                 (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_GETS(value)                (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_SET(value,field)           (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GET(value)          (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GETS(value)         (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_SET(value,field)    (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS(val)                ((val) << 1)
+
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GET(value)     (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GETS(value)    (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS(val)           ((val) << 1)
+
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GET(value) (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GETS(value) (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS(val)     ((val) << 1)
+
+#endif
+
+
+
+//
+// GROUP wiu
+//
+
+#define MAESTRO_WIU_OFFSET                       0x0
+
+
+
+//
+// REGISTERS
+//
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_0_OFFSET               0x0
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_1_OFFSET               0x1
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_0_OFFSET                 0x2
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_1_OFFSET                 0x3
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_0_OFFSET                 0x4
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_1_OFFSET                 0x5
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_2_OFFSET                 0x6
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_3_OFFSET                 0x7
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_4_OFFSET                 0x8
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_5_OFFSET                 0x9
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_6_OFFSET                 0xa
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_7_OFFSET                 0xb
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_8_OFFSET                 0xc
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_9_OFFSET                 0xd
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_10_OFFSET                0xe
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_11_OFFSET                0xf
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_12_OFFSET                0x10
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_13_OFFSET                0x11
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_14_OFFSET                0x12
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_15_OFFSET                0x13
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_RESET                             0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_RESET                             0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT                          0
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH                        5
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_MASK                         0x1f
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT                          0
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH                        5
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_MASK                         0x1f
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT                          0
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH                        5
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_MASK                         0x1f
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT                          0
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH                        5
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_MASK                         0x1f
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT                          0
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH                        5
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_MASK                         0x1f
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT                          0
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH                        5
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_MASK                         0x1f
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT                          0
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH                        5
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_MASK                         0x1f
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT                          0
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH                        5
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_MASK                         0x1f
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT                          0
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH                        5
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_MASK                         0x1f
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT                          0
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH                        5
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_MASK                         0x1f
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT                        0
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH                      5
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_MASK                       0x1f
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT                        0
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH                      5
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_MASK                       0x1f
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT                        0
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH                      5
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_MASK                       0x1f
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT                        0
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH                      5
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_MASK                       0x1f
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT                        0
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH                      5
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_MASK                       0x1f
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT                        0
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH                      5
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_MASK                       0x1f
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_RESET                      0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_0_t;
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_1_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_0_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_0   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_0_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_1   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_2   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_2_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_3   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_3_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_4   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_4_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_5   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_5_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_6   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_6_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_7   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_7_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_8   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_8_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_9   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_9_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_10  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_10_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_11  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_11_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_12  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_12_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_13  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_13_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_14  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_14_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_15  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_15_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_wiu_ispmr_0 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ispmr_1 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_0 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_1 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_0 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_0_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+  inline uint8_t seq_sel_irq_0_get() { return this->get_field(MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_1 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_1_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+  inline uint8_t seq_sel_irq_1_get() { return this->get_field(MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_2 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_2_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+  inline uint8_t seq_sel_irq_2_get() { return this->get_field(MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_3 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_3_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+  inline uint8_t seq_sel_irq_3_get() { return this->get_field(MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_4 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_4_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+  inline uint8_t seq_sel_irq_4_get() { return this->get_field(MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_5 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_5_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+  inline uint8_t seq_sel_irq_5_get() { return this->get_field(MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_6 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_6_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+  inline uint8_t seq_sel_irq_6_get() { return this->get_field(MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_7 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_7_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+  inline uint8_t seq_sel_irq_7_get() { return this->get_field(MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_8 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_8_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+  inline uint8_t seq_sel_irq_8_get() { return this->get_field(MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_9 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_9_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+  inline uint8_t seq_sel_irq_9_get() { return this->get_field(MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_10 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_10_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+  inline uint8_t seq_sel_irq_10_get() { return this->get_field(MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_11 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_11_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+  inline uint8_t seq_sel_irq_11_get() { return this->get_field(MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_12 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_12_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+  inline uint8_t seq_sel_irq_12_get() { return this->get_field(MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_13 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_13_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+  inline uint8_t seq_sel_irq_13_get() { return this->get_field(MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_14 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_14_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+  inline uint8_t seq_sel_irq_14_get() { return this->get_field(MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_15 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_15_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+  inline uint8_t seq_sel_irq_15_get() { return this->get_field(MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int wiu_ispmr_0     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ispmr_1     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ifr_0       ; // Interrupt Flag register
+  unsigned int wiu_ifr_1       ; // Interrupt Flag register
+  unsigned int wiu_icr_0       ; // Interrupt Control registers
+  unsigned int wiu_icr_1       ; // Interrupt Control registers
+  unsigned int wiu_icr_2       ; // Interrupt Control registers
+  unsigned int wiu_icr_3       ; // Interrupt Control registers
+  unsigned int wiu_icr_4       ; // Interrupt Control registers
+  unsigned int wiu_icr_5       ; // Interrupt Control registers
+  unsigned int wiu_icr_6       ; // Interrupt Control registers
+  unsigned int wiu_icr_7       ; // Interrupt Control registers
+  unsigned int wiu_icr_8       ; // Interrupt Control registers
+  unsigned int wiu_icr_9       ; // Interrupt Control registers
+  unsigned int wiu_icr_10      ; // Interrupt Control registers
+  unsigned int wiu_icr_11      ; // Interrupt Control registers
+  unsigned int wiu_icr_12      ; // Interrupt Control registers
+  unsigned int wiu_icr_13      ; // Interrupt Control registers
+  unsigned int wiu_icr_14      ; // Interrupt Control registers
+  unsigned int wiu_icr_15      ; // Interrupt Control registers
+} __attribute__((packed)) maestro_wiu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_wiu_ispmr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_0_OFFSET); }
+static inline void maestro_wiu_ispmr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ispmr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_1_OFFSET); }
+static inline void maestro_wiu_ispmr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_0_OFFSET); }
+static inline void maestro_wiu_ifr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_1_OFFSET); }
+static inline void maestro_wiu_ifr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_0_OFFSET); }
+static inline void maestro_wiu_icr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_1_OFFSET); }
+static inline void maestro_wiu_icr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_2_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_2_OFFSET); }
+static inline void maestro_wiu_icr_2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_2_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_3_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_3_OFFSET); }
+static inline void maestro_wiu_icr_3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_3_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_4_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_4_OFFSET); }
+static inline void maestro_wiu_icr_4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_4_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_5_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_5_OFFSET); }
+static inline void maestro_wiu_icr_5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_5_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_6_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_6_OFFSET); }
+static inline void maestro_wiu_icr_6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_6_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_7_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_7_OFFSET); }
+static inline void maestro_wiu_icr_7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_7_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_8_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_8_OFFSET); }
+static inline void maestro_wiu_icr_8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_8_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_9_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_9_OFFSET); }
+static inline void maestro_wiu_icr_9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_9_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_10_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_10_OFFSET); }
+static inline void maestro_wiu_icr_10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_10_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_11_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_11_OFFSET); }
+static inline void maestro_wiu_icr_11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_11_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_12_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_12_OFFSET); }
+static inline void maestro_wiu_icr_12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_12_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_13_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_13_OFFSET); }
+static inline void maestro_wiu_icr_13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_13_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_14_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_14_OFFSET); }
+static inline void maestro_wiu_icr_14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_14_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_15_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_15_OFFSET); }
+static inline void maestro_wiu_icr_15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_15_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15(val)             ((val) << 0)
+
+#endif
+
+
+
+//
+// GROUP icu
+//
+
+
+
+//
+// REGISTERS
+//
+
+// ICU control register
+#define MAESTRO_ICU_CTRL_OFFSET                  0x0
+
+// ICU mode register
+#define MAESTRO_ICU_MODE_OFFSET                  0x1
+
+// Island mode register
+#define MAESTRO_ISLAND_MODE_OFFSET               0x2
+
+// DMU mode register 0
+#define MAESTRO_DMU_MODE_OFFSET                  0x3
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode. (access: R/W)
+#define MAESTRO_ICU_CTRL_ICU_CTRL_BIT                                0
+#define MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH                              4
+#define MAESTRO_ICU_CTRL_ICU_CTRL_MASK                               0xf
+#define MAESTRO_ICU_CTRL_ICU_CTRL_RESET                              0x0
+
+// Returns the current mode of the ICU when icu_mode_defined is low. (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_BIT                                0
+#define MAESTRO_ICU_MODE_ICU_MODE_WIDTH                              4
+#define MAESTRO_ICU_MODE_ICU_MODE_MASK                               0xf
+#define MAESTRO_ICU_MODE_ICU_MODE_RESET                              0xf
+
+// When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT                        4
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH                      1
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_MASK                       0x10
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_RESET                      0x1
+
+// Mode of the island. (access: R)
+#define MAESTRO_ISLAND_MODE_ISL_MODE_BIT                             0
+#define MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH                           2
+#define MAESTRO_ISLAND_MODE_ISL_MODE_MASK                            0x3
+#define MAESTRO_ISLAND_MODE_ISL_MODE_RESET                           0x0
+
+// Mode of the DMU 0. (access: R)
+#define MAESTRO_DMU_MODE_ISL_MODE_BIT                                0
+#define MAESTRO_DMU_MODE_ISL_MODE_WIDTH                              2
+#define MAESTRO_DMU_MODE_ISL_MODE_MASK                               0x3
+#define MAESTRO_DMU_MODE_ISL_MODE_RESET                              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int icu_ctrl        :4 ; // When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int icu_mode        :4 ; // Returns the current mode of the ICU when icu_mode_defined is low.
+    unsigned int icu_mode_defined:1 ; // When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the island.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_island_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the DMU 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dmu_mode_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_icu_ctrl : public vp::reg_8
+{
+public:
+  inline void icu_ctrl_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+  inline uint8_t icu_ctrl_get() { return this->get_field(MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+};
+
+class vp_maestro_icu_mode : public vp::reg_8
+{
+public:
+  inline void icu_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline uint8_t icu_mode_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline void icu_mode_defined_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+  inline uint8_t icu_mode_defined_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+};
+
+class vp_maestro_island_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+};
+
+class vp_maestro_dmu_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int icu_ctrl        ; // ICU control register
+  unsigned int icu_mode        ; // ICU mode register
+  unsigned int island_mode     ; // Island mode register
+  unsigned int dmu_mode        ; // DMU mode register 0
+} __attribute__((packed)) maestro_icu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_icu_ctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_CTRL_OFFSET); }
+static inline void maestro_icu_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_CTRL_OFFSET, value); }
+
+static inline uint32_t maestro_icu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_MODE_OFFSET); }
+static inline void maestro_icu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_island_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ISLAND_MODE_OFFSET); }
+static inline void maestro_island_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ISLAND_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_dmu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DMU_MODE_OFFSET); }
+static inline void maestro_dmu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DMU_MODE_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GET(value)       (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GETS(value)      (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_SET(value,field) (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED(val)             ((val) << 4)
+
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GET(value)            (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GETS(value)           (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE(val)                  ((val) << 0)
+
+#define MAESTRO_DMU_MODE_ISL_MODE_GET(value)               (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_GETS(value)              (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE(val)                     ((val) << 0)
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define MAESTRO_ICU_SUPPLY_EXT 0x0
+#define MAESTRO_ICU_SUPPLY_RET 0x1
+#define MAESTRO_ICU_SUPPLY_CKOFF 0x2
+#define MAESTRO_ICU_SUPPLY_ON 0x3
+#define MAESTRO_ICU_REGU_NONE 0x7
+#define MAESTRO_ICU_REGU_OFF 0x0
+#define MAESTRO_ICU_REGU_RV 0x1
+#define MAESTRO_ICU_REGU_LV 0x2
+#define MAESTRO_ICU_REGU_MV 0x3
+#define MAESTRO_ICU_REGU_NV 0x4
+#define MAESTRO_ICU_CLK_FNONE 0x7
+#define MAESTRO_ICU_CLK_FOFF 0x0
+#define MAESTRO_ICU_CLK_LF 0x1
+#define MAESTRO_ICU_CLK_MF 0x2
+#define MAESTRO_ICU_CLK_NF 0x3
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2.h b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2.h
new file mode 100644
index 0000000..bafa8ca
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_MAESTRO_MAESTRO_V2_H__
+#define __ARCHI_MAESTRO_MAESTRO_V2_H__
+
+#define ARCHI_PMU_BYPASS_ENABLE_BIT            0
+#define ARCHI_PMU_BYPASS_CLUSTER_POWER_BIT     1        
+#define ARCHI_PMU_BYPASS_CLUSTER_CLOCK_BIT     2        
+#define ARCHI_PMU_BYPASS_FLL_RETENTIVE_BIT     3
+#define ARCHI_PMU_BYPASS_FLL_OFF_BIT           4
+#define ARCHI_PMU_BYPASS_CLUSTER_RESET_BIT     5
+#define ARCHI_PMU_BYPASS_CLUSTER_ISOLATE_BIT   6
+#define ARCHI_PMU_BYPASS_CLUSTER_RETENTIVE_BIT 7
+#define ARCHI_PMU_BYPASS_POWER_OK_BIT          8
+#define ARCHI_PMU_BYPASS_CLOCK_OK_BIT          9
+#define ARCHI_PMU_BYPASS_POWER_DOWN_BIT        10
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2_new.h b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2_new.h
new file mode 100644
index 0000000..afeeb83
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v2_new.h
@@ -0,0 +1,1472 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_MAESTRO_MAESTRO_V2_NEW_H__
+#define __INCLUDE_ARCHI_MAESTRO_MAESTRO_V2_NEW_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// PICL control register
+#define MAESTRO_DLC_PCTRL_OFFSET                 0x0
+
+// PICL data read register
+#define MAESTRO_PRDATA_OFFSET                    0x4
+
+// Status register
+#define MAESTRO_DLC_SR_OFFSET                    0x8
+
+// Interrupt Mask register
+#define MAESTRO_DLC_IMR_OFFSET                   0xc
+
+// Interrupt flag register
+#define MAESTRO_DLC_IFR_OFFSET                   0x10
+
+// icu_ok interrupt flag register
+#define MAESTRO_DLC_IOIFR_OFFSET                 0x14
+
+// icu_delayed interrupt flag register
+#define MAESTRO_DLC_IDIFR_OFFSET                 0x18
+
+// icu_mode_changed interrupt flags register
+#define MAESTRO_DLC_IMCIFR_OFFSET                0x1c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going. (access: R/W)
+#define MAESTRO_DLC_PCTRL_START_BIT                                  0
+#define MAESTRO_DLC_PCTRL_START_WIDTH                                1
+#define MAESTRO_DLC_PCTRL_START_MASK                                 0x1
+#define MAESTRO_DLC_PCTRL_START_RESET                                0x0
+
+// Address of the transfer on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PADDR_BIT                                  1
+#define MAESTRO_DLC_PCTRL_PADDR_WIDTH                                14
+#define MAESTRO_DLC_PCTRL_PADDR_MASK                                 0x7ffe
+#define MAESTRO_DLC_PCTRL_PADDR_RESET                                0x0
+
+// Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation. (access: R/W)
+#define MAESTRO_DLC_PCTRL_DIR_BIT                                    15
+#define MAESTRO_DLC_PCTRL_DIR_WIDTH                                  1
+#define MAESTRO_DLC_PCTRL_DIR_MASK                                   0x8000
+#define MAESTRO_DLC_PCTRL_DIR_RESET                                  0x0
+
+// Data to write on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PWDATA_BIT                                 16
+#define MAESTRO_DLC_PCTRL_PWDATA_WIDTH                               16
+#define MAESTRO_DLC_PCTRL_PWDATA_MASK                                0xffff0000
+#define MAESTRO_DLC_PCTRL_PWDATA_RESET                               0x0
+
+// Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low. (access: R)
+#define MAESTRO_PRDATA_PRDATA_BIT                                    0
+#define MAESTRO_PRDATA_PRDATA_WIDTH                                  8
+#define MAESTRO_PRDATA_PRDATA_MASK                                   0xff
+#define MAESTRO_PRDATA_PRDATA_RESET                                  0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_PICL_BUSY_BIT                                 0
+#define MAESTRO_DLC_SR_PICL_BUSY_WIDTH                               1
+#define MAESTRO_DLC_SR_PICL_BUSY_MASK                                0x1
+#define MAESTRO_DLC_SR_PICL_BUSY_RESET                               0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_SCU_BUSY_BIT                                  1
+#define MAESTRO_DLC_SR_SCU_BUSY_WIDTH                                1
+#define MAESTRO_DLC_SR_SCU_BUSY_MASK                                 0x2
+#define MAESTRO_DLC_SR_SCU_BUSY_RESET                                0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_BIT                              0
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_MASK                             0x1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_RESET                            0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT                         1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH                       1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_MASK                        0x2
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_RESET                       0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT                    2
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH                  1
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_MASK                   0x4
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_RESET                  0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_BIT                             3
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH                           1
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_MASK                            0x8
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_RESET                           0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_BIT                              4
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_MASK                             0x10
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT                              0
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_MASK                             0x1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT                         1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH                       1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_MASK                        0x2
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_RESET                       0x0
+
+// Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT                    2
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH                  1
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_MASK                   0x4
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_RESET                  0x0
+
+// Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT                             3
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH                           1
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_MASK                            0x8
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_RESET                           0x0
+
+// Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT                              4
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_MASK                             0x10
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_RESET                            0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT                           1
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH                         31
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_MASK                          0xfffffffe
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_RESET                         0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT                      1
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH                    31
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_MASK                     0xfffffffe
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_RESET                    0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT                1
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH              31
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_MASK               0xfffffffe
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_RESET              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going.
+    unsigned int paddr           :14; // Address of the transfer on the PICL bus.
+    unsigned int dir             :1 ; // Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation.
+    unsigned int pwdata          :16; // Data to write on the PICL bus.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_pctrl_t;
+
+typedef union {
+  struct {
+    unsigned int prdata          :8 ; // Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_prdata_t;
+
+typedef union {
+  struct {
+    unsigned int picl_busy       :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+    unsigned int scu_busy        :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_sr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_delayed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_mode_changed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int picl_ok_mask    :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int scu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_flag     :1 ; // Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register.
+    unsigned int icu_delayed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register.
+    unsigned int icu_mode_changed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register.
+    unsigned int picl_ok_flag    :1 ; // Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register.
+    unsigned int scu_ok_flag     :1 ; // Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_ok_flags    :31; // Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ioifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_delayed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_idifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_mode_changed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imcifr_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_dlc_pctrl : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline void paddr_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline uint32_t paddr_get() { return this->get_field(MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline void dir_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline void pwdata_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+  inline uint32_t pwdata_get() { return this->get_field(MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+};
+
+class vp_maestro_prdata : public vp::reg_32
+{
+public:
+  inline void prdata_set(uint32_t value) { this->set_field(value, MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+  inline uint32_t prdata_get() { return this->get_field(MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+};
+
+class vp_maestro_dlc_sr : public vp::reg_32
+{
+public:
+  inline void picl_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline uint32_t picl_busy_get() { return this->get_field(MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline void scu_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+  inline uint32_t scu_busy_get() { return this->get_field(MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+};
+
+class vp_maestro_dlc_imr : public vp::reg_32
+{
+public:
+  inline void icu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline uint32_t icu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline void icu_delayed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline uint32_t icu_delayed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline void icu_mode_changed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline uint32_t icu_mode_changed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline void picl_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline uint32_t picl_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline void scu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+  inline uint32_t scu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+};
+
+class vp_maestro_dlc_ifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline uint32_t icu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline void icu_delayed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline uint32_t icu_delayed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline void icu_mode_changed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline uint32_t icu_mode_changed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline void picl_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline uint32_t picl_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline void scu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+  inline uint32_t scu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+};
+
+class vp_maestro_dlc_ioifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+  inline uint32_t icu_ok_flags_get() { return this->get_field(MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_idifr : public vp::reg_32
+{
+public:
+  inline void icu_delayed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+  inline uint32_t icu_delayed_flags_get() { return this->get_field(MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_imcifr : public vp::reg_32
+{
+public:
+  inline void icu_mode_changed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+  inline uint32_t icu_mode_changed_flags_get() { return this->get_field(MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int dlc_pctrl       ; // PICL control register
+  unsigned int prdata          ; // PICL data read register
+  unsigned int dlc_sr          ; // Status register
+  unsigned int dlc_imr         ; // Interrupt Mask register
+  unsigned int dlc_ifr         ; // Interrupt flag register
+  unsigned int dlc_ioifr       ; // icu_ok interrupt flag register
+  unsigned int dlc_idifr       ; // icu_delayed interrupt flag register
+  unsigned int dlc_imcifr      ; // icu_mode_changed interrupt flags register
+} __attribute__((packed)) maestro_maestro_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_dlc_pctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_PCTRL_OFFSET); }
+static inline void maestro_dlc_pctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_PCTRL_OFFSET, value); }
+
+static inline uint32_t maestro_prdata_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_PRDATA_OFFSET); }
+static inline void maestro_prdata_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_PRDATA_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_sr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_SR_OFFSET); }
+static inline void maestro_dlc_sr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_SR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMR_OFFSET); }
+static inline void maestro_dlc_imr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IFR_OFFSET); }
+static inline void maestro_dlc_ifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ioifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IOIFR_OFFSET); }
+static inline void maestro_dlc_ioifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IOIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_idifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IDIFR_OFFSET); }
+static inline void maestro_dlc_idifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IDIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imcifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMCIFR_OFFSET); }
+static inline void maestro_dlc_imcifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMCIFR_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_DLC_PCTRL_START_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_PCTRL_START(val)                       ((val) << 0)
+
+#define MAESTRO_DLC_PCTRL_PADDR_GET(value)                 (ARCHI_BEXTRACTU((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_GETS(value)                (ARCHI_BEXTRACT((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_PCTRL_DIR_GET(value)                   (ARCHI_BEXTRACTU((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_GETS(value)                  (ARCHI_BEXTRACT((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_SET(value,field)             (ARCHI_BINSERT((value),(field),1,15))
+#define MAESTRO_DLC_PCTRL_DIR(val)                         ((val) << 15)
+
+#define MAESTRO_DLC_PCTRL_PWDATA_GET(value)                (ARCHI_BEXTRACTU((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_GETS(value)               (ARCHI_BEXTRACT((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_SET(value,field)          (ARCHI_BINSERT((value),(field),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA(val)                      ((val) << 16)
+
+#define MAESTRO_PRDATA_PRDATA_GET(value)                   (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_GETS(value)                  (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_SET(value,field)             (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_PRDATA_PRDATA(val)                         ((val) << 0)
+
+#define MAESTRO_DLC_SR_PICL_BUSY_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY(val)                      ((val) << 0)
+
+#define MAESTRO_DLC_SR_SCU_BUSY_GET(value)                 (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_GETS(value)                (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_SET(value,field)           (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GET(value)          (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GETS(value)         (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_SET(value,field)    (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS(val)                ((val) << 1)
+
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GET(value)     (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GETS(value)    (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS(val)           ((val) << 1)
+
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GET(value) (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GETS(value) (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS(val)     ((val) << 1)
+
+#endif
+
+
+
+//
+// GROUP wiu
+//
+
+#define MAESTRO_WIU_OFFSET                       0x1
+
+
+
+//
+// REGISTERS
+//
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_0_OFFSET               0x0
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_1_OFFSET               0x1
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_0_OFFSET                 0x2
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_1_OFFSET                 0x3
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_0_OFFSET                 0x4
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_1_OFFSET                 0x5
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_2_OFFSET                 0x6
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_3_OFFSET                 0x7
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_4_OFFSET                 0x8
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_5_OFFSET                 0x9
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_6_OFFSET                 0xa
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_7_OFFSET                 0xb
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_8_OFFSET                 0xc
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_9_OFFSET                 0xd
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_10_OFFSET                0xe
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_11_OFFSET                0xf
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_12_OFFSET                0x10
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_13_OFFSET                0x11
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_14_OFFSET                0x12
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_15_OFFSET                0x13
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_RESET                             0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_RESET                             0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT                          0
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH                        5
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_MASK                         0x1f
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT                          0
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH                        5
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_MASK                         0x1f
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT                          0
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH                        5
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_MASK                         0x1f
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT                          0
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH                        5
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_MASK                         0x1f
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT                          0
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH                        5
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_MASK                         0x1f
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT                          0
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH                        5
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_MASK                         0x1f
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT                          0
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH                        5
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_MASK                         0x1f
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT                          0
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH                        5
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_MASK                         0x1f
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT                          0
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH                        5
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_MASK                         0x1f
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT                          0
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH                        5
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_MASK                         0x1f
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT                        0
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH                      5
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_MASK                       0x1f
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT                        0
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH                      5
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_MASK                       0x1f
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT                        0
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH                      5
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_MASK                       0x1f
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT                        0
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH                      5
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_MASK                       0x1f
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT                        0
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH                      5
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_MASK                       0x1f
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT                        0
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH                      5
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_MASK                       0x1f
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_RESET                      0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_0_t;
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_1_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_0_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_0   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_0_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_1   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_2   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_2_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_3   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_3_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_4   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_4_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_5   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_5_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_6   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_6_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_7   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_7_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_8   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_8_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_9   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_9_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_10  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_10_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_11  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_11_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_12  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_12_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_13  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_13_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_14  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_14_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_15  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_15_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_wiu_ispmr_0 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ispmr_1 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_0 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_1 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_0 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_0_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+  inline uint8_t seq_sel_irq_0_get() { return this->get_field(MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_1 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_1_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+  inline uint8_t seq_sel_irq_1_get() { return this->get_field(MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_2 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_2_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+  inline uint8_t seq_sel_irq_2_get() { return this->get_field(MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_3 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_3_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+  inline uint8_t seq_sel_irq_3_get() { return this->get_field(MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_4 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_4_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+  inline uint8_t seq_sel_irq_4_get() { return this->get_field(MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_5 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_5_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+  inline uint8_t seq_sel_irq_5_get() { return this->get_field(MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_6 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_6_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+  inline uint8_t seq_sel_irq_6_get() { return this->get_field(MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_7 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_7_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+  inline uint8_t seq_sel_irq_7_get() { return this->get_field(MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_8 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_8_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+  inline uint8_t seq_sel_irq_8_get() { return this->get_field(MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_9 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_9_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+  inline uint8_t seq_sel_irq_9_get() { return this->get_field(MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_10 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_10_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+  inline uint8_t seq_sel_irq_10_get() { return this->get_field(MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_11 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_11_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+  inline uint8_t seq_sel_irq_11_get() { return this->get_field(MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_12 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_12_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+  inline uint8_t seq_sel_irq_12_get() { return this->get_field(MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_13 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_13_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+  inline uint8_t seq_sel_irq_13_get() { return this->get_field(MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_14 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_14_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+  inline uint8_t seq_sel_irq_14_get() { return this->get_field(MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_15 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_15_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+  inline uint8_t seq_sel_irq_15_get() { return this->get_field(MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int wiu_ispmr_0     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ispmr_1     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ifr_0       ; // Interrupt Flag register
+  unsigned int wiu_ifr_1       ; // Interrupt Flag register
+  unsigned int wiu_icr_0       ; // Interrupt Control registers
+  unsigned int wiu_icr_1       ; // Interrupt Control registers
+  unsigned int wiu_icr_2       ; // Interrupt Control registers
+  unsigned int wiu_icr_3       ; // Interrupt Control registers
+  unsigned int wiu_icr_4       ; // Interrupt Control registers
+  unsigned int wiu_icr_5       ; // Interrupt Control registers
+  unsigned int wiu_icr_6       ; // Interrupt Control registers
+  unsigned int wiu_icr_7       ; // Interrupt Control registers
+  unsigned int wiu_icr_8       ; // Interrupt Control registers
+  unsigned int wiu_icr_9       ; // Interrupt Control registers
+  unsigned int wiu_icr_10      ; // Interrupt Control registers
+  unsigned int wiu_icr_11      ; // Interrupt Control registers
+  unsigned int wiu_icr_12      ; // Interrupt Control registers
+  unsigned int wiu_icr_13      ; // Interrupt Control registers
+  unsigned int wiu_icr_14      ; // Interrupt Control registers
+  unsigned int wiu_icr_15      ; // Interrupt Control registers
+} __attribute__((packed)) maestro_wiu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_wiu_ispmr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_0_OFFSET); }
+static inline void maestro_wiu_ispmr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ispmr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_1_OFFSET); }
+static inline void maestro_wiu_ispmr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_0_OFFSET); }
+static inline void maestro_wiu_ifr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_1_OFFSET); }
+static inline void maestro_wiu_ifr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_0_OFFSET); }
+static inline void maestro_wiu_icr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_1_OFFSET); }
+static inline void maestro_wiu_icr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_2_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_2_OFFSET); }
+static inline void maestro_wiu_icr_2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_2_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_3_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_3_OFFSET); }
+static inline void maestro_wiu_icr_3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_3_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_4_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_4_OFFSET); }
+static inline void maestro_wiu_icr_4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_4_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_5_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_5_OFFSET); }
+static inline void maestro_wiu_icr_5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_5_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_6_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_6_OFFSET); }
+static inline void maestro_wiu_icr_6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_6_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_7_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_7_OFFSET); }
+static inline void maestro_wiu_icr_7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_7_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_8_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_8_OFFSET); }
+static inline void maestro_wiu_icr_8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_8_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_9_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_9_OFFSET); }
+static inline void maestro_wiu_icr_9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_9_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_10_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_10_OFFSET); }
+static inline void maestro_wiu_icr_10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_10_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_11_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_11_OFFSET); }
+static inline void maestro_wiu_icr_11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_11_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_12_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_12_OFFSET); }
+static inline void maestro_wiu_icr_12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_12_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_13_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_13_OFFSET); }
+static inline void maestro_wiu_icr_13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_13_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_14_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_14_OFFSET); }
+static inline void maestro_wiu_icr_14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_14_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_15_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_15_OFFSET); }
+static inline void maestro_wiu_icr_15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_15_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15(val)             ((val) << 0)
+
+#endif
+
+
+
+//
+// GROUP icu
+//
+
+
+
+//
+// REGISTERS
+//
+
+// ICU control register
+#define MAESTRO_ICU_CTRL_OFFSET                  0x0
+
+// ICU mode register
+#define MAESTRO_ICU_MODE_OFFSET                  0x1
+
+// Island mode register
+#define MAESTRO_ISLAND_MODE_OFFSET               0x2
+
+// DMU mode register 0
+#define MAESTRO_DMU_MODE_OFFSET                  0x3
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode. (access: R/W)
+#define MAESTRO_ICU_CTRL_ICU_CTRL_BIT                                0
+#define MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH                              4
+#define MAESTRO_ICU_CTRL_ICU_CTRL_MASK                               0xf
+#define MAESTRO_ICU_CTRL_ICU_CTRL_RESET                              0x0
+
+// Returns the current mode of the ICU when icu_mode_defined is low. (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_BIT                                0
+#define MAESTRO_ICU_MODE_ICU_MODE_WIDTH                              4
+#define MAESTRO_ICU_MODE_ICU_MODE_MASK                               0xf
+#define MAESTRO_ICU_MODE_ICU_MODE_RESET                              0xf
+
+// When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT                        4
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH                      1
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_MASK                       0x10
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_RESET                      0x1
+
+// Mode of the island. (access: R)
+#define MAESTRO_ISLAND_MODE_ISL_MODE_BIT                             0
+#define MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH                           2
+#define MAESTRO_ISLAND_MODE_ISL_MODE_MASK                            0x3
+#define MAESTRO_ISLAND_MODE_ISL_MODE_RESET                           0x0
+
+// Mode of the DMU 0. (access: R)
+#define MAESTRO_DMU_MODE_ISL_MODE_BIT                                0
+#define MAESTRO_DMU_MODE_ISL_MODE_WIDTH                              2
+#define MAESTRO_DMU_MODE_ISL_MODE_MASK                               0x3
+#define MAESTRO_DMU_MODE_ISL_MODE_RESET                              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int icu_ctrl        :4 ; // When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int icu_mode        :4 ; // Returns the current mode of the ICU when icu_mode_defined is low.
+    unsigned int icu_mode_defined:1 ; // When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the island.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_island_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the DMU 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dmu_mode_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_icu_ctrl : public vp::reg_8
+{
+public:
+  inline void icu_ctrl_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+  inline uint8_t icu_ctrl_get() { return this->get_field(MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+};
+
+class vp_maestro_icu_mode : public vp::reg_8
+{
+public:
+  inline void icu_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline uint8_t icu_mode_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline void icu_mode_defined_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+  inline uint8_t icu_mode_defined_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+};
+
+class vp_maestro_island_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+};
+
+class vp_maestro_dmu_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int icu_ctrl        ; // ICU control register
+  unsigned int icu_mode        ; // ICU mode register
+  unsigned int island_mode     ; // Island mode register
+  unsigned int dmu_mode        ; // DMU mode register 0
+} __attribute__((packed)) maestro_icu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_icu_ctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_CTRL_OFFSET); }
+static inline void maestro_icu_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_CTRL_OFFSET, value); }
+
+static inline uint32_t maestro_icu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_MODE_OFFSET); }
+static inline void maestro_icu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_island_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ISLAND_MODE_OFFSET); }
+static inline void maestro_island_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ISLAND_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_dmu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DMU_MODE_OFFSET); }
+static inline void maestro_dmu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DMU_MODE_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GET(value)       (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GETS(value)      (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_SET(value,field) (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED(val)             ((val) << 4)
+
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GET(value)            (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GETS(value)           (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE(val)                  ((val) << 0)
+
+#define MAESTRO_DMU_MODE_ISL_MODE_GET(value)               (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_GETS(value)              (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE(val)                     ((val) << 0)
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define MAESTRO_ICU_SUPPLY_EXT 0x0
+#define MAESTRO_ICU_SUPPLY_RET 0x1
+#define MAESTRO_ICU_SUPPLY_CKOFF 0x2
+#define MAESTRO_ICU_SUPPLY_ON 0x3
+#define MAESTRO_ICU_REGU_NONE 0x7
+#define MAESTRO_ICU_REGU_OFF 0x0
+#define MAESTRO_ICU_REGU_RV 0x1
+#define MAESTRO_ICU_REGU_LV 0x2
+#define MAESTRO_ICU_REGU_MV 0x3
+#define MAESTRO_ICU_REGU_NV 0x4
+#define MAESTRO_ICU_CLK_FNONE 0x7
+#define MAESTRO_ICU_CLK_FOFF 0x0
+#define MAESTRO_ICU_CLK_LF 0x1
+#define MAESTRO_ICU_CLK_MF 0x2
+#define MAESTRO_ICU_CLK_NF 0x3
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/maestro/maestro_v3.h b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v3.h
new file mode 100644
index 0000000..0bca3ac
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/maestro/maestro_v3.h
@@ -0,0 +1,1545 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_MAESTRO_MAESTRO_V3_H__
+#define __INCLUDE_ARCHI_MAESTRO_MAESTRO_V3_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// PICL control register
+#define MAESTRO_DLC_PCTRL_OFFSET                 0x0
+
+// PICL data read register
+#define MAESTRO_PRDATA_OFFSET                    0x4
+
+// Status register
+#define MAESTRO_DLC_SR_OFFSET                    0x8
+
+// Interrupt Mask register
+#define MAESTRO_DLC_IMR_OFFSET                   0xc
+
+// Interrupt flag register
+#define MAESTRO_DLC_IFR_OFFSET                   0x10
+
+// icu_ok interrupt flag register
+#define MAESTRO_DLC_IOIFR_OFFSET                 0x14
+
+// icu_delayed interrupt flag register
+#define MAESTRO_DLC_IDIFR_OFFSET                 0x18
+
+// icu_mode_changed interrupt flags register
+#define MAESTRO_DLC_IMCIFR_OFFSET                0x1c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going. (access: R/W)
+#define MAESTRO_DLC_PCTRL_START_BIT                                  0
+#define MAESTRO_DLC_PCTRL_START_WIDTH                                1
+#define MAESTRO_DLC_PCTRL_START_MASK                                 0x1
+#define MAESTRO_DLC_PCTRL_START_RESET                                0x0
+
+// Address of the transfer on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PADDR_BIT                                  1
+#define MAESTRO_DLC_PCTRL_PADDR_WIDTH                                14
+#define MAESTRO_DLC_PCTRL_PADDR_MASK                                 0x7ffe
+#define MAESTRO_DLC_PCTRL_PADDR_RESET                                0x0
+
+// Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation. (access: R/W)
+#define MAESTRO_DLC_PCTRL_DIR_BIT                                    15
+#define MAESTRO_DLC_PCTRL_DIR_WIDTH                                  1
+#define MAESTRO_DLC_PCTRL_DIR_MASK                                   0x8000
+#define MAESTRO_DLC_PCTRL_DIR_RESET                                  0x0
+
+// Data to write on the PICL bus. (access: R/W)
+#define MAESTRO_DLC_PCTRL_PWDATA_BIT                                 16
+#define MAESTRO_DLC_PCTRL_PWDATA_WIDTH                               16
+#define MAESTRO_DLC_PCTRL_PWDATA_MASK                                0xffff0000
+#define MAESTRO_DLC_PCTRL_PWDATA_RESET                               0x0
+
+// Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low. (access: R)
+#define MAESTRO_PRDATA_PRDATA_BIT                                    0
+#define MAESTRO_PRDATA_PRDATA_WIDTH                                  8
+#define MAESTRO_PRDATA_PRDATA_MASK                                   0xff
+#define MAESTRO_PRDATA_PRDATA_RESET                                  0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_PICL_BUSY_BIT                                 0
+#define MAESTRO_DLC_SR_PICL_BUSY_WIDTH                               1
+#define MAESTRO_DLC_SR_PICL_BUSY_MASK                                0x1
+#define MAESTRO_DLC_SR_PICL_BUSY_RESET                               0x0
+
+// This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence. (access: R)
+#define MAESTRO_DLC_SR_SCU_BUSY_BIT                                  1
+#define MAESTRO_DLC_SR_SCU_BUSY_WIDTH                                1
+#define MAESTRO_DLC_SR_SCU_BUSY_MASK                                 0x2
+#define MAESTRO_DLC_SR_SCU_BUSY_RESET                                0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_BIT                              0
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_MASK                             0x1
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_RESET                            0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT                         1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH                       1
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_MASK                        0x2
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_RESET                       0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT                    2
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH                  1
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_MASK                   0x4
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_RESET                  0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_BIT                             3
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH                           1
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_MASK                            0x8
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_RESET                           0x0
+
+// A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask. (access: R/W)
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_BIT                              4
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH                            1
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_MASK                             0x10
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT                              0
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_MASK                             0x1
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_RESET                            0x0
+
+// Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT                         1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH                       1
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_MASK                        0x2
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_RESET                       0x0
+
+// Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register. (access: R)
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT                    2
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH                  1
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_MASK                   0x4
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_RESET                  0x0
+
+// Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT                             3
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH                           1
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_MASK                            0x8
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_RESET                           0x0
+
+// Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT                              4
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH                            1
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_MASK                             0x10
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_RESET                            0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT                           1
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH                         31
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_MASK                          0xfffffffe
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_RESET                         0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT                      1
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH                    31
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_MASK                     0xfffffffe
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_RESET                    0x0
+
+// Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register. (access: R)
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT                1
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH              31
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_MASK               0xfffffffe
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_RESET              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going.
+    unsigned int paddr           :14; // Address of the transfer on the PICL bus.
+    unsigned int dir             :1 ; // Direction of the transfer on the PICL bus. dir = 1 means read operation, dir = 0 means write operation.
+    unsigned int pwdata          :16; // Data to write on the PICL bus.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_pctrl_t;
+
+typedef union {
+  struct {
+    unsigned int prdata          :8 ; // Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_prdata_t;
+
+typedef union {
+  struct {
+    unsigned int picl_busy       :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+    unsigned int scu_busy        :1 ; // This bit is set to 1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_sr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_delayed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int icu_mode_changed_mask:1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int picl_ok_mask    :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+    unsigned int scu_ok_mask     :1 ; // A read return the current value of the mask. Writing 1 set the mask, writing 0 clears the mask.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imr_t;
+
+typedef union {
+  struct {
+    unsigned int icu_ok_flag     :1 ; // Set to 1 when at least one of the bit of the DLC_IOIFR register is set. Cleared when reading DCL_IOIFR register.
+    unsigned int icu_delayed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IDIFR register is set. Cleared when reading DCL_IDIFR register.
+    unsigned int icu_mode_changed_flag:1 ; // Set to 1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared when reading DCL_IMCIFR register.
+    unsigned int picl_ok_flag    :1 ; // Set to 1 when PICL transfer is finish. Cleared writting 1 to the bit 3 of the DLC_IFR register.
+    unsigned int scu_ok_flag     :1 ; // Set to 1 when SCU sequence is finished. Cleared when writting 1 to the bit 4 of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_ok_flags    :31; // Bit <x> set to 1 when a rising edge of the signal i_icu_ok_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_ok_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_ioifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_delayed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_delayed_irq[ <x> ] occurs and MSP is requester of the change mode order of the ICU <x>. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_idifr_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:1 ;
+    unsigned int icu_mode_changed_flags:31; // Bit <x> set to 1 when a rising edge of the signal i_icu_mode_changed_irq[ <x> ] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dlc_imcifr_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_dlc_pctrl : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(MAESTRO_DLC_PCTRL_START_BIT, MAESTRO_DLC_PCTRL_START_WIDTH); }
+  inline void paddr_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline uint32_t paddr_get() { return this->get_field(MAESTRO_DLC_PCTRL_PADDR_BIT, MAESTRO_DLC_PCTRL_PADDR_WIDTH); }
+  inline void dir_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline uint32_t dir_get() { return this->get_field(MAESTRO_DLC_PCTRL_DIR_BIT, MAESTRO_DLC_PCTRL_DIR_WIDTH); }
+  inline void pwdata_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+  inline uint32_t pwdata_get() { return this->get_field(MAESTRO_DLC_PCTRL_PWDATA_BIT, MAESTRO_DLC_PCTRL_PWDATA_WIDTH); }
+};
+
+class vp_maestro_prdata : public vp::reg_32
+{
+public:
+  inline void prdata_set(uint32_t value) { this->set_field(value, MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+  inline uint32_t prdata_get() { return this->get_field(MAESTRO_PRDATA_PRDATA_BIT, MAESTRO_PRDATA_PRDATA_WIDTH); }
+};
+
+class vp_maestro_dlc_sr : public vp::reg_32
+{
+public:
+  inline void picl_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline uint32_t picl_busy_get() { return this->get_field(MAESTRO_DLC_SR_PICL_BUSY_BIT, MAESTRO_DLC_SR_PICL_BUSY_WIDTH); }
+  inline void scu_busy_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+  inline uint32_t scu_busy_get() { return this->get_field(MAESTRO_DLC_SR_SCU_BUSY_BIT, MAESTRO_DLC_SR_SCU_BUSY_WIDTH); }
+};
+
+class vp_maestro_dlc_imr : public vp::reg_32
+{
+public:
+  inline void icu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline uint32_t icu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_OK_MASK_BIT, MAESTRO_DLC_IMR_ICU_OK_MASK_WIDTH); }
+  inline void icu_delayed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline uint32_t icu_delayed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_DELAYED_MASK_BIT, MAESTRO_DLC_IMR_ICU_DELAYED_MASK_WIDTH); }
+  inline void icu_mode_changed_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline uint32_t icu_mode_changed_mask_get() { return this->get_field(MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_BIT, MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_WIDTH); }
+  inline void picl_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline uint32_t picl_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_PICL_OK_MASK_BIT, MAESTRO_DLC_IMR_PICL_OK_MASK_WIDTH); }
+  inline void scu_ok_mask_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+  inline uint32_t scu_ok_mask_get() { return this->get_field(MAESTRO_DLC_IMR_SCU_OK_MASK_BIT, MAESTRO_DLC_IMR_SCU_OK_MASK_WIDTH); }
+};
+
+class vp_maestro_dlc_ifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline uint32_t icu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_OK_FLAG_BIT, MAESTRO_DLC_IFR_ICU_OK_FLAG_WIDTH); }
+  inline void icu_delayed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline uint32_t icu_delayed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_WIDTH); }
+  inline void icu_mode_changed_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline uint32_t icu_mode_changed_flag_get() { return this->get_field(MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_BIT, MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_WIDTH); }
+  inline void picl_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline uint32_t picl_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_PICL_OK_FLAG_BIT, MAESTRO_DLC_IFR_PICL_OK_FLAG_WIDTH); }
+  inline void scu_ok_flag_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+  inline uint32_t scu_ok_flag_get() { return this->get_field(MAESTRO_DLC_IFR_SCU_OK_FLAG_BIT, MAESTRO_DLC_IFR_SCU_OK_FLAG_WIDTH); }
+};
+
+class vp_maestro_dlc_ioifr : public vp::reg_32
+{
+public:
+  inline void icu_ok_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+  inline uint32_t icu_ok_flags_get() { return this->get_field(MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_BIT, MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_idifr : public vp::reg_32
+{
+public:
+  inline void icu_delayed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+  inline uint32_t icu_delayed_flags_get() { return this->get_field(MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_BIT, MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_WIDTH); }
+};
+
+class vp_maestro_dlc_imcifr : public vp::reg_32
+{
+public:
+  inline void icu_mode_changed_flags_set(uint32_t value) { this->set_field(value, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+  inline uint32_t icu_mode_changed_flags_get() { return this->get_field(MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_BIT, MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int dlc_pctrl       ; // PICL control register
+  unsigned int prdata          ; // PICL data read register
+  unsigned int dlc_sr          ; // Status register
+  unsigned int dlc_imr         ; // Interrupt Mask register
+  unsigned int dlc_ifr         ; // Interrupt flag register
+  unsigned int dlc_ioifr       ; // icu_ok interrupt flag register
+  unsigned int dlc_idifr       ; // icu_delayed interrupt flag register
+  unsigned int dlc_imcifr      ; // icu_mode_changed interrupt flags register
+} __attribute__((packed)) maestro_maestro_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_dlc_pctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_PCTRL_OFFSET); }
+static inline void maestro_dlc_pctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_PCTRL_OFFSET, value); }
+
+static inline uint32_t maestro_prdata_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_PRDATA_OFFSET); }
+static inline void maestro_prdata_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_PRDATA_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_sr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_SR_OFFSET); }
+static inline void maestro_dlc_sr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_SR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMR_OFFSET); }
+static inline void maestro_dlc_imr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IFR_OFFSET); }
+static inline void maestro_dlc_ifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_ioifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IOIFR_OFFSET); }
+static inline void maestro_dlc_ioifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IOIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_idifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IDIFR_OFFSET); }
+static inline void maestro_dlc_idifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IDIFR_OFFSET, value); }
+
+static inline uint32_t maestro_dlc_imcifr_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DLC_IMCIFR_OFFSET); }
+static inline void maestro_dlc_imcifr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DLC_IMCIFR_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_DLC_PCTRL_START_GET(value)                 (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_GETS(value)                (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_PCTRL_START_SET(value,field)           (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_PCTRL_START(val)                       ((val) << 0)
+
+#define MAESTRO_DLC_PCTRL_PADDR_GET(value)                 (ARCHI_BEXTRACTU((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_GETS(value)                (ARCHI_BEXTRACT((value),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),14,1))
+#define MAESTRO_DLC_PCTRL_PADDR(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_PCTRL_DIR_GET(value)                   (ARCHI_BEXTRACTU((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_GETS(value)                  (ARCHI_BEXTRACT((value),1,15))
+#define MAESTRO_DLC_PCTRL_DIR_SET(value,field)             (ARCHI_BINSERT((value),(field),1,15))
+#define MAESTRO_DLC_PCTRL_DIR(val)                         ((val) << 15)
+
+#define MAESTRO_DLC_PCTRL_PWDATA_GET(value)                (ARCHI_BEXTRACTU((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_GETS(value)               (ARCHI_BEXTRACT((value),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA_SET(value,field)          (ARCHI_BINSERT((value),(field),16,16))
+#define MAESTRO_DLC_PCTRL_PWDATA(val)                      ((val) << 16)
+
+#define MAESTRO_PRDATA_PRDATA_GET(value)                   (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_GETS(value)                  (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_PRDATA_PRDATA_SET(value,field)             (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_PRDATA_PRDATA(val)                         ((val) << 0)
+
+#define MAESTRO_DLC_SR_PICL_BUSY_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_SR_PICL_BUSY(val)                      ((val) << 0)
+
+#define MAESTRO_DLC_SR_SCU_BUSY_GET(value)                 (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_GETS(value)                (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY_SET(value,field)           (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_SR_SCU_BUSY(val)                       ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IMR_ICU_OK_MASK(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IMR_ICU_DELAYED_MASK(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IMR_ICU_MODE_CHANGED_MASK(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IMR_PICL_OK_MASK(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IMR_SCU_OK_MASK(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define MAESTRO_DLC_IFR_ICU_OK_FLAG(val)                   ((val) << 0)
+
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GET(value)        (ARCHI_BEXTRACTU((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_GETS(value)       (ARCHI_BEXTRACT((value),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG_SET(value,field)  (ARCHI_BINSERT((value),(field),1,1))
+#define MAESTRO_DLC_IFR_ICU_DELAYED_FLAG(val)              ((val) << 1)
+
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GET(value)   (ARCHI_BEXTRACTU((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_GETS(value)  (ARCHI_BEXTRACT((value),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG_SET(value,field) (ARCHI_BINSERT((value),(field),1,2))
+#define MAESTRO_DLC_IFR_ICU_MODE_CHANGED_FLAG(val)         ((val) << 2)
+
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GET(value)            (ARCHI_BEXTRACTU((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_GETS(value)           (ARCHI_BEXTRACT((value),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG_SET(value,field)      (ARCHI_BINSERT((value),(field),1,3))
+#define MAESTRO_DLC_IFR_PICL_OK_FLAG(val)                  ((val) << 3)
+
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GET(value)             (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_GETS(value)            (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG_SET(value,field)       (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_DLC_IFR_SCU_OK_FLAG(val)                   ((val) << 4)
+
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GET(value)          (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_GETS(value)         (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS_SET(value,field)    (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IOIFR_ICU_OK_FLAGS(val)                ((val) << 1)
+
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GET(value)     (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_GETS(value)    (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IDIFR_ICU_DELAYED_FLAGS(val)           ((val) << 1)
+
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GET(value) (ARCHI_BEXTRACTU((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_GETS(value) (ARCHI_BEXTRACT((value),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS_SET(value,field) (ARCHI_BINSERT((value),(field),31,1))
+#define MAESTRO_DLC_IMCIFR_ICU_MODE_CHANGED_FLAGS(val)     ((val) << 1)
+
+#endif
+
+
+
+//
+// GROUP dlc
+//
+
+#define MAESTRO_DLC_OFFSET                       0x0
+
+
+
+//
+// REGISTERS
+//
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+} __attribute__((packed)) maestro_dlc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#endif
+
+
+
+//
+// GROUP wiu
+//
+
+#define MAESTRO_WIU_OFFSET                       0x1
+
+
+
+//
+// REGISTERS
+//
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_0_OFFSET               0x0
+
+// Interrupt Sequence Processing Mask registers
+#define MAESTRO_WIU_ISPMR_1_OFFSET               0x1
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_0_OFFSET                 0x2
+
+// Interrupt Flag register
+#define MAESTRO_WIU_IFR_1_OFFSET                 0x3
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_0_OFFSET                 0x4
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_1_OFFSET                 0x5
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_2_OFFSET                 0x6
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_3_OFFSET                 0x7
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_4_OFFSET                 0x8
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_5_OFFSET                 0x9
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_6_OFFSET                 0xa
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_7_OFFSET                 0xb
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_8_OFFSET                 0xc
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_9_OFFSET                 0xd
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_10_OFFSET                0xe
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_11_OFFSET                0xf
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_12_OFFSET                0x10
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_13_OFFSET                0x11
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_14_OFFSET                0x12
+
+// Interrupt Control registers
+#define MAESTRO_WIU_ICR_15_OFFSET                0x13
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ] (access: R/W)
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT                  0
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH                8
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_MASK                 0xff
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_RESET                0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_RESET                             0x0
+
+// Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0. (access: R/W)
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT                               0
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH                             8
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_MASK                              0xff
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_RESET                             0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT                          0
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH                        5
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_MASK                         0x1f
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT                          0
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH                        5
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_MASK                         0x1f
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT                          0
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH                        5
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_MASK                         0x1f
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT                          0
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH                        5
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_MASK                         0x1f
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT                          0
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH                        5
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_MASK                         0x1f
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT                          0
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH                        5
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_MASK                         0x1f
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT                          0
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH                        5
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_MASK                         0x1f
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT                          0
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH                        5
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_MASK                         0x1f
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT                          0
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH                        5
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_MASK                         0x1f
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT                          0
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH                        5
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_MASK                         0x1f
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_RESET                        0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT                        0
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH                      5
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_MASK                       0x1f
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT                        0
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH                      5
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_MASK                       0x1f
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT                        0
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH                      5
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_MASK                       0x1f
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT                        0
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH                      5
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_MASK                       0x1f
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT                        0
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH                      5
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_MASK                       0x1f
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_RESET                      0x0
+
+// Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active (access: R/W)
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT                        0
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH                      5
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_MASK                       0x1f
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_RESET                      0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_0_t;
+
+typedef union {
+  struct {
+    unsigned int mask_modechg_en_irq:8 ; // A read of this register return the value of the mask. Writing 1 to the bit <x>, set the mask of the interrupt i_irq[ <x> ]
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ispmr_1_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_0_t;
+
+typedef union {
+  struct {
+    unsigned int flag_irq        :8 ; // Bit <x> is set when a rising egde of the signal i_irq [ 8 * <n> + <x> ] occurs or when writing the bit <x> to 1. Bit <x> is cleared when the associated SCU sequence is finished or when writing 0 to the bit <x> of the WIU_ISPMR_m register or when writing the bit <x> to 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_ifr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_0   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_0_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_1   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_1_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_2   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_2_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_3   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_3_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_4   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_4_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_5   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_5_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_6   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_6_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_7   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_7_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_8   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_8_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_9   :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_9_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_10  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_10_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_11  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_11_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_12  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_12_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_13  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_13_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_14  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_14_t;
+
+typedef union {
+  struct {
+    unsigned int seq_sel_irq_15  :5 ; // Defines the sequence which has to be executed when the interrupt i_irq[ <p> ] becomes active
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_wiu_icr_15_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_wiu_ispmr_0 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ispmr_1 : public vp::reg_8
+{
+public:
+  inline void mask_modechg_en_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+  inline uint8_t mask_modechg_en_irq_get() { return this->get_field(MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_BIT, MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_0 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_0_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_0_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_ifr_1 : public vp::reg_8
+{
+public:
+  inline void flag_irq_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+  inline uint8_t flag_irq_get() { return this->get_field(MAESTRO_WIU_IFR_1_FLAG_IRQ_BIT, MAESTRO_WIU_IFR_1_FLAG_IRQ_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_0 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_0_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+  inline uint8_t seq_sel_irq_0_get() { return this->get_field(MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_BIT, MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_1 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_1_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+  inline uint8_t seq_sel_irq_1_get() { return this->get_field(MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_BIT, MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_2 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_2_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+  inline uint8_t seq_sel_irq_2_get() { return this->get_field(MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_BIT, MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_3 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_3_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+  inline uint8_t seq_sel_irq_3_get() { return this->get_field(MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_BIT, MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_4 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_4_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+  inline uint8_t seq_sel_irq_4_get() { return this->get_field(MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_BIT, MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_5 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_5_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+  inline uint8_t seq_sel_irq_5_get() { return this->get_field(MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_BIT, MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_6 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_6_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+  inline uint8_t seq_sel_irq_6_get() { return this->get_field(MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_BIT, MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_7 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_7_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+  inline uint8_t seq_sel_irq_7_get() { return this->get_field(MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_BIT, MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_8 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_8_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+  inline uint8_t seq_sel_irq_8_get() { return this->get_field(MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_BIT, MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_9 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_9_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+  inline uint8_t seq_sel_irq_9_get() { return this->get_field(MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_BIT, MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_10 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_10_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+  inline uint8_t seq_sel_irq_10_get() { return this->get_field(MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_BIT, MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_11 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_11_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+  inline uint8_t seq_sel_irq_11_get() { return this->get_field(MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_BIT, MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_12 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_12_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+  inline uint8_t seq_sel_irq_12_get() { return this->get_field(MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_BIT, MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_13 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_13_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+  inline uint8_t seq_sel_irq_13_get() { return this->get_field(MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_BIT, MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_14 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_14_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+  inline uint8_t seq_sel_irq_14_get() { return this->get_field(MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_BIT, MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_WIDTH); }
+};
+
+class vp_maestro_wiu_icr_15 : public vp::reg_8
+{
+public:
+  inline void seq_sel_irq_15_set(uint8_t value) { this->set_field(value, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+  inline uint8_t seq_sel_irq_15_get() { return this->get_field(MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_BIT, MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int wiu_ispmr_0     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ispmr_1     ; // Interrupt Sequence Processing Mask registers
+  unsigned int wiu_ifr_0       ; // Interrupt Flag register
+  unsigned int wiu_ifr_1       ; // Interrupt Flag register
+  unsigned int wiu_icr_0       ; // Interrupt Control registers
+  unsigned int wiu_icr_1       ; // Interrupt Control registers
+  unsigned int wiu_icr_2       ; // Interrupt Control registers
+  unsigned int wiu_icr_3       ; // Interrupt Control registers
+  unsigned int wiu_icr_4       ; // Interrupt Control registers
+  unsigned int wiu_icr_5       ; // Interrupt Control registers
+  unsigned int wiu_icr_6       ; // Interrupt Control registers
+  unsigned int wiu_icr_7       ; // Interrupt Control registers
+  unsigned int wiu_icr_8       ; // Interrupt Control registers
+  unsigned int wiu_icr_9       ; // Interrupt Control registers
+  unsigned int wiu_icr_10      ; // Interrupt Control registers
+  unsigned int wiu_icr_11      ; // Interrupt Control registers
+  unsigned int wiu_icr_12      ; // Interrupt Control registers
+  unsigned int wiu_icr_13      ; // Interrupt Control registers
+  unsigned int wiu_icr_14      ; // Interrupt Control registers
+  unsigned int wiu_icr_15      ; // Interrupt Control registers
+} __attribute__((packed)) maestro_wiu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_wiu_ispmr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_0_OFFSET); }
+static inline void maestro_wiu_ispmr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ispmr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ISPMR_1_OFFSET); }
+static inline void maestro_wiu_ispmr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ISPMR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_0_OFFSET); }
+static inline void maestro_wiu_ifr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_ifr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_IFR_1_OFFSET); }
+static inline void maestro_wiu_ifr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_IFR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_0_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_0_OFFSET); }
+static inline void maestro_wiu_icr_0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_0_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_1_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_1_OFFSET); }
+static inline void maestro_wiu_icr_1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_1_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_2_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_2_OFFSET); }
+static inline void maestro_wiu_icr_2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_2_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_3_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_3_OFFSET); }
+static inline void maestro_wiu_icr_3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_3_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_4_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_4_OFFSET); }
+static inline void maestro_wiu_icr_4_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_4_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_5_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_5_OFFSET); }
+static inline void maestro_wiu_icr_5_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_5_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_6_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_6_OFFSET); }
+static inline void maestro_wiu_icr_6_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_6_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_7_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_7_OFFSET); }
+static inline void maestro_wiu_icr_7_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_7_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_8_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_8_OFFSET); }
+static inline void maestro_wiu_icr_8_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_8_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_9_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_9_OFFSET); }
+static inline void maestro_wiu_icr_9_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_9_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_10_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_10_OFFSET); }
+static inline void maestro_wiu_icr_10_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_10_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_11_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_11_OFFSET); }
+static inline void maestro_wiu_icr_11_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_11_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_12_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_12_OFFSET); }
+static inline void maestro_wiu_icr_12_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_12_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_13_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_13_OFFSET); }
+static inline void maestro_wiu_icr_13_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_13_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_14_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_14_OFFSET); }
+static inline void maestro_wiu_icr_14_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_14_OFFSET, value); }
+
+static inline uint32_t maestro_wiu_icr_15_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_WIU_ICR_15_OFFSET); }
+static inline void maestro_wiu_icr_15_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_WIU_ICR_15_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_0_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_ISPMR_1_MASK_MODECHG_EN_IRQ(val)       ((val) << 0)
+
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_0_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GET(value)              (ARCHI_BEXTRACTU((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_GETS(value)             (ARCHI_BEXTRACT((value),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ_SET(value,field)        (ARCHI_BINSERT((value),(field),8,0))
+#define MAESTRO_WIU_IFR_1_FLAG_IRQ(val)                    ((val) << 0)
+
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_0_SEQ_SEL_IRQ_0(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_1_SEQ_SEL_IRQ_1(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_2_SEQ_SEL_IRQ_2(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_3_SEQ_SEL_IRQ_3(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_4_SEQ_SEL_IRQ_4(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_5_SEQ_SEL_IRQ_5(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_6_SEQ_SEL_IRQ_6(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_7_SEQ_SEL_IRQ_7(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_8_SEQ_SEL_IRQ_8(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GET(value)         (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_GETS(value)        (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9_SET(value,field)   (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_9_SEQ_SEL_IRQ_9(val)               ((val) << 0)
+
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_10_SEQ_SEL_IRQ_10(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_11_SEQ_SEL_IRQ_11(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_12_SEQ_SEL_IRQ_12(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_13_SEQ_SEL_IRQ_13(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_14_SEQ_SEL_IRQ_14(val)             ((val) << 0)
+
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GET(value)       (ARCHI_BEXTRACTU((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_GETS(value)      (ARCHI_BEXTRACT((value),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15_SET(value,field) (ARCHI_BINSERT((value),(field),5,0))
+#define MAESTRO_WIU_ICR_15_SEQ_SEL_IRQ_15(val)             ((val) << 0)
+
+#endif
+
+
+
+//
+// GROUP icu
+//
+
+
+
+//
+// REGISTERS
+//
+
+// ICU control register
+#define MAESTRO_ICU_CTRL_OFFSET                  0x0
+
+// ICU mode register
+#define MAESTRO_ICU_MODE_OFFSET                  0x1
+
+// Island mode register
+#define MAESTRO_ISLAND_MODE_OFFSET               0x2
+
+// DMU mode register 0
+#define MAESTRO_DMU_MODE_OFFSET                  0x3
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode. (access: R/W)
+#define MAESTRO_ICU_CTRL_ICU_CTRL_BIT                                0
+#define MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH                              4
+#define MAESTRO_ICU_CTRL_ICU_CTRL_MASK                               0xf
+#define MAESTRO_ICU_CTRL_ICU_CTRL_RESET                              0x0
+
+// Returns the current mode of the ICU when icu_mode_defined is low. (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_BIT                                0
+#define MAESTRO_ICU_MODE_ICU_MODE_WIDTH                              4
+#define MAESTRO_ICU_MODE_ICU_MODE_MASK                               0xf
+#define MAESTRO_ICU_MODE_ICU_MODE_RESET                              0xf
+
+// When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits (access: R)
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT                        4
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH                      1
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_MASK                       0x10
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_RESET                      0x1
+
+// Mode of the island. (access: R)
+#define MAESTRO_ISLAND_MODE_ISL_MODE_BIT                             0
+#define MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH                           2
+#define MAESTRO_ISLAND_MODE_ISL_MODE_MASK                            0x3
+#define MAESTRO_ISLAND_MODE_ISL_MODE_RESET                           0x0
+
+// Mode of the DMU 0. (access: R)
+#define MAESTRO_DMU_MODE_ISL_MODE_BIT                                0
+#define MAESTRO_DMU_MODE_ISL_MODE_WIDTH                              2
+#define MAESTRO_DMU_MODE_ISL_MODE_MASK                               0x3
+#define MAESTRO_DMU_MODE_ISL_MODE_RESET                              0x0
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int icu_ctrl        :4 ; // When a new mode corresponding to one of sixteen mode of the island mode table of the ICU is written as mode transition sequence is started to reach the written mode.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_ctrl_t;
+
+typedef union {
+  struct {
+    unsigned int icu_mode        :4 ; // Returns the current mode of the ICU when icu_mode_defined is low.
+    unsigned int icu_mode_defined:1 ; // When high, indicates that the current mode of the ICU is not defined in the mode table of the ICU When low, the value of the current mode is given by the icu_mode bits
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_icu_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the island.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_island_mode_t;
+
+typedef union {
+  struct {
+    unsigned int isl_mode        :2 ; // Mode of the DMU 0.
+  };
+  unsigned int raw;
+} __attribute__((packed)) maestro_dmu_mode_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_maestro_icu_ctrl : public vp::reg_8
+{
+public:
+  inline void icu_ctrl_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+  inline uint8_t icu_ctrl_get() { return this->get_field(MAESTRO_ICU_CTRL_ICU_CTRL_BIT, MAESTRO_ICU_CTRL_ICU_CTRL_WIDTH); }
+};
+
+class vp_maestro_icu_mode : public vp::reg_8
+{
+public:
+  inline void icu_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline uint8_t icu_mode_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_BIT, MAESTRO_ICU_MODE_ICU_MODE_WIDTH); }
+  inline void icu_mode_defined_set(uint8_t value) { this->set_field(value, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+  inline uint8_t icu_mode_defined_get() { return this->get_field(MAESTRO_ICU_MODE_ICU_MODE_DEFINED_BIT, MAESTRO_ICU_MODE_ICU_MODE_DEFINED_WIDTH); }
+};
+
+class vp_maestro_island_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_ISLAND_MODE_ISL_MODE_BIT, MAESTRO_ISLAND_MODE_ISL_MODE_WIDTH); }
+};
+
+class vp_maestro_dmu_mode : public vp::reg_8
+{
+public:
+  inline void isl_mode_set(uint8_t value) { this->set_field(value, MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+  inline uint8_t isl_mode_get() { return this->get_field(MAESTRO_DMU_MODE_ISL_MODE_BIT, MAESTRO_DMU_MODE_ISL_MODE_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int icu_ctrl        ; // ICU control register
+  unsigned int icu_mode        ; // ICU mode register
+  unsigned int island_mode     ; // Island mode register
+  unsigned int dmu_mode        ; // DMU mode register 0
+} __attribute__((packed)) maestro_icu_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t maestro_icu_ctrl_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_CTRL_OFFSET); }
+static inline void maestro_icu_ctrl_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_CTRL_OFFSET, value); }
+
+static inline uint32_t maestro_icu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ICU_MODE_OFFSET); }
+static inline void maestro_icu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ICU_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_island_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_ISLAND_MODE_OFFSET); }
+static inline void maestro_island_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_ISLAND_MODE_OFFSET, value); }
+
+static inline uint32_t maestro_dmu_mode_get(uint32_t base) { return ARCHI_READ(base, MAESTRO_DMU_MODE_OFFSET); }
+static inline void maestro_dmu_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, MAESTRO_DMU_MODE_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_CTRL_ICU_CTRL(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_GET(value)               (ARCHI_BEXTRACTU((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_GETS(value)              (ARCHI_BEXTRACT((value),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),4,0))
+#define MAESTRO_ICU_MODE_ICU_MODE(val)                     ((val) << 0)
+
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GET(value)       (ARCHI_BEXTRACTU((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_GETS(value)      (ARCHI_BEXTRACT((value),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED_SET(value,field) (ARCHI_BINSERT((value),(field),1,4))
+#define MAESTRO_ICU_MODE_ICU_MODE_DEFINED(val)             ((val) << 4)
+
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GET(value)            (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_GETS(value)           (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_ISLAND_MODE_ISL_MODE(val)                  ((val) << 0)
+
+#define MAESTRO_DMU_MODE_ISL_MODE_GET(value)               (ARCHI_BEXTRACTU((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_GETS(value)              (ARCHI_BEXTRACT((value),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE_SET(value,field)         (ARCHI_BINSERT((value),(field),2,0))
+#define MAESTRO_DMU_MODE_ISL_MODE(val)                     ((val) << 0)
+
+#endif
+
+
+
+//
+// CUSTOM FIELDS
+//
+#define MAESTRO_ICU_SUPPLY_EXT 0x0
+#define MAESTRO_ICU_SUPPLY_RET 0x1
+#define MAESTRO_ICU_SUPPLY_CKOFF 0x2
+#define MAESTRO_ICU_SUPPLY_ON 0x3
+#define MAESTRO_ICU_REGU_NONE 0x7
+#define MAESTRO_ICU_REGU_OFF 0x0
+#define MAESTRO_ICU_REGU_RV 0x1
+#define MAESTRO_ICU_REGU_LV 0x2
+#define MAESTRO_ICU_REGU_MV 0x3
+#define MAESTRO_ICU_REGU_NV 0x4
+#define MAESTRO_ICU_CLK_FNONE 0x7
+#define MAESTRO_ICU_CLK_FOFF 0x0
+#define MAESTRO_ICU_CLK_LF 0x1
+#define MAESTRO_ICU_CLK_MF 0x2
+#define MAESTRO_ICU_CLK_NF 0x3
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/mailbox/mailbox_v0.h b/sw/pulp-sdk/archi/include/archi/mailbox/mailbox_v0.h
new file mode 100644
index 0000000..8013c9f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/mailbox/mailbox_v0.h
@@ -0,0 +1,51 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_MAILBOX_V0_H__
+#define __ARCHI_MAILBOX_V0_H__
+
+#if PULP_CHIP_FAMILY != CHIP_BIGPULP
+#error This file must be included only for bigpulp chip
+#endif
+
+/* MAILBOX REGISTERS */
+#define MAILBOX_REG_WRDATA            ( ARCHI_MAILBOX_BASE_ADDR + 0x0 )
+#define MAILBOX_REG_RDDATA            ( ARCHI_MAILBOX_BASE_ADDR + 0x8 )
+#define MAILBOX_REG_STATUS            ( ARCHI_MAILBOX_BASE_ADDR + 0x10)
+#define MAILBOX_REG_ERROR             ( ARCHI_MAILBOX_BASE_ADDR + 0x14)
+#define MAILBOX_REG_IS                ( ARCHI_MAILBOX_BASE_ADDR + 0x20)
+#define MAILBOX_REG_IE                ( ARCHI_MAILBOX_BASE_ADDR + 0x24)
+
+/* SIGNALING */
+#define PULP_READY                    ( 0x01U   )
+#define PULP_START                    ( 0x02U   )
+#define PULP_BUSY                     ( 0x03U   )
+#define PULP_DONE                     ( 0x04U   )
+#define PULP_STOP                     ( 0x0FU   )
+
+#define HOST_READY                    ( 0x1000U )
+#define HOST_DONE                     ( 0x3000U )
+
+#define MBOX_N_BITS_REQ_TYPE          ( 4U )  // number of MSBs to specify the type
+#define RAB_UPDATE_N_BITS_ELEM        ( 8U )  // number of bits to specify the mask of elements to be updated
+#define RAB_UPDATE_N_BITS_TYPE        ( 2U )  // number of bits to specify the update type
+
+#define TO_RUNTIME                    ( 0x10000000U ) // bypass PULP driver
+#define RAB_UPDATE                    ( 0x20000000U ) // handled by PULP driver
+#define RAB_SWITCH                    ( 0x30000000U ) // handled by PULP driver
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/or1k/spr-defs.h b/sw/pulp-sdk/archi/include/archi/or1k/spr-defs.h
new file mode 100644
index 0000000..ec4c6ec
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/or1k/spr-defs.h
@@ -0,0 +1,86 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_OR1K_SPR_DEFS_H
+#define _ARCHI_OR1K_SPR_DEFS_H
+
+/* Definition of special-purpose registers (SPRs). */
+#define MAX_GRPS (32)
+#define MAX_SPRS_PER_GRP_BITS (11)
+#define MAX_SPRS_PER_GRP (1 << MAX_SPRS_PER_GRP_BITS)
+#define MAX_SPRS (0x10000)
+
+/* Base addresses for the groups */
+#define SPRGROUP_SYS	 (0<< MAX_SPRS_PER_GRP_BITS)
+#define SPRGROUP_PC     (7<< MAX_SPRS_PER_GRP_BITS)
+
+/* System control and status group */
+#define SPR_SR         (SPRGROUP_SYS + 17)
+#define SPR_EPCR_BASE  (SPRGROUP_SYS + 32)
+
+/* PULP registers */
+#define SPR_CORE_ID    (SPRGROUP_SYS + 0x680)
+#define SPR_CLUSTER_ID (SPRGROUP_SYS + 0x681)
+
+/* Performance counters group */
+#define SPR_PCCR(N)     (SPRGROUP_PC + (N))
+#define SPR_PCER        (SPRGROUP_PC + 32)
+#define SPR_PCMR        (SPRGROUP_PC + 33)
+
+
+/*
+ * Bit definitions for the Supervision Register
+ *
+ */
+
+
+#define SPR_SR_IEE         0x00000004  /* Interrupt Exception Enable */
+
+#define SPR_PCER_CYCLES         0  /* Count the number of cycles the core was running */
+#define SPR_PCER_INSTR          1  /* Count the number of instructions executed */
+#define SPR_PCER_LD_STALL               2  /* Number of load data hazards */
+#define SPR_PCER_JMP_STALL              3  /* Number of jump register data hazards */
+#define SPR_PCER_IMISS          4  /* Cycles waiting for instruction fetches. i.e. the number of instructions wasted due to non-ideal caches */
+#define SPR_PCER_WBRANCH                5  /* Number of wrong predicted branches */
+#define SPR_PCER_WBRANCH_CYC    6  /* Cycles wasted due to wrong predicted branches */
+#define SPR_PCER_LD             7  /* Number of memory loads executed. Misaligned accesses are counted twice */
+#define SPR_PCER_ST             8  /* Number of memory stores executed. Misaligned accesses are counted twice */
+#define SPR_PCER_JUMP           9  /* Number of jump instructions seen, i.e. j, jr, jal, jalr */
+#define SPR_PCER_BRANCH         10  /* Number of jump instructions seen, i.e. bf, bnf */
+#define SPR_PCER_DELAY_NOP              11  /* Number of empty delay slots, i.e. delay slots filled with a nop */
+#define SPR_PCER_LD_EXT         12  /* Number of memory loads to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define SPR_PCER_ST_EXT         13  /* Number of memory stores to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define SPR_PCER_LD_EXT_CYC     14  /* Cycles used for memory loads to EXT. Every non-TCDM access is considered external */
+#define SPR_PCER_ST_EXT_CYC     15  /* Cycles used for memory stores to EXT. Every non-TCDM access is considered external */
+#define SPR_PCER_TCDM_CONT      16  /* Cycles wasted due to TCDM/log-interconnect contention */
+
+#define CSR_PCER_NB_EVENTS      17
+#define SPR_PCER_NB_EVENTS      17
+#define CSR_PCER_NB_INTERNAL_EVENTS    12
+
+#define CSR_NB_PCCR             31
+
+// Gives from the event ID, the HW mask that can be stored (with an OR with other events mask) to the PCER
+#define SPR_PCER_EVENT_MASK(eventId)    (1<<(eventId))
+#define SPR_PCER_ALL_EVENTS_MASK  0xffffffff
+
+#define SPR_PCMR_ACTIVE           0x1 /* Activate counting */
+#define SPR_PCMR_SATURATE         0x2 /* Activate saturation */
+
+
+
+
+#endif	/* SPR_DEFS__H */
diff --git a/sw/pulp-sdk/archi/include/archi/pulp.h b/sw/pulp-sdk/archi/include/archi/pulp.h
new file mode 100644
index 0000000..baac01e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pulp.h
@@ -0,0 +1,34 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULP_H__
+#define __ARCHI_PULP_H__
+
+#include "archi/pulp_defs.h"
+#include "archi/utils.h"
+
+#define  __A_PULP_CHIP_INC(x) #x
+#define  _A_PULP_CHIP_INC(x) __A_PULP_CHIP_INC(archi/chips/x/pulp.h)
+#define  A_PULP_CHIP_INC(x) _A_PULP_CHIP_INC(x)
+
+#if defined(PULP_CHIP_FAMILY)
+#include A_PULP_CHIP_INC(PULP_CHIP_FAMILY_STR)
+#else
+#include A_PULP_CHIP_INC(PULP_CHIP_STR)
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/pulp_defs.h b/sw/pulp-sdk/archi/include/archi/pulp_defs.h
new file mode 100644
index 0000000..167a139
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pulp_defs.h
@@ -0,0 +1,90 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_PULP_DEFS_H__
+#define __ARCHI_PULP_DEFS_H__
+
+#define CHIP_MIA                   0
+#define CHIP_HONEY                 1
+#define CHIP_FULMINE               2
+#define CHIP_PULP4                 3
+#define CHIP_PULPEVO               4
+#define CHIP_PULP4Z                5
+#define CHIP_PULP3                 6
+#define CHIP_BIGPULP               7
+#define CHIP_BIGPULP_Z_7020        8
+#define CHIP_BIGPULP_Z_7045        9
+#define CHIP_BIGPULP_Z_7045_O      19
+#define CHIP_BIGPULP_Z_7045_RISCV  20
+#define CHIP_GAP                   10
+#define CHIP_GAP8                  10
+#define CHIP_VIVOSOC2              11
+#define CHIP_FULMINE8              12
+#define CHIP_EXACONV               13
+#define CHIP_WOLFE                 14
+#define CHIP_NEURAGHE              15
+#define CHIP_PATRONUS              16
+#define CHIP_VIVOSOC3              17
+#define CHIP_VIVOSOC2_1            18
+#define CHIP_PULPINO               21
+#define CHIP_QUENTIN               22
+#define CHIP_KERBIN                23
+#define CHIP_OPRECOMPKW            24
+#define CHIP_LUPO                  25
+#define CHIP_DEVCHIP               26
+#define CHIP_PULPISSIMO            27
+#define CHIP_BIGPULP_ZUX           28
+#define CHIP_PULP                  29
+#define CHIP_MULTINO               30
+#define CHIP_VEGA                  31
+#define CHIP_HERO_Z_7045           32
+#define CHIP_OPRECOMPKW_SA         33
+#define CHIP_OPRECOMPKW_SFLOAT     34
+#define CHIP_OPRECOMPKW_SFLOAT_SA  35
+#define CHIP_ARNOLD                36
+#define CHIP_BIGPULP_STANDALONE    37
+#define CHIP_GAP_REV1              38
+#define CHIP_USOC_V1               39
+#define CHIP_BIGPULP_JUNO          40
+#define CHIP_BIGPULP_ZU9EG         41
+#define CHIP_PULPISSIMO_V1         42
+#define CHIP_VIVOSOC3_5            43
+#define CHIP_PULP_V1               44
+#define CHIP_VIVOSOC3_1            45
+#define CHIP_GAP8_REVC             46
+#define CHIP_GAP9                  47
+#define CHIP_VIVOSOC4              48
+#define CHIP_WOLFE_16              49
+
+#define CORE_OR1K_V1  0
+#define CORE_OR1K_V2  1
+#define CORE_OR1K_V3  2
+#define CORE_OR1K_V4  3
+#define CORE_OR1K_V5  4
+
+#define CORE_RISCV_V1 100
+#define CORE_RISCV_V2 101
+#define CORE_RISCV_V3 102
+#define CORE_RISCV_V4 103
+
+#define ARCHI_PLATFORM_OTHER 0
+#define ARCHI_PLATFORM_FPGA  1
+#define ARCHI_PLATFORM_RTL   2
+#define ARCHI_PLATFORM_GVSOC 3
+#define ARCHI_PLATFORM_BOARD 4
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/pwm_v1.h b/sw/pulp-sdk/archi/include/archi/pwm/pwm_v1.h
new file mode 100644
index 0000000..2b14c62
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/pwm_v1.h
@@ -0,0 +1,84 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and
+ * GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_PWM_PWM_V1_H__
+#define __ARCHI_PWM_PWM_V1_H__
+
+#include "archi/pulp.h"
+
+#define PWM_TIMER_TO_TIMER_OFFSET	    0x40
+
+#define	PWM_TIMER_CMD_OFFSET	    	0x00
+#define	PWM_TIMER_CONFIG_OFFSET		    0x04
+#define	PWM_TIMER_THRESHOLD_OFFSET	    0x08
+#define	PWM_TIMER_TH_CHANNEL_OFFSET	    0x0C
+#define	PWM_TIMER_LUT_CHANNEL_OFFSET	0x1C
+#define PWM_TIMER_COUNTER_OFFSET        0x2C
+
+#define PWM_CHANNEL_TO_CHANNEL_OFFSET	0x04
+
+/* Timer Base:	PWM_BASE_ADDR + Timer*PWM_TIMER_TO_TIMER_OFFSET
+	Config:		+ PWM_TIMER_CONFIG_OFFSET
+	Threhsold:	+ PWM_TIMER_THRESHOLD_OFFSET
+	Channel Thresh:	+ PWM_TIMER_TH_CHANNEL_OFFSET + Channel*PWM_CHANNEL_TO_CHANNEL_OFFSET
+	Channel LUT:	+ PWM_TIMER_LUT_CHANNEL_OFFSET + Channel*PWM_CHANNEL_TO_CHANNEL_OFFSET
+*/
+#define PWM_TIMER_BASE_ADDR(timer)                      (ARCHI_PWM_ADDR + timer*PWM_TIMER_TO_TIMER_OFFSET)
+#define PWM_TIMER_CMD_ADDR(timer)                       (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_CMD_OFFSET)
+#define PWM_TIMER_CONFIG_ADDR(timer)                    (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_CONFIG_OFFSET)
+#define PWM_TIMER_THRESHOLD_ADDR(timer)                 (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_THRESHOLD_OFFSET)
+#define PWM_TIMER_TH_CHANNEL_ADDR(timer, channel)       (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_TH_CHANNEL_OFFSET + (channel*PWM_CHANNEL_TO_CHANNEL_OFFSET))
+#define PWM_TIMER_LUT_CHANNEL_ADDR(timer, channel)      (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_LUT_CHANNEL_OFFSET + (channel*PWM_CHANNEL_TO_CHANNEL_OFFSET))
+#define PWM_TIMER_COUNTER_ADDR(timer)                   (PWM_TIMER_BASE_ADDR(timer) + PWM_TIMER_COUNTER_OFFSET)
+
+#define REG_EVENT_CFG                                   (ARCHI_PWM_ADDR + 0x100)
+#define REG_PWM_TIMER_EN                                (ARCHI_PWM_ADDR + 0X104)
+
+#define PWM_TIMER_EN(timer)                             (0x1<<timer)
+#define PWM_TIMER_EN_ALL                                (0xF)
+#define PWM_TIMER_DISABLE(timer)                        ((~PWM_TIMER_EN(timer))&0xF)
+#define PWM_TIMER_DISABLE_ALL                           (0x0)
+
+
+#define ADV_TIMER_INMODE_AO       0x0 //event at each clock cycle
+#define ADV_TIMER_INMODE_IN0      0x1 //event if input signal is 0
+#define ADV_TIMER_INMODE_IN1      0x2 //event if input signal is 1
+#define ADV_TIMER_INMODE_RISE     0x3 //event on input signal rising edge
+#define ADV_TIMER_INMODE_FALL     0x4 //event on input signal falling edge
+#define ADV_TIMER_INMODE_EDGE     0x5 //event on input signal rising or falling edge
+#define ADV_TIMER_INMODE_ARM_RISE 0x6 //event on input signal rising edge when armed
+#define ADV_TIMER_INMODE_ARM_FALL 0x7 //event on input signal falling edge when armed
+
+#define ADV_TIMER_SAW             0x1
+#define ADV_TIMER_NOSAW           0x0
+
+#define ADV_TIMER_USEREF          0x1
+#define ADV_TIMER_USESIG          0x0
+
+#define ALL_CHANNEL               0x1
+#define THIS_CHANNEL_ONLY         0x0
+
+// When channel counter reaches threshold:
+#define ADV_TIMER_OP_SET    0       //   	000: Set
+#define ADV_TIMER_OP_TOGRST 1       //   	001: Toggle then next is Clear
+#define ADV_TIMER_OP_SETRST 2       //   	010: Set then Clear
+#define ADV_TIMER_OP_TOG    3       //   	011: Toggle
+#define ADV_TIMER_OP_RST    4       //   	100: Clear
+#define ADV_TIMER_OP_TOGSET 5       //   	101: Toggle then next is Set
+#define ADV_TIMER_OP_RSTSET 6       //   	110: Clear then Set
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1.h
new file mode 100644
index 0000000..8b3121d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1.h
@@ -0,0 +1,41 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+#include "pwm_v1_regs.h"
+#include "pwm_v1_regfields.h"
+#include "pwm_v1_structs.h"
+#include "pwm_v1_regmap.h"
+#include "pwm_v1_accessors.h"
+#include "pwm_v1_macros.h"
+#include "pwm_v1_groups.h"
+#include "pwm_v1_constants.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_accessors.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_accessors.h
new file mode 100644
index 0000000..02e793e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_accessors.h
@@ -0,0 +1,145 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_ACCESSORS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_ACCESSORS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+static inline uint32_t pwm_t0_cmd_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_CMD_OFFSET); }
+static inline void pwm_t0_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_CMD_OFFSET, value); }
+
+static inline uint32_t pwm_t0_config_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_CONFIG_OFFSET); }
+static inline void pwm_t0_config_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_CONFIG_OFFSET, value); }
+
+static inline uint32_t pwm_t0_threshold_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_THRESHOLD_OFFSET); }
+static inline void pwm_t0_threshold_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_THRESHOLD_OFFSET, value); }
+
+static inline uint32_t pwm_t0_th_channel0_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_TH_CHANNEL0_OFFSET); }
+static inline void pwm_t0_th_channel0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_TH_CHANNEL0_OFFSET, value); }
+
+static inline uint32_t pwm_t0_th_channel1_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_TH_CHANNEL1_OFFSET); }
+static inline void pwm_t0_th_channel1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_TH_CHANNEL1_OFFSET, value); }
+
+static inline uint32_t pwm_t0_th_channel2_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_TH_CHANNEL2_OFFSET); }
+static inline void pwm_t0_th_channel2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_TH_CHANNEL2_OFFSET, value); }
+
+static inline uint32_t pwm_t0_th_channel3_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_TH_CHANNEL3_OFFSET); }
+static inline void pwm_t0_th_channel3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_TH_CHANNEL3_OFFSET, value); }
+
+static inline uint32_t pwm_t0_counter_get(uint32_t base) { return ARCHI_READ(base, PWM_T0_COUNTER_OFFSET); }
+static inline void pwm_t0_counter_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T0_COUNTER_OFFSET, value); }
+
+static inline uint32_t pwm_t1_cmd_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_CMD_OFFSET); }
+static inline void pwm_t1_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_CMD_OFFSET, value); }
+
+static inline uint32_t pwm_t1_config_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_CONFIG_OFFSET); }
+static inline void pwm_t1_config_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_CONFIG_OFFSET, value); }
+
+static inline uint32_t pwm_t1_threshold_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_THRESHOLD_OFFSET); }
+static inline void pwm_t1_threshold_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_THRESHOLD_OFFSET, value); }
+
+static inline uint32_t pwm_t1_th_channel0_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_TH_CHANNEL0_OFFSET); }
+static inline void pwm_t1_th_channel0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_TH_CHANNEL0_OFFSET, value); }
+
+static inline uint32_t pwm_t1_th_channel1_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_TH_CHANNEL1_OFFSET); }
+static inline void pwm_t1_th_channel1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_TH_CHANNEL1_OFFSET, value); }
+
+static inline uint32_t pwm_t1_th_channel2_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_TH_CHANNEL2_OFFSET); }
+static inline void pwm_t1_th_channel2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_TH_CHANNEL2_OFFSET, value); }
+
+static inline uint32_t pwm_t1_th_channel3_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_TH_CHANNEL3_OFFSET); }
+static inline void pwm_t1_th_channel3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_TH_CHANNEL3_OFFSET, value); }
+
+static inline uint32_t pwm_t1_counter_get(uint32_t base) { return ARCHI_READ(base, PWM_T1_COUNTER_OFFSET); }
+static inline void pwm_t1_counter_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T1_COUNTER_OFFSET, value); }
+
+static inline uint32_t pwm_t2_cmd_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_CMD_OFFSET); }
+static inline void pwm_t2_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_CMD_OFFSET, value); }
+
+static inline uint32_t pwm_t2_config_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_CONFIG_OFFSET); }
+static inline void pwm_t2_config_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_CONFIG_OFFSET, value); }
+
+static inline uint32_t pwm_t2_threshold_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_THRESHOLD_OFFSET); }
+static inline void pwm_t2_threshold_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_THRESHOLD_OFFSET, value); }
+
+static inline uint32_t pwm_t2_th_channel0_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_TH_CHANNEL0_OFFSET); }
+static inline void pwm_t2_th_channel0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_TH_CHANNEL0_OFFSET, value); }
+
+static inline uint32_t pwm_t2_th_channel1_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_TH_CHANNEL1_OFFSET); }
+static inline void pwm_t2_th_channel1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_TH_CHANNEL1_OFFSET, value); }
+
+static inline uint32_t pwm_t2_th_channel2_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_TH_CHANNEL2_OFFSET); }
+static inline void pwm_t2_th_channel2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_TH_CHANNEL2_OFFSET, value); }
+
+static inline uint32_t pwm_t2_th_channel3_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_TH_CHANNEL3_OFFSET); }
+static inline void pwm_t2_th_channel3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_TH_CHANNEL3_OFFSET, value); }
+
+static inline uint32_t pwm_t2_counter_get(uint32_t base) { return ARCHI_READ(base, PWM_T2_COUNTER_OFFSET); }
+static inline void pwm_t2_counter_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T2_COUNTER_OFFSET, value); }
+
+static inline uint32_t pwm_t3_cmd_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_CMD_OFFSET); }
+static inline void pwm_t3_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_CMD_OFFSET, value); }
+
+static inline uint32_t pwm_t3_config_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_CONFIG_OFFSET); }
+static inline void pwm_t3_config_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_CONFIG_OFFSET, value); }
+
+static inline uint32_t pwm_t3_threshold_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_THRESHOLD_OFFSET); }
+static inline void pwm_t3_threshold_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_THRESHOLD_OFFSET, value); }
+
+static inline uint32_t pwm_t3_th_channel0_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_TH_CHANNEL0_OFFSET); }
+static inline void pwm_t3_th_channel0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_TH_CHANNEL0_OFFSET, value); }
+
+static inline uint32_t pwm_t3_th_channel1_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_TH_CHANNEL1_OFFSET); }
+static inline void pwm_t3_th_channel1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_TH_CHANNEL1_OFFSET, value); }
+
+static inline uint32_t pwm_t3_th_channel2_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_TH_CHANNEL2_OFFSET); }
+static inline void pwm_t3_th_channel2_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_TH_CHANNEL2_OFFSET, value); }
+
+static inline uint32_t pwm_t3_th_channel3_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_TH_CHANNEL3_OFFSET); }
+static inline void pwm_t3_th_channel3_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_TH_CHANNEL3_OFFSET, value); }
+
+static inline uint32_t pwm_t3_counter_get(uint32_t base) { return ARCHI_READ(base, PWM_T3_COUNTER_OFFSET); }
+static inline void pwm_t3_counter_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_T3_COUNTER_OFFSET, value); }
+
+static inline uint32_t pwm_event_cfg_get(uint32_t base) { return ARCHI_READ(base, PWM_EVENT_CFG_OFFSET); }
+static inline void pwm_event_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_EVENT_CFG_OFFSET, value); }
+
+static inline uint32_t pwm_cg_get(uint32_t base) { return ARCHI_READ(base, PWM_CG_OFFSET); }
+static inline void pwm_cg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, PWM_CG_OFFSET, value); }
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_constants.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_constants.h
new file mode 100644
index 0000000..7942869
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_constants.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_CONSTANTS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_CONSTANTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_groups.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_groups.h
new file mode 100644
index 0000000..072d56c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_groups.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_GROUPS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_GROUPS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_gvsoc.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_gvsoc.h
new file mode 100644
index 0000000..da2d7b2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_gvsoc.h
@@ -0,0 +1,385 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_GVSOC_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_GVSOC_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_pwm_t0_cmd : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, PWM_T0_CMD_START_BIT, PWM_T0_CMD_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(PWM_T0_CMD_START_BIT, PWM_T0_CMD_START_WIDTH); }
+  inline void stop_set(uint32_t value) { this->set_field(value, PWM_T0_CMD_STOP_BIT, PWM_T0_CMD_STOP_WIDTH); }
+  inline uint32_t stop_get() { return this->get_field(PWM_T0_CMD_STOP_BIT, PWM_T0_CMD_STOP_WIDTH); }
+  inline void update_set(uint32_t value) { this->set_field(value, PWM_T0_CMD_UPDATE_BIT, PWM_T0_CMD_UPDATE_WIDTH); }
+  inline uint32_t update_get() { return this->get_field(PWM_T0_CMD_UPDATE_BIT, PWM_T0_CMD_UPDATE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, PWM_T0_CMD_RESET_BIT, PWM_T0_CMD_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(PWM_T0_CMD_RESET_BIT, PWM_T0_CMD_RESET_WIDTH); }
+  inline void arm_set(uint32_t value) { this->set_field(value, PWM_T0_CMD_ARM_BIT, PWM_T0_CMD_ARM_WIDTH); }
+  inline uint32_t arm_get() { return this->get_field(PWM_T0_CMD_ARM_BIT, PWM_T0_CMD_ARM_WIDTH); }
+};
+
+class vp_pwm_t0_config : public vp::reg_32
+{
+public:
+  inline void insel_set(uint32_t value) { this->set_field(value, PWM_T0_CONFIG_INSEL_BIT, PWM_T0_CONFIG_INSEL_WIDTH); }
+  inline uint32_t insel_get() { return this->get_field(PWM_T0_CONFIG_INSEL_BIT, PWM_T0_CONFIG_INSEL_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T0_CONFIG_MODE_BIT, PWM_T0_CONFIG_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T0_CONFIG_MODE_BIT, PWM_T0_CONFIG_MODE_WIDTH); }
+  inline void clksel_set(uint32_t value) { this->set_field(value, PWM_T0_CONFIG_CLKSEL_BIT, PWM_T0_CONFIG_CLKSEL_WIDTH); }
+  inline uint32_t clksel_get() { return this->get_field(PWM_T0_CONFIG_CLKSEL_BIT, PWM_T0_CONFIG_CLKSEL_WIDTH); }
+  inline void updownsel_set(uint32_t value) { this->set_field(value, PWM_T0_CONFIG_UPDOWNSEL_BIT, PWM_T0_CONFIG_UPDOWNSEL_WIDTH); }
+  inline uint32_t updownsel_get() { return this->get_field(PWM_T0_CONFIG_UPDOWNSEL_BIT, PWM_T0_CONFIG_UPDOWNSEL_WIDTH); }
+  inline void presc_set(uint32_t value) { this->set_field(value, PWM_T0_CONFIG_PRESC_BIT, PWM_T0_CONFIG_PRESC_WIDTH); }
+  inline uint32_t presc_get() { return this->get_field(PWM_T0_CONFIG_PRESC_BIT, PWM_T0_CONFIG_PRESC_WIDTH); }
+};
+
+class vp_pwm_t0_threshold : public vp::reg_32
+{
+public:
+  inline void th_lo_set(uint32_t value) { this->set_field(value, PWM_T0_THRESHOLD_TH_LO_BIT, PWM_T0_THRESHOLD_TH_LO_WIDTH); }
+  inline uint32_t th_lo_get() { return this->get_field(PWM_T0_THRESHOLD_TH_LO_BIT, PWM_T0_THRESHOLD_TH_LO_WIDTH); }
+  inline void th_hi_set(uint32_t value) { this->set_field(value, PWM_T0_THRESHOLD_TH_HI_BIT, PWM_T0_THRESHOLD_TH_HI_WIDTH); }
+  inline uint32_t th_hi_get() { return this->get_field(PWM_T0_THRESHOLD_TH_HI_BIT, PWM_T0_THRESHOLD_TH_HI_WIDTH); }
+};
+
+class vp_pwm_t0_th_channel0 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL0_TH_BIT, PWM_T0_TH_CHANNEL0_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T0_TH_CHANNEL0_TH_BIT, PWM_T0_TH_CHANNEL0_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL0_MODE_BIT, PWM_T0_TH_CHANNEL0_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T0_TH_CHANNEL0_MODE_BIT, PWM_T0_TH_CHANNEL0_MODE_WIDTH); }
+};
+
+class vp_pwm_t0_th_channel1 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL1_TH_BIT, PWM_T0_TH_CHANNEL1_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T0_TH_CHANNEL1_TH_BIT, PWM_T0_TH_CHANNEL1_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL1_MODE_BIT, PWM_T0_TH_CHANNEL1_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T0_TH_CHANNEL1_MODE_BIT, PWM_T0_TH_CHANNEL1_MODE_WIDTH); }
+};
+
+class vp_pwm_t0_th_channel2 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL2_TH_BIT, PWM_T0_TH_CHANNEL2_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T0_TH_CHANNEL2_TH_BIT, PWM_T0_TH_CHANNEL2_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL2_MODE_BIT, PWM_T0_TH_CHANNEL2_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T0_TH_CHANNEL2_MODE_BIT, PWM_T0_TH_CHANNEL2_MODE_WIDTH); }
+};
+
+class vp_pwm_t0_th_channel3 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL3_TH_BIT, PWM_T0_TH_CHANNEL3_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T0_TH_CHANNEL3_TH_BIT, PWM_T0_TH_CHANNEL3_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T0_TH_CHANNEL3_MODE_BIT, PWM_T0_TH_CHANNEL3_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T0_TH_CHANNEL3_MODE_BIT, PWM_T0_TH_CHANNEL3_MODE_WIDTH); }
+};
+
+class vp_pwm_t0_counter : public vp::reg_32
+{
+public:
+};
+
+class vp_pwm_t1_cmd : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, PWM_T1_CMD_START_BIT, PWM_T1_CMD_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(PWM_T1_CMD_START_BIT, PWM_T1_CMD_START_WIDTH); }
+  inline void stop_set(uint32_t value) { this->set_field(value, PWM_T1_CMD_STOP_BIT, PWM_T1_CMD_STOP_WIDTH); }
+  inline uint32_t stop_get() { return this->get_field(PWM_T1_CMD_STOP_BIT, PWM_T1_CMD_STOP_WIDTH); }
+  inline void update_set(uint32_t value) { this->set_field(value, PWM_T1_CMD_UPDATE_BIT, PWM_T1_CMD_UPDATE_WIDTH); }
+  inline uint32_t update_get() { return this->get_field(PWM_T1_CMD_UPDATE_BIT, PWM_T1_CMD_UPDATE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, PWM_T1_CMD_RESET_BIT, PWM_T1_CMD_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(PWM_T1_CMD_RESET_BIT, PWM_T1_CMD_RESET_WIDTH); }
+  inline void arm_set(uint32_t value) { this->set_field(value, PWM_T1_CMD_ARM_BIT, PWM_T1_CMD_ARM_WIDTH); }
+  inline uint32_t arm_get() { return this->get_field(PWM_T1_CMD_ARM_BIT, PWM_T1_CMD_ARM_WIDTH); }
+};
+
+class vp_pwm_t1_config : public vp::reg_32
+{
+public:
+  inline void insel_set(uint32_t value) { this->set_field(value, PWM_T1_CONFIG_INSEL_BIT, PWM_T1_CONFIG_INSEL_WIDTH); }
+  inline uint32_t insel_get() { return this->get_field(PWM_T1_CONFIG_INSEL_BIT, PWM_T1_CONFIG_INSEL_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T1_CONFIG_MODE_BIT, PWM_T1_CONFIG_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T1_CONFIG_MODE_BIT, PWM_T1_CONFIG_MODE_WIDTH); }
+  inline void clksel_set(uint32_t value) { this->set_field(value, PWM_T1_CONFIG_CLKSEL_BIT, PWM_T1_CONFIG_CLKSEL_WIDTH); }
+  inline uint32_t clksel_get() { return this->get_field(PWM_T1_CONFIG_CLKSEL_BIT, PWM_T1_CONFIG_CLKSEL_WIDTH); }
+  inline void updownsel_set(uint32_t value) { this->set_field(value, PWM_T1_CONFIG_UPDOWNSEL_BIT, PWM_T1_CONFIG_UPDOWNSEL_WIDTH); }
+  inline uint32_t updownsel_get() { return this->get_field(PWM_T1_CONFIG_UPDOWNSEL_BIT, PWM_T1_CONFIG_UPDOWNSEL_WIDTH); }
+  inline void presc_set(uint32_t value) { this->set_field(value, PWM_T1_CONFIG_PRESC_BIT, PWM_T1_CONFIG_PRESC_WIDTH); }
+  inline uint32_t presc_get() { return this->get_field(PWM_T1_CONFIG_PRESC_BIT, PWM_T1_CONFIG_PRESC_WIDTH); }
+};
+
+class vp_pwm_t1_threshold : public vp::reg_32
+{
+public:
+  inline void th_lo_set(uint32_t value) { this->set_field(value, PWM_T1_THRESHOLD_TH_LO_BIT, PWM_T1_THRESHOLD_TH_LO_WIDTH); }
+  inline uint32_t th_lo_get() { return this->get_field(PWM_T1_THRESHOLD_TH_LO_BIT, PWM_T1_THRESHOLD_TH_LO_WIDTH); }
+  inline void th_hi_set(uint32_t value) { this->set_field(value, PWM_T1_THRESHOLD_TH_HI_BIT, PWM_T1_THRESHOLD_TH_HI_WIDTH); }
+  inline uint32_t th_hi_get() { return this->get_field(PWM_T1_THRESHOLD_TH_HI_BIT, PWM_T1_THRESHOLD_TH_HI_WIDTH); }
+};
+
+class vp_pwm_t1_th_channel0 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL0_TH_BIT, PWM_T1_TH_CHANNEL0_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T1_TH_CHANNEL0_TH_BIT, PWM_T1_TH_CHANNEL0_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL0_MODE_BIT, PWM_T1_TH_CHANNEL0_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T1_TH_CHANNEL0_MODE_BIT, PWM_T1_TH_CHANNEL0_MODE_WIDTH); }
+};
+
+class vp_pwm_t1_th_channel1 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL1_TH_BIT, PWM_T1_TH_CHANNEL1_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T1_TH_CHANNEL1_TH_BIT, PWM_T1_TH_CHANNEL1_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL1_MODE_BIT, PWM_T1_TH_CHANNEL1_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T1_TH_CHANNEL1_MODE_BIT, PWM_T1_TH_CHANNEL1_MODE_WIDTH); }
+};
+
+class vp_pwm_t1_th_channel2 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL2_TH_BIT, PWM_T1_TH_CHANNEL2_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T1_TH_CHANNEL2_TH_BIT, PWM_T1_TH_CHANNEL2_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL2_MODE_BIT, PWM_T1_TH_CHANNEL2_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T1_TH_CHANNEL2_MODE_BIT, PWM_T1_TH_CHANNEL2_MODE_WIDTH); }
+};
+
+class vp_pwm_t1_th_channel3 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL3_TH_BIT, PWM_T1_TH_CHANNEL3_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T1_TH_CHANNEL3_TH_BIT, PWM_T1_TH_CHANNEL3_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T1_TH_CHANNEL3_MODE_BIT, PWM_T1_TH_CHANNEL3_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T1_TH_CHANNEL3_MODE_BIT, PWM_T1_TH_CHANNEL3_MODE_WIDTH); }
+};
+
+class vp_pwm_t1_counter : public vp::reg_32
+{
+public:
+};
+
+class vp_pwm_t2_cmd : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, PWM_T2_CMD_START_BIT, PWM_T2_CMD_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(PWM_T2_CMD_START_BIT, PWM_T2_CMD_START_WIDTH); }
+  inline void stop_set(uint32_t value) { this->set_field(value, PWM_T2_CMD_STOP_BIT, PWM_T2_CMD_STOP_WIDTH); }
+  inline uint32_t stop_get() { return this->get_field(PWM_T2_CMD_STOP_BIT, PWM_T2_CMD_STOP_WIDTH); }
+  inline void update_set(uint32_t value) { this->set_field(value, PWM_T2_CMD_UPDATE_BIT, PWM_T2_CMD_UPDATE_WIDTH); }
+  inline uint32_t update_get() { return this->get_field(PWM_T2_CMD_UPDATE_BIT, PWM_T2_CMD_UPDATE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, PWM_T2_CMD_RESET_BIT, PWM_T2_CMD_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(PWM_T2_CMD_RESET_BIT, PWM_T2_CMD_RESET_WIDTH); }
+  inline void arm_set(uint32_t value) { this->set_field(value, PWM_T2_CMD_ARM_BIT, PWM_T2_CMD_ARM_WIDTH); }
+  inline uint32_t arm_get() { return this->get_field(PWM_T2_CMD_ARM_BIT, PWM_T2_CMD_ARM_WIDTH); }
+};
+
+class vp_pwm_t2_config : public vp::reg_32
+{
+public:
+  inline void insel_set(uint32_t value) { this->set_field(value, PWM_T2_CONFIG_INSEL_BIT, PWM_T2_CONFIG_INSEL_WIDTH); }
+  inline uint32_t insel_get() { return this->get_field(PWM_T2_CONFIG_INSEL_BIT, PWM_T2_CONFIG_INSEL_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T2_CONFIG_MODE_BIT, PWM_T2_CONFIG_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T2_CONFIG_MODE_BIT, PWM_T2_CONFIG_MODE_WIDTH); }
+  inline void clksel_set(uint32_t value) { this->set_field(value, PWM_T2_CONFIG_CLKSEL_BIT, PWM_T2_CONFIG_CLKSEL_WIDTH); }
+  inline uint32_t clksel_get() { return this->get_field(PWM_T2_CONFIG_CLKSEL_BIT, PWM_T2_CONFIG_CLKSEL_WIDTH); }
+  inline void updownsel_set(uint32_t value) { this->set_field(value, PWM_T2_CONFIG_UPDOWNSEL_BIT, PWM_T2_CONFIG_UPDOWNSEL_WIDTH); }
+  inline uint32_t updownsel_get() { return this->get_field(PWM_T2_CONFIG_UPDOWNSEL_BIT, PWM_T2_CONFIG_UPDOWNSEL_WIDTH); }
+  inline void presc_set(uint32_t value) { this->set_field(value, PWM_T2_CONFIG_PRESC_BIT, PWM_T2_CONFIG_PRESC_WIDTH); }
+  inline uint32_t presc_get() { return this->get_field(PWM_T2_CONFIG_PRESC_BIT, PWM_T2_CONFIG_PRESC_WIDTH); }
+};
+
+class vp_pwm_t2_threshold : public vp::reg_32
+{
+public:
+  inline void th_lo_set(uint32_t value) { this->set_field(value, PWM_T2_THRESHOLD_TH_LO_BIT, PWM_T2_THRESHOLD_TH_LO_WIDTH); }
+  inline uint32_t th_lo_get() { return this->get_field(PWM_T2_THRESHOLD_TH_LO_BIT, PWM_T2_THRESHOLD_TH_LO_WIDTH); }
+  inline void th_hi_set(uint32_t value) { this->set_field(value, PWM_T2_THRESHOLD_TH_HI_BIT, PWM_T2_THRESHOLD_TH_HI_WIDTH); }
+  inline uint32_t th_hi_get() { return this->get_field(PWM_T2_THRESHOLD_TH_HI_BIT, PWM_T2_THRESHOLD_TH_HI_WIDTH); }
+};
+
+class vp_pwm_t2_th_channel0 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL0_TH_BIT, PWM_T2_TH_CHANNEL0_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T2_TH_CHANNEL0_TH_BIT, PWM_T2_TH_CHANNEL0_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL0_MODE_BIT, PWM_T2_TH_CHANNEL0_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T2_TH_CHANNEL0_MODE_BIT, PWM_T2_TH_CHANNEL0_MODE_WIDTH); }
+};
+
+class vp_pwm_t2_th_channel1 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL1_TH_BIT, PWM_T2_TH_CHANNEL1_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T2_TH_CHANNEL1_TH_BIT, PWM_T2_TH_CHANNEL1_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL1_MODE_BIT, PWM_T2_TH_CHANNEL1_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T2_TH_CHANNEL1_MODE_BIT, PWM_T2_TH_CHANNEL1_MODE_WIDTH); }
+};
+
+class vp_pwm_t2_th_channel2 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL2_TH_BIT, PWM_T2_TH_CHANNEL2_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T2_TH_CHANNEL2_TH_BIT, PWM_T2_TH_CHANNEL2_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL2_MODE_BIT, PWM_T2_TH_CHANNEL2_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T2_TH_CHANNEL2_MODE_BIT, PWM_T2_TH_CHANNEL2_MODE_WIDTH); }
+};
+
+class vp_pwm_t2_th_channel3 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL3_TH_BIT, PWM_T2_TH_CHANNEL3_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T2_TH_CHANNEL3_TH_BIT, PWM_T2_TH_CHANNEL3_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T2_TH_CHANNEL3_MODE_BIT, PWM_T2_TH_CHANNEL3_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T2_TH_CHANNEL3_MODE_BIT, PWM_T2_TH_CHANNEL3_MODE_WIDTH); }
+};
+
+class vp_pwm_t2_counter : public vp::reg_32
+{
+public:
+};
+
+class vp_pwm_t3_cmd : public vp::reg_32
+{
+public:
+  inline void start_set(uint32_t value) { this->set_field(value, PWM_T3_CMD_START_BIT, PWM_T3_CMD_START_WIDTH); }
+  inline uint32_t start_get() { return this->get_field(PWM_T3_CMD_START_BIT, PWM_T3_CMD_START_WIDTH); }
+  inline void stop_set(uint32_t value) { this->set_field(value, PWM_T3_CMD_STOP_BIT, PWM_T3_CMD_STOP_WIDTH); }
+  inline uint32_t stop_get() { return this->get_field(PWM_T3_CMD_STOP_BIT, PWM_T3_CMD_STOP_WIDTH); }
+  inline void update_set(uint32_t value) { this->set_field(value, PWM_T3_CMD_UPDATE_BIT, PWM_T3_CMD_UPDATE_WIDTH); }
+  inline uint32_t update_get() { return this->get_field(PWM_T3_CMD_UPDATE_BIT, PWM_T3_CMD_UPDATE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, PWM_T3_CMD_RESET_BIT, PWM_T3_CMD_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(PWM_T3_CMD_RESET_BIT, PWM_T3_CMD_RESET_WIDTH); }
+  inline void arm_set(uint32_t value) { this->set_field(value, PWM_T3_CMD_ARM_BIT, PWM_T3_CMD_ARM_WIDTH); }
+  inline uint32_t arm_get() { return this->get_field(PWM_T3_CMD_ARM_BIT, PWM_T3_CMD_ARM_WIDTH); }
+};
+
+class vp_pwm_t3_config : public vp::reg_32
+{
+public:
+  inline void insel_set(uint32_t value) { this->set_field(value, PWM_T3_CONFIG_INSEL_BIT, PWM_T3_CONFIG_INSEL_WIDTH); }
+  inline uint32_t insel_get() { return this->get_field(PWM_T3_CONFIG_INSEL_BIT, PWM_T3_CONFIG_INSEL_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T3_CONFIG_MODE_BIT, PWM_T3_CONFIG_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T3_CONFIG_MODE_BIT, PWM_T3_CONFIG_MODE_WIDTH); }
+  inline void clksel_set(uint32_t value) { this->set_field(value, PWM_T3_CONFIG_CLKSEL_BIT, PWM_T3_CONFIG_CLKSEL_WIDTH); }
+  inline uint32_t clksel_get() { return this->get_field(PWM_T3_CONFIG_CLKSEL_BIT, PWM_T3_CONFIG_CLKSEL_WIDTH); }
+  inline void updownsel_set(uint32_t value) { this->set_field(value, PWM_T3_CONFIG_UPDOWNSEL_BIT, PWM_T3_CONFIG_UPDOWNSEL_WIDTH); }
+  inline uint32_t updownsel_get() { return this->get_field(PWM_T3_CONFIG_UPDOWNSEL_BIT, PWM_T3_CONFIG_UPDOWNSEL_WIDTH); }
+  inline void presc_set(uint32_t value) { this->set_field(value, PWM_T3_CONFIG_PRESC_BIT, PWM_T3_CONFIG_PRESC_WIDTH); }
+  inline uint32_t presc_get() { return this->get_field(PWM_T3_CONFIG_PRESC_BIT, PWM_T3_CONFIG_PRESC_WIDTH); }
+};
+
+class vp_pwm_t3_threshold : public vp::reg_32
+{
+public:
+  inline void th_lo_set(uint32_t value) { this->set_field(value, PWM_T3_THRESHOLD_TH_LO_BIT, PWM_T3_THRESHOLD_TH_LO_WIDTH); }
+  inline uint32_t th_lo_get() { return this->get_field(PWM_T3_THRESHOLD_TH_LO_BIT, PWM_T3_THRESHOLD_TH_LO_WIDTH); }
+  inline void th_hi_set(uint32_t value) { this->set_field(value, PWM_T3_THRESHOLD_TH_HI_BIT, PWM_T3_THRESHOLD_TH_HI_WIDTH); }
+  inline uint32_t th_hi_get() { return this->get_field(PWM_T3_THRESHOLD_TH_HI_BIT, PWM_T3_THRESHOLD_TH_HI_WIDTH); }
+};
+
+class vp_pwm_t3_th_channel0 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL0_TH_BIT, PWM_T3_TH_CHANNEL0_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T3_TH_CHANNEL0_TH_BIT, PWM_T3_TH_CHANNEL0_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL0_MODE_BIT, PWM_T3_TH_CHANNEL0_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T3_TH_CHANNEL0_MODE_BIT, PWM_T3_TH_CHANNEL0_MODE_WIDTH); }
+};
+
+class vp_pwm_t3_th_channel1 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL1_TH_BIT, PWM_T3_TH_CHANNEL1_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T3_TH_CHANNEL1_TH_BIT, PWM_T3_TH_CHANNEL1_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL1_MODE_BIT, PWM_T3_TH_CHANNEL1_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T3_TH_CHANNEL1_MODE_BIT, PWM_T3_TH_CHANNEL1_MODE_WIDTH); }
+};
+
+class vp_pwm_t3_th_channel2 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL2_TH_BIT, PWM_T3_TH_CHANNEL2_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T3_TH_CHANNEL2_TH_BIT, PWM_T3_TH_CHANNEL2_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL2_MODE_BIT, PWM_T3_TH_CHANNEL2_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T3_TH_CHANNEL2_MODE_BIT, PWM_T3_TH_CHANNEL2_MODE_WIDTH); }
+};
+
+class vp_pwm_t3_th_channel3 : public vp::reg_32
+{
+public:
+  inline void th_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL3_TH_BIT, PWM_T3_TH_CHANNEL3_TH_WIDTH); }
+  inline uint32_t th_get() { return this->get_field(PWM_T3_TH_CHANNEL3_TH_BIT, PWM_T3_TH_CHANNEL3_TH_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, PWM_T3_TH_CHANNEL3_MODE_BIT, PWM_T3_TH_CHANNEL3_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(PWM_T3_TH_CHANNEL3_MODE_BIT, PWM_T3_TH_CHANNEL3_MODE_WIDTH); }
+};
+
+class vp_pwm_t3_counter : public vp::reg_32
+{
+public:
+};
+
+class vp_pwm_event_cfg : public vp::reg_32
+{
+public:
+  inline void sel0_set(uint32_t value) { this->set_field(value, PWM_EVENT_CFG_SEL0_BIT, PWM_EVENT_CFG_SEL0_WIDTH); }
+  inline uint32_t sel0_get() { return this->get_field(PWM_EVENT_CFG_SEL0_BIT, PWM_EVENT_CFG_SEL0_WIDTH); }
+  inline void sel1_set(uint32_t value) { this->set_field(value, PWM_EVENT_CFG_SEL1_BIT, PWM_EVENT_CFG_SEL1_WIDTH); }
+  inline uint32_t sel1_get() { return this->get_field(PWM_EVENT_CFG_SEL1_BIT, PWM_EVENT_CFG_SEL1_WIDTH); }
+  inline void sel2_set(uint32_t value) { this->set_field(value, PWM_EVENT_CFG_SEL2_BIT, PWM_EVENT_CFG_SEL2_WIDTH); }
+  inline uint32_t sel2_get() { return this->get_field(PWM_EVENT_CFG_SEL2_BIT, PWM_EVENT_CFG_SEL2_WIDTH); }
+  inline void sel3_set(uint32_t value) { this->set_field(value, PWM_EVENT_CFG_SEL3_BIT, PWM_EVENT_CFG_SEL3_WIDTH); }
+  inline uint32_t sel3_get() { return this->get_field(PWM_EVENT_CFG_SEL3_BIT, PWM_EVENT_CFG_SEL3_WIDTH); }
+  inline void ena_set(uint32_t value) { this->set_field(value, PWM_EVENT_CFG_ENA_BIT, PWM_EVENT_CFG_ENA_WIDTH); }
+  inline uint32_t ena_get() { return this->get_field(PWM_EVENT_CFG_ENA_BIT, PWM_EVENT_CFG_ENA_WIDTH); }
+};
+
+class vp_pwm_cg : public vp::reg_32
+{
+public:
+  inline void ena_set(uint32_t value) { this->set_field(value, PWM_CG_ENA_BIT, PWM_CG_ENA_WIDTH); }
+  inline uint32_t ena_get() { return this->get_field(PWM_CG_ENA_BIT, PWM_CG_ENA_WIDTH); }
+};
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_macros.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_macros.h
new file mode 100644
index 0000000..2602cab
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_macros.h
@@ -0,0 +1,473 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_MACROS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_MACROS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#define PWM_T0_CMD_START_GET(value)                        (ARCHI_BEXTRACTU((value),1,0))
+#define PWM_T0_CMD_START_GETS(value)                       (ARCHI_BEXTRACT((value),1,0))
+#define PWM_T0_CMD_START_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,0))
+#define PWM_T0_CMD_START(val)                              ((val) << 0)
+
+#define PWM_T0_CMD_STOP_GET(value)                         (ARCHI_BEXTRACTU((value),1,1))
+#define PWM_T0_CMD_STOP_GETS(value)                        (ARCHI_BEXTRACT((value),1,1))
+#define PWM_T0_CMD_STOP_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,1))
+#define PWM_T0_CMD_STOP(val)                               ((val) << 1)
+
+#define PWM_T0_CMD_UPDATE_GET(value)                       (ARCHI_BEXTRACTU((value),1,2))
+#define PWM_T0_CMD_UPDATE_GETS(value)                      (ARCHI_BEXTRACT((value),1,2))
+#define PWM_T0_CMD_UPDATE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,2))
+#define PWM_T0_CMD_UPDATE(val)                             ((val) << 2)
+
+#define PWM_T0_CMD_RESET_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define PWM_T0_CMD_RESET_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define PWM_T0_CMD_RESET_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define PWM_T0_CMD_RESET(val)                              ((val) << 3)
+
+#define PWM_T0_CMD_ARM_GET(value)                          (ARCHI_BEXTRACTU((value),1,4))
+#define PWM_T0_CMD_ARM_GETS(value)                         (ARCHI_BEXTRACT((value),1,4))
+#define PWM_T0_CMD_ARM_SET(value,field)                    (ARCHI_BINSERT((value),(field),1,4))
+#define PWM_T0_CMD_ARM(val)                                ((val) << 4)
+
+#define PWM_T0_CONFIG_INSEL_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define PWM_T0_CONFIG_INSEL_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define PWM_T0_CONFIG_INSEL_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define PWM_T0_CONFIG_INSEL(val)                           ((val) << 0)
+
+#define PWM_T0_CONFIG_MODE_GET(value)                      (ARCHI_BEXTRACTU((value),3,8))
+#define PWM_T0_CONFIG_MODE_GETS(value)                     (ARCHI_BEXTRACT((value),3,8))
+#define PWM_T0_CONFIG_MODE_SET(value,field)                (ARCHI_BINSERT((value),(field),3,8))
+#define PWM_T0_CONFIG_MODE(val)                            ((val) << 8)
+
+#define PWM_T0_CONFIG_CLKSEL_GET(value)                    (ARCHI_BEXTRACTU((value),1,11))
+#define PWM_T0_CONFIG_CLKSEL_GETS(value)                   (ARCHI_BEXTRACT((value),1,11))
+#define PWM_T0_CONFIG_CLKSEL_SET(value,field)              (ARCHI_BINSERT((value),(field),1,11))
+#define PWM_T0_CONFIG_CLKSEL(val)                          ((val) << 11)
+
+#define PWM_T0_CONFIG_UPDOWNSEL_GET(value)                 (ARCHI_BEXTRACTU((value),1,12))
+#define PWM_T0_CONFIG_UPDOWNSEL_GETS(value)                (ARCHI_BEXTRACT((value),1,12))
+#define PWM_T0_CONFIG_UPDOWNSEL_SET(value,field)           (ARCHI_BINSERT((value),(field),1,12))
+#define PWM_T0_CONFIG_UPDOWNSEL(val)                       ((val) << 12)
+
+#define PWM_T0_CONFIG_PRESC_GET(value)                     (ARCHI_BEXTRACTU((value),8,16))
+#define PWM_T0_CONFIG_PRESC_GETS(value)                    (ARCHI_BEXTRACT((value),8,16))
+#define PWM_T0_CONFIG_PRESC_SET(value,field)               (ARCHI_BINSERT((value),(field),8,16))
+#define PWM_T0_CONFIG_PRESC(val)                           ((val) << 16)
+
+#define PWM_T0_THRESHOLD_TH_LO_GET(value)                  (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T0_THRESHOLD_TH_LO_GETS(value)                 (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T0_THRESHOLD_TH_LO_SET(value,field)            (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T0_THRESHOLD_TH_LO(val)                        ((val) << 0)
+
+#define PWM_T0_THRESHOLD_TH_HI_GET(value)                  (ARCHI_BEXTRACTU((value),16,16))
+#define PWM_T0_THRESHOLD_TH_HI_GETS(value)                 (ARCHI_BEXTRACT((value),16,16))
+#define PWM_T0_THRESHOLD_TH_HI_SET(value,field)            (ARCHI_BINSERT((value),(field),16,16))
+#define PWM_T0_THRESHOLD_TH_HI(val)                        ((val) << 16)
+
+#define PWM_T0_TH_CHANNEL0_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T0_TH_CHANNEL0_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T0_TH_CHANNEL0_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T0_TH_CHANNEL0_TH(val)                         ((val) << 0)
+
+#define PWM_T0_TH_CHANNEL0_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T0_TH_CHANNEL0_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T0_TH_CHANNEL0_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T0_TH_CHANNEL0_MODE(val)                       ((val) << 16)
+
+#define PWM_T0_TH_CHANNEL1_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T0_TH_CHANNEL1_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T0_TH_CHANNEL1_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T0_TH_CHANNEL1_TH(val)                         ((val) << 0)
+
+#define PWM_T0_TH_CHANNEL1_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T0_TH_CHANNEL1_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T0_TH_CHANNEL1_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T0_TH_CHANNEL1_MODE(val)                       ((val) << 16)
+
+#define PWM_T0_TH_CHANNEL2_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T0_TH_CHANNEL2_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T0_TH_CHANNEL2_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T0_TH_CHANNEL2_TH(val)                         ((val) << 0)
+
+#define PWM_T0_TH_CHANNEL2_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T0_TH_CHANNEL2_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T0_TH_CHANNEL2_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T0_TH_CHANNEL2_MODE(val)                       ((val) << 16)
+
+#define PWM_T0_TH_CHANNEL3_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T0_TH_CHANNEL3_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T0_TH_CHANNEL3_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T0_TH_CHANNEL3_TH(val)                         ((val) << 0)
+
+#define PWM_T0_TH_CHANNEL3_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T0_TH_CHANNEL3_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T0_TH_CHANNEL3_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T0_TH_CHANNEL3_MODE(val)                       ((val) << 16)
+
+#define PWM_T1_CMD_START_GET(value)                        (ARCHI_BEXTRACTU((value),1,0))
+#define PWM_T1_CMD_START_GETS(value)                       (ARCHI_BEXTRACT((value),1,0))
+#define PWM_T1_CMD_START_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,0))
+#define PWM_T1_CMD_START(val)                              ((val) << 0)
+
+#define PWM_T1_CMD_STOP_GET(value)                         (ARCHI_BEXTRACTU((value),1,1))
+#define PWM_T1_CMD_STOP_GETS(value)                        (ARCHI_BEXTRACT((value),1,1))
+#define PWM_T1_CMD_STOP_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,1))
+#define PWM_T1_CMD_STOP(val)                               ((val) << 1)
+
+#define PWM_T1_CMD_UPDATE_GET(value)                       (ARCHI_BEXTRACTU((value),1,2))
+#define PWM_T1_CMD_UPDATE_GETS(value)                      (ARCHI_BEXTRACT((value),1,2))
+#define PWM_T1_CMD_UPDATE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,2))
+#define PWM_T1_CMD_UPDATE(val)                             ((val) << 2)
+
+#define PWM_T1_CMD_RESET_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define PWM_T1_CMD_RESET_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define PWM_T1_CMD_RESET_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define PWM_T1_CMD_RESET(val)                              ((val) << 3)
+
+#define PWM_T1_CMD_ARM_GET(value)                          (ARCHI_BEXTRACTU((value),1,4))
+#define PWM_T1_CMD_ARM_GETS(value)                         (ARCHI_BEXTRACT((value),1,4))
+#define PWM_T1_CMD_ARM_SET(value,field)                    (ARCHI_BINSERT((value),(field),1,4))
+#define PWM_T1_CMD_ARM(val)                                ((val) << 4)
+
+#define PWM_T1_CONFIG_INSEL_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define PWM_T1_CONFIG_INSEL_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define PWM_T1_CONFIG_INSEL_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define PWM_T1_CONFIG_INSEL(val)                           ((val) << 0)
+
+#define PWM_T1_CONFIG_MODE_GET(value)                      (ARCHI_BEXTRACTU((value),3,8))
+#define PWM_T1_CONFIG_MODE_GETS(value)                     (ARCHI_BEXTRACT((value),3,8))
+#define PWM_T1_CONFIG_MODE_SET(value,field)                (ARCHI_BINSERT((value),(field),3,8))
+#define PWM_T1_CONFIG_MODE(val)                            ((val) << 8)
+
+#define PWM_T1_CONFIG_CLKSEL_GET(value)                    (ARCHI_BEXTRACTU((value),1,11))
+#define PWM_T1_CONFIG_CLKSEL_GETS(value)                   (ARCHI_BEXTRACT((value),1,11))
+#define PWM_T1_CONFIG_CLKSEL_SET(value,field)              (ARCHI_BINSERT((value),(field),1,11))
+#define PWM_T1_CONFIG_CLKSEL(val)                          ((val) << 11)
+
+#define PWM_T1_CONFIG_UPDOWNSEL_GET(value)                 (ARCHI_BEXTRACTU((value),1,12))
+#define PWM_T1_CONFIG_UPDOWNSEL_GETS(value)                (ARCHI_BEXTRACT((value),1,12))
+#define PWM_T1_CONFIG_UPDOWNSEL_SET(value,field)           (ARCHI_BINSERT((value),(field),1,12))
+#define PWM_T1_CONFIG_UPDOWNSEL(val)                       ((val) << 12)
+
+#define PWM_T1_CONFIG_PRESC_GET(value)                     (ARCHI_BEXTRACTU((value),8,16))
+#define PWM_T1_CONFIG_PRESC_GETS(value)                    (ARCHI_BEXTRACT((value),8,16))
+#define PWM_T1_CONFIG_PRESC_SET(value,field)               (ARCHI_BINSERT((value),(field),8,16))
+#define PWM_T1_CONFIG_PRESC(val)                           ((val) << 16)
+
+#define PWM_T1_THRESHOLD_TH_LO_GET(value)                  (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T1_THRESHOLD_TH_LO_GETS(value)                 (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T1_THRESHOLD_TH_LO_SET(value,field)            (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T1_THRESHOLD_TH_LO(val)                        ((val) << 0)
+
+#define PWM_T1_THRESHOLD_TH_HI_GET(value)                  (ARCHI_BEXTRACTU((value),16,16))
+#define PWM_T1_THRESHOLD_TH_HI_GETS(value)                 (ARCHI_BEXTRACT((value),16,16))
+#define PWM_T1_THRESHOLD_TH_HI_SET(value,field)            (ARCHI_BINSERT((value),(field),16,16))
+#define PWM_T1_THRESHOLD_TH_HI(val)                        ((val) << 16)
+
+#define PWM_T1_TH_CHANNEL0_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T1_TH_CHANNEL0_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T1_TH_CHANNEL0_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T1_TH_CHANNEL0_TH(val)                         ((val) << 0)
+
+#define PWM_T1_TH_CHANNEL0_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T1_TH_CHANNEL0_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T1_TH_CHANNEL0_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T1_TH_CHANNEL0_MODE(val)                       ((val) << 16)
+
+#define PWM_T1_TH_CHANNEL1_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T1_TH_CHANNEL1_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T1_TH_CHANNEL1_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T1_TH_CHANNEL1_TH(val)                         ((val) << 0)
+
+#define PWM_T1_TH_CHANNEL1_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T1_TH_CHANNEL1_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T1_TH_CHANNEL1_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T1_TH_CHANNEL1_MODE(val)                       ((val) << 16)
+
+#define PWM_T1_TH_CHANNEL2_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T1_TH_CHANNEL2_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T1_TH_CHANNEL2_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T1_TH_CHANNEL2_TH(val)                         ((val) << 0)
+
+#define PWM_T1_TH_CHANNEL2_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T1_TH_CHANNEL2_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T1_TH_CHANNEL2_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T1_TH_CHANNEL2_MODE(val)                       ((val) << 16)
+
+#define PWM_T1_TH_CHANNEL3_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T1_TH_CHANNEL3_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T1_TH_CHANNEL3_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T1_TH_CHANNEL3_TH(val)                         ((val) << 0)
+
+#define PWM_T1_TH_CHANNEL3_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T1_TH_CHANNEL3_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T1_TH_CHANNEL3_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T1_TH_CHANNEL3_MODE(val)                       ((val) << 16)
+
+#define PWM_T2_CMD_START_GET(value)                        (ARCHI_BEXTRACTU((value),1,0))
+#define PWM_T2_CMD_START_GETS(value)                       (ARCHI_BEXTRACT((value),1,0))
+#define PWM_T2_CMD_START_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,0))
+#define PWM_T2_CMD_START(val)                              ((val) << 0)
+
+#define PWM_T2_CMD_STOP_GET(value)                         (ARCHI_BEXTRACTU((value),1,1))
+#define PWM_T2_CMD_STOP_GETS(value)                        (ARCHI_BEXTRACT((value),1,1))
+#define PWM_T2_CMD_STOP_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,1))
+#define PWM_T2_CMD_STOP(val)                               ((val) << 1)
+
+#define PWM_T2_CMD_UPDATE_GET(value)                       (ARCHI_BEXTRACTU((value),1,2))
+#define PWM_T2_CMD_UPDATE_GETS(value)                      (ARCHI_BEXTRACT((value),1,2))
+#define PWM_T2_CMD_UPDATE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,2))
+#define PWM_T2_CMD_UPDATE(val)                             ((val) << 2)
+
+#define PWM_T2_CMD_RESET_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define PWM_T2_CMD_RESET_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define PWM_T2_CMD_RESET_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define PWM_T2_CMD_RESET(val)                              ((val) << 3)
+
+#define PWM_T2_CMD_ARM_GET(value)                          (ARCHI_BEXTRACTU((value),1,4))
+#define PWM_T2_CMD_ARM_GETS(value)                         (ARCHI_BEXTRACT((value),1,4))
+#define PWM_T2_CMD_ARM_SET(value,field)                    (ARCHI_BINSERT((value),(field),1,4))
+#define PWM_T2_CMD_ARM(val)                                ((val) << 4)
+
+#define PWM_T2_CONFIG_INSEL_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define PWM_T2_CONFIG_INSEL_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define PWM_T2_CONFIG_INSEL_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define PWM_T2_CONFIG_INSEL(val)                           ((val) << 0)
+
+#define PWM_T2_CONFIG_MODE_GET(value)                      (ARCHI_BEXTRACTU((value),3,8))
+#define PWM_T2_CONFIG_MODE_GETS(value)                     (ARCHI_BEXTRACT((value),3,8))
+#define PWM_T2_CONFIG_MODE_SET(value,field)                (ARCHI_BINSERT((value),(field),3,8))
+#define PWM_T2_CONFIG_MODE(val)                            ((val) << 8)
+
+#define PWM_T2_CONFIG_CLKSEL_GET(value)                    (ARCHI_BEXTRACTU((value),1,11))
+#define PWM_T2_CONFIG_CLKSEL_GETS(value)                   (ARCHI_BEXTRACT((value),1,11))
+#define PWM_T2_CONFIG_CLKSEL_SET(value,field)              (ARCHI_BINSERT((value),(field),1,11))
+#define PWM_T2_CONFIG_CLKSEL(val)                          ((val) << 11)
+
+#define PWM_T2_CONFIG_UPDOWNSEL_GET(value)                 (ARCHI_BEXTRACTU((value),1,12))
+#define PWM_T2_CONFIG_UPDOWNSEL_GETS(value)                (ARCHI_BEXTRACT((value),1,12))
+#define PWM_T2_CONFIG_UPDOWNSEL_SET(value,field)           (ARCHI_BINSERT((value),(field),1,12))
+#define PWM_T2_CONFIG_UPDOWNSEL(val)                       ((val) << 12)
+
+#define PWM_T2_CONFIG_PRESC_GET(value)                     (ARCHI_BEXTRACTU((value),8,16))
+#define PWM_T2_CONFIG_PRESC_GETS(value)                    (ARCHI_BEXTRACT((value),8,16))
+#define PWM_T2_CONFIG_PRESC_SET(value,field)               (ARCHI_BINSERT((value),(field),8,16))
+#define PWM_T2_CONFIG_PRESC(val)                           ((val) << 16)
+
+#define PWM_T2_THRESHOLD_TH_LO_GET(value)                  (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T2_THRESHOLD_TH_LO_GETS(value)                 (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T2_THRESHOLD_TH_LO_SET(value,field)            (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T2_THRESHOLD_TH_LO(val)                        ((val) << 0)
+
+#define PWM_T2_THRESHOLD_TH_HI_GET(value)                  (ARCHI_BEXTRACTU((value),16,16))
+#define PWM_T2_THRESHOLD_TH_HI_GETS(value)                 (ARCHI_BEXTRACT((value),16,16))
+#define PWM_T2_THRESHOLD_TH_HI_SET(value,field)            (ARCHI_BINSERT((value),(field),16,16))
+#define PWM_T2_THRESHOLD_TH_HI(val)                        ((val) << 16)
+
+#define PWM_T2_TH_CHANNEL0_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T2_TH_CHANNEL0_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T2_TH_CHANNEL0_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T2_TH_CHANNEL0_TH(val)                         ((val) << 0)
+
+#define PWM_T2_TH_CHANNEL0_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T2_TH_CHANNEL0_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T2_TH_CHANNEL0_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T2_TH_CHANNEL0_MODE(val)                       ((val) << 16)
+
+#define PWM_T2_TH_CHANNEL1_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T2_TH_CHANNEL1_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T2_TH_CHANNEL1_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T2_TH_CHANNEL1_TH(val)                         ((val) << 0)
+
+#define PWM_T2_TH_CHANNEL1_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T2_TH_CHANNEL1_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T2_TH_CHANNEL1_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T2_TH_CHANNEL1_MODE(val)                       ((val) << 16)
+
+#define PWM_T2_TH_CHANNEL2_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T2_TH_CHANNEL2_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T2_TH_CHANNEL2_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T2_TH_CHANNEL2_TH(val)                         ((val) << 0)
+
+#define PWM_T2_TH_CHANNEL2_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T2_TH_CHANNEL2_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T2_TH_CHANNEL2_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T2_TH_CHANNEL2_MODE(val)                       ((val) << 16)
+
+#define PWM_T2_TH_CHANNEL3_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T2_TH_CHANNEL3_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T2_TH_CHANNEL3_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T2_TH_CHANNEL3_TH(val)                         ((val) << 0)
+
+#define PWM_T2_TH_CHANNEL3_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T2_TH_CHANNEL3_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T2_TH_CHANNEL3_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T2_TH_CHANNEL3_MODE(val)                       ((val) << 16)
+
+#define PWM_T3_CMD_START_GET(value)                        (ARCHI_BEXTRACTU((value),1,0))
+#define PWM_T3_CMD_START_GETS(value)                       (ARCHI_BEXTRACT((value),1,0))
+#define PWM_T3_CMD_START_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,0))
+#define PWM_T3_CMD_START(val)                              ((val) << 0)
+
+#define PWM_T3_CMD_STOP_GET(value)                         (ARCHI_BEXTRACTU((value),1,1))
+#define PWM_T3_CMD_STOP_GETS(value)                        (ARCHI_BEXTRACT((value),1,1))
+#define PWM_T3_CMD_STOP_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,1))
+#define PWM_T3_CMD_STOP(val)                               ((val) << 1)
+
+#define PWM_T3_CMD_UPDATE_GET(value)                       (ARCHI_BEXTRACTU((value),1,2))
+#define PWM_T3_CMD_UPDATE_GETS(value)                      (ARCHI_BEXTRACT((value),1,2))
+#define PWM_T3_CMD_UPDATE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,2))
+#define PWM_T3_CMD_UPDATE(val)                             ((val) << 2)
+
+#define PWM_T3_CMD_RESET_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define PWM_T3_CMD_RESET_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define PWM_T3_CMD_RESET_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define PWM_T3_CMD_RESET(val)                              ((val) << 3)
+
+#define PWM_T3_CMD_ARM_GET(value)                          (ARCHI_BEXTRACTU((value),1,4))
+#define PWM_T3_CMD_ARM_GETS(value)                         (ARCHI_BEXTRACT((value),1,4))
+#define PWM_T3_CMD_ARM_SET(value,field)                    (ARCHI_BINSERT((value),(field),1,4))
+#define PWM_T3_CMD_ARM(val)                                ((val) << 4)
+
+#define PWM_T3_CONFIG_INSEL_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define PWM_T3_CONFIG_INSEL_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define PWM_T3_CONFIG_INSEL_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define PWM_T3_CONFIG_INSEL(val)                           ((val) << 0)
+
+#define PWM_T3_CONFIG_MODE_GET(value)                      (ARCHI_BEXTRACTU((value),3,8))
+#define PWM_T3_CONFIG_MODE_GETS(value)                     (ARCHI_BEXTRACT((value),3,8))
+#define PWM_T3_CONFIG_MODE_SET(value,field)                (ARCHI_BINSERT((value),(field),3,8))
+#define PWM_T3_CONFIG_MODE(val)                            ((val) << 8)
+
+#define PWM_T3_CONFIG_CLKSEL_GET(value)                    (ARCHI_BEXTRACTU((value),1,11))
+#define PWM_T3_CONFIG_CLKSEL_GETS(value)                   (ARCHI_BEXTRACT((value),1,11))
+#define PWM_T3_CONFIG_CLKSEL_SET(value,field)              (ARCHI_BINSERT((value),(field),1,11))
+#define PWM_T3_CONFIG_CLKSEL(val)                          ((val) << 11)
+
+#define PWM_T3_CONFIG_UPDOWNSEL_GET(value)                 (ARCHI_BEXTRACTU((value),1,12))
+#define PWM_T3_CONFIG_UPDOWNSEL_GETS(value)                (ARCHI_BEXTRACT((value),1,12))
+#define PWM_T3_CONFIG_UPDOWNSEL_SET(value,field)           (ARCHI_BINSERT((value),(field),1,12))
+#define PWM_T3_CONFIG_UPDOWNSEL(val)                       ((val) << 12)
+
+#define PWM_T3_CONFIG_PRESC_GET(value)                     (ARCHI_BEXTRACTU((value),8,16))
+#define PWM_T3_CONFIG_PRESC_GETS(value)                    (ARCHI_BEXTRACT((value),8,16))
+#define PWM_T3_CONFIG_PRESC_SET(value,field)               (ARCHI_BINSERT((value),(field),8,16))
+#define PWM_T3_CONFIG_PRESC(val)                           ((val) << 16)
+
+#define PWM_T3_THRESHOLD_TH_LO_GET(value)                  (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T3_THRESHOLD_TH_LO_GETS(value)                 (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T3_THRESHOLD_TH_LO_SET(value,field)            (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T3_THRESHOLD_TH_LO(val)                        ((val) << 0)
+
+#define PWM_T3_THRESHOLD_TH_HI_GET(value)                  (ARCHI_BEXTRACTU((value),16,16))
+#define PWM_T3_THRESHOLD_TH_HI_GETS(value)                 (ARCHI_BEXTRACT((value),16,16))
+#define PWM_T3_THRESHOLD_TH_HI_SET(value,field)            (ARCHI_BINSERT((value),(field),16,16))
+#define PWM_T3_THRESHOLD_TH_HI(val)                        ((val) << 16)
+
+#define PWM_T3_TH_CHANNEL0_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T3_TH_CHANNEL0_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T3_TH_CHANNEL0_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T3_TH_CHANNEL0_TH(val)                         ((val) << 0)
+
+#define PWM_T3_TH_CHANNEL0_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T3_TH_CHANNEL0_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T3_TH_CHANNEL0_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T3_TH_CHANNEL0_MODE(val)                       ((val) << 16)
+
+#define PWM_T3_TH_CHANNEL1_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T3_TH_CHANNEL1_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T3_TH_CHANNEL1_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T3_TH_CHANNEL1_TH(val)                         ((val) << 0)
+
+#define PWM_T3_TH_CHANNEL1_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T3_TH_CHANNEL1_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T3_TH_CHANNEL1_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T3_TH_CHANNEL1_MODE(val)                       ((val) << 16)
+
+#define PWM_T3_TH_CHANNEL2_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T3_TH_CHANNEL2_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T3_TH_CHANNEL2_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T3_TH_CHANNEL2_TH(val)                         ((val) << 0)
+
+#define PWM_T3_TH_CHANNEL2_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T3_TH_CHANNEL2_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T3_TH_CHANNEL2_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T3_TH_CHANNEL2_MODE(val)                       ((val) << 16)
+
+#define PWM_T3_TH_CHANNEL3_TH_GET(value)                   (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_T3_TH_CHANNEL3_TH_GETS(value)                  (ARCHI_BEXTRACT((value),16,0))
+#define PWM_T3_TH_CHANNEL3_TH_SET(value,field)             (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_T3_TH_CHANNEL3_TH(val)                         ((val) << 0)
+
+#define PWM_T3_TH_CHANNEL3_MODE_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define PWM_T3_TH_CHANNEL3_MODE_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define PWM_T3_TH_CHANNEL3_MODE_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define PWM_T3_TH_CHANNEL3_MODE(val)                       ((val) << 16)
+
+#define PWM_EVENT_CFG_SEL0_GET(value)                      (ARCHI_BEXTRACTU((value),4,0))
+#define PWM_EVENT_CFG_SEL0_GETS(value)                     (ARCHI_BEXTRACT((value),4,0))
+#define PWM_EVENT_CFG_SEL0_SET(value,field)                (ARCHI_BINSERT((value),(field),4,0))
+#define PWM_EVENT_CFG_SEL0(val)                            ((val) << 0)
+
+#define PWM_EVENT_CFG_SEL1_GET(value)                      (ARCHI_BEXTRACTU((value),4,4))
+#define PWM_EVENT_CFG_SEL1_GETS(value)                     (ARCHI_BEXTRACT((value),4,4))
+#define PWM_EVENT_CFG_SEL1_SET(value,field)                (ARCHI_BINSERT((value),(field),4,4))
+#define PWM_EVENT_CFG_SEL1(val)                            ((val) << 4)
+
+#define PWM_EVENT_CFG_SEL2_GET(value)                      (ARCHI_BEXTRACTU((value),4,8))
+#define PWM_EVENT_CFG_SEL2_GETS(value)                     (ARCHI_BEXTRACT((value),4,8))
+#define PWM_EVENT_CFG_SEL2_SET(value,field)                (ARCHI_BINSERT((value),(field),4,8))
+#define PWM_EVENT_CFG_SEL2(val)                            ((val) << 8)
+
+#define PWM_EVENT_CFG_SEL3_GET(value)                      (ARCHI_BEXTRACTU((value),4,12))
+#define PWM_EVENT_CFG_SEL3_GETS(value)                     (ARCHI_BEXTRACT((value),4,12))
+#define PWM_EVENT_CFG_SEL3_SET(value,field)                (ARCHI_BINSERT((value),(field),4,12))
+#define PWM_EVENT_CFG_SEL3(val)                            ((val) << 12)
+
+#define PWM_EVENT_CFG_ENA_GET(value)                       (ARCHI_BEXTRACTU((value),4,16))
+#define PWM_EVENT_CFG_ENA_GETS(value)                      (ARCHI_BEXTRACT((value),4,16))
+#define PWM_EVENT_CFG_ENA_SET(value,field)                 (ARCHI_BINSERT((value),(field),4,16))
+#define PWM_EVENT_CFG_ENA(val)                             ((val) << 16)
+
+#define PWM_CG_ENA_GET(value)                              (ARCHI_BEXTRACTU((value),16,0))
+#define PWM_CG_ENA_GETS(value)                             (ARCHI_BEXTRACT((value),16,0))
+#define PWM_CG_ENA_SET(value,field)                        (ARCHI_BINSERT((value),(field),16,0))
+#define PWM_CG_ENA(val)                                    ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regfields.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regfields.h
new file mode 100644
index 0000000..a0abc45
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regfields.h
@@ -0,0 +1,469 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGFIELDS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGFIELDS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// ADV_TIMER0 start command bitfield. (access: R/W)
+#define PWM_T0_CMD_START_BIT                                         0
+#define PWM_T0_CMD_START_WIDTH                                       1
+#define PWM_T0_CMD_START_MASK                                        0x1
+
+// ADV_TIMER0 stop command bitfield. (access: R/W)
+#define PWM_T0_CMD_STOP_BIT                                          1
+#define PWM_T0_CMD_STOP_WIDTH                                        1
+#define PWM_T0_CMD_STOP_MASK                                         0x2
+
+// ADV_TIMER0 update command bitfield. (access: R/W)
+#define PWM_T0_CMD_UPDATE_BIT                                        2
+#define PWM_T0_CMD_UPDATE_WIDTH                                      1
+#define PWM_T0_CMD_UPDATE_MASK                                       0x4
+
+// ADV_TIMER0 reset command bitfield. (access: R/W)
+#define PWM_T0_CMD_RESET_BIT                                         3
+#define PWM_T0_CMD_RESET_WIDTH                                       1
+#define PWM_T0_CMD_RESET_MASK                                        0x8
+
+// ADV_TIMER0 arm command bitfield. (access: R/W)
+#define PWM_T0_CMD_ARM_BIT                                           4
+#define PWM_T0_CMD_ARM_WIDTH                                         1
+#define PWM_T0_CMD_ARM_MASK                                          0x10
+
+// ADV_TIMER0 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3 (access: R/W)
+#define PWM_T0_CONFIG_INSEL_BIT                                      0
+#define PWM_T0_CONFIG_INSEL_WIDTH                                    8
+#define PWM_T0_CONFIG_INSEL_MASK                                     0xff
+
+// ADV_TIMER0 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed (access: R/W)
+#define PWM_T0_CONFIG_MODE_BIT                                       8
+#define PWM_T0_CONFIG_MODE_WIDTH                                     3
+#define PWM_T0_CONFIG_MODE_MASK                                      0x700
+
+// ADV_TIMER0 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz (access: R/W)
+#define PWM_T0_CONFIG_CLKSEL_BIT                                     11
+#define PWM_T0_CONFIG_CLKSEL_WIDTH                                   1
+#define PWM_T0_CONFIG_CLKSEL_MASK                                    0x800
+
+// ADV_TIMER0 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold. (access: R/W)
+#define PWM_T0_CONFIG_UPDOWNSEL_BIT                                  12
+#define PWM_T0_CONFIG_UPDOWNSEL_WIDTH                                1
+#define PWM_T0_CONFIG_UPDOWNSEL_MASK                                 0x1000
+
+// ADV_TIMER0 prescaler value configuration bitfield. (access: R/W)
+#define PWM_T0_CONFIG_PRESC_BIT                                      16
+#define PWM_T0_CONFIG_PRESC_WIDTH                                    8
+#define PWM_T0_CONFIG_PRESC_MASK                                     0xff0000
+
+// ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value. (access: R/W)
+#define PWM_T0_THRESHOLD_TH_LO_BIT                                   0
+#define PWM_T0_THRESHOLD_TH_LO_WIDTH                                 16
+#define PWM_T0_THRESHOLD_TH_LO_MASK                                  0xffff
+
+// ADV_TIMER0 threshold high part configuration bitfield. It defines end counter value. (access: R/W)
+#define PWM_T0_THRESHOLD_TH_HI_BIT                                   16
+#define PWM_T0_THRESHOLD_TH_HI_WIDTH                                 16
+#define PWM_T0_THRESHOLD_TH_HI_MASK                                  0xffff0000
+
+// ADV_TIMER0 channel 0 threshold configuration bitfield. (access: R/W)
+#define PWM_T0_TH_CHANNEL0_TH_BIT                                    0
+#define PWM_T0_TH_CHANNEL0_TH_WIDTH                                  16
+#define PWM_T0_TH_CHANNEL0_TH_MASK                                   0xffff
+
+// ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T0_TH_CHANNEL0_MODE_BIT                                  16
+#define PWM_T0_TH_CHANNEL0_MODE_WIDTH                                3
+#define PWM_T0_TH_CHANNEL0_MODE_MASK                                 0x70000
+
+// ADV_TIMER0 channel 1 threshold configuration bitfield. (access: R/W)
+#define PWM_T0_TH_CHANNEL1_TH_BIT                                    0
+#define PWM_T0_TH_CHANNEL1_TH_WIDTH                                  16
+#define PWM_T0_TH_CHANNEL1_TH_MASK                                   0xffff
+
+// ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T0_TH_CHANNEL1_MODE_BIT                                  16
+#define PWM_T0_TH_CHANNEL1_MODE_WIDTH                                3
+#define PWM_T0_TH_CHANNEL1_MODE_MASK                                 0x70000
+
+// ADV_TIMER0 channel 2 threshold configuration bitfield. (access: R/W)
+#define PWM_T0_TH_CHANNEL2_TH_BIT                                    0
+#define PWM_T0_TH_CHANNEL2_TH_WIDTH                                  16
+#define PWM_T0_TH_CHANNEL2_TH_MASK                                   0xffff
+
+// ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T0_TH_CHANNEL2_MODE_BIT                                  16
+#define PWM_T0_TH_CHANNEL2_MODE_WIDTH                                3
+#define PWM_T0_TH_CHANNEL2_MODE_MASK                                 0x70000
+
+// ADV_TIMER0 channel 3 threshold configuration bitfield. (access: R/W)
+#define PWM_T0_TH_CHANNEL3_TH_BIT                                    0
+#define PWM_T0_TH_CHANNEL3_TH_WIDTH                                  16
+#define PWM_T0_TH_CHANNEL3_TH_MASK                                   0xffff
+
+// ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T0_TH_CHANNEL3_MODE_BIT                                  16
+#define PWM_T0_TH_CHANNEL3_MODE_WIDTH                                3
+#define PWM_T0_TH_CHANNEL3_MODE_MASK                                 0x70000
+
+// ADV_TIMER1 start command bitfield. (access: R/W)
+#define PWM_T1_CMD_START_BIT                                         0
+#define PWM_T1_CMD_START_WIDTH                                       1
+#define PWM_T1_CMD_START_MASK                                        0x1
+
+// ADV_TIMER1 stop command bitfield. (access: R/W)
+#define PWM_T1_CMD_STOP_BIT                                          1
+#define PWM_T1_CMD_STOP_WIDTH                                        1
+#define PWM_T1_CMD_STOP_MASK                                         0x2
+
+// ADV_TIMER1 update command bitfield. (access: R/W)
+#define PWM_T1_CMD_UPDATE_BIT                                        2
+#define PWM_T1_CMD_UPDATE_WIDTH                                      1
+#define PWM_T1_CMD_UPDATE_MASK                                       0x4
+
+// ADV_TIMER1 reset command bitfield. (access: R/W)
+#define PWM_T1_CMD_RESET_BIT                                         3
+#define PWM_T1_CMD_RESET_WIDTH                                       1
+#define PWM_T1_CMD_RESET_MASK                                        0x8
+
+// ADV_TIMER1 arm command bitfield. (access: R/W)
+#define PWM_T1_CMD_ARM_BIT                                           4
+#define PWM_T1_CMD_ARM_WIDTH                                         1
+#define PWM_T1_CMD_ARM_MASK                                          0x10
+
+// ADV_TIMER1 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3 (access: R/W)
+#define PWM_T1_CONFIG_INSEL_BIT                                      0
+#define PWM_T1_CONFIG_INSEL_WIDTH                                    8
+#define PWM_T1_CONFIG_INSEL_MASK                                     0xff
+
+// ADV_TIMER1 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed (access: R/W)
+#define PWM_T1_CONFIG_MODE_BIT                                       8
+#define PWM_T1_CONFIG_MODE_WIDTH                                     3
+#define PWM_T1_CONFIG_MODE_MASK                                      0x700
+
+// ADV_TIMER1 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz (access: R/W)
+#define PWM_T1_CONFIG_CLKSEL_BIT                                     11
+#define PWM_T1_CONFIG_CLKSEL_WIDTH                                   1
+#define PWM_T1_CONFIG_CLKSEL_MASK                                    0x800
+
+// ADV_TIMER1 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold. (access: R/W)
+#define PWM_T1_CONFIG_UPDOWNSEL_BIT                                  12
+#define PWM_T1_CONFIG_UPDOWNSEL_WIDTH                                1
+#define PWM_T1_CONFIG_UPDOWNSEL_MASK                                 0x1000
+
+// ADV_TIMER1 prescaler value configuration bitfield. (access: R/W)
+#define PWM_T1_CONFIG_PRESC_BIT                                      16
+#define PWM_T1_CONFIG_PRESC_WIDTH                                    8
+#define PWM_T1_CONFIG_PRESC_MASK                                     0xff0000
+
+// ADV_TIMER1 threshold low part configuration bitfield. It defines start counter value. (access: R/W)
+#define PWM_T1_THRESHOLD_TH_LO_BIT                                   0
+#define PWM_T1_THRESHOLD_TH_LO_WIDTH                                 16
+#define PWM_T1_THRESHOLD_TH_LO_MASK                                  0xffff
+
+// ADV_TIMER1 threshold high part configuration bitfield. It defines end counter value. (access: R/W)
+#define PWM_T1_THRESHOLD_TH_HI_BIT                                   16
+#define PWM_T1_THRESHOLD_TH_HI_WIDTH                                 16
+#define PWM_T1_THRESHOLD_TH_HI_MASK                                  0xffff0000
+
+// ADV_TIMER1 channel 0 threshold configuration bitfield. (access: R/W)
+#define PWM_T1_TH_CHANNEL0_TH_BIT                                    0
+#define PWM_T1_TH_CHANNEL0_TH_WIDTH                                  16
+#define PWM_T1_TH_CHANNEL0_TH_MASK                                   0xffff
+
+// ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T1_TH_CHANNEL0_MODE_BIT                                  16
+#define PWM_T1_TH_CHANNEL0_MODE_WIDTH                                3
+#define PWM_T1_TH_CHANNEL0_MODE_MASK                                 0x70000
+
+// ADV_TIMER1 channel 1 threshold configuration bitfield. (access: R/W)
+#define PWM_T1_TH_CHANNEL1_TH_BIT                                    0
+#define PWM_T1_TH_CHANNEL1_TH_WIDTH                                  16
+#define PWM_T1_TH_CHANNEL1_TH_MASK                                   0xffff
+
+// ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T1_TH_CHANNEL1_MODE_BIT                                  16
+#define PWM_T1_TH_CHANNEL1_MODE_WIDTH                                3
+#define PWM_T1_TH_CHANNEL1_MODE_MASK                                 0x70000
+
+// ADV_TIMER1 channel 2 threshold configuration bitfield. (access: R/W)
+#define PWM_T1_TH_CHANNEL2_TH_BIT                                    0
+#define PWM_T1_TH_CHANNEL2_TH_WIDTH                                  16
+#define PWM_T1_TH_CHANNEL2_TH_MASK                                   0xffff
+
+// ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T1_TH_CHANNEL2_MODE_BIT                                  16
+#define PWM_T1_TH_CHANNEL2_MODE_WIDTH                                3
+#define PWM_T1_TH_CHANNEL2_MODE_MASK                                 0x70000
+
+// ADV_TIMER1 channel 3 threshold configuration bitfield. (access: R/W)
+#define PWM_T1_TH_CHANNEL3_TH_BIT                                    0
+#define PWM_T1_TH_CHANNEL3_TH_WIDTH                                  16
+#define PWM_T1_TH_CHANNEL3_TH_MASK                                   0xffff
+
+// ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T1_TH_CHANNEL3_MODE_BIT                                  16
+#define PWM_T1_TH_CHANNEL3_MODE_WIDTH                                3
+#define PWM_T1_TH_CHANNEL3_MODE_MASK                                 0x70000
+
+// ADV_TIMER2 start command bitfield. (access: R/W)
+#define PWM_T2_CMD_START_BIT                                         0
+#define PWM_T2_CMD_START_WIDTH                                       1
+#define PWM_T2_CMD_START_MASK                                        0x1
+
+// ADV_TIMER2 stop command bitfield. (access: R/W)
+#define PWM_T2_CMD_STOP_BIT                                          1
+#define PWM_T2_CMD_STOP_WIDTH                                        1
+#define PWM_T2_CMD_STOP_MASK                                         0x2
+
+// ADV_TIMER2 update command bitfield. (access: R/W)
+#define PWM_T2_CMD_UPDATE_BIT                                        2
+#define PWM_T2_CMD_UPDATE_WIDTH                                      1
+#define PWM_T2_CMD_UPDATE_MASK                                       0x4
+
+// ADV_TIMER2 reset command bitfield. (access: R/W)
+#define PWM_T2_CMD_RESET_BIT                                         3
+#define PWM_T2_CMD_RESET_WIDTH                                       1
+#define PWM_T2_CMD_RESET_MASK                                        0x8
+
+// ADV_TIMER2 arm command bitfield. (access: R/W)
+#define PWM_T2_CMD_ARM_BIT                                           4
+#define PWM_T2_CMD_ARM_WIDTH                                         1
+#define PWM_T2_CMD_ARM_MASK                                          0x10
+
+// ADV_TIMER2 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3 (access: R/W)
+#define PWM_T2_CONFIG_INSEL_BIT                                      0
+#define PWM_T2_CONFIG_INSEL_WIDTH                                    8
+#define PWM_T2_CONFIG_INSEL_MASK                                     0xff
+
+// ADV_TIMER2 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed (access: R/W)
+#define PWM_T2_CONFIG_MODE_BIT                                       8
+#define PWM_T2_CONFIG_MODE_WIDTH                                     3
+#define PWM_T2_CONFIG_MODE_MASK                                      0x700
+
+// ADV_TIMER2 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz (access: R/W)
+#define PWM_T2_CONFIG_CLKSEL_BIT                                     11
+#define PWM_T2_CONFIG_CLKSEL_WIDTH                                   1
+#define PWM_T2_CONFIG_CLKSEL_MASK                                    0x800
+
+// ADV_TIMER2 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold. (access: R/W)
+#define PWM_T2_CONFIG_UPDOWNSEL_BIT                                  12
+#define PWM_T2_CONFIG_UPDOWNSEL_WIDTH                                1
+#define PWM_T2_CONFIG_UPDOWNSEL_MASK                                 0x1000
+
+// ADV_TIMER2 prescaler value configuration bitfield. (access: R/W)
+#define PWM_T2_CONFIG_PRESC_BIT                                      16
+#define PWM_T2_CONFIG_PRESC_WIDTH                                    8
+#define PWM_T2_CONFIG_PRESC_MASK                                     0xff0000
+
+// ADV_TIMER2 threshold low part configuration bitfield. It defines start counter value. (access: R/W)
+#define PWM_T2_THRESHOLD_TH_LO_BIT                                   0
+#define PWM_T2_THRESHOLD_TH_LO_WIDTH                                 16
+#define PWM_T2_THRESHOLD_TH_LO_MASK                                  0xffff
+
+// ADV_TIMER2 threshold high part configuration bitfield. It defines end counter value. (access: R/W)
+#define PWM_T2_THRESHOLD_TH_HI_BIT                                   16
+#define PWM_T2_THRESHOLD_TH_HI_WIDTH                                 16
+#define PWM_T2_THRESHOLD_TH_HI_MASK                                  0xffff0000
+
+// ADV_TIMER2 channel 0 threshold configuration bitfield. (access: R/W)
+#define PWM_T2_TH_CHANNEL0_TH_BIT                                    0
+#define PWM_T2_TH_CHANNEL0_TH_WIDTH                                  16
+#define PWM_T2_TH_CHANNEL0_TH_MASK                                   0xffff
+
+// ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T2_TH_CHANNEL0_MODE_BIT                                  16
+#define PWM_T2_TH_CHANNEL0_MODE_WIDTH                                3
+#define PWM_T2_TH_CHANNEL0_MODE_MASK                                 0x70000
+
+// ADV_TIMER2 channel 1 threshold configuration bitfield. (access: R/W)
+#define PWM_T2_TH_CHANNEL1_TH_BIT                                    0
+#define PWM_T2_TH_CHANNEL1_TH_WIDTH                                  16
+#define PWM_T2_TH_CHANNEL1_TH_MASK                                   0xffff
+
+// ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T2_TH_CHANNEL1_MODE_BIT                                  16
+#define PWM_T2_TH_CHANNEL1_MODE_WIDTH                                3
+#define PWM_T2_TH_CHANNEL1_MODE_MASK                                 0x70000
+
+// ADV_TIMER2 channel 2 threshold configuration bitfield. (access: R/W)
+#define PWM_T2_TH_CHANNEL2_TH_BIT                                    0
+#define PWM_T2_TH_CHANNEL2_TH_WIDTH                                  16
+#define PWM_T2_TH_CHANNEL2_TH_MASK                                   0xffff
+
+// ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T2_TH_CHANNEL2_MODE_BIT                                  16
+#define PWM_T2_TH_CHANNEL2_MODE_WIDTH                                3
+#define PWM_T2_TH_CHANNEL2_MODE_MASK                                 0x70000
+
+// ADV_TIMER2 channel 3 threshold configuration bitfield. (access: R/W)
+#define PWM_T2_TH_CHANNEL3_TH_BIT                                    0
+#define PWM_T2_TH_CHANNEL3_TH_WIDTH                                  16
+#define PWM_T2_TH_CHANNEL3_TH_MASK                                   0xffff
+
+// ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T2_TH_CHANNEL3_MODE_BIT                                  16
+#define PWM_T2_TH_CHANNEL3_MODE_WIDTH                                3
+#define PWM_T2_TH_CHANNEL3_MODE_MASK                                 0x70000
+
+// ADV_TIMER3 start command bitfield. (access: R/W)
+#define PWM_T3_CMD_START_BIT                                         0
+#define PWM_T3_CMD_START_WIDTH                                       1
+#define PWM_T3_CMD_START_MASK                                        0x1
+
+// ADV_TIMER3 stop command bitfield. (access: R/W)
+#define PWM_T3_CMD_STOP_BIT                                          1
+#define PWM_T3_CMD_STOP_WIDTH                                        1
+#define PWM_T3_CMD_STOP_MASK                                         0x2
+
+// ADV_TIMER3 update command bitfield. (access: R/W)
+#define PWM_T3_CMD_UPDATE_BIT                                        2
+#define PWM_T3_CMD_UPDATE_WIDTH                                      1
+#define PWM_T3_CMD_UPDATE_MASK                                       0x4
+
+// ADV_TIMER3 reset command bitfield. (access: R/W)
+#define PWM_T3_CMD_RESET_BIT                                         3
+#define PWM_T3_CMD_RESET_WIDTH                                       1
+#define PWM_T3_CMD_RESET_MASK                                        0x8
+
+// ADV_TIMER3 arm command bitfield. (access: R/W)
+#define PWM_T3_CMD_ARM_BIT                                           4
+#define PWM_T3_CMD_ARM_WIDTH                                         1
+#define PWM_T3_CMD_ARM_MASK                                          0x10
+
+// ADV_TIMER3 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3 (access: R/W)
+#define PWM_T3_CONFIG_INSEL_BIT                                      0
+#define PWM_T3_CONFIG_INSEL_WIDTH                                    8
+#define PWM_T3_CONFIG_INSEL_MASK                                     0xff
+
+// ADV_TIMER3 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed (access: R/W)
+#define PWM_T3_CONFIG_MODE_BIT                                       8
+#define PWM_T3_CONFIG_MODE_WIDTH                                     3
+#define PWM_T3_CONFIG_MODE_MASK                                      0x700
+
+// ADV_TIMER3 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz (access: R/W)
+#define PWM_T3_CONFIG_CLKSEL_BIT                                     11
+#define PWM_T3_CONFIG_CLKSEL_WIDTH                                   1
+#define PWM_T3_CONFIG_CLKSEL_MASK                                    0x800
+
+// ADV_TIMER3 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold. (access: R/W)
+#define PWM_T3_CONFIG_UPDOWNSEL_BIT                                  12
+#define PWM_T3_CONFIG_UPDOWNSEL_WIDTH                                1
+#define PWM_T3_CONFIG_UPDOWNSEL_MASK                                 0x1000
+
+// ADV_TIMER3 prescaler value configuration bitfield. (access: R/W)
+#define PWM_T3_CONFIG_PRESC_BIT                                      16
+#define PWM_T3_CONFIG_PRESC_WIDTH                                    8
+#define PWM_T3_CONFIG_PRESC_MASK                                     0xff0000
+
+// ADV_TIMER3 threshold low part configuration bitfield. It defines start counter value. (access: R/W)
+#define PWM_T3_THRESHOLD_TH_LO_BIT                                   0
+#define PWM_T3_THRESHOLD_TH_LO_WIDTH                                 16
+#define PWM_T3_THRESHOLD_TH_LO_MASK                                  0xffff
+
+// ADV_TIMER3 threshold high part configuration bitfield. It defines end counter value. (access: R/W)
+#define PWM_T3_THRESHOLD_TH_HI_BIT                                   16
+#define PWM_T3_THRESHOLD_TH_HI_WIDTH                                 16
+#define PWM_T3_THRESHOLD_TH_HI_MASK                                  0xffff0000
+
+// ADV_TIMER3 channel 0 threshold configuration bitfield. (access: R/W)
+#define PWM_T3_TH_CHANNEL0_TH_BIT                                    0
+#define PWM_T3_TH_CHANNEL0_TH_WIDTH                                  16
+#define PWM_T3_TH_CHANNEL0_TH_MASK                                   0xffff
+
+// ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T3_TH_CHANNEL0_MODE_BIT                                  16
+#define PWM_T3_TH_CHANNEL0_MODE_WIDTH                                3
+#define PWM_T3_TH_CHANNEL0_MODE_MASK                                 0x70000
+
+// ADV_TIMER3 channel 1 threshold configuration bitfield. (access: R/W)
+#define PWM_T3_TH_CHANNEL1_TH_BIT                                    0
+#define PWM_T3_TH_CHANNEL1_TH_WIDTH                                  16
+#define PWM_T3_TH_CHANNEL1_TH_MASK                                   0xffff
+
+// ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T3_TH_CHANNEL1_MODE_BIT                                  16
+#define PWM_T3_TH_CHANNEL1_MODE_WIDTH                                3
+#define PWM_T3_TH_CHANNEL1_MODE_MASK                                 0x70000
+
+// ADV_TIMER3 channel 2 threshold configuration bitfield. (access: R/W)
+#define PWM_T3_TH_CHANNEL2_TH_BIT                                    0
+#define PWM_T3_TH_CHANNEL2_TH_WIDTH                                  16
+#define PWM_T3_TH_CHANNEL2_TH_MASK                                   0xffff
+
+// ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T3_TH_CHANNEL2_MODE_BIT                                  16
+#define PWM_T3_TH_CHANNEL2_MODE_WIDTH                                3
+#define PWM_T3_TH_CHANNEL2_MODE_MASK                                 0x70000
+
+// ADV_TIMER3 channel 3 threshold configuration bitfield. (access: R/W)
+#define PWM_T3_TH_CHANNEL3_TH_BIT                                    0
+#define PWM_T3_TH_CHANNEL3_TH_WIDTH                                  16
+#define PWM_T3_TH_CHANNEL3_TH_MASK                                   0xffff
+
+// ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set. (access: R/W)
+#define PWM_T3_TH_CHANNEL3_MODE_BIT                                  16
+#define PWM_T3_TH_CHANNEL3_MODE_WIDTH                                3
+#define PWM_T3_TH_CHANNEL3_MODE_MASK                                 0x70000
+
+// ADV_TIMER output event 0 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3. (access: R/W)
+#define PWM_EVENT_CFG_SEL0_BIT                                       0
+#define PWM_EVENT_CFG_SEL0_WIDTH                                     4
+#define PWM_EVENT_CFG_SEL0_MASK                                      0xf
+
+// ADV_TIMER output event 1 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3. (access: R/W)
+#define PWM_EVENT_CFG_SEL1_BIT                                       4
+#define PWM_EVENT_CFG_SEL1_WIDTH                                     4
+#define PWM_EVENT_CFG_SEL1_MASK                                      0xf0
+
+// ADV_TIMER output event 2 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3. (access: R/W)
+#define PWM_EVENT_CFG_SEL2_BIT                                       8
+#define PWM_EVENT_CFG_SEL2_WIDTH                                     4
+#define PWM_EVENT_CFG_SEL2_MASK                                      0xf00
+
+// ADV_TIMER output event 3 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3. (access: R/W)
+#define PWM_EVENT_CFG_SEL3_BIT                                       12
+#define PWM_EVENT_CFG_SEL3_WIDTH                                     4
+#define PWM_EVENT_CFG_SEL3_MASK                                      0xf000
+
+// ADV_TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation. (access: R/W)
+#define PWM_EVENT_CFG_ENA_BIT                                        16
+#define PWM_EVENT_CFG_ENA_WIDTH                                      4
+#define PWM_EVENT_CFG_ENA_MASK                                       0xf0000
+
+// ADV_TIMER clock gating configuration bitfield.  - ENA[i]=0: clock gate ADV_TIMERi. - ENA[i]=1: enable ADV_TIMERi.  (access: R/W)
+#define PWM_CG_ENA_BIT                                               0
+#define PWM_CG_ENA_WIDTH                                             16
+#define PWM_CG_ENA_MASK                                              0xffff
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regmap.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regmap.h
new file mode 100644
index 0000000..c2dedfe
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regmap.h
@@ -0,0 +1,80 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGMAP_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGMAP_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef struct {
+  unsigned int t0_cmd          ; // ADV_TIMER0 command register.
+  unsigned int t0_config       ; // ADV_TIMER0 configuration register.
+  unsigned int t0_threshold    ; // ADV_TIMER0 threshold configuration register.
+  unsigned int t0_th_channel0  ; // ADV_TIMER0 channel 0 threshold configuration register.
+  unsigned int t0_th_channel1  ; // ADV_TIMER0 channel 1 threshold configuration register.
+  unsigned int t0_th_channel2  ; // ADV_TIMER0 channel 2 threshold configuration register.
+  unsigned int t0_th_channel3  ; // ADV_TIMER0 channel 3 threshold configuration register.
+  unsigned int t0_counter      ; // ADV_TIMER0 counter register.
+  unsigned int t1_cmd          ; // ADV_TIMER1 command register.
+  unsigned int t1_config       ; // ADV_TIMER1 configuration register.
+  unsigned int t1_threshold    ; // ADV_TIMER1 threshold configuration register.
+  unsigned int t1_th_channel0  ; // ADV_TIMER1 channel 0 threshold configuration register.
+  unsigned int t1_th_channel1  ; // ADV_TIMER1 channel 1 threshold configuration register.
+  unsigned int t1_th_channel2  ; // ADV_TIMER1 channel 2 threshold configuration register.
+  unsigned int t1_th_channel3  ; // ADV_TIMER1 channel 3 threshold configuration register.
+  unsigned int t1_counter      ; // ADV_TIMER1 counter register.
+  unsigned int t2_cmd          ; // ADV_TIMER2 command register.
+  unsigned int t2_config       ; // ADV_TIMER2 configuration register.
+  unsigned int t2_threshold    ; // ADV_TIMER2 threshold configuration register.
+  unsigned int t2_th_channel0  ; // ADV_TIMER2 channel 0 threshold configuration register.
+  unsigned int t2_th_channel1  ; // ADV_TIMER2 channel 1 threshold configuration register.
+  unsigned int t2_th_channel2  ; // ADV_TIMER2 channel 2 threshold configuration register.
+  unsigned int t2_th_channel3  ; // ADV_TIMER2 channel 3 threshold configuration register.
+  unsigned int t2_counter      ; // ADV_TIMER2 counter register.
+  unsigned int t3_cmd          ; // ADV_TIMER3 command register.
+  unsigned int t3_config       ; // ADV_TIMER3 configuration register.
+  unsigned int t3_threshold    ; // ADV_TIMER3 threshold configuration register.
+  unsigned int t3_th_channel0  ; // ADV_TIMER3 channel 0 threshold configuration register.
+  unsigned int t3_th_channel1  ; // ADV_TIMER3 channel 1 threshold configuration register.
+  unsigned int t3_th_channel2  ; // ADV_TIMER3 channel 2 threshold configuration register.
+  unsigned int t3_th_channel3  ; // ADV_TIMER3 channel 3 threshold configuration register.
+  unsigned int t3_counter      ; // ADV_TIMER3 counter register.
+  unsigned int event_cfg       ; // ADV_TIMERS events configuration register.
+  unsigned int cg              ; // ADV_TIMERS channels clock gating configuration register.
+} __attribute__((packed)) pwm_pwm_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regs.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regs.h
new file mode 100644
index 0000000..bd43cd8
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_regs.h
@@ -0,0 +1,141 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_REGS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// ADV_TIMER0 command register.
+#define PWM_T0_CMD_OFFSET                        0x0
+
+// ADV_TIMER0 configuration register.
+#define PWM_T0_CONFIG_OFFSET                     0x4
+
+// ADV_TIMER0 threshold configuration register.
+#define PWM_T0_THRESHOLD_OFFSET                  0x8
+
+// ADV_TIMER0 channel 0 threshold configuration register.
+#define PWM_T0_TH_CHANNEL0_OFFSET                0xc
+
+// ADV_TIMER0 channel 1 threshold configuration register.
+#define PWM_T0_TH_CHANNEL1_OFFSET                0x10
+
+// ADV_TIMER0 channel 2 threshold configuration register.
+#define PWM_T0_TH_CHANNEL2_OFFSET                0x14
+
+// ADV_TIMER0 channel 3 threshold configuration register.
+#define PWM_T0_TH_CHANNEL3_OFFSET                0x18
+
+// ADV_TIMER0 counter register.
+#define PWM_T0_COUNTER_OFFSET                    0x2c
+
+// ADV_TIMER1 command register.
+#define PWM_T1_CMD_OFFSET                        0x40
+
+// ADV_TIMER1 configuration register.
+#define PWM_T1_CONFIG_OFFSET                     0x44
+
+// ADV_TIMER1 threshold configuration register.
+#define PWM_T1_THRESHOLD_OFFSET                  0x48
+
+// ADV_TIMER1 channel 0 threshold configuration register.
+#define PWM_T1_TH_CHANNEL0_OFFSET                0x4c
+
+// ADV_TIMER1 channel 1 threshold configuration register.
+#define PWM_T1_TH_CHANNEL1_OFFSET                0x50
+
+// ADV_TIMER1 channel 2 threshold configuration register.
+#define PWM_T1_TH_CHANNEL2_OFFSET                0x54
+
+// ADV_TIMER1 channel 3 threshold configuration register.
+#define PWM_T1_TH_CHANNEL3_OFFSET                0x58
+
+// ADV_TIMER1 counter register.
+#define PWM_T1_COUNTER_OFFSET                    0x6c
+
+// ADV_TIMER2 command register.
+#define PWM_T2_CMD_OFFSET                        0x80
+
+// ADV_TIMER2 configuration register.
+#define PWM_T2_CONFIG_OFFSET                     0x84
+
+// ADV_TIMER2 threshold configuration register.
+#define PWM_T2_THRESHOLD_OFFSET                  0x88
+
+// ADV_TIMER2 channel 0 threshold configuration register.
+#define PWM_T2_TH_CHANNEL0_OFFSET                0x8c
+
+// ADV_TIMER2 channel 1 threshold configuration register.
+#define PWM_T2_TH_CHANNEL1_OFFSET                0x90
+
+// ADV_TIMER2 channel 2 threshold configuration register.
+#define PWM_T2_TH_CHANNEL2_OFFSET                0x94
+
+// ADV_TIMER2 channel 3 threshold configuration register.
+#define PWM_T2_TH_CHANNEL3_OFFSET                0x98
+
+// ADV_TIMER2 counter register.
+#define PWM_T2_COUNTER_OFFSET                    0xac
+
+// ADV_TIMER3 command register.
+#define PWM_T3_CMD_OFFSET                        0xc0
+
+// ADV_TIMER3 configuration register.
+#define PWM_T3_CONFIG_OFFSET                     0xc4
+
+// ADV_TIMER3 threshold configuration register.
+#define PWM_T3_THRESHOLD_OFFSET                  0xc8
+
+// ADV_TIMER3 channel 0 threshold configuration register.
+#define PWM_T3_TH_CHANNEL0_OFFSET                0xcc
+
+// ADV_TIMER3 channel 1 threshold configuration register.
+#define PWM_T3_TH_CHANNEL1_OFFSET                0xd0
+
+// ADV_TIMER3 channel 2 threshold configuration register.
+#define PWM_T3_TH_CHANNEL2_OFFSET                0xd4
+
+// ADV_TIMER3 channel 3 threshold configuration register.
+#define PWM_T3_TH_CHANNEL3_OFFSET                0xd8
+
+// ADV_TIMER3 counter register.
+#define PWM_T3_COUNTER_OFFSET                    0xec
+
+// ADV_TIMERS events configuration register.
+#define PWM_EVENT_CFG_OFFSET                     0x100
+
+// ADV_TIMERS channels clock gating configuration register.
+#define PWM_CG_OFFSET                            0x104
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_structs.h b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_structs.h
new file mode 100644
index 0000000..5076808
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/pwm/v1/pwm_v1_structs.h
@@ -0,0 +1,337 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_PWM_V1_PWM_V1_STRUCTS_H__
+#define __INCLUDE_ARCHI_PWM_V1_PWM_V1_STRUCTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // ADV_TIMER0 start command bitfield.
+    unsigned int stop            :1 ; // ADV_TIMER0 stop command bitfield.
+    unsigned int update          :1 ; // ADV_TIMER0 update command bitfield.
+    unsigned int reset           :1 ; // ADV_TIMER0 reset command bitfield.
+    unsigned int arm             :1 ; // ADV_TIMER0 arm command bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int insel           :8 ; // ADV_TIMER0 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3
+    unsigned int mode            :3 ; // ADV_TIMER0 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed
+    unsigned int clksel          :1 ; // ADV_TIMER0 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz
+    unsigned int updownsel       :1 ; // ADV_TIMER0 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.
+    unsigned int padding0:3 ;
+    unsigned int presc           :8 ; // ADV_TIMER0 prescaler value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_config_t;
+
+typedef union {
+  struct {
+    unsigned int th_lo           :16; // ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.
+    unsigned int th_hi           :16; // ADV_TIMER0 threshold high part configuration bitfield. It defines end counter value.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_threshold_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER0 channel 0 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_th_channel0_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER0 channel 1 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_th_channel1_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER0 channel 2 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_th_channel2_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER0 channel 3 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_th_channel3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t0_counter_t;
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // ADV_TIMER1 start command bitfield.
+    unsigned int stop            :1 ; // ADV_TIMER1 stop command bitfield.
+    unsigned int update          :1 ; // ADV_TIMER1 update command bitfield.
+    unsigned int reset           :1 ; // ADV_TIMER1 reset command bitfield.
+    unsigned int arm             :1 ; // ADV_TIMER1 arm command bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int insel           :8 ; // ADV_TIMER1 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3
+    unsigned int mode            :3 ; // ADV_TIMER1 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed
+    unsigned int clksel          :1 ; // ADV_TIMER1 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz
+    unsigned int updownsel       :1 ; // ADV_TIMER1 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.
+    unsigned int padding0:3 ;
+    unsigned int presc           :8 ; // ADV_TIMER1 prescaler value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_config_t;
+
+typedef union {
+  struct {
+    unsigned int th_lo           :16; // ADV_TIMER1 threshold low part configuration bitfield. It defines start counter value.
+    unsigned int th_hi           :16; // ADV_TIMER1 threshold high part configuration bitfield. It defines end counter value.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_threshold_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER1 channel 0 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_th_channel0_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER1 channel 1 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_th_channel1_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER1 channel 2 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_th_channel2_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER1 channel 3 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_th_channel3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t1_counter_t;
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // ADV_TIMER2 start command bitfield.
+    unsigned int stop            :1 ; // ADV_TIMER2 stop command bitfield.
+    unsigned int update          :1 ; // ADV_TIMER2 update command bitfield.
+    unsigned int reset           :1 ; // ADV_TIMER2 reset command bitfield.
+    unsigned int arm             :1 ; // ADV_TIMER2 arm command bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int insel           :8 ; // ADV_TIMER2 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3
+    unsigned int mode            :3 ; // ADV_TIMER2 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed
+    unsigned int clksel          :1 ; // ADV_TIMER2 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz
+    unsigned int updownsel       :1 ; // ADV_TIMER2 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.
+    unsigned int padding0:3 ;
+    unsigned int presc           :8 ; // ADV_TIMER2 prescaler value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_config_t;
+
+typedef union {
+  struct {
+    unsigned int th_lo           :16; // ADV_TIMER2 threshold low part configuration bitfield. It defines start counter value.
+    unsigned int th_hi           :16; // ADV_TIMER2 threshold high part configuration bitfield. It defines end counter value.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_threshold_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER2 channel 0 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_th_channel0_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER2 channel 1 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_th_channel1_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER2 channel 2 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_th_channel2_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER2 channel 3 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_th_channel3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t2_counter_t;
+
+typedef union {
+  struct {
+    unsigned int start           :1 ; // ADV_TIMER3 start command bitfield.
+    unsigned int stop            :1 ; // ADV_TIMER3 stop command bitfield.
+    unsigned int update          :1 ; // ADV_TIMER3 update command bitfield.
+    unsigned int reset           :1 ; // ADV_TIMER3 reset command bitfield.
+    unsigned int arm             :1 ; // ADV_TIMER3 arm command bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_cmd_t;
+
+typedef union {
+  struct {
+    unsigned int insel           :8 ; // ADV_TIMER3 input source configuration bitfield: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3
+    unsigned int mode            :3 ; // ADV_TIMER3 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed
+    unsigned int clksel          :1 ; // ADV_TIMER3 clock source configuration bitfield: - 1'b0: FLL - 1'b1: reference clock at 32kHz
+    unsigned int updownsel       :1 ; // ADV_TIMER3 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.
+    unsigned int padding0:3 ;
+    unsigned int presc           :8 ; // ADV_TIMER3 prescaler value configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_config_t;
+
+typedef union {
+  struct {
+    unsigned int th_lo           :16; // ADV_TIMER3 threshold low part configuration bitfield. It defines start counter value.
+    unsigned int th_hi           :16; // ADV_TIMER3 threshold high part configuration bitfield. It defines end counter value.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_threshold_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER3 channel 0 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_th_channel0_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER3 channel 1 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_th_channel1_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER3 channel 2 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_th_channel2_t;
+
+typedef union {
+  struct {
+    unsigned int th              :16; // ADV_TIMER3 channel 3 threshold configuration bitfield.
+    unsigned int mode            :3 ; // ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_th_channel3_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_t3_counter_t;
+
+typedef union {
+  struct {
+    unsigned int sel0            :4 ; // ADV_TIMER output event 0 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.
+    unsigned int sel1            :4 ; // ADV_TIMER output event 1 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.
+    unsigned int sel2            :4 ; // ADV_TIMER output event 2 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.
+    unsigned int sel3            :4 ; // ADV_TIMER output event 3 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.
+    unsigned int ena             :4 ; // ADV_TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation.
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_event_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int ena             :16; // ADV_TIMER clock gating configuration bitfield.  - ENA[i]=0: clock gate ADV_TIMERi. - ENA[i]=1: enable ADV_TIMERi. 
+  };
+  unsigned int raw;
+} __attribute__((packed)) pwm_cg_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/rab/rab_v1.h b/sw/pulp-sdk/archi/include/archi/rab/rab_v1.h
new file mode 100644
index 0000000..5fd5e6e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/rab/rab_v1.h
@@ -0,0 +1,52 @@
+/*
+ * Copyright (C) 2017 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_RAB_V1_H__
+#define __ARCHI_RAB_V1_H__
+
+#include "archi/pulp.h"     // for ARCHI_RAB_CFG_ADDR, RAB_L1_N_SLICES_PORT_0,
+                            // RAB_L1_N_SLICES_PORT_1, RAB_L2_N_ENTRIES_PER_SET, RAB_L2_N_SETS
+
+// This struct represents the information in the L1 TLB hardware.
+typedef struct {
+    volatile uint32_t word[8];
+} rab_cfg_t;
+
+// L1 addresses and pointers
+#define RAB_CFG_L1_ADDR     ((unsigned)(ARCHI_RAB_CFG_ADDR) + 4*8)
+#define RAB_CFG_BPTR        ((rab_cfg_t*)(RAB_CFG_L1_ADDR) + (RAB_L1_N_SLICES_PORT_0))
+#define RAB_CFG_EPTR        ((RAB_CFG_BPTR) + (RAB_L1_N_SLICES_PORT_1))
+
+#define RAB_CFG_FLAG_EN         ((unsigned)(1 << 0))
+#define RAB_CFG_FLAG_RDEN       ((unsigned)(1 << 1))
+#define RAB_CFG_FLAG_WREN       ((unsigned)(1 << 2))
+#define RAB_CFG_FLAG_COHERENT   ((unsigned)(1 << 3)) // cache-coherent with host
+
+// These types represents the information in the L2 TLB hardware.
+typedef volatile uint32_t rab_cfg_l2_varam_t;
+typedef volatile uint32_t rab_cfg_l2_param_t;
+
+// L2 addresses and pointers
+#define RAB_CFG_L2_ADDR     ((unsigned)(ARCHI_RAB_CFG_ADDR) + 2*0x4000)
+#define RAB_CFG_L2_VARAM_PTR(i_set, i_entry) \
+    ((rab_cfg_l2_varam_t*)(RAB_CFG_L2_ADDR + i_set*RAB_L2_N_ENTRIES_PER_SET*4 + i_entry*4))
+#define RAB_CFG_L2_PARAM_PTR(i_set, i_entry) \
+    ((rab_cfg_l2_param_t*)(RAB_CFG_L2_ADDR + i_set*RAB_L2_N_ENTRIES_PER_SET*4 + i_entry*4 \
+    + RAB_L2_N_SETS*RAB_L2_N_ENTRIES_PER_SET*4))
+
+#define RAB_CFG_L2_SET_PFN_MASK ((unsigned)(RAB_L2_N_SETS-1))
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2.h b/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2.h
new file mode 100644
index 0000000..529a937
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2.h
@@ -0,0 +1,328 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RISCV_BUILTINS_V2_H__
+#define __HAL_RISCV_BUILTINS_V2_H__
+#ifdef ARCHI_CORE_HAS_PULPV2
+/* ARITHMETIC SECTION */
+typedef   signed short v2s __attribute__((vector_size (4)));
+typedef unsigned short v2u __attribute__((vector_size (4)));
+
+typedef   signed char  v4s __attribute__((vector_size (4)));
+typedef unsigned char  v4u __attribute__((vector_size (4)));
+
+#ifdef __EMUL__
+typedef void * rt_pointerT;
+#else
+typedef unsigned int rt_pointerT;
+#endif
+/* Packing of scalars into vectors */
+#define __PACK2(x, y)		__builtin_pulp_pack2((signed short)   (x), (signed short)   (y))
+#define __PACKU2(x, y)		__builtin_pulp_pack2((unsigned short) (x), (unsigned short) (y))
+
+#define __PACK4(x, y, z, t)		__builtin_pulp_pack4((signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t))
+#define __PACKU4(x, y, z, t)		__builtin_pulp_pack4((unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t))
+
+/* Max */
+#define __MAX(a, b)         __builtin_pulp_maxsi((a), (b))
+
+#define __MAX2(x, y) 		__builtin_pulp_max2((x), (y))
+#define __MAX4(x, y) 		__builtin_pulp_max4((x), (y))
+
+#define __MAXU2(x, y) 		__builtin_pulp_maxu2((x), (y))
+#define __MAXU4(x, y) 		__builtin_pulp_maxu4((x), (y))
+
+/* Min */
+#define __MIN2(x, y) 		__builtin_pulp_min2((x), (y))
+#define __MIN4(x, y) 		__builtin_pulp_min4((x), (y))
+
+#define __MINU2(x, y) 		__builtin_pulp_minu2((x), (y))
+#define __MINU4(x, y) 		__builtin_pulp_minu4((x), (y))
+
+/* Clip */
+#define __CLIP(x, precision) 	__builtin_pulp_clip((x), -(1<<(precision)), (1<<precision)-1)
+#define __CLIP_R(x, bound) 		__builtin_pulp_clip_r((x), (bound))
+
+#define __CLIPU(x, precision) 	__builtin_pulp_clipu((x), 0, (1<<precision)-1)
+#define __CLIPU_R(x, bound) 		__builtin_pulp_clipu_r((x), (bound))
+
+/* Abs */
+#define __ABS2(x) 			__builtin_pulp_abs2((x))
+#define __ABS4(x) 			__builtin_pulp_abs4((x))
+
+/* Unary minus */
+#define __NEG2(x) 			__builtin_pulp_neg2((x))
+#define __NEG4(x) 			__builtin_pulp_neg4((x))
+
+/* Addition */
+#define __ADD2(x, y) 		__builtin_pulp_add2((x), (y))
+#define __ADD4(x, y) 		__builtin_pulp_add4((x), (y))
+
+/* Substraction */
+#define __SUB2(x, y) 		__builtin_pulp_sub2((x), (y))
+#define __SUB4(x, y) 		__builtin_pulp_sub4((x), (y))
+
+/* Average */
+#define __AVG2(x, y) 		__builtin_pulp_avg2((x), (y))
+#define __AVG4(x, y) 		__builtin_pulp_avg4((x), (y))
+
+/* Average unsigned */
+#define __AVGU2(x, y) 		__builtin_pulp_avgu2((x), (y))
+#define __AVGU4(x, y) 		__builtin_pulp_avgu4((x), (y))
+
+/* Bitwise and */
+#define __AND2(x, y) 		__builtin_pulp_and2((x), (y))
+#define __AND4(x, y) 		__builtin_pulp_and4((x), (y))
+
+/* Bitwise or */
+#define __OR2(x, y) 			__builtin_pulp_or2((x), (y))
+#define __OR4(x, y) 			__builtin_pulp_or4((x), (y))
+
+/* Bitwise exor */
+#define __EXOR2(x, y) 		__builtin_pulp_exor2(x, y)
+#define __EXOR4(x, y) 		__builtin_pulp_exor4(x, y)
+
+/* Logical shift right */
+#define __SRL2(x, y) 		__builtin_pulp_srl2(x, y)
+#define __SRL4(x, y) 		__builtin_pulp_srl4(x, y)
+
+/* Arithmetic shift right */
+#define __SRA2(x, y) 		__builtin_pulp_sra2(x, y)
+#define __SRA4(x, y) 		__builtin_pulp_sra4(x, y)
+
+/* Logical shift left */
+#define __SLL2(x, y) 		__builtin_pulp_sll2(x, y)
+#define __SLL4(x, y) 		__builtin_pulp_sll4(x, y)
+
+/* Mac */
+#define	__MAC(Acc, x, y)		__builtin_pulp_mac((x), (y), (Acc))
+#define	__MSU(Acc, x, y)		__builtin_pulp_msu((x), (y), (Acc))
+
+#define	__MACS(Acc, x, y)		__builtin_pulp_macs((x), (y), (Acc))
+#define	__MACHHS(Acc, x, y)		__builtin_pulp_machhs((x), (y), (Acc))
+#define	__MACU(Acc, x, y)		__builtin_pulp_macu((x), (y), (Acc))
+#define	__MACHHU(Acc, x, y)		__builtin_pulp_machhu((x), (y), (Acc))
+
+#define __MACSN(Acc, x, y, n)	__builtin_pulp_macsN((x), (y), (Acc), (n))
+#define __MACUN(Acc, x, y, n)	__builtin_pulp_macuN((x), (y), (Acc), (n))
+#define __MACSRN(Acc, x, y, n)	__builtin_pulp_macsRN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __MACURN(Acc, x, y, n)	__builtin_pulp_macuRN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+#define __MACHHSN(Acc, x, y, n)	__builtin_pulp_machhsN((x), (y), (Acc), (n))
+#define __MACHHUN(Acc, x, y, n)	__builtin_pulp_machhuN((x), (y), (Acc), (n))
+#define __MACHHSRN(Acc, x, y, n)	__builtin_pulp_machhsN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __MACHHURN(Acc, x, y, n)	__builtin_pulp_machhuN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+/* Multiplications */
+#define __MULS(x, y)			__builtin_pulp_muls((x), (y))
+#define __MULU(x, y)			__builtin_pulp_mulu((x), (y))
+#define __MULHHS(x, y)		__builtin_pulp_mulhhs((x), (y))
+#define __MULHHU(x, y)		__builtin_pulp_mulhhu((x), (y))
+
+#define __MULSN(x, y, n)		__builtin_pulp_mulsN((x), (y), (n))
+#define __MULSRN(x, y, n)		__builtin_pulp_mulsRN((x), (y), (n), (1<<((n)-1)))
+#define __MULUN(x, y, n)		__builtin_pulp_muluN((x), (y), (n))
+#define __MULURN(x, y, n)		__builtin_pulp_muluRN((x), (y), (n), (1<<((n)-1)))
+
+#define __MULHHSN(x, y, n)		__builtin_pulp_mulhhsN((x), (y), (n))
+#define __MULHHSRN(x, y, n)		__builtin_pulp_mulhhsRN((x), (y), (n), (1<<((n)-1)))
+#define __MULHHUN(x, y, n)		__builtin_pulp_mulhhuN((x), (y), (n))
+#define __MULHHURN(x, y, n)		__builtin_pulp_mulhhuRN((x), (y), (n), (1<<((n)-1)))
+
+/* Vectorial product and sum of products */
+#define __DOTP2(x, y)     		__builtin_pulp_dotsp2((x), (y))
+#define __DOTPU2(x, y)     		__builtin_pulp_dotup2((x), (y))
+#define __DOTPUS2(x, y)    		__builtin_pulp_dotusp2((x), (y))
+
+#define __DOTPSC2(x, y)     		__builtin_pulp_dotspsc2((x), (y))
+#define __DOTPUSC2(x, y)     	__builtin_pulp_dotupsc2((x), (y))
+#define __DOTPUSSC2(x, y)    	__builtin_pulp_dotuspsc2((x), (y))
+
+#define __SUMDOTP2(x, y, z)		__builtin_pulp_sdotsp2((x), (y), (z))
+#define __SUMDOTPU2(x, y, z)		__builtin_pulp_sdotup2((x), (y), (z))
+#define __SUMDOTPUS2(x, y, z)	__builtin_pulp_sdotusp2((x), (y), (z))
+
+#define __SUMDOTPSC2(x, y, z)	__builtin_pulp_sdotspsc2((x), (y), (z))
+#define __SUMDOTPUSC2(x, y, z)	__builtin_pulp_sdotupsc2((x), (y), (z))
+#define __SUMDOTPUSSC2(x, y, z)	__builtin_pulp_sdotuspsc2((x), (y), (z))
+
+#define __DOTP4(x, y)     		__builtin_pulp_dotsp4((x), (y))
+#define __DOTPU4(x, y)     		__builtin_pulp_dotup4((x), (y))
+#define __DOTPUS4(x, y)    		__builtin_pulp_dotusp4((x), (y))
+
+#define __DOTPSC4(x, y)     		__builtin_pulp_dotspsc4((x), (y))
+#define __DOTPUSC4(x, y)     	__builtin_pulp_dotupsc4((x), (y))
+#define __DOTPUSSC4(x, y)    	__builtin_pulp_dotuspsc4((x), (y))
+
+#define __SUMDOTP4(x, y, z)     	__builtin_pulp_sdotsp4((x), (y), (z))
+#define __SUMDOTPU4(x, y, z)     	__builtin_pulp_sdotup4((x), (y), (z))
+#define __SUMDOTPUS4(x, y, z)    	__builtin_pulp_sdotusp4((x), (y), (z))
+
+#define __SUMDOTPSC4(x, y, z)     	__builtin_pulp_sdotspsc4((x), (y), (z))
+#define __SUMDOTPUSC4(x, y, z)     	__builtin_pulp_sdotupsc4((x), (y), (z))
+#define __SUMDOTPUSSC4(x, y, z)    	__builtin_pulp_sdotuspsc4((x), (y), (z))
+
+#ifdef ARCHI_CORE_HAS_CPLX
+ 
+/* Complex Multiplication, Q15x15 into Q15, with optional post scaling by 1 or 2 */
+#define __CPLXMULS(x, y)		__builtin_pulp_cplxmuls((x), (y))
+#define __CPLXMULSDIV2(x, y)		__builtin_pulp_cplxmulsdiv2((x), (y))
+#define __CPLXMULSDIV4(x, y)		__builtin_pulp_cplxmulsdiv4((x), (y))
+
+/* Complex conjugate */
+#define __CPLXCONJ(x)		__builtin_pulp_cplx_conj((x))
+
+/* Complex substration, result rotated by -pi/2 */
+#define __SUB2ROTMJ(x, y)		__builtin_pulp_sub2rotmj((x), (y))
+
+/* Complex addition with post scaling by 1 or 2 */
+#define __ADD2DIV2(x, y)		__builtin_pulp_add2div2((x), (y))
+#define __ADD2DIV4(x, y)		__builtin_pulp_add2div4((x), (y))
+
+#define __ADD4DIV2(x, y)		__builtin_pulp_add4div2((x), (y))
+#define __ADD4DIV4(x, y)		__builtin_pulp_add4div4((x), (y))
+
+/* Complex subtraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)		__builtin_pulp_sub2div2((x), (y))
+#define __SUB2DIV4(x, y)		__builtin_pulp_sub2div4((x), (y))
+
+#define __SUB4DIV2(x, y)		__builtin_pulp_sub4div2((x), (y))
+#define __SUB4DIV4(x, y)		__builtin_pulp_sub4div4((x), (y))
+
+/* Viterbi Max and Viterbi Select, pair of Q15 */
+#define __VITMAX(x, y) 		__builtin_pulp_vitmax2((x), (y))
+#define __VITSEL(x, y) 		__builtin_pulp_vitsel2((x), (y))
+
+#endif
+
+/* Position of the most significant bit of x */
+#define __FF1(x)			__builtin_pulp_ff1((x))
+#define __FL1(x)			__builtin_pulp_fl1((x))
+
+/* Number of sign bits */
+#define __CLB(x)			__builtin_pulp_clb((x))
+
+static inline unsigned int __attribute__ ((always_inline)) __ExtInsMaskFast(unsigned int Size, unsigned int Offset) { return ((((Size-1))<<5)|(Offset)); }
+static inline unsigned int __attribute__ ((always_inline)) __ExtInsMaskSafe(unsigned int Size, unsigned int Offset) { return ((((Size-1)&0x1F)<<5)|(Offset&0x1F)); }
+
+/* Bit set */
+#define __BITSET(x, size, off)               __builtin_pulp_bset((x), (((1<<(size))-1)<<(off)))
+#define __BITSET_R(x, size, off)             __builtin_pulp_bset_r((x), __ExtInsMaskFast((size), (off)))
+#define __BITSET_R_SAFE(x, size, off)        __builtin_pulp_bset_r((x), __ExtInsMaskSafe((size), (off)))
+
+/* Bit clr */
+#define __BITCLR(x, size, off)               __builtin_pulp_bclr((x), ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R(x, size, off)             __builtin_pulp_bclr_r((x), __ExtInsMaskFast((size), (off)))
+#define __BITCLR_R_SAFE(x, size, off)        __builtin_pulp_bclr_r((x), __ExtInsMaskSafe((size), (off)))
+
+/* Bit Extraction */
+#define __BITEXTRACT(x, size, off)		__builtin_pulp_bextract((x), (size), (off))
+#define __BITEXTRACTU(x, size, off)		__builtin_pulp_bextractu((x), (size), (off))
+
+#define __BITEXTRACT_R(x, size, off)		__builtin_pulp_bextract_r((x), __ExtInsMaskFast((size), (off)))
+#define __BITEXTRACTU_R(x, size, off)	__builtin_pulp_bextractu_r((x), __ExtInsMaskFast((size), (off)))
+
+#define __BITEXTRACT_R_SAFE(x, size, off)	__builtin_pulp_bextract_r((x), __ExtInsMaskSafe((size), (off)))
+#define __BITEXTRACTU_R_SAFE(x, size, off)	__builtin_pulp_bextractu_r((x), __ExtInsMaskSafe((size), (off)))
+
+/* Bit insertion */
+#define __BITINSERT(dst, src, size, off) 	__builtin_pulp_binsert((dst), ~(((1<<(size))-1)<<(off)), (src), (((1<<(size))-1)<<(off)), (off))
+#define __BITINSERT_R(dst, src, size, off) 	__builtin_pulp_binsert_r((dst), (src), __ExtInsMaskFast((size), (off)))
+#define __BITINSERT_R_SAFE(dst, src, size, off) 	__builtin_pulp_binsert_r((dst), (src), __ExtInsMaskSafe((size), (off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __ROTR(x)			__builtin_pulp_rotr((x))
+
+/* Add with normalization */
+#define __ADDNORMU(x, y, scale)		__builtin_pulp_adduN((x), (y), (scale))
+#define __ADDNORMU_REG(x, y, scale)		__builtin_pulp_adduN_r((x), (y), (scale))
+#define __ADDNORM(x, y, scale)		__builtin_pulp_addN((x), (y), (scale))
+#define __ADDNORM_REG(x, y, scale)		__builtin_pulp_addN_r((x), (y), (scale))
+
+/* Add with normalization and rounding */
+#define __ADDROUNDNORMU(x, y, scale)		__builtin_pulp_adduRN((x), (y), (scale), (1<<((scale)-1)))
+#define __ADDROUNDNORMU_REG(x, y, scale)	__builtin_pulp_adduRN_r((x), (y), (scale))
+#define __ADDROUNDNORM(x, y, scale)		__builtin_pulp_addRN((x), (y), (scale), (1<<((scale)-1)))
+#define __ADDROUNDNORM_REG(x, y, scale)	__builtin_pulp_addRN_r((x), (y), (scale))
+
+/* Sub with normalization */
+#define __SUBNORMU(x, y, scale)		__builtin_pulp_subuN((x), (y), (scale))
+#define __SUBNORMU_REG(x, y, scale)		__builtin_pulp_subuN_r((x), (y), (scale))
+#define __SUBNORM(x, y, scale)		__builtin_pulp_subN((x), (y), (scale))
+#define __SUBNORM_REG(x, y, scale)		__builtin_pulp_subN_r((x), (y), (scale))
+
+/* Sub with normalization and rounding */
+#define __SUBROUNDNORMU(x, y, scale)		__builtin_pulp_subuRN((x), (y), (scale), (1<<((scale)-1)))
+#define __SUBROUNDNORMU_REG(x, y, scale)	__builtin_pulp_subuRN_r((x), (y), (scale))
+#define __SUBROUNDNORM(x, y, scale)		__builtin_pulp_subRN((x), (y), (scale), (1<<((scale)-1)))
+#define __SUBROUNDNORM_REG(x, y, scale)	__builtin_pulp_subRN_r((x), (y), (scale))
+
+/* Normalization and rounding */
+#define __ROUNDNORMU(x, scale)		__builtin_pulp_adduRN((x), 0, (scale), (1<<((scale)-1)))
+#define __ROUNDNORMU_REG(x, scale)		__builtin_pulp_adduRN_r((x), 0, (scale))
+#define __ROUNDNORM(x, scale)		__builtin_pulp_addRN((x), 0, (scale), (1<<((scale)-1)))
+#define __ROUNDNORM_REG(x, scale)		__builtin_pulp_addRN_r((x), 0, (scale))
+
+#define __COREID()					__builtin_pulp_CoreId()
+#define __CLUSTERID()				__builtin_pulp_ClusterId()
+#define __NCORE()					__builtin_pulp_CoreCount()
+#define __ISFC()					__builtin_pulp_IsFc()
+
+#define __SPRWRITE(x, y)				__builtin_pulp_spr_write(x, y)
+#define __SPRREAD(x)					__builtin_pulp_spr_read(x)
+#define __SPRREAD_VOL(x)				__builtin_pulp_spr_read_vol(x)
+
+#define __SPRBITSET(spr, off)			__builtin_pulp_spr_bit_set((spr), (off))
+#define __SPRBITCLR(spr, off)			__builtin_pulp_spr_bit_clr((spr), (off))
+
+#define __SPRREADTHENWRITE(spr, x)			__builtin_pulp_read_then_spr_write((spr), (x))
+#define __SPRREADTHENBITSET(spr, off)		__builtin_pulp_read_then_spr_bit_set((spr), (off))
+#define __SPRREADTHENBITCLR(spr, off)		__builtin_pulp_read_then_spr_bit_clr((spr), (off))
+
+
+
+#define __READ_BASE_OFF(base, off)           	__builtin_pulp_read_base_off((base), (off))
+#define __WRITE_BASE_OFF(base, off, val)     	__builtin_pulp_write_base_off((base), (off), (val))
+
+#define __READ_BASE_OFF_VOL(base, off)       	__builtin_pulp_OffsetedRead((base), (off))
+#define __READ_BASE_OFF_HALF_VOL(base, off)  	__builtin_pulp_OffsetedReadHalf((base), (off))
+#define __READ_BASE_OFF_BYTE_VOL(base, off)  	__builtin_pulp_OffsetedReadByte((base), (off))
+
+#define __WRITE_BASE_OFF_VOL(x, base, off)       	__builtin_pulp_OffsetedWrite((x), (base), (off))
+#define __WRITE_BASE_OFF_HALF_VOL(x, base, off)  	__builtin_pulp_OffsetedWriteHalf((x), (base), (off))
+#define __WRITE_BASE_OFF_BYTE_VOL(x, base, off)  	__builtin_pulp_OffsetedWriteByte((x), (base), (off))
+/* Utilities, Target independant */
+#define FIX2FP(Val, Precision)						((float) (Val) / (float) (1<<(Precision)))
+#define FP2FIXR(Val, Precision)						((int)((Val)*((1 << (Precision))-1) + 0.5))
+#define FP2FIX(Val, Precision)						((int)((Val)*((1 << (Precision))-1)))
+#endif
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2_emu.h b/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2_emu.h
new file mode 100644
index 0000000..b65aea7
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/builtins_v2_emu.h
@@ -0,0 +1,347 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_BUILTINS_V2_EMU_H__
+#define __HAL_BUILTINS_V2_EMU_H__
+
+#ifndef ARCHI_CORE_HAS_PULPV2
+/* ARITHMETIC SECTION */
+typedef   signed short v2s __attribute__((vector_size (4)));
+typedef unsigned short v2u __attribute__((vector_size (4)));
+
+typedef   signed char  v4s __attribute__((vector_size (4)));
+typedef unsigned char  v4u __attribute__((vector_size (4)));
+
+#ifdef __EMUL__
+typedef void * rt_pointerT;
+#else
+typedef unsigned int rt_pointerT;
+#endif
+/* Packing of scalars into vectors */
+#define __PACK2(x, y)			((v2s) {(signed short)   (x), (signed short)   (y)})
+#define __PACKU2(x, y)			((v2u) {(unsigned short) (x), (unsigned short) (y)})
+
+#define __PACK4(x, y, z, t)			((v4s) {(signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t)})
+#define __PACKU4(x, y, z, t)			((v4u) {(unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t)})
+
+/* Max */
+#define __MAX(x, y) ((x)>(y)?(x):(y))
+#define __MAX2(x, y) 			((v2s) {((signed short)(x)[0]>(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+							((signed short)(x)[1]>(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __MAX4(x, y) 			((v4s) {((signed char)(x)[0]>(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+							((signed char)(x)[1]>(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+							((signed char)(x)[2]>(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+							((signed char)(x)[3]>(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __MAXU2(x, y) 			((v2u) {((unsigned short)(x)[0]>(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+							((unsigned short)(x)[1]>(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __MAXU4(x, y) 			((v4u) {((unsigned char)(x)[0]>(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+							((unsigned char)(x)[1]>(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+							((unsigned char)(x)[2]>(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+							((unsigned char)(x)[3]>(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Min */
+#define __MIN2(x, y) 			((v2s) {((signed short)(x)[0]<(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+							((signed short)(x)[1]<(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __MIN4(x, y) 			((v4s) {((signed char)(x)[0]<(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+							((signed char)(x)[1]<(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+							((signed char)(x)[2]<(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+							((signed char)(x)[3]<(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __MINU2(x, y) 			((v2u) {((unsigned short)(x)[0]<(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+							((unsigned short)(x)[1]<(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __MINU4(x, y) 			((v4u) {((unsigned char)(x)[0]<(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+							((unsigned char)(x)[1]<(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+							((unsigned char)(x)[2]<(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+							((unsigned char)(x)[3]<(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Clip */
+#define __CLIP(x, precision)			((x)<(-(1<<(precision)))?(-(1<<(precision))):(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x)))
+#define __CLIP_R(x, bound)			(((x)<=-((bound)+1))?(-((bound)+1)):(((x)>=(bound))?(bound):(x)))
+
+#define __CLIPU(x, precision)		((x)<0)?0:(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x))
+#define __CLIPU_R(x, bound)			(((x)<=0)?(0):(((x)>=(bound))?(bound):(x)))
+
+/* Abs */
+#define __ABS2(x) 				((v2u) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1]})
+#define __ABS4(x) 				((v4u) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1], \
+ 						        ((x)[2]<0)?-(x)[2]:(x)[2], ((x)[3]<0)?-(x)[3]:(x)[3]})
+
+/* Unary minus */
+#define __NEG2(x) 				((v2s) {-(x)[0], -(x)[1]}
+#define __NEG4(x) 				((v4s) {-(x)[0], -(x)[1], -(x)[2], -(x)[3]}
+
+/* Addition */
+#define __ADD2(x, y) 			((v2s) {(x)[0]+(y)[0], (x)[1]+(y)[1]}
+#define __ADD4(x, y) 			((v4s) {(x)[0]+(y)[0], (x)[1]+(y)[1], (x)[2]+(y)[2], (x)[3]+(y)[3]}
+
+/* Substraction */
+#define __SUB2(x, y) 			((v2s) {(x)[0]-(y)[0], (x)[1]-(y)[1]}
+#define __SUB4(x, y) 			((v4s) {(x)[0]-(y)[0], (x)[1]-(y)[1], (x)[2]-(y)[2], (x)[3]-(y)[3]}
+
+/* Average */
+#define __AVG2(x, y) 			((v2s) {((x)[0]+(y)[0])>>1, ((x)[1]+(y)[1])>>1}
+#define __AVG4(x, y) 			((v4s) {((x)[0]+(y)[0])>>1, ((x)[1]+(y)[1])>>1, ((x)[2]+(y)[2])>>1, ((x)[3]+(y)[3])>>1}
+
+/* Average unsigned */
+#define __AVGU2(x, y) 			((v2u) {((unsigned short)(x)[0]+(unsigned short)(y)[0])>>1, ((unsigned short)(x)[1]+(unsigned short)(y)[1])>>1}
+#define __AVGU4(x, y) 			((v4u) {((unsigned char)(x)[0]+(unsigned char)(y)[0])>>1, ((unsigned char)(x)[1]+(unsigned char)(y)[1])>>1, \
+							((unsigned char)(x)[2]+(unsigned char)(y)[2])>>1, ((unsigned char)(x)[3]+(unsigned char)(y)[3])>>1}
+
+/* Bitwise and */
+#define __AND2(x, y) 			((v2s) {(x)[0]&(y)[0], (x)[1]&(y)[1]}
+#define __AND4(x, y) 			((v4s) {(x)[0]&(y)[0], (x)[1]&(y)[1], (x)[2]&(y)[2], (x)[3]&(y)[3]}
+
+/* Bitwise or */
+#define __OR2(x, y) 				((v2s) {(x)[0]|(y)[0], (x)[1]|(y)[1]}
+#define __OR4(x, y) 				((v4s) {(x)[0]|(y)[0], (x)[1]|(y)[1], (x)[2]|(y)[2], (x)[3]|(y)[3]}
+
+/* Bitwise exor */
+#define __EXOR2(x, y) 			((v2s) {(x)[0]^(y)[0], (x)[1]^(y)[1]}
+#define __EXOR4(x, y) 			((v4s) {(x)[0]^(y)[0], (x)[1]^(y)[1], (x)[2]^(y)[2], (x)[3]^(y)[3]}
+
+/* Logical shift right */
+#define __SRL2(x, y) 			((v2u) {((unsigned short)(x)[0]>>(unsigned short)(y)[0]), ((unsigned short)(x)[1]>>(unsigned short)(y)[1])}
+#define __SRL4(x, y) 			((v4u) {((unsigned char)(x)[0]>>(unsigned char)(y)[0]), ((unsigned char)(x)[1]>>(unsigned char)(y)[1]), \
+                               		                ((unsigned char)(x)[2]>>(unsigned char)(y)[2]), ((unsigned char)(x)[3]>>(unsigned char)(y)[3])}
+
+/* Arithmetic shift right */
+#define __SRA2(x, y) 			((v2s) {((signed short)(x)[0]>>(signed short)(y)[0]), ((signed short)(x)[1]>>(signed short)(y)[1])}
+#define __SRA4(x, y) 			((v4s) {((signed char)(x)[0]>>(signed char)(y)[0]), ((signed char)(x)[1]>>(signed char)(y)[1]), \
+                               		                ((signed char)(x)[2]>>(signed char)(y)[2]), ((signed char)(x)[3]>>(signed char)(y)[3])}
+
+/* Logical shift left */
+#define __SLL2(x, y) 			((v2s) {(x)[0]<<(y)[0], (x)[1]<<(y)[1]}
+#define __SLL4(x, y) 			((v4s) {(x)[0]<<(y)[0], (x)[1]<<(y)[1], (x)[2]<<(y)[2], (x)[3]<<(y)[3]}
+
+/* Mac */
+#define	__MAC(Acc, x, y)			((Acc) + ((x) * (y)))
+#define	__MSU(Acc, x, y)			((Acc) - ((x) * (y)))
+
+#define	__MACS(Acc, x, y)			((Acc) + ((short int) (x) * (short int) (y)))
+#define	__MACHHS(Acc, x, y)			((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define	__MACU(Acc, x, y)			((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))
+#define	__MACHHU(Acc, x, y)			((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define	__MACSN(Acc, x, y, n)		(((Acc) + ((short int) (x) * (short int) (y)))>>(n))
+#define	__MACUN(Acc, x, y, n)		(((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))>>(n))
+#define	__MACSRN(Acc, x, y, n)		((((Acc) + ((short int) (x) * (short int) (y))) + (1<<((n)-1))) >> (n))
+#define	__MACURN(Acc, x, y, n)		((((Acc) + ((unsigned short int) (x) * (unsigned short int) (y))) + (1<<((n)-1))) >> (n))
+
+#define	__MACHHSN(Acc, x, y, n)		(((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) >> (n))
+#define	__MACHHUN(Acc, x, y, n)		(((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) >> (n))
+#define	__MACHHSRN(Acc, x, y, n)		((((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) + (1<<((n)-1))) >> (n))
+#define	__MACHHURN(Acc, x, y, n)		((((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) + (n)))
+
+/* Multiplications */
+#define __MULS(x, y)				(((short int) (x) * (short int) (y)))
+#define __MULU(x, y)				(((unsigned short int) (x) * (unsigned short int) (y)))
+#define __MULHHS(x, y)			(((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define __MULHHU(x, y)			(((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define __MULSN(x, y, n)			(((short int) (x) * (short int) (y))>>(n))
+#define __MULSRN(x, y, n)			((((short int) (x) * (short int) (y)) + (1<<((n)-1)))>>(n))
+#define __MULUN(x, y, n)			(((unsigned short int) (x) * (unsigned short int) (y))>>(n))
+#define __MULURN(x, y, n)			((((unsigned short int) (x) * (unsigned short int) (y)) + (1<<((n)-1)))>>(n))
+
+#define __MULHHSN(x, y, n)			((((short int) ((x)>>16) * (short int) ((y)>>16)))>>(n))
+#define __MULHHSRN(x, y, n)			(((((short int) ((x)>>16) * (short int) ((y)>>16)))+(1<<((n)-1)))>>(n))
+#define __MULHHUN(x, y, n)			((((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))>>(n))
+#define __MULHHURN(x, y, n)			(((((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))+(1<<((n)-1)))>>(n))
+
+/* Vectorial product and sum of products */
+#define __DOTP2(x, y)			(    (short)(x)[0]*(short)(y)[0] + (short)(x)[1]*(short)(y)[1])
+#define __DOTPU2(x, y)			(    (unsigned short)(x)[0]*(unsigned short)(y)[0] + (unsigned short)(x)[1]*(unsigned short)(y)[1])
+#define __DOTPUS2(x, y)			(    (unsigned short)(x)[0]*(short)(y)[0] + (unsigned short)(x)[1]*(short)(y)[1])
+
+#define __DOTPSC2(x, y)			(    (short)(x)[0]*(short)(y) + (short)(x)[1]*(short)(y))
+#define __DOTPUSC2(x, y)			(    (unsigned short)(x)[0]*(unsigned short)(y) + (unsigned short)(x)[1]*(unsigned short)(y))
+#define __DOTPUSSC2(x, y)			(    (unsigned short)(x)[0]*(short)(y) + (unsigned short)(x)[1]*(short)(y))
+
+#define __SUMDOTP2(x, y, z)			((z)+(short)(x)[0]*(short)(y)[0] + (short)(x)[1]*(short)(y)[1])
+#define __SUMDOTPU2(x, y, z)			((z)+(unsigned short)(x)[0]*(unsigned short)(y)[0] + (unsigned short)(x)[1]*(unsigned short)(y)[1])
+#define __SUMDOTPUS2(x, y, z)		((z)+(unsigned short)(x)[0]*(short)(y)[0] + (unsigned short)(x)[1]*(short)(y)[1])
+
+#define __SUMDOTPSC2(x, y, z)		((z)+(short)(x)[0]*(short)(y) + (short)(x)[1]*(short)(y))
+#define __SUMDOTPUSC2(x, y, z)		((z)+(unsigned short)(x)[0]*(unsigned short)(y) + (unsigned short)(x)[1]*(unsigned short)(y))
+#define __SUMDOTPUSSC2(x, y, z)		((z)+(unsigned short)(x)[0]*(short)(y) + (unsigned short)(x)[1]*(short)(y))
+
+#define __DOTP4(x, y)			(    (char)(x)[0]*(char)(y)[0] + (char)(x)[1]*(char)(y)[1] + (char)(x)[2]*(char)(y)[2] + (char)(x)[3]*(char)(y)[3])
+#define __DOTPU4(x, y)			(    (unsigned char)(x)[0]*(unsigned char)(y)[0] + (unsigned char)(x)[1]*(unsigned char)(y)[1] + \
+                                       		(unsigned char)(x)[2]*(unsigned char)(y)[2] + (unsigned char)(x)[3]*(unsigned char)(y)[3])
+#define __DOTPUS4(x, y)			(    (unsigned char)(x)[0]*(char)(y)[0] + (unsigned char)(x)[1]*(char)(y)[1] + \
+                              			     (unsigned char)(x)[2]*(char)(y)[2] + (unsigned char)(x)[3]*(char)(y)[3])
+
+#define __DOTPSC4(x, y)			(    (char)(x)[0]*(char)(y) + (char)(x)[1]*(char)(y) + (char)(x)[2]*(char)(y) + (char)(x)[3]*(char)(y))
+#define __DOTPUSC4(x, y)			(    (unsigned char)(x)[0]*(unsigned char)(y) + (unsigned char)(x)[1]*(unsigned char)(y) + \
+                               	              	     (unsigned char)(x)[2]*(unsigned char)(y) + (unsigned char)(x)[3]*(unsigned char)(y))
+#define __DOTPUSSC4(x, y)			(    (unsigned char)(x)[0]*(char)(y) + (unsigned char)(x)[1]*(char)(y) + \
+                                             	     (unsigned char)(x)[2]*(char)(y) + (unsigned char)(x)[3]*(char)(y))
+
+#define __SUMDOTP4(x, y, z)			((z)+(char)(x)[0]*(char)(y)[0] + (char)(x)[1]*(char)(y)[1] + (char)(x)[2]*(char)(y)[2] + (char)(x)[3]*(char)(y)[3])
+#define __SUMDOTPU4(x, y, z)			((z)+(unsigned char)(x)[0]*(unsigned char)(y)[0] + (unsigned char)(x)[1]*(unsigned char)(y)[1] + \
+                                  		     (unsigned char)(x)[2]*(unsigned char)(y)[2] + (unsigned char)(x)[3]*(unsigned char)(y)[3])
+#define __SUMDOTPUS4(x, y, z)		((z)+(unsigned char)(x)[0]*(char)(y)[0] + (unsigned char)(x)[1]*(char)(y)[1] + \
+                                             	     (unsigned char)(x)[2]*(char)(y)[2] + (unsigned char)(x)[3]*(char)(y)[3])
+
+#define __SUMDOTPSC4(x, y, z)		((z)+(char)(x)[0]*(char)(y) + (char)(x)[1]*(char)(y) + (char)(x)[2]*(char)(y) + (char)(x)[3]*(char)(y))
+#define __SUMDOTPUSC4(x, y, z)		((z)+(unsigned char)(x)[0]*(unsigned char)(y) + (unsigned char)(x)[1]*(unsigned char)(y) + \
+                                       		     (unsigned char)(x)[2]*(unsigned char)(y) + (unsigned char)(x)[3]*(unsigned char)(y))
+#define __SUMDOTPUSSC4(x, y, z)		((z)+(unsigned char)(x)[0]*(char)(y) + (unsigned char)(x)[1]*(char)(y) + \
+                                       		     (unsigned char)(x)[2]*(char)(y) + (unsigned char)(x)[3]*(char)(y))
+
+#ifdef ARCHI_CORE_HAS_CPLX
+ 
+/* Complex Multiplication, Q15x15 into Q15, with optional post scaling by 1 or 2 */
+#define __CPLXMULS(x, y)			((v2s) {(signed short) ((((long long) (x)[0]*(long long) (y)[0]) - ((long long) (x)[1]*(long long) (y)[1]))>>15),  \
+							(signed short) ((((long long) (x)[0]*(long long) (y)[1]) + ((long long) (x)[1]*(long long) (y)[0]))>>15)})
+#define __CPLXMULSDIV2(x, y)			(__CPLXMULS(x, y)>>(v2s){1,1})
+#define __CPLXMULSDIV4(x, y)			(__CPLXMULS(x, y)>>(v2s){2,2})
+
+/* Complex conjugate */
+#define __CPLXCONJ(x)			((v2s) {(x)[0], -(x)[1]})
+
+/* Complex substration, result rotated by -pi/2 */
+#define __SUB2ROTMJ(x, y)			((v2s) {(x)[1]-(y)[1], (y)[0]-(x)[0]})
+
+/* Complex addition with post scaling by 1 or 2 */
+#define __ADD2DIV2(x, y)			(((x)+(y))>>(v2s) {1, 1})
+#define __ADD2DIV4(x, y)			(((x)+(y))>>(v2s) {2, 2})
+
+#define __ADD4DIV2(x, y)			(((x)+(y))>>(v4s) {1, 1, 1, 1})
+#define __ADD4DIV4(x, y)			(((x)+(y))>>(v4s) {2, 2, 2, 2})
+
+/* Complex substraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)			(((x)-(y))>>(v2s) {1, 1})
+#define __SUB2DIV4(x, y)			(((x)-(y))>>(v2s) {2, 2})
+
+#define __SUB4DIV2(x, y)			(((x)-(y))>>(v4s) {1, 1, 1, 1})
+#define __SUB4DIV4(x, y)			(((x)-(y))>>(v4s) {2, 2, 2, 2})
+
+/* Complex subtraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)			(((x)-(y))>>(v2s) {1, 1})
+#define __SUB2DIV4(x, y)			(((x)-(y))>>(v2s) {2, 2})
+
+/* Viterbi Max and Viterbi Select, pair of Q15 */
+#define __VITMAX(x, y) 			(_VitT1_Flag=((x)[1]<=(y)[1])?1:0, _VitT0_Flag=((x)[0]<=(y)[0])?1:0,\
+					 	(v2s) {((x)[0]>(y)[0])?(x)[0]:(y)[0], ((x)[1]>(y)[1])?(x)[1]:(y)[1]})
+#define __VITSEL(x, y) 			(v2s) {(_VitT0_Flag?(y)[0]:(x)[0])<<1|_VitT0_Flag, (_VitT1_Flag?(y)[1]:(x)[1])<<1|_VitT1_Flag}
+
+#endif
+
+/* Position of the most significant bit of x */
+#define __FL1(x)				(31 - __builtin_clz((x)))
+
+/* Number of sign bits */
+#define __CLB(x)				(__builtin_clrsb((x)))
+
+/* Bit set */
+#define __BITSET(x, size, off)		((x) | (((1<<(size))-1)<<(off)))
+#define __BITSET_R(x, size, off)		((x) | (((1<<(size))-1)<<(off)))
+#define __BITSET_R_SAFE(x, size, off)	((x) | (((1<<((size)&0x1F))-1)<<((off)&0x1F)))
+
+/* Bit clr */
+#define __BITCLR(x, size, off)		((x) & ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R(x, size, off)		((x) & ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R_SAFE(x, size, off)	((x) & ~(((1<<((size)&0x1F))-1)<<((off)&0x1F)))
+
+/* Bit Extraction */
+#define __BITEXTRACT(x, size, off) 		(((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __BITEXTRACTU(x, size, off)		(((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+#define __BITEXTRACT_R(x, size, off) 	(((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __BITEXTRACTU_R(x, size, off)	(((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+#define __BITEXTRACT_R_SAFE(x, size, off) 	(((((x)>>((off)&0x1F))&((unsigned int)(1<<((((size)>32)?32:(size))))-1))<<(32-((((size)>32)?32:(size)))))>>(32-((((size)>32)?32:(size)))))
+#define __BITEXTRACTU_R_SAFE(x, size, off)	(((x)>>((off)&0x1F))&((unsigned int)(1<<((((size)>32)?32:(size))))-1))
+
+/* Bit insertion */
+#define __BITINSERT(dst, src, size, off) 	(((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __BITINSERT_R(dst, src, size, off) 	(((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __BITINSERT_R_SAFE(dst, src, size, off) 	(((dst) & ~(((1<<(((size)>32)?32:(size)))-1)<<((off)&0x1F))) | (((src) & ((1<<(((size)>32)?32:(size)))-1))<<((off)&0x1F)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __ROTR(x)				((((x)>>1)&0x7FFFFFFF) | ((x)<<31))
+
+/* Add with normalization */
+#define __ADDNORMU(x, y, scale)		((unsigned int)((x) + (y))>>(scale))
+#define __ADDNORMU_REG(x, y, scale)		((unsigned int)((x) + (y))>>(scale))
+#define __ADDNORM(x, y, scale)		((int)((x) + (y))>>(scale))
+#define __ADDNORM_REG(x, y, scale)		((int)((x) + (y))>>(scale))
+
+/* Add with normalization and rounding */
+#define __ADDROUNDNORMU(x, y, scale)		((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORMU_REG(x, y, scale)	((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORM(x, y, scale)		((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORM_REG(x, y, scale)	((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+
+/* Sub with normalization */
+#define __SUBNORMU(x, y, scale)		((unsigned int)((x) - (y))>>(scale))
+#define __SUBNORMU_REG(x, y, scale)		((unsigned int)((x) - (y))>>(scale))
+#define __SUBNORM(x, y, scale)		((int)((x) - (y))>>(scale))
+#define __SUBNORM_REG(x, y, scale)		((int)((x) - (y))>>(scale))
+
+/* Sub with normalization and rounding */
+#define __SUBROUNDNORMU(x, y, scale)		((unsigned int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORMU_REG(x, y, scale)	((unsigned int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORM(x, y, scale)		((int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORM_REG(x, y, scale)	((int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+
+/* Normalization and rounding */
+#define __ROUNDNORMU(x, scale)		((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORMU_REG(x, scale)		((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORM(x, scale)		((int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORM_REG(x, scale)		((int)((x) + (1<<((scale)-1)))>>(scale))
+#define __COREID()					0
+#define __CLUSTERID()				0
+#define __NCORE()					1
+
+#define __SPRWRITE(x, y)
+#define __SPRREAD(x)					((int) 0)
+#define __SPRREAD_VOL(x)				((int) 0)
+
+#define __READ_BASE_OFF(base, off)  	         	((int) 0)
+#define __WRITE_BASE_OFF(base, off, val)
+
+#define __READ_BASE_OFF_VOL(base, off)       	((int) 0)
+#define __READ_BASE_OFF_HALF_VOL(base, off)  	((int) 0)
+#define __READ_BASE_OFF_BYTE_VOL(base, off) 	 	((int) 0)
+
+#define __WRITE_BASE_OFF_VOL(x, base, off)
+#define __WRITE_BASE_OFF_HALF_VOL(x, base, off)
+#define __WRITE_BASE_OFF_BYTE_VOL(x, base, off)
+/* Utilities, Target independant */
+#define FIX2FP(Val, Precision)						((float) (Val) / (float) (1<<(Precision)))
+#define FP2FIXR(Val, Precision)						((int)((Val)*((1 << (Precision))-1) + 0.5))
+#define FP2FIX(Val, Precision)						((int)((Val)*((1 << (Precision))-1)))
+#endif
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/pcer_v1.h b/sw/pulp-sdk/archi/include/archi/riscv/pcer_v1.h
new file mode 100644
index 0000000..c9f92bf
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/pcer_v1.h
@@ -0,0 +1,60 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PCER_V1_H
+#define _ARCHI_RISCV_PCER_V1_H
+
+/*
+ * Bit definitions for Performance counters mode registers
+ *
+ */
+#define CSR_PCER_CYCLES   0  /* Count the number of cycles the core was running */
+#define CSR_PCER_INSTR    1  /* Count the number of instructions executed */
+#define CSR_PCER_LD_STALL   2  /* Number of load use hazards */
+#define CSR_PCER_JMP_STALL    3  /* Number of jump register hazards */
+#define CSR_PCER_IMISS    4  /* Cycles waiting for instruction fetches. i.e. the number of instructions wasted due to non-ideal caches */
+#define CSR_PCER_LD   5  /* Number of memory loads executed. Misaligned accesses are counted twice */
+#define CSR_PCER_ST   6  /* Number of memory stores executed. Misaligned accesses are counted twice */
+#define CSR_PCER_JUMP   7  /* Number of jump instructions seen, i.e. j, jr, jal, jalr */
+#define CSR_PCER_BRANCH   8  /* Number of branch instructions seen, i.e. bf, bnf */
+#define CSR_PCER_TAKEN_BRANCH 9  /* Number of taken branch instructions seen, i.e. bf, bnf */
+#define CSR_PCER_RVC    10  /* Number of compressed instructions */
+#define CSR_PCER_LD_EXT   11  /* Number of memory loads to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define CSR_PCER_ST_EXT   12  /* Number of memory stores to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define CSR_PCER_LD_EXT_CYC 13  /* Cycles used for memory loads to EXT. Every non-TCDM access is considered external */
+#define CSR_PCER_ST_EXT_CYC 14  /* Cycles used for memory stores to EXT. Every non-TCDM access is considered external */
+#define CSR_PCER_TCDM_CONT  15  /* Cycles wasted due to TCDM/log-interconnect contention */
+#define CSR_PCER_CSR_HAZARD  16
+#define CSR_PCER_APU_TY_CONF 17
+#define CSR_PCER_APU_CONT    18
+#define CSR_PCER_APU_DEP     19
+#define CSR_PCER_APU_WB      20
+
+
+#define CSR_PCER_NB_EVENTS      16
+#define CSR_PCER_NB_INTERNAL_EVENTS    11
+#define CSR_NB_PCCR             31
+
+// Gives from the event ID, the HW mask that can be stored (with an OR with other events mask) to the PCER
+#define CSR_PCER_EVENT_MASK(eventId)  (1<<(eventId))
+#define CSR_PCER_ALL_EVENTS_MASK  0xffffffff
+
+#define CSR_PCMR_ACTIVE           0x1 /* Activate counting */
+#define CSR_PCMR_SATURATE         0x2 /* Activate saturation */
+
+#define CSR_PCER_NAME(id) (id == 0 ? "Cycles" : id == 1 ? "Instructions" : id == 2 ? "LD_Stall" : id == 3 ? "Jmp_Stall" : id == 4 ? "IMISS" : id == 5 ? "LD" : id == 6 ? "ST" : id == 7 ? "JUMP" : id == 8 ? "BRANCH" : id == 9 ? "TAKEN_BRANCH" : id == 10 ? "RVC" : id == 11 ? "LD_EXT" : id == 12 ? "ST_EXT" : id == 13 ? "LD_EXT_CYC" : id == 14 ? "ST_EXT_CYC" : id == 15 ? "TCDM_CONT" : "NA")
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/pcer_v2.h b/sw/pulp-sdk/archi/include/archi/riscv/pcer_v2.h
new file mode 100644
index 0000000..c329258
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/pcer_v2.h
@@ -0,0 +1,56 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PCER_V1_H
+#define _ARCHI_RISCV_PCER_V1_H
+
+/*
+ * Bit definitions for Performance counters mode registers
+ *
+ */
+#define CSR_PCER_CYCLES   0  /* Count the number of cycles the core was running */
+#define CSR_PCER_INSTR    1  /* Count the number of instructions executed */
+#define CSR_PCER_LD_STALL   2  /* Number of load use hazards */
+#define CSR_PCER_JMP_STALL    3  /* Number of jump register hazards */
+#define CSR_PCER_IMISS    4  /* Cycles waiting for instruction fetches. i.e. the number of instructions wasted due to non-ideal caches */
+#define CSR_PCER_LD   5  /* Number of memory loads executed. Misaligned accesses are counted twice */
+#define CSR_PCER_ST   6  /* Number of memory stores executed. Misaligned accesses are counted twice */
+#define CSR_PCER_JUMP   7  /* Number of jump instructions seen, i.e. j, jr, jal, jalr */
+#define CSR_PCER_BRANCH   8  /* Number of branch instructions seen, i.e. bf, bnf */
+#define CSR_PCER_TAKEN_BRANCH 9  /* Number of taken branch instructions seen, i.e. bf, bnf */
+#define CSR_PCER_RVC    10  /* Number of compressed instructions */
+#define CSR_PCER_ELW    11  /* Cycles wasted due to ELW instruction */
+#define CSR_PCER_LD_EXT   12  /* Number of memory loads to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define CSR_PCER_ST_EXT   13  /* Number of memory stores to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external */
+#define CSR_PCER_LD_EXT_CYC 14  /* Cycles used for memory loads to EXT. Every non-TCDM access is considered external */
+#define CSR_PCER_ST_EXT_CYC 15  /* Cycles used for memory stores to EXT. Every non-TCDM access is considered external */
+#define CSR_PCER_TCDM_CONT  16  /* Cycles wasted due to TCDM/log-interconnect contention */
+
+
+#define CSR_PCER_NB_EVENTS      17
+#define CSR_PCER_NB_INTERNAL_EVENTS    12
+#define CSR_NB_PCCR             31
+
+// Gives from the event ID, the HW mask that can be stored (with an OR with other events mask) to the PCER
+#define CSR_PCER_EVENT_MASK(eventId)  (1<<(eventId))
+#define CSR_PCER_ALL_EVENTS_MASK  0xffffffff
+
+#define CSR_PCMR_ACTIVE           0x1 /* Activate counting */
+#define CSR_PCMR_SATURATE         0x2 /* Activate saturation */
+
+#define CSR_PCER_NAME(id) (id == 0 ? "Cycles" : id == 1 ? "Instructions" : id == 2 ? "LD_Stall" : id == 3 ? "Jmp_Stall" : id == 4 ? "IMISS" : id == 5 ? "LD" : id == 6 ? "ST" : id == 7 ? "JUMP" : id == 8 ? "BRANCH" : id == 9 ? "TAKEN_BRANCH" : id == 10 ? "RVC" : id == 11 ? "ELW" : id == 12 ? "LD_EXT" : id == 13 ? "ST_EXT" : id == 14 ? "LD_EXT_CYC" : id == 15 ? "ST_EXT_CYC" : id == 16 ? "TCDM_CONT" : "NA")
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/priv_1.9.h b/sw/pulp-sdk/archi/include/archi/riscv/priv_1.9.h
new file mode 100644
index 0000000..ac03cbb
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/priv_1.9.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PRIV_1_9_H
+#define _ARCHI_RISCV_PRIV_1_9_H
+
+#define RV_CSR_MSTATUS  0x300
+#define RV_CSR_MEPC     0x341
+#define RV_CSR_MCAUSE   0x342
+#define RV_CSR_MTVAL    0x343
+#define RV_CSR_MESTATUS 0x7C0
+#define RV_CSR_MISA     0xF10
+#define RV_CSR_MIMPID   0xF13
+#define RV_CSR_MHARTID  0xF14
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/priv_1_10.h b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_10.h
new file mode 100644
index 0000000..df6a5ff
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_10.h
@@ -0,0 +1,55 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PRIV_1_9_H
+#define _ARCHI_RISCV_PRIV_1_9_H
+
+#define RV_CSR_MSTATUS  0x300
+#define RV_CSR_MEPC     0x341
+#define RV_CSR_MCAUSE   0x342
+#define RV_CSR_MTVAL    0x343
+#define RV_CSR_MESTATUS 0x7C0
+#ifdef RISCV_1_7
+#define RV_CSR_MCPUID   0xF00
+#define RV_CSR_MIMPID   0xF01
+#define RV_CSR_MHARTID  0xF10
+#else
+#define RV_CSR_MISA     0xF10
+#define RV_CSR_MIMPID   0xF13
+#define RV_CSR_MHARTID  0xF14
+#endif
+
+#define CSR_PCCR(N)	(0x780 + (N))
+#define CSR_PCER	0xCC0
+#define CSR_PCMR	0xCC1
+
+#define CSR_STACK_CONF   0x7D0
+#define CSR_STACK_START  0x7D1
+#define CSR_STACK_END    0x7D2
+
+#define CSR_MESTATUS_INTEN_BIT 0
+#define CSR_MESTATUS_PRV_BIT   1
+
+#define CSR_MESTATUS_PRV_MACH  3
+
+#define CSR_HWLOOP0_START   0x7C0
+#define CSR_HWLOOP0_END     0x7C1
+#define CSR_HWLOOP0_COUNTER 0x7C2
+#define CSR_HWLOOP1_START   0x7C4
+#define CSR_HWLOOP1_END     0x7C5
+#define CSR_HWLOOP1_COUNTER 0x7C6
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/priv_1_7.h b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_7.h
new file mode 100644
index 0000000..f3c9180
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_7.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PRIV_1_7_H
+#define _ARCHI_RISCV_PRIV_1_7_H
+
+#define CSR_MSTATUS  0x300
+#define CSR_MEPC     0x341
+#define CSR_MCAUSE   0x342
+#define CSR_MTVAL    0x343
+#define CSR_MESTATUS 0x7C0
+#define CSR_MCPUID   0xF00
+#define CSR_MIMPID   0xF01
+#define CSR_MHARTID  0xF10
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/riscv/priv_1_9.h b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_9.h
new file mode 100644
index 0000000..d06f85f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/riscv/priv_1_9.h
@@ -0,0 +1,55 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef _ARCHI_RISCV_PRIV_1_9_H
+#define _ARCHI_RISCV_PRIV_1_9_H
+
+#define RV_CSR_MSTATUS  0x300
+#define RV_CSR_MEPC     0x341
+#define RV_CSR_MCAUSE   0x342
+#define RV_CSR_MTVAL    0x343
+#define RV_CSR_MESTATUS 0x7C0
+#ifdef RISCV_1_7
+#define RV_CSR_MCPUID   0xF00
+#define RV_CSR_MIMPID   0xF01
+#define RV_CSR_MHARTID  0xF10
+#else
+#define RV_CSR_MISA     0xF10
+#define RV_CSR_MIMPID   0xF13
+#define RV_CSR_MHARTID  0xF14
+#endif
+
+#define CSR_PCCR(N)	(0x780 + (N))
+#define CSR_PCER	0x7A0
+#define CSR_PCMR	0x7A1
+
+#define CSR_STACK_CONF   0x7D0
+#define CSR_STACK_START  0x7D1
+#define CSR_STACK_END    0x7D2
+
+#define CSR_MESTATUS_INTEN_BIT 0
+#define CSR_MESTATUS_PRV_BIT   1
+
+#define CSR_MESTATUS_PRV_MACH  3
+
+#define CSR_HWLOOP0_START   0x7B0
+#define CSR_HWLOOP0_END     0x7B1
+#define CSR_HWLOOP0_COUNTER 0x7B2
+#define CSR_HWLOOP1_START   0x7B4
+#define CSR_HWLOOP1_END     0x7B5
+#define CSR_HWLOOP1_COUNTER 0x7B6
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/rtc/rtc_v2.h b/sw/pulp-sdk/archi/include/archi/rtc/rtc_v2.h
new file mode 100644
index 0000000..1c341c8
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/rtc/rtc_v2.h
@@ -0,0 +1,473 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_RTC_RTC_V2_H__
+#define __INCLUDE_ARCHI_RTC_RTC_V2_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Clock register
+#define RTC_CLOCK_OFFSET                         0x0
+
+// Alarm register
+#define RTC_ALARM_OFFSET                         0x4
+
+// Timer register
+#define RTC_TIMER_OFFSET                         0x8
+
+// Date register
+#define RTC_DATE_OFFSET                          0xc
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// First digit of clock seconds. (access: R/W)
+#define RTC_CLOCK_SECONDS_0_BIT                                      0
+#define RTC_CLOCK_SECONDS_0_WIDTH                                    4
+#define RTC_CLOCK_SECONDS_0_MASK                                     0xf
+
+// Second digit of clock seconds. (access: R/W)
+#define RTC_CLOCK_SECONDS_1_BIT                                      4
+#define RTC_CLOCK_SECONDS_1_WIDTH                                    4
+#define RTC_CLOCK_SECONDS_1_MASK                                     0xf0
+
+// First digit of clock minutes. (access: R/W)
+#define RTC_CLOCK_MINUTES_0_BIT                                      8
+#define RTC_CLOCK_MINUTES_0_WIDTH                                    4
+#define RTC_CLOCK_MINUTES_0_MASK                                     0xf00
+
+// Second digit of clock minutes. (access: R/W)
+#define RTC_CLOCK_MINUTES_1_BIT                                      12
+#define RTC_CLOCK_MINUTES_1_WIDTH                                    4
+#define RTC_CLOCK_MINUTES_1_MASK                                     0xf000
+
+// First digit of clock hours. (access: R/W)
+#define RTC_CLOCK_HOURS_0_BIT                                        16
+#define RTC_CLOCK_HOURS_0_WIDTH                                      4
+#define RTC_CLOCK_HOURS_0_MASK                                       0xf0000
+
+// Second digit of clock hours. (access: R/W)
+#define RTC_CLOCK_HOURS_1_BIT                                        20
+#define RTC_CLOCK_HOURS_1_WIDTH                                      2
+#define RTC_CLOCK_HOURS_1_MASK                                       0x300000
+
+// MSB part of second counter initial value. The second counter is incremented every 1/32768 seconds and is incrementing by 1 the number of seconds when it reaches 32768. When the clock is written, bits 0 to 4 are set to 0 and bits 5 to 14 are set to the value of this field. (access: R/W)
+#define RTC_CLOCK_INIT_SEC_COUNT_BIT                                 22
+#define RTC_CLOCK_INIT_SEC_COUNT_WIDTH                               10
+#define RTC_CLOCK_INIT_SEC_COUNT_MASK                                0xffc00000
+
+// First digit of alarm seconds. (access: R/W)
+#define RTC_ALARM_SECONDS_0_BIT                                      0
+#define RTC_ALARM_SECONDS_0_WIDTH                                    8
+#define RTC_ALARM_SECONDS_0_MASK                                     0xff
+
+// Second digit of alarm seconds. (access: R/W)
+#define RTC_ALARM_SECONDS_1_BIT                                      0
+#define RTC_ALARM_SECONDS_1_WIDTH                                    8
+#define RTC_ALARM_SECONDS_1_MASK                                     0xff
+
+// First digit of alarm minutes. (access: R/W)
+#define RTC_ALARM_MINUTES_0_BIT                                      8
+#define RTC_ALARM_MINUTES_0_WIDTH                                    8
+#define RTC_ALARM_MINUTES_0_MASK                                     0xff00
+
+// Second digit of alarm minutes. (access: R/W)
+#define RTC_ALARM_MINUTES_1_BIT                                      8
+#define RTC_ALARM_MINUTES_1_WIDTH                                    8
+#define RTC_ALARM_MINUTES_1_MASK                                     0xff00
+
+// First digit of alarm hours. (access: R/W)
+#define RTC_ALARM_HOURS_0_BIT                                        16
+#define RTC_ALARM_HOURS_0_WIDTH                                      6
+#define RTC_ALARM_HOURS_0_MASK                                       0x3f0000
+
+// Second digit of alarm hours. (access: R/W)
+#define RTC_ALARM_HOURS_1_BIT                                        16
+#define RTC_ALARM_HOURS_1_WIDTH                                      6
+#define RTC_ALARM_HOURS_1_MASK                                       0x3f0000
+
+// Alarm enable. When set to 1, an event is generated when the alarm is matching the clock. (access: R/W)
+#define RTC_ALARM_ENABLE_BIT                                         31
+#define RTC_ALARM_ENABLE_WIDTH                                       1
+#define RTC_ALARM_ENABLE_MASK                                        0x80000000
+
+// Timer target. When the timer is enabled, an event is generated when the timer counter is matching this field. (access: R/W)
+#define RTC_TIMER_TARGET_BIT                                         0
+#define RTC_TIMER_TARGET_WIDTH                                       17
+#define RTC_TIMER_TARGET_MASK                                        0x1ffff
+
+// Timer retrig. When set to 1, the timer is still enabled after an event is generated when the timer counter is matching the timer target. If it is set to 0, the timer is disabled after the event is generated. (access: R/W)
+#define RTC_TIMER_RETRIG_BIT                                         30
+#define RTC_TIMER_RETRIG_WIDTH                                       1
+#define RTC_TIMER_RETRIG_MASK                                        0x40000000
+
+// Timer enable. When set to 1, the timer counter is incremented every 1/32768 seconds and an event is generated when the timer counter is matching the timer target. (access: R/W)
+#define RTC_TIMER_ENABLE_BIT                                         31
+#define RTC_TIMER_ENABLE_WIDTH                                       1
+#define RTC_TIMER_ENABLE_MASK                                        0x80000000
+
+// First digit of date day. (access: R/W)
+#define RTC_DATE_DAY_0_BIT                                           0
+#define RTC_DATE_DAY_0_WIDTH                                         6
+#define RTC_DATE_DAY_0_MASK                                          0x3f
+
+// Second digit of date day. (access: R/W)
+#define RTC_DATE_DAY_1_BIT                                           0
+#define RTC_DATE_DAY_1_WIDTH                                         6
+#define RTC_DATE_DAY_1_MASK                                          0x3f
+
+// First digit of date month. (access: R/W)
+#define RTC_DATE_MONTH_0_BIT                                         8
+#define RTC_DATE_MONTH_0_WIDTH                                       5
+#define RTC_DATE_MONTH_0_MASK                                        0x1f00
+
+// Second digit of date month. (access: R/W)
+#define RTC_DATE_MONTH_1_BIT                                         8
+#define RTC_DATE_MONTH_1_WIDTH                                       5
+#define RTC_DATE_MONTH_1_MASK                                        0x1f00
+
+// First digit of date year. (access: R/W)
+#define RTC_DATE_YEAR_0_BIT                                          16
+#define RTC_DATE_YEAR_0_WIDTH                                        14
+#define RTC_DATE_YEAR_0_MASK                                         0x3fff0000
+
+// Second digit of date year. (access: R/W)
+#define RTC_DATE_YEAR_1_BIT                                          16
+#define RTC_DATE_YEAR_1_WIDTH                                        14
+#define RTC_DATE_YEAR_1_MASK                                         0x3fff0000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int seconds_0       :4 ; // First digit of clock seconds.
+    unsigned int seconds_1       :4 ; // Second digit of clock seconds.
+    unsigned int minutes_0       :4 ; // First digit of clock minutes.
+    unsigned int minutes_1       :4 ; // Second digit of clock minutes.
+    unsigned int hours_0         :4 ; // First digit of clock hours.
+    unsigned int hours_1         :2 ; // Second digit of clock hours.
+    unsigned int init_sec_count  :10; // MSB part of second counter initial value. The second counter is incremented every 1/32768 seconds and is incrementing by 1 the number of seconds when it reaches 32768. When the clock is written, bits 0 to 4 are set to 0 and bits 5 to 14 are set to the value of this field.
+  };
+  unsigned int raw;
+} __attribute__((packed)) rtc_clock_t;
+
+typedef union {
+  struct {
+    unsigned int seconds_0       :8 ; // First digit of alarm seconds.
+    unsigned int seconds_1       :8 ; // Second digit of alarm seconds.
+    unsigned int minutes_0       :8 ; // First digit of alarm minutes.
+    unsigned int minutes_1       :8 ; // Second digit of alarm minutes.
+    unsigned int hours_0         :6 ; // First digit of alarm hours.
+    unsigned int hours_1         :6 ; // Second digit of alarm hours.
+    unsigned int padding0:9 ;
+    unsigned int enable          :1 ; // Alarm enable. When set to 1, an event is generated when the alarm is matching the clock.
+  };
+  unsigned int raw;
+} __attribute__((packed)) rtc_alarm_t;
+
+typedef union {
+  struct {
+    unsigned int target          :17; // Timer target. When the timer is enabled, an event is generated when the timer counter is matching this field.
+    unsigned int padding0:13;
+    unsigned int retrig          :1 ; // Timer retrig. When set to 1, the timer is still enabled after an event is generated when the timer counter is matching the timer target. If it is set to 0, the timer is disabled after the event is generated.
+    unsigned int enable          :1 ; // Timer enable. When set to 1, the timer counter is incremented every 1/32768 seconds and an event is generated when the timer counter is matching the timer target.
+  };
+  unsigned int raw;
+} __attribute__((packed)) rtc_timer_t;
+
+typedef union {
+  struct {
+    unsigned int day_0           :6 ; // First digit of date day.
+    unsigned int day_1           :6 ; // Second digit of date day.
+    unsigned int padding0:2 ;
+    unsigned int month_0         :5 ; // First digit of date month.
+    unsigned int month_1         :5 ; // Second digit of date month.
+    unsigned int padding1:3 ;
+    unsigned int year_0          :14; // First digit of date year.
+    unsigned int year_1          :14; // Second digit of date year.
+  };
+  unsigned int raw;
+} __attribute__((packed)) rtc_date_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_rtc_clock : public vp::reg_32
+{
+public:
+  inline void seconds_0_set(uint32_t value) { this->set_field(value, RTC_CLOCK_SECONDS_0_BIT, RTC_CLOCK_SECONDS_0_WIDTH); }
+  inline uint32_t seconds_0_get() { return this->get_field(RTC_CLOCK_SECONDS_0_BIT, RTC_CLOCK_SECONDS_0_WIDTH); }
+  inline void seconds_1_set(uint32_t value) { this->set_field(value, RTC_CLOCK_SECONDS_1_BIT, RTC_CLOCK_SECONDS_1_WIDTH); }
+  inline uint32_t seconds_1_get() { return this->get_field(RTC_CLOCK_SECONDS_1_BIT, RTC_CLOCK_SECONDS_1_WIDTH); }
+  inline void minutes_0_set(uint32_t value) { this->set_field(value, RTC_CLOCK_MINUTES_0_BIT, RTC_CLOCK_MINUTES_0_WIDTH); }
+  inline uint32_t minutes_0_get() { return this->get_field(RTC_CLOCK_MINUTES_0_BIT, RTC_CLOCK_MINUTES_0_WIDTH); }
+  inline void minutes_1_set(uint32_t value) { this->set_field(value, RTC_CLOCK_MINUTES_1_BIT, RTC_CLOCK_MINUTES_1_WIDTH); }
+  inline uint32_t minutes_1_get() { return this->get_field(RTC_CLOCK_MINUTES_1_BIT, RTC_CLOCK_MINUTES_1_WIDTH); }
+  inline void hours_0_set(uint32_t value) { this->set_field(value, RTC_CLOCK_HOURS_0_BIT, RTC_CLOCK_HOURS_0_WIDTH); }
+  inline uint32_t hours_0_get() { return this->get_field(RTC_CLOCK_HOURS_0_BIT, RTC_CLOCK_HOURS_0_WIDTH); }
+  inline void hours_1_set(uint32_t value) { this->set_field(value, RTC_CLOCK_HOURS_1_BIT, RTC_CLOCK_HOURS_1_WIDTH); }
+  inline uint32_t hours_1_get() { return this->get_field(RTC_CLOCK_HOURS_1_BIT, RTC_CLOCK_HOURS_1_WIDTH); }
+  inline void init_sec_count_set(uint32_t value) { this->set_field(value, RTC_CLOCK_INIT_SEC_COUNT_BIT, RTC_CLOCK_INIT_SEC_COUNT_WIDTH); }
+  inline uint32_t init_sec_count_get() { return this->get_field(RTC_CLOCK_INIT_SEC_COUNT_BIT, RTC_CLOCK_INIT_SEC_COUNT_WIDTH); }
+};
+
+class vp_rtc_alarm : public vp::reg_32
+{
+public:
+  inline void seconds_0_set(uint32_t value) { this->set_field(value, RTC_ALARM_SECONDS_0_BIT, RTC_ALARM_SECONDS_0_WIDTH); }
+  inline uint32_t seconds_0_get() { return this->get_field(RTC_ALARM_SECONDS_0_BIT, RTC_ALARM_SECONDS_0_WIDTH); }
+  inline void seconds_1_set(uint32_t value) { this->set_field(value, RTC_ALARM_SECONDS_1_BIT, RTC_ALARM_SECONDS_1_WIDTH); }
+  inline uint32_t seconds_1_get() { return this->get_field(RTC_ALARM_SECONDS_1_BIT, RTC_ALARM_SECONDS_1_WIDTH); }
+  inline void minutes_0_set(uint32_t value) { this->set_field(value, RTC_ALARM_MINUTES_0_BIT, RTC_ALARM_MINUTES_0_WIDTH); }
+  inline uint32_t minutes_0_get() { return this->get_field(RTC_ALARM_MINUTES_0_BIT, RTC_ALARM_MINUTES_0_WIDTH); }
+  inline void minutes_1_set(uint32_t value) { this->set_field(value, RTC_ALARM_MINUTES_1_BIT, RTC_ALARM_MINUTES_1_WIDTH); }
+  inline uint32_t minutes_1_get() { return this->get_field(RTC_ALARM_MINUTES_1_BIT, RTC_ALARM_MINUTES_1_WIDTH); }
+  inline void hours_0_set(uint32_t value) { this->set_field(value, RTC_ALARM_HOURS_0_BIT, RTC_ALARM_HOURS_0_WIDTH); }
+  inline uint32_t hours_0_get() { return this->get_field(RTC_ALARM_HOURS_0_BIT, RTC_ALARM_HOURS_0_WIDTH); }
+  inline void hours_1_set(uint32_t value) { this->set_field(value, RTC_ALARM_HOURS_1_BIT, RTC_ALARM_HOURS_1_WIDTH); }
+  inline uint32_t hours_1_get() { return this->get_field(RTC_ALARM_HOURS_1_BIT, RTC_ALARM_HOURS_1_WIDTH); }
+  inline void enable_set(uint32_t value) { this->set_field(value, RTC_ALARM_ENABLE_BIT, RTC_ALARM_ENABLE_WIDTH); }
+  inline uint32_t enable_get() { return this->get_field(RTC_ALARM_ENABLE_BIT, RTC_ALARM_ENABLE_WIDTH); }
+};
+
+class vp_rtc_timer : public vp::reg_32
+{
+public:
+  inline void target_set(uint32_t value) { this->set_field(value, RTC_TIMER_TARGET_BIT, RTC_TIMER_TARGET_WIDTH); }
+  inline uint32_t target_get() { return this->get_field(RTC_TIMER_TARGET_BIT, RTC_TIMER_TARGET_WIDTH); }
+  inline void retrig_set(uint32_t value) { this->set_field(value, RTC_TIMER_RETRIG_BIT, RTC_TIMER_RETRIG_WIDTH); }
+  inline uint32_t retrig_get() { return this->get_field(RTC_TIMER_RETRIG_BIT, RTC_TIMER_RETRIG_WIDTH); }
+  inline void enable_set(uint32_t value) { this->set_field(value, RTC_TIMER_ENABLE_BIT, RTC_TIMER_ENABLE_WIDTH); }
+  inline uint32_t enable_get() { return this->get_field(RTC_TIMER_ENABLE_BIT, RTC_TIMER_ENABLE_WIDTH); }
+};
+
+class vp_rtc_date : public vp::reg_32
+{
+public:
+  inline void day_0_set(uint32_t value) { this->set_field(value, RTC_DATE_DAY_0_BIT, RTC_DATE_DAY_0_WIDTH); }
+  inline uint32_t day_0_get() { return this->get_field(RTC_DATE_DAY_0_BIT, RTC_DATE_DAY_0_WIDTH); }
+  inline void day_1_set(uint32_t value) { this->set_field(value, RTC_DATE_DAY_1_BIT, RTC_DATE_DAY_1_WIDTH); }
+  inline uint32_t day_1_get() { return this->get_field(RTC_DATE_DAY_1_BIT, RTC_DATE_DAY_1_WIDTH); }
+  inline void month_0_set(uint32_t value) { this->set_field(value, RTC_DATE_MONTH_0_BIT, RTC_DATE_MONTH_0_WIDTH); }
+  inline uint32_t month_0_get() { return this->get_field(RTC_DATE_MONTH_0_BIT, RTC_DATE_MONTH_0_WIDTH); }
+  inline void month_1_set(uint32_t value) { this->set_field(value, RTC_DATE_MONTH_1_BIT, RTC_DATE_MONTH_1_WIDTH); }
+  inline uint32_t month_1_get() { return this->get_field(RTC_DATE_MONTH_1_BIT, RTC_DATE_MONTH_1_WIDTH); }
+  inline void year_0_set(uint32_t value) { this->set_field(value, RTC_DATE_YEAR_0_BIT, RTC_DATE_YEAR_0_WIDTH); }
+  inline uint32_t year_0_get() { return this->get_field(RTC_DATE_YEAR_0_BIT, RTC_DATE_YEAR_0_WIDTH); }
+  inline void year_1_set(uint32_t value) { this->set_field(value, RTC_DATE_YEAR_1_BIT, RTC_DATE_YEAR_1_WIDTH); }
+  inline uint32_t year_1_get() { return this->get_field(RTC_DATE_YEAR_1_BIT, RTC_DATE_YEAR_1_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int clock           ; // Clock register
+  unsigned int alarm           ; // Alarm register
+  unsigned int timer           ; // Timer register
+  unsigned int date            ; // Date register
+} __attribute__((packed)) rtc_rtc_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t rtc_clock_get(uint32_t base) { return ARCHI_READ(base, RTC_CLOCK_OFFSET); }
+static inline void rtc_clock_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, RTC_CLOCK_OFFSET, value); }
+
+static inline uint32_t rtc_alarm_get(uint32_t base) { return ARCHI_READ(base, RTC_ALARM_OFFSET); }
+static inline void rtc_alarm_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, RTC_ALARM_OFFSET, value); }
+
+static inline uint32_t rtc_timer_get(uint32_t base) { return ARCHI_READ(base, RTC_TIMER_OFFSET); }
+static inline void rtc_timer_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, RTC_TIMER_OFFSET, value); }
+
+static inline uint32_t rtc_date_get(uint32_t base) { return ARCHI_READ(base, RTC_DATE_OFFSET); }
+static inline void rtc_date_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, RTC_DATE_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define RTC_CLOCK_SECONDS_0_GET(value)                     (ARCHI_BEXTRACTU((value),4,0))
+#define RTC_CLOCK_SECONDS_0_GETS(value)                    (ARCHI_BEXTRACT((value),4,0))
+#define RTC_CLOCK_SECONDS_0_SET(value,field)               (ARCHI_BINSERT((value),(field),4,0))
+#define RTC_CLOCK_SECONDS_0(val)                           ((val) << 0)
+
+#define RTC_CLOCK_SECONDS_1_GET(value)                     (ARCHI_BEXTRACTU((value),4,4))
+#define RTC_CLOCK_SECONDS_1_GETS(value)                    (ARCHI_BEXTRACT((value),4,4))
+#define RTC_CLOCK_SECONDS_1_SET(value,field)               (ARCHI_BINSERT((value),(field),4,4))
+#define RTC_CLOCK_SECONDS_1(val)                           ((val) << 4)
+
+#define RTC_CLOCK_MINUTES_0_GET(value)                     (ARCHI_BEXTRACTU((value),4,8))
+#define RTC_CLOCK_MINUTES_0_GETS(value)                    (ARCHI_BEXTRACT((value),4,8))
+#define RTC_CLOCK_MINUTES_0_SET(value,field)               (ARCHI_BINSERT((value),(field),4,8))
+#define RTC_CLOCK_MINUTES_0(val)                           ((val) << 8)
+
+#define RTC_CLOCK_MINUTES_1_GET(value)                     (ARCHI_BEXTRACTU((value),4,12))
+#define RTC_CLOCK_MINUTES_1_GETS(value)                    (ARCHI_BEXTRACT((value),4,12))
+#define RTC_CLOCK_MINUTES_1_SET(value,field)               (ARCHI_BINSERT((value),(field),4,12))
+#define RTC_CLOCK_MINUTES_1(val)                           ((val) << 12)
+
+#define RTC_CLOCK_HOURS_0_GET(value)                       (ARCHI_BEXTRACTU((value),4,16))
+#define RTC_CLOCK_HOURS_0_GETS(value)                      (ARCHI_BEXTRACT((value),4,16))
+#define RTC_CLOCK_HOURS_0_SET(value,field)                 (ARCHI_BINSERT((value),(field),4,16))
+#define RTC_CLOCK_HOURS_0(val)                             ((val) << 16)
+
+#define RTC_CLOCK_HOURS_1_GET(value)                       (ARCHI_BEXTRACTU((value),2,20))
+#define RTC_CLOCK_HOURS_1_GETS(value)                      (ARCHI_BEXTRACT((value),2,20))
+#define RTC_CLOCK_HOURS_1_SET(value,field)                 (ARCHI_BINSERT((value),(field),2,20))
+#define RTC_CLOCK_HOURS_1(val)                             ((val) << 20)
+
+#define RTC_CLOCK_INIT_SEC_COUNT_GET(value)                (ARCHI_BEXTRACTU((value),10,22))
+#define RTC_CLOCK_INIT_SEC_COUNT_GETS(value)               (ARCHI_BEXTRACT((value),10,22))
+#define RTC_CLOCK_INIT_SEC_COUNT_SET(value,field)          (ARCHI_BINSERT((value),(field),10,22))
+#define RTC_CLOCK_INIT_SEC_COUNT(val)                      ((val) << 22)
+
+#define RTC_ALARM_SECONDS_0_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define RTC_ALARM_SECONDS_0_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define RTC_ALARM_SECONDS_0_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define RTC_ALARM_SECONDS_0(val)                           ((val) << 0)
+
+#define RTC_ALARM_SECONDS_1_GET(value)                     (ARCHI_BEXTRACTU((value),8,0))
+#define RTC_ALARM_SECONDS_1_GETS(value)                    (ARCHI_BEXTRACT((value),8,0))
+#define RTC_ALARM_SECONDS_1_SET(value,field)               (ARCHI_BINSERT((value),(field),8,0))
+#define RTC_ALARM_SECONDS_1(val)                           ((val) << 0)
+
+#define RTC_ALARM_MINUTES_0_GET(value)                     (ARCHI_BEXTRACTU((value),8,8))
+#define RTC_ALARM_MINUTES_0_GETS(value)                    (ARCHI_BEXTRACT((value),8,8))
+#define RTC_ALARM_MINUTES_0_SET(value,field)               (ARCHI_BINSERT((value),(field),8,8))
+#define RTC_ALARM_MINUTES_0(val)                           ((val) << 8)
+
+#define RTC_ALARM_MINUTES_1_GET(value)                     (ARCHI_BEXTRACTU((value),8,8))
+#define RTC_ALARM_MINUTES_1_GETS(value)                    (ARCHI_BEXTRACT((value),8,8))
+#define RTC_ALARM_MINUTES_1_SET(value,field)               (ARCHI_BINSERT((value),(field),8,8))
+#define RTC_ALARM_MINUTES_1(val)                           ((val) << 8)
+
+#define RTC_ALARM_HOURS_0_GET(value)                       (ARCHI_BEXTRACTU((value),6,16))
+#define RTC_ALARM_HOURS_0_GETS(value)                      (ARCHI_BEXTRACT((value),6,16))
+#define RTC_ALARM_HOURS_0_SET(value,field)                 (ARCHI_BINSERT((value),(field),6,16))
+#define RTC_ALARM_HOURS_0(val)                             ((val) << 16)
+
+#define RTC_ALARM_HOURS_1_GET(value)                       (ARCHI_BEXTRACTU((value),6,16))
+#define RTC_ALARM_HOURS_1_GETS(value)                      (ARCHI_BEXTRACT((value),6,16))
+#define RTC_ALARM_HOURS_1_SET(value,field)                 (ARCHI_BINSERT((value),(field),6,16))
+#define RTC_ALARM_HOURS_1(val)                             ((val) << 16)
+
+#define RTC_ALARM_ENABLE_GET(value)                        (ARCHI_BEXTRACTU((value),1,31))
+#define RTC_ALARM_ENABLE_GETS(value)                       (ARCHI_BEXTRACT((value),1,31))
+#define RTC_ALARM_ENABLE_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,31))
+#define RTC_ALARM_ENABLE(val)                              ((val) << 31)
+
+#define RTC_TIMER_TARGET_GET(value)                        (ARCHI_BEXTRACTU((value),17,0))
+#define RTC_TIMER_TARGET_GETS(value)                       (ARCHI_BEXTRACT((value),17,0))
+#define RTC_TIMER_TARGET_SET(value,field)                  (ARCHI_BINSERT((value),(field),17,0))
+#define RTC_TIMER_TARGET(val)                              ((val) << 0)
+
+#define RTC_TIMER_RETRIG_GET(value)                        (ARCHI_BEXTRACTU((value),1,30))
+#define RTC_TIMER_RETRIG_GETS(value)                       (ARCHI_BEXTRACT((value),1,30))
+#define RTC_TIMER_RETRIG_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,30))
+#define RTC_TIMER_RETRIG(val)                              ((val) << 30)
+
+#define RTC_TIMER_ENABLE_GET(value)                        (ARCHI_BEXTRACTU((value),1,31))
+#define RTC_TIMER_ENABLE_GETS(value)                       (ARCHI_BEXTRACT((value),1,31))
+#define RTC_TIMER_ENABLE_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,31))
+#define RTC_TIMER_ENABLE(val)                              ((val) << 31)
+
+#define RTC_DATE_DAY_0_GET(value)                          (ARCHI_BEXTRACTU((value),6,0))
+#define RTC_DATE_DAY_0_GETS(value)                         (ARCHI_BEXTRACT((value),6,0))
+#define RTC_DATE_DAY_0_SET(value,field)                    (ARCHI_BINSERT((value),(field),6,0))
+#define RTC_DATE_DAY_0(val)                                ((val) << 0)
+
+#define RTC_DATE_DAY_1_GET(value)                          (ARCHI_BEXTRACTU((value),6,0))
+#define RTC_DATE_DAY_1_GETS(value)                         (ARCHI_BEXTRACT((value),6,0))
+#define RTC_DATE_DAY_1_SET(value,field)                    (ARCHI_BINSERT((value),(field),6,0))
+#define RTC_DATE_DAY_1(val)                                ((val) << 0)
+
+#define RTC_DATE_MONTH_0_GET(value)                        (ARCHI_BEXTRACTU((value),5,8))
+#define RTC_DATE_MONTH_0_GETS(value)                       (ARCHI_BEXTRACT((value),5,8))
+#define RTC_DATE_MONTH_0_SET(value,field)                  (ARCHI_BINSERT((value),(field),5,8))
+#define RTC_DATE_MONTH_0(val)                              ((val) << 8)
+
+#define RTC_DATE_MONTH_1_GET(value)                        (ARCHI_BEXTRACTU((value),5,8))
+#define RTC_DATE_MONTH_1_GETS(value)                       (ARCHI_BEXTRACT((value),5,8))
+#define RTC_DATE_MONTH_1_SET(value,field)                  (ARCHI_BINSERT((value),(field),5,8))
+#define RTC_DATE_MONTH_1(val)                              ((val) << 8)
+
+#define RTC_DATE_YEAR_0_GET(value)                         (ARCHI_BEXTRACTU((value),14,16))
+#define RTC_DATE_YEAR_0_GETS(value)                        (ARCHI_BEXTRACT((value),14,16))
+#define RTC_DATE_YEAR_0_SET(value,field)                   (ARCHI_BINSERT((value),(field),14,16))
+#define RTC_DATE_YEAR_0(val)                               ((val) << 16)
+
+#define RTC_DATE_YEAR_1_GET(value)                         (ARCHI_BEXTRACTU((value),14,16))
+#define RTC_DATE_YEAR_1_GETS(value)                        (ARCHI_BEXTRACT((value),14,16))
+#define RTC_DATE_YEAR_1_SET(value,field)                   (ARCHI_BINSERT((value),(field),14,16))
+#define RTC_DATE_YEAR_1(val)                               ((val) << 16)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v1.h b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v1.h
new file mode 100644
index 0000000..7edbdcc
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v1.h
@@ -0,0 +1,42 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_SOC_EU_SOC_EU_V1_H__
+#define __ARCHI_SOC_EU_SOC_EU_V1_H__
+
+#define SOC_EU_EVENT             0x00
+#define SOC_FC_FIRST_MASK        0x04
+#define SOC_FC_MASK_MSB          0x04
+#define SOC_FC_MASK_LSB          0x08
+#define SOC_CL_FIRST_MASK        0x0c
+#define SOC_CL_MASK_MSB          0x0c
+#define SOC_CL_MASK_LSB          0x10
+#define SOC_PR_FIRST_MASK        0x14
+#define SOC_PR_MASK_MSB          0x14
+#define SOC_PR_MASK_LSB          0x18
+#define SOC_ERR_MASK_MSB         0x1c
+#define SOC_ERR_MASK_LSB         0x20
+#define SOC_TIMER_SEL_HI         0x24
+#define SOC_TIMER_SEL_LO         0x28
+
+#define SOC_NB_EVENT_REGS        2
+
+#define SOC_FC_MASK(x)    (SOC_FC_FIRST_MASK + (x)*4)
+#define SOC_CL_MASK(x)    (SOC_CL_FIRST_MASK + (x)*4)
+#define SOC_PR_MASK(x)    (SOC_PR_FIRST_MASK + (x)*4)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v2.h b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v2.h
new file mode 100644
index 0000000..768497a
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v2.h
@@ -0,0 +1,61 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_SOC_EU_SOC_EU_V2_H__
+#define __ARCHI_SOC_EU_SOC_EU_V2_H__
+
+#define SOC_EU_EVENT             0x00
+#define SOC_FC_FIRST_MASK        0x04
+#define SOC_CL_FIRST_MASK        0x24
+#define SOC_PR_FIRST_MASK        0x44
+#define SOC_ERR_FIRST_MASK       0x64
+#define SOC_TIMER_SEL_HI         0x84
+#define SOC_TIMER_SEL_LO         0x88
+
+#define SOC_EU_EVENT_0			0x1
+#define SOC_EU_EVENT_1			0x2
+#define SOC_EU_EVENT_2			0x4
+#define SOC_EU_EVENT_3			0x8
+#define SOC_EU_EVENT_4			0x10
+#define SOC_EU_EVENT_5			0x20
+#define SOC_EU_EVENT_6			0x40
+#define SOC_EU_EVENT_7			0x80
+
+#define SOC_TIMER_SEL_ENABLE_SHIFT 31
+#define SOC_TIMER_SEL_EVT_SHIFT    0
+#define SOC_TIMER_SEL_EVT_WIDTH    8
+#define SOC_TIMER_SEL_EVT_MASK    ((~0U) >> (32 - SOC_TIMER_SEL_EVT_WIDTH))
+// #define SOC_TIMER_SEL_EVT_MASK    0xff
+
+#define SOC_TIMER_SEL_ENABLE_DISABLED   	0
+#define SOC_TIMER_SEL_ENABLE_ENABLED   	1
+
+#define SOC_TIMER_SEL_ENABLE_DIS   	(0   << SOC_TIMER_SEL_ENABLE_SHIFT)
+#define SOC_TIMER_SEL_ENABLE_ENA   	(1   << SOC_TIMER_SEL_ENABLE_SHIFT)
+#define SOC_TIMER_SEL_EVT_VAL(val) 	((val) << SOC_TIMER_SEL_EVT_SHIFT)
+
+// related to XX_FIRST_MASK registers
+#define SOC_NB_EVENT_REGS        8
+#define SOC_NB_EVENT_TARGETS     3
+
+#define SOC_FC_MASK(x)    (SOC_FC_FIRST_MASK + (x)*4)
+#define SOC_CL_MASK(x)    (SOC_CL_FIRST_MASK + (x)*4)
+#define SOC_PR_MASK(x)    (SOC_PR_FIRST_MASK + (x)*4)
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_BASE(periph) ((periph)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v3.h b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v3.h
new file mode 100644
index 0000000..5bbc569
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/soc_eu/soc_eu_v3.h
@@ -0,0 +1,70 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_SOC_EU_SOC_EU_V3_H__
+#define __ARCHI_SOC_EU_SOC_EU_V3_H__
+
+
+#define SOC_EU_EVENT                0x00
+#define SOC_FC_FIRST_MASK           0x10
+#define SOC_CL_FIRST_MASK           0x20
+#define SOC_PR_FIRST_MASK           0x30
+#define SOC_ERR_FIRST_MASK          0x40
+#define SOC_TIMER_SEL_HI            0x08
+#define SOC_TIMER_SEL_LO            0x0C
+
+// compatibility definitions
+#define SOC_FC_MASK_LSB             SOC_FC_FIRST_MASK
+#define SOC_FC_MASK_MSB             (SOC_FC_FIRST_MASK + 0x4)
+#define SOC_CL_MASK_LSB             SOC_CL_FIRST_MASK
+#define SOC_CL_MASK_MSB             (SOC_CL_FIRST_MASK + 0x4)
+#define SOC_PR_MASK_LSB             SOC_PR_FIRST_MASK
+#define SOC_PR_MASK_MSB             (SOC_PR_FIRST_MASK + 0x4)
+
+#define SOC_EU_EVENT_0              0x1
+#define SOC_EU_EVENT_1              0x2
+#define SOC_EU_EVENT_2              0x4
+#define SOC_EU_EVENT_3              0x8
+#define SOC_EU_EVENT_4              0x10
+#define SOC_EU_EVENT_5              0x20
+#define SOC_EU_EVENT_6              0x40
+#define SOC_EU_EVENT_7              0x80
+
+#define SOC_TIMER_SEL_ENABLE_SHIFT  31
+#define SOC_TIMER_SEL_EVT_SHIFT     0
+#define SOC_TIMER_SEL_EVT_WIDTH     8
+#define SOC_TIMER_SEL_EVT_MASK      ((~0U) >> (32 - SOC_TIMER_SEL_EVT_WIDTH))
+// #define SOC_TIMER_SEL_EVT_MASK    0xff
+
+#define SOC_TIMER_SEL_ENABLE_DISABLED   0
+#define SOC_TIMER_SEL_ENABLE_ENABLED    1
+
+#define SOC_TIMER_SEL_ENABLE_DIS        (0   << SOC_TIMER_SEL_ENABLE_SHIFT)
+#define SOC_TIMER_SEL_ENABLE_ENA        (1   << SOC_TIMER_SEL_ENABLE_SHIFT)
+#define SOC_TIMER_SEL_EVT_VAL(val)      ((val) << SOC_TIMER_SEL_EVT_SHIFT)
+
+// related to XX_FIRST_MASK registers
+#define SOC_NB_EVENT_REGS       4
+#define SOC_NB_EVENT_TARGETS    3
+
+#define SOC_FC_MASK(x)          (SOC_FC_FIRST_MASK + (x)*4)
+#define SOC_CL_MASK(x)          (SOC_CL_FIRST_MASK + (x)*4)
+#define SOC_PR_MASK(x)          (SOC_PR_FIRST_MASK + (x)*4)
+
+#define ARCHI_SOC_EVENT_PERIPH_EVT_BASE(periph) ((periph)*ARCHI_SOC_EVENT_UDMA_NB_CHANNEL_EVT)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/spim/spi_v1.h b/sw/pulp-sdk/archi/include/archi/spim/spi_v1.h
new file mode 100644
index 0000000..c172881
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/spim/spi_v1.h
@@ -0,0 +1,49 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_SPIM_SPI_V1_H__
+#define __ARCHI_SPIM_SPI_V1_H__
+
+#define PULP_SPI_OFFSET       0xA102000
+
+#define PULP_SPI_FIFO_SIZE 8
+
+#define PULP_SPI_QPI    1
+#define PULP_SPI_NO_QPI 0
+
+#define PULP_SPI_CMD_RD    0
+#define PULP_SPI_CMD_WR    1
+#define PULP_SPI_CMD_QRD   2
+#define PULP_SPI_CMD_QWR   3
+#define PULP_SPI_CMD_SWRST 4
+
+#define PULP_SPI_CSN0 0
+#define PULP_SPI_CSN1 1
+#define PULP_SPI_CSN2 2
+#define PULP_SPI_CSN3 3
+
+#define PULP_SPI_REG_STATUS                ( 0x00 )
+#define PULP_SPI_REG_CLKDIV                ( 0x04 )
+#define PULP_SPI_REG_SPICMD                ( 0x08 )
+#define PULP_SPI_REG_SPIADR                ( 0x0C )
+#define PULP_SPI_REG_SPILEN                ( 0x10 )
+#define PULP_SPI_REG_SPIDUM                ( 0x14 )
+#define PULP_SPI_REG_TXFIFO                ( 0x18 )
+#define PULP_SPI_REG_RXFIFO                ( 0x20 )
+#define PULP_SPI_REG_INTCFG                ( 0x24 )
+#define PULP_SPI_REG_INTSTA                ( 0x28 )
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/stdout/stdout_v2.h b/sw/pulp-sdk/archi/include/archi/stdout/stdout_v2.h
new file mode 100644
index 0000000..f7c8aff
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/stdout/stdout_v2.h
@@ -0,0 +1,25 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef ARCHI_STDOUT_STDOUT_V2_H
+#define ARCHI_STDOUT_STDOUT_V2_H
+
+#define STDOUT_PUTC_OFFSET      0x0
+#define STDOUT_OPEN_OFFSET      0x2000
+#define STDOUT_OPEN_END_OFFSET  0x3000
+#define STDOUT_READ_OFFSET      0x4000
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/stdout/stdout_v3.h b/sw/pulp-sdk/archi/include/archi/stdout/stdout_v3.h
new file mode 100644
index 0000000..f7c8aff
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/stdout/stdout_v3.h
@@ -0,0 +1,25 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef ARCHI_STDOUT_STDOUT_V2_H
+#define ARCHI_STDOUT_STDOUT_V2_H
+
+#define STDOUT_PUTC_OFFSET      0x0
+#define STDOUT_OPEN_OFFSET      0x2000
+#define STDOUT_OPEN_END_OFFSET  0x3000
+#define STDOUT_READ_OFFSET      0x4000
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/timer/timer_v2.h b/sw/pulp-sdk/archi/include/archi/timer/timer_v2.h
new file mode 100644
index 0000000..d695564
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/timer/timer_v2.h
@@ -0,0 +1,617 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_TIMER_TIMER_V2_H__
+#define __INCLUDE_ARCHI_TIMER_TIMER_V2_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// Timer Low Configuration register.
+#define TIMER_CFG_LO_OFFSET                      0x0
+
+// Timer High Configuration register.
+#define TIMER_CFG_HI_OFFSET                      0x4
+
+// Timer Low counter value register.
+#define TIMER_CNT_LO_OFFSET                      0x8
+
+// Timer High counter value register.
+#define TIMER_CNT_HI_OFFSET                      0xc
+
+// Timer Low comparator value register.
+#define TIMER_CMP_LO_OFFSET                      0x10
+
+// Timer High comparator value register.
+#define TIMER_CMP_HI_OFFSET                      0x14
+
+// Start Timer Low counting register.
+#define TIMER_START_LO_OFFSET                    0x18
+
+// Start Timer High counting register.
+#define TIMER_START_HI_OFFSET                    0x1c
+
+// Reset Timer Low counter register.
+#define TIMER_RESET_LO_OFFSET                    0x20
+
+// Reset Timer High counter register.
+#define TIMER_RESET_HI_OFFSET                    0x24
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Timer low enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_LO_ENABLE_BIT                                      0
+#define TIMER_CFG_LO_ENABLE_WIDTH                                    1
+#define TIMER_CFG_LO_ENABLE_MASK                                     0x1
+
+// Timer low counter reset command bitfield. Cleared after Timer Low reset execution. (access: R/W)
+#define TIMER_CFG_LO_RESET_BIT                                       1
+#define TIMER_CFG_LO_RESET_WIDTH                                     1
+#define TIMER_CFG_LO_RESET_MASK                                      0x2
+
+// Timer low compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_LO_IRQEN_BIT                                       2
+#define TIMER_CFG_LO_IRQEN_WIDTH                                     1
+#define TIMER_CFG_LO_IRQEN_MASK                                      0x4
+
+// Timer low input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_LO_IEM_BIT                                         3
+#define TIMER_CFG_LO_IEM_WIDTH                                       1
+#define TIMER_CFG_LO_IEM_MASK                                        0x8
+
+// Timer low continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer low counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer low counter when compare match with CMP_LO occurs. (access: R/W)
+#define TIMER_CFG_LO_MODE_BIT                                        4
+#define TIMER_CFG_LO_MODE_WIDTH                                      1
+#define TIMER_CFG_LO_MODE_MASK                                       0x10
+
+// Timer low one shot configuration bitfield: - 1'b0: let Timer low enabled counting when compare match with CMP_LO occurs. - 1'b1: disable Timer low when compare match with CMP_LO occurs. (access: R/W)
+#define TIMER_CFG_LO_ONE_S_BIT                                       5
+#define TIMER_CFG_LO_ONE_S_WIDTH                                     1
+#define TIMER_CFG_LO_ONE_S_MASK                                      0x20
+
+// Timer low prescaler enable configuration bitfield:- 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_LO_PEN_BIT                                         6
+#define TIMER_CFG_LO_PEN_WIDTH                                       1
+#define TIMER_CFG_LO_PEN_MASK                                        0x40
+
+// Timer low clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz (access: R/W)
+#define TIMER_CFG_LO_CCFG_BIT                                        7
+#define TIMER_CFG_LO_CCFG_WIDTH                                      1
+#define TIMER_CFG_LO_CCFG_MASK                                       0x80
+
+// Timer low prescaler value bitfield. Ftimer = Fclk / (1 + PRESC_VAL) (access: R/W)
+#define TIMER_CFG_LO_PVAL_BIT                                        8
+#define TIMER_CFG_LO_PVAL_WIDTH                                      8
+#define TIMER_CFG_LO_PVAL_MASK                                       0xff00
+
+// Timer low  + Timer high 64bit cascaded mode configuration bitfield. (access: R/W)
+#define TIMER_CFG_LO_CASC_BIT                                        31
+#define TIMER_CFG_LO_CASC_WIDTH                                      1
+#define TIMER_CFG_LO_CASC_MASK                                       0x80000000
+
+// Timer high enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_HI_ENABLE_BIT                                      0
+#define TIMER_CFG_HI_ENABLE_WIDTH                                    1
+#define TIMER_CFG_HI_ENABLE_MASK                                     0x1
+
+// Timer high counter reset command bitfield. Cleared after Timer high reset execution. (access: W)
+#define TIMER_CFG_HI_RESET_BIT                                       1
+#define TIMER_CFG_HI_RESET_WIDTH                                     1
+#define TIMER_CFG_HI_RESET_MASK                                      0x2
+
+// Timer high compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_HI_IRQEN_BIT                                       2
+#define TIMER_CFG_HI_IRQEN_WIDTH                                     1
+#define TIMER_CFG_HI_IRQEN_MASK                                      0x4
+
+// Timer high input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_HI_IEM_BIT                                         3
+#define TIMER_CFG_HI_IEM_WIDTH                                       1
+#define TIMER_CFG_HI_IEM_MASK                                        0x8
+
+// Timer high continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer high counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer high counter when compare match with CMP_LO occurs. (access: R/W)
+#define TIMER_CFG_HI_MODE_BIT                                        4
+#define TIMER_CFG_HI_MODE_WIDTH                                      1
+#define TIMER_CFG_HI_MODE_MASK                                       0x10
+
+// Timer high one shot configuration bitfield: - 1'b0: let Timer high enabled counting when compare match with CMP_LO occurs. - 1'b1: disable Timer high when compare match with CMP_LO occurs. (access: R/W)
+#define TIMER_CFG_HI_ONE_S_BIT                                       5
+#define TIMER_CFG_HI_ONE_S_WIDTH                                     1
+#define TIMER_CFG_HI_ONE_S_MASK                                      0x20
+
+// Timer high prescaler enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define TIMER_CFG_HI_PEN_BIT                                         6
+#define TIMER_CFG_HI_PEN_WIDTH                                       1
+#define TIMER_CFG_HI_PEN_MASK                                        0x40
+
+// Timer high clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz (access: R/W)
+#define TIMER_CFG_HI_CLKCFG_BIT                                      7
+#define TIMER_CFG_HI_CLKCFG_WIDTH                                    1
+#define TIMER_CFG_HI_CLKCFG_MASK                                     0x80
+
+// Timer Low counter value bitfield. (access: R/W)
+#define TIMER_CNT_LO_CNT_LO_BIT                                      0
+#define TIMER_CNT_LO_CNT_LO_WIDTH                                    32
+#define TIMER_CNT_LO_CNT_LO_MASK                                     0xffffffff
+
+// Timer High counter value bitfield. (access: R/W)
+#define TIMER_CNT_HI_CNT_HI_BIT                                      0
+#define TIMER_CNT_HI_CNT_HI_WIDTH                                    32
+#define TIMER_CNT_HI_CNT_HI_MASK                                     0xffffffff
+
+// Timer Low comparator value bitfield. (access: R/W)
+#define TIMER_CMP_LO_CMP_LO_BIT                                      0
+#define TIMER_CMP_LO_CMP_LO_WIDTH                                    32
+#define TIMER_CMP_LO_CMP_LO_MASK                                     0xffffffff
+
+// Timer High comparator value bitfield. (access: R/W)
+#define TIMER_CMP_HI_CMP_HI_BIT                                      0
+#define TIMER_CMP_HI_CMP_HI_WIDTH                                    32
+#define TIMER_CMP_HI_CMP_HI_MASK                                     0xffffffff
+
+// Timer Low start command bitfield. When executed, CFG_LO.ENABLE is set. (access: W)
+#define TIMER_START_LO_STRT_LO_BIT                                   0
+#define TIMER_START_LO_STRT_LO_WIDTH                                 1
+#define TIMER_START_LO_STRT_LO_MASK                                  0x1
+
+// Timer High start command bitfield. When executed, CFG_HI.ENABLE is set. (access: W)
+#define TIMER_START_HI_STRT_HI_BIT                                   0
+#define TIMER_START_HI_STRT_HI_WIDTH                                 1
+#define TIMER_START_HI_STRT_HI_MASK                                  0x1
+
+// Timer Low counter reset command bitfield. When executed, CFG_LO.RESET is set. (access: W)
+#define TIMER_RESET_LO_RST_LO_BIT                                    0
+#define TIMER_RESET_LO_RST_LO_WIDTH                                  1
+#define TIMER_RESET_LO_RST_LO_MASK                                   0x1
+
+// Timer High counter reset command bitfield. When executed, CFG_HI.RESET is set. (access: W)
+#define TIMER_RESET_HI_RST_HI_BIT                                    0
+#define TIMER_RESET_HI_RST_HI_WIDTH                                  1
+#define TIMER_RESET_HI_RST_HI_MASK                                   0x1
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int enable          :1 ; // Timer low enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int reset           :1 ; // Timer low counter reset command bitfield. Cleared after Timer Low reset execution.
+    unsigned int irqen           :1 ; // Timer low compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int iem             :1 ; // Timer low input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int mode            :1 ; // Timer low continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer low counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer low counter when compare match with CMP_LO occurs.
+    unsigned int one_s           :1 ; // Timer low one shot configuration bitfield: - 1'b0: let Timer low enabled counting when compare match with CMP_LO occurs. - 1'b1: disable Timer low when compare match with CMP_LO occurs.
+    unsigned int pen             :1 ; // Timer low prescaler enable configuration bitfield:- 1'b0: disabled - 1'b1: enabled
+    unsigned int ccfg            :1 ; // Timer low clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz
+    unsigned int pval            :8 ; // Timer low prescaler value bitfield. Ftimer = Fclk / (1 + PRESC_VAL)
+    unsigned int padding0:15;
+    unsigned int casc            :1 ; // Timer low  + Timer high 64bit cascaded mode configuration bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cfg_lo_t;
+
+typedef union {
+  struct {
+    unsigned int enable          :1 ; // Timer high enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int reset           :1 ; // Timer high counter reset command bitfield. Cleared after Timer high reset execution.
+    unsigned int irqen           :1 ; // Timer high compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int iem             :1 ; // Timer high input event mask configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int mode            :1 ; // Timer high continuous mode configuration bitfield: - 1'b0: Continue mode - continue incrementing Timer high counter when compare match with CMP_LO occurs. - 1'b1: Cycle mode - reset Timer high counter when compare match with CMP_LO occurs.
+    unsigned int one_s           :1 ; // Timer high one shot configuration bitfield: - 1'b0: let Timer high enabled counting when compare match with CMP_LO occurs. - 1'b1: disable Timer high when compare match with CMP_LO occurs.
+    unsigned int pen             :1 ; // Timer high prescaler enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int clkcfg          :1 ; // Timer high clock source configuration bitfield: - 1'b0: FLL or FLL+Prescaler - 1'b1: Reference clock at 32kHz
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cfg_hi_t;
+
+typedef union {
+  struct {
+    unsigned int cnt_lo          :32; // Timer Low counter value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cnt_lo_t;
+
+typedef union {
+  struct {
+    unsigned int cnt_hi          :32; // Timer High counter value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cnt_hi_t;
+
+typedef union {
+  struct {
+    unsigned int cmp_lo          :32; // Timer Low comparator value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cmp_lo_t;
+
+typedef union {
+  struct {
+    unsigned int cmp_hi          :32; // Timer High comparator value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_cmp_hi_t;
+
+typedef union {
+  struct {
+    unsigned int strt_lo         :1 ; // Timer Low start command bitfield. When executed, CFG_LO.ENABLE is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_start_lo_t;
+
+typedef union {
+  struct {
+    unsigned int strt_hi         :1 ; // Timer High start command bitfield. When executed, CFG_HI.ENABLE is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_start_hi_t;
+
+typedef union {
+  struct {
+    unsigned int rst_lo          :1 ; // Timer Low counter reset command bitfield. When executed, CFG_LO.RESET is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_reset_lo_t;
+
+typedef union {
+  struct {
+    unsigned int rst_hi          :1 ; // Timer High counter reset command bitfield. When executed, CFG_HI.RESET is set.
+  };
+  unsigned int raw;
+} __attribute__((packed)) timer_reset_hi_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_timer_cfg_lo : public vp::reg_32
+{
+public:
+  inline void enable_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_ENABLE_BIT, TIMER_CFG_LO_ENABLE_WIDTH); }
+  inline uint32_t enable_get() { return this->get_field(TIMER_CFG_LO_ENABLE_BIT, TIMER_CFG_LO_ENABLE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_RESET_BIT, TIMER_CFG_LO_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(TIMER_CFG_LO_RESET_BIT, TIMER_CFG_LO_RESET_WIDTH); }
+  inline void irqen_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_IRQEN_BIT, TIMER_CFG_LO_IRQEN_WIDTH); }
+  inline uint32_t irqen_get() { return this->get_field(TIMER_CFG_LO_IRQEN_BIT, TIMER_CFG_LO_IRQEN_WIDTH); }
+  inline void iem_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_IEM_BIT, TIMER_CFG_LO_IEM_WIDTH); }
+  inline uint32_t iem_get() { return this->get_field(TIMER_CFG_LO_IEM_BIT, TIMER_CFG_LO_IEM_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_MODE_BIT, TIMER_CFG_LO_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(TIMER_CFG_LO_MODE_BIT, TIMER_CFG_LO_MODE_WIDTH); }
+  inline void one_s_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_ONE_S_BIT, TIMER_CFG_LO_ONE_S_WIDTH); }
+  inline uint32_t one_s_get() { return this->get_field(TIMER_CFG_LO_ONE_S_BIT, TIMER_CFG_LO_ONE_S_WIDTH); }
+  inline void pen_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_PEN_BIT, TIMER_CFG_LO_PEN_WIDTH); }
+  inline uint32_t pen_get() { return this->get_field(TIMER_CFG_LO_PEN_BIT, TIMER_CFG_LO_PEN_WIDTH); }
+  inline void ccfg_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_CCFG_BIT, TIMER_CFG_LO_CCFG_WIDTH); }
+  inline uint32_t ccfg_get() { return this->get_field(TIMER_CFG_LO_CCFG_BIT, TIMER_CFG_LO_CCFG_WIDTH); }
+  inline void pval_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_PVAL_BIT, TIMER_CFG_LO_PVAL_WIDTH); }
+  inline uint32_t pval_get() { return this->get_field(TIMER_CFG_LO_PVAL_BIT, TIMER_CFG_LO_PVAL_WIDTH); }
+  inline void casc_set(uint32_t value) { this->set_field(value, TIMER_CFG_LO_CASC_BIT, TIMER_CFG_LO_CASC_WIDTH); }
+  inline uint32_t casc_get() { return this->get_field(TIMER_CFG_LO_CASC_BIT, TIMER_CFG_LO_CASC_WIDTH); }
+};
+
+class vp_timer_cfg_hi : public vp::reg_32
+{
+public:
+  inline void enable_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_ENABLE_BIT, TIMER_CFG_HI_ENABLE_WIDTH); }
+  inline uint32_t enable_get() { return this->get_field(TIMER_CFG_HI_ENABLE_BIT, TIMER_CFG_HI_ENABLE_WIDTH); }
+  inline void reset_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_RESET_BIT, TIMER_CFG_HI_RESET_WIDTH); }
+  inline uint32_t reset_get() { return this->get_field(TIMER_CFG_HI_RESET_BIT, TIMER_CFG_HI_RESET_WIDTH); }
+  inline void irqen_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_IRQEN_BIT, TIMER_CFG_HI_IRQEN_WIDTH); }
+  inline uint32_t irqen_get() { return this->get_field(TIMER_CFG_HI_IRQEN_BIT, TIMER_CFG_HI_IRQEN_WIDTH); }
+  inline void iem_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_IEM_BIT, TIMER_CFG_HI_IEM_WIDTH); }
+  inline uint32_t iem_get() { return this->get_field(TIMER_CFG_HI_IEM_BIT, TIMER_CFG_HI_IEM_WIDTH); }
+  inline void mode_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_MODE_BIT, TIMER_CFG_HI_MODE_WIDTH); }
+  inline uint32_t mode_get() { return this->get_field(TIMER_CFG_HI_MODE_BIT, TIMER_CFG_HI_MODE_WIDTH); }
+  inline void one_s_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_ONE_S_BIT, TIMER_CFG_HI_ONE_S_WIDTH); }
+  inline uint32_t one_s_get() { return this->get_field(TIMER_CFG_HI_ONE_S_BIT, TIMER_CFG_HI_ONE_S_WIDTH); }
+  inline void pen_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_PEN_BIT, TIMER_CFG_HI_PEN_WIDTH); }
+  inline uint32_t pen_get() { return this->get_field(TIMER_CFG_HI_PEN_BIT, TIMER_CFG_HI_PEN_WIDTH); }
+  inline void clkcfg_set(uint32_t value) { this->set_field(value, TIMER_CFG_HI_CLKCFG_BIT, TIMER_CFG_HI_CLKCFG_WIDTH); }
+  inline uint32_t clkcfg_get() { return this->get_field(TIMER_CFG_HI_CLKCFG_BIT, TIMER_CFG_HI_CLKCFG_WIDTH); }
+};
+
+class vp_timer_cnt_lo : public vp::reg_32
+{
+public:
+  inline void cnt_lo_set(uint32_t value) { this->set_field(value, TIMER_CNT_LO_CNT_LO_BIT, TIMER_CNT_LO_CNT_LO_WIDTH); }
+  inline uint32_t cnt_lo_get() { return this->get_field(TIMER_CNT_LO_CNT_LO_BIT, TIMER_CNT_LO_CNT_LO_WIDTH); }
+};
+
+class vp_timer_cnt_hi : public vp::reg_32
+{
+public:
+  inline void cnt_hi_set(uint32_t value) { this->set_field(value, TIMER_CNT_HI_CNT_HI_BIT, TIMER_CNT_HI_CNT_HI_WIDTH); }
+  inline uint32_t cnt_hi_get() { return this->get_field(TIMER_CNT_HI_CNT_HI_BIT, TIMER_CNT_HI_CNT_HI_WIDTH); }
+};
+
+class vp_timer_cmp_lo : public vp::reg_32
+{
+public:
+  inline void cmp_lo_set(uint32_t value) { this->set_field(value, TIMER_CMP_LO_CMP_LO_BIT, TIMER_CMP_LO_CMP_LO_WIDTH); }
+  inline uint32_t cmp_lo_get() { return this->get_field(TIMER_CMP_LO_CMP_LO_BIT, TIMER_CMP_LO_CMP_LO_WIDTH); }
+};
+
+class vp_timer_cmp_hi : public vp::reg_32
+{
+public:
+  inline void cmp_hi_set(uint32_t value) { this->set_field(value, TIMER_CMP_HI_CMP_HI_BIT, TIMER_CMP_HI_CMP_HI_WIDTH); }
+  inline uint32_t cmp_hi_get() { return this->get_field(TIMER_CMP_HI_CMP_HI_BIT, TIMER_CMP_HI_CMP_HI_WIDTH); }
+};
+
+class vp_timer_start_lo : public vp::reg_32
+{
+public:
+  inline void strt_lo_set(uint32_t value) { this->set_field(value, TIMER_START_LO_STRT_LO_BIT, TIMER_START_LO_STRT_LO_WIDTH); }
+  inline uint32_t strt_lo_get() { return this->get_field(TIMER_START_LO_STRT_LO_BIT, TIMER_START_LO_STRT_LO_WIDTH); }
+};
+
+class vp_timer_start_hi : public vp::reg_32
+{
+public:
+  inline void strt_hi_set(uint32_t value) { this->set_field(value, TIMER_START_HI_STRT_HI_BIT, TIMER_START_HI_STRT_HI_WIDTH); }
+  inline uint32_t strt_hi_get() { return this->get_field(TIMER_START_HI_STRT_HI_BIT, TIMER_START_HI_STRT_HI_WIDTH); }
+};
+
+class vp_timer_reset_lo : public vp::reg_32
+{
+public:
+  inline void rst_lo_set(uint32_t value) { this->set_field(value, TIMER_RESET_LO_RST_LO_BIT, TIMER_RESET_LO_RST_LO_WIDTH); }
+  inline uint32_t rst_lo_get() { return this->get_field(TIMER_RESET_LO_RST_LO_BIT, TIMER_RESET_LO_RST_LO_WIDTH); }
+};
+
+class vp_timer_reset_hi : public vp::reg_32
+{
+public:
+  inline void rst_hi_set(uint32_t value) { this->set_field(value, TIMER_RESET_HI_RST_HI_BIT, TIMER_RESET_HI_RST_HI_WIDTH); }
+  inline uint32_t rst_hi_get() { return this->get_field(TIMER_RESET_HI_RST_HI_BIT, TIMER_RESET_HI_RST_HI_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int cfg_lo          ; // Timer Low Configuration register.
+  unsigned int cfg_hi          ; // Timer High Configuration register.
+  unsigned int cnt_lo          ; // Timer Low counter value register.
+  unsigned int cnt_hi          ; // Timer High counter value register.
+  unsigned int cmp_lo          ; // Timer Low comparator value register.
+  unsigned int cmp_hi          ; // Timer High comparator value register.
+  unsigned int start_lo        ; // Start Timer Low counting register.
+  unsigned int start_hi        ; // Start Timer High counting register.
+  unsigned int reset_lo        ; // Reset Timer Low counter register.
+  unsigned int reset_hi        ; // Reset Timer High counter register.
+} __attribute__((packed)) timer_timer_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t timer_cfg_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_LO_OFFSET); }
+static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
+
+static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
+static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }
+
+static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
+static inline void timer_cnt_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_LO_OFFSET, value); }
+
+static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
+static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }
+
+static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
+static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
+
+static inline uint32_t timer_cmp_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_HI_OFFSET); }
+static inline void timer_cmp_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_HI_OFFSET, value); }
+
+static inline uint32_t timer_start_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_START_LO_OFFSET); }
+static inline void timer_start_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_LO_OFFSET, value); }
+
+static inline uint32_t timer_start_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_START_HI_OFFSET); }
+static inline void timer_start_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_START_HI_OFFSET, value); }
+
+static inline uint32_t timer_reset_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_RESET_LO_OFFSET); }
+static inline void timer_reset_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_LO_OFFSET, value); }
+
+static inline uint32_t timer_reset_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_RESET_HI_OFFSET); }
+static inline void timer_reset_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_RESET_HI_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define TIMER_CFG_LO_ENABLE_GET(value)                     (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_CFG_LO_ENABLE_GETS(value)                    (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_CFG_LO_ENABLE_SET(value,field)               (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_CFG_LO_ENABLE(val)                           ((val) << 0)
+
+#define TIMER_CFG_LO_RESET_GET(value)                      (ARCHI_BEXTRACTU((value),1,1))
+#define TIMER_CFG_LO_RESET_GETS(value)                     (ARCHI_BEXTRACT((value),1,1))
+#define TIMER_CFG_LO_RESET_SET(value,field)                (ARCHI_BINSERT((value),(field),1,1))
+#define TIMER_CFG_LO_RESET(val)                            ((val) << 1)
+
+#define TIMER_CFG_LO_IRQEN_GET(value)                      (ARCHI_BEXTRACTU((value),1,2))
+#define TIMER_CFG_LO_IRQEN_GETS(value)                     (ARCHI_BEXTRACT((value),1,2))
+#define TIMER_CFG_LO_IRQEN_SET(value,field)                (ARCHI_BINSERT((value),(field),1,2))
+#define TIMER_CFG_LO_IRQEN(val)                            ((val) << 2)
+
+#define TIMER_CFG_LO_IEM_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define TIMER_CFG_LO_IEM_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define TIMER_CFG_LO_IEM_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define TIMER_CFG_LO_IEM(val)                              ((val) << 3)
+
+#define TIMER_CFG_LO_MODE_GET(value)                       (ARCHI_BEXTRACTU((value),1,4))
+#define TIMER_CFG_LO_MODE_GETS(value)                      (ARCHI_BEXTRACT((value),1,4))
+#define TIMER_CFG_LO_MODE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,4))
+#define TIMER_CFG_LO_MODE(val)                             ((val) << 4)
+
+#define TIMER_CFG_LO_ONE_S_GET(value)                      (ARCHI_BEXTRACTU((value),1,5))
+#define TIMER_CFG_LO_ONE_S_GETS(value)                     (ARCHI_BEXTRACT((value),1,5))
+#define TIMER_CFG_LO_ONE_S_SET(value,field)                (ARCHI_BINSERT((value),(field),1,5))
+#define TIMER_CFG_LO_ONE_S(val)                            ((val) << 5)
+
+#define TIMER_CFG_LO_PEN_GET(value)                        (ARCHI_BEXTRACTU((value),1,6))
+#define TIMER_CFG_LO_PEN_GETS(value)                       (ARCHI_BEXTRACT((value),1,6))
+#define TIMER_CFG_LO_PEN_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,6))
+#define TIMER_CFG_LO_PEN(val)                              ((val) << 6)
+
+#define TIMER_CFG_LO_CCFG_GET(value)                       (ARCHI_BEXTRACTU((value),1,7))
+#define TIMER_CFG_LO_CCFG_GETS(value)                      (ARCHI_BEXTRACT((value),1,7))
+#define TIMER_CFG_LO_CCFG_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,7))
+#define TIMER_CFG_LO_CCFG(val)                             ((val) << 7)
+
+#define TIMER_CFG_LO_PVAL_GET(value)                       (ARCHI_BEXTRACTU((value),8,8))
+#define TIMER_CFG_LO_PVAL_GETS(value)                      (ARCHI_BEXTRACT((value),8,8))
+#define TIMER_CFG_LO_PVAL_SET(value,field)                 (ARCHI_BINSERT((value),(field),8,8))
+#define TIMER_CFG_LO_PVAL(val)                             ((val) << 8)
+
+#define TIMER_CFG_LO_CASC_GET(value)                       (ARCHI_BEXTRACTU((value),1,31))
+#define TIMER_CFG_LO_CASC_GETS(value)                      (ARCHI_BEXTRACT((value),1,31))
+#define TIMER_CFG_LO_CASC_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,31))
+#define TIMER_CFG_LO_CASC(val)                             ((val) << 31)
+
+#define TIMER_CFG_HI_ENABLE_GET(value)                     (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_CFG_HI_ENABLE_GETS(value)                    (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_CFG_HI_ENABLE_SET(value,field)               (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_CFG_HI_ENABLE(val)                           ((val) << 0)
+
+#define TIMER_CFG_HI_RESET_GET(value)                      (ARCHI_BEXTRACTU((value),1,1))
+#define TIMER_CFG_HI_RESET_GETS(value)                     (ARCHI_BEXTRACT((value),1,1))
+#define TIMER_CFG_HI_RESET_SET(value,field)                (ARCHI_BINSERT((value),(field),1,1))
+#define TIMER_CFG_HI_RESET(val)                            ((val) << 1)
+
+#define TIMER_CFG_HI_IRQEN_GET(value)                      (ARCHI_BEXTRACTU((value),1,2))
+#define TIMER_CFG_HI_IRQEN_GETS(value)                     (ARCHI_BEXTRACT((value),1,2))
+#define TIMER_CFG_HI_IRQEN_SET(value,field)                (ARCHI_BINSERT((value),(field),1,2))
+#define TIMER_CFG_HI_IRQEN(val)                            ((val) << 2)
+
+#define TIMER_CFG_HI_IEM_GET(value)                        (ARCHI_BEXTRACTU((value),1,3))
+#define TIMER_CFG_HI_IEM_GETS(value)                       (ARCHI_BEXTRACT((value),1,3))
+#define TIMER_CFG_HI_IEM_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,3))
+#define TIMER_CFG_HI_IEM(val)                              ((val) << 3)
+
+#define TIMER_CFG_HI_MODE_GET(value)                       (ARCHI_BEXTRACTU((value),1,4))
+#define TIMER_CFG_HI_MODE_GETS(value)                      (ARCHI_BEXTRACT((value),1,4))
+#define TIMER_CFG_HI_MODE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,4))
+#define TIMER_CFG_HI_MODE(val)                             ((val) << 4)
+
+#define TIMER_CFG_HI_ONE_S_GET(value)                      (ARCHI_BEXTRACTU((value),1,5))
+#define TIMER_CFG_HI_ONE_S_GETS(value)                     (ARCHI_BEXTRACT((value),1,5))
+#define TIMER_CFG_HI_ONE_S_SET(value,field)                (ARCHI_BINSERT((value),(field),1,5))
+#define TIMER_CFG_HI_ONE_S(val)                            ((val) << 5)
+
+#define TIMER_CFG_HI_PEN_GET(value)                        (ARCHI_BEXTRACTU((value),1,6))
+#define TIMER_CFG_HI_PEN_GETS(value)                       (ARCHI_BEXTRACT((value),1,6))
+#define TIMER_CFG_HI_PEN_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,6))
+#define TIMER_CFG_HI_PEN(val)                              ((val) << 6)
+
+#define TIMER_CFG_HI_CLKCFG_GET(value)                     (ARCHI_BEXTRACTU((value),1,7))
+#define TIMER_CFG_HI_CLKCFG_GETS(value)                    (ARCHI_BEXTRACT((value),1,7))
+#define TIMER_CFG_HI_CLKCFG_SET(value,field)               (ARCHI_BINSERT((value),(field),1,7))
+#define TIMER_CFG_HI_CLKCFG(val)                           ((val) << 7)
+
+#define TIMER_CNT_LO_CNT_LO_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define TIMER_CNT_LO_CNT_LO_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define TIMER_CNT_LO_CNT_LO_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define TIMER_CNT_LO_CNT_LO(val)                           ((val) << 0)
+
+#define TIMER_CNT_HI_CNT_HI_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define TIMER_CNT_HI_CNT_HI_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define TIMER_CNT_HI_CNT_HI_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define TIMER_CNT_HI_CNT_HI(val)                           ((val) << 0)
+
+#define TIMER_CMP_LO_CMP_LO_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define TIMER_CMP_LO_CMP_LO_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define TIMER_CMP_LO_CMP_LO_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define TIMER_CMP_LO_CMP_LO(val)                           ((val) << 0)
+
+#define TIMER_CMP_HI_CMP_HI_GET(value)                     (ARCHI_BEXTRACTU((value),32,0))
+#define TIMER_CMP_HI_CMP_HI_GETS(value)                    (ARCHI_BEXTRACT((value),32,0))
+#define TIMER_CMP_HI_CMP_HI_SET(value,field)               (ARCHI_BINSERT((value),(field),32,0))
+#define TIMER_CMP_HI_CMP_HI(val)                           ((val) << 0)
+
+#define TIMER_START_LO_STRT_LO_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_START_LO_STRT_LO_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_START_LO_STRT_LO_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_START_LO_STRT_LO(val)                        ((val) << 0)
+
+#define TIMER_START_HI_STRT_HI_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_START_HI_STRT_HI_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_START_HI_STRT_HI_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_START_HI_STRT_HI(val)                        ((val) << 0)
+
+#define TIMER_RESET_LO_RST_LO_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_RESET_LO_RST_LO_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_RESET_LO_RST_LO_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_RESET_LO_RST_LO(val)                         ((val) << 0)
+
+#define TIMER_RESET_HI_RST_HI_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define TIMER_RESET_HI_RST_HI_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define TIMER_RESET_HI_RST_HI_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define TIMER_RESET_HI_RST_HI(val)                         ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1.h b/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1.h
new file mode 100644
index 0000000..be08c8a
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1.h
@@ -0,0 +1,614 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_CPI_UDMA_CPI_V1_H__
+#define __INCLUDE_ARCHI_UDMA_CPI_UDMA_CPI_V1_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// RX Camera uDMA transfer address of associated buffer register
+#define UDMA_CPI_CAM_RX_SADDR_OFFSET             0x0
+
+// RX Camera uDMA transfer size of buffer register
+#define UDMA_CPI_CAM_RX_SIZE_OFFSET              0x4
+
+// RX Camera uDMA transfer configuration register
+#define UDMA_CPI_CAM_RX_CFG_OFFSET               0x8
+
+// -
+#define UDMA_CPI_CAM_RX_INITCFG_OFFSET           0xc
+
+// -
+#define UDMA_CPI_CAM_TX_SADDR_OFFSET             0x10
+
+// -
+#define UDMA_CPI_CAM_TX_SIZE_OFFSET              0x14
+
+// -
+#define UDMA_CPI_CAM_TX_CFG_OFFSET               0x18
+
+// -
+#define UDMA_CPI_CAM_TX_INITCFG_OFFSET           0x1c
+
+// Global configuration register
+#define UDMA_CPI_CAM_CFG_GLOB_OFFSET             0x20
+
+// Lower Left corner configuration register
+#define UDMA_CPI_CAM_CFG_LL_OFFSET               0x24
+
+// Upper Right corner configuration register
+#define UDMA_CPI_CAM_CFG_UR_OFFSET               0x28
+
+// Horizontal Resolution configuration register
+#define UDMA_CPI_CAM_CFG_SIZE_OFFSET             0x2c
+
+// RGB coefficients configuration register
+#define UDMA_CPI_CAM_CFG_FILTER_OFFSET           0x30
+
+// VSYNC Polarity register
+#define UDMA_CPI_CAM_VSYNC_POLARITY_OFFSET       0x34
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address (access: R/W)
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_BIT                           0
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_WIDTH                         16
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_MASK                          0xffff
+
+// Buffer size in bytes. (128kBytes maximum) - Read: buffer size left - Write: set buffer size NOTE: Careful with size in byte. If you use uncompressed pixel data mapped on 16 bits, you have to declare buffer size in bytes even if buffer type is short. (access: R/W)
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_BIT                             0
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_WIDTH                           17
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_MASK                            0x1ffff
+
+// Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer. (access: R/W)
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_BIT                            0
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_WIDTH                          1
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_MASK                           0x1
+
+// Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0 (access: R/W)
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_BIT                             1
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_WIDTH                           2
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_MASK                            0x6
+
+// Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_CPI_CAM_RX_CFG_EN_BIT                                   4
+#define UDMA_CPI_CAM_RX_CFG_EN_WIDTH                                 1
+#define UDMA_CPI_CAM_RX_CFG_EN_MASK                                  0x10
+
+// Transfer pending in queue status flag: -1'b0: free -1'b1: pending (access: R)
+#define UDMA_CPI_CAM_RX_CFG_PENDING_BIT                              5
+#define UDMA_CPI_CAM_RX_CFG_PENDING_WIDTH                            1
+#define UDMA_CPI_CAM_RX_CFG_PENDING_MASK                             0x20
+
+// Channel clear and stop transfer: -1'b0: disable -1'b1: enable (access: W)
+#define UDMA_CPI_CAM_RX_CFG_CLR_BIT                                  6
+#define UDMA_CPI_CAM_RX_CFG_CLR_WIDTH                                1
+#define UDMA_CPI_CAM_RX_CFG_CLR_MASK                                 0x40
+
+// Frame dropping: - 1'b0: disable - 1'b1: enable (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_BIT                       0
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_WIDTH                     1
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_MASK                      0x1
+
+// Sets how many frames should be dropped after each received. (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_BIT                      1
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_WIDTH                    6
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_MASK                     0x7e
+
+// Input frame slicing: - 1'b0: disable - 1'b1: enable (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_BIT                      7
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_WIDTH                    1
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_MASK                     0x80
+
+// Input frame format: - 3'b000: RGB565 - 3'b001: RGB555 - 3'b010: RGB444 - 3'b100: BYPASS_LITEND - 3’b101: BYPASS_BIGEND (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_BIT                             8
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_WIDTH                           3
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_MASK                            0x700
+
+// Right shift of final pixel value (DivFactor) NOTE: not used if FORMAT == BYPASS (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_BIT                              11
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_WIDTH                            4
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_MASK                             0x7800
+
+// Enable data rx from camera interface.  The enable/disable happens only at the start of a frame. - 1'b0: disable - 1'b1: enable (access: R/W)
+#define UDMA_CPI_CAM_CFG_GLOB_EN_BIT                                 31
+#define UDMA_CPI_CAM_CFG_GLOB_EN_WIDTH                               1
+#define UDMA_CPI_CAM_CFG_GLOB_EN_MASK                                0x80000000
+
+// X coordinate of lower left corner of slice (access: R/W)
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_BIT                       0
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_WIDTH                     16
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_MASK                      0xffff
+
+// Y coordinate of lower left corner of slice (access: R/W)
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_BIT                       16
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_WIDTH                     16
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_MASK                      0xffff0000
+
+// X coordinate of upper right corner of slice (access: R/W)
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_BIT                       0
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_WIDTH                     16
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_MASK                      0xffff
+
+// Y coordinate of upper right corner of slice (access: R/W)
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_BIT                       16
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_WIDTH                     16
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_MASK                      0xffff0000
+
+// Horizontal Resolution. It is used for slice mode. Value set into the bitfield must be equal to (rowlen-1). (access: R/W)
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_BIT                             16
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_WIDTH                           16
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_MASK                            0xffff0000
+
+// Coefficient that multiplies the B component NOTE: not used if FORMAT == BYPASS (access: R/W)
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_BIT                          0
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_WIDTH                        8
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_MASK                         0xff
+
+// Coefficient that multiplies the G component NOTE: not used if FORMAT == BYPASS (access: R/W)
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_BIT                          8
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_WIDTH                        8
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_MASK                         0xff00
+
+// Coefficient that multiplies the R component NOTE: not used if FORMAT == BYPASS (access: R/W)
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_BIT                          16
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_WIDTH                        8
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_MASK                         0xff0000
+
+// Set vsync polarity of CPI. - 1'b0: Active 0 - 1'b1: Active 1 (access: R/W)
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_BIT               0
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_WIDTH             1
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_MASK              0x1
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // Buffer size in bytes. (128kBytes maximum) - Read: buffer size left - Write: set buffer size NOTE: Careful with size in byte. If you use uncompressed pixel data mapped on 16 bits, you have to declare buffer size in bytes even if buffer type is short.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer.
+    unsigned int datasize        :2 ; // Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int pending         :1 ; // Transfer pending in queue status flag: -1'b0: free -1'b1: pending
+    unsigned int clr             :1 ; // Channel clear and stop transfer: -1'b0: disable -1'b1: enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_rx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_rx_initcfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_tx_saddr_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_tx_size_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_tx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_tx_initcfg_t;
+
+typedef union {
+  struct {
+    unsigned int framedrop_en    :1 ; // Frame dropping: - 1'b0: disable - 1'b1: enable
+    unsigned int framedrop_val   :6 ; // Sets how many frames should be dropped after each received.
+    unsigned int frameslice_en   :1 ; // Input frame slicing: - 1'b0: disable - 1'b1: enable
+    unsigned int format          :3 ; // Input frame format: - 3'b000: RGB565 - 3'b001: RGB555 - 3'b010: RGB444 - 3'b100: BYPASS_LITEND - 3’b101: BYPASS_BIGEND
+    unsigned int shift           :4 ; // Right shift of final pixel value (DivFactor) NOTE: not used if FORMAT == BYPASS
+    unsigned int padding0:16;
+    unsigned int en              :1 ; // Enable data rx from camera interface.  The enable/disable happens only at the start of a frame. - 1'b0: disable - 1'b1: enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_cfg_glob_t;
+
+typedef union {
+  struct {
+    unsigned int frameslice_llx  :16; // X coordinate of lower left corner of slice
+    unsigned int frameslice_lly  :16; // Y coordinate of lower left corner of slice
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_cfg_ll_t;
+
+typedef union {
+  struct {
+    unsigned int frameslice_urx  :16; // X coordinate of upper right corner of slice
+    unsigned int frameslice_ury  :16; // Y coordinate of upper right corner of slice
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_cfg_ur_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:16;
+    unsigned int rowlen          :16; // Horizontal Resolution. It is used for slice mode. Value set into the bitfield must be equal to (rowlen-1).
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_cfg_size_t;
+
+typedef union {
+  struct {
+    unsigned int b_coeff         :8 ; // Coefficient that multiplies the B component NOTE: not used if FORMAT == BYPASS
+    unsigned int g_coeff         :8 ; // Coefficient that multiplies the G component NOTE: not used if FORMAT == BYPASS
+    unsigned int r_coeff         :8 ; // Coefficient that multiplies the R component NOTE: not used if FORMAT == BYPASS
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_cfg_filter_t;
+
+typedef union {
+  struct {
+    unsigned int vsync_polarity  :1 ; // Set vsync polarity of CPI. - 1'b0: Active 0 - 1'b1: Active 1
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_cpi_cam_vsync_polarity_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_cpi_cam_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_SADDR_RX_SADDR_BIT, UDMA_CPI_CAM_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_CPI_CAM_RX_SADDR_RX_SADDR_BIT, UDMA_CPI_CAM_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_cpi_cam_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_SIZE_RX_SIZE_BIT, UDMA_CPI_CAM_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_CPI_CAM_RX_SIZE_RX_SIZE_BIT, UDMA_CPI_CAM_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_cpi_cam_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_CFG_CONTINOUS_BIT, UDMA_CPI_CAM_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_CPI_CAM_RX_CFG_CONTINOUS_BIT, UDMA_CPI_CAM_RX_CFG_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_CFG_DATASIZE_BIT, UDMA_CPI_CAM_RX_CFG_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_CPI_CAM_RX_CFG_DATASIZE_BIT, UDMA_CPI_CAM_RX_CFG_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_CFG_EN_BIT, UDMA_CPI_CAM_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_CPI_CAM_RX_CFG_EN_BIT, UDMA_CPI_CAM_RX_CFG_EN_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_CFG_PENDING_BIT, UDMA_CPI_CAM_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_CPI_CAM_RX_CFG_PENDING_BIT, UDMA_CPI_CAM_RX_CFG_PENDING_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_RX_CFG_CLR_BIT, UDMA_CPI_CAM_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_CPI_CAM_RX_CFG_CLR_BIT, UDMA_CPI_CAM_RX_CFG_CLR_WIDTH); }
+};
+
+class vp_udma_cpi_cam_cfg_glob : public vp::reg_32
+{
+public:
+  inline void framedrop_en_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_WIDTH); }
+  inline uint32_t framedrop_en_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_WIDTH); }
+  inline void framedrop_val_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_WIDTH); }
+  inline uint32_t framedrop_val_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_WIDTH); }
+  inline void frameslice_en_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_WIDTH); }
+  inline uint32_t frameslice_en_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_WIDTH); }
+  inline void format_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_FORMAT_BIT, UDMA_CPI_CAM_CFG_GLOB_FORMAT_WIDTH); }
+  inline uint32_t format_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_FORMAT_BIT, UDMA_CPI_CAM_CFG_GLOB_FORMAT_WIDTH); }
+  inline void shift_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_SHIFT_BIT, UDMA_CPI_CAM_CFG_GLOB_SHIFT_WIDTH); }
+  inline uint32_t shift_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_SHIFT_BIT, UDMA_CPI_CAM_CFG_GLOB_SHIFT_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_GLOB_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_CPI_CAM_CFG_GLOB_EN_BIT, UDMA_CPI_CAM_CFG_GLOB_EN_WIDTH); }
+};
+
+class vp_udma_cpi_cam_cfg_ll : public vp::reg_32
+{
+public:
+  inline void frameslice_llx_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_BIT, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_WIDTH); }
+  inline uint32_t frameslice_llx_get() { return this->get_field(UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_BIT, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_WIDTH); }
+  inline void frameslice_lly_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_BIT, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_WIDTH); }
+  inline uint32_t frameslice_lly_get() { return this->get_field(UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_BIT, UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_WIDTH); }
+};
+
+class vp_udma_cpi_cam_cfg_ur : public vp::reg_32
+{
+public:
+  inline void frameslice_urx_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_BIT, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_WIDTH); }
+  inline uint32_t frameslice_urx_get() { return this->get_field(UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_BIT, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_WIDTH); }
+  inline void frameslice_ury_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_BIT, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_WIDTH); }
+  inline uint32_t frameslice_ury_get() { return this->get_field(UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_BIT, UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_WIDTH); }
+};
+
+class vp_udma_cpi_cam_cfg_size : public vp::reg_32
+{
+public:
+  inline void rowlen_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_SIZE_ROWLEN_BIT, UDMA_CPI_CAM_CFG_SIZE_ROWLEN_WIDTH); }
+  inline uint32_t rowlen_get() { return this->get_field(UDMA_CPI_CAM_CFG_SIZE_ROWLEN_BIT, UDMA_CPI_CAM_CFG_SIZE_ROWLEN_WIDTH); }
+};
+
+class vp_udma_cpi_cam_cfg_filter : public vp::reg_32
+{
+public:
+  inline void b_coeff_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_FILTER_B_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_B_COEFF_WIDTH); }
+  inline uint32_t b_coeff_get() { return this->get_field(UDMA_CPI_CAM_CFG_FILTER_B_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_B_COEFF_WIDTH); }
+  inline void g_coeff_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_FILTER_G_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_G_COEFF_WIDTH); }
+  inline uint32_t g_coeff_get() { return this->get_field(UDMA_CPI_CAM_CFG_FILTER_G_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_G_COEFF_WIDTH); }
+  inline void r_coeff_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_CFG_FILTER_R_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_R_COEFF_WIDTH); }
+  inline uint32_t r_coeff_get() { return this->get_field(UDMA_CPI_CAM_CFG_FILTER_R_COEFF_BIT, UDMA_CPI_CAM_CFG_FILTER_R_COEFF_WIDTH); }
+};
+
+class vp_udma_cpi_cam_vsync_polarity : public vp::reg_32
+{
+public:
+  inline void vsync_polarity_set(uint32_t value) { this->set_field(value, UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_BIT, UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_WIDTH); }
+  inline uint32_t vsync_polarity_get() { return this->get_field(UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_BIT, UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int cam_rx_saddr    ; // RX Camera uDMA transfer address of associated buffer register
+  unsigned int cam_rx_size     ; // RX Camera uDMA transfer size of buffer register
+  unsigned int cam_rx_cfg      ; // RX Camera uDMA transfer configuration register
+  unsigned int cam_rx_initcfg  ; // -
+  unsigned int cam_tx_saddr    ; // -
+  unsigned int cam_tx_size     ; // -
+  unsigned int cam_tx_cfg      ; // -
+  unsigned int cam_tx_initcfg  ; // -
+  unsigned int cam_cfg_glob    ; // Global configuration register
+  unsigned int cam_cfg_ll      ; // Lower Left corner configuration register
+  unsigned int cam_cfg_ur      ; // Upper Right corner configuration register
+  unsigned int cam_cfg_size    ; // Horizontal Resolution configuration register
+  unsigned int cam_cfg_filter  ; // RGB coefficients configuration register
+  unsigned int cam_vsync_polarity; // VSYNC Polarity register
+} __attribute__((packed)) udma_cpi_udma_cpi_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t udma_cpi_cam_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_RX_SADDR_OFFSET); }
+static inline void udma_cpi_cam_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_rx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_RX_SIZE_OFFSET); }
+static inline void udma_cpi_cam_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_RX_CFG_OFFSET); }
+static inline void udma_cpi_cam_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_RX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_rx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_RX_INITCFG_OFFSET); }
+static inline void udma_cpi_cam_rx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_RX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_SADDR_OFFSET); }
+static inline void udma_cpi_cam_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_tx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_SIZE_OFFSET); }
+static inline void udma_cpi_cam_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_CFG_OFFSET); }
+static inline void udma_cpi_cam_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET); }
+static inline void udma_cpi_cam_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
+static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_cfg_ll_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_LL_OFFSET); }
+static inline void udma_cpi_cam_cfg_ll_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_LL_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_cfg_ur_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_UR_OFFSET); }
+static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_cfg_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET); }
+static inline void udma_cpi_cam_cfg_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_cfg_filter_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_FILTER_OFFSET); }
+static inline void udma_cpi_cam_cfg_filter_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_FILTER_OFFSET, value); }
+
+static inline uint32_t udma_cpi_cam_vsync_polarity_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_VSYNC_POLARITY_OFFSET); }
+static inline void udma_cpi_cam_vsync_polarity_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_VSYNC_POLARITY_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_CPI_CAM_RX_SADDR_RX_SADDR(val)                ((val) << 0)
+
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_CPI_CAM_RX_SIZE_RX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_CPI_CAM_RX_CFG_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_CPI_CAM_RX_CFG_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_CPI_CAM_RX_CFG_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_CPI_CAM_RX_CFG_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_CPI_CAM_RX_CFG_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_CPI_CAM_RX_CFG_EN(val)                        ((val) << 4)
+
+#define UDMA_CPI_CAM_RX_CFG_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_CPI_CAM_RX_CFG_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_CPI_CAM_RX_CFG_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_CPI_CAM_RX_CFG_PENDING(val)                   ((val) << 5)
+
+#define UDMA_CPI_CAM_RX_CFG_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,6))
+#define UDMA_CPI_CAM_RX_CFG_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,6))
+#define UDMA_CPI_CAM_RX_CFG_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,6))
+#define UDMA_CPI_CAM_RX_CFG_CLR(val)                       ((val) << 6)
+
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_GET(value)      (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_GETS(value)     (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_EN(val)            ((val) << 0)
+
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_GET(value)     (ARCHI_BEXTRACTU((value),6,1))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_GETS(value)    (ARCHI_BEXTRACT((value),6,1))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL_SET(value,field) (ARCHI_BINSERT((value),(field),6,1))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMEDROP_VAL(val)           ((val) << 1)
+
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_GET(value)     (ARCHI_BEXTRACTU((value),1,7))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_GETS(value)    (ARCHI_BEXTRACT((value),1,7))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,7))
+#define UDMA_CPI_CAM_CFG_GLOB_FRAMESLICE_EN(val)           ((val) << 7)
+
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_GET(value)            (ARCHI_BEXTRACTU((value),3,8))
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_GETS(value)           (ARCHI_BEXTRACT((value),3,8))
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT_SET(value,field)      (ARCHI_BINSERT((value),(field),3,8))
+#define UDMA_CPI_CAM_CFG_GLOB_FORMAT(val)                  ((val) << 8)
+
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_GET(value)             (ARCHI_BEXTRACTU((value),4,11))
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_GETS(value)            (ARCHI_BEXTRACT((value),4,11))
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT_SET(value,field)       (ARCHI_BINSERT((value),(field),4,11))
+#define UDMA_CPI_CAM_CFG_GLOB_SHIFT(val)                   ((val) << 11)
+
+#define UDMA_CPI_CAM_CFG_GLOB_EN_GET(value)                (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_CPI_CAM_CFG_GLOB_EN_GETS(value)               (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_CPI_CAM_CFG_GLOB_EN_SET(value,field)          (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_CPI_CAM_CFG_GLOB_EN(val)                      ((val) << 31)
+
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_GET(value)      (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_GETS(value)     (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX_SET(value,field) (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX(val)            ((val) << 0)
+
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_GET(value)      (ARCHI_BEXTRACTU((value),16,16))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_GETS(value)     (ARCHI_BEXTRACT((value),16,16))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY_SET(value,field) (ARCHI_BINSERT((value),(field),16,16))
+#define UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY(val)            ((val) << 16)
+
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_GET(value)      (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_GETS(value)     (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX_SET(value,field) (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX(val)            ((val) << 0)
+
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_GET(value)      (ARCHI_BEXTRACTU((value),16,16))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_GETS(value)     (ARCHI_BEXTRACT((value),16,16))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY_SET(value,field) (ARCHI_BINSERT((value),(field),16,16))
+#define UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY(val)            ((val) << 16)
+
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_GET(value)            (ARCHI_BEXTRACTU((value),16,16))
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_GETS(value)           (ARCHI_BEXTRACT((value),16,16))
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN_SET(value,field)      (ARCHI_BINSERT((value),(field),16,16))
+#define UDMA_CPI_CAM_CFG_SIZE_ROWLEN(val)                  ((val) << 16)
+
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_GET(value)         (ARCHI_BEXTRACTU((value),8,0))
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_GETS(value)        (ARCHI_BEXTRACT((value),8,0))
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF_SET(value,field)   (ARCHI_BINSERT((value),(field),8,0))
+#define UDMA_CPI_CAM_CFG_FILTER_B_COEFF(val)               ((val) << 0)
+
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_GET(value)         (ARCHI_BEXTRACTU((value),8,8))
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_GETS(value)        (ARCHI_BEXTRACT((value),8,8))
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF_SET(value,field)   (ARCHI_BINSERT((value),(field),8,8))
+#define UDMA_CPI_CAM_CFG_FILTER_G_COEFF(val)               ((val) << 8)
+
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_GET(value)         (ARCHI_BEXTRACTU((value),8,16))
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_GETS(value)        (ARCHI_BEXTRACT((value),8,16))
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF_SET(value,field)   (ARCHI_BINSERT((value),(field),8,16))
+#define UDMA_CPI_CAM_CFG_FILTER_R_COEFF(val)               ((val) << 16)
+
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_GET(value) (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_GETS(value) (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY_SET(value,field) (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_CPI_CAM_VSYNC_POLARITY_VSYNC_POLARITY(val)    ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1_old.h b/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1_old.h
new file mode 100644
index 0000000..b2817ec
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/cpi/udma_cpi_v1_old.h
@@ -0,0 +1,151 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_CPI_V1_H__
+#define __ARCHI_UDMA_UDMA_CPI_V1_H__
+
+// CAM custom registers offset definition
+#define CAM_GLOB_OFFSET                  (0x00)
+#define CAM_LL_OFFSET                    (0x04)
+#define CAM_UR_OFFSET                    (0x08)
+#define CAM_SIZE_OFFSET                  (0x0C)
+#define CAM_FILTER_OFFSET                (0x10)
+
+// CAM custom registers bitfields offset, mask, value definition
+#define CAM_CFG_GLOB_FRAMEDROP_EN_OFFSET    0
+#define CAM_CFG_GLOB_FRAMEDROP_EN_WIDTH     1
+#define CAM_CFG_GLOB_FRAMEDROP_EN_MASK      (0x1 << CAM_CFG_GLOB_FRAMEDROP_EN_OFFSET)
+#define CAM_CFG_GLOB_FRAMEDROP_EN_ENA     (1 << CAM_CFG_GLOB_FRAMEDROP_EN_OFFSET)
+#define CAM_CFG_GLOB_FRAMEDROP_EN_DIS     (0 << CAM_CFG_GLOB_FRAMEDROP_EN_OFFSET)
+
+#define CAM_CFG_GLOB_FRAMEDROP_VAL_OFFSET   1
+#define CAM_CFG_GLOB_FRAMEDROP_VAL_WIDTH    6
+#define CAM_CFG_GLOB_FRAMEDROP_VAL_MASK     (0x3f << CAM_CFG_GLOB_FRAMEDROP_VAL_OFFSET)
+#define CAM_CFG_GLOB_FRAMEDROP_VAL(val)     (val << CAM_CFG_GLOB_FRAMEDROP_VAL_OFFSET)
+
+#define CAM_CFG_GLOB_FRAMESLICE_EN_OFFSET   7
+#define CAM_CFG_GLOB_FRAMESLICE_EN_WIDTH    1
+#define CAM_CFG_GLOB_FRAMESLICE_EN_MASK   (0x1 << CAM_CFG_GLOB_FRAMESLICE_EN_OFFSET)
+#define CAM_CFG_GLOB_FRAMESLICE_EN_ENA    (1 << CAM_CFG_GLOB_FRAMESLICE_EN_OFFSET)
+#define CAM_CFG_GLOB_FRAMESLICE_EN_DIS    (0 << CAM_CFG_GLOB_FRAMESLICE_EN_OFFSET)
+
+#define CAM_CFG_GLOB_FORMAT_OFFSET          8
+#define CAM_CFG_GLOB_FORMAT_WIDTH         2
+#define CAM_CFG_GLOB_FORMAT_MASK          (0x7 << CAM_CFG_GLOB_FORMAT_OFFSET)
+#define CAM_CFG_GLOB_FORMAT_RGB565        (0 << CAM_CFG_GLOB_FORMAT_OFFSET)
+#define CAM_CFG_GLOB_FORMAT_RGB555        (1 << CAM_CFG_GLOB_FORMAT_OFFSET)
+#define CAM_CFG_GLOB_FORMAT_RGB444        (2 << CAM_CFG_GLOB_FORMAT_OFFSET)
+#define CAM_CFG_GLOB_FORMAT_BYPASS_LITEND   (4 << CAM_CFG_GLOB_FORMAT_OFFSET)
+#define CAM_CFG_GLOB_FORMAT_BYPASS_BIGEND   (5 << CAM_CFG_GLOB_FORMAT_OFFSET)
+
+#define ARCHI_CAM_CFG_GLOB_FORMAT_RGB565          0
+#define ARCHI_CAM_CFG_GLOB_FORMAT_RGB555          1
+#define ARCHI_CAM_CFG_GLOB_FORMAT_RGB444          2
+#define ARCHI_CAM_CFG_GLOB_FORMAT_BYPASS_LITEND   4
+#define ARCHI_CAM_CFG_GLOB_FORMAT_BYPASS_BIGEND   5
+
+#define CAM_CFG_GLOB_SHIFT_OFFSET           11
+#define CAM_CFG_GLOB_SHIFT_WIDTH          4
+#define CAM_CFG_GLOB_SHIFT_MASK           (0xf << CAM_CFG_GLOB_SHIFT_OFFSET)
+#define CAM_CFG_GLOB_SHIFT(val)           (val << CAM_CFG_GLOB_SHIFT_OFFSET)
+
+#define CAM_CFG_GLOB_EN_OFFSET              31
+#define CAM_CFG_GLOB_EN_WIDTH               1
+#define CAM_CFG_GLOB_EN_MASK              (0x1 << CAM_CFG_GLOB_EN_OFFSET)
+#define CAM_CFG_GLOB_EN_ENA               (1 << CAM_CFG_GLOB_EN_OFFSET)
+#define CAM_CFG_GLOB_EN_DIS               (0 << CAM_CFG_GLOB_EN_OFFSET)
+
+#define CAM_CFG_LL_FRAMESLICE_LLX_OFFSET    0
+#define CAM_CFG_LL_FRAMESLICE_LLX_WIDTH   16
+#define CAM_CFG_LL_FRAMESLICE_LLX_MASK    (0xffff << CAM_CFG_LL_FRAMESLICE_LLX_OFFSET)
+#define CAM_CFG_LL_FRAMESLICE_LLX(val)    (val << CAM_CFG_LL_FRAMESLICE_LLX_OFFSET)
+
+#define CAM_CFG_LL_FRAMESLICE_LLY_OFFSET    16
+#define CAM_CFG_LL_FRAMESLICE_LLY_WIDTH   16
+#define CAM_CFG_LL_FRAMESLICE_LLY_MASK    (0xffff << CAM_CFG_LL_FRAMESLICE_LLY_OFFSET)
+#define CAM_CFG_LL_FRAMESLICE_LLY(val)    (val << CAM_CFG_LL_FRAMESLICE_LLY_OFFSET)
+
+#define CAM_CFG_UR_FRAMESLICE_URX_OFFSET    0
+#define CAM_CFG_UR_FRAMESLICE_URX_WIDTH   16
+#define CAM_CFG_UR_FRAMESLICE_URX_MASK    (0xffff << CAM_CFG_UR_FRAMESLICE_URX_OFFSET)
+#define CAM_CFG_UR_FRAMESLICE_URX(val)    (val << CAM_CFG_UR_FRAMESLICE_URX_OFFSET)
+
+#define CAM_CFG_UR_FRAMESLICE_URY_OFFSET    16
+#define CAM_CFG_UR_FRAMESLICE_URY_WIDTH   16
+#define CAM_CFG_UR_FRAMESLICE_URY_MASK    (0xffff << CAM_CFG_UR_FRAMESLICE_URY_OFFSET)
+#define CAM_CFG_UR_FRAMESLICE_URY(val)    (val << CAM_CFG_UR_FRAMESLICE_URY_OFFSET)
+
+#define CAM_CFG_SIZE_ROWLEN_OFFSET      16
+#define CAM_CFG_SIZE_ROWLEN_WIDTH     16
+#define CAM_CFG_SIZE_ROWLEN_MASK    (0xffff << CAM_CFG_SIZE_ROWLEN_OFFSET)
+#define CAM_CFG_SIZE_ROWLEN(val)    ((val - 1) << CAM_CFG_SIZE_ROWLEN_OFFSET)
+
+#define CAM_CFG_FILTER_B_COEFF_OFFSET     0
+#define CAM_CFG_FILTER_B_COEFF_WIDTH    8
+#define CAM_CFG_FILTER_B_COEFF_MASK     (0xff << CAM_CFG_FILTER_B_COEFF_OFFSET)
+#define CAM_CFG_FILTER_B_COEFF(val)     (val << CAM_CFG_FILTER_B_COEFF_OFFSET)
+
+#define CAM_CFG_FILTER_G_COEFF_OFFSET     8
+#define CAM_CFG_FILTER_G_COEFF_WIDTH    8
+#define CAM_CFG_FILTER_G_COEFF_MASK     (0xff << CAM_CFG_FILTER_G_COEFF_OFFSET)
+#define CAM_CFG_FILTER_G_COEFF(val)     (val << CAM_CFG_FILTER_G_COEFF_OFFSET)
+
+#define CAM_CFG_FILTER_R_COEFF_OFFSET     16
+#define CAM_CFG_FILTER_R_COEFF_WIDTH    8
+#define CAM_CFG_FILTER_R_COEFF_MASK     (0xff << CAM_CFG_FILTER_R_COEFF_OFFSET)
+#define CAM_CFG_FILTER_R_COEFF(val)     (val << CAM_CFG_FILTER_R_COEFF_OFFSET)
+
+// TODO Add enum definitions of CAM register bitfields
+
+///////////////////////////////////////////////////
+// TODO Obsolete : to be removed cause deprecated
+#define CAM_CFG_GLOB_FRAMEDROP_EN_BIT   0
+#define CAM_CFG_GLOB_FRAMEDROP_VAL_BIT  1
+#define CAM_CFG_GLOB_FRAMEDROP_VAL_SIZE 6
+#define CAM_CFG_GLOB_FRAMESLICE_EN_BIT  7
+#define CAM_CFG_GLOB_FORMAT_BIT         8
+#define CAM_CFG_GLOB_FORMAT_SIZE        3
+#define CAM_CFG_GLOB_SHIFT_BIT          11
+#define CAM_CFG_GLOB_SHIFT_SIZE         4
+#define CAM_CFG_GLOB_EN_BIT             31
+
+//+ #define CAM_CFG_GLOB_FORMAT_RGB565      0
+//+ #define CAM_CFG_GLOB_FORMAT_RGB555      1
+//+ #define CAM_CFG_GLOB_FORMAT_RGB444      2
+//+ #define CAM_CFG_GLOB_FORMAT_BYPASS      3
+
+#define CAM_CFG_LL_FRAMESLICE_LLX_BIT   0
+#define CAM_CFG_LL_FRAMESLICE_LLX_SIZE  16
+#define CAM_CFG_LL_FRAMESLICE_LLY_BIT   16
+#define CAM_CFG_LL_FRAMESLICE_LLY_SIZE  16
+
+#define CAM_CFG_UR_FRAMESLICE_URX_BIT   0
+#define CAM_CFG_UR_FRAMESLICE_URX_SIZE  16
+#define CAM_CFG_UR_FRAMESLICE_URY_BIT   16
+#define CAM_CFG_UR_FRAMESLICE_URY_SIZE  16
+
+#define CAM_CFG_SIZE_ROWLEN_BIT  16
+#define CAM_CFG_SIZE_ROWLEN_SIZE 16
+
+#define CAM_CFG_FILTER_B_COEFF_BIT  0
+#define CAM_CFG_FILTER_B_COEFF_SIZE 8
+#define CAM_CFG_FILTER_G_COEFF_BIT  8
+#define CAM_CFG_FILTER_G_COEFF_SIZE 8
+#define CAM_CFG_FILTER_R_COEFF_BIT  16
+#define CAM_CFG_FILTER_R_COEFF_SIZE 8
+///////////////////////////////////////////////////
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/csi2/udma_csi2_v1.h b/sw/pulp-sdk/archi/include/archi/udma/csi2/udma_csi2_v1.h
new file mode 100644
index 0000000..e135f80
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/csi2/udma_csi2_v1.h
@@ -0,0 +1,35 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_CSI2_V1_H__
+#define __ARCHI_UDMA_UDMA_CSI2_V1_H__
+
+// CSI2 custom registers offset definition
+
+#define CSI2_CLK_CFG_OFFSET       (0x00)
+
+// CSI2 custom registers bitfields offset, mask, value definition
+#define CSI2_CLK_CFG_CCI_BIT      0
+#define CSI2_CLK_CFG_CCI_BITS     8
+#define CSI2_CLK_CFG_CCI_MASK     ARCHI_REG_MASK(CSI2_CLK_CFG_CCI_BIT, CSI2_CLK_CFG_CCI_BITS)
+#define CSI2_CLK_CFG_CCI(val)     (val << CSI2_CLK_CFG_CCI_BIT)
+
+#define CSI2_CLK_CFG_PIXEL_BIT      8
+#define CSI2_CLK_CFG_PIXEL_BITS     8
+#define CSI2_CLK_CFG_PIXEL_MASK     ARCHI_REG_MASK(CSI2_CLK_CFG_PIXEL_BIT, CSI2_CLK_CFG_PIXEL_BITS)
+#define CSI2_CLK_CFG_PIXEL(val)     (val << CSI2_CLK_CFG_PIXEL_BIT)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v1.h b/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v1.h
new file mode 100644
index 0000000..a604937
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v1.h
@@ -0,0 +1,195 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_HYPER_H__
+#define __ARCHI_HYPER_H__
+
+#define REG_ACCESS    0x1
+#define MEM_ACCESS    0x0
+
+// Memory base address
+#define REG_MBR0      0
+// HYPER RAM 8 Mbytes / 2 = 4M address, here is 16M
+#define REG_MBR1      0x01000000
+
+#define REG_MBR_WIDTH 24
+
+#define HYPER_EXT_ADDR_CHANNEL_OFFSET     0x00
+#define HYPER_EXT_CFG_CHANNEL_OFFSET      0x04
+#define HYPER_MEM_CFG0_CHANNEL_OFFSET     0x08
+#define HYPER_MEM_CFG1_CHANNEL_OFFSET     0x0C
+#define HYPER_MEM_CFG2_CHANNEL_OFFSET     0x10
+#define HYPER_MEM_CFG3_CHANNEL_OFFSET     0x14
+#define HYPER_MEM_CFG4_CHANNEL_OFFSET     0x18
+#define HYPER_MEM_CFG5_CHANNEL_OFFSET     0x1C
+#define HYPER_MEM_CFG6_CHANNEL_OFFSET     0x20
+#define HYPER_MEM_CFG7_CHANNEL_OFFSET     0x24
+#define HYPER_NB_REGS                     10
+
+#define HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET     0x20
+#define HYPER_EXT_CFG_CHANNEL_CUSTOM_OFFSET      0x24
+#define HYPER_MEM_CFG0_CHANNEL_CUSTOM_OFFSET     0x28
+#define HYPER_MEM_CFG1_CHANNEL_CUSTOM_OFFSET     0x2C
+#define HYPER_MEM_CFG2_CHANNEL_CUSTOM_OFFSET     0x30
+#define HYPER_MEM_CFG3_CHANNEL_CUSTOM_OFFSET     0x34
+#define HYPER_MEM_CFG4_CHANNEL_CUSTOM_OFFSET     0x38
+#define HYPER_MEM_CFG5_CHANNEL_CUSTOM_OFFSET     0x3C
+#define HYPER_MEM_CFG6_CHANNEL_CUSTOM_OFFSET     0x40
+#define HYPER_MEM_CFG7_CHANNEL_CUSTOM_OFFSET     0x44
+
+#define HYPER_EXT_ADDR_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_EXT_CFG_OFFSET      (UDMA_HYPER_OFFSET(0) + HYPER_EXT_CFG_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG0_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG0_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG1_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG1_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG2_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG2_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG3_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG3_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG4_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG4_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG5_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG5_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG6_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG6_CHANNEL_CUSTOM_OFFSET)
+#define HYPER_MEM_CFG7_OFFSET     (UDMA_HYPER_OFFSET(0) + HYPER_MEM_CFG7_CHANNEL_CUSTOM_OFFSET)
+
+#define HYPER_EXT_ADDR            (ARCHI_UDMA_ADDR + HYPER_EXT_ADDR_OFFSET)
+#define HYPER_EXT_CFG             (ARCHI_UDMA_ADDR + HYPER_EXT_CFG_OFFSET)
+#define HYPER_MEM_CFG0            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG0_OFFSET)
+#define HYPER_MEM_CFG1            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG1_OFFSET)
+#define HYPER_MEM_CFG2            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG2_OFFSET)
+#define HYPER_MEM_CFG3            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG3_OFFSET)
+#define HYPER_MEM_CFG4            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG4_OFFSET)
+#define HYPER_MEM_CFG5            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG5_OFFSET)
+#define HYPER_MEM_CFG6            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG6_OFFSET)
+#define HYPER_MEM_CFG7            (ARCHI_UDMA_ADDR + HYPER_MEM_CFG7_OFFSET)
+
+#define HYPER_EXT_ADDR_MASK       0xFFFFFFFF
+#define HYPER_EXT_CFG_MASK        0x0000           // Not use
+#define HYPER_MEM_CFG0_MASK       0x3FFF
+#define HYPER_MEM_CFG1_MASK       0xFFFFFF
+#define HYPER_MEM_CFG2_MASK       0x01FF01FF
+#define HYPER_MEM_CFG3_MASK       0x73F
+#define HYPER_MEM_CFG4_MASK       0x3FFF
+#define HYPER_MEM_CFG5_MASK       0x00FFFFFF
+#define HYPER_MEM_CFG6_MASK       0x01FF01FF
+#define HYPER_MEM_CFG7_MASK       0x3F
+
+// HYPER RAM CONFIG
+#define HYPER_MEM_CFG0_MBR0_OFFSET              0 // HyperRam base address, default = 0x0
+#define HYPER_MEM_CFG0_LATENCY0_OFFSET          8
+#define HYPER_MEM_CFG0_WRAP_SIZE0_OFFSET       12
+
+#define HYPER_MEM_CFG1_RD_CSHI0_OFFSET          0
+#define HYPER_MEM_CFG1_RD_CSS0_OFFSET           4
+#define HYPER_MEM_CFG1_RD_CSH0_OFFSET           8
+#define HYPER_MEM_CFG1_WR_CSHI0_OFFSET         12
+#define HYPER_MEM_CFG1_WR_CSS0_OFFSET          16
+#define HYPER_MEM_CFG1_WR_CSH0_OFFSET          20
+
+#define HYPER_MEM_CFG2_RD_MAX_LENGTH0_OFFSET    0
+#define HYPER_MEM_CFG2_WR_MAX_LENGTH0_OFFSET    16
+
+#define HYPER_MEM_CFG3_ACS0_OFFSET              0
+#define HYPER_MEM_CFG3_TCO0_OFFSET              1
+#define HYPER_MEM_CFG3_DT0_OFFSET               2
+#define HYPER_MEM_CFG3_CRT0_OFFSET              3 // HyperRAM memory access 0, for register access 1
+#define HYPER_MEM_CFG3_RD_MAX_LEN_EN0_OFFSET    4
+#define HYPER_MEM_CFG3_WR_MAX_LEN_EN0_OFFSET    5
+#define HYPER_MEM_CFG3_RDS_DELAY_ADJ_OFFSET     8
+
+// HYPER FLASH CONFIG
+#define HYPER_MEM_CFG4_MBR1_OFFSET              0// Hyperflash base address, default = MBR0 + HYPERRAM SIZE
+#define HYPER_MEM_CFG4_LATENCY1_OFFSET          8
+#define HYPER_MEM_CFG4_WRAP_SIZE1_OFFSET       12
+
+#define HYPER_MEM_CFG5_RD_CSHI1_OFFSET          0
+#define HYPER_MEM_CFG5_RD_CSS1_OFFSET           4
+#define HYPER_MEM_CFG5_RD_CSH1_OFFSET           8
+#define HYPER_MEM_CFG5_WR_CSHI1_OFFSET         12
+#define HYPER_MEM_CFG5_WR_CSS1_OFFSET          16
+#define HYPER_MEM_CFG5_WR_CSH1_OFFSET          20
+
+#define HYPER_MEM_CFG6_RD_MAX_LENGTH1_OFFSET    0
+#define HYPER_MEM_CFG6_WR_MAX_LENGTH1_OFFSET    16
+
+#define HYPER_MEM_CFG7_ACS1_OFFSET              0
+#define HYPER_MEM_CFG7_TCO1_OFFSET              1
+#define HYPER_MEM_CFG7_DT1_OFFSET               2
+#define HYPER_MEM_CFG7_CRT1_OFFSET              3 // HyperFlash memory access 0, for register access 1
+#define HYPER_MEM_CFG7_RD_MAX_LEN_EN1_OFFSET    4
+#define HYPER_MEM_CFG7_WR_MAX_LEN_EN1_OFFSET    5
+
+// BITS
+#define HYPER_MEM_CFG3_MASK_GEN_B(offset)      ((~(1 << offset)) & HYPER_MEM_CFG3_MASK)
+#define HYPER_MEM_CFG7_MASK_GEN_B(offset)      ((~(1 << offset)) & HYPER_MEM_CFG7_MASK)
+// TWO BITS
+#define HYPER_MEM_CFG0_MASK_GEN_TB(offset)     ((~(0x3 << offset)) & HYPER_MEM_CFG0_MASK)
+#define HYPER_MEM_CFG4_MASK_GEN_TB(offset)     ((~(0x3 << offset)) & HYPER_MEM_CFG4_MASK)
+// THREE BITS
+#define HYPER_MEM_CFG3_MASK_GEN_THB(offset)    ((~(0x7 << offset)) & HYPER_MEM_CFG3_MASK)
+// HALF BYTES
+#define HYPER_MEM_CFG0_MASK_GEN_HB(offset)     ((~(0xF << offset)) & HYPER_MEM_CFG0_MASK)
+#define HYPER_MEM_CFG1_MASK_GEN_HB(offset)     ((~(0xF << offset)) & HYPER_MEM_CFG1_MASK)
+#define HYPER_MEM_CFG4_MASK_GEN_HB(offset)     ((~(0xF << offset)) & HYPER_MEM_CFG4_MASK)
+#define HYPER_MEM_CFG5_MASK_GEN_HB(offset)     ((~(0xF << offset)) & HYPER_MEM_CFG5_MASK)
+// BYTES
+#define HYPER_MEM_CFG0_MASK_GEN_BYTE(offset)   ((~(0xFF << offset)) & HYPER_MEM_CFG0_MASK)
+#define HYPER_MEM_CFG4_MASK_GEN_BYTE(offset)    ((~(0xFF << offset)) & HYPER_MEM_CFG4_MASK)
+// NINE BITS
+#define HYPER_MEM_CFG2_MASK_GEN_NB(offset)     ((~(0x1FF << offset)) & HYPER_MEM_CFG2_MASK)
+#define HYPER_MEM_CFG6_MASK_GEN_NB(offset)     ((~(0x1FF << offset)) & HYPER_MEM_CFG6_MASK)
+
+// MASK
+#define HYPER_MEM_CFG0_MBR0_MASK_BYTE           HYPER_MEM_CFG0_MASK_GEN_BYTE(HYPER_MEM_CFG0_MBR0_OFFSET)
+#define HYPER_MEM_CFG0_LATENCY0_MASK_HB         HYPER_MEM_CFG0_MASK_GEN_HB(HYPER_MEM_CFG0_LATENCY0_OFFSET)
+#define HYPER_MEM_CFG0_WRAP_SIZE0_MASK_TB       HYPER_MEM_CFG0_MASK_GEN_TB(HYPER_MEM_CFG0_WRAP_SIZE0_OFFSET)
+#define HYPER_MEM_CFG1_RD_CSHI0_MASK_HB         HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_RD_CSHI0_OFFSET)
+#define HYPER_MEM_CFG1_RD_CSS0_MASK_HB          HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_RD_CSS0_OFFSET)
+#define HYPER_MEM_CFG1_RD_CSH0_MASK_HB          HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_RD_CSH0_OFFSET)
+#define HYPER_MEM_CFG1_WR_CSHI0_MASK_HB         HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_WR_CSHI0_OFFSET)
+#define HYPER_MEM_CFG1_WR_CSS0_MASK_HB          HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_WR_CSS0_OFFSET)
+#define HYPER_MEM_CFG1_WR_CSH0_MASK_HB          HYPER_MEM_CFG1_MASK_GEN_HB(HYPER_MEM_CFG1_WR_CSH0_OFFSET)
+#define HYPER_MEM_CFG2_RD_MAX_LENGTH0_MASK_NB   HYPER_MEM_CFG2_MASK_GEN_NB(HYPER_MEM_CFG2_RD_MAX_LENGTH0_OFFSET)
+#define HYPER_MEM_CFG2_WR_MAX_LENGTH0_MASK_NB   HYPER_MEM_CFG2_MASK_GEN_NB(HYPER_MEM_CFG2_WR_MAX_LENGTH0_OFFSET)
+#define HYPER_MEM_CFG3_ACS0_MASK_B              HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_ACS0_OFFSET)
+#define HYPER_MEM_CFG3_TCO0_MASK_B              HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_TCO0_OFFSET)
+#define HYPER_MEM_CFG3_DT0_MASK_B               HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_DT0_OFFSET)
+#define HYPER_MEM_CFG3_CRT0_MASK_B              HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_CRT0_OFFSET)
+#define HYPER_MEM_CFG3_RD_MAX_LEN_EN0_MASK_B    HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_RD_MAX_LEN_EN0_OFFSET)
+#define HYPER_MEM_CFG3_WR_MAX_LEN_EN0_MASK_B    HYPER_MEM_CFG3_MASK_GEN_B(HYPER_MEM_CFG3_WR_MAX_LEN_EN0_OFFSET)
+#define HYPER_MEM_CFG3_RDS_DELAY_ADJ_MASK_THB   HYPER_MEM_CFG3_MASK_GEN_THB(HYPER_MEM_CFG3_RDS_DELAY_ADJ_OFFSET)
+
+#define HYPER_MEM_CFG4_MBR1_MASK_BYTE           HYPER_MEM_CFG4_MASK_GEN_BYTE(HYPER_MEM_CFG4_MBR1_OFFSET)
+// This bit is ignored when the DEVTYPE = 1 is chosen to the HyperFlash memory.
+//#define HYPER_MEM_CFG4_LATENCY1_MASK_HB         HYPER_MEM_CFG4_MASK_GEN_HB(HYPER_MEM_CFG4_LATENCY1_OFFSET)
+#define HYPER_MEM_CFG4_WRAP_SIZE1_MASK_TB       HYPER_MEM_CFG4_MASK_GEN_TB(HYPER_MEM_CFG4_WRAP_SIZE1_OFFSET)
+#define HYPER_MEM_CFG5_RD_CSHI1_MASK_HB         HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_RD_CSHI1_OFFSET)
+#define HYPER_MEM_CFG5_RD_CSS1_MASK_HB          HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_RD_CSS1_OFFSET)
+#define HYPER_MEM_CFG5_RD_CSH1_MASK_HB          HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_RD_CSH1_OFFSET)
+#define HYPER_MEM_CFG5_WR_CSHI1_MASK_HB         HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_WR_CSHI1_OFFSET)
+#define HYPER_MEM_CFG5_WR_CSS1_MASK_HB          HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_WR_CSS1_OFFSET)
+#define HYPER_MEM_CFG5_WR_CSH1_MASK_HB          HYPER_MEM_CFG5_MASK_GEN_HB(HYPER_MEM_CFG5_WR_CSH1_OFFSET)
+#define HYPER_MEM_CFG6_RD_MAX_LENGTH1_MASK_NB   HYPER_MEM_CFG6_MASK_GEN_NB(HYPER_MEM_CFG6_RD_MAX_LENGTH1_OFFSET)
+#define HYPER_MEM_CFG6_WR_MAX_LENGTH1_MASK_NB   HYPER_MEM_CFG6_MASK_GEN_NB(HYPER_MEM_CFG6_WR_MAX_LENGTH1_OFFSET)
+#define HYPER_MEM_CFG7_ACS1_MASK_B              HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_ACS1_OFFSET)
+#define HYPER_MEM_CFG7_TCO1_MASK_B              HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_TCO1_OFFSET)
+#define HYPER_MEM_CFG7_DT1_MASK_B               HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_DT1_OFFSET)
+#define HYPER_MEM_CFG7_CRT1_MASK_B              HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_CRT1_OFFSET)
+#define HYPER_MEM_CFG7_RD_MAX_LEN_EN1_MASK_B    HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_RD_MAX_LEN_EN1_OFFSET)
+#define HYPER_MEM_CFG7_WR_MAX_LEN_EN1_MASK_B    HYPER_MEM_CFG7_MASK_GEN_B(HYPER_MEM_CFG7_WR_MAX_LEN_EN1_OFFSET)
+
+
+#define ARCHI_UDMA_HYPER_RX_EVT           0
+#define ARCHI_UDMA_HYPER_TX_EVT           1
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v2.h b/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v2.h
new file mode 100644
index 0000000..cccf3b5
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/hyper/udma_hyper_v2.h
@@ -0,0 +1,999 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_HYPER_UDMA_HYPER_V2_H__
+#define __INCLUDE_ARCHI_UDMA_HYPER_UDMA_HYPER_V2_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// uDMA RX HYPERBUS buffer base address configuration register.
+#define HYPER_RX_SADDR_OFFSET                    0x0
+
+// uDMA RX HYPERBUS buffer size configuration register.
+#define HYPER_RX_SIZE_OFFSET                     0x4
+
+// uDMA RX HYPERBUS stream configuration register.
+#define HYPER_RX_CFG_OFFSET                      0x8
+
+// uDMA TX HYPERBUS buffer base address configuration register.
+#define HYPER_TX_SADDR_OFFSET                    0x10
+
+// uDMA TX HYPERBUS buffer size configuration register.
+#define HYPER_TX_SIZE_OFFSET                     0x14
+
+// uDMA TX HYPERBUS stream configuration register.
+#define HYPER_TX_CFG_OFFSET                      0x18
+
+// Memory access address register.
+#define HYPER_EXT_ADDR_OFFSET                    0x20
+
+// HYPERBUS and Octo SPI Memory Timing configuration register.
+#define HYPER_TIMING_CFG_OFFSET                  0x24
+
+// Device start address register.
+#define HYPER_MBA0_OFFSET                        0x28
+
+// Device start address register.
+#define HYPER_MBA1_OFFSET                        0x2c
+
+// Device type register(RAM or FLASH).
+#define HYPER_DEVICE_OFFSET                      0x30
+
+// OSPI command
+#define HYPER_OSPI_CMD_OFFSET                    0x34
+
+// OSPI address
+#define HYPER_OSPI_ADDR_OFFSET                   0x38
+
+// OSPI configuration
+#define HYPER_OSPI_CFG_OFFSET                    0x3c
+
+// OSPI chip select configuration
+#define HYPER_OSPI_CSN_OFFSET                    0x40
+
+// -
+#define HYPER__RESERVED0_OFFSET                  0x44
+
+// -
+#define HYPER__RESERVED1_OFFSET                  0x48
+
+// OSPI interrupt enable register
+#define HYPER_IRQ_EN_OFFSET                      0x4c
+
+// Clock divide.
+#define HYPER_CLK_DIV_OFFSET                     0x50
+
+// Transfer status for error.
+#define HYPER_STATUS_OFFSET                      0x54
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address (access: R/W)
+#define HYPER_RX_SADDR_RX_SADDR_BIT                                  0
+#define HYPER_RX_SADDR_RX_SADDR_WIDTH                                16
+#define HYPER_RX_SADDR_RX_SADDR_MASK                                 0xffff
+
+// RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define HYPER_RX_SIZE_RX_SIZE_BIT                                    0
+#define HYPER_RX_SIZE_RX_SIZE_WIDTH                                  17
+#define HYPER_RX_SIZE_RX_SIZE_MASK                                   0x1ffff
+
+// RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define HYPER_RX_CFG_CONTINOUS_BIT                                   0
+#define HYPER_RX_CFG_CONTINOUS_WIDTH                                 1
+#define HYPER_RX_CFG_CONTINOUS_MASK                                  0x1
+
+// RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define HYPER_RX_CFG_EN_BIT                                          4
+#define HYPER_RX_CFG_EN_WIDTH                                        1
+#define HYPER_RX_CFG_EN_MASK                                         0x10
+
+// RX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue (access: R)
+#define HYPER_RX_CFG_PENDING_BIT                                     5
+#define HYPER_RX_CFG_PENDING_WIDTH                                   1
+#define HYPER_RX_CFG_PENDING_MASK                                    0x20
+
+// RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear the on-going transfer (access: W)
+#define HYPER_RX_CFG_CLR_BIT                                         6
+#define HYPER_RX_CFG_CLR_WIDTH                                       1
+#define HYPER_RX_CFG_CLR_MASK                                        0x40
+
+// TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address (access: R/W)
+#define HYPER_TX_SADDR_TX_SADDR_BIT                                  0
+#define HYPER_TX_SADDR_TX_SADDR_WIDTH                                16
+#define HYPER_TX_SADDR_TX_SADDR_MASK                                 0xffff
+
+// TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define HYPER_TX_SIZE_TX_SIZE_BIT                                    0
+#define HYPER_TX_SIZE_TX_SIZE_WIDTH                                  17
+#define HYPER_TX_SIZE_TX_SIZE_MASK                                   0x1ffff
+
+// TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define HYPER_TX_CFG_CONTINOUS_BIT                                   0
+#define HYPER_TX_CFG_CONTINOUS_WIDTH                                 1
+#define HYPER_TX_CFG_CONTINOUS_MASK                                  0x1
+
+// TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define HYPER_TX_CFG_EN_BIT                                          4
+#define HYPER_TX_CFG_EN_WIDTH                                        1
+#define HYPER_TX_CFG_EN_MASK                                         0x10
+
+// TX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue (access: R)
+#define HYPER_TX_CFG_PENDING_BIT                                     5
+#define HYPER_TX_CFG_PENDING_WIDTH                                   1
+#define HYPER_TX_CFG_PENDING_MASK                                    0x20
+
+// TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear the on-going transfer (access: W)
+#define HYPER_TX_CFG_CLR_BIT                                         6
+#define HYPER_TX_CFG_CLR_WIDTH                                       1
+#define HYPER_TX_CFG_CLR_MASK                                        0x40
+
+// Memory access address bitfield. (access: R/W)
+#define HYPER_EXT_ADDR_SADDR_BIT                                     0
+#define HYPER_EXT_ADDR_SADDR_WIDTH                                   31
+#define HYPER_EXT_ADDR_SADDR_MASK                                    0x7fffffff
+
+// Register access flag bitfield. (access: R/W)
+#define HYPER_EXT_ADDR_REG_ACCESS_BIT                                31
+#define HYPER_EXT_ADDR_REG_ACCESS_WIDTH                              1
+#define HYPER_EXT_ADDR_REG_ACCESS_MASK                               0x80000000
+
+// Latency Cycle value for both HyperRAM and HyperFLASH for chip select 0. When using HyperRAM memory, this bit should be set to the same value as the read latency in configuration register of HyperRAM memory the read latency in configuration register of HyperRAM memory. For SPI, is the dummy cycle after ADDRESS stage : - 4'b0000: 16 CK - 4'b0001: 1 CK - 4'b0001: 2 CK ... - 4'b1111: 15 CK (access: R/W)
+#define HYPER_TIMING_CFG_LATENCY0_BIT                                0
+#define HYPER_TIMING_CFG_LATENCY0_WIDTH                              5
+#define HYPER_TIMING_CFG_LATENCY0_MASK                               0x1f
+
+// Latency Cycle value for both HyperRAM and HyperFLASH for chip select 1. When using HyperRAM memory, this bit should be set to the same value as the read latency in configuration register of HyperRAM memory the read latency in configuration register of HyperRAM memory. For SPI, is the dummy cycle after ADDRESS stage : - 5'b00000: 0 CK - 5'b00001: 1 CK - 5'b000001: 2 CK ... - 5'b11111: 31 CK (access: R/W)
+#define HYPER_TIMING_CFG_LATENCY1_BIT                                5
+#define HYPER_TIMING_CFG_LATENCY1_WIDTH                              5
+#define HYPER_TIMING_CFG_LATENCY1_MASK                               0x3e0
+
+// Some HyperBus devices may require a minimum time between the end of a prior transaction and the start of a new access. This time is referred to as Read-Write-Recovery time (tRWR). The master interface must start driving CS# Low only at a time when the CA1 transfer will complete after tRWR is satisfied. - 5'b00000: 0 CK - 5'b00001: 1 CK - 5'b000001: 2 CK ... - 5'b11111: 31 CK (access: R/W)
+#define HYPER_TIMING_CFG_RW_RECOVERY_BIT                             10
+#define HYPER_TIMING_CFG_RW_RECOVERY_WIDTH                           4
+#define HYPER_TIMING_CFG_RW_RECOVERY_MASK                            0x3c00
+
+// Delay of RWDS for center aligned read: - 3'b000: 0 logic delay - 3'b001: 1 logic delay - 3'b010: 2 logic delay  - 3'b111: 7 logic delay (access: R/W)
+#define HYPER_TIMING_CFG_RWDS_DELAY_BIT                              14
+#define HYPER_TIMING_CFG_RWDS_DELAY_WIDTH                            3
+#define HYPER_TIMING_CFG_RWDS_DELAY_MASK                             0x1c000
+
+// Auto check for RWDS high or low for additional latency : - 1'b0: additional latency no autocheck - 1'b1: additional latency autocheck (access: R/W)
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_BIT         17
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_WIDTH       1
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_MASK        0x20000
+
+// Maximum chip select low time for self-refresh HYPERRAM to valid the data transfer : - 14'h0000: 1 CK - 14'h0001: 2 CK - 14'h0011: 3 CK -  - 14'h3FFF: 16383 CK (access: R/W)
+#define HYPER_TIMING_CFG_CS_MAX_BIT                                  18
+#define HYPER_TIMING_CFG_CS_MAX_WIDTH                                16
+#define HYPER_TIMING_CFG_CS_MAX_MASK                                 0x3fffc0000
+
+// Memory Base Address 0 for both RAM and FLASH bitfield. The base address of addressable region to each memory is set up. Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0. MBA0 can be greater than MBA1, the chip select which decided by the relationship among MBA0, MBA1, and EXT_ADDR.  - MBA0 < MBA1, if (MBA1 <= EXT_ADDR) CS1 = 0;  else CS0 = 0; - MBA0 > MBA1, if (MBA0 <= EXT_ADDR) CS0 = 0;  else CS1 = 0; (access: R/W)
+#define HYPER_MBA0_MBA0_BIT                                          24
+#define HYPER_MBA0_MBA0_WIDTH                                        7
+#define HYPER_MBA0_MBA0_MASK                                         0x7f000000
+
+// Memory Base Address  for both RAM and FLASH bitfield. The base address of addressable region to each memory is set up. Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0. MBA0 can be greater than MBA1, the chip select which decided by the relationship among MBA0, MBA1, and EXT_ADDR.  - MBA0 < MBA1, if (MBA1 <= EXT_ADDR) CSn1 = 0;  else CSn0 = 0; - MBA0 > MBA1, if (MBA0 <= EXT_ADDR) CSn0 = 0;  else CSn1 = 0; (access: R/W)
+#define HYPER_MBA1_MBA1_BIT                                          24
+#define HYPER_MBA1_MBA1_WIDTH                                        7
+#define HYPER_MBA1_MBA1_MASK                                         0x7f000000
+
+// Device type : - 1'b00: Octo/ Single SPI - 1'b01: HYPERBUS (access: R/W)
+#define HYPER_DEVICE_TYPE_BIT                                        0
+#define HYPER_DEVICE_TYPE_WIDTH                                      1
+#define HYPER_DEVICE_TYPE_MASK                                       0x1
+
+// When in HYPERBUS mode :  - 1'b0: HYPERRAM -  1'b1: HYPERLASH (access: R/W)
+#define HYPER_DEVICE_DT0_BIT                                         1
+#define HYPER_DEVICE_DT0_WIDTH                                       1
+#define HYPER_DEVICE_DT0_MASK                                        0x2
+
+// When in HYPERBUS mode :  - 1'b0: HYPERRAM -  1'b1: HYPERLASH (access: R/W)
+#define HYPER_DEVICE_DT1_BIT                                         2
+#define HYPER_DEVICE_DT1_WIDTH                                       1
+#define HYPER_DEVICE_DT1_MASK                                        0x4
+
+// Octo SPI command size :  - 2b0: 0 byte -  2'b1: 1 byte -  2'b2: 2 byte (access: R/W)
+#define HYPER_OSPI_CFG_CMD_SIZE_BIT                                  0
+#define HYPER_OSPI_CFG_CMD_SIZE_WIDTH                                2
+#define HYPER_OSPI_CFG_CMD_SIZE_MASK                                 0x3
+
+// Octo SPI address size :  - 3'b000: 0 byte (Jump ADDRESS stage) -  3'b001: 1 byte -  3'b010: 2 byte -  3'b011: 3 byte -  3'b100: 4 byte (access: R/W)
+#define HYPER_OSPI_CFG_ADDR_SIZE_BIT                                 4
+#define HYPER_OSPI_CFG_ADDR_SIZE_WIDTH                               3
+#define HYPER_OSPI_CFG_ADDR_SIZE_MASK                                0x70
+
+// Octo SPI line number for Single SPI or Octo SPI:  - 1'b0: 8 line for Octo SPI -  1'b1: 1 line for Single SPI (SI : dq[0] SO: dq[1]) (access: R/W)
+#define HYPER_OSPI_CFG_LINE_BIT                                      8
+#define HYPER_OSPI_CFG_LINE_WIDTH                                    1
+#define HYPER_OSPI_CFG_LINE_MASK                                     0x100
+
+// Octo SPI command ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode (access: R/W)
+#define HYPER_OSPI_CFG_CMD_DTR_STR_BIT                               12
+#define HYPER_OSPI_CFG_CMD_DTR_STR_WIDTH                             1
+#define HYPER_OSPI_CFG_CMD_DTR_STR_MASK                              0x1000
+
+// Octo SPI address ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode (access: R/W)
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_BIT                              13
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_WIDTH                            1
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_MASK                             0x2000
+
+// Octo SPI data ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode (access: R/W)
+#define HYPER_OSPI_CFG_DATA_DTR_STR_BIT                              14
+#define HYPER_OSPI_CFG_DATA_DTR_STR_WIDTH                            1
+#define HYPER_OSPI_CFG_DATA_DTR_STR_MASK                             0x4000
+
+// Octo SPI data ddr mode data MSB:  - 1'b0: LSB -  1'b1: MSB (access: R/W)
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_BIT                              15
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_WIDTH                            1
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_MASK                             0x8000
+
+// Octo SPI chip select index :  - 1'b0: CSN0 -  1'b1: CSN1 (access: R/W)
+#define HYPER_OSPI_CSN_INDEX_BIT                                     0
+#define HYPER_OSPI_CSN_INDEX_WIDTH                                   1
+#define HYPER_OSPI_CSN_INDEX_MASK                                    0x1
+
+// Octo SPI chip select controlled by user  :  - 1'b0: IP control CSN -  1'b1: USER control CSN (access: R/W)
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_BIT                             4
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_WIDTH                           1
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_MASK                            0x10
+
+// Octo SPI chip select user control value :  - 1'b0: CSN low -  1'b1: CSN high (access: R/W)
+#define HYPER_OSPI_CSN_CSN_VAL_BIT                                   5
+#define HYPER_OSPI_CSN_CSN_VAL_WIDTH                                 1
+#define HYPER_OSPI_CSN_CSN_VAL_MASK                                  0x20
+
+// Octo SPI interrupt enable control :  - 1'b0: interrupt disable -  1'b1: Interrupt enable  (access: R/W)
+#define HYPER_IRQ_EN_EN_BIT                                          0
+#define HYPER_IRQ_EN_EN_WIDTH                                        1
+#define HYPER_IRQ_EN_EN_MASK                                         0x1
+
+// Clock divide data, form 0  255, frequency divide table is : -8h0  IO_FREQUENCY / 1 -8h1  IO_FREQUENCY / 2 -8h2  IO_FREQUENCY / 4   (access: R/W)
+#define HYPER_CLK_DIV_DATA_BIT                                       0
+#define HYPER_CLK_DIV_DATA_WIDTH                                     8
+#define HYPER_CLK_DIV_DATA_MASK                                      0xff
+
+// Clock divide valid, user can not control. Every time there is clock divide write access, set 1 by default, then when clock divide is finished, set 0.  (access: W)
+#define HYPER_CLK_DIV_VALID_BIT                                      8
+#define HYPER_CLK_DIV_VALID_WIDTH                                    1
+#define HYPER_CLK_DIV_VALID_MASK                                     0x100
+
+// TX transfer error because of tcsm, write 1 to clear: - 1'b0: no error - 1'b1: error (access: R/W)
+#define HYPER_STATUS_TX_ERROR_BIT                                    0
+#define HYPER_STATUS_TX_ERROR_WIDTH                                  1
+#define HYPER_STATUS_TX_ERROR_MASK                                   0x1
+
+// RX transfer error because of tcsm, write 1 to clear: - 1'b0: no error - 1'b1: error (access: R/W)
+#define HYPER_STATUS_RX_ERROR_BIT                                    1
+#define HYPER_STATUS_RX_ERROR_WIDTH                                  1
+#define HYPER_STATUS_RX_ERROR_MASK                                   0x2
+
+// RX TX transfer end flag, can be polling by user, write 1 to clear: - 1'b0: not end - 1'b1: end (access: R/W)
+#define HYPER_STATUS_RX_TX_END_BIT                                   2
+#define HYPER_STATUS_RX_TX_END_WIDTH                                 1
+#define HYPER_STATUS_RX_TX_END_MASK                                  0x4
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int pending         :1 ; // RX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue
+    unsigned int clr             :1 ; // RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear the on-going transfer
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_rx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_tx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_tx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int pending         :1 ; // TX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue
+    unsigned int clr             :1 ; // TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear the on-going transfer
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_tx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int saddr           :31; // Memory access address bitfield.
+    unsigned int reg_access      :1 ; // Register access flag bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_ext_addr_t;
+
+typedef union {
+  struct {
+    unsigned int latency0        :5 ; // Latency Cycle value for both HyperRAM and HyperFLASH for chip select 0. When using HyperRAM memory, this bit should be set to the same value as the read latency in configuration register of HyperRAM memory the read latency in configuration register of HyperRAM memory. For SPI, is the dummy cycle after ADDRESS stage : - 4'b0000: 16 CK - 4'b0001: 1 CK - 4'b0001: 2 CK ... - 4'b1111: 15 CK
+    unsigned int latency1        :5 ; // Latency Cycle value for both HyperRAM and HyperFLASH for chip select 1. When using HyperRAM memory, this bit should be set to the same value as the read latency in configuration register of HyperRAM memory the read latency in configuration register of HyperRAM memory. For SPI, is the dummy cycle after ADDRESS stage : - 5'b00000: 0 CK - 5'b00001: 1 CK - 5'b000001: 2 CK ... - 5'b11111: 31 CK
+    unsigned int rw_recovery     :4 ; // Some HyperBus devices may require a minimum time between the end of a prior transaction and the start of a new access. This time is referred to as Read-Write-Recovery time (tRWR). The master interface must start driving CS# Low only at a time when the CA1 transfer will complete after tRWR is satisfied. - 5'b00000: 0 CK - 5'b00001: 1 CK - 5'b000001: 2 CK ... - 5'b11111: 31 CK
+    unsigned int rwds_delay      :3 ; // Delay of RWDS for center aligned read: - 3'b000: 0 logic delay - 3'b001: 1 logic delay - 3'b010: 2 logic delay  - 3'b111: 7 logic delay
+    unsigned int additional_latency_autocheck_en:1 ; // Auto check for RWDS high or low for additional latency : - 1'b0: additional latency no autocheck - 1'b1: additional latency autocheck
+    unsigned int cs_max          :16; // Maximum chip select low time for self-refresh HYPERRAM to valid the data transfer : - 14'h0000: 1 CK - 14'h0001: 2 CK - 14'h0011: 3 CK -  - 14'h3FFF: 16383 CK
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_timing_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:24;
+    unsigned int mba0            :7 ; // Memory Base Address 0 for both RAM and FLASH bitfield. The base address of addressable region to each memory is set up. Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0. MBA0 can be greater than MBA1, the chip select which decided by the relationship among MBA0, MBA1, and EXT_ADDR.  - MBA0 < MBA1, if (MBA1 <= EXT_ADDR) CS1 = 0;  else CS0 = 0; - MBA0 > MBA1, if (MBA0 <= EXT_ADDR) CS0 = 0;  else CS1 = 0;
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_mba0_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:24;
+    unsigned int mba1            :7 ; // Memory Base Address  for both RAM and FLASH bitfield. The base address of addressable region to each memory is set up. Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0. MBA0 can be greater than MBA1, the chip select which decided by the relationship among MBA0, MBA1, and EXT_ADDR.  - MBA0 < MBA1, if (MBA1 <= EXT_ADDR) CSn1 = 0;  else CSn0 = 0; - MBA0 > MBA1, if (MBA0 <= EXT_ADDR) CSn0 = 0;  else CSn1 = 0;
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_mba1_t;
+
+typedef union {
+  struct {
+    unsigned int type            :1 ; // Device type : - 1'b00: Octo/ Single SPI - 1'b01: HYPERBUS
+    unsigned int dt0             :1 ; // When in HYPERBUS mode :  - 1'b0: HYPERRAM -  1'b1: HYPERLASH
+    unsigned int dt1             :1 ; // When in HYPERBUS mode :  - 1'b0: HYPERRAM -  1'b1: HYPERLASH
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_device_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_ospi_cmd_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_ospi_addr_t;
+
+typedef union {
+  struct {
+    unsigned int cmd_size        :2 ; // Octo SPI command size :  - 2b0: 0 byte -  2'b1: 1 byte -  2'b2: 2 byte
+    unsigned int padding0:2 ;
+    unsigned int addr_size       :3 ; // Octo SPI address size :  - 3'b000: 0 byte (Jump ADDRESS stage) -  3'b001: 1 byte -  3'b010: 2 byte -  3'b011: 3 byte -  3'b100: 4 byte
+    unsigned int padding1:1 ;
+    unsigned int line            :1 ; // Octo SPI line number for Single SPI or Octo SPI:  - 1'b0: 8 line for Octo SPI -  1'b1: 1 line for Single SPI (SI : dq[0] SO: dq[1])
+    unsigned int padding2:3 ;
+    unsigned int cmd_dtr_str     :1 ; // Octo SPI command ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode
+    unsigned int addr_dtr_str    :1 ; // Octo SPI address ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode
+    unsigned int data_dtr_str    :1 ; // Octo SPI data ddr mode or single mode :  - 1'b0: DTR mode -  1'b1: STR mode
+    unsigned int data_dtr_msb    :1 ; // Octo SPI data ddr mode data MSB:  - 1'b0: LSB -  1'b1: MSB
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_ospi_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int index           :1 ; // Octo SPI chip select index :  - 1'b0: CSN0 -  1'b1: CSN1
+    unsigned int padding0:3 ;
+    unsigned int user_ctrl_csn   :1 ; // Octo SPI chip select controlled by user  :  - 1'b0: IP control CSN -  1'b1: USER control CSN
+    unsigned int csn_val         :1 ; // Octo SPI chip select user control value :  - 1'b0: CSN low -  1'b1: CSN high
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_ospi_csn_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper__reserved0_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper__reserved1_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Octo SPI interrupt enable control :  - 1'b0: interrupt disable -  1'b1: Interrupt enable 
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_irq_en_t;
+
+typedef union {
+  struct {
+    unsigned int data            :8 ; // Clock divide data, form 0  255, frequency divide table is : -8h0  IO_FREQUENCY / 1 -8h1  IO_FREQUENCY / 2 -8h2  IO_FREQUENCY / 4  
+    unsigned int valid           :1 ; // Clock divide valid, user can not control. Every time there is clock divide write access, set 1 by default, then when clock divide is finished, set 0. 
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_clk_div_t;
+
+typedef union {
+  struct {
+    unsigned int tx_error        :1 ; // TX transfer error because of tcsm, write 1 to clear: - 1'b0: no error - 1'b1: error
+    unsigned int rx_error        :1 ; // RX transfer error because of tcsm, write 1 to clear: - 1'b0: no error - 1'b1: error
+    unsigned int rx_tx_end       :1 ; // RX TX transfer end flag, can be polling by user, write 1 to clear: - 1'b0: not end - 1'b1: end
+  };
+  unsigned int raw;
+} __attribute__((packed)) hyper_status_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_hyper_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, HYPER_RX_SADDR_RX_SADDR_BIT, HYPER_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(HYPER_RX_SADDR_RX_SADDR_BIT, HYPER_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_hyper_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, HYPER_RX_SIZE_RX_SIZE_BIT, HYPER_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(HYPER_RX_SIZE_RX_SIZE_BIT, HYPER_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_hyper_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, HYPER_RX_CFG_CONTINOUS_BIT, HYPER_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(HYPER_RX_CFG_CONTINOUS_BIT, HYPER_RX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, HYPER_RX_CFG_EN_BIT, HYPER_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(HYPER_RX_CFG_EN_BIT, HYPER_RX_CFG_EN_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, HYPER_RX_CFG_PENDING_BIT, HYPER_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(HYPER_RX_CFG_PENDING_BIT, HYPER_RX_CFG_PENDING_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, HYPER_RX_CFG_CLR_BIT, HYPER_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(HYPER_RX_CFG_CLR_BIT, HYPER_RX_CFG_CLR_WIDTH); }
+};
+
+class vp_hyper_tx_saddr : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, HYPER_TX_SADDR_TX_SADDR_BIT, HYPER_TX_SADDR_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(HYPER_TX_SADDR_TX_SADDR_BIT, HYPER_TX_SADDR_TX_SADDR_WIDTH); }
+};
+
+class vp_hyper_tx_size : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, HYPER_TX_SIZE_TX_SIZE_BIT, HYPER_TX_SIZE_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(HYPER_TX_SIZE_TX_SIZE_BIT, HYPER_TX_SIZE_TX_SIZE_WIDTH); }
+};
+
+class vp_hyper_tx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, HYPER_TX_CFG_CONTINOUS_BIT, HYPER_TX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(HYPER_TX_CFG_CONTINOUS_BIT, HYPER_TX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, HYPER_TX_CFG_EN_BIT, HYPER_TX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(HYPER_TX_CFG_EN_BIT, HYPER_TX_CFG_EN_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, HYPER_TX_CFG_PENDING_BIT, HYPER_TX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(HYPER_TX_CFG_PENDING_BIT, HYPER_TX_CFG_PENDING_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, HYPER_TX_CFG_CLR_BIT, HYPER_TX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(HYPER_TX_CFG_CLR_BIT, HYPER_TX_CFG_CLR_WIDTH); }
+};
+
+class vp_hyper_ext_addr : public vp::reg_32
+{
+public:
+  inline void saddr_set(uint32_t value) { this->set_field(value, HYPER_EXT_ADDR_SADDR_BIT, HYPER_EXT_ADDR_SADDR_WIDTH); }
+  inline uint32_t saddr_get() { return this->get_field(HYPER_EXT_ADDR_SADDR_BIT, HYPER_EXT_ADDR_SADDR_WIDTH); }
+  inline void reg_access_set(uint32_t value) { this->set_field(value, HYPER_EXT_ADDR_REG_ACCESS_BIT, HYPER_EXT_ADDR_REG_ACCESS_WIDTH); }
+  inline uint32_t reg_access_get() { return this->get_field(HYPER_EXT_ADDR_REG_ACCESS_BIT, HYPER_EXT_ADDR_REG_ACCESS_WIDTH); }
+};
+
+class vp_hyper_timing_cfg : public vp::reg_32
+{
+public:
+  inline void latency0_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_LATENCY0_BIT, HYPER_TIMING_CFG_LATENCY0_WIDTH); }
+  inline uint32_t latency0_get() { return this->get_field(HYPER_TIMING_CFG_LATENCY0_BIT, HYPER_TIMING_CFG_LATENCY0_WIDTH); }
+  inline void latency1_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_LATENCY1_BIT, HYPER_TIMING_CFG_LATENCY1_WIDTH); }
+  inline uint32_t latency1_get() { return this->get_field(HYPER_TIMING_CFG_LATENCY1_BIT, HYPER_TIMING_CFG_LATENCY1_WIDTH); }
+  inline void rw_recovery_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_RW_RECOVERY_BIT, HYPER_TIMING_CFG_RW_RECOVERY_WIDTH); }
+  inline uint32_t rw_recovery_get() { return this->get_field(HYPER_TIMING_CFG_RW_RECOVERY_BIT, HYPER_TIMING_CFG_RW_RECOVERY_WIDTH); }
+  inline void rwds_delay_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_RWDS_DELAY_BIT, HYPER_TIMING_CFG_RWDS_DELAY_WIDTH); }
+  inline uint32_t rwds_delay_get() { return this->get_field(HYPER_TIMING_CFG_RWDS_DELAY_BIT, HYPER_TIMING_CFG_RWDS_DELAY_WIDTH); }
+  inline void additional_latency_autocheck_en_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_BIT, HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_WIDTH); }
+  inline uint32_t additional_latency_autocheck_en_get() { return this->get_field(HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_BIT, HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_WIDTH); }
+  inline void cs_max_set(uint32_t value) { this->set_field(value, HYPER_TIMING_CFG_CS_MAX_BIT, HYPER_TIMING_CFG_CS_MAX_WIDTH); }
+  inline uint32_t cs_max_get() { return this->get_field(HYPER_TIMING_CFG_CS_MAX_BIT, HYPER_TIMING_CFG_CS_MAX_WIDTH); }
+};
+
+class vp_hyper_mba0 : public vp::reg_32
+{
+public:
+  inline void mba0_set(uint32_t value) { this->set_field(value, HYPER_MBA0_MBA0_BIT, HYPER_MBA0_MBA0_WIDTH); }
+  inline uint32_t mba0_get() { return this->get_field(HYPER_MBA0_MBA0_BIT, HYPER_MBA0_MBA0_WIDTH); }
+};
+
+class vp_hyper_mba1 : public vp::reg_32
+{
+public:
+  inline void mba1_set(uint32_t value) { this->set_field(value, HYPER_MBA1_MBA1_BIT, HYPER_MBA1_MBA1_WIDTH); }
+  inline uint32_t mba1_get() { return this->get_field(HYPER_MBA1_MBA1_BIT, HYPER_MBA1_MBA1_WIDTH); }
+};
+
+class vp_hyper_device : public vp::reg_32
+{
+public:
+  inline void type_set(uint32_t value) { this->set_field(value, HYPER_DEVICE_TYPE_BIT, HYPER_DEVICE_TYPE_WIDTH); }
+  inline uint32_t type_get() { return this->get_field(HYPER_DEVICE_TYPE_BIT, HYPER_DEVICE_TYPE_WIDTH); }
+  inline void dt0_set(uint32_t value) { this->set_field(value, HYPER_DEVICE_DT0_BIT, HYPER_DEVICE_DT0_WIDTH); }
+  inline uint32_t dt0_get() { return this->get_field(HYPER_DEVICE_DT0_BIT, HYPER_DEVICE_DT0_WIDTH); }
+  inline void dt1_set(uint32_t value) { this->set_field(value, HYPER_DEVICE_DT1_BIT, HYPER_DEVICE_DT1_WIDTH); }
+  inline uint32_t dt1_get() { return this->get_field(HYPER_DEVICE_DT1_BIT, HYPER_DEVICE_DT1_WIDTH); }
+};
+
+class vp_hyper_ospi_cmd : public vp::reg_16
+{
+public:
+};
+
+class vp_hyper_ospi_addr : public vp::reg_32
+{
+public:
+};
+
+class vp_hyper_ospi_cfg : public vp::reg_32
+{
+public:
+  inline void cmd_size_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_CMD_SIZE_BIT, HYPER_OSPI_CFG_CMD_SIZE_WIDTH); }
+  inline uint32_t cmd_size_get() { return this->get_field(HYPER_OSPI_CFG_CMD_SIZE_BIT, HYPER_OSPI_CFG_CMD_SIZE_WIDTH); }
+  inline void addr_size_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_ADDR_SIZE_BIT, HYPER_OSPI_CFG_ADDR_SIZE_WIDTH); }
+  inline uint32_t addr_size_get() { return this->get_field(HYPER_OSPI_CFG_ADDR_SIZE_BIT, HYPER_OSPI_CFG_ADDR_SIZE_WIDTH); }
+  inline void line_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_LINE_BIT, HYPER_OSPI_CFG_LINE_WIDTH); }
+  inline uint32_t line_get() { return this->get_field(HYPER_OSPI_CFG_LINE_BIT, HYPER_OSPI_CFG_LINE_WIDTH); }
+  inline void cmd_dtr_str_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_CMD_DTR_STR_BIT, HYPER_OSPI_CFG_CMD_DTR_STR_WIDTH); }
+  inline uint32_t cmd_dtr_str_get() { return this->get_field(HYPER_OSPI_CFG_CMD_DTR_STR_BIT, HYPER_OSPI_CFG_CMD_DTR_STR_WIDTH); }
+  inline void addr_dtr_str_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_ADDR_DTR_STR_BIT, HYPER_OSPI_CFG_ADDR_DTR_STR_WIDTH); }
+  inline uint32_t addr_dtr_str_get() { return this->get_field(HYPER_OSPI_CFG_ADDR_DTR_STR_BIT, HYPER_OSPI_CFG_ADDR_DTR_STR_WIDTH); }
+  inline void data_dtr_str_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_DATA_DTR_STR_BIT, HYPER_OSPI_CFG_DATA_DTR_STR_WIDTH); }
+  inline uint32_t data_dtr_str_get() { return this->get_field(HYPER_OSPI_CFG_DATA_DTR_STR_BIT, HYPER_OSPI_CFG_DATA_DTR_STR_WIDTH); }
+  inline void data_dtr_msb_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CFG_DATA_DTR_MSB_BIT, HYPER_OSPI_CFG_DATA_DTR_MSB_WIDTH); }
+  inline uint32_t data_dtr_msb_get() { return this->get_field(HYPER_OSPI_CFG_DATA_DTR_MSB_BIT, HYPER_OSPI_CFG_DATA_DTR_MSB_WIDTH); }
+};
+
+class vp_hyper_ospi_csn : public vp::reg_32
+{
+public:
+  inline void index_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CSN_INDEX_BIT, HYPER_OSPI_CSN_INDEX_WIDTH); }
+  inline uint32_t index_get() { return this->get_field(HYPER_OSPI_CSN_INDEX_BIT, HYPER_OSPI_CSN_INDEX_WIDTH); }
+  inline void user_ctrl_csn_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CSN_USER_CTRL_CSN_BIT, HYPER_OSPI_CSN_USER_CTRL_CSN_WIDTH); }
+  inline uint32_t user_ctrl_csn_get() { return this->get_field(HYPER_OSPI_CSN_USER_CTRL_CSN_BIT, HYPER_OSPI_CSN_USER_CTRL_CSN_WIDTH); }
+  inline void csn_val_set(uint32_t value) { this->set_field(value, HYPER_OSPI_CSN_CSN_VAL_BIT, HYPER_OSPI_CSN_CSN_VAL_WIDTH); }
+  inline uint32_t csn_val_get() { return this->get_field(HYPER_OSPI_CSN_CSN_VAL_BIT, HYPER_OSPI_CSN_CSN_VAL_WIDTH); }
+};
+
+class vp_hyper__reserved0 : public vp::reg_32
+{
+public:
+};
+
+class vp_hyper__reserved1 : public vp::reg_32
+{
+public:
+};
+
+class vp_hyper_irq_en : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, HYPER_IRQ_EN_EN_BIT, HYPER_IRQ_EN_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(HYPER_IRQ_EN_EN_BIT, HYPER_IRQ_EN_EN_WIDTH); }
+};
+
+class vp_hyper_clk_div : public vp::reg_32
+{
+public:
+  inline void data_set(uint32_t value) { this->set_field(value, HYPER_CLK_DIV_DATA_BIT, HYPER_CLK_DIV_DATA_WIDTH); }
+  inline uint32_t data_get() { return this->get_field(HYPER_CLK_DIV_DATA_BIT, HYPER_CLK_DIV_DATA_WIDTH); }
+  inline void valid_set(uint32_t value) { this->set_field(value, HYPER_CLK_DIV_VALID_BIT, HYPER_CLK_DIV_VALID_WIDTH); }
+  inline uint32_t valid_get() { return this->get_field(HYPER_CLK_DIV_VALID_BIT, HYPER_CLK_DIV_VALID_WIDTH); }
+};
+
+class vp_hyper_status : public vp::reg_32
+{
+public:
+  inline void tx_error_set(uint32_t value) { this->set_field(value, HYPER_STATUS_TX_ERROR_BIT, HYPER_STATUS_TX_ERROR_WIDTH); }
+  inline uint32_t tx_error_get() { return this->get_field(HYPER_STATUS_TX_ERROR_BIT, HYPER_STATUS_TX_ERROR_WIDTH); }
+  inline void rx_error_set(uint32_t value) { this->set_field(value, HYPER_STATUS_RX_ERROR_BIT, HYPER_STATUS_RX_ERROR_WIDTH); }
+  inline uint32_t rx_error_get() { return this->get_field(HYPER_STATUS_RX_ERROR_BIT, HYPER_STATUS_RX_ERROR_WIDTH); }
+  inline void rx_tx_end_set(uint32_t value) { this->set_field(value, HYPER_STATUS_RX_TX_END_BIT, HYPER_STATUS_RX_TX_END_WIDTH); }
+  inline uint32_t rx_tx_end_get() { return this->get_field(HYPER_STATUS_RX_TX_END_BIT, HYPER_STATUS_RX_TX_END_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int rx_saddr        ; // uDMA RX HYPERBUS buffer base address configuration register.
+  unsigned int rx_size         ; // uDMA RX HYPERBUS buffer size configuration register.
+  unsigned int rx_cfg          ; // uDMA RX HYPERBUS stream configuration register.
+  unsigned int tx_saddr        ; // uDMA TX HYPERBUS buffer base address configuration register.
+  unsigned int tx_size         ; // uDMA TX HYPERBUS buffer size configuration register.
+  unsigned int tx_cfg          ; // uDMA TX HYPERBUS stream configuration register.
+  unsigned int ext_addr        ; // Memory access address register.
+  unsigned int timing_cfg      ; // HYPERBUS and Octo SPI Memory Timing configuration register.
+  unsigned int mba0            ; // Device start address register.
+  unsigned int mba1            ; // Device start address register.
+  unsigned int device          ; // Device type register(RAM or FLASH).
+  unsigned int ospi_cmd        ; // OSPI command
+  unsigned int ospi_addr       ; // OSPI address
+  unsigned int ospi_cfg        ; // OSPI configuration
+  unsigned int ospi_csn        ; // OSPI chip select configuration
+  unsigned int _reserved0      ; // -
+  unsigned int _reserved1      ; // -
+  unsigned int irq_en          ; // OSPI interrupt enable register
+  unsigned int clk_div         ; // Clock divide.
+  unsigned int status          ; // Transfer status for error.
+} __attribute__((packed)) hyper_hyper_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t hyper_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, HYPER_RX_SADDR_OFFSET); }
+static inline void hyper_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t hyper_rx_size_get(uint32_t base) { return ARCHI_READ(base, HYPER_RX_SIZE_OFFSET); }
+static inline void hyper_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t hyper_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, HYPER_RX_CFG_OFFSET); }
+static inline void hyper_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_RX_CFG_OFFSET, value); }
+
+static inline uint32_t hyper_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, HYPER_TX_SADDR_OFFSET); }
+static inline void hyper_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t hyper_tx_size_get(uint32_t base) { return ARCHI_READ(base, HYPER_TX_SIZE_OFFSET); }
+static inline void hyper_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t hyper_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, HYPER_TX_CFG_OFFSET); }
+static inline void hyper_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_TX_CFG_OFFSET, value); }
+
+static inline uint32_t hyper_ext_addr_get(uint32_t base) { return ARCHI_READ(base, HYPER_EXT_ADDR_OFFSET); }
+static inline void hyper_ext_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_EXT_ADDR_OFFSET, value); }
+
+static inline uint32_t hyper_timing_cfg_get(uint32_t base) { return ARCHI_READ(base, HYPER_TIMING_CFG_OFFSET); }
+static inline void hyper_timing_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_TIMING_CFG_OFFSET, value); }
+
+static inline uint32_t hyper_mba0_get(uint32_t base) { return ARCHI_READ(base, HYPER_MBA0_OFFSET); }
+static inline void hyper_mba0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_MBA0_OFFSET, value); }
+
+static inline uint32_t hyper_mba1_get(uint32_t base) { return ARCHI_READ(base, HYPER_MBA1_OFFSET); }
+static inline void hyper_mba1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_MBA1_OFFSET, value); }
+
+static inline uint32_t hyper_device_get(uint32_t base) { return ARCHI_READ(base, HYPER_DEVICE_OFFSET); }
+static inline void hyper_device_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_DEVICE_OFFSET, value); }
+
+static inline uint32_t hyper_ospi_cmd_get(uint32_t base) { return ARCHI_READ(base, HYPER_OSPI_CMD_OFFSET); }
+static inline void hyper_ospi_cmd_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_OSPI_CMD_OFFSET, value); }
+
+static inline uint32_t hyper_ospi_addr_get(uint32_t base) { return ARCHI_READ(base, HYPER_OSPI_ADDR_OFFSET); }
+static inline void hyper_ospi_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_OSPI_ADDR_OFFSET, value); }
+
+static inline uint32_t hyper_ospi_cfg_get(uint32_t base) { return ARCHI_READ(base, HYPER_OSPI_CFG_OFFSET); }
+static inline void hyper_ospi_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_OSPI_CFG_OFFSET, value); }
+
+static inline uint32_t hyper_ospi_csn_get(uint32_t base) { return ARCHI_READ(base, HYPER_OSPI_CSN_OFFSET); }
+static inline void hyper_ospi_csn_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_OSPI_CSN_OFFSET, value); }
+
+static inline uint32_t hyper__reserved0_get(uint32_t base) { return ARCHI_READ(base, HYPER__RESERVED0_OFFSET); }
+static inline void hyper__reserved0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER__RESERVED0_OFFSET, value); }
+
+static inline uint32_t hyper__reserved1_get(uint32_t base) { return ARCHI_READ(base, HYPER__RESERVED1_OFFSET); }
+static inline void hyper__reserved1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER__RESERVED1_OFFSET, value); }
+
+static inline uint32_t hyper_irq_en_get(uint32_t base) { return ARCHI_READ(base, HYPER_IRQ_EN_OFFSET); }
+static inline void hyper_irq_en_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_IRQ_EN_OFFSET, value); }
+
+static inline uint32_t hyper_clk_div_get(uint32_t base) { return ARCHI_READ(base, HYPER_CLK_DIV_OFFSET); }
+static inline void hyper_clk_div_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_CLK_DIV_OFFSET, value); }
+
+static inline uint32_t hyper_status_get(uint32_t base) { return ARCHI_READ(base, HYPER_STATUS_OFFSET); }
+static inline void hyper_status_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, HYPER_STATUS_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define HYPER_RX_SADDR_RX_SADDR_GET(value)                 (ARCHI_BEXTRACTU((value),16,0))
+#define HYPER_RX_SADDR_RX_SADDR_GETS(value)                (ARCHI_BEXTRACT((value),16,0))
+#define HYPER_RX_SADDR_RX_SADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),16,0))
+#define HYPER_RX_SADDR_RX_SADDR(val)                       ((val) << 0)
+
+#define HYPER_RX_SIZE_RX_SIZE_GET(value)                   (ARCHI_BEXTRACTU((value),17,0))
+#define HYPER_RX_SIZE_RX_SIZE_GETS(value)                  (ARCHI_BEXTRACT((value),17,0))
+#define HYPER_RX_SIZE_RX_SIZE_SET(value,field)             (ARCHI_BINSERT((value),(field),17,0))
+#define HYPER_RX_SIZE_RX_SIZE(val)                         ((val) << 0)
+
+#define HYPER_RX_CFG_CONTINOUS_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_RX_CFG_CONTINOUS_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_RX_CFG_CONTINOUS_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_RX_CFG_CONTINOUS(val)                        ((val) << 0)
+
+#define HYPER_RX_CFG_EN_GET(value)                         (ARCHI_BEXTRACTU((value),1,4))
+#define HYPER_RX_CFG_EN_GETS(value)                        (ARCHI_BEXTRACT((value),1,4))
+#define HYPER_RX_CFG_EN_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,4))
+#define HYPER_RX_CFG_EN(val)                               ((val) << 4)
+
+#define HYPER_RX_CFG_PENDING_GET(value)                    (ARCHI_BEXTRACTU((value),1,5))
+#define HYPER_RX_CFG_PENDING_GETS(value)                   (ARCHI_BEXTRACT((value),1,5))
+#define HYPER_RX_CFG_PENDING_SET(value,field)              (ARCHI_BINSERT((value),(field),1,5))
+#define HYPER_RX_CFG_PENDING(val)                          ((val) << 5)
+
+#define HYPER_RX_CFG_CLR_GET(value)                        (ARCHI_BEXTRACTU((value),1,6))
+#define HYPER_RX_CFG_CLR_GETS(value)                       (ARCHI_BEXTRACT((value),1,6))
+#define HYPER_RX_CFG_CLR_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,6))
+#define HYPER_RX_CFG_CLR(val)                              ((val) << 6)
+
+#define HYPER_TX_SADDR_TX_SADDR_GET(value)                 (ARCHI_BEXTRACTU((value),16,0))
+#define HYPER_TX_SADDR_TX_SADDR_GETS(value)                (ARCHI_BEXTRACT((value),16,0))
+#define HYPER_TX_SADDR_TX_SADDR_SET(value,field)           (ARCHI_BINSERT((value),(field),16,0))
+#define HYPER_TX_SADDR_TX_SADDR(val)                       ((val) << 0)
+
+#define HYPER_TX_SIZE_TX_SIZE_GET(value)                   (ARCHI_BEXTRACTU((value),17,0))
+#define HYPER_TX_SIZE_TX_SIZE_GETS(value)                  (ARCHI_BEXTRACT((value),17,0))
+#define HYPER_TX_SIZE_TX_SIZE_SET(value,field)             (ARCHI_BINSERT((value),(field),17,0))
+#define HYPER_TX_SIZE_TX_SIZE(val)                         ((val) << 0)
+
+#define HYPER_TX_CFG_CONTINOUS_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_TX_CFG_CONTINOUS_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_TX_CFG_CONTINOUS_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_TX_CFG_CONTINOUS(val)                        ((val) << 0)
+
+#define HYPER_TX_CFG_EN_GET(value)                         (ARCHI_BEXTRACTU((value),1,4))
+#define HYPER_TX_CFG_EN_GETS(value)                        (ARCHI_BEXTRACT((value),1,4))
+#define HYPER_TX_CFG_EN_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,4))
+#define HYPER_TX_CFG_EN(val)                               ((val) << 4)
+
+#define HYPER_TX_CFG_PENDING_GET(value)                    (ARCHI_BEXTRACTU((value),1,5))
+#define HYPER_TX_CFG_PENDING_GETS(value)                   (ARCHI_BEXTRACT((value),1,5))
+#define HYPER_TX_CFG_PENDING_SET(value,field)              (ARCHI_BINSERT((value),(field),1,5))
+#define HYPER_TX_CFG_PENDING(val)                          ((val) << 5)
+
+#define HYPER_TX_CFG_CLR_GET(value)                        (ARCHI_BEXTRACTU((value),1,6))
+#define HYPER_TX_CFG_CLR_GETS(value)                       (ARCHI_BEXTRACT((value),1,6))
+#define HYPER_TX_CFG_CLR_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,6))
+#define HYPER_TX_CFG_CLR(val)                              ((val) << 6)
+
+#define HYPER_EXT_ADDR_SADDR_GET(value)                    (ARCHI_BEXTRACTU((value),31,0))
+#define HYPER_EXT_ADDR_SADDR_GETS(value)                   (ARCHI_BEXTRACT((value),31,0))
+#define HYPER_EXT_ADDR_SADDR_SET(value,field)              (ARCHI_BINSERT((value),(field),31,0))
+#define HYPER_EXT_ADDR_SADDR(val)                          ((val) << 0)
+
+#define HYPER_EXT_ADDR_REG_ACCESS_GET(value)               (ARCHI_BEXTRACTU((value),1,31))
+#define HYPER_EXT_ADDR_REG_ACCESS_GETS(value)              (ARCHI_BEXTRACT((value),1,31))
+#define HYPER_EXT_ADDR_REG_ACCESS_SET(value,field)         (ARCHI_BINSERT((value),(field),1,31))
+#define HYPER_EXT_ADDR_REG_ACCESS(val)                     ((val) << 31)
+
+#define HYPER_TIMING_CFG_LATENCY0_GET(value)               (ARCHI_BEXTRACTU((value),5,0))
+#define HYPER_TIMING_CFG_LATENCY0_GETS(value)              (ARCHI_BEXTRACT((value),5,0))
+#define HYPER_TIMING_CFG_LATENCY0_SET(value,field)         (ARCHI_BINSERT((value),(field),5,0))
+#define HYPER_TIMING_CFG_LATENCY0(val)                     ((val) << 0)
+
+#define HYPER_TIMING_CFG_LATENCY1_GET(value)               (ARCHI_BEXTRACTU((value),5,5))
+#define HYPER_TIMING_CFG_LATENCY1_GETS(value)              (ARCHI_BEXTRACT((value),5,5))
+#define HYPER_TIMING_CFG_LATENCY1_SET(value,field)         (ARCHI_BINSERT((value),(field),5,5))
+#define HYPER_TIMING_CFG_LATENCY1(val)                     ((val) << 5)
+
+#define HYPER_TIMING_CFG_RW_RECOVERY_GET(value)            (ARCHI_BEXTRACTU((value),4,10))
+#define HYPER_TIMING_CFG_RW_RECOVERY_GETS(value)           (ARCHI_BEXTRACT((value),4,10))
+#define HYPER_TIMING_CFG_RW_RECOVERY_SET(value,field)      (ARCHI_BINSERT((value),(field),4,10))
+#define HYPER_TIMING_CFG_RW_RECOVERY(val)                  ((val) << 10)
+
+#define HYPER_TIMING_CFG_RWDS_DELAY_GET(value)             (ARCHI_BEXTRACTU((value),3,14))
+#define HYPER_TIMING_CFG_RWDS_DELAY_GETS(value)            (ARCHI_BEXTRACT((value),3,14))
+#define HYPER_TIMING_CFG_RWDS_DELAY_SET(value,field)       (ARCHI_BINSERT((value),(field),3,14))
+#define HYPER_TIMING_CFG_RWDS_DELAY(val)                   ((val) << 14)
+
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_GET(value) (ARCHI_BEXTRACTU((value),1,17))
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_GETS(value) (ARCHI_BEXTRACT((value),1,17))
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define HYPER_TIMING_CFG_ADDITIONAL_LATENCY_AUTOCHECK_EN(val) ((val) << 17)
+
+#define HYPER_TIMING_CFG_CS_MAX_GET(value)                 (ARCHI_BEXTRACTU((value),16,18))
+#define HYPER_TIMING_CFG_CS_MAX_GETS(value)                (ARCHI_BEXTRACT((value),16,18))
+#define HYPER_TIMING_CFG_CS_MAX_SET(value,field)           (ARCHI_BINSERT((value),(field),16,18))
+#define HYPER_TIMING_CFG_CS_MAX(val)                       ((val) << 18)
+
+#define HYPER_MBA0_MBA0_GET(value)                         (ARCHI_BEXTRACTU((value),7,24))
+#define HYPER_MBA0_MBA0_GETS(value)                        (ARCHI_BEXTRACT((value),7,24))
+#define HYPER_MBA0_MBA0_SET(value,field)                   (ARCHI_BINSERT((value),(field),7,24))
+#define HYPER_MBA0_MBA0(val)                               ((val) << 24)
+
+#define HYPER_MBA1_MBA1_GET(value)                         (ARCHI_BEXTRACTU((value),7,24))
+#define HYPER_MBA1_MBA1_GETS(value)                        (ARCHI_BEXTRACT((value),7,24))
+#define HYPER_MBA1_MBA1_SET(value,field)                   (ARCHI_BINSERT((value),(field),7,24))
+#define HYPER_MBA1_MBA1(val)                               ((val) << 24)
+
+#define HYPER_DEVICE_TYPE_GET(value)                       (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_DEVICE_TYPE_GETS(value)                      (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_DEVICE_TYPE_SET(value,field)                 (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_DEVICE_TYPE(val)                             ((val) << 0)
+
+#define HYPER_DEVICE_DT0_GET(value)                        (ARCHI_BEXTRACTU((value),1,1))
+#define HYPER_DEVICE_DT0_GETS(value)                       (ARCHI_BEXTRACT((value),1,1))
+#define HYPER_DEVICE_DT0_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,1))
+#define HYPER_DEVICE_DT0(val)                              ((val) << 1)
+
+#define HYPER_DEVICE_DT1_GET(value)                        (ARCHI_BEXTRACTU((value),1,2))
+#define HYPER_DEVICE_DT1_GETS(value)                       (ARCHI_BEXTRACT((value),1,2))
+#define HYPER_DEVICE_DT1_SET(value,field)                  (ARCHI_BINSERT((value),(field),1,2))
+#define HYPER_DEVICE_DT1(val)                              ((val) << 2)
+
+#define HYPER_OSPI_CFG_CMD_SIZE_GET(value)                 (ARCHI_BEXTRACTU((value),2,0))
+#define HYPER_OSPI_CFG_CMD_SIZE_GETS(value)                (ARCHI_BEXTRACT((value),2,0))
+#define HYPER_OSPI_CFG_CMD_SIZE_SET(value,field)           (ARCHI_BINSERT((value),(field),2,0))
+#define HYPER_OSPI_CFG_CMD_SIZE(val)                       ((val) << 0)
+
+#define HYPER_OSPI_CFG_ADDR_SIZE_GET(value)                (ARCHI_BEXTRACTU((value),3,4))
+#define HYPER_OSPI_CFG_ADDR_SIZE_GETS(value)               (ARCHI_BEXTRACT((value),3,4))
+#define HYPER_OSPI_CFG_ADDR_SIZE_SET(value,field)          (ARCHI_BINSERT((value),(field),3,4))
+#define HYPER_OSPI_CFG_ADDR_SIZE(val)                      ((val) << 4)
+
+#define HYPER_OSPI_CFG_LINE_GET(value)                     (ARCHI_BEXTRACTU((value),1,8))
+#define HYPER_OSPI_CFG_LINE_GETS(value)                    (ARCHI_BEXTRACT((value),1,8))
+#define HYPER_OSPI_CFG_LINE_SET(value,field)               (ARCHI_BINSERT((value),(field),1,8))
+#define HYPER_OSPI_CFG_LINE(val)                           ((val) << 8)
+
+#define HYPER_OSPI_CFG_CMD_DTR_STR_GET(value)              (ARCHI_BEXTRACTU((value),1,12))
+#define HYPER_OSPI_CFG_CMD_DTR_STR_GETS(value)             (ARCHI_BEXTRACT((value),1,12))
+#define HYPER_OSPI_CFG_CMD_DTR_STR_SET(value,field)        (ARCHI_BINSERT((value),(field),1,12))
+#define HYPER_OSPI_CFG_CMD_DTR_STR(val)                    ((val) << 12)
+
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_GET(value)             (ARCHI_BEXTRACTU((value),1,13))
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_GETS(value)            (ARCHI_BEXTRACT((value),1,13))
+#define HYPER_OSPI_CFG_ADDR_DTR_STR_SET(value,field)       (ARCHI_BINSERT((value),(field),1,13))
+#define HYPER_OSPI_CFG_ADDR_DTR_STR(val)                   ((val) << 13)
+
+#define HYPER_OSPI_CFG_DATA_DTR_STR_GET(value)             (ARCHI_BEXTRACTU((value),1,14))
+#define HYPER_OSPI_CFG_DATA_DTR_STR_GETS(value)            (ARCHI_BEXTRACT((value),1,14))
+#define HYPER_OSPI_CFG_DATA_DTR_STR_SET(value,field)       (ARCHI_BINSERT((value),(field),1,14))
+#define HYPER_OSPI_CFG_DATA_DTR_STR(val)                   ((val) << 14)
+
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_GET(value)             (ARCHI_BEXTRACTU((value),1,15))
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_GETS(value)            (ARCHI_BEXTRACT((value),1,15))
+#define HYPER_OSPI_CFG_DATA_DTR_MSB_SET(value,field)       (ARCHI_BINSERT((value),(field),1,15))
+#define HYPER_OSPI_CFG_DATA_DTR_MSB(val)                   ((val) << 15)
+
+#define HYPER_OSPI_CSN_INDEX_GET(value)                    (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_OSPI_CSN_INDEX_GETS(value)                   (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_OSPI_CSN_INDEX_SET(value,field)              (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_OSPI_CSN_INDEX(val)                          ((val) << 0)
+
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_GET(value)            (ARCHI_BEXTRACTU((value),1,4))
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_GETS(value)           (ARCHI_BEXTRACT((value),1,4))
+#define HYPER_OSPI_CSN_USER_CTRL_CSN_SET(value,field)      (ARCHI_BINSERT((value),(field),1,4))
+#define HYPER_OSPI_CSN_USER_CTRL_CSN(val)                  ((val) << 4)
+
+#define HYPER_OSPI_CSN_CSN_VAL_GET(value)                  (ARCHI_BEXTRACTU((value),1,5))
+#define HYPER_OSPI_CSN_CSN_VAL_GETS(value)                 (ARCHI_BEXTRACT((value),1,5))
+#define HYPER_OSPI_CSN_CSN_VAL_SET(value,field)            (ARCHI_BINSERT((value),(field),1,5))
+#define HYPER_OSPI_CSN_CSN_VAL(val)                        ((val) << 5)
+
+#define HYPER_IRQ_EN_EN_GET(value)                         (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_IRQ_EN_EN_GETS(value)                        (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_IRQ_EN_EN_SET(value,field)                   (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_IRQ_EN_EN(val)                               ((val) << 0)
+
+#define HYPER_CLK_DIV_DATA_GET(value)                      (ARCHI_BEXTRACTU((value),8,0))
+#define HYPER_CLK_DIV_DATA_GETS(value)                     (ARCHI_BEXTRACT((value),8,0))
+#define HYPER_CLK_DIV_DATA_SET(value,field)                (ARCHI_BINSERT((value),(field),8,0))
+#define HYPER_CLK_DIV_DATA(val)                            ((val) << 0)
+
+#define HYPER_CLK_DIV_VALID_GET(value)                     (ARCHI_BEXTRACTU((value),1,8))
+#define HYPER_CLK_DIV_VALID_GETS(value)                    (ARCHI_BEXTRACT((value),1,8))
+#define HYPER_CLK_DIV_VALID_SET(value,field)               (ARCHI_BINSERT((value),(field),1,8))
+#define HYPER_CLK_DIV_VALID(val)                           ((val) << 8)
+
+#define HYPER_STATUS_TX_ERROR_GET(value)                   (ARCHI_BEXTRACTU((value),1,0))
+#define HYPER_STATUS_TX_ERROR_GETS(value)                  (ARCHI_BEXTRACT((value),1,0))
+#define HYPER_STATUS_TX_ERROR_SET(value,field)             (ARCHI_BINSERT((value),(field),1,0))
+#define HYPER_STATUS_TX_ERROR(val)                         ((val) << 0)
+
+#define HYPER_STATUS_RX_ERROR_GET(value)                   (ARCHI_BEXTRACTU((value),1,1))
+#define HYPER_STATUS_RX_ERROR_GETS(value)                  (ARCHI_BEXTRACT((value),1,1))
+#define HYPER_STATUS_RX_ERROR_SET(value,field)             (ARCHI_BINSERT((value),(field),1,1))
+#define HYPER_STATUS_RX_ERROR(val)                         ((val) << 1)
+
+#define HYPER_STATUS_RX_TX_END_GET(value)                  (ARCHI_BEXTRACTU((value),1,2))
+#define HYPER_STATUS_RX_TX_END_GETS(value)                 (ARCHI_BEXTRACT((value),1,2))
+#define HYPER_STATUS_RX_TX_END_SET(value,field)            (ARCHI_BINSERT((value),(field),1,2))
+#define HYPER_STATUS_RX_TX_END(val)                        ((val) << 2)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v1.h b/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v1.h
new file mode 100644
index 0000000..ac7b90f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v1.h
@@ -0,0 +1,33 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_I2C_V1_H__
+#define __ARCHI_UDMA_UDMA_I2C_V1_H__
+
+#define ARCHI_I2C_SETUP_OFFSET          0x0
+
+#define I2C_CMD_START   0x02
+#define I2C_CMD_STOP    0x04
+#define I2C_CMD_RD_ACK  0x08
+#define I2C_CMD_RD_NACK 0x10
+#define I2C_CMD_WR      0x20
+#define I2C_CMD_WAIT    0x40
+#define I2C_CMD_RPT     0x80
+
+#define I2C_CMD_SETUP_ENABLE_BIT           8
+#define I2C_CMD_SETUP_DIV_BIT              16
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v2.h b/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v2.h
new file mode 100644
index 0000000..f148255
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2c/udma_i2c_v2.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_I2C_V2_H__
+#define __ARCHI_UDMA_UDMA_I2C_V2_H__
+
+// I2C command IDS definition
+#define I2C_CMD_OFFSET       4
+#define I2C_CMD_START                    (0x0 << I2C_CMD_OFFSET)
+#define I2C_CMD_STOP                     (0x2 << I2C_CMD_OFFSET)
+#define I2C_CMD_RD_ACK                   (0x4 << I2C_CMD_OFFSET)
+#define I2C_CMD_RD_NACK                  (0x6 << I2C_CMD_OFFSET)
+#define I2C_CMD_WR                       (0x8 << I2C_CMD_OFFSET)
+#define I2C_CMD_WAIT                     (0xA << I2C_CMD_OFFSET)
+#define I2C_CMD_RPT                      (0xC << I2C_CMD_OFFSET)
+#define I2C_CMD_CFG                      (0xE << I2C_CMD_OFFSET)
+#define I2C_CMD_WAIT_EV                  (0x1 << I2C_CMD_OFFSET)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1.h
new file mode 100644
index 0000000..bbf18e0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1.h
@@ -0,0 +1,242 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_I2S_V1_H__
+#define __ARCHI_UDMA_UDMA_I2S_V1_H__
+
+#include "archi/udma/udma_v2.h"
+
+#define UDMA_I2S_ADDR(id)             (ARCHI_UDMA_ADDR + UDMA_I2S_OFFSET(id)) //FIXME shall be removed because deprecated
+#define UDMA_I2S_RX0_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_I2S_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_I2S_RX1_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_I2S_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_I2S_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_I2S_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+
+
+#define UDMA_I2S_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_I2S_ID(id))
+
+// I2S custom registers offset definition
+#define I2S_EXT_OFFSET             (0x00)
+#define I2S_CFG_CLKGEN0_OFFSET            (0x04)
+#define I2S_CFG_CLKGEN1_OFFSET            (0x08)
+#define I2S_CFG_CLKGEN_OFFSET(clk) (I2S_CFG_CLKGEN0_OFFSET + (clk)*4)
+#define I2S_CHMODE_OFFSET          (0x0C)
+#define I2S_FILT_CH0_OFFSET        (0x10)
+#define I2S_FILT_CH1_OFFSET        (0x14)
+#define I2S_FILT_CH_OFFSET(clk)    (I2S_FILT_CH0_OFFSET + (clk)*4)
+
+// I2S custom registers bitfields offset, mask, value definition
+#define I2S_EXT_BITS_WORD_OFFSET  0
+#define I2S_EXT_BITS_WORD_WIDTH   5
+#define I2S_EXT_BITS_WORD_MASK    (0x1f << I2S_EXT_BITS_WORD_OFFSET)
+#define I2S_EXT_BITS_WORD(val)    ((val-1) << I2S_EXT_BITS_WORD_OFFSET)
+
+
+#define I2S_CFG_CLKGEN_BITS_WORD_OFFSET 0
+#define I2S_CFG_CLKGEN_BITS_WORD_WIDTH  5
+#define I2S_CFG_CLKGEN_BITS_WORD_MASK   (0x1f << I2S_CFG_CLKGEN_BITS_WORD_OFFSET)
+#define I2S_CFG_CLKGEN_BITS_WORD(val)   ((val-1) << I2S_CFG_CLKGEN_BITS_WORD_OFFSET)
+
+#define I2S_CFG_CLKGEN_CLK_EN_OFFSET    8
+#define I2S_CFG_CLKGEN_CLK_EN_WIDTH   1
+#define I2S_CFG_CLKGEN_CLK_EN_MASK    (0x1 << I2S_CFG_CLKGEN_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN_CLK_EN     (1 << I2S_CFG_CLKGEN_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN_CLK_DIS    (0 << I2S_CFG_CLKGEN_CLK_EN_OFFSET)
+
+#define I2S_CFG_CLKGEN_CLKDIV_OFFSET    16
+#define I2S_CFG_CLKGEN_CLKDIV_WIDTH   16
+#define I2S_CFG_CLKGEN_CLKDIV_MASK    (0xffff << I2S_CFG_CLKGEN_CLKDIV_OFFSET)
+#define I2S_CFG_CLKGEN_CLKDIV(val)    (val << I2S_CFG_CLKGEN_CLKDIV_OFFSET)
+
+
+#define I2S_CFG_CLKGEN0_BITS_WORD_OFFSET  0
+#define I2S_CFG_CLKGEN0_BITS_WORD_WIDTH 5
+#define I2S_CFG_CLKGEN0_BITS_WORD_MASK    (0x1f << I2S_CFG_CLKGEN0_BITS_WORD_OFFSET)
+#define I2S_CFG_CLKGEN0_BITS_WORD(val)    ((val-1) << I2S_CFG_CLKGEN0_BITS_WORD_OFFSET)
+
+#define I2S_CFG_CLKGEN0_CLK_EN_OFFSET   8
+#define I2S_CFG_CLKGEN0_CLK_EN_WIDTH    1
+#define I2S_CFG_CLKGEN0_CLK_EN_MASK   (0x1 << I2S_CFG_CLKGEN0_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN0_CLK_EN      (1 << I2S_CFG_CLKGEN0_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN0_CLK_DIS   (0 << I2S_CFG_CLKGEN0_CLK_EN_OFFSET)
+
+#define I2S_CFG_CLKGEN0_CLKDIV_OFFSET   16
+#define I2S_CFG_CLKGEN0_CLKDIV_WIDTH    16
+#define I2S_CFG_CLKGEN0_CLKDIV_MASK   (0xffff << I2S_CFG_CLKGEN0_CLKDIV_OFFSET)
+#define I2S_CFG_CLKGEN0_CLKDIV(val)   (val << I2S_CFG_CLKGEN0_CLKDIV_OFFSET)
+
+#define I2S_CFG_CLKGEN1_BITS_WORD_OFFSET  0
+#define I2S_CFG_CLKGEN1_BITS_WORD_WIDTH 5
+#define I2S_CFG_CLKGEN1_BITS_WORD_MASK    (0x1f << I2S_CFG_CLKGEN1_BITS_WORD_OFFSET)
+#define I2S_CFG_CLKGEN1_BITS_WORD(val)    ((val-1) << I2S_CFG_CLKGEN1_BITS_WORD_OFFSET)
+
+#define I2S_CFG_CLKGEN1_CLK_EN_OFFSET   8
+#define I2S_CFG_CLKGEN1_CLK_EN_WIDTH    1
+#define I2S_CFG_CLKGEN1_CLK_EN_MASK   (0x1 << I2S_CFG_CLKGEN1_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN1_CLK_EN      (1 << I2S_CFG_CLKGEN1_CLK_EN_OFFSET)
+#define I2S_CFG_CLKGEN1_CLK_DIS   (0 << I2S_CFG_CLKGEN1_CLK_EN_OFFSET)
+
+#define I2S_CFG_CLKGEN1_CLKDIV_OFFSET   16
+#define I2S_CFG_CLKGEN1_CLKDIV_WIDTH    16
+#define I2S_CFG_CLKGEN1_CLKDIV_MASK   (0xffff << I2S_CFG_CLKGEN1_CLKDIV_OFFSET)
+#define I2S_CFG_CLKGEN1_CLKDIV(val)   (val << I2S_CFG_CLKGEN1_CLKDIV_OFFSET)
+
+
+
+#define I2S_CHMODE_CH_SNAPCAM_OFFSET(x)       (0 + (x))
+#define I2S_CHMODE_CH_SNAPCAM_WIDTH(x)        (1)
+#define I2S_CHMODE_CH_SNAPCAM_MASK(x)         (0x1 << I2S_CHMODE_CH_SNAPCAM_OFFSET(x))
+#define I2S_CHMODE_CH_SNAPCAM_ENA(x)          (0x1 << I2S_CHMODE_CH_SNAPCAM_OFFSET(x))
+#define I2S_CHMODE_CH_SNAPCAM_DIS(x)          (0x0 << I2S_CHMODE_CH_SNAPCAM_OFFSET(x))
+
+#define I2S_CHMODE_CH_LSBFIRST_OFFSET(x)      (4 + (x))
+#define I2S_CHMODE_CH_LSBFIRST_WIDTH(x)       (1)
+#define I2S_CHMODE_CH_LSBFIRST_MASK(x)        (0x1 << I2S_CHMODE_CH_LSBFIRST_OFFSET(x))
+#define I2S_CHMODE_CH_LSBFIRST_ENA(x)         (1 << I2S_CHMODE_CH_LSBFIRST_OFFSET(x))
+#define I2S_CHMODE_CH_LSBFIRST_DIS(x)         (0 << I2S_CHMODE_CH_LSBFIRST_OFFSET(x))
+
+#define I2S_CHMODE_CH_PDM_USEFILTER_OFFSET(x) (8 + (x))
+#define I2S_CHMODE_CH_PDM_USEFILTER_WIDTH(x)  (1)
+#define I2S_CHMODE_CH_PDM_USEFILTER_MASK(x)   (0x1 << I2S_CHMODE_CH_PDM_USEFILTER_OFFSET(x))
+#define I2S_CHMODE_CH_PDM_USEFILTER_ENA(x)    (1 << I2S_CHMODE_CH_PDM_USEFILTER_OFFSET(x))
+#define I2S_CHMODE_CH_PDM_USEFILTER_DIS(x)    (0 << I2S_CHMODE_CH_PDM_USEFILTER_OFFSET(x))
+
+#define I2S_CHMODE_CH_PDM_EN_OFFSET(x)        (12 + (x))
+#define I2S_CHMODE_CH_PDM_EN_WIDTH(x)         (1)
+#define I2S_CHMODE_CH_PDM_EN_MASK(x)          (0x1 << I2S_CHMODE_CH_PDM_EN_OFFSET(x))
+#define I2S_CHMODE_CH_PDM_EN_ENA(x)           (1 << I2S_CHMODE_CH_PDM_EN_OFFSET(x))
+#define I2S_CHMODE_CH_PDM_EN_DIS(x)           (0 << I2S_CHMODE_CH_PDM_EN_OFFSET(x))
+
+#define I2S_CHMODE_CH_USEDDR_OFFSET(x)        (16 + (x))
+#define I2S_CHMODE_CH_USEDDR_WIDTH(x)         (1)
+#define I2S_CHMODE_CH_USEDDR_MASK(x)          (0x1 << I2S_CHMODE_CH_USEDDR_OFFSET(x))
+#define I2S_CHMODE_CH_USEDDR_ENA(x)           (1 << I2S_CHMODE_CH_USEDDR_OFFSET(x))
+#define I2S_CHMODE_CH_USEDDR_DIS(x)           (0 << I2S_CHMODE_CH_USEDDR_OFFSET(x))
+
+#define I2S_CHMODE_CH_MODE_OFFSET(x)          (24 + (x*2))
+#define I2S_CHMODE_CH_MODE_WIDTH(x)           (2)
+#define I2S_CHMODE_CH_MODE_MASK(x)            (0x3 << I2S_CHMODE_CH_MODE_OFFSET(x))
+#define I2S_CHMODE_CH_MODE_CLK(x,clk)         (clk << I2S_CHMODE_CH_MODE_OFFSET(x))
+#define I2S_CHMODE_CH_MODE_EXTCLK_INTWS(x)    (2 << I2S_CHMODE_CH_MODE_OFFSET(x))
+#define I2S_CHMODE_CH_MODE_EXTCLK_EXTWS(x)    (2 << I2S_CHMODE_CH_MODE_OFFSET(x))
+
+
+
+#define I2S_CHMODE_CH0_SNAPCAM_OFFSET 0
+#define I2S_CHMODE_CH0_SNAPCAM_WIDTH  1
+#define I2S_CHMODE_CH0_SNAPCAM_MASK (0x1 << I2S_CHMODE_CH0_SNAPCAM_OFFSET)
+#define I2S_CHMODE_CH0_SNAPCAM_ENA  (0x1 << I2S_CHMODE_CH0_SNAPCAM_OFFSET)
+#define I2S_CHMODE_CH0_SNAPCAM_DIS  (0x0 << I2S_CHMODE_CH0_SNAPCAM_OFFSET)
+
+#define I2S_CHMODE_CH0_LSBFIRST_OFFSET  4
+#define I2S_CHMODE_CH0_LSBFIRST_WIDTH 1
+#define I2S_CHMODE_CH0_LSBFIRST_MASK  (0x1 << I2S_CHMODE_CH0_LSBFIRST_OFFSET)
+#define I2S_CHMODE_CH0_LSBFIRST_ENA (1 << I2S_CHMODE_CH0_LSBFIRST_OFFSET)
+#define I2S_CHMODE_CH0_LSBFIRST_DIS (0 << I2S_CHMODE_CH0_LSBFIRST_OFFSET)
+
+#define I2S_CHMODE_CH0_PDM_USEFILTER_OFFSET   8
+#define I2S_CHMODE_CH0_PDM_USEFILTER_WIDTH    1
+#define I2S_CHMODE_CH0_PDM_USEFILTER_MASK   (0x1 << I2S_CHMODE_CH0_PDM_USEFILTER_OFFSET)
+#define I2S_CHMODE_CH0_PDM_USEFILTER_ENA    (1 << I2S_CHMODE_CH0_PDM_USEFILTER_OFFSET)
+#define I2S_CHMODE_CH0_PDM_USEFILTER_DIS    (0 << I2S_CHMODE_CH0_PDM_USEFILTER_OFFSET)
+
+#define I2S_CHMODE_CH0_PDM_EN_OFFSET  12
+#define I2S_CHMODE_CH0_PDM_EN_WIDTH 1
+#define I2S_CHMODE_CH0_PDM_EN_MASK  (0x1 << I2S_CHMODE_CH0_PDM_EN_OFFSET)
+#define I2S_CHMODE_CH0_PDM_EN_ENA (1 << I2S_CHMODE_CH0_PDM_EN_OFFSET)
+#define I2S_CHMODE_CH0_PDM_EN_DIS (0 << I2S_CHMODE_CH0_PDM_EN_OFFSET)
+
+#define I2S_CHMODE_CH0_USEDDR_OFFSET  16
+#define I2S_CHMODE_CH0_USEDDR_WIDTH 1
+#define I2S_CHMODE_CH0_USEDDR_MASK  (0x1 << I2S_CHMODE_CH0_USEDDR_OFFSET)
+#define I2S_CHMODE_CH0_USEDDR_ENA (1 << I2S_CHMODE_CH0_USEDDR_OFFSET)
+#define I2S_CHMODE_CH0_USEDDR_DIS (0 << I2S_CHMODE_CH0_USEDDR_OFFSET)
+
+#define I2S_CHMODE_CH0_MODE_OFFSET    24
+#define I2S_CHMODE_CH0_MODE_WIDTH   2
+#define I2S_CHMODE_CH0_MODE_MASK    (0x3 << I2S_CHMODE_CH0_MODE_OFFSET)
+#define I2S_CHMODE_CH0_MODE_CLK0    (0 << I2S_CHMODE_CH0_MODE_OFFSET)
+#define I2S_CHMODE_CH0_MODE_CLK1    (1 << I2S_CHMODE_CH0_MODE_OFFSET)
+#define I2S_CHMODE_CH0_MODE_EXTCLK_INTWS  (2 << I2S_CHMODE_CH0_MODE_OFFSET)
+#define I2S_CHMODE_CH0_MODE_EXTCLK_EXTWS  (2 << I2S_CHMODE_CH0_MODE_OFFSET)
+
+#define I2S_CHMODE_CH1_SNAPCAM_OFFSET 1
+#define I2S_CHMODE_CH1_SNAPCAM_WIDTH  1
+#define I2S_CHMODE_CH1_SNAPCAM_MASK (0x1 << I2S_CHMODE_CH1_SNAPCAM_OFFSET)
+#define I2S_CHMODE_CH1_SNAPCAM_ENA  (0x1 << I2S_CHMODE_CH1_SNAPCAM_OFFSET)
+#define I2S_CHMODE_CH1_SNAPCAM_DIS  (0x0 << I2S_CHMODE_CH1_SNAPCAM_OFFSET)
+
+#define I2S_CHMODE_CH1_LSBFIRST_OFFSET  5
+#define I2S_CHMODE_CH1_LSBFIRST_WIDTH 1
+#define I2S_CHMODE_CH1_LSBFIRST_MASK  (0x1 << I2S_CHMODE_CH1_LSBFIRST_OFFSET)
+#define I2S_CHMODE_CH1_LSBFIRST_ENA (1 << I2S_CHMODE_CH1_LSBFIRST_OFFSET)
+#define I2S_CHMODE_CH1_LSBFIRST_DIS (0 << I2S_CHMODE_CH1_LSBFIRST_OFFSET)
+
+#define I2S_CHMODE_CH1_PDM_USEFILTER_OFFSET 9
+#define I2S_CHMODE_CH1_PDM_USEFILTER_WIDTH  1
+#define I2S_CHMODE_CH1_PDM_USEFILTER_MASK (0x1 << I2S_CHMODE_CH1_PDM_USEFILTER_OFFSET)
+#define I2S_CHMODE_CH1_PDM_USEFILTER_ENA  (1 << I2S_CHMODE_CH1_PDM_USEFILTER_OFFSET)
+#define I2S_CHMODE_CH1_PDM_USEFILTER_DIS  (0 << I2S_CHMODE_CH1_PDM_USEFILTER_OFFSET)
+
+#define I2S_CHMODE_CH1_PDM_EN_OFFSET  13
+#define I2S_CHMODE_CH1_PDM_EN_WIDTH 1
+#define I2S_CHMODE_CH1_PDM_EN_MASK  (0x1 << I2S_CHMODE_CH1_PDM_EN_OFFSET)
+#define I2S_CHMODE_CH1_PDM_EN_ENA (1 << I2S_CHMODE_CH1_PDM_EN_OFFSET)
+#define I2S_CHMODE_CH1_PDM_EN_DIS (0 << I2S_CHMODE_CH1_PDM_EN_OFFSET)
+
+#define I2S_CHMODE_CH1_USEDDR_OFFSET  17
+#define I2S_CHMODE_CH1_USEDDR_WIDTH 1
+#define I2S_CHMODE_CH1_USEDDR_MASK  (0x1 << I2S_CHMODE_CH1_USEDDR_OFFSET)
+#define I2S_CHMODE_CH1_USEDDR_ENA (1 << I2S_CHMODE_CH1_USEDDR_OFFSET)
+#define I2S_CHMODE_CH1_USEDDR_DIS (0 << I2S_CHMODE_CH1_USEDDR_OFFSET)
+
+#define I2S_CHMODE_CH1_MODE_OFFSET    26
+#define I2S_CHMODE_CH1_MODE_WIDTH   2
+#define I2S_CHMODE_CH1_MODE_MASK    (0x3 << I2S_CHMODE_CH1_MODE_OFFSET)
+#define I2S_CHMODE_CH1_MODE_CLK0    (0 << I2S_CHMODE_CH1_MODE_OFFSET)
+#define I2S_CHMODE_CH1_MODE_CLK1    (1 << I2S_CHMODE_CH1_MODE_OFFSET)
+#define I2S_CHMODE_CH1_MODE_EXTCLK_INTWS  (2 << I2S_CHMODE_CH1_MODE_OFFSET)
+#define I2S_CHMODE_CH1_MODE_EXTCLK_EXTWS  (2 << I2S_CHMODE_CH1_MODE_OFFSET)
+
+// Channel clock modes
+// Write strobe is the clock for switching left/right channels
+#define I2S_CHMODE_INT_CLOCK0        0    // Internal clock 0
+#define I2S_CHMODE_INT_CLOCK1        1    // Internal clock 1
+#define I2S_CHMODE_EXT_CLOCK_INT_WS  2    // External clock internal write strobe
+#define I2S_CHMODE_EXT_CLOCK_EXT_WS  3    // External clock external write strobe
+
+
+#define I2S_FILT_CH0_DECIMATION_OFFSET  0
+#define I2S_FILT_CH0_DECIMATION_WIDTH 10
+#define I2S_FILT_CH0_DECIMATION_MASK  (0x3ff << I2S_FILT_CH0_DECIMATION_OFFSET)
+#define I2S_FILT_CH0_DECIMATION(val)  (val << I2S_FILT_CH0_DECIMATION_OFFSET)
+
+#define I2S_FILT_CH0_SHIFT_OFFSET 16
+#define I2S_FILT_CH0_SHIFT_WIDTH  3
+#define I2S_FILT_CH0_SHIFT_MASK   (0x7 << I2S_FILT_CH0_SHIFT_OFFSET)
+#define I2S_FILT_CH0_SHIFT(val)   (val << I2S_FILT_CH0_SHIFT_OFFSET)
+
+#define I2S_FILT_CH1_DECIMATION_OFFSET  0
+#define I2S_FILT_CH1_DECIMATION_WIDTH 10
+#define I2S_FILT_CH1_DECIMATION_MASK  (0x3ff << I2S_FILT_CH1_DECIMATION_OFFSET)
+#define I2S_FILT_CH1_DECIMATION(val)  (val << I2S_FILT_CH1_DECIMATION_OFFSET)
+
+#define I2S_FILT_CH1_SHIFT_OFFSET 16
+#define I2S_FILT_CH1_SHIFT_WIDTH  3
+#define I2S_FILT_CH1_SHIFT_MASK   (0x7 << I2S_FILT_CH1_SHIFT_OFFSET)
+#define I2S_FILT_CH1_SHIFT(val)   (val << I2S_FILT_CH1_SHIFT_OFFSET)
+///////////////////////////////////////////////////
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1_new.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1_new.h
new file mode 100644
index 0000000..1227baa
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v1_new.h
@@ -0,0 +1,786 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_UDMA_I2S_V1_NEW_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_UDMA_I2S_V1_NEW_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// uDMA RX I2S channel 0 buffer base address configuration register.
+#define UDMA_I2S_RX_SADDR_CH0_OFFSET             0x0
+
+// uDMA RX I2S channel 0 buffer size configuration register.
+#define UDMA_I2S_RX_SIZE_CH0_OFFSET              0x4
+
+// uDMA RX I2S channel 0 stream configuration register.
+#define UDMA_I2S_RX_CFG_CH0_OFFSET               0x8
+
+// uDMA RX I2S channel 1 buffer base address configuration register.
+#define UDMA_I2S_RX_SADDR_CH1_OFFSET             0x10
+
+// uDMA RX I2S channel 1 buffer size configuration register.
+#define UDMA_I2S_RX_SIZE_CH1_OFFSET              0x14
+
+// uDMA RX I2S channel 1 stream configuration register.
+#define UDMA_I2S_RX_CFG_CH1_OFFSET               0x18
+
+// I2S external clock configuration register.
+#define UDMA_I2S_CFG_EXT_OFFSET                  0x20
+
+// I2S clock and WS generator 0 configuration register.
+#define UDMA_I2S_CFG_CLKGEN0_OFFSET              0x24
+
+// I2S clock and WS generator 1 configuration register.
+#define UDMA_I2S_CFG_CLKGEN1_OFFSET              0x28
+
+// I2S channels mode configuration register.
+#define UDMA_I2S_CHMODE_OFFSET                   0x2c
+
+// I2S channel 0 filtering configuration register.
+#define UDMA_I2S_FILT_CH0_OFFSET                 0x30
+
+// I2S channel 1 filtering configuration register.
+#define UDMA_I2S_FILT_CH1_OFFSET                 0x34
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// I2S channel 0 RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address (access: R/W)
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_BIT                           0
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_WIDTH                         16
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_MASK                          0xffff
+
+// I2S channel 0 RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_BIT                             0
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_WIDTH                           17
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_MASK                            0x1ffff
+
+// I2S channel 0 RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_BIT                            0
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_MASK                           0x1
+
+// RX channel transfer size used to increment uDMA I2S channel 0 RX buffer address pointer: - 2'b00: plus 1 - +1 (8 bits) - 2'b01: plus 2 - +2 (16 bits) - 2'b10: plus 4 - +4 (32 bits) - 2'b11: plus 0 - +0 (access: R/W)
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_BIT                             1
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_WIDTH                           2
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_MASK                            0x6
+
+// I2S channel 0 RX Channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_RX_CFG_CH0_EN_BIT                                   4
+#define UDMA_I2S_RX_CFG_CH0_EN_WIDTH                                 1
+#define UDMA_I2S_RX_CFG_CH0_EN_MASK                                  0x10
+
+// I2S channel 0 RX Channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer (access: W)
+#define UDMA_I2S_RX_CFG_CH0_CLR_BIT                                  5
+#define UDMA_I2S_RX_CFG_CH0_CLR_WIDTH                                1
+#define UDMA_I2S_RX_CFG_CH0_CLR_MASK                                 0x20
+
+// I2S channel 0 RX Transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1:pending -  pending transfer in the queue (access: R)
+#define UDMA_I2S_RX_CFG_CH0_PENDING_BIT                              5
+#define UDMA_I2S_RX_CFG_CH0_PENDING_WIDTH                            1
+#define UDMA_I2S_RX_CFG_CH0_PENDING_MASK                             0x20
+
+// I2S channel 1 RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address (access: R/W)
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_BIT                           0
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_WIDTH                         16
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_MASK                          0xffff
+
+// I2S channel 1 RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_BIT                             0
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_WIDTH                           17
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_MASK                            0x1ffff
+
+// I2S channel 1 RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_BIT                            0
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_MASK                           0x1
+
+// RX channel transfer size used to increment uDMA I2S channel 1 RX buffer address pointer: - 2'b00: plus 1 - +1 (8 bits) - 2'b01: plus 2 - +2 (16 bits) - 2'b10: plus 4 - +4 (32 bits) - 2'b11: plus 0 - +0 (access: R/W)
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_BIT                             1
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_WIDTH                           2
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_MASK                            0x6
+
+// I2S channel 1 RX Channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_RX_CFG_CH1_EN_BIT                                   4
+#define UDMA_I2S_RX_CFG_CH1_EN_WIDTH                                 1
+#define UDMA_I2S_RX_CFG_CH1_EN_MASK                                  0x10
+
+// I2S channel 1 RX Channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer (access: W)
+#define UDMA_I2S_RX_CFG_CH1_CLR_BIT                                  5
+#define UDMA_I2S_RX_CFG_CH1_CLR_WIDTH                                1
+#define UDMA_I2S_RX_CFG_CH1_CLR_MASK                                 0x20
+
+// I2S channel 1 RX Transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue (access: R)
+#define UDMA_I2S_RX_CFG_CH1_PENDING_BIT                              5
+#define UDMA_I2S_RX_CFG_CH1_PENDING_WIDTH                            1
+#define UDMA_I2S_RX_CFG_CH1_PENDING_MASK                             0x20
+
+// External clock word length in bits bitfield. The value is (num bits - 1). (access: R/W)
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_BIT                           0
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_WIDTH                         5
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_MASK                          0x1f
+
+// Clock generator 0 word length in bits bitfield. The value is (num bits - 1). (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_BIT                           0
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_WIDTH                         5
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_MASK                          0x1f
+
+// Clock generator 0 enable bitfield: - 1'b0: disabled - 1'b1: enabled - enabled. Clock and WS signal are generated. (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_BIT                              8
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_WIDTH                            1
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_MASK                             0x100
+
+// Clock generator 0 clock divider related to SoC clock frequency. (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_BIT                             16
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_WIDTH                           16
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_MASK                            0xffff0000
+
+// Clock generator 1 word length in bits bitfield. The value is (num bits - 1). (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_BIT                           0
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_WIDTH                         5
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_MASK                          0x1f
+
+// Clock generator 1 enable bitfield: - 1'b0: disabled - 1'b1: enabled - enabled. Clock and WS signal are generated. (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_BIT                              8
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_WIDTH                            1
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_MASK                             0x100
+
+// Clock generator 1 clock divider related to SoC clock frequency. (access: R/W)
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_BIT                             16
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_WIDTH                           16
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_MASK                            0xffff0000
+
+// I2S channel 0 LSB first configuration for word serialization bitfield: - 1'b0: MSB first - 1'b1: LSB first  (access: R/W)
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_BIT                            4
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_WIDTH                          1
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_MASK                           0x10
+
+// I2S channel 0 PDM filter activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_BIT                        8
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_WIDTH                      1
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_MASK                       0x100
+
+// I2S channel 0 PDM demodulation activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_BIT                               12
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_WIDTH                             1
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_MASK                              0x1000
+
+// I2S channel 0 DDR mode activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH0_USEDDR_BIT                               16
+#define UDMA_I2S_CHMODE_CH0_USEDDR_WIDTH                             1
+#define UDMA_I2S_CHMODE_CH0_USEDDR_MASK                              0x10000
+
+// I2S channel 0 clock/WS mode configuration bitfield: - 2'b00: clock gen 0 - use clock generator 0 (clock and WS generated by clkgen) - 2'b01: clock gen 1 - use clock generator 1 (clock and WS generated by clkgen) - 2'b10: ext clock int ws - use external clock but internal generated WS by clock generator 0 - 2'b11: ext clock ext ws - use external clock and external WS (access: R/W)
+#define UDMA_I2S_CHMODE_CH0_MODE_BIT                                 24
+#define UDMA_I2S_CHMODE_CH0_MODE_WIDTH                               2
+#define UDMA_I2S_CHMODE_CH0_MODE_MASK                                0x3000000
+
+// I2S channel 1 LSB first configuration for word serialization bitfield: - 1'b0: MSB first - 1'b1: LSB first  (access: R/W)
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_BIT                            5
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_WIDTH                          1
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_MASK                           0x20
+
+// I2S channel 1 PDM filter activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_BIT                        9
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_WIDTH                      1
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_MASK                       0x200
+
+// I2S channel 1 PDM demodulation activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_BIT                               13
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_WIDTH                             1
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_MASK                              0x2000
+
+// I2S channel 1 DDR mode activation bitfield: - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_I2S_CHMODE_CH1_USEDDR_BIT                               17
+#define UDMA_I2S_CHMODE_CH1_USEDDR_WIDTH                             1
+#define UDMA_I2S_CHMODE_CH1_USEDDR_MASK                              0x20000
+
+// I2S channel 1 clock/WS mode configuration bitfield: - 2'b00: clock gen 0 - use clock generator 0 (clock and WS generated by clkgen) - 2'b01: clock gen 1 - use clock generator 1 (clock and WS generated by clkgen) - 2'b10: ext clock int ws - use external clock but internal generated WS by clock generator 0 - 2'b11: ext clock ext ws - use external clock and external WS (access: R/W)
+#define UDMA_I2S_CHMODE_CH1_MODE_BIT                                 26
+#define UDMA_I2S_CHMODE_CH1_MODE_WIDTH                               2
+#define UDMA_I2S_CHMODE_CH1_MODE_MASK                                0xc000000
+
+// I2S channel 0 PDM filter decimation value bitfield. (access: R/W)
+#define UDMA_I2S_FILT_CH0_DECIMATION_BIT                             0
+#define UDMA_I2S_FILT_CH0_DECIMATION_WIDTH                           10
+#define UDMA_I2S_FILT_CH0_DECIMATION_MASK                            0x3ff
+
+// I2S channel 0 PDM filter normalisation right shift value bitfield. (access: R/W)
+#define UDMA_I2S_FILT_CH0_SHIFT_BIT                                  16
+#define UDMA_I2S_FILT_CH0_SHIFT_WIDTH                                3
+#define UDMA_I2S_FILT_CH0_SHIFT_MASK                                 0x70000
+
+// I2S channel 1 PDM filter decimation value bitfield. (access: R/W)
+#define UDMA_I2S_FILT_CH1_DECIMATION_BIT                             0
+#define UDMA_I2S_FILT_CH1_DECIMATION_WIDTH                           10
+#define UDMA_I2S_FILT_CH1_DECIMATION_MASK                            0x3ff
+
+// I2S channel 1 PDM filter normalisation right shift value bitfield. (access: R/W)
+#define UDMA_I2S_FILT_CH1_SHIFT_BIT                                  16
+#define UDMA_I2S_FILT_CH1_SHIFT_WIDTH                                3
+#define UDMA_I2S_FILT_CH1_SHIFT_MASK                                 0x70000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // I2S channel 0 RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_saddr_ch0_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // I2S channel 0 RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_size_ch0_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // I2S channel 0 RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int datasize        :2 ; // RX channel transfer size used to increment uDMA I2S channel 0 RX buffer address pointer: - 2'b00: plus 1 - +1 (8 bits) - 2'b01: plus 2 - +2 (16 bits) - 2'b10: plus 4 - +4 (32 bits) - 2'b11: plus 0 - +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // I2S channel 0 RX Channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // I2S channel 0 RX Channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer
+    unsigned int pending         :1 ; // I2S channel 0 RX Transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1:pending -  pending transfer in the queue
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_cfg_ch0_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // I2S channel 1 RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_saddr_ch1_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // I2S channel 1 RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_size_ch1_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // I2S channel 1 RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int datasize        :2 ; // RX channel transfer size used to increment uDMA I2S channel 1 RX buffer address pointer: - 2'b00: plus 1 - +1 (8 bits) - 2'b01: plus 2 - +2 (16 bits) - 2'b10: plus 4 - +4 (32 bits) - 2'b11: plus 0 - +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // I2S channel 1 RX Channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // I2S channel 1 RX Channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer
+    unsigned int pending         :1 ; // I2S channel 1 RX Transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_rx_cfg_ch1_t;
+
+typedef union {
+  struct {
+    unsigned int ext_bits_word   :5 ; // External clock word length in bits bitfield. The value is (num bits - 1).
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_cfg_ext_t;
+
+typedef union {
+  struct {
+    unsigned int bits_word       :5 ; // Clock generator 0 word length in bits bitfield. The value is (num bits - 1).
+    unsigned int padding0:3 ;
+    unsigned int clk_en          :1 ; // Clock generator 0 enable bitfield: - 1'b0: disabled - 1'b1: enabled - enabled. Clock and WS signal are generated.
+    unsigned int padding1:7 ;
+    unsigned int clk_div         :16; // Clock generator 0 clock divider related to SoC clock frequency.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_cfg_clkgen0_t;
+
+typedef union {
+  struct {
+    unsigned int bits_word       :5 ; // Clock generator 1 word length in bits bitfield. The value is (num bits - 1).
+    unsigned int padding0:3 ;
+    unsigned int clk_en          :1 ; // Clock generator 1 enable bitfield: - 1'b0: disabled - 1'b1: enabled - enabled. Clock and WS signal are generated.
+    unsigned int padding1:7 ;
+    unsigned int clk_div         :16; // Clock generator 1 clock divider related to SoC clock frequency.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_cfg_clkgen1_t;
+
+typedef union {
+  struct {
+    unsigned int padding0:4 ;
+    unsigned int ch0_lsb_first   :1 ; // I2S channel 0 LSB first configuration for word serialization bitfield: - 1'b0: MSB first - 1'b1: LSB first 
+    unsigned int padding1:3 ;
+    unsigned int ch0_pdm_usefilter:1 ; // I2S channel 0 PDM filter activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding2:3 ;
+    unsigned int ch0_pdm_en      :1 ; // I2S channel 0 PDM demodulation activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding3:3 ;
+    unsigned int ch0_useddr      :1 ; // I2S channel 0 DDR mode activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding4:7 ;
+    unsigned int ch0_mode        :2 ; // I2S channel 0 clock/WS mode configuration bitfield: - 2'b00: clock gen 0 - use clock generator 0 (clock and WS generated by clkgen) - 2'b01: clock gen 1 - use clock generator 1 (clock and WS generated by clkgen) - 2'b10: ext clock int ws - use external clock but internal generated WS by clock generator 0 - 2'b11: ext clock ext ws - use external clock and external WS
+    unsigned int ch1_lsb_first   :1 ; // I2S channel 1 LSB first configuration for word serialization bitfield: - 1'b0: MSB first - 1'b1: LSB first 
+    unsigned int padding5:3 ;
+    unsigned int ch1_pdm_usefilter:1 ; // I2S channel 1 PDM filter activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding6:3 ;
+    unsigned int ch1_pdm_en      :1 ; // I2S channel 1 PDM demodulation activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding7:3 ;
+    unsigned int ch1_useddr      :1 ; // I2S channel 1 DDR mode activation bitfield: - 1'b0: disabled - 1'b1: enabled
+    unsigned int padding8:8 ;
+    unsigned int ch1_mode        :2 ; // I2S channel 1 clock/WS mode configuration bitfield: - 2'b00: clock gen 0 - use clock generator 0 (clock and WS generated by clkgen) - 2'b01: clock gen 1 - use clock generator 1 (clock and WS generated by clkgen) - 2'b10: ext clock int ws - use external clock but internal generated WS by clock generator 0 - 2'b11: ext clock ext ws - use external clock and external WS
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_chmode_t;
+
+typedef union {
+  struct {
+    unsigned int decimation      :10; // I2S channel 0 PDM filter decimation value bitfield.
+    unsigned int padding0:6 ;
+    unsigned int shift           :3 ; // I2S channel 0 PDM filter normalisation right shift value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_filt_ch0_t;
+
+typedef union {
+  struct {
+    unsigned int decimation      :10; // I2S channel 1 PDM filter decimation value bitfield.
+    unsigned int padding0:6 ;
+    unsigned int shift           :3 ; // I2S channel 1 PDM filter normalisation right shift value bitfield.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_filt_ch1_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_i2s_rx_saddr_ch0 : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_SADDR_CH0_RX_SADDR_BIT, UDMA_I2S_RX_SADDR_CH0_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_I2S_RX_SADDR_CH0_RX_SADDR_BIT, UDMA_I2S_RX_SADDR_CH0_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_rx_size_ch0 : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_SIZE_CH0_RX_SIZE_BIT, UDMA_I2S_RX_SIZE_CH0_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_I2S_RX_SIZE_CH0_RX_SIZE_BIT, UDMA_I2S_RX_SIZE_CH0_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_rx_cfg_ch0 : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH0_CONTINOUS_BIT, UDMA_I2S_RX_CFG_CH0_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_RX_CFG_CH0_CONTINOUS_BIT, UDMA_I2S_RX_CFG_CH0_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH0_DATASIZE_BIT, UDMA_I2S_RX_CFG_CH0_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_RX_CFG_CH0_DATASIZE_BIT, UDMA_I2S_RX_CFG_CH0_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH0_EN_BIT, UDMA_I2S_RX_CFG_CH0_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_RX_CFG_CH0_EN_BIT, UDMA_I2S_RX_CFG_CH0_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH0_CLR_BIT, UDMA_I2S_RX_CFG_CH0_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_RX_CFG_CH0_CLR_BIT, UDMA_I2S_RX_CFG_CH0_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH0_PENDING_BIT, UDMA_I2S_RX_CFG_CH0_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_RX_CFG_CH0_PENDING_BIT, UDMA_I2S_RX_CFG_CH0_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_rx_saddr_ch1 : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_SADDR_CH1_TX_SADDR_BIT, UDMA_I2S_RX_SADDR_CH1_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(UDMA_I2S_RX_SADDR_CH1_TX_SADDR_BIT, UDMA_I2S_RX_SADDR_CH1_TX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_rx_size_ch1 : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_SIZE_CH1_TX_SIZE_BIT, UDMA_I2S_RX_SIZE_CH1_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(UDMA_I2S_RX_SIZE_CH1_TX_SIZE_BIT, UDMA_I2S_RX_SIZE_CH1_TX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_rx_cfg_ch1 : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH1_CONTINOUS_BIT, UDMA_I2S_RX_CFG_CH1_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_RX_CFG_CH1_CONTINOUS_BIT, UDMA_I2S_RX_CFG_CH1_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH1_DATASIZE_BIT, UDMA_I2S_RX_CFG_CH1_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_RX_CFG_CH1_DATASIZE_BIT, UDMA_I2S_RX_CFG_CH1_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH1_EN_BIT, UDMA_I2S_RX_CFG_CH1_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_RX_CFG_CH1_EN_BIT, UDMA_I2S_RX_CFG_CH1_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH1_CLR_BIT, UDMA_I2S_RX_CFG_CH1_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_RX_CFG_CH1_CLR_BIT, UDMA_I2S_RX_CFG_CH1_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_RX_CFG_CH1_PENDING_BIT, UDMA_I2S_RX_CFG_CH1_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_RX_CFG_CH1_PENDING_BIT, UDMA_I2S_RX_CFG_CH1_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_cfg_ext : public vp::reg_32
+{
+public:
+  inline void ext_bits_word_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_EXT_EXT_BITS_WORD_BIT, UDMA_I2S_CFG_EXT_EXT_BITS_WORD_WIDTH); }
+  inline uint32_t ext_bits_word_get() { return this->get_field(UDMA_I2S_CFG_EXT_EXT_BITS_WORD_BIT, UDMA_I2S_CFG_EXT_EXT_BITS_WORD_WIDTH); }
+};
+
+class vp_udma_i2s_cfg_clkgen0 : public vp::reg_32
+{
+public:
+  inline void bits_word_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN0_BITS_WORD_BIT, UDMA_I2S_CFG_CLKGEN0_BITS_WORD_WIDTH); }
+  inline uint32_t bits_word_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN0_BITS_WORD_BIT, UDMA_I2S_CFG_CLKGEN0_BITS_WORD_WIDTH); }
+  inline void clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN0_CLK_EN_BIT, UDMA_I2S_CFG_CLKGEN0_CLK_EN_WIDTH); }
+  inline uint32_t clk_en_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN0_CLK_EN_BIT, UDMA_I2S_CFG_CLKGEN0_CLK_EN_WIDTH); }
+  inline void clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN0_CLK_DIV_BIT, UDMA_I2S_CFG_CLKGEN0_CLK_DIV_WIDTH); }
+  inline uint32_t clk_div_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN0_CLK_DIV_BIT, UDMA_I2S_CFG_CLKGEN0_CLK_DIV_WIDTH); }
+};
+
+class vp_udma_i2s_cfg_clkgen1 : public vp::reg_32
+{
+public:
+  inline void bits_word_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN1_BITS_WORD_BIT, UDMA_I2S_CFG_CLKGEN1_BITS_WORD_WIDTH); }
+  inline uint32_t bits_word_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN1_BITS_WORD_BIT, UDMA_I2S_CFG_CLKGEN1_BITS_WORD_WIDTH); }
+  inline void clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN1_CLK_EN_BIT, UDMA_I2S_CFG_CLKGEN1_CLK_EN_WIDTH); }
+  inline uint32_t clk_en_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN1_CLK_EN_BIT, UDMA_I2S_CFG_CLKGEN1_CLK_EN_WIDTH); }
+  inline void clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_CFG_CLKGEN1_CLK_DIV_BIT, UDMA_I2S_CFG_CLKGEN1_CLK_DIV_WIDTH); }
+  inline uint32_t clk_div_get() { return this->get_field(UDMA_I2S_CFG_CLKGEN1_CLK_DIV_BIT, UDMA_I2S_CFG_CLKGEN1_CLK_DIV_WIDTH); }
+};
+
+class vp_udma_i2s_chmode : public vp::reg_32
+{
+public:
+  inline void ch0_lsb_first_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH0_LSB_FIRST_BIT, UDMA_I2S_CHMODE_CH0_LSB_FIRST_WIDTH); }
+  inline uint32_t ch0_lsb_first_get() { return this->get_field(UDMA_I2S_CHMODE_CH0_LSB_FIRST_BIT, UDMA_I2S_CHMODE_CH0_LSB_FIRST_WIDTH); }
+  inline void ch0_pdm_usefilter_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_BIT, UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_WIDTH); }
+  inline uint32_t ch0_pdm_usefilter_get() { return this->get_field(UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_BIT, UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_WIDTH); }
+  inline void ch0_pdm_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH0_PDM_EN_BIT, UDMA_I2S_CHMODE_CH0_PDM_EN_WIDTH); }
+  inline uint32_t ch0_pdm_en_get() { return this->get_field(UDMA_I2S_CHMODE_CH0_PDM_EN_BIT, UDMA_I2S_CHMODE_CH0_PDM_EN_WIDTH); }
+  inline void ch0_useddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH0_USEDDR_BIT, UDMA_I2S_CHMODE_CH0_USEDDR_WIDTH); }
+  inline uint32_t ch0_useddr_get() { return this->get_field(UDMA_I2S_CHMODE_CH0_USEDDR_BIT, UDMA_I2S_CHMODE_CH0_USEDDR_WIDTH); }
+  inline void ch0_mode_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH0_MODE_BIT, UDMA_I2S_CHMODE_CH0_MODE_WIDTH); }
+  inline uint32_t ch0_mode_get() { return this->get_field(UDMA_I2S_CHMODE_CH0_MODE_BIT, UDMA_I2S_CHMODE_CH0_MODE_WIDTH); }
+  inline void ch1_lsb_first_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH1_LSB_FIRST_BIT, UDMA_I2S_CHMODE_CH1_LSB_FIRST_WIDTH); }
+  inline uint32_t ch1_lsb_first_get() { return this->get_field(UDMA_I2S_CHMODE_CH1_LSB_FIRST_BIT, UDMA_I2S_CHMODE_CH1_LSB_FIRST_WIDTH); }
+  inline void ch1_pdm_usefilter_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_BIT, UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_WIDTH); }
+  inline uint32_t ch1_pdm_usefilter_get() { return this->get_field(UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_BIT, UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_WIDTH); }
+  inline void ch1_pdm_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH1_PDM_EN_BIT, UDMA_I2S_CHMODE_CH1_PDM_EN_WIDTH); }
+  inline uint32_t ch1_pdm_en_get() { return this->get_field(UDMA_I2S_CHMODE_CH1_PDM_EN_BIT, UDMA_I2S_CHMODE_CH1_PDM_EN_WIDTH); }
+  inline void ch1_useddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH1_USEDDR_BIT, UDMA_I2S_CHMODE_CH1_USEDDR_WIDTH); }
+  inline uint32_t ch1_useddr_get() { return this->get_field(UDMA_I2S_CHMODE_CH1_USEDDR_BIT, UDMA_I2S_CHMODE_CH1_USEDDR_WIDTH); }
+  inline void ch1_mode_set(uint32_t value) { this->set_field(value, UDMA_I2S_CHMODE_CH1_MODE_BIT, UDMA_I2S_CHMODE_CH1_MODE_WIDTH); }
+  inline uint32_t ch1_mode_get() { return this->get_field(UDMA_I2S_CHMODE_CH1_MODE_BIT, UDMA_I2S_CHMODE_CH1_MODE_WIDTH); }
+};
+
+class vp_udma_i2s_filt_ch0 : public vp::reg_32
+{
+public:
+  inline void decimation_set(uint32_t value) { this->set_field(value, UDMA_I2S_FILT_CH0_DECIMATION_BIT, UDMA_I2S_FILT_CH0_DECIMATION_WIDTH); }
+  inline uint32_t decimation_get() { return this->get_field(UDMA_I2S_FILT_CH0_DECIMATION_BIT, UDMA_I2S_FILT_CH0_DECIMATION_WIDTH); }
+  inline void shift_set(uint32_t value) { this->set_field(value, UDMA_I2S_FILT_CH0_SHIFT_BIT, UDMA_I2S_FILT_CH0_SHIFT_WIDTH); }
+  inline uint32_t shift_get() { return this->get_field(UDMA_I2S_FILT_CH0_SHIFT_BIT, UDMA_I2S_FILT_CH0_SHIFT_WIDTH); }
+};
+
+class vp_udma_i2s_filt_ch1 : public vp::reg_32
+{
+public:
+  inline void decimation_set(uint32_t value) { this->set_field(value, UDMA_I2S_FILT_CH1_DECIMATION_BIT, UDMA_I2S_FILT_CH1_DECIMATION_WIDTH); }
+  inline uint32_t decimation_get() { return this->get_field(UDMA_I2S_FILT_CH1_DECIMATION_BIT, UDMA_I2S_FILT_CH1_DECIMATION_WIDTH); }
+  inline void shift_set(uint32_t value) { this->set_field(value, UDMA_I2S_FILT_CH1_SHIFT_BIT, UDMA_I2S_FILT_CH1_SHIFT_WIDTH); }
+  inline uint32_t shift_get() { return this->get_field(UDMA_I2S_FILT_CH1_SHIFT_BIT, UDMA_I2S_FILT_CH1_SHIFT_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int rx_saddr_ch0    ; // uDMA RX I2S channel 0 buffer base address configuration register.
+  unsigned int rx_size_ch0     ; // uDMA RX I2S channel 0 buffer size configuration register.
+  unsigned int rx_cfg_ch0      ; // uDMA RX I2S channel 0 stream configuration register.
+  unsigned int rx_saddr_ch1    ; // uDMA RX I2S channel 1 buffer base address configuration register.
+  unsigned int rx_size_ch1     ; // uDMA RX I2S channel 1 buffer size configuration register.
+  unsigned int rx_cfg_ch1      ; // uDMA RX I2S channel 1 stream configuration register.
+  unsigned int cfg_ext         ; // I2S external clock configuration register.
+  unsigned int cfg_clkgen0     ; // I2S clock and WS generator 0 configuration register.
+  unsigned int cfg_clkgen1     ; // I2S clock and WS generator 1 configuration register.
+  unsigned int chmode          ; // I2S channels mode configuration register.
+  unsigned int filt_ch0        ; // I2S channel 0 filtering configuration register.
+  unsigned int filt_ch1        ; // I2S channel 1 filtering configuration register.
+} __attribute__((packed)) udma_i2s_udma_i2s_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t udma_i2s_rx_saddr_ch0_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_SADDR_CH0_OFFSET); }
+static inline void udma_i2s_rx_saddr_ch0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_SADDR_CH0_OFFSET, value); }
+
+static inline uint32_t udma_i2s_rx_size_ch0_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_SIZE_CH0_OFFSET); }
+static inline void udma_i2s_rx_size_ch0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_SIZE_CH0_OFFSET, value); }
+
+static inline uint32_t udma_i2s_rx_cfg_ch0_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_CFG_CH0_OFFSET); }
+static inline void udma_i2s_rx_cfg_ch0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_CFG_CH0_OFFSET, value); }
+
+static inline uint32_t udma_i2s_rx_saddr_ch1_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_SADDR_CH1_OFFSET); }
+static inline void udma_i2s_rx_saddr_ch1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_SADDR_CH1_OFFSET, value); }
+
+static inline uint32_t udma_i2s_rx_size_ch1_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_SIZE_CH1_OFFSET); }
+static inline void udma_i2s_rx_size_ch1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_SIZE_CH1_OFFSET, value); }
+
+static inline uint32_t udma_i2s_rx_cfg_ch1_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_RX_CFG_CH1_OFFSET); }
+static inline void udma_i2s_rx_cfg_ch1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_RX_CFG_CH1_OFFSET, value); }
+
+static inline uint32_t udma_i2s_cfg_ext_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_CFG_EXT_OFFSET); }
+static inline void udma_i2s_cfg_ext_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_CFG_EXT_OFFSET, value); }
+
+static inline uint32_t udma_i2s_cfg_clkgen0_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_CFG_CLKGEN0_OFFSET); }
+static inline void udma_i2s_cfg_clkgen0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_CFG_CLKGEN0_OFFSET, value); }
+
+static inline uint32_t udma_i2s_cfg_clkgen1_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_CFG_CLKGEN1_OFFSET); }
+static inline void udma_i2s_cfg_clkgen1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_CFG_CLKGEN1_OFFSET, value); }
+
+static inline uint32_t udma_i2s_chmode_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_CHMODE_OFFSET); }
+static inline void udma_i2s_chmode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_CHMODE_OFFSET, value); }
+
+static inline uint32_t udma_i2s_filt_ch0_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_FILT_CH0_OFFSET); }
+static inline void udma_i2s_filt_ch0_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_FILT_CH0_OFFSET, value); }
+
+static inline uint32_t udma_i2s_filt_ch1_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_FILT_CH1_OFFSET); }
+static inline void udma_i2s_filt_ch1_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_FILT_CH1_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_RX_SADDR_CH0_RX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_RX_SIZE_CH0_RX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_RX_CFG_CH0_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_RX_CFG_CH0_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_RX_CFG_CH0_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_RX_CFG_CH0_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_RX_CFG_CH0_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_RX_CFG_CH0_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_RX_CFG_CH0_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_RX_CFG_CH0_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_RX_CFG_CH0_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_RX_CFG_CH0_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_RX_CFG_CH0_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_RX_CFG_CH0_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_RX_CFG_CH0_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_RX_CFG_CH0_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_RX_SADDR_CH1_TX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_RX_SIZE_CH1_TX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_RX_CFG_CH1_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_RX_CFG_CH1_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_RX_CFG_CH1_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_RX_CFG_CH1_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_RX_CFG_CH1_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_RX_CFG_CH1_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_RX_CFG_CH1_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_RX_CFG_CH1_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_RX_CFG_CH1_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_RX_CFG_CH1_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_RX_CFG_CH1_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_RX_CFG_CH1_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_RX_CFG_CH1_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_RX_CFG_CH1_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_GET(value)          (ARCHI_BEXTRACTU((value),5,0))
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_GETS(value)         (ARCHI_BEXTRACT((value),5,0))
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD_SET(value,field)    (ARCHI_BINSERT((value),(field),5,0))
+#define UDMA_I2S_CFG_EXT_EXT_BITS_WORD(val)                ((val) << 0)
+
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_GET(value)          (ARCHI_BEXTRACTU((value),5,0))
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_GETS(value)         (ARCHI_BEXTRACT((value),5,0))
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD_SET(value,field)    (ARCHI_BINSERT((value),(field),5,0))
+#define UDMA_I2S_CFG_CLKGEN0_BITS_WORD(val)                ((val) << 0)
+
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_GET(value)             (ARCHI_BEXTRACTU((value),1,8))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_GETS(value)            (ARCHI_BEXTRACT((value),1,8))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN_SET(value,field)       (ARCHI_BINSERT((value),(field),1,8))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_EN(val)                   ((val) << 8)
+
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_GET(value)            (ARCHI_BEXTRACTU((value),16,16))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_GETS(value)           (ARCHI_BEXTRACT((value),16,16))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV_SET(value,field)      (ARCHI_BINSERT((value),(field),16,16))
+#define UDMA_I2S_CFG_CLKGEN0_CLK_DIV(val)                  ((val) << 16)
+
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_GET(value)          (ARCHI_BEXTRACTU((value),5,0))
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_GETS(value)         (ARCHI_BEXTRACT((value),5,0))
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD_SET(value,field)    (ARCHI_BINSERT((value),(field),5,0))
+#define UDMA_I2S_CFG_CLKGEN1_BITS_WORD(val)                ((val) << 0)
+
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_GET(value)             (ARCHI_BEXTRACTU((value),1,8))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_GETS(value)            (ARCHI_BEXTRACT((value),1,8))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN_SET(value,field)       (ARCHI_BINSERT((value),(field),1,8))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_EN(val)                   ((val) << 8)
+
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_GET(value)            (ARCHI_BEXTRACTU((value),16,16))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_GETS(value)           (ARCHI_BEXTRACT((value),16,16))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV_SET(value,field)      (ARCHI_BINSERT((value),(field),16,16))
+#define UDMA_I2S_CFG_CLKGEN1_CLK_DIV(val)                  ((val) << 16)
+
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_GET(value)           (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_GETS(value)          (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST_SET(value,field)     (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_CHMODE_CH0_LSB_FIRST(val)                 ((val) << 4)
+
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_GET(value)       (ARCHI_BEXTRACTU((value),1,8))
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_GETS(value)      (ARCHI_BEXTRACT((value),1,8))
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER_SET(value,field) (ARCHI_BINSERT((value),(field),1,8))
+#define UDMA_I2S_CHMODE_CH0_PDM_USEFILTER(val)             ((val) << 8)
+
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_GET(value)              (ARCHI_BEXTRACTU((value),1,12))
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_GETS(value)             (ARCHI_BEXTRACT((value),1,12))
+#define UDMA_I2S_CHMODE_CH0_PDM_EN_SET(value,field)        (ARCHI_BINSERT((value),(field),1,12))
+#define UDMA_I2S_CHMODE_CH0_PDM_EN(val)                    ((val) << 12)
+
+#define UDMA_I2S_CHMODE_CH0_USEDDR_GET(value)              (ARCHI_BEXTRACTU((value),1,16))
+#define UDMA_I2S_CHMODE_CH0_USEDDR_GETS(value)             (ARCHI_BEXTRACT((value),1,16))
+#define UDMA_I2S_CHMODE_CH0_USEDDR_SET(value,field)        (ARCHI_BINSERT((value),(field),1,16))
+#define UDMA_I2S_CHMODE_CH0_USEDDR(val)                    ((val) << 16)
+
+#define UDMA_I2S_CHMODE_CH0_MODE_GET(value)                (ARCHI_BEXTRACTU((value),2,24))
+#define UDMA_I2S_CHMODE_CH0_MODE_GETS(value)               (ARCHI_BEXTRACT((value),2,24))
+#define UDMA_I2S_CHMODE_CH0_MODE_SET(value,field)          (ARCHI_BINSERT((value),(field),2,24))
+#define UDMA_I2S_CHMODE_CH0_MODE(val)                      ((val) << 24)
+
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_GET(value)           (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_GETS(value)          (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST_SET(value,field)     (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_CHMODE_CH1_LSB_FIRST(val)                 ((val) << 5)
+
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_GET(value)       (ARCHI_BEXTRACTU((value),1,9))
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_GETS(value)      (ARCHI_BEXTRACT((value),1,9))
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER_SET(value,field) (ARCHI_BINSERT((value),(field),1,9))
+#define UDMA_I2S_CHMODE_CH1_PDM_USEFILTER(val)             ((val) << 9)
+
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_GET(value)              (ARCHI_BEXTRACTU((value),1,13))
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_GETS(value)             (ARCHI_BEXTRACT((value),1,13))
+#define UDMA_I2S_CHMODE_CH1_PDM_EN_SET(value,field)        (ARCHI_BINSERT((value),(field),1,13))
+#define UDMA_I2S_CHMODE_CH1_PDM_EN(val)                    ((val) << 13)
+
+#define UDMA_I2S_CHMODE_CH1_USEDDR_GET(value)              (ARCHI_BEXTRACTU((value),1,17))
+#define UDMA_I2S_CHMODE_CH1_USEDDR_GETS(value)             (ARCHI_BEXTRACT((value),1,17))
+#define UDMA_I2S_CHMODE_CH1_USEDDR_SET(value,field)        (ARCHI_BINSERT((value),(field),1,17))
+#define UDMA_I2S_CHMODE_CH1_USEDDR(val)                    ((val) << 17)
+
+#define UDMA_I2S_CHMODE_CH1_MODE_GET(value)                (ARCHI_BEXTRACTU((value),2,26))
+#define UDMA_I2S_CHMODE_CH1_MODE_GETS(value)               (ARCHI_BEXTRACT((value),2,26))
+#define UDMA_I2S_CHMODE_CH1_MODE_SET(value,field)          (ARCHI_BINSERT((value),(field),2,26))
+#define UDMA_I2S_CHMODE_CH1_MODE(val)                      ((val) << 26)
+
+#define UDMA_I2S_FILT_CH0_DECIMATION_GET(value)            (ARCHI_BEXTRACTU((value),10,0))
+#define UDMA_I2S_FILT_CH0_DECIMATION_GETS(value)           (ARCHI_BEXTRACT((value),10,0))
+#define UDMA_I2S_FILT_CH0_DECIMATION_SET(value,field)      (ARCHI_BINSERT((value),(field),10,0))
+#define UDMA_I2S_FILT_CH0_DECIMATION(val)                  ((val) << 0)
+
+#define UDMA_I2S_FILT_CH0_SHIFT_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define UDMA_I2S_FILT_CH0_SHIFT_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define UDMA_I2S_FILT_CH0_SHIFT_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define UDMA_I2S_FILT_CH0_SHIFT(val)                       ((val) << 16)
+
+#define UDMA_I2S_FILT_CH1_DECIMATION_GET(value)            (ARCHI_BEXTRACTU((value),10,0))
+#define UDMA_I2S_FILT_CH1_DECIMATION_GETS(value)           (ARCHI_BEXTRACT((value),10,0))
+#define UDMA_I2S_FILT_CH1_DECIMATION_SET(value,field)      (ARCHI_BINSERT((value),(field),10,0))
+#define UDMA_I2S_FILT_CH1_DECIMATION(val)                  ((val) << 0)
+
+#define UDMA_I2S_FILT_CH1_SHIFT_GET(value)                 (ARCHI_BEXTRACTU((value),3,16))
+#define UDMA_I2S_FILT_CH1_SHIFT_GETS(value)                (ARCHI_BEXTRACT((value),3,16))
+#define UDMA_I2S_FILT_CH1_SHIFT_SET(value,field)           (ARCHI_BINSERT((value),(field),3,16))
+#define UDMA_I2S_FILT_CH1_SHIFT(val)                       ((val) << 16)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v2.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v2.h
new file mode 100644
index 0000000..1ee0cef
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/udma_i2s_v2.h
@@ -0,0 +1,808 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_UDMA_I2S_V2_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_UDMA_I2S_V2_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// RX Channel 0 I2S uDMA transfer address of associated buffer
+#define UDMA_I2S_I2S_RX_SADDR_OFFSET             0x0
+
+// RX Channel 0 I2S uDMA transfer size of buffer
+#define UDMA_I2S_I2S_RX_SIZE_OFFSET              0x4
+
+// RX Channel 0 I2S uDMA transfer configuration
+#define UDMA_I2S_I2S_RX_CFG_OFFSET               0x8
+
+// -
+#define UDMA_I2S_I2S_RX_INITCFG_OFFSET           0xc
+
+//  TX Channel I2S uDMA transfer address of associated buffer
+#define UDMA_I2S_I2S_TX_SADDR_OFFSET             0x10
+
+//  TX Channel I2S uDMA transfer size of buffer
+#define UDMA_I2S_I2S_TX_SIZE_OFFSET              0x14
+
+//  TX Channel I2S uDMA transfer configuration
+#define UDMA_I2S_I2S_TX_CFG_OFFSET               0x18
+
+// -
+#define UDMA_I2S_I2S_TX_INITCFG_OFFSET           0x1c
+
+// Clock configuration for both master, slave and pdm
+#define UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET         0x20
+
+// Configuration of I2S slave
+#define UDMA_I2S_I2S_SLV_SETUP_OFFSET            0x24
+
+// Configuration of I2S master
+#define UDMA_I2S_I2S_MST_SETUP_OFFSET            0x28
+
+// Configuration of PDM module
+#define UDMA_I2S_I2S_PDM_SETUP_OFFSET            0x2c
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address (access: R/W)
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT                           0
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH                         16
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_MASK                          0xffff
+
+// Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size (access: R/W)
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT                             0
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH                           17
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_MASK                            0x1ffff
+
+// Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT                            0
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_MASK                           0x1
+
+// Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0 (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT                             1
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH                           2
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_MASK                            0x6
+
+// Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_EN_BIT                                   4
+#define UDMA_I2S_I2S_RX_CFG_EN_WIDTH                                 1
+#define UDMA_I2S_I2S_RX_CFG_EN_MASK                                  0x10
+
+// Channel clear and stop transfer: -1'b0: disable -1'b1: enable (access: W)
+#define UDMA_I2S_I2S_RX_CFG_CLR_BIT                                  5
+#define UDMA_I2S_I2S_RX_CFG_CLR_WIDTH                                1
+#define UDMA_I2S_I2S_RX_CFG_CLR_MASK                                 0x20
+
+// Transfer pending in queue status flag: -1'b0: free -1'b1: pending (access: R)
+#define UDMA_I2S_I2S_RX_CFG_PENDING_BIT                              5
+#define UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH                            1
+#define UDMA_I2S_I2S_RX_CFG_PENDING_MASK                             0x20
+
+// Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address (access: R/W)
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT                           0
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH                         16
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_MASK                          0xffff
+
+// Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size (access: R/W)
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT                             0
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH                           17
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_MASK                            0x1ffff
+
+// Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT                            0
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_MASK                           0x1
+
+// Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0 (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT                             1
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH                           2
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_MASK                            0x6
+
+// Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_EN_BIT                                   4
+#define UDMA_I2S_I2S_TX_CFG_EN_WIDTH                                 1
+#define UDMA_I2S_I2S_TX_CFG_EN_MASK                                  0x10
+
+// Channel clear and stop transfer: -1'b0: disable -1'b1: enable (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_CLR_BIT                                  5
+#define UDMA_I2S_I2S_TX_CFG_CLR_WIDTH                                1
+#define UDMA_I2S_I2S_TX_CFG_CLR_MASK                                 0x20
+
+// Transfer pending in queue status flag: -1'b0: free -1'b1: pending (access: R)
+#define UDMA_I2S_I2S_TX_CFG_PENDING_BIT                              5
+#define UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH                            1
+#define UDMA_I2S_I2S_TX_CFG_PENDING_MASK                             0x20
+
+// LSB of master clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT                 0
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH               8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_MASK                0xff
+
+// LSB of slave clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT                  8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH                8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_MASK                 0xff00
+
+// MSBs of both master and slave clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT                 16
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH               8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_MASK                0xff0000
+
+// Enables Slave clock (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT                   24
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH                 1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_MASK                  0x1000000
+
+// Enables Master clock (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT                  25
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH                1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_MASK                 0x2000000
+
+// When enabled slave output clock is taken from PDM module (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT                     26
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_MASK                    0x4000000
+
+// When set uses external clock for slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT                      28
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH                    1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_MASK                     0x10000000
+
+// Selects slave clock source(either ext or generated): -1’b0:selects master -1’b1:selects slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT                      29
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH                    1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_MASK                     0x20000000
+
+// When set uses external clock for master (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT                     30
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_MASK                    0x40000000
+
+// Selects master clock source(either ext or generated): -1’b0:selects master -1’b1:selects slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT                     31
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_MASK                    0x80000000
+
+// Sets how many words for each I2S phase (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT                       0
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH                     3
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_MASK                      0x7
+
+// Sets how many bits per word (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT                        8
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH                      5
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_MASK                       0x1f00
+
+// Enables LSB shifting (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT                         16
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH                       1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_MASK                        0x10000
+
+// Enables both channels (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT                         17
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH                       1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_MASK                        0x20000
+
+// Enables the Slave (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT                          31
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH                        1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_MASK                         0x80000000
+
+// Sets how many words for each I2S phase (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT                      0
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH                    3
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_MASK                     0x7
+
+// Sets how many bits per word (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT                       8
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH                     5
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_MASK                      0x1f00
+
+// Enables LSB shifting (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT                        16
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH                      1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_MASK                       0x10000
+
+// Enables both channels (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT                        17
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH                      1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_MASK                       0x20000
+
+// Enables the Master (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT                         31
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH                       1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_MASK                        0x80000000
+
+// Shifts the output of the filter (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT                         0
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH                       3
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_MASK                        0x7
+
+// Sets the decimation ratio of the filter (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT                    3
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH                  10
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_MASK                   0x1ff8
+
+// nan (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT                          13
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH                        2
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_MASK                         0x6000
+
+// nan (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT                            31
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH                          1
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_MASK                           0x80000000
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer.
+    unsigned int datasize        :2 ; // Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // Channel clear and stop transfer: -1'b0: disable -1'b1: enable
+    unsigned int pending         :1 ; // Transfer pending in queue status flag: -1'b0: free -1'b1: pending
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_initcfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer.
+    unsigned int datasize        :2 ; // Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // Channel clear and stop transfer: -1'b0: disable -1'b1: enable
+    unsigned int pending         :1 ; // Transfer pending in queue status flag: -1'b0: free -1'b1: pending
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_initcfg_t;
+
+typedef union {
+  struct {
+    unsigned int master_clk_div  :8 ; // LSB of master clock divider
+    unsigned int slave_clk_div   :8 ; // LSB of slave clock divider
+    unsigned int common_clk_div  :8 ; // MSBs of both master and slave clock divider
+    unsigned int slave_clk_en    :1 ; // Enables Slave clock
+    unsigned int master_clk_en   :1 ; // Enables Master clock
+    unsigned int pdm_clk_en      :1 ; // When enabled slave output clock is taken from PDM module
+    unsigned int padding0:1 ;
+    unsigned int slave_ext       :1 ; // When set uses external clock for slave
+    unsigned int slave_num       :1 ; // Selects slave clock source(either ext or generated): -1’b0:selects master -1’b1:selects slave
+    unsigned int master_ext      :1 ; // When set uses external clock for master
+    unsigned int master_num      :1 ; // Selects master clock source(either ext or generated): -1’b0:selects master -1’b1:selects slave
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_clkcfg_setup_t;
+
+typedef union {
+  struct {
+    unsigned int slave_words     :3 ; // Sets how many words for each I2S phase
+    unsigned int padding0:5 ;
+    unsigned int slave_bits      :5 ; // Sets how many bits per word
+    unsigned int padding1:3 ;
+    unsigned int slave_lsb       :1 ; // Enables LSB shifting
+    unsigned int slave_2ch       :1 ; // Enables both channels
+    unsigned int padding2:13;
+    unsigned int slave_en        :1 ; // Enables the Slave
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_slv_setup_t;
+
+typedef union {
+  struct {
+    unsigned int master_words    :3 ; // Sets how many words for each I2S phase
+    unsigned int padding0:5 ;
+    unsigned int master_bits     :5 ; // Sets how many bits per word
+    unsigned int padding1:3 ;
+    unsigned int master_lsb      :1 ; // Enables LSB shifting
+    unsigned int master_2ch      :1 ; // Enables both channels
+    unsigned int padding2:13;
+    unsigned int master_en       :1 ; // Enables the Master
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_mst_setup_t;
+
+typedef union {
+  struct {
+    unsigned int pdm_shift       :3 ; // Shifts the output of the filter
+    unsigned int pdm_decimation  :10; // Sets the decimation ratio of the filter
+    unsigned int pdm_mode        :2 ; // nan
+    unsigned int padding0:16;
+    unsigned int pdm_en          :1 ; // nan
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_pdm_setup_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_i2s_i2s_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_EN_BIT, UDMA_I2S_I2S_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_EN_BIT, UDMA_I2S_I2S_RX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_CLR_BIT, UDMA_I2S_I2S_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_CLR_BIT, UDMA_I2S_I2S_RX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_PENDING_BIT, UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_PENDING_BIT, UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_saddr : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_size : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_EN_BIT, UDMA_I2S_I2S_TX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_EN_BIT, UDMA_I2S_I2S_TX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_CLR_BIT, UDMA_I2S_I2S_TX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_CLR_BIT, UDMA_I2S_I2S_TX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_PENDING_BIT, UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_PENDING_BIT, UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_clkcfg_setup : public vp::reg_32
+{
+public:
+  inline void master_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH); }
+  inline uint32_t master_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH); }
+  inline void slave_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH); }
+  inline uint32_t slave_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH); }
+  inline void common_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH); }
+  inline uint32_t common_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH); }
+  inline void slave_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH); }
+  inline uint32_t slave_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH); }
+  inline void master_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH); }
+  inline uint32_t master_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH); }
+  inline void pdm_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH); }
+  inline uint32_t pdm_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH); }
+  inline void slave_ext_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH); }
+  inline uint32_t slave_ext_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH); }
+  inline void slave_num_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH); }
+  inline uint32_t slave_num_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH); }
+  inline void master_ext_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH); }
+  inline uint32_t master_ext_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH); }
+  inline void master_num_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH); }
+  inline uint32_t master_num_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_slv_setup : public vp::reg_32
+{
+public:
+  inline void slave_words_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH); }
+  inline uint32_t slave_words_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH); }
+  inline void slave_bits_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH); }
+  inline uint32_t slave_bits_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH); }
+  inline void slave_lsb_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH); }
+  inline uint32_t slave_lsb_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH); }
+  inline void slave_2ch_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH); }
+  inline uint32_t slave_2ch_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH); }
+  inline void slave_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH); }
+  inline uint32_t slave_en_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_mst_setup : public vp::reg_32
+{
+public:
+  inline void master_words_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH); }
+  inline uint32_t master_words_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH); }
+  inline void master_bits_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH); }
+  inline uint32_t master_bits_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH); }
+  inline void master_lsb_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH); }
+  inline uint32_t master_lsb_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH); }
+  inline void master_2ch_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH); }
+  inline uint32_t master_2ch_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH); }
+  inline void master_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH); }
+  inline uint32_t master_en_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_pdm_setup : public vp::reg_32
+{
+public:
+  inline void pdm_shift_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH); }
+  inline uint32_t pdm_shift_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH); }
+  inline void pdm_decimation_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH); }
+  inline uint32_t pdm_decimation_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH); }
+  inline void pdm_mode_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH); }
+  inline uint32_t pdm_mode_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH); }
+  inline void pdm_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH); }
+  inline uint32_t pdm_en_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int i2s_rx_saddr    ; // RX Channel 0 I2S uDMA transfer address of associated buffer
+  unsigned int i2s_rx_size     ; // RX Channel 0 I2S uDMA transfer size of buffer
+  unsigned int i2s_rx_cfg      ; // RX Channel 0 I2S uDMA transfer configuration
+  unsigned int i2s_rx_initcfg  ; // -
+  unsigned int i2s_tx_saddr    ; //  TX Channel I2S uDMA transfer address of associated buffer
+  unsigned int i2s_tx_size     ; //  TX Channel I2S uDMA transfer size of buffer
+  unsigned int i2s_tx_cfg      ; //  TX Channel I2S uDMA transfer configuration
+  unsigned int i2s_tx_initcfg  ; // -
+  unsigned int i2s_clkcfg_setup; // Clock configuration for both master, slave and pdm
+  unsigned int i2s_slv_setup   ; // Configuration of I2S slave
+  unsigned int i2s_mst_setup   ; // Configuration of I2S master
+  unsigned int i2s_pdm_setup   ; // Configuration of PDM module
+} __attribute__((packed)) udma_i2s_udma_i2s_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t udma_i2s_i2s_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_SADDR_OFFSET); }
+static inline void udma_i2s_i2s_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_SIZE_OFFSET); }
+static inline void udma_i2s_i2s_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_CFG_OFFSET); }
+static inline void udma_i2s_i2s_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_INITCFG_OFFSET); }
+static inline void udma_i2s_i2s_rx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_SADDR_OFFSET); }
+static inline void udma_i2s_i2s_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_SIZE_OFFSET); }
+static inline void udma_i2s_i2s_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_CFG_OFFSET); }
+static inline void udma_i2s_i2s_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_INITCFG_OFFSET); }
+static inline void udma_i2s_i2s_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_clkcfg_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_clkcfg_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_slv_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_SLV_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_slv_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_SLV_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_mst_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_MST_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_mst_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_MST_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_pdm_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_PDM_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_pdm_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_PDM_SETUP_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_I2S_RX_CFG_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_I2S_RX_CFG_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_I2S_RX_CFG_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_I2S_TX_CFG_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_I2S_TX_CFG_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_I2S_TX_CFG_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV(val)      ((val) << 0)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV(val)       ((val) << 8)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV(val)      ((val) << 16)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN(val)        ((val) << 24)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_GET(value) (ARCHI_BEXTRACTU((value),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN(val)       ((val) << 25)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_GET(value)    (ARCHI_BEXTRACTU((value),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_GETS(value)   (ARCHI_BEXTRACT((value),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN(val)          ((val) << 26)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_GET(value)     (ARCHI_BEXTRACTU((value),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_GETS(value)    (ARCHI_BEXTRACT((value),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_SET(value,field) (ARCHI_BINSERT((value),(field),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT(val)           ((val) << 28)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_GET(value)     (ARCHI_BEXTRACTU((value),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_GETS(value)    (ARCHI_BEXTRACT((value),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_SET(value,field) (ARCHI_BINSERT((value),(field),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM(val)           ((val) << 29)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_GET(value)    (ARCHI_BEXTRACTU((value),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_GETS(value)   (ARCHI_BEXTRACT((value),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_SET(value,field) (ARCHI_BINSERT((value),(field),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT(val)          ((val) << 30)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_GET(value)    (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_GETS(value)   (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_SET(value,field) (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM(val)          ((val) << 31)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_GET(value)      (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_GETS(value)     (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS(val)            ((val) << 0)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_GET(value)       (ARCHI_BEXTRACTU((value),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_GETS(value)      (ARCHI_BEXTRACT((value),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_SET(value,field) (ARCHI_BINSERT((value),(field),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS(val)             ((val) << 8)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_GET(value)        (ARCHI_BEXTRACTU((value),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_GETS(value)       (ARCHI_BEXTRACT((value),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_SET(value,field)  (ARCHI_BINSERT((value),(field),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB(val)              ((val) << 16)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_GET(value)        (ARCHI_BEXTRACTU((value),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_GETS(value)       (ARCHI_BEXTRACT((value),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_SET(value,field)  (ARCHI_BINSERT((value),(field),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH(val)              ((val) << 17)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_GET(value)         (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_GETS(value)        (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_SET(value,field)   (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN(val)               ((val) << 31)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_GET(value)     (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_GETS(value)    (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS(val)           ((val) << 0)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_GET(value)      (ARCHI_BEXTRACTU((value),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_GETS(value)     (ARCHI_BEXTRACT((value),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_SET(value,field) (ARCHI_BINSERT((value),(field),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS(val)            ((val) << 8)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_GET(value)       (ARCHI_BEXTRACTU((value),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_GETS(value)      (ARCHI_BEXTRACT((value),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB(val)             ((val) << 16)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_GET(value)       (ARCHI_BEXTRACTU((value),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_GETS(value)      (ARCHI_BEXTRACT((value),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH(val)             ((val) << 17)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_GET(value)        (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_GETS(value)       (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_SET(value,field)  (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN(val)              ((val) << 31)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_GET(value)        (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_GETS(value)       (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_SET(value,field)  (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT(val)              ((val) << 0)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_GET(value)   (ARCHI_BEXTRACTU((value),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_GETS(value)  (ARCHI_BEXTRACT((value),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_SET(value,field) (ARCHI_BINSERT((value),(field),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION(val)         ((val) << 3)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_GET(value)         (ARCHI_BEXTRACTU((value),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_GETS(value)        (ARCHI_BEXTRACT((value),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_SET(value,field)   (ARCHI_BINSERT((value),(field),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE(val)               ((val) << 13)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_GET(value)           (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_GETS(value)          (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_SET(value,field)     (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN(val)                 ((val) << 31)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3.h
new file mode 100644
index 0000000..f057ada
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3.h
@@ -0,0 +1,41 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+#include "udma_i2s_v3_regs.h"
+#include "udma_i2s_v3_regfields.h"
+#include "udma_i2s_v3_structs.h"
+#include "udma_i2s_v3_regmap.h"
+#include "udma_i2s_v3_accessors.h"
+#include "udma_i2s_v3_macros.h"
+#include "udma_i2s_v3_groups.h"
+#include "udma_i2s_v3_constants.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_accessors.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_accessors.h
new file mode 100644
index 0000000..52f0c28
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_accessors.h
@@ -0,0 +1,79 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_ACCESSORS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_ACCESSORS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+static inline uint32_t udma_i2s_i2s_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_SADDR_OFFSET); }
+static inline void udma_i2s_i2s_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_SIZE_OFFSET); }
+static inline void udma_i2s_i2s_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_CFG_OFFSET); }
+static inline void udma_i2s_i2s_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_rx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_RX_INITCFG_OFFSET); }
+static inline void udma_i2s_i2s_rx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_RX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_SADDR_OFFSET); }
+static inline void udma_i2s_i2s_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_SIZE_OFFSET); }
+static inline void udma_i2s_i2s_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_CFG_OFFSET); }
+static inline void udma_i2s_i2s_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_TX_INITCFG_OFFSET); }
+static inline void udma_i2s_i2s_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_TX_INITCFG_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_clkcfg_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_clkcfg_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_slv_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_SLV_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_slv_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_SLV_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_mst_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_MST_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_mst_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_MST_SETUP_OFFSET, value); }
+
+static inline uint32_t udma_i2s_i2s_pdm_setup_get(uint32_t base) { return ARCHI_READ(base, UDMA_I2S_I2S_PDM_SETUP_OFFSET); }
+static inline void udma_i2s_i2s_pdm_setup_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_I2S_I2S_PDM_SETUP_OFFSET, value); }
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_constants.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_constants.h
new file mode 100644
index 0000000..1757128
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_constants.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_CONSTANTS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_CONSTANTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_groups.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_groups.h
new file mode 100644
index 0000000..44ea7c4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_groups.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_GROUPS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_GROUPS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_gvsoc.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_gvsoc.h
new file mode 100644
index 0000000..b0b9920
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_gvsoc.h
@@ -0,0 +1,169 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_GVSOC_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_GVSOC_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_i2s_i2s_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT, UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT, UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_EN_BIT, UDMA_I2S_I2S_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_EN_BIT, UDMA_I2S_I2S_RX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_CLR_BIT, UDMA_I2S_I2S_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_CLR_BIT, UDMA_I2S_I2S_RX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_RX_CFG_PENDING_BIT, UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_I2S_RX_CFG_PENDING_BIT, UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_saddr : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT, UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_size : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT, UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_tx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT, UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH); }
+  inline void datasize_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH); }
+  inline uint32_t datasize_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT, UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_EN_BIT, UDMA_I2S_I2S_TX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_EN_BIT, UDMA_I2S_I2S_TX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_CLR_BIT, UDMA_I2S_I2S_TX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_CLR_BIT, UDMA_I2S_I2S_TX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_TX_CFG_PENDING_BIT, UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_I2S_I2S_TX_CFG_PENDING_BIT, UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_clkcfg_setup : public vp::reg_32
+{
+public:
+  inline void master_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH); }
+  inline uint32_t master_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH); }
+  inline void slave_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH); }
+  inline uint32_t slave_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH); }
+  inline void common_clk_div_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH); }
+  inline uint32_t common_clk_div_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH); }
+  inline void slave_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH); }
+  inline uint32_t slave_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH); }
+  inline void master_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH); }
+  inline uint32_t master_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH); }
+  inline void pdm_clk_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH); }
+  inline uint32_t pdm_clk_en_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH); }
+  inline void slave_ext_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH); }
+  inline uint32_t slave_ext_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH); }
+  inline void slave_num_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH); }
+  inline uint32_t slave_num_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH); }
+  inline void master_ext_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH); }
+  inline uint32_t master_ext_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH); }
+  inline void master_num_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH); }
+  inline uint32_t master_num_get() { return this->get_field(UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT, UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_slv_setup : public vp::reg_32
+{
+public:
+  inline void slave_words_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH); }
+  inline uint32_t slave_words_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH); }
+  inline void slave_bits_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH); }
+  inline uint32_t slave_bits_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH); }
+  inline void slave_lsb_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH); }
+  inline uint32_t slave_lsb_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH); }
+  inline void slave_2ch_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH); }
+  inline uint32_t slave_2ch_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH); }
+  inline void slave_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH); }
+  inline uint32_t slave_en_get() { return this->get_field(UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT, UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_mst_setup : public vp::reg_32
+{
+public:
+  inline void master_words_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH); }
+  inline uint32_t master_words_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH); }
+  inline void master_bits_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH); }
+  inline uint32_t master_bits_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH); }
+  inline void master_lsb_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH); }
+  inline uint32_t master_lsb_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH); }
+  inline void master_2ch_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH); }
+  inline uint32_t master_2ch_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH); }
+  inline void master_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH); }
+  inline uint32_t master_en_get() { return this->get_field(UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT, UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH); }
+};
+
+class vp_udma_i2s_i2s_pdm_setup : public vp::reg_32
+{
+public:
+  inline void pdm_shift_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH); }
+  inline uint32_t pdm_shift_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH); }
+  inline void pdm_decimation_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH); }
+  inline uint32_t pdm_decimation_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH); }
+  inline void pdm_mode_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH); }
+  inline uint32_t pdm_mode_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH); }
+  inline void pdm_en_set(uint32_t value) { this->set_field(value, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH); }
+  inline uint32_t pdm_en_get() { return this->get_field(UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT, UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH); }
+};
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_macros.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_macros.h
new file mode 100644
index 0000000..3e94d22
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_macros.h
@@ -0,0 +1,233 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_MACROS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_MACROS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_I2S_RX_CFG_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_I2S_RX_CFG_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_I2S_RX_CFG_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_RX_CFG_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_I2S_RX_CFG_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_RX_CFG_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_GET(value)          (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_GETS(value)         (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR(val)                ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_GET(value)            (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_GETS(value)           (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE(val)                  ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_GET(value)           (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_GETS(value)          (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_SET(value,field)     (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS(val)                 ((val) << 0)
+
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_GET(value)            (ARCHI_BEXTRACTU((value),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_GETS(value)           (ARCHI_BEXTRACT((value),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_SET(value,field)      (ARCHI_BINSERT((value),(field),2,1))
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE(val)                  ((val) << 1)
+
+#define UDMA_I2S_I2S_TX_CFG_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_I2S_I2S_TX_CFG_EN(val)                        ((val) << 4)
+
+#define UDMA_I2S_I2S_TX_CFG_CLR_GET(value)                 (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR_GETS(value)                (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_TX_CFG_CLR(val)                       ((val) << 5)
+
+#define UDMA_I2S_I2S_TX_CFG_PENDING_GET(value)             (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING_GETS(value)            (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING_SET(value,field)       (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_I2S_I2S_TX_CFG_PENDING(val)                   ((val) << 5)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,0))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV(val)      ((val) << 0)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,8))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV(val)       ((val) << 8)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_GET(value) (ARCHI_BEXTRACTU((value),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_GETS(value) (ARCHI_BEXTRACT((value),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_SET(value,field) (ARCHI_BINSERT((value),(field),8,16))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV(val)      ((val) << 16)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_GET(value)  (ARCHI_BEXTRACTU((value),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_GETS(value) (ARCHI_BEXTRACT((value),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,24))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN(val)        ((val) << 24)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_GET(value) (ARCHI_BEXTRACTU((value),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_GETS(value) (ARCHI_BEXTRACT((value),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,25))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN(val)       ((val) << 25)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_GET(value)    (ARCHI_BEXTRACTU((value),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_GETS(value)   (ARCHI_BEXTRACT((value),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_SET(value,field) (ARCHI_BINSERT((value),(field),1,26))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN(val)          ((val) << 26)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_GET(value)     (ARCHI_BEXTRACTU((value),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_GETS(value)    (ARCHI_BEXTRACT((value),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_SET(value,field) (ARCHI_BINSERT((value),(field),1,28))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT(val)           ((val) << 28)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_GET(value)     (ARCHI_BEXTRACTU((value),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_GETS(value)    (ARCHI_BEXTRACT((value),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_SET(value,field) (ARCHI_BINSERT((value),(field),1,29))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM(val)           ((val) << 29)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_GET(value)    (ARCHI_BEXTRACTU((value),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_GETS(value)   (ARCHI_BEXTRACT((value),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_SET(value,field) (ARCHI_BINSERT((value),(field),1,30))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT(val)          ((val) << 30)
+
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_GET(value)    (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_GETS(value)   (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_SET(value,field) (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM(val)          ((val) << 31)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_GET(value)      (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_GETS(value)     (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS(val)            ((val) << 0)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_GET(value)       (ARCHI_BEXTRACTU((value),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_GETS(value)      (ARCHI_BEXTRACT((value),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_SET(value,field) (ARCHI_BINSERT((value),(field),5,8))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS(val)             ((val) << 8)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_GET(value)        (ARCHI_BEXTRACTU((value),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_GETS(value)       (ARCHI_BEXTRACT((value),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_SET(value,field)  (ARCHI_BINSERT((value),(field),1,16))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB(val)              ((val) << 16)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_GET(value)        (ARCHI_BEXTRACTU((value),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_GETS(value)       (ARCHI_BEXTRACT((value),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_SET(value,field)  (ARCHI_BINSERT((value),(field),1,17))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH(val)              ((val) << 17)
+
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_GET(value)         (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_GETS(value)        (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_SET(value,field)   (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN(val)               ((val) << 31)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_GET(value)     (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_GETS(value)    (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_SET(value,field) (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS(val)           ((val) << 0)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_GET(value)      (ARCHI_BEXTRACTU((value),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_GETS(value)     (ARCHI_BEXTRACT((value),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_SET(value,field) (ARCHI_BINSERT((value),(field),5,8))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS(val)            ((val) << 8)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_GET(value)       (ARCHI_BEXTRACTU((value),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_GETS(value)      (ARCHI_BEXTRACT((value),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_SET(value,field) (ARCHI_BINSERT((value),(field),1,16))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB(val)             ((val) << 16)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_GET(value)       (ARCHI_BEXTRACTU((value),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_GETS(value)      (ARCHI_BEXTRACT((value),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_SET(value,field) (ARCHI_BINSERT((value),(field),1,17))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH(val)             ((val) << 17)
+
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_GET(value)        (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_GETS(value)       (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_SET(value,field)  (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN(val)              ((val) << 31)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_GET(value)        (ARCHI_BEXTRACTU((value),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_GETS(value)       (ARCHI_BEXTRACT((value),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_SET(value,field)  (ARCHI_BINSERT((value),(field),3,0))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT(val)              ((val) << 0)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_GET(value)   (ARCHI_BEXTRACTU((value),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_GETS(value)  (ARCHI_BEXTRACT((value),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_SET(value,field) (ARCHI_BINSERT((value),(field),10,3))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION(val)         ((val) << 3)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_GET(value)         (ARCHI_BEXTRACTU((value),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_GETS(value)        (ARCHI_BEXTRACT((value),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_SET(value,field)   (ARCHI_BINSERT((value),(field),2,13))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE(val)               ((val) << 13)
+
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_GET(value)           (ARCHI_BEXTRACTU((value),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_GETS(value)          (ARCHI_BEXTRACT((value),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_SET(value,field)     (ARCHI_BINSERT((value),(field),1,31))
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN(val)                 ((val) << 31)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regfields.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regfields.h
new file mode 100644
index 0000000..678900c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regfields.h
@@ -0,0 +1,229 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGFIELDS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGFIELDS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address (access: R/W)
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_BIT                           0
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_WIDTH                         16
+#define UDMA_I2S_I2S_RX_SADDR_RX_SADDR_MASK                          0xffff
+
+// Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size (access: R/W)
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_BIT                             0
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_WIDTH                           17
+#define UDMA_I2S_I2S_RX_SIZE_RX_SIZE_MASK                            0x1ffff
+
+// Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_BIT                            0
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_I2S_RX_CFG_CONTINOUS_MASK                           0x1
+
+// Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0 (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_BIT                             1
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_WIDTH                           2
+#define UDMA_I2S_I2S_RX_CFG_DATASIZE_MASK                            0x6
+
+// Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_I2S_RX_CFG_EN_BIT                                   4
+#define UDMA_I2S_I2S_RX_CFG_EN_WIDTH                                 1
+#define UDMA_I2S_I2S_RX_CFG_EN_MASK                                  0x10
+
+// Channel clear and stop transfer: -1'b0: disable -1'b1: enable (access: W)
+#define UDMA_I2S_I2S_RX_CFG_CLR_BIT                                  5
+#define UDMA_I2S_I2S_RX_CFG_CLR_WIDTH                                1
+#define UDMA_I2S_I2S_RX_CFG_CLR_MASK                                 0x20
+
+// Transfer pending in queue status flag: -1'b0: free -1'b1: pending (access: R)
+#define UDMA_I2S_I2S_RX_CFG_PENDING_BIT                              5
+#define UDMA_I2S_I2S_RX_CFG_PENDING_WIDTH                            1
+#define UDMA_I2S_I2S_RX_CFG_PENDING_MASK                             0x20
+
+// Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address (access: R/W)
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_BIT                           0
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_WIDTH                         16
+#define UDMA_I2S_I2S_TX_SADDR_TX_SADDR_MASK                          0xffff
+
+// Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size (access: R/W)
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_BIT                             0
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_WIDTH                           17
+#define UDMA_I2S_I2S_TX_SIZE_TX_SIZE_MASK                            0x1ffff
+
+// Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer. (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_BIT                            0
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_WIDTH                          1
+#define UDMA_I2S_I2S_TX_CFG_CONTINOUS_MASK                           0x1
+
+// Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0 (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_BIT                             1
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_WIDTH                           2
+#define UDMA_I2S_I2S_TX_CFG_DATASIZE_MASK                            0x6
+
+// Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_EN_BIT                                   4
+#define UDMA_I2S_I2S_TX_CFG_EN_WIDTH                                 1
+#define UDMA_I2S_I2S_TX_CFG_EN_MASK                                  0x10
+
+// Channel clear and stop transfer: -1'b0: disable -1'b1: enable (access: R/W)
+#define UDMA_I2S_I2S_TX_CFG_CLR_BIT                                  5
+#define UDMA_I2S_I2S_TX_CFG_CLR_WIDTH                                1
+#define UDMA_I2S_I2S_TX_CFG_CLR_MASK                                 0x20
+
+// Transfer pending in queue status flag: -1'b0: free -1'b1: pending (access: R)
+#define UDMA_I2S_I2S_TX_CFG_PENDING_BIT                              5
+#define UDMA_I2S_I2S_TX_CFG_PENDING_WIDTH                            1
+#define UDMA_I2S_I2S_TX_CFG_PENDING_MASK                             0x20
+
+// LSB of master clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_BIT                 0
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_WIDTH               8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_DIV_MASK                0xff
+
+// LSB of slave clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_BIT                  8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_WIDTH                8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_DIV_MASK                 0xff00
+
+// MSBs of both master and slave clock divider (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_BIT                 16
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_WIDTH               8
+#define UDMA_I2S_I2S_CLKCFG_SETUP_COMMON_CLK_DIV_MASK                0xff0000
+
+// Enables Slave clock (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_BIT                   24
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_WIDTH                 1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_CLK_EN_MASK                  0x1000000
+
+// Enables Master clock (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_BIT                  25
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_WIDTH                1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_CLK_EN_MASK                 0x2000000
+
+// When enabled slave output clock is taken from PDM module (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_BIT                     26
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_PDM_CLK_EN_MASK                    0x4000000
+
+// When set uses external clock for slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_BIT                      28
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_WIDTH                    1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_EXT_MASK                     0x10000000
+
+// Selects slave clock source(either ext or generated): -1b0:selects master -1b1:selects slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_BIT                      29
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_WIDTH                    1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_SLAVE_NUM_MASK                     0x20000000
+
+// When set uses external clock for master (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_BIT                     30
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_EXT_MASK                    0x40000000
+
+// Selects master clock source(either ext or generated): -1b0:selects master -1b1:selects slave (access: R/W)
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_BIT                     31
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_WIDTH                   1
+#define UDMA_I2S_I2S_CLKCFG_SETUP_MASTER_NUM_MASK                    0x80000000
+
+// Sets how many words for each I2S phase (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_BIT                       0
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_WIDTH                     3
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_WORDS_MASK                      0x7
+
+// Sets how many bits per word (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_BIT                        8
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_WIDTH                      5
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_BITS_MASK                       0x1f00
+
+// Enables LSB shifting (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_BIT                         16
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_WIDTH                       1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_LSB_MASK                        0x10000
+
+// Enables both channels (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_BIT                         17
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_WIDTH                       1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_2CH_MASK                        0x20000
+
+// Enables the Slave (access: R/W)
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_BIT                          31
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_WIDTH                        1
+#define UDMA_I2S_I2S_SLV_SETUP_SLAVE_EN_MASK                         0x80000000
+
+// Sets how many words for each I2S phase (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_BIT                      0
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_WIDTH                    3
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_WORDS_MASK                     0x7
+
+// Sets how many bits per word (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_BIT                       8
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_WIDTH                     5
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_BITS_MASK                      0x1f00
+
+// Enables LSB shifting (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_BIT                        16
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_WIDTH                      1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_LSB_MASK                       0x10000
+
+// Enables both channels (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_BIT                        17
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_WIDTH                      1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_2CH_MASK                       0x20000
+
+// Enables the Master (access: R/W)
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_BIT                         31
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_WIDTH                       1
+#define UDMA_I2S_I2S_MST_SETUP_MASTER_EN_MASK                        0x80000000
+
+// Shifts the output of the filter (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_BIT                         0
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_WIDTH                       3
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_SHIFT_MASK                        0x7
+
+// Sets the decimation ratio of the filter (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_BIT                    3
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_WIDTH                  10
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_DECIMATION_MASK                   0x1ff8
+
+// nan (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_BIT                          13
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_WIDTH                        2
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_MODE_MASK                         0x6000
+
+// nan (access: R/W)
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_BIT                            31
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_WIDTH                          1
+#define UDMA_I2S_I2S_PDM_SETUP_PDM_EN_MASK                           0x80000000
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regmap.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regmap.h
new file mode 100644
index 0000000..a68e8e8
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regmap.h
@@ -0,0 +1,58 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGMAP_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGMAP_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef struct {
+  unsigned int i2s_rx_saddr    ; // RX Channel 0 I2S uDMA transfer address of associated buffer
+  unsigned int i2s_rx_size     ; // RX Channel 0 I2S uDMA transfer size of buffer
+  unsigned int i2s_rx_cfg      ; // RX Channel 0 I2S uDMA transfer configuration
+  unsigned int i2s_rx_initcfg  ; // -
+  unsigned int i2s_tx_saddr    ; //  TX Channel I2S uDMA transfer address of associated buffer
+  unsigned int i2s_tx_size     ; //  TX Channel I2S uDMA transfer size of buffer
+  unsigned int i2s_tx_cfg      ; //  TX Channel I2S uDMA transfer configuration
+  unsigned int i2s_tx_initcfg  ; // -
+  unsigned int i2s_clkcfg_setup; // Clock configuration for both master, slave and pdm
+  unsigned int i2s_slv_setup   ; // Configuration of I2S slave
+  unsigned int i2s_mst_setup   ; // Configuration of I2S master
+  unsigned int i2s_pdm_setup   ; // Configuration of PDM module
+} __attribute__((packed)) udma_i2s_udma_i2s_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regs.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regs.h
new file mode 100644
index 0000000..3964b54
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_regs.h
@@ -0,0 +1,75 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_REGS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// RX Channel 0 I2S uDMA transfer address of associated buffer
+#define UDMA_I2S_I2S_RX_SADDR_OFFSET             0x0
+
+// RX Channel 0 I2S uDMA transfer size of buffer
+#define UDMA_I2S_I2S_RX_SIZE_OFFSET              0x4
+
+// RX Channel 0 I2S uDMA transfer configuration
+#define UDMA_I2S_I2S_RX_CFG_OFFSET               0x8
+
+// -
+#define UDMA_I2S_I2S_RX_INITCFG_OFFSET           0xc
+
+//  TX Channel I2S uDMA transfer address of associated buffer
+#define UDMA_I2S_I2S_TX_SADDR_OFFSET             0x10
+
+//  TX Channel I2S uDMA transfer size of buffer
+#define UDMA_I2S_I2S_TX_SIZE_OFFSET              0x14
+
+//  TX Channel I2S uDMA transfer configuration
+#define UDMA_I2S_I2S_TX_CFG_OFFSET               0x18
+
+// -
+#define UDMA_I2S_I2S_TX_INITCFG_OFFSET           0x1c
+
+// Clock configuration for both master, slave and pdm
+#define UDMA_I2S_I2S_CLKCFG_SETUP_OFFSET         0x20
+
+// Configuration of I2S slave
+#define UDMA_I2S_I2S_SLV_SETUP_OFFSET            0x24
+
+// Configuration of I2S master
+#define UDMA_I2S_I2S_MST_SETUP_OFFSET            0x28
+
+// Configuration of PDM module
+#define UDMA_I2S_I2S_PDM_SETUP_OFFSET            0x2c
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_structs.h b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_structs.h
new file mode 100644
index 0000000..83f9d72
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/i2s/v3/udma_i2s_v3_structs.h
@@ -0,0 +1,163 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_STRUCTS_H__
+#define __INCLUDE_ARCHI_UDMA_I2S_V3_UDMA_I2S_V3_STRUCTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer.
+    unsigned int datasize        :2 ; // Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // Channel clear and stop transfer: -1'b0: disable -1'b1: enable
+    unsigned int pending         :1 ; // Transfer pending in queue status flag: -1'b0: free -1'b1: pending
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_rx_initcfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // Configure pointer to memory buffer: - Read: value of the pointer until transfer is over. Else returns 0 - Write: set Address Pointer to memory buffer start address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // Buffer size in byte. (128kBytes maximum) - Read: buffer size left - Write: set buffer size
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // Channel continuous mode: -1'b0: disable -1'b1: enable At the end of the buffer the uDMA reloads the address and size and starts a new transfer.
+    unsigned int datasize        :2 ; // Channel transfer size used to increment uDMA buffer address pointer: - 2'b00: +1 (8 bits) - 2'b01: +2 (16 bits) - 2'b10: +4 (32 bits) - 2'b11: +0
+    unsigned int padding0:1 ;
+    unsigned int en              :1 ; // Channel enable and start transfer: -1'b0: disable -1'b1: enable This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // Channel clear and stop transfer: -1'b0: disable -1'b1: enable
+    unsigned int pending         :1 ; // Transfer pending in queue status flag: -1'b0: free -1'b1: pending
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_cfg_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_tx_initcfg_t;
+
+typedef union {
+  struct {
+    unsigned int master_clk_div  :8 ; // LSB of master clock divider
+    unsigned int slave_clk_div   :8 ; // LSB of slave clock divider
+    unsigned int common_clk_div  :8 ; // MSBs of both master and slave clock divider
+    unsigned int slave_clk_en    :1 ; // Enables Slave clock
+    unsigned int master_clk_en   :1 ; // Enables Master clock
+    unsigned int pdm_clk_en      :1 ; // When enabled slave output clock is taken from PDM module
+    unsigned int padding0:1 ;
+    unsigned int slave_ext       :1 ; // When set uses external clock for slave
+    unsigned int slave_num       :1 ; // Selects slave clock source(either ext or generated): -1b0:selects master -1b1:selects slave
+    unsigned int master_ext      :1 ; // When set uses external clock for master
+    unsigned int master_num      :1 ; // Selects master clock source(either ext or generated): -1b0:selects master -1b1:selects slave
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_clkcfg_setup_t;
+
+typedef union {
+  struct {
+    unsigned int slave_words     :3 ; // Sets how many words for each I2S phase
+    unsigned int padding0:5 ;
+    unsigned int slave_bits      :5 ; // Sets how many bits per word
+    unsigned int padding1:3 ;
+    unsigned int slave_lsb       :1 ; // Enables LSB shifting
+    unsigned int slave_2ch       :1 ; // Enables both channels
+    unsigned int padding2:13;
+    unsigned int slave_en        :1 ; // Enables the Slave
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_slv_setup_t;
+
+typedef union {
+  struct {
+    unsigned int master_words    :3 ; // Sets how many words for each I2S phase
+    unsigned int padding0:5 ;
+    unsigned int master_bits     :5 ; // Sets how many bits per word
+    unsigned int padding1:3 ;
+    unsigned int master_lsb      :1 ; // Enables LSB shifting
+    unsigned int master_2ch      :1 ; // Enables both channels
+    unsigned int padding2:13;
+    unsigned int master_en       :1 ; // Enables the Master
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_mst_setup_t;
+
+typedef union {
+  struct {
+    unsigned int pdm_shift       :3 ; // Shifts the output of the filter
+    unsigned int pdm_decimation  :10; // Sets the decimation ratio of the filter
+    unsigned int pdm_mode        :2 ; // nan
+    unsigned int padding0:16;
+    unsigned int pdm_en          :1 ; // nan
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_i2s_i2s_pdm_setup_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1.h
new file mode 100644
index 0000000..bae98d4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1.h
@@ -0,0 +1,41 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+#include "udma_memcpy_v1_regs.h"
+#include "udma_memcpy_v1_regfields.h"
+#include "udma_memcpy_v1_structs.h"
+#include "udma_memcpy_v1_regmap.h"
+#include "udma_memcpy_v1_accessors.h"
+#include "udma_memcpy_v1_macros.h"
+#include "udma_memcpy_v1_groups.h"
+#include "udma_memcpy_v1_constants.h"
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_accessors.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_accessors.h
new file mode 100644
index 0000000..eccb24f
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_accessors.h
@@ -0,0 +1,70 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_ACCESSORS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_ACCESSORS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+static inline uint32_t udma_memcpy_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_RX_SADDR_OFFSET); }
+static inline void udma_memcpy_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_rx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_RX_SIZE_OFFSET); }
+static inline void udma_memcpy_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_RX_CFG_OFFSET); }
+static inline void udma_memcpy_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_RX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_TX_SADDR_OFFSET); }
+static inline void udma_memcpy_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_tx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_TX_SIZE_OFFSET); }
+static inline void udma_memcpy_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_TX_CFG_OFFSET); }
+static inline void udma_memcpy_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_TX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_dst_addr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_DST_ADDR_OFFSET); }
+static inline void udma_memcpy_dst_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_DST_ADDR_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_src_addr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_SRC_ADDR_OFFSET); }
+static inline void udma_memcpy_src_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_SRC_ADDR_OFFSET, value); }
+
+static inline uint32_t udma_memcpy_mem_sel_get(uint32_t base) { return ARCHI_READ(base, UDMA_MEMCPY_MEM_SEL_OFFSET); }
+static inline void udma_memcpy_mem_sel_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MEMCPY_MEM_SEL_OFFSET, value); }
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_constants.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_constants.h
new file mode 100644
index 0000000..a43db45
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_constants.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_CONSTANTS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_CONSTANTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_groups.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_groups.h
new file mode 100644
index 0000000..aeb9c55
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_groups.h
@@ -0,0 +1,33 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_GROUPS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_GROUPS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_gvsoc.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_gvsoc.h
new file mode 100644
index 0000000..a06f55e
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_gvsoc.h
@@ -0,0 +1,118 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_GVSOC_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_GVSOC_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_memcpy_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_SADDR_RX_SADDR_BIT, UDMA_MEMCPY_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_MEMCPY_RX_SADDR_RX_SADDR_BIT, UDMA_MEMCPY_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_memcpy_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_SIZE_RX_SIZE_BIT, UDMA_MEMCPY_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_MEMCPY_RX_SIZE_RX_SIZE_BIT, UDMA_MEMCPY_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_memcpy_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_CFG_CONTINOUS_BIT, UDMA_MEMCPY_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_MEMCPY_RX_CFG_CONTINOUS_BIT, UDMA_MEMCPY_RX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_CFG_EN_BIT, UDMA_MEMCPY_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MEMCPY_RX_CFG_EN_BIT, UDMA_MEMCPY_RX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_CFG_CLR_BIT, UDMA_MEMCPY_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_MEMCPY_RX_CFG_CLR_BIT, UDMA_MEMCPY_RX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_RX_CFG_PENDING_BIT, UDMA_MEMCPY_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_MEMCPY_RX_CFG_PENDING_BIT, UDMA_MEMCPY_RX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_memcpy_tx_saddr : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_SADDR_TX_SADDR_BIT, UDMA_MEMCPY_TX_SADDR_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(UDMA_MEMCPY_TX_SADDR_TX_SADDR_BIT, UDMA_MEMCPY_TX_SADDR_TX_SADDR_WIDTH); }
+};
+
+class vp_udma_memcpy_tx_size : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_SIZE_TX_SIZE_BIT, UDMA_MEMCPY_TX_SIZE_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(UDMA_MEMCPY_TX_SIZE_TX_SIZE_BIT, UDMA_MEMCPY_TX_SIZE_TX_SIZE_WIDTH); }
+};
+
+class vp_udma_memcpy_tx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_CFG_CONTINOUS_BIT, UDMA_MEMCPY_TX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_MEMCPY_TX_CFG_CONTINOUS_BIT, UDMA_MEMCPY_TX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_CFG_EN_BIT, UDMA_MEMCPY_TX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MEMCPY_TX_CFG_EN_BIT, UDMA_MEMCPY_TX_CFG_EN_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_CFG_CLR_BIT, UDMA_MEMCPY_TX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_MEMCPY_TX_CFG_CLR_BIT, UDMA_MEMCPY_TX_CFG_CLR_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_TX_CFG_PENDING_BIT, UDMA_MEMCPY_TX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_MEMCPY_TX_CFG_PENDING_BIT, UDMA_MEMCPY_TX_CFG_PENDING_WIDTH); }
+};
+
+class vp_udma_memcpy_dst_addr : public vp::reg_32
+{
+public:
+  inline void dst_addr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_DST_ADDR_DST_ADDR_BIT, UDMA_MEMCPY_DST_ADDR_DST_ADDR_WIDTH); }
+  inline uint32_t dst_addr_get() { return this->get_field(UDMA_MEMCPY_DST_ADDR_DST_ADDR_BIT, UDMA_MEMCPY_DST_ADDR_DST_ADDR_WIDTH); }
+};
+
+class vp_udma_memcpy_src_addr : public vp::reg_32
+{
+public:
+  inline void src_addr_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_BIT, UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_WIDTH); }
+  inline uint32_t src_addr_get() { return this->get_field(UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_BIT, UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_WIDTH); }
+};
+
+class vp_udma_memcpy_mem_sel : public vp::reg_32
+{
+public:
+  inline void mem_sel_set(uint32_t value) { this->set_field(value, UDMA_MEMCPY_MEM_SEL_MEM_SEL_BIT, UDMA_MEMCPY_MEM_SEL_MEM_SEL_WIDTH); }
+  inline uint32_t mem_sel_get() { return this->get_field(UDMA_MEMCPY_MEM_SEL_MEM_SEL_BIT, UDMA_MEMCPY_MEM_SEL_MEM_SEL_WIDTH); }
+};
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_macros.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_macros.h
new file mode 100644
index 0000000..90685c2
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_macros.h
@@ -0,0 +1,118 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_MACROS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_MACROS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_GET(value)           (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_GETS(value)          (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_SET(value,field)     (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR(val)                 ((val) << 0)
+
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_GET(value)             (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_GETS(value)            (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_SET(value,field)       (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE(val)                   ((val) << 0)
+
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_GET(value)            (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_GETS(value)           (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_SET(value,field)      (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS(val)                  ((val) << 0)
+
+#define UDMA_MEMCPY_RX_CFG_EN_GET(value)                   (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_MEMCPY_RX_CFG_EN_GETS(value)                  (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_MEMCPY_RX_CFG_EN_SET(value,field)             (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_MEMCPY_RX_CFG_EN(val)                         ((val) << 4)
+
+#define UDMA_MEMCPY_RX_CFG_CLR_GET(value)                  (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MEMCPY_RX_CFG_CLR_GETS(value)                 (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MEMCPY_RX_CFG_CLR_SET(value,field)            (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MEMCPY_RX_CFG_CLR(val)                        ((val) << 5)
+
+#define UDMA_MEMCPY_RX_CFG_PENDING_GET(value)              (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MEMCPY_RX_CFG_PENDING_GETS(value)             (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MEMCPY_RX_CFG_PENDING_SET(value,field)        (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MEMCPY_RX_CFG_PENDING(val)                    ((val) << 5)
+
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_GET(value)           (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_GETS(value)          (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_SET(value,field)     (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR(val)                 ((val) << 0)
+
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_GET(value)             (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_GETS(value)            (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_SET(value,field)       (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE(val)                   ((val) << 0)
+
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_GET(value)            (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_GETS(value)           (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_SET(value,field)      (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS(val)                  ((val) << 0)
+
+#define UDMA_MEMCPY_TX_CFG_EN_GET(value)                   (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_MEMCPY_TX_CFG_EN_GETS(value)                  (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_MEMCPY_TX_CFG_EN_SET(value,field)             (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_MEMCPY_TX_CFG_EN(val)                         ((val) << 4)
+
+#define UDMA_MEMCPY_TX_CFG_CLR_GET(value)                  (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MEMCPY_TX_CFG_CLR_GETS(value)                 (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MEMCPY_TX_CFG_CLR_SET(value,field)            (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MEMCPY_TX_CFG_CLR(val)                        ((val) << 5)
+
+#define UDMA_MEMCPY_TX_CFG_PENDING_GET(value)              (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MEMCPY_TX_CFG_PENDING_GETS(value)             (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MEMCPY_TX_CFG_PENDING_SET(value,field)        (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MEMCPY_TX_CFG_PENDING(val)                    ((val) << 5)
+
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_GET(value)           (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_GETS(value)          (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_SET(value,field)     (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR(val)                 ((val) << 0)
+
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_GET(value)           (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_GETS(value)          (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_SET(value,field)     (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR(val)                 ((val) << 0)
+
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_GET(value)             (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_GETS(value)            (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_SET(value,field)       (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL(val)                   ((val) << 0)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regfields.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regfields.h
new file mode 100644
index 0000000..701a6e0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regfields.h
@@ -0,0 +1,114 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGFIELDS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGFIELDS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address (access: R/W)
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_BIT                            0
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_WIDTH                          16
+#define UDMA_MEMCPY_RX_SADDR_RX_SADDR_MASK                           0xffff
+
+// RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_BIT                              0
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_WIDTH                            17
+#define UDMA_MEMCPY_RX_SIZE_RX_SIZE_MASK                             0x1ffff
+
+// RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_BIT                             0
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_WIDTH                           1
+#define UDMA_MEMCPY_RX_CFG_CONTINOUS_MASK                            0x1
+
+// RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_MEMCPY_RX_CFG_EN_BIT                                    4
+#define UDMA_MEMCPY_RX_CFG_EN_WIDTH                                  1
+#define UDMA_MEMCPY_RX_CFG_EN_MASK                                   0x10
+
+// RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer (access: W)
+#define UDMA_MEMCPY_RX_CFG_CLR_BIT                                   5
+#define UDMA_MEMCPY_RX_CFG_CLR_WIDTH                                 1
+#define UDMA_MEMCPY_RX_CFG_CLR_MASK                                  0x20
+
+// RX transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue (access: R)
+#define UDMA_MEMCPY_RX_CFG_PENDING_BIT                               5
+#define UDMA_MEMCPY_RX_CFG_PENDING_WIDTH                             1
+#define UDMA_MEMCPY_RX_CFG_PENDING_MASK                              0x20
+
+// TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address (access: R/W)
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_BIT                            0
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_WIDTH                          16
+#define UDMA_MEMCPY_TX_SADDR_TX_SADDR_MASK                           0xffff
+
+// TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_BIT                              0
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_WIDTH                            17
+#define UDMA_MEMCPY_TX_SIZE_TX_SIZE_MASK                             0x1ffff
+
+// TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_BIT                             0
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_WIDTH                           1
+#define UDMA_MEMCPY_TX_CFG_CONTINOUS_MASK                            0x1
+
+// TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_MEMCPY_TX_CFG_EN_BIT                                    4
+#define UDMA_MEMCPY_TX_CFG_EN_WIDTH                                  1
+#define UDMA_MEMCPY_TX_CFG_EN_MASK                                   0x10
+
+// TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear - stop and clear the on-going transfer (access: W)
+#define UDMA_MEMCPY_TX_CFG_CLR_BIT                                   5
+#define UDMA_MEMCPY_TX_CFG_CLR_WIDTH                                 1
+#define UDMA_MEMCPY_TX_CFG_CLR_MASK                                  0x20
+
+// TX transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue (access: R)
+#define UDMA_MEMCPY_TX_CFG_PENDING_BIT                               5
+#define UDMA_MEMCPY_TX_CFG_PENDING_WIDTH                             1
+#define UDMA_MEMCPY_TX_CFG_PENDING_MASK                              0x20
+
+// TX destination start address configuration bitfield. MEMCPY TX transfer copy data from L2 TX_CFG.TX_SADDR address to FC_TCDM or L2 memories DST_ADDR address. (access: R/W)
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_BIT                            0
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_WIDTH                          17
+#define UDMA_MEMCPY_DST_ADDR_DST_ADDR_MASK                           0x1ffff
+
+// RX source start address configuration bitfield. MEMCPY RX transfer copy data from FC_TCDM or L2 memories SRC_ADDR address to L2 RX_CFG.RX_SADDR address. (access: R/W)
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_BIT                            0
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_WIDTH                          17
+#define UDMA_MEMCPY_SRC_ADDR_SRC_ADDR_MASK                           0x1ffff
+
+// Memory selection configuration bitfield: - 1'b0: L2 from/to FC_TCDM - 1'b1: L2 from/to L2 (access: R/W)
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_BIT                              0
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_WIDTH                            1
+#define UDMA_MEMCPY_MEM_SEL_MEM_SEL_MASK                             0x1
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regmap.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regmap.h
new file mode 100644
index 0000000..6c907e4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regmap.h
@@ -0,0 +1,55 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGMAP_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGMAP_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef struct {
+  unsigned int rx_saddr        ; // uDMA RX MEMCPY buffer base address configuration register.
+  unsigned int rx_size         ; // uDMA RX MEMCPY buffer size configuration register.
+  unsigned int rx_cfg          ; // uDMA RX MEMCPY stream configuration register.
+  unsigned int tx_saddr        ; // uDMA TX MEMCPY buffer base address configuration register.
+  unsigned int tx_size         ; // uDMA TX MEMCPY buffer size configuration register.
+  unsigned int tx_cfg          ; // uDMA TX MEMCPY stream configuration register.
+  unsigned int dst_addr        ; // MEMCPY TX destination address configuration register.
+  unsigned int src_addr        ; // MEMCPY RX source address configuration register.
+  unsigned int mem_sel         ; // MEMCPY memory source/destination select configuration register.
+} __attribute__((packed)) udma_memcpy_udma_memcpy_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regs.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regs.h
new file mode 100644
index 0000000..e946e56
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_regs.h
@@ -0,0 +1,66 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_REGS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// uDMA RX MEMCPY buffer base address configuration register.
+#define UDMA_MEMCPY_RX_SADDR_OFFSET              0x0
+
+// uDMA RX MEMCPY buffer size configuration register.
+#define UDMA_MEMCPY_RX_SIZE_OFFSET               0x4
+
+// uDMA RX MEMCPY stream configuration register.
+#define UDMA_MEMCPY_RX_CFG_OFFSET                0x8
+
+// uDMA TX MEMCPY buffer base address configuration register.
+#define UDMA_MEMCPY_TX_SADDR_OFFSET              0x10
+
+// uDMA TX MEMCPY buffer size configuration register.
+#define UDMA_MEMCPY_TX_SIZE_OFFSET               0x14
+
+// uDMA TX MEMCPY stream configuration register.
+#define UDMA_MEMCPY_TX_CFG_OFFSET                0x18
+
+// MEMCPY TX destination address configuration register.
+#define UDMA_MEMCPY_DST_ADDR_OFFSET              0x20
+
+// MEMCPY RX source address configuration register.
+#define UDMA_MEMCPY_SRC_ADDR_OFFSET              0x24
+
+// MEMCPY memory source/destination select configuration register.
+#define UDMA_MEMCPY_MEM_SEL_OFFSET               0x28
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_structs.h b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_structs.h
new file mode 100644
index 0000000..aaf7004
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/memcpy/v1/udma_memcpy_v1_structs.h
@@ -0,0 +1,114 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_STRUCTS_H__
+#define __INCLUDE_ARCHI_UDMA_MEMCPY_V1_UDMA_MEMCPY_V1_STRUCTS_H__
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear - stop and clear the on-going transfer
+    unsigned int pending         :1 ; // RX transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_rx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_tx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_tx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: start - enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int clr             :1 ; // TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear - stop and clear the on-going transfer
+    unsigned int pending         :1 ; // TX transfer pending in queue status flag: -1'b0: no pending - no pending transfer in the queue -1'b1: pending - pending transfer in the queue
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_tx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int dst_addr        :17; // TX destination start address configuration bitfield. MEMCPY TX transfer copy data from L2 TX_CFG.TX_SADDR address to FC_TCDM or L2 memories DST_ADDR address.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_dst_addr_t;
+
+typedef union {
+  struct {
+    unsigned int src_addr        :17; // RX source start address configuration bitfield. MEMCPY RX transfer copy data from FC_TCDM or L2 memories SRC_ADDR address to L2 RX_CFG.RX_SADDR address.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_src_addr_t;
+
+typedef union {
+  struct {
+    unsigned int mem_sel         :1 ; // Memory selection configuration bitfield: - 1'b0: L2 from/to FC_TCDM - 1'b1: L2 from/to L2
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_memcpy_mem_sel_t;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/mram/udma_mram_v1.h b/sw/pulp-sdk/archi/include/archi/udma/mram/udma_mram_v1.h
new file mode 100644
index 0000000..742ab94
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/mram/udma_mram_v1.h
@@ -0,0 +1,965 @@
+
+/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
+ */
+
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna
+ * and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __INCLUDE_ARCHI_UDMA_MRAM_UDMA_MRAM_V1_H__
+#define __INCLUDE_ARCHI_UDMA_MRAM_UDMA_MRAM_V1_H__
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#include <stdint.h>
+#include "archi/utils.h"
+
+#endif
+
+
+
+
+//
+// REGISTERS
+//
+
+// uDMA RX UART buffer base address configuration register.
+#define UDMA_MRAM_RX_SADDR_OFFSET                0x0
+
+// uDMA RX UART buffer size configuration register.
+#define UDMA_MRAM_RX_SIZE_OFFSET                 0x4
+
+// uDMA RX UART stream configuration register.
+#define UDMA_MRAM_RX_CFG_OFFSET                  0x8
+
+// uDMA TX UART buffer base address configuration register.
+#define UDMA_MRAM_TX_SADDR_OFFSET                0x10
+
+// uDMA TX UART buffer size configuration register.
+#define UDMA_MRAM_TX_SIZE_OFFSET                 0x14
+
+// uDMA TX UART stream configuration register.
+#define UDMA_MRAM_TX_CFG_OFFSET                  0x18
+
+// Destination Address register for programing.
+#define UDMA_MRAM_TX_DADDR_OFFSET                0x20
+
+// Destination Address register for reading.
+#define UDMA_MRAM_RX_DADDR_OFFSET                0x24
+
+// MRAM status for pending operation
+#define UDMA_MRAM_STATUS_OFFSET                  0x28
+
+// MRAM MODE: READ - ERASE  - PROG - TRIM_CFG
+#define UDMA_MRAM_MRAM_MODE_OFFSET               0x2c
+
+// Erase Address for word or Sector Erase
+#define UDMA_MRAM_ERASE_ADDR_OFFSET              0x30
+
+// Size of Words or Sector to erase
+#define UDMA_MRAM_ERASE_SIZE_OFFSET              0x34
+
+// Set Clock div Enable and Div factor.
+#define UDMA_MRAM_CLOCK_DIV_OFFSET               0x38
+
+//  Trigger ERASE and REF_LINE INIT.
+#define UDMA_MRAM_TRIGGER_OFFSET                 0x3c
+
+// Interrupt status register.
+#define UDMA_MRAM_ISR_OFFSET                     0x40
+
+// Interrupt enable register.
+#define UDMA_MRAM_IER_OFFSET                     0x44
+
+// Interrupt clean register.
+#define UDMA_MRAM_ICR_OFFSET                     0x48
+
+
+
+//
+// REGISTERS FIELDS
+//
+
+// RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address (access: R/W)
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_BIT                              0
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_WIDTH                            16
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_MASK                             0xffff
+
+// RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_BIT                                0
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_WIDTH                              17
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_MASK                               0x1ffff
+
+// RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_MRAM_RX_CFG_CONTINOUS_BIT                               0
+#define UDMA_MRAM_RX_CFG_CONTINOUS_WIDTH                             1
+#define UDMA_MRAM_RX_CFG_CONTINOUS_MASK                              0x1
+
+// RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_MRAM_RX_CFG_EN_BIT                                      4
+#define UDMA_MRAM_RX_CFG_EN_WIDTH                                    1
+#define UDMA_MRAM_RX_CFG_EN_MASK                                     0x10
+
+// RX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue (access: R)
+#define UDMA_MRAM_RX_CFG_PENDING_BIT                                 5
+#define UDMA_MRAM_RX_CFG_PENDING_WIDTH                               1
+#define UDMA_MRAM_RX_CFG_PENDING_MASK                                0x20
+
+// RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear the on-going transfer (access: W)
+#define UDMA_MRAM_RX_CFG_CLR_BIT                                     6
+#define UDMA_MRAM_RX_CFG_CLR_WIDTH                                   1
+#define UDMA_MRAM_RX_CFG_CLR_MASK                                    0x40
+
+// TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address (access: R/W)
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_BIT                              0
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_WIDTH                            16
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_MASK                             0xffff
+
+// TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size. (access: R/W)
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_BIT                                0
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_WIDTH                              17
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_MASK                               0x1ffff
+
+// TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer. (access: R/W)
+#define UDMA_MRAM_TX_CFG_CONTINOUS_BIT                               0
+#define UDMA_MRAM_TX_CFG_CONTINOUS_WIDTH                             1
+#define UDMA_MRAM_TX_CFG_CONTINOUS_MASK                              0x1
+
+// TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing. (access: R/W)
+#define UDMA_MRAM_TX_CFG_EN_BIT                                      4
+#define UDMA_MRAM_TX_CFG_EN_WIDTH                                    1
+#define UDMA_MRAM_TX_CFG_EN_MASK                                     0x10
+
+// TX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue (access: R)
+#define UDMA_MRAM_TX_CFG_PENDING_BIT                                 5
+#define UDMA_MRAM_TX_CFG_PENDING_WIDTH                               1
+#define UDMA_MRAM_TX_CFG_PENDING_MASK                                0x20
+
+// TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear the on-going transfer (access: W)
+#define UDMA_MRAM_TX_CFG_CLR_BIT                                     6
+#define UDMA_MRAM_TX_CFG_CLR_WIDTH                                   1
+#define UDMA_MRAM_TX_CFG_CLR_MASK                                    0x40
+
+// TX destination address (access: R/W)
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_BIT                           0
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_WIDTH                         19
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_MASK                          0x7ffff
+
+// RX destination address (access: R/W)
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_BIT                           0
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_WIDTH                         19
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_MASK                          0x7ffff
+
+// Erase pending bit: - 1'b0: not pending - 1'b1: pending (access: R)
+#define UDMA_MRAM_STATUS_ERASE_PENDING_BIT                           0
+#define UDMA_MRAM_STATUS_ERASE_PENDING_WIDTH                         1
+#define UDMA_MRAM_STATUS_ERASE_PENDING_MASK                          0x1
+
+// Program busy bit: - 1'b0: not busy - 1'b1: busy (access: R)
+#define UDMA_MRAM_STATUS_TX_BUSY_BIT                                 1
+#define UDMA_MRAM_STATUS_TX_BUSY_WIDTH                               1
+#define UDMA_MRAM_STATUS_TX_BUSY_MASK                                0x2
+
+// Read busy bit: - 1'b0: not busy - 1'b1: busy (access: R)
+#define UDMA_MRAM_STATUS_RX_BUSY_BIT                                 2
+#define UDMA_MRAM_STATUS_RX_BUSY_WIDTH                               1
+#define UDMA_MRAM_STATUS_RX_BUSY_MASK                                0x4
+
+// Reference line pending bit: - 1'b0: not pending - 1'b1: pending (access: R)
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_BIT                        3
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_WIDTH                      1
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_MASK                       0x8
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_BIT                             0
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_WIDTH                           1
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_MASK                            0x1
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_DPD_BIT                                  1
+#define UDMA_MRAM_MRAM_MODE_DPD_WIDTH                                1
+#define UDMA_MRAM_MRAM_MODE_DPD_MASK                                 0x2
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_AREF_BIT                                 2
+#define UDMA_MRAM_MRAM_MODE_AREF_WIDTH                               1
+#define UDMA_MRAM_MRAM_MODE_AREF_MASK                                0x4
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_TMEN_BIT                                 3
+#define UDMA_MRAM_MRAM_MODE_TMEN_WIDTH                               1
+#define UDMA_MRAM_MRAM_MODE_TMEN_MASK                                0x8
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_NVR_BIT                                  4
+#define UDMA_MRAM_MRAM_MODE_NVR_WIDTH                                1
+#define UDMA_MRAM_MRAM_MODE_NVR_MASK                                 0x10
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_RST_B_BIT                                5
+#define UDMA_MRAM_MRAM_MODE_RST_B_WIDTH                              1
+#define UDMA_MRAM_MRAM_MODE_RST_B_MASK                               0x20
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_RET_B_BIT                                6
+#define UDMA_MRAM_MRAM_MODE_RET_B_WIDTH                              1
+#define UDMA_MRAM_MRAM_MODE_RET_B_MASK                               0x40
+
+// nan (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_POR_B_BIT                                7
+#define UDMA_MRAM_MRAM_MODE_POR_B_WIDTH                              1
+#define UDMA_MRAM_MRAM_MODE_POR_B_MASK                               0x80
+
+// MRAM command: - 8’h1: TRIM_CFG - 8’h2: NORMAL_TX - 8’h4: ERASE_CHIP - 8’h8: ERASE_SECT - 8’h10: ERASE_WORD - 8’h20: PWDN - 8’h40: READ_RX - 8’h80: REF_LINE_P - 8’hC0: REF_LINE_AP (access: R/W)
+#define UDMA_MRAM_MRAM_MODE_CMD_BIT                                  8
+#define UDMA_MRAM_MRAM_MODE_CMD_WIDTH                                8
+#define UDMA_MRAM_MRAM_MODE_CMD_MASK                                 0xff00
+
+// Erase  address (access: R/W)
+#define UDMA_MRAM_ERASE_ADDR_ADDR_BIT                                0
+#define UDMA_MRAM_ERASE_ADDR_ADDR_WIDTH                              19
+#define UDMA_MRAM_ERASE_ADDR_ADDR_MASK                               0x7ffff
+
+// Clock divide data, form 0 - 255, frequency divide table is : -8’h0 - IO_FREQUENCY / 1 -8’h1 - IO_FREQUENCY / 2 -8’h2 - IO_FREQUENCY / 4 …  (access: R/W)
+#define UDMA_MRAM_CLOCK_DIV_DATA_BIT                                 0
+#define UDMA_MRAM_CLOCK_DIV_DATA_WIDTH                               8
+#define UDMA_MRAM_CLOCK_DIV_DATA_MASK                                0xff
+
+// Clock divider enable : - 1'b0: disabled - 1'b1: enabled (access: R/W)
+#define UDMA_MRAM_CLOCK_DIV_EN_BIT                                   8
+#define UDMA_MRAM_CLOCK_DIV_EN_WIDTH                                 1
+#define UDMA_MRAM_CLOCK_DIV_EN_MASK                                  0x100
+
+// Trigger enable bit: - 1'b0: disabled - 1'b1: enabled (access: W)
+#define UDMA_MRAM_TRIGGER_EN_BIT                                     0
+#define UDMA_MRAM_TRIGGER_EN_WIDTH                                   1
+#define UDMA_MRAM_TRIGGER_EN_MASK                                    0x1
+
+// Erase done bit: - 1'b0: not done - 1'b1: done (access: R)
+#define UDMA_MRAM_ISR_ERASE_DONE_BIT                                 0
+#define UDMA_MRAM_ISR_ERASE_DONE_WIDTH                               1
+#define UDMA_MRAM_ISR_ERASE_DONE_MASK                                0x1
+
+// Program done bit: - 1'b0: not done - 1'b1: done (access: R)
+#define UDMA_MRAM_ISR_PROGRAM_DONE_BIT                               1
+#define UDMA_MRAM_ISR_PROGRAM_DONE_WIDTH                             1
+#define UDMA_MRAM_ISR_PROGRAM_DONE_MASK                              0x2
+
+// TRIM configuration done bit: - 1'b0: not done - 1'b1: done (access: R)
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_BIT                              2
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_WIDTH                            1
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_MASK                             0x4
+
+// Reference line done bit: - 1'b0: not done - 1'b1: done (access: R)
+#define UDMA_MRAM_ISR_REF_LINE_DONE_BIT                              3
+#define UDMA_MRAM_ISR_REF_LINE_DONE_WIDTH                            1
+#define UDMA_MRAM_ISR_REF_LINE_DONE_MASK                             0x8
+
+// Erase IRQ enable bit: - 1'b0: not enable - 1'b1: enable (access: R)
+#define UDMA_MRAM_IER_ERASE_EN_BIT                                   0
+#define UDMA_MRAM_IER_ERASE_EN_WIDTH                                 1
+#define UDMA_MRAM_IER_ERASE_EN_MASK                                  0x1
+
+// Program IRQ enable bit: - 1'b0: not enable - 1'b1: enable (access: R)
+#define UDMA_MRAM_IER_PROGRAM_EN_BIT                                 1
+#define UDMA_MRAM_IER_PROGRAM_EN_WIDTH                               1
+#define UDMA_MRAM_IER_PROGRAM_EN_MASK                                0x2
+
+// TRIM configuration IRQ enable bit: - 1'b0: not enable - 1'b1: enable (access: R)
+#define UDMA_MRAM_IER_TRIM_CFG_EN_BIT                                2
+#define UDMA_MRAM_IER_TRIM_CFG_EN_WIDTH                              1
+#define UDMA_MRAM_IER_TRIM_CFG_EN_MASK                               0x4
+
+// Reference line IRQ enable bit: - 1'b0: not enable - 1'b1: enable (access: R)
+#define UDMA_MRAM_IER_REF_LINE_EN_BIT                                3
+#define UDMA_MRAM_IER_REF_LINE_EN_WIDTH                              1
+#define UDMA_MRAM_IER_REF_LINE_EN_MASK                               0x8
+
+// Erase clean IRQ bit: - 1'b0: not clean - 1'b1: clean (access: R)
+#define UDMA_MRAM_ICR_ERASE_DONE_BIT                                 0
+#define UDMA_MRAM_ICR_ERASE_DONE_WIDTH                               1
+#define UDMA_MRAM_ICR_ERASE_DONE_MASK                                0x1
+
+// Program clean IRQ bit: - 1'b0: not clean - 1'b1: clean (access: R)
+#define UDMA_MRAM_ICR_PROGRAM_DONE_BIT                               1
+#define UDMA_MRAM_ICR_PROGRAM_DONE_WIDTH                             1
+#define UDMA_MRAM_ICR_PROGRAM_DONE_MASK                              0x2
+
+// TRIM configuration clean IRQ bit: - 1'b0: not clean - 1'b1: clean (access: R)
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_BIT                              2
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_WIDTH                            1
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_MASK                             0x4
+
+// Reference line clean IRQ bit: - 1'b0: not clean - 1'b1: clean (access: R)
+#define UDMA_MRAM_ICR_REF_LINE_DONE_BIT                              3
+#define UDMA_MRAM_ICR_REF_LINE_DONE_WIDTH                            1
+#define UDMA_MRAM_ICR_REF_LINE_DONE_MASK                             0x8
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef union {
+  struct {
+    unsigned int rx_saddr        :16; // RX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets RX buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_rx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_size         :17; // RX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_rx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // RX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // RX channel enable and start transfer bitfield: -1'b0: disable -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int pending         :1 ; // RX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue
+    unsigned int clr             :1 ; // RX channel clear and stop transfer: -1'b0: disable -1'b1: stop and clear the on-going transfer
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_rx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_saddr        :16; // TX buffer base address bitfield: - Read: returns value of the buffer pointer until transfer is finished. Else returns 0. - Write: sets buffer base address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_tx_saddr_t;
+
+typedef union {
+  struct {
+    unsigned int tx_size         :17; // TX buffer size bitfield in bytes. (128kBytes maximum) - Read: returns remaining buffer size to transfer. - Write: sets buffer size.
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_tx_size_t;
+
+typedef union {
+  struct {
+    unsigned int continous       :1 ; // TX channel continuous mode bitfield: -1'b0: disabled -1'b1: enabled At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.
+    unsigned int padding0:3 ;
+    unsigned int en              :1 ; // TX channel enable and start transfer bitfield: -1'b0: disabled -1'b1: enable and start the transfer This signal is used also to queue a transfer if one is already ongoing.
+    unsigned int pending         :1 ; // TX transfer pending in queue status flag: -1'b0: no pending transfer in the queue -1'b1: pending transfer in the queue
+    unsigned int clr             :1 ; // TX channel clear and stop transfer bitfield: -1'b0: disabled -1'b1: stop and clear the on-going transfer
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_tx_cfg_t;
+
+typedef union {
+  struct {
+    unsigned int tx_dst_addr     :19; // TX destination address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_tx_daddr_t;
+
+typedef union {
+  struct {
+    unsigned int rx_dst_addr     :19; // RX destination address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_rx_daddr_t;
+
+typedef union {
+  struct {
+    unsigned int erase_pending   :1 ; // Erase pending bit: - 1'b0: not pending - 1'b1: pending
+    unsigned int tx_busy         :1 ; // Program busy bit: - 1'b0: not busy - 1'b1: busy
+    unsigned int rx_busy         :1 ; // Read busy bit: - 1'b0: not busy - 1'b1: busy
+    unsigned int ref_line_pending:1 ; // Reference line pending bit: - 1'b0: not pending - 1'b1: pending
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_status_t;
+
+typedef union {
+  struct {
+    unsigned int ecc_byps        :1 ; // nan
+    unsigned int dpd             :1 ; // nan
+    unsigned int aref            :1 ; // nan
+    unsigned int tmen            :1 ; // nan
+    unsigned int nvr             :1 ; // nan
+    unsigned int rst_b           :1 ; // nan
+    unsigned int ret_b           :1 ; // nan
+    unsigned int por_b           :1 ; // nan
+    unsigned int cmd             :8 ; // MRAM command: - 8’h1: TRIM_CFG - 8’h2: NORMAL_TX - 8’h4: ERASE_CHIP - 8’h8: ERASE_SECT - 8’h10: ERASE_WORD - 8’h20: PWDN - 8’h40: READ_RX - 8’h80: REF_LINE_P - 8’hC0: REF_LINE_AP
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_mram_mode_t;
+
+typedef union {
+  struct {
+    unsigned int addr            :19; // Erase  address
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_erase_addr_t;
+
+typedef union {
+  struct {
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_erase_size_t;
+
+typedef union {
+  struct {
+    unsigned int data            :8 ; // Clock divide data, form 0 - 255, frequency divide table is : -8’h0 - IO_FREQUENCY / 1 -8’h1 - IO_FREQUENCY / 2 -8’h2 - IO_FREQUENCY / 4 … 
+    unsigned int en              :1 ; // Clock divider enable : - 1'b0: disabled - 1'b1: enabled
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_clock_div_t;
+
+typedef union {
+  struct {
+    unsigned int en              :1 ; // Trigger enable bit: - 1'b0: disabled - 1'b1: enabled
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_trigger_t;
+
+typedef union {
+  struct {
+    unsigned int erase_done      :1 ; // Erase done bit: - 1'b0: not done - 1'b1: done
+    unsigned int program_done    :1 ; // Program done bit: - 1'b0: not done - 1'b1: done
+    unsigned int trim_cfg_done   :1 ; // TRIM configuration done bit: - 1'b0: not done - 1'b1: done
+    unsigned int ref_line_done   :1 ; // Reference line done bit: - 1'b0: not done - 1'b1: done
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_isr_t;
+
+typedef union {
+  struct {
+    unsigned int erase_en        :1 ; // Erase IRQ enable bit: - 1'b0: not enable - 1'b1: enable
+    unsigned int program_en      :1 ; // Program IRQ enable bit: - 1'b0: not enable - 1'b1: enable
+    unsigned int trim_cfg_en     :1 ; // TRIM configuration IRQ enable bit: - 1'b0: not enable - 1'b1: enable
+    unsigned int ref_line_en     :1 ; // Reference line IRQ enable bit: - 1'b0: not enable - 1'b1: enable
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_ier_t;
+
+typedef union {
+  struct {
+    unsigned int erase_done      :1 ; // Erase clean IRQ bit: - 1'b0: not clean - 1'b1: clean
+    unsigned int program_done    :1 ; // Program clean IRQ bit: - 1'b0: not clean - 1'b1: clean
+    unsigned int trim_cfg_done   :1 ; // TRIM configuration clean IRQ bit: - 1'b0: not clean - 1'b1: clean
+    unsigned int ref_line_done   :1 ; // Reference line clean IRQ bit: - 1'b0: not clean - 1'b1: clean
+  };
+  unsigned int raw;
+} __attribute__((packed)) udma_mram_icr_t;
+
+#endif
+
+
+
+//
+// REGISTERS STRUCTS
+//
+
+#ifdef __GVSOC__
+
+class vp_udma_mram_rx_saddr : public vp::reg_32
+{
+public:
+  inline void rx_saddr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_SADDR_RX_SADDR_BIT, UDMA_MRAM_RX_SADDR_RX_SADDR_WIDTH); }
+  inline uint32_t rx_saddr_get() { return this->get_field(UDMA_MRAM_RX_SADDR_RX_SADDR_BIT, UDMA_MRAM_RX_SADDR_RX_SADDR_WIDTH); }
+};
+
+class vp_udma_mram_rx_size : public vp::reg_32
+{
+public:
+  inline void rx_size_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_SIZE_RX_SIZE_BIT, UDMA_MRAM_RX_SIZE_RX_SIZE_WIDTH); }
+  inline uint32_t rx_size_get() { return this->get_field(UDMA_MRAM_RX_SIZE_RX_SIZE_BIT, UDMA_MRAM_RX_SIZE_RX_SIZE_WIDTH); }
+};
+
+class vp_udma_mram_rx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_CFG_CONTINOUS_BIT, UDMA_MRAM_RX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_MRAM_RX_CFG_CONTINOUS_BIT, UDMA_MRAM_RX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_CFG_EN_BIT, UDMA_MRAM_RX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MRAM_RX_CFG_EN_BIT, UDMA_MRAM_RX_CFG_EN_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_CFG_PENDING_BIT, UDMA_MRAM_RX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_MRAM_RX_CFG_PENDING_BIT, UDMA_MRAM_RX_CFG_PENDING_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_CFG_CLR_BIT, UDMA_MRAM_RX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_MRAM_RX_CFG_CLR_BIT, UDMA_MRAM_RX_CFG_CLR_WIDTH); }
+};
+
+class vp_udma_mram_tx_saddr : public vp::reg_32
+{
+public:
+  inline void tx_saddr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_SADDR_TX_SADDR_BIT, UDMA_MRAM_TX_SADDR_TX_SADDR_WIDTH); }
+  inline uint32_t tx_saddr_get() { return this->get_field(UDMA_MRAM_TX_SADDR_TX_SADDR_BIT, UDMA_MRAM_TX_SADDR_TX_SADDR_WIDTH); }
+};
+
+class vp_udma_mram_tx_size : public vp::reg_32
+{
+public:
+  inline void tx_size_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_SIZE_TX_SIZE_BIT, UDMA_MRAM_TX_SIZE_TX_SIZE_WIDTH); }
+  inline uint32_t tx_size_get() { return this->get_field(UDMA_MRAM_TX_SIZE_TX_SIZE_BIT, UDMA_MRAM_TX_SIZE_TX_SIZE_WIDTH); }
+};
+
+class vp_udma_mram_tx_cfg : public vp::reg_32
+{
+public:
+  inline void continous_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_CFG_CONTINOUS_BIT, UDMA_MRAM_TX_CFG_CONTINOUS_WIDTH); }
+  inline uint32_t continous_get() { return this->get_field(UDMA_MRAM_TX_CFG_CONTINOUS_BIT, UDMA_MRAM_TX_CFG_CONTINOUS_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_CFG_EN_BIT, UDMA_MRAM_TX_CFG_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MRAM_TX_CFG_EN_BIT, UDMA_MRAM_TX_CFG_EN_WIDTH); }
+  inline void pending_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_CFG_PENDING_BIT, UDMA_MRAM_TX_CFG_PENDING_WIDTH); }
+  inline uint32_t pending_get() { return this->get_field(UDMA_MRAM_TX_CFG_PENDING_BIT, UDMA_MRAM_TX_CFG_PENDING_WIDTH); }
+  inline void clr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_CFG_CLR_BIT, UDMA_MRAM_TX_CFG_CLR_WIDTH); }
+  inline uint32_t clr_get() { return this->get_field(UDMA_MRAM_TX_CFG_CLR_BIT, UDMA_MRAM_TX_CFG_CLR_WIDTH); }
+};
+
+class vp_udma_mram_tx_daddr : public vp::reg_32
+{
+public:
+  inline void tx_dst_addr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TX_DADDR_TX_DST_ADDR_BIT, UDMA_MRAM_TX_DADDR_TX_DST_ADDR_WIDTH); }
+  inline uint32_t tx_dst_addr_get() { return this->get_field(UDMA_MRAM_TX_DADDR_TX_DST_ADDR_BIT, UDMA_MRAM_TX_DADDR_TX_DST_ADDR_WIDTH); }
+};
+
+class vp_udma_mram_rx_daddr : public vp::reg_32
+{
+public:
+  inline void rx_dst_addr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_RX_DADDR_RX_DST_ADDR_BIT, UDMA_MRAM_RX_DADDR_RX_DST_ADDR_WIDTH); }
+  inline uint32_t rx_dst_addr_get() { return this->get_field(UDMA_MRAM_RX_DADDR_RX_DST_ADDR_BIT, UDMA_MRAM_RX_DADDR_RX_DST_ADDR_WIDTH); }
+};
+
+class vp_udma_mram_status : public vp::reg_32
+{
+public:
+  inline void erase_pending_set(uint32_t value) { this->set_field(value, UDMA_MRAM_STATUS_ERASE_PENDING_BIT, UDMA_MRAM_STATUS_ERASE_PENDING_WIDTH); }
+  inline uint32_t erase_pending_get() { return this->get_field(UDMA_MRAM_STATUS_ERASE_PENDING_BIT, UDMA_MRAM_STATUS_ERASE_PENDING_WIDTH); }
+  inline void tx_busy_set(uint32_t value) { this->set_field(value, UDMA_MRAM_STATUS_TX_BUSY_BIT, UDMA_MRAM_STATUS_TX_BUSY_WIDTH); }
+  inline uint32_t tx_busy_get() { return this->get_field(UDMA_MRAM_STATUS_TX_BUSY_BIT, UDMA_MRAM_STATUS_TX_BUSY_WIDTH); }
+  inline void rx_busy_set(uint32_t value) { this->set_field(value, UDMA_MRAM_STATUS_RX_BUSY_BIT, UDMA_MRAM_STATUS_RX_BUSY_WIDTH); }
+  inline uint32_t rx_busy_get() { return this->get_field(UDMA_MRAM_STATUS_RX_BUSY_BIT, UDMA_MRAM_STATUS_RX_BUSY_WIDTH); }
+  inline void ref_line_pending_set(uint32_t value) { this->set_field(value, UDMA_MRAM_STATUS_REF_LINE_PENDING_BIT, UDMA_MRAM_STATUS_REF_LINE_PENDING_WIDTH); }
+  inline uint32_t ref_line_pending_get() { return this->get_field(UDMA_MRAM_STATUS_REF_LINE_PENDING_BIT, UDMA_MRAM_STATUS_REF_LINE_PENDING_WIDTH); }
+};
+
+class vp_udma_mram_mram_mode : public vp::reg_32
+{
+public:
+  inline void ecc_byps_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_ECC_BYPS_BIT, UDMA_MRAM_MRAM_MODE_ECC_BYPS_WIDTH); }
+  inline uint32_t ecc_byps_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_ECC_BYPS_BIT, UDMA_MRAM_MRAM_MODE_ECC_BYPS_WIDTH); }
+  inline void dpd_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_DPD_BIT, UDMA_MRAM_MRAM_MODE_DPD_WIDTH); }
+  inline uint32_t dpd_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_DPD_BIT, UDMA_MRAM_MRAM_MODE_DPD_WIDTH); }
+  inline void aref_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_AREF_BIT, UDMA_MRAM_MRAM_MODE_AREF_WIDTH); }
+  inline uint32_t aref_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_AREF_BIT, UDMA_MRAM_MRAM_MODE_AREF_WIDTH); }
+  inline void tmen_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_TMEN_BIT, UDMA_MRAM_MRAM_MODE_TMEN_WIDTH); }
+  inline uint32_t tmen_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_TMEN_BIT, UDMA_MRAM_MRAM_MODE_TMEN_WIDTH); }
+  inline void nvr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_NVR_BIT, UDMA_MRAM_MRAM_MODE_NVR_WIDTH); }
+  inline uint32_t nvr_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_NVR_BIT, UDMA_MRAM_MRAM_MODE_NVR_WIDTH); }
+  inline void rst_b_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_RST_B_BIT, UDMA_MRAM_MRAM_MODE_RST_B_WIDTH); }
+  inline uint32_t rst_b_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_RST_B_BIT, UDMA_MRAM_MRAM_MODE_RST_B_WIDTH); }
+  inline void ret_b_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_RET_B_BIT, UDMA_MRAM_MRAM_MODE_RET_B_WIDTH); }
+  inline uint32_t ret_b_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_RET_B_BIT, UDMA_MRAM_MRAM_MODE_RET_B_WIDTH); }
+  inline void por_b_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_POR_B_BIT, UDMA_MRAM_MRAM_MODE_POR_B_WIDTH); }
+  inline uint32_t por_b_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_POR_B_BIT, UDMA_MRAM_MRAM_MODE_POR_B_WIDTH); }
+  inline void cmd_set(uint32_t value) { this->set_field(value, UDMA_MRAM_MRAM_MODE_CMD_BIT, UDMA_MRAM_MRAM_MODE_CMD_WIDTH); }
+  inline uint32_t cmd_get() { return this->get_field(UDMA_MRAM_MRAM_MODE_CMD_BIT, UDMA_MRAM_MRAM_MODE_CMD_WIDTH); }
+};
+
+class vp_udma_mram_erase_addr : public vp::reg_32
+{
+public:
+  inline void addr_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ERASE_ADDR_ADDR_BIT, UDMA_MRAM_ERASE_ADDR_ADDR_WIDTH); }
+  inline uint32_t addr_get() { return this->get_field(UDMA_MRAM_ERASE_ADDR_ADDR_BIT, UDMA_MRAM_ERASE_ADDR_ADDR_WIDTH); }
+};
+
+class vp_udma_mram_erase_size : public vp::reg_32
+{
+public:
+};
+
+class vp_udma_mram_clock_div : public vp::reg_32
+{
+public:
+  inline void data_set(uint32_t value) { this->set_field(value, UDMA_MRAM_CLOCK_DIV_DATA_BIT, UDMA_MRAM_CLOCK_DIV_DATA_WIDTH); }
+  inline uint32_t data_get() { return this->get_field(UDMA_MRAM_CLOCK_DIV_DATA_BIT, UDMA_MRAM_CLOCK_DIV_DATA_WIDTH); }
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_CLOCK_DIV_EN_BIT, UDMA_MRAM_CLOCK_DIV_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MRAM_CLOCK_DIV_EN_BIT, UDMA_MRAM_CLOCK_DIV_EN_WIDTH); }
+};
+
+class vp_udma_mram_trigger : public vp::reg_32
+{
+public:
+  inline void en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_TRIGGER_EN_BIT, UDMA_MRAM_TRIGGER_EN_WIDTH); }
+  inline uint32_t en_get() { return this->get_field(UDMA_MRAM_TRIGGER_EN_BIT, UDMA_MRAM_TRIGGER_EN_WIDTH); }
+};
+
+class vp_udma_mram_isr : public vp::reg_32
+{
+public:
+  inline void erase_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ISR_ERASE_DONE_BIT, UDMA_MRAM_ISR_ERASE_DONE_WIDTH); }
+  inline uint32_t erase_done_get() { return this->get_field(UDMA_MRAM_ISR_ERASE_DONE_BIT, UDMA_MRAM_ISR_ERASE_DONE_WIDTH); }
+  inline void program_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ISR_PROGRAM_DONE_BIT, UDMA_MRAM_ISR_PROGRAM_DONE_WIDTH); }
+  inline uint32_t program_done_get() { return this->get_field(UDMA_MRAM_ISR_PROGRAM_DONE_BIT, UDMA_MRAM_ISR_PROGRAM_DONE_WIDTH); }
+  inline void trim_cfg_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ISR_TRIM_CFG_DONE_BIT, UDMA_MRAM_ISR_TRIM_CFG_DONE_WIDTH); }
+  inline uint32_t trim_cfg_done_get() { return this->get_field(UDMA_MRAM_ISR_TRIM_CFG_DONE_BIT, UDMA_MRAM_ISR_TRIM_CFG_DONE_WIDTH); }
+  inline void ref_line_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ISR_REF_LINE_DONE_BIT, UDMA_MRAM_ISR_REF_LINE_DONE_WIDTH); }
+  inline uint32_t ref_line_done_get() { return this->get_field(UDMA_MRAM_ISR_REF_LINE_DONE_BIT, UDMA_MRAM_ISR_REF_LINE_DONE_WIDTH); }
+};
+
+class vp_udma_mram_ier : public vp::reg_32
+{
+public:
+  inline void erase_en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_IER_ERASE_EN_BIT, UDMA_MRAM_IER_ERASE_EN_WIDTH); }
+  inline uint32_t erase_en_get() { return this->get_field(UDMA_MRAM_IER_ERASE_EN_BIT, UDMA_MRAM_IER_ERASE_EN_WIDTH); }
+  inline void program_en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_IER_PROGRAM_EN_BIT, UDMA_MRAM_IER_PROGRAM_EN_WIDTH); }
+  inline uint32_t program_en_get() { return this->get_field(UDMA_MRAM_IER_PROGRAM_EN_BIT, UDMA_MRAM_IER_PROGRAM_EN_WIDTH); }
+  inline void trim_cfg_en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_IER_TRIM_CFG_EN_BIT, UDMA_MRAM_IER_TRIM_CFG_EN_WIDTH); }
+  inline uint32_t trim_cfg_en_get() { return this->get_field(UDMA_MRAM_IER_TRIM_CFG_EN_BIT, UDMA_MRAM_IER_TRIM_CFG_EN_WIDTH); }
+  inline void ref_line_en_set(uint32_t value) { this->set_field(value, UDMA_MRAM_IER_REF_LINE_EN_BIT, UDMA_MRAM_IER_REF_LINE_EN_WIDTH); }
+  inline uint32_t ref_line_en_get() { return this->get_field(UDMA_MRAM_IER_REF_LINE_EN_BIT, UDMA_MRAM_IER_REF_LINE_EN_WIDTH); }
+};
+
+class vp_udma_mram_icr : public vp::reg_32
+{
+public:
+  inline void erase_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ICR_ERASE_DONE_BIT, UDMA_MRAM_ICR_ERASE_DONE_WIDTH); }
+  inline uint32_t erase_done_get() { return this->get_field(UDMA_MRAM_ICR_ERASE_DONE_BIT, UDMA_MRAM_ICR_ERASE_DONE_WIDTH); }
+  inline void program_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ICR_PROGRAM_DONE_BIT, UDMA_MRAM_ICR_PROGRAM_DONE_WIDTH); }
+  inline uint32_t program_done_get() { return this->get_field(UDMA_MRAM_ICR_PROGRAM_DONE_BIT, UDMA_MRAM_ICR_PROGRAM_DONE_WIDTH); }
+  inline void trim_cfg_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ICR_TRIM_CFG_DONE_BIT, UDMA_MRAM_ICR_TRIM_CFG_DONE_WIDTH); }
+  inline uint32_t trim_cfg_done_get() { return this->get_field(UDMA_MRAM_ICR_TRIM_CFG_DONE_BIT, UDMA_MRAM_ICR_TRIM_CFG_DONE_WIDTH); }
+  inline void ref_line_done_set(uint32_t value) { this->set_field(value, UDMA_MRAM_ICR_REF_LINE_DONE_BIT, UDMA_MRAM_ICR_REF_LINE_DONE_WIDTH); }
+  inline uint32_t ref_line_done_get() { return this->get_field(UDMA_MRAM_ICR_REF_LINE_DONE_BIT, UDMA_MRAM_ICR_REF_LINE_DONE_WIDTH); }
+};
+
+#endif
+
+
+
+//
+// REGISTERS GLOBAL STRUCT
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+typedef struct {
+  unsigned int rx_saddr        ; // uDMA RX UART buffer base address configuration register.
+  unsigned int rx_size         ; // uDMA RX UART buffer size configuration register.
+  unsigned int rx_cfg          ; // uDMA RX UART stream configuration register.
+  unsigned int tx_saddr        ; // uDMA TX UART buffer base address configuration register.
+  unsigned int tx_size         ; // uDMA TX UART buffer size configuration register.
+  unsigned int tx_cfg          ; // uDMA TX UART stream configuration register.
+  unsigned int tx_daddr        ; // Destination Address register for programing.
+  unsigned int rx_daddr        ; // Destination Address register for reading.
+  unsigned int status          ; // MRAM status for pending operation
+  unsigned int mram_mode       ; // MRAM MODE: READ - ERASE  - PROG - TRIM_CFG
+  unsigned int erase_addr      ; // Erase Address for word or Sector Erase
+  unsigned int erase_size      ; // Size of Words or Sector to erase
+  unsigned int clock_div       ; // Set Clock div Enable and Div factor.
+  unsigned int trigger         ; //  Trigger ERASE and REF_LINE INIT.
+  unsigned int isr             ; // Interrupt status register.
+  unsigned int ier             ; // Interrupt enable register.
+  unsigned int icr             ; // Interrupt clean register.
+} __attribute__((packed)) udma_mram_udma_mram_t;
+
+#endif
+
+
+
+//
+// REGISTERS ACCESS FUNCTIONS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+static inline uint32_t udma_mram_rx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_RX_SADDR_OFFSET); }
+static inline void udma_mram_rx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_RX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_mram_rx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_RX_SIZE_OFFSET); }
+static inline void udma_mram_rx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_RX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_mram_rx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_RX_CFG_OFFSET); }
+static inline void udma_mram_rx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_RX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_mram_tx_saddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_TX_SADDR_OFFSET); }
+static inline void udma_mram_tx_saddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_TX_SADDR_OFFSET, value); }
+
+static inline uint32_t udma_mram_tx_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_TX_SIZE_OFFSET); }
+static inline void udma_mram_tx_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_TX_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_mram_tx_cfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_TX_CFG_OFFSET); }
+static inline void udma_mram_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_TX_CFG_OFFSET, value); }
+
+static inline uint32_t udma_mram_tx_daddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_TX_DADDR_OFFSET); }
+static inline void udma_mram_tx_daddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_TX_DADDR_OFFSET, value); }
+
+static inline uint32_t udma_mram_rx_daddr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_RX_DADDR_OFFSET); }
+static inline void udma_mram_rx_daddr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_RX_DADDR_OFFSET, value); }
+
+static inline uint32_t udma_mram_status_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_STATUS_OFFSET); }
+static inline void udma_mram_status_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_STATUS_OFFSET, value); }
+
+static inline uint32_t udma_mram_mram_mode_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_MRAM_MODE_OFFSET); }
+static inline void udma_mram_mram_mode_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_MRAM_MODE_OFFSET, value); }
+
+static inline uint32_t udma_mram_erase_addr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_ERASE_ADDR_OFFSET); }
+static inline void udma_mram_erase_addr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_ERASE_ADDR_OFFSET, value); }
+
+static inline uint32_t udma_mram_erase_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_ERASE_SIZE_OFFSET); }
+static inline void udma_mram_erase_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_ERASE_SIZE_OFFSET, value); }
+
+static inline uint32_t udma_mram_clock_div_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_CLOCK_DIV_OFFSET); }
+static inline void udma_mram_clock_div_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_CLOCK_DIV_OFFSET, value); }
+
+static inline uint32_t udma_mram_trigger_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_TRIGGER_OFFSET); }
+static inline void udma_mram_trigger_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_TRIGGER_OFFSET, value); }
+
+static inline uint32_t udma_mram_isr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_ISR_OFFSET); }
+static inline void udma_mram_isr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_ISR_OFFSET, value); }
+
+static inline uint32_t udma_mram_ier_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_IER_OFFSET); }
+static inline void udma_mram_ier_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_IER_OFFSET, value); }
+
+static inline uint32_t udma_mram_icr_get(uint32_t base) { return ARCHI_READ(base, UDMA_MRAM_ICR_OFFSET); }
+static inline void udma_mram_icr_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_MRAM_ICR_OFFSET, value); }
+
+#endif
+
+
+
+//
+// REGISTERS FIELDS MACROS
+//
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_GET(value)             (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_GETS(value)            (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_MRAM_RX_SADDR_RX_SADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_MRAM_RX_SADDR_RX_SADDR(val)                   ((val) << 0)
+
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_GET(value)               (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_GETS(value)              (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MRAM_RX_SIZE_RX_SIZE_SET(value,field)         (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MRAM_RX_SIZE_RX_SIZE(val)                     ((val) << 0)
+
+#define UDMA_MRAM_RX_CFG_CONTINOUS_GET(value)              (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_RX_CFG_CONTINOUS_GETS(value)             (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_RX_CFG_CONTINOUS_SET(value,field)        (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_RX_CFG_CONTINOUS(val)                    ((val) << 0)
+
+#define UDMA_MRAM_RX_CFG_EN_GET(value)                     (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_MRAM_RX_CFG_EN_GETS(value)                    (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_MRAM_RX_CFG_EN_SET(value,field)               (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_MRAM_RX_CFG_EN(val)                           ((val) << 4)
+
+#define UDMA_MRAM_RX_CFG_PENDING_GET(value)                (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MRAM_RX_CFG_PENDING_GETS(value)               (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MRAM_RX_CFG_PENDING_SET(value,field)          (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MRAM_RX_CFG_PENDING(val)                      ((val) << 5)
+
+#define UDMA_MRAM_RX_CFG_CLR_GET(value)                    (ARCHI_BEXTRACTU((value),1,6))
+#define UDMA_MRAM_RX_CFG_CLR_GETS(value)                   (ARCHI_BEXTRACT((value),1,6))
+#define UDMA_MRAM_RX_CFG_CLR_SET(value,field)              (ARCHI_BINSERT((value),(field),1,6))
+#define UDMA_MRAM_RX_CFG_CLR(val)                          ((val) << 6)
+
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_GET(value)             (ARCHI_BEXTRACTU((value),16,0))
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_GETS(value)            (ARCHI_BEXTRACT((value),16,0))
+#define UDMA_MRAM_TX_SADDR_TX_SADDR_SET(value,field)       (ARCHI_BINSERT((value),(field),16,0))
+#define UDMA_MRAM_TX_SADDR_TX_SADDR(val)                   ((val) << 0)
+
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_GET(value)               (ARCHI_BEXTRACTU((value),17,0))
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_GETS(value)              (ARCHI_BEXTRACT((value),17,0))
+#define UDMA_MRAM_TX_SIZE_TX_SIZE_SET(value,field)         (ARCHI_BINSERT((value),(field),17,0))
+#define UDMA_MRAM_TX_SIZE_TX_SIZE(val)                     ((val) << 0)
+
+#define UDMA_MRAM_TX_CFG_CONTINOUS_GET(value)              (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_TX_CFG_CONTINOUS_GETS(value)             (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_TX_CFG_CONTINOUS_SET(value,field)        (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_TX_CFG_CONTINOUS(val)                    ((val) << 0)
+
+#define UDMA_MRAM_TX_CFG_EN_GET(value)                     (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_MRAM_TX_CFG_EN_GETS(value)                    (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_MRAM_TX_CFG_EN_SET(value,field)               (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_MRAM_TX_CFG_EN(val)                           ((val) << 4)
+
+#define UDMA_MRAM_TX_CFG_PENDING_GET(value)                (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MRAM_TX_CFG_PENDING_GETS(value)               (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MRAM_TX_CFG_PENDING_SET(value,field)          (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MRAM_TX_CFG_PENDING(val)                      ((val) << 5)
+
+#define UDMA_MRAM_TX_CFG_CLR_GET(value)                    (ARCHI_BEXTRACTU((value),1,6))
+#define UDMA_MRAM_TX_CFG_CLR_GETS(value)                   (ARCHI_BEXTRACT((value),1,6))
+#define UDMA_MRAM_TX_CFG_CLR_SET(value,field)              (ARCHI_BINSERT((value),(field),1,6))
+#define UDMA_MRAM_TX_CFG_CLR(val)                          ((val) << 6)
+
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_GET(value)          (ARCHI_BEXTRACTU((value),19,0))
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_GETS(value)         (ARCHI_BEXTRACT((value),19,0))
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),19,0))
+#define UDMA_MRAM_TX_DADDR_TX_DST_ADDR(val)                ((val) << 0)
+
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_GET(value)          (ARCHI_BEXTRACTU((value),19,0))
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_GETS(value)         (ARCHI_BEXTRACT((value),19,0))
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR_SET(value,field)    (ARCHI_BINSERT((value),(field),19,0))
+#define UDMA_MRAM_RX_DADDR_RX_DST_ADDR(val)                ((val) << 0)
+
+#define UDMA_MRAM_STATUS_ERASE_PENDING_GET(value)          (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_STATUS_ERASE_PENDING_GETS(value)         (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_STATUS_ERASE_PENDING_SET(value,field)    (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_STATUS_ERASE_PENDING(val)                ((val) << 0)
+
+#define UDMA_MRAM_STATUS_TX_BUSY_GET(value)                (ARCHI_BEXTRACTU((value),1,1))
+#define UDMA_MRAM_STATUS_TX_BUSY_GETS(value)               (ARCHI_BEXTRACT((value),1,1))
+#define UDMA_MRAM_STATUS_TX_BUSY_SET(value,field)          (ARCHI_BINSERT((value),(field),1,1))
+#define UDMA_MRAM_STATUS_TX_BUSY(val)                      ((val) << 1)
+
+#define UDMA_MRAM_STATUS_RX_BUSY_GET(value)                (ARCHI_BEXTRACTU((value),1,2))
+#define UDMA_MRAM_STATUS_RX_BUSY_GETS(value)               (ARCHI_BEXTRACT((value),1,2))
+#define UDMA_MRAM_STATUS_RX_BUSY_SET(value,field)          (ARCHI_BINSERT((value),(field),1,2))
+#define UDMA_MRAM_STATUS_RX_BUSY(val)                      ((val) << 2)
+
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_GET(value)       (ARCHI_BEXTRACTU((value),1,3))
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_GETS(value)      (ARCHI_BEXTRACT((value),1,3))
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING_SET(value,field) (ARCHI_BINSERT((value),(field),1,3))
+#define UDMA_MRAM_STATUS_REF_LINE_PENDING(val)             ((val) << 3)
+
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_GET(value)            (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_GETS(value)           (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS_SET(value,field)      (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_MRAM_MODE_ECC_BYPS(val)                  ((val) << 0)
+
+#define UDMA_MRAM_MRAM_MODE_DPD_GET(value)                 (ARCHI_BEXTRACTU((value),1,1))
+#define UDMA_MRAM_MRAM_MODE_DPD_GETS(value)                (ARCHI_BEXTRACT((value),1,1))
+#define UDMA_MRAM_MRAM_MODE_DPD_SET(value,field)           (ARCHI_BINSERT((value),(field),1,1))
+#define UDMA_MRAM_MRAM_MODE_DPD(val)                       ((val) << 1)
+
+#define UDMA_MRAM_MRAM_MODE_AREF_GET(value)                (ARCHI_BEXTRACTU((value),1,2))
+#define UDMA_MRAM_MRAM_MODE_AREF_GETS(value)               (ARCHI_BEXTRACT((value),1,2))
+#define UDMA_MRAM_MRAM_MODE_AREF_SET(value,field)          (ARCHI_BINSERT((value),(field),1,2))
+#define UDMA_MRAM_MRAM_MODE_AREF(val)                      ((val) << 2)
+
+#define UDMA_MRAM_MRAM_MODE_TMEN_GET(value)                (ARCHI_BEXTRACTU((value),1,3))
+#define UDMA_MRAM_MRAM_MODE_TMEN_GETS(value)               (ARCHI_BEXTRACT((value),1,3))
+#define UDMA_MRAM_MRAM_MODE_TMEN_SET(value,field)          (ARCHI_BINSERT((value),(field),1,3))
+#define UDMA_MRAM_MRAM_MODE_TMEN(val)                      ((val) << 3)
+
+#define UDMA_MRAM_MRAM_MODE_NVR_GET(value)                 (ARCHI_BEXTRACTU((value),1,4))
+#define UDMA_MRAM_MRAM_MODE_NVR_GETS(value)                (ARCHI_BEXTRACT((value),1,4))
+#define UDMA_MRAM_MRAM_MODE_NVR_SET(value,field)           (ARCHI_BINSERT((value),(field),1,4))
+#define UDMA_MRAM_MRAM_MODE_NVR(val)                       ((val) << 4)
+
+#define UDMA_MRAM_MRAM_MODE_RST_B_GET(value)               (ARCHI_BEXTRACTU((value),1,5))
+#define UDMA_MRAM_MRAM_MODE_RST_B_GETS(value)              (ARCHI_BEXTRACT((value),1,5))
+#define UDMA_MRAM_MRAM_MODE_RST_B_SET(value,field)         (ARCHI_BINSERT((value),(field),1,5))
+#define UDMA_MRAM_MRAM_MODE_RST_B(val)                     ((val) << 5)
+
+#define UDMA_MRAM_MRAM_MODE_RET_B_GET(value)               (ARCHI_BEXTRACTU((value),1,6))
+#define UDMA_MRAM_MRAM_MODE_RET_B_GETS(value)              (ARCHI_BEXTRACT((value),1,6))
+#define UDMA_MRAM_MRAM_MODE_RET_B_SET(value,field)         (ARCHI_BINSERT((value),(field),1,6))
+#define UDMA_MRAM_MRAM_MODE_RET_B(val)                     ((val) << 6)
+
+#define UDMA_MRAM_MRAM_MODE_POR_B_GET(value)               (ARCHI_BEXTRACTU((value),1,7))
+#define UDMA_MRAM_MRAM_MODE_POR_B_GETS(value)              (ARCHI_BEXTRACT((value),1,7))
+#define UDMA_MRAM_MRAM_MODE_POR_B_SET(value,field)         (ARCHI_BINSERT((value),(field),1,7))
+#define UDMA_MRAM_MRAM_MODE_POR_B(val)                     ((val) << 7)
+
+#define UDMA_MRAM_MRAM_MODE_CMD_GET(value)                 (ARCHI_BEXTRACTU((value),8,8))
+#define UDMA_MRAM_MRAM_MODE_CMD_GETS(value)                (ARCHI_BEXTRACT((value),8,8))
+#define UDMA_MRAM_MRAM_MODE_CMD_SET(value,field)           (ARCHI_BINSERT((value),(field),8,8))
+#define UDMA_MRAM_MRAM_MODE_CMD(val)                       ((val) << 8)
+
+#define UDMA_MRAM_ERASE_ADDR_ADDR_GET(value)               (ARCHI_BEXTRACTU((value),19,0))
+#define UDMA_MRAM_ERASE_ADDR_ADDR_GETS(value)              (ARCHI_BEXTRACT((value),19,0))
+#define UDMA_MRAM_ERASE_ADDR_ADDR_SET(value,field)         (ARCHI_BINSERT((value),(field),19,0))
+#define UDMA_MRAM_ERASE_ADDR_ADDR(val)                     ((val) << 0)
+
+#define UDMA_MRAM_CLOCK_DIV_DATA_GET(value)                (ARCHI_BEXTRACTU((value),8,0))
+#define UDMA_MRAM_CLOCK_DIV_DATA_GETS(value)               (ARCHI_BEXTRACT((value),8,0))
+#define UDMA_MRAM_CLOCK_DIV_DATA_SET(value,field)          (ARCHI_BINSERT((value),(field),8,0))
+#define UDMA_MRAM_CLOCK_DIV_DATA(val)                      ((val) << 0)
+
+#define UDMA_MRAM_CLOCK_DIV_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,8))
+#define UDMA_MRAM_CLOCK_DIV_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,8))
+#define UDMA_MRAM_CLOCK_DIV_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,8))
+#define UDMA_MRAM_CLOCK_DIV_EN(val)                        ((val) << 8)
+
+#define UDMA_MRAM_TRIGGER_EN_GET(value)                    (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_TRIGGER_EN_GETS(value)                   (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_TRIGGER_EN_SET(value,field)              (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_TRIGGER_EN(val)                          ((val) << 0)
+
+#define UDMA_MRAM_ISR_ERASE_DONE_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_ISR_ERASE_DONE_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_ISR_ERASE_DONE_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_ISR_ERASE_DONE(val)                      ((val) << 0)
+
+#define UDMA_MRAM_ISR_PROGRAM_DONE_GET(value)              (ARCHI_BEXTRACTU((value),1,1))
+#define UDMA_MRAM_ISR_PROGRAM_DONE_GETS(value)             (ARCHI_BEXTRACT((value),1,1))
+#define UDMA_MRAM_ISR_PROGRAM_DONE_SET(value,field)        (ARCHI_BINSERT((value),(field),1,1))
+#define UDMA_MRAM_ISR_PROGRAM_DONE(val)                    ((val) << 1)
+
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_GET(value)             (ARCHI_BEXTRACTU((value),1,2))
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_GETS(value)            (ARCHI_BEXTRACT((value),1,2))
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE_SET(value,field)       (ARCHI_BINSERT((value),(field),1,2))
+#define UDMA_MRAM_ISR_TRIM_CFG_DONE(val)                   ((val) << 2)
+
+#define UDMA_MRAM_ISR_REF_LINE_DONE_GET(value)             (ARCHI_BEXTRACTU((value),1,3))
+#define UDMA_MRAM_ISR_REF_LINE_DONE_GETS(value)            (ARCHI_BEXTRACT((value),1,3))
+#define UDMA_MRAM_ISR_REF_LINE_DONE_SET(value,field)       (ARCHI_BINSERT((value),(field),1,3))
+#define UDMA_MRAM_ISR_REF_LINE_DONE(val)                   ((val) << 3)
+
+#define UDMA_MRAM_IER_ERASE_EN_GET(value)                  (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_IER_ERASE_EN_GETS(value)                 (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_IER_ERASE_EN_SET(value,field)            (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_IER_ERASE_EN(val)                        ((val) << 0)
+
+#define UDMA_MRAM_IER_PROGRAM_EN_GET(value)                (ARCHI_BEXTRACTU((value),1,1))
+#define UDMA_MRAM_IER_PROGRAM_EN_GETS(value)               (ARCHI_BEXTRACT((value),1,1))
+#define UDMA_MRAM_IER_PROGRAM_EN_SET(value,field)          (ARCHI_BINSERT((value),(field),1,1))
+#define UDMA_MRAM_IER_PROGRAM_EN(val)                      ((val) << 1)
+
+#define UDMA_MRAM_IER_TRIM_CFG_EN_GET(value)               (ARCHI_BEXTRACTU((value),1,2))
+#define UDMA_MRAM_IER_TRIM_CFG_EN_GETS(value)              (ARCHI_BEXTRACT((value),1,2))
+#define UDMA_MRAM_IER_TRIM_CFG_EN_SET(value,field)         (ARCHI_BINSERT((value),(field),1,2))
+#define UDMA_MRAM_IER_TRIM_CFG_EN(val)                     ((val) << 2)
+
+#define UDMA_MRAM_IER_REF_LINE_EN_GET(value)               (ARCHI_BEXTRACTU((value),1,3))
+#define UDMA_MRAM_IER_REF_LINE_EN_GETS(value)              (ARCHI_BEXTRACT((value),1,3))
+#define UDMA_MRAM_IER_REF_LINE_EN_SET(value,field)         (ARCHI_BINSERT((value),(field),1,3))
+#define UDMA_MRAM_IER_REF_LINE_EN(val)                     ((val) << 3)
+
+#define UDMA_MRAM_ICR_ERASE_DONE_GET(value)                (ARCHI_BEXTRACTU((value),1,0))
+#define UDMA_MRAM_ICR_ERASE_DONE_GETS(value)               (ARCHI_BEXTRACT((value),1,0))
+#define UDMA_MRAM_ICR_ERASE_DONE_SET(value,field)          (ARCHI_BINSERT((value),(field),1,0))
+#define UDMA_MRAM_ICR_ERASE_DONE(val)                      ((val) << 0)
+
+#define UDMA_MRAM_ICR_PROGRAM_DONE_GET(value)              (ARCHI_BEXTRACTU((value),1,1))
+#define UDMA_MRAM_ICR_PROGRAM_DONE_GETS(value)             (ARCHI_BEXTRACT((value),1,1))
+#define UDMA_MRAM_ICR_PROGRAM_DONE_SET(value,field)        (ARCHI_BINSERT((value),(field),1,1))
+#define UDMA_MRAM_ICR_PROGRAM_DONE(val)                    ((val) << 1)
+
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_GET(value)             (ARCHI_BEXTRACTU((value),1,2))
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_GETS(value)            (ARCHI_BEXTRACT((value),1,2))
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE_SET(value,field)       (ARCHI_BINSERT((value),(field),1,2))
+#define UDMA_MRAM_ICR_TRIM_CFG_DONE(val)                   ((val) << 2)
+
+#define UDMA_MRAM_ICR_REF_LINE_DONE_GET(value)             (ARCHI_BEXTRACTU((value),1,3))
+#define UDMA_MRAM_ICR_REF_LINE_DONE_GETS(value)            (ARCHI_BEXTRACT((value),1,3))
+#define UDMA_MRAM_ICR_REF_LINE_DONE_SET(value,field)       (ARCHI_BINSERT((value),(field),1,3))
+#define UDMA_MRAM_ICR_REF_LINE_DONE(val)                   ((val) << 3)
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v1.h b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v1.h
new file mode 100644
index 0000000..9035f60
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v1.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_SPIM_V1_H__
+#define __ARCHI_UDMA_UDMA_SPIM_V1_H__
+
+#define SPIM_RX_SADDR_OFFSET             0x000
+#define SPIM_RX_SIZE_OFFSET              0x004
+#define SPIM_RX_CFG_OFFSET               0x008
+#define SPIM_RX_INTCFG_OFFSET            0x00C
+
+#define SPIM_TX_SADDR_OFFSET             0x010
+#define SPIM_TX_SIZE_OFFSET              0x014
+#define SPIM_TX_CFG_OFFSET               0x018
+#define SPIM_TX_INTCFG_OFFSET            0x01C
+
+#define SPIM_STATUS_OFFSET               0x000
+#define SPIM_CLKDIV_OFFSET               0x004
+#define SPIM_SPICMD_OFFSET               0x008
+#define SPIM_SPIADR_OFFSET               0x00C
+#define SPIM_SPILEN_OFFSET               0x010
+#define SPIM_SPIDUM_OFFSET               0x014
+#define SPIM_TXFIFO_OFFSET               0x018
+#define SPIM_RXFIFO_OFFSET               0x01C
+
+
+#define ARCHI_SPIM_WSTATUS_QWRITE         8
+#define ARCHI_SPIM_WSTATUS_QREAD          4
+#define ARCHI_SPIM_WSTATUS_WRITE          2
+#define ARCHI_SPIM_WSTATUS_READ           1
+
+#define ARCHI_SPIM_WSTATUS_CSKEEP_BIT     16
+#define ARCHI_SPIM_WSTATUS_CS_BIT         8
+#define ARCHI_SPIM_WSTATUS_RESET_BIT      4
+#define ARCHI_SPIM_WSTATUS_CMD_BIT        0
+
+#define ARCHI_SPIM_RSTATUS_DATA_RX_BIT    6
+#define ARCHI_SPIM_RSTATUS_DATA_TX_BIT    5
+#define ARCHI_SPIM_RSTATUS_DUMMY_BIT      4
+#define ARCHI_SPIM_RSTATUS_MODE_BIT       3
+#define ARCHI_SPIM_RSTATUS_ADDR_BIT       2
+#define ARCHI_SPIM_RSTATUS_CMD_BIT        1
+#define ARCHI_SPIM_RSTATUS_IDLE_BIT       0
+
+#define ARCHI_SPIM_CLKDIV_DATASIZE_TX_BIT 18 
+#define ARCHI_SPIM_CLKDIV_DATASIZE_RX_BIT 16  
+#define ARCHI_SPIM_CLKDIV_CPHA_BIT        9
+#define ARCHI_SPIM_CLKDIV_CPOL_BIT        8
+#define ARCHI_SPIM_CLKDIV_CLKDIV_BIT      0
+
+#define SPIM_CMD_RD                      0
+#define SPIM_CMD_WR                      1
+#define SPIM_CMD_QRD                     2
+#define SPIM_CMD_QWR                     3
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v2.h b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v2.h
new file mode 100644
index 0000000..0d5dd87
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v2.h
@@ -0,0 +1,172 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_SPIM_V2_H__
+#define __ARCHI_UDMA_UDMA_SPIM_V2_H__
+
+// SPI commands IDS definition
+#define SPI_CMD_CFG_ID       0
+#define SPI_CMD_SOT_ID       1
+#define SPI_CMD_SEND_CMD_ID  2
+#define SPI_CMD_SEND_ADDR_ID 3
+#define SPI_CMD_DUMMY_ID     4
+#define SPI_CMD_WAIT_ID      5
+#define SPI_CMD_TX_DATA_ID   6
+#define SPI_CMD_RX_DATA_ID   7
+#define SPI_CMD_RPT_ID       8
+#define SPI_CMD_EOT_ID       9
+#define SPI_CMD_RPT_END_ID   10
+#define SPI_CMD_RX_CHECK_ID  11
+#define SPI_CMD_FUL_ID       12
+
+// SPI command fields offset, mask, value definition
+// SPI commands fields offsets
+#define SPI_CMD_ID_OFFSET       28
+#define SPI_CMD_ID_WIDTH         4
+
+// COMMON definitions
+#define SPI_CMD_QPI_ENA   1
+#define SPI_CMD_QPI_DIS   0
+#define SPI_CMD_BYTE_ALIGN_DIS  1
+#define SPI_CMD_BYTE_ALIGN_ENA  0
+#define SPI_CMD_DATA_WITDH(val) (val)
+#define SPI_CMD_CMD_SIZE(val) (val)
+
+// CFG
+#define SPI_CMD_CFG_CLK_DIV_OFFSET      0
+#define SPI_CMD_CFG_CLK_DIV_WIDTH   8
+#define SPI_CMD_CFG_CPHA_OFFSET         8
+#define SPI_CMD_CFG_CPOL_OFFSET       9
+
+#define SPI_CMD_CFG_CLKDIV(val) (val)
+#define SPI_CMD_CFG_CPOL_POS  1
+#define SPI_CMD_CFG_CPOL_NEG  0
+#define SPI_CMD_CFG_CPHA_STD  1
+#define SPI_CMD_CFG_CPHA_OPP  0
+
+// SOT
+#define SPI_CMD_SOT_CS_OFFSET    0
+#define SPI_CMD_SOT_CS_WIDTH     2
+
+#define SPI_CMD_SOT_CS0   0
+#define SPI_CMD_SOT_CS1   1
+#define SPI_CMD_SOT_CS2   2
+#define SPI_CMD_SOT_CS3   3
+
+// SEND_CMD
+#define SPI_CMD_SEND_CMD_CMD_OFFSET   0
+#define SPI_CMD_SEND_CMD_CMD_WIDTH    16
+#define SPI_CMD_SEND_CMD_SIZE_OFFSET  16
+#define SPI_CMD_SEND_CMD_SIZE_WIDTH   4
+#define SPI_CMD_SEND_CMD_QPI_OFFSET   27
+
+// SEND_ADDR
+#define SPI_CMD_SEND_ADDR_SIZE_OFFSET   16
+#define SPI_CMD_SEND_ADDR_SIZE_WIDTH  5
+#define SPI_CMD_SEND_ADDR_QPI_OFFSET    27
+
+//#define SPI_CMD_SEND_ADDR_VALUE(value)  ((((value) & 0xff000000) >> 24) | (((value) & 0xff0000) >> 8) | (((value) & 0xff00) << 8) | (((value) & 0xff) << 24))
+#define SPI_CMD_SEND_ADDR_VALUE(value)  (value)
+
+
+// SEND_DUMMY
+#define SPI_CMD_DUMMY_CYCLE_OFFSET      16
+#define SPI_CMD_DUMMY_CYCLE_WIDTH   5
+
+// TX_DATA
+#define SPI_CMD_TX_DATA_SIZE_OFFSET     0
+#define SPI_CMD_TX_DATA_SIZE_WIDTH      16
+#define SPI_CMD_TX_DATA_BYTE_ALIGN_OFFSET   26
+#define SPI_CMD_TX_DATA_QPI_OFFSET    27
+
+// RX_DATA
+#define SPI_CMD_RX_DATA_SIZE_OFFSET         0
+#define SPI_CMD_RX_DATA_SIZE_WIDTH      16
+#define SPI_CMD_RX_DATA_BYTE_ALIGN_OFFSET   26
+#define SPI_CMD_RX_DATA_BYTE_ALIGN_WIDTH    1
+#define SPI_CMD_RX_DATA_QPI_OFFSET          27
+#define SPI_CMD_RX_DATA_QPI_WIDTH           1
+
+// RPT
+#define SPI_CMD_RPT_NB_OFFSET           0
+#define SPI_CMD_RPT_NB_WIDTH        16
+
+// EOT
+#define SPI_CMD_EOT_GEN_EVT_OFFSET      0
+
+#define SPI_CMD_EOT_EVENT_ENA     1
+#define SPI_CMD_EOT_EVENT_DIS     0
+
+// WAIT
+#define SPI_CMD_WAIT_EVENT_OFFSET       0
+#define SPI_CMD_WAIT_EVENT_WIDTH        2
+
+// RX_CHECK
+#define SPI_CMD_RX_CHECK_VALUE_OFFSET       0
+#define SPI_CMD_RX_CHECK_VALUE_WIDTH    16
+
+#define SPI_CMD_RX_CHECK_SIZE_OFFSET        16
+#define SPI_CMD_RX_CHECK_SIZE_WIDTH     4
+
+#define SPI_CMD_RX_CHECK_MODE_OFFSET        24
+#define SPI_CMD_RX_CHECK_MODE_WIDTH     2
+
+#define SPI_CMD_RX_CHECK_BYTE_ALIGN_OFFSET  26
+
+#define SPI_CMD_RX_CHECK_QPI_OFFSET     27
+
+#define SPI_CMD_RX_CHECK_MODE_MATCH     0
+#define SPI_CMD_RX_CHECK_MODE_ONES      1
+#define SPI_CMD_RX_CHECK_MODE_ZEROS     2
+#define SPI_CMD_RX_CHECK_MODE_MASK      3
+
+// FULL DUPLEX
+#define SPI_CMD_FUL_SIZE_OFFSET           0
+#define SPI_CMD_FUL_SIZE_WIDTH            16
+#define SPI_CMD_FUL_BYTE_ALIGN_OFFSET       26
+#define SPI_CMD_FUL_BYTE_ALIGN_WIDTH        1
+
+// SPI CMD encoding
+#define SPI_CMD_CFG(clockDiv,cpol,cpha)   ((SPI_CMD_CFG_ID<<SPI_CMD_ID_OFFSET) | ((cpol)<<SPI_CMD_CFG_CPOL_OFFSET) | ((cpha)<<SPI_CMD_CFG_CPHA_OFFSET) | ((clockDiv)<<SPI_CMD_CFG_CLK_DIV_OFFSET))
+#define SPI_CMD_SOT(cs)                   ((SPI_CMD_SOT_ID << SPI_CMD_ID_OFFSET) | ((cs) << SPI_CMD_SOT_CS_OFFSET))
+#define SPI_CMD_SEND_CMD(cmd,bits,qpi)    ((SPI_CMD_SEND_CMD_ID<<SPI_CMD_ID_OFFSET) | ((qpi)<<SPI_CMD_SEND_CMD_QPI_OFFSET) | (((bits)-1)<<SPI_CMD_SEND_CMD_SIZE_OFFSET) | (((cmd)>>8)<<SPI_CMD_SEND_CMD_CMD_OFFSET) | (((cmd)&0xff)<<(SPI_CMD_SEND_CMD_CMD_OFFSET+8)))
+#define SPI_CMD_SEND_ADDR(bits,qpi)       ((SPI_CMD_SEND_ADDR_ID<<SPI_CMD_ID_OFFSET) | ((qpi)<<SPI_CMD_SEND_ADDR_QPI_OFFSET) | (((bits)-1)<<SPI_CMD_SEND_ADDR_SIZE_OFFSET))
+#define SPI_CMD_DUMMY(cycles)             ((SPI_CMD_DUMMY_ID<<SPI_CMD_ID_OFFSET) | (((cycles)-1)<<SPI_CMD_DUMMY_CYCLE_OFFSET))
+#define SPI_CMD_TX_DATA(bits,qpi,byte_align)         ((SPI_CMD_TX_DATA_ID<<SPI_CMD_ID_OFFSET) | ((qpi)<<SPI_CMD_TX_DATA_QPI_OFFSET) | (((bits)-1) << SPI_CMD_TX_DATA_SIZE_OFFSET) | ((byte_align)<<SPI_CMD_TX_DATA_BYTE_ALIGN_OFFSET))
+#define SPI_CMD_RX_DATA(bits,qpi,byte_align) \
+({ \
+  unsigned int result = __BITINSERT(0, SPI_CMD_RX_DATA_ID, SPI_CMD_ID_WIDTH, SPI_CMD_ID_OFFSET); \
+  result = __BITINSERT_R(result, qpi, SPI_CMD_RX_DATA_QPI_WIDTH, SPI_CMD_RX_DATA_QPI_OFFSET); \
+  result = __BITINSERT_R(result, (bits)-1, SPI_CMD_RX_DATA_SIZE_WIDTH, SPI_CMD_RX_DATA_SIZE_OFFSET); \
+  result = __BITINSERT_R(result, (byte_align), SPI_CMD_RX_DATA_BYTE_ALIGN_WIDTH, SPI_CMD_RX_DATA_BYTE_ALIGN_OFFSET); \
+  result; \
+})
+#define SPI_CMD_RPT(iter)                 ((SPI_CMD_RPT_ID<<SPI_CMD_ID_OFFSET) | ((iter)<<SPI_CMD_RPT_NB_OFFSET))
+#define SPI_CMD_EOT(evt)                  ((SPI_CMD_EOT_ID<<SPI_CMD_ID_OFFSET) | ((evt)<<SPI_CMD_EOT_GEN_EVT_OFFSET))
+
+#define SPI_CMD_RX_CHECK(mode,bits,value,qpi,byte_align) \
+  ((SPI_CMD_RX_CHECK_ID<<SPI_CMD_ID_OFFSET) | \
+  ((value) << SPI_CMD_RX_CHECK_VALUE_OFFSET) | \
+  ((mode) << SPI_CMD_RX_CHECK_MODE_OFFSET) | \
+  (((bits)-1) << SPI_CMD_RX_CHECK_SIZE_OFFSET) | \
+  ((byte_align)<<SPI_CMD_RX_CHECK_BYTE_ALIGN_OFFSET) | \
+  ((qpi)<<SPI_CMD_RX_CHECK_QPI_OFFSET))
+
+#define SPI_CMD_WAIT(event)               ((SPI_CMD_WAIT_ID<<SPI_CMD_ID_OFFSET) | ((event) << SPI_CMD_WAIT_EVENT_OFFSET))
+#define SPI_CMD_RPT_END()                 ((SPI_CMD_RPT_END_ID<<SPI_CMD_ID_OFFSET))
+#define SPI_CMD_FUL(bits,byte_align)      ((SPI_CMD_FUL_ID<<SPI_CMD_ID_OFFSET) | (((bits)-1) << SPI_CMD_FUL_SIZE_OFFSET) | ((byte_align)<<SPI_CMD_FUL_BYTE_ALIGN_OFFSET))
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v3.h b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v3.h
new file mode 100644
index 0000000..cb2b5a4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/spim/udma_spim_v3.h
@@ -0,0 +1,196 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_SPIM_V2_H__
+#define __ARCHI_UDMA_UDMA_SPIM_V2_H__
+
+#define ARCHI_SPIM_CMD_OFFSET      0x20
+
+
+// SPI commands IDS definition
+#define SPI_CMD_CFG_ID       0
+#define SPI_CMD_SOT_ID       1
+#define SPI_CMD_SEND_CMD_ID  2
+#define SPI_CMD_SEND_BITS_ID 2
+#define SPI_CMD_SEND_ADDR_ID 3
+#define SPI_CMD_DUMMY_ID     4
+#define SPI_CMD_WAIT_ID      5
+#define SPI_CMD_TX_DATA_ID   6
+#define SPI_CMD_RX_DATA_ID   7
+#define SPI_CMD_RPT_ID       8
+#define SPI_CMD_EOT_ID       9
+#define SPI_CMD_RPT_END_ID   10
+#define SPI_CMD_RX_CHECK_ID  11
+#define SPI_CMD_FUL_ID       12
+
+// SPI command fields offset, mask, value definition
+// SPI commands fields offsets
+#define SPI_CMD_ID_OFFSET       28
+
+// COMMON definitions
+#define SPI_CMD_QPI_ENA   1
+#define SPI_CMD_QPI_DIS   0
+#define SPI_CMD_LSB_FIRST  1
+#define SPI_CMD_MSB_FIRST  0
+#define SPI_CMD_4_WORD_PER_TRANSF 2
+#define SPI_CMD_2_WORD_PER_TRANSF 1
+#define SPI_CMD_1_WORD_PER_TRANSF 0
+#define SPI_CMD_DATA_WITDH(val) (val)
+#define SPI_CMD_CMD_SIZE(val) (val)
+
+// CFG
+#define SPI_CMD_CFG_CLK_DIV_OFFSET      0
+#define SPI_CMD_CFG_CLK_DIV_WIDTH   8
+#define SPI_CMD_CFG_CPHA_OFFSET         8
+#define SPI_CMD_CFG_CPOL_OFFSET       9
+
+#define SPI_CMD_CFG_CLKDIV(val) (val)
+#define SPI_CMD_CFG_CPOL_POS  1
+#define SPI_CMD_CFG_CPOL_NEG  0
+#define SPI_CMD_CFG_CPHA_STD  1
+#define SPI_CMD_CFG_CPHA_OPP  0
+
+// SOT
+#define SPI_CMD_SOT_CS_OFFSET    0
+#define SPI_CMD_SOT_CS_WIDTH     2
+
+#define SPI_CMD_SOT_CS0   0
+#define SPI_CMD_SOT_CS1   1
+#define SPI_CMD_SOT_CS2   2
+#define SPI_CMD_SOT_CS3   3
+
+// SEND_CMD
+#define SPI_CMD_SEND_CMD_CMD_OFFSET   0
+#define SPI_CMD_SEND_CMD_CMD_WIDTH    16
+#define SPI_CMD_SEND_CMD_SIZE_OFFSET  16
+#define SPI_CMD_SEND_CMD_SIZE_WIDTH   4
+#define SPI_CMD_SEND_CMD_QPI_OFFSET   27
+
+// SEND_CMD
+#define SPI_CMD_SEND_BITS_BITS_OFFSET   0
+#define SPI_CMD_SEND_BITS_BITS_WIDTH    16
+#define SPI_CMD_SEND_BITS_SIZE_OFFSET  16
+#define SPI_CMD_SEND_BITS_SIZE_WIDTH   4
+#define SPI_CMD_SEND_BITS_QPI_OFFSET   27
+
+// SEND_ADDR
+#define SPI_CMD_SEND_ADDR_SIZE_OFFSET   16
+#define SPI_CMD_SEND_ADDR_SIZE_WIDTH     5
+#define SPI_CMD_SEND_ADDR_QPI_OFFSET    27
+
+//#define SPI_CMD_SEND_ADDR_VALUE(value)  ((((value) & 0xff000000) >> 24) | (((value) & 0xff0000) >> 8) | (((value) & 0xff00) << 8) | (((value) & 0xff) << 24))
+#define SPI_CMD_SEND_ADDR_VALUE(value)  (value)
+
+
+// SEND_DUMMY
+#define SPI_CMD_DUMMY_CYCLE_OFFSET      16
+#define SPI_CMD_DUMMY_CYCLE_WIDTH        5
+
+// TX_DATA
+#define SPI_CMD_TX_DATA_SIZE_OFFSET          0
+#define SPI_CMD_TX_DATA_SIZE_WIDTH          16
+#define SPI_CMD_TX_DATA_QPI_OFFSET          27
+#define SPI_CMD_TX_DATA_WORDTRANS_OFFSET 21
+#define SPI_CMD_TX_DATA_WORDTRANS_WIDTH  2
+#define SPI_CMD_TX_DATA_LSBFIRST_OFFSET 26
+#define SPI_CMD_TX_DATA_BITSWORD_OFFSET 16
+#define SPI_CMD_TX_DATA_BITSWORD_WIDTH  5
+
+
+// RX_DATA
+#define SPI_CMD_RX_DATA_SIZE_OFFSET          0
+#define SPI_CMD_RX_DATA_SIZE_WIDTH          16
+#define SPI_CMD_RX_DATA_QPI_OFFSET          27
+#define SPI_CMD_RX_DATA_WORDTRANS_OFFSET 21
+#define SPI_CMD_RX_DATA_WORDTRANS_WIDTH  2
+#define SPI_CMD_RX_DATA_LSBFIRST_OFFSET 26
+#define SPI_CMD_RX_DATA_BITSWORD_OFFSET 16
+#define SPI_CMD_RX_DATA_BITSWORD_WIDTH  5
+
+
+// RPT
+#define SPI_CMD_RPT_NB_OFFSET                0
+#define SPI_CMD_RPT_NB_WIDTH                16
+
+// EOT
+#define SPI_CMD_EOT_GEN_EVT_OFFSET           0
+#define SPI_CMD_EOT_CS_KEEP_OFFSET           1
+
+#define SPI_CMD_EOT_EVENT_ENA                1
+#define SPI_CMD_EOT_EVENT_DIS                0
+
+// WAIT
+#define SPI_CMD_WAIT_EVENT_OFFSET            0
+#define SPI_CMD_WAIT_EVENT_WIDTH             2
+
+// RX_CHECK
+#define SPI_CMD_RX_CHECK_VALUE_OFFSET        0
+#define SPI_CMD_RX_CHECK_VALUE_WIDTH        16
+
+#define SPI_CMD_RX_CHECK_SIZE_OFFSET        16
+#define SPI_CMD_RX_CHECK_SIZE_WIDTH          4
+
+#define SPI_CMD_RX_CHECK_MODE_OFFSET        24
+#define SPI_CMD_RX_CHECK_MODE_WIDTH          2
+
+#define SPI_CMD_RX_CHECK_BYTE_ALIGN_OFFSET  26
+
+#define SPI_CMD_RX_CHECK_QPI_OFFSET         27
+
+#define SPI_CMD_RX_CHECK_MODE_MATCH          0
+#define SPI_CMD_RX_CHECK_MODE_ONES           1
+#define SPI_CMD_RX_CHECK_MODE_ZEROS          2
+#define SPI_CMD_RX_CHECK_MODE_MASK           3
+
+// FULL DUPLEX
+#define SPI_CMD_FUL_SIZE_OFFSET              0
+#define SPI_CMD_FUL_SIZE_WIDTH              16
+#define SPI_CMD_FUL_WORDTRANS_OFFSET 21
+#define SPI_CMD_FUL_WORDTRANS_WIDTH  2
+#define SPI_CMD_FUL_LSBFIRST_OFFSET 26
+#define SPI_CMD_FUL_BITSWORD_OFFSET 16
+#define SPI_CMD_FUL_BITSWORD_WIDTH  5
+
+#define SPI_CMD_SETUP_UC_TXRXEN_OFFSET 27
+#define SPI_CMD_SETUP_UC_DS_OFFSET     25
+
+// SPI CMD encoding
+#define SPI_CMD_CFG(clockDiv,cpol,cpha)                         ((SPI_CMD_CFG_ID<<SPI_CMD_ID_OFFSET)       | ((cpol)<<SPI_CMD_CFG_CPOL_OFFSET)          | ((cpha)<<SPI_CMD_CFG_CPHA_OFFSET)                | ((clockDiv)<<SPI_CMD_CFG_CLK_DIV_OFFSET))
+#define SPI_CMD_SOT(cs)                                         ((SPI_CMD_SOT_ID << SPI_CMD_ID_OFFSET)     | ((cs) << SPI_CMD_SOT_CS_OFFSET))
+#define SPI_CMD_SEND_CMD(cmd,bits,qpi)                          ((SPI_CMD_SEND_CMD_ID<<SPI_CMD_ID_OFFSET)  | ((qpi)<<SPI_CMD_SEND_CMD_QPI_OFFSET)       | (((bits)-1)<<SPI_CMD_SEND_CMD_SIZE_OFFSET)       | (cmd&0xFFFF) )
+#define SPI_CMD_SEND_BITS(data,bits,qpi)                        ((SPI_CMD_SEND_CMD_ID<<SPI_CMD_ID_OFFSET)  | ((qpi)<<SPI_CMD_SEND_CMD_QPI_OFFSET)       | (((bits)-1)<<SPI_CMD_SEND_CMD_SIZE_OFFSET)       | (data&0xFFFF) )
+#define SPI_CMD_DUMMY(cycles)                                   ((SPI_CMD_DUMMY_ID<<SPI_CMD_ID_OFFSET)     | (((cycles)-1)<<SPI_CMD_DUMMY_CYCLE_OFFSET))
+#define SPI_CMD_SETUP_UCA(txrxen,ds,addr)                       ((SPI_CMD_SETUP_UCA_ID<<SPI_CMD_ID_OFFSET) | ((txrxen)<<SPI_CMD_SETUP_UC_TXRXEN_OFFSET) | ((int)addr & 0xFFFFF))
+#define SPI_CMD_SETUP_UCS(txrxen,ds,size)                       ((SPI_CMD_SETUP_UCS_ID<<SPI_CMD_ID_OFFSET) | ((txrxen)<<SPI_CMD_SETUP_UC_TXRXEN_OFFSET) | ((ds)<<SPI_CMD_SETUP_UC_DS_OFFSET)               | (size & 0xFFFF))
+#define SPI_CMD_TX_DATA(words,wordstrans,bitsword,qpi,lsbfirst) ((SPI_CMD_TX_DATA_ID<<SPI_CMD_ID_OFFSET)   | ((qpi)<<SPI_CMD_TX_DATA_QPI_OFFSET)        | ((wordstrans)<<SPI_CMD_TX_DATA_WORDTRANS_OFFSET) | ((bitsword-1)<<SPI_CMD_TX_DATA_BITSWORD_OFFSET) | (((words)-1) << SPI_CMD_TX_DATA_SIZE_OFFSET) | ((lsbfirst)<<SPI_CMD_TX_DATA_LSBFIRST_OFFSET))
+#define SPI_CMD_RX_DATA(words,wordstrans,bitsword,qpi,lsbfirst) ((SPI_CMD_RX_DATA_ID<<SPI_CMD_ID_OFFSET)   | ((qpi)<<SPI_CMD_RX_DATA_QPI_OFFSET)        | ((wordstrans)<<SPI_CMD_RX_DATA_WORDTRANS_OFFSET) | ((bitsword-1)<<SPI_CMD_RX_DATA_BITSWORD_OFFSET) | (((words)-1) << SPI_CMD_RX_DATA_SIZE_OFFSET) | ((lsbfirst)<<SPI_CMD_RX_DATA_LSBFIRST_OFFSET))
+#define SPI_CMD_RPT(iter)                                       ((SPI_CMD_RPT_ID<<SPI_CMD_ID_OFFSET)       | ((iter)<<SPI_CMD_RPT_NB_OFFSET))
+
+#define SPI_CMD_EOT(evt,cs_keep)    ((SPI_CMD_EOT_ID<<28) | ((evt)<<SPI_CMD_EOT_GEN_EVT_OFFSET) | ((cs_keep)<<SPI_CMD_EOT_CS_KEEP_OFFSET))
+
+#define SPI_CMD_RX_CHECK(mode,bits,value,qpi,byte_align) \
+  ((SPI_CMD_RX_CHECK_ID<<SPI_CMD_ID_OFFSET) | \
+  ((value) << SPI_CMD_RX_CHECK_VALUE_OFFSET) | \
+  ((mode) << SPI_CMD_RX_CHECK_MODE_OFFSET) | \
+  (((bits)-1) << SPI_CMD_RX_CHECK_SIZE_OFFSET) | \
+  ((byte_align)<<SPI_CMD_RX_CHECK_BYTE_ALIGN_OFFSET) | \
+  ((qpi)<<SPI_CMD_RX_CHECK_QPI_OFFSET))
+
+#define SPI_CMD_WAIT(event)               ((SPI_CMD_WAIT_ID<<SPI_CMD_ID_OFFSET) | ((event) << SPI_CMD_WAIT_EVENT_OFFSET))
+#define SPI_CMD_RPT_END()                 ((SPI_CMD_RPT_END_ID<<SPI_CMD_ID_OFFSET))
+#define SPI_CMD_FUL(words,wordstrans,bitsword,lsbfirst) ((SPI_CMD_FUL_ID<<SPI_CMD_ID_OFFSET)   | ((wordstrans)<<SPI_CMD_FUL_WORDTRANS_OFFSET) | ((bitsword-1)<<SPI_CMD_FUL_BITSWORD_OFFSET) | (((words)-1) << SPI_CMD_FUL_SIZE_OFFSET) | ((lsbfirst)<<SPI_CMD_FUL_LSBFIRST_OFFSET))
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/tcdm/udma_tcdm_v1.h b/sw/pulp-sdk/archi/include/archi/udma/tcdm/udma_tcdm_v1.h
new file mode 100644
index 0000000..2e7e977
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/tcdm/udma_tcdm_v1.h
@@ -0,0 +1,23 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_TCDM_V1_H__
+#define __ARCHI_UDMA_UDMA_TCDM_V1_H__
+
+#define TCDM_T_DST_SADDR                (0x0)
+#define TCDM_T_SRC_SADDR                (0x4)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/uart/udma_uart_v1.h b/sw/pulp-sdk/archi/include/archi/udma/uart/udma_uart_v1.h
new file mode 100644
index 0000000..fdd04c0
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/uart/udma_uart_v1.h
@@ -0,0 +1,82 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_UART_V1_H__
+#define __ARCHI_UDMA_UDMA_UART_V1_H__
+
+// UART custom registers offset definition
+#define UART_STATUS_OFFSET               (0x00)
+#define UART_SETUP_OFFSET                (0x04)
+
+// UART custom registers bitfields offset, mask, value definition
+// STATUS
+#define UART_TX_BUSY_OFFSET   0
+#define UART_TX_BUSY_WIDTH    1
+#define UART_TX_BUSY_MASK   (0x1 << UART_TX_BUSY_OFFSET)
+#define UART_TX_BUSY      (0x1 << UART_TX_BUSY_OFFSET)
+
+#define UART_RX_BUSY_OFFSET   1
+#define UART_RX_BUSY_WIDTH    1
+#define UART_RX_BUSY_MASK   (0x1 << UART_RX_BUSY_OFFSET)
+#define UART_RX_BUSY      (0x1 << UART_RX_BUSY_OFFSET)
+
+#define UART_RX_PE_OFFSET   2
+#define UART_RX_PE_WIDTH    1
+#define UART_RX_PE_MASK     (0x1 << UART_RX_PE_OFFSET)
+#define UART_RX_PE      (0x1 << UART_RX_PE_OFFSET)
+
+// SETUP
+#define UART_PARITY_OFFSET    0
+#define UART_PARITY_WIDTH   1
+#define UART_PARITY_MASK    (0x1 << UART_PARITY_OFFSET)
+#define UART_PARITY_DIS     (0 << UART_PARITY_OFFSET)
+#define UART_PARITY_ENA     (1 << UART_PARITY_OFFSET)
+
+#define UART_BIT_LENGTH_OFFSET    1
+#define UART_BIT_LENGTH_WIDTH   2
+#define UART_BIT_LENGTH_MASK    (0x3 << UART_BIT_LENGTH_OFFSET)
+#define UART_BIT_LENGTH_5   (0 << UART_BIT_LENGTH_OFFSET)
+#define UART_BIT_LENGTH_6   (1 << UART_BIT_LENGTH_OFFSET)
+#define UART_BIT_LENGTH_7   (2 << UART_BIT_LENGTH_OFFSET)
+#define UART_BIT_LENGTH_8   (3 << UART_BIT_LENGTH_OFFSET)
+
+#define UART_STOP_BITS_OFFSET   3
+#define UART_STOP_BITS_WIDTH    1
+#define UART_STOP_BITS_MASK   (0x1 << UART_STOP_BITS_OFFSET)
+#define UART_STOP_BITS_1    (0 << UART_STOP_BITS_OFFSET)
+#define UART_STOP_BITS_2    (1 << UART_STOP_BITS_OFFSET)
+
+#define UART_TX_OFFSET    8
+#define UART_TX_WIDTH   1
+#define UART_TX_MASK    (0x1 << UART_TX_OFFSET)
+#define UART_TX_DIS   (0 << UART_TX_OFFSET)
+#define UART_TX_ENA   (1 << UART_TX_OFFSET)
+
+#define UART_RX_OFFSET    9
+#define UART_RX_WIDTH   1
+#define UART_RX_MASK    (0x1 << UART_RX_OFFSET)
+#define UART_RX_DIS   (0 << UART_RX_OFFSET)
+#define UART_RX_ENA   (1 << UART_RX_OFFSET)
+
+#define UART_CLKDIV_OFFSET    16
+#define UART_CLKDIV_WIDTH   16
+#define UART_CLKDIV_MASK    (0xffff << UART_CLKDIV_OFFSET)
+#define UART_CLKDIV(val)    (val << UART_CLKDIV_OFFSET)
+
+#define ARCHI_UDMA_UART_RX_EVT           0
+#define ARCHI_UDMA_UART_TX_EVT           1
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/udma/udma_v1.h b/sw/pulp-sdk/archi/include/archi/udma/udma_v1.h
new file mode 100644
index 0000000..68091af
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/udma_v1.h
@@ -0,0 +1,125 @@
+/* 
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __ARCHI_UDMA_V1_H__
+#define __ARCHI_UDMA_V1_H__
+
+#include "archi/pulp.h"
+#include "archi/udma/udma_periph_v1.h"
+
+/*
+ * Global register map
+ */
+
+// The UDMA register map is made of several channels, each channel area size is defined just below
+
+// Periph area size in log2
+#define UDMA_PERIPH_AREA_SIZE_LOG2  7
+
+// Periph area size
+#define UDMA_PERIPH_AREA_SIZE       (1<<UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Channel area size in log2
+#define UDMA_CHANNEL_SIZE_LOG2      4
+
+// Channel area size
+#define UDMA_CHANNEL_SIZE           (1<<UDMA_CHANNEL_SIZE_LOG2)
+
+
+// Each channel area is itself made of 3 areas
+// The offsets are given relative to the offset of the channel
+
+// Offset for RX part
+#define UDMA_CHANNEL_RX_OFFSET      0x00
+
+// Offset for TX part
+#define UDMA_CHANNEL_TX_OFFSET      0x10
+
+// Offset for peripheral specific part
+#define UDMA_CHANNEL_CUSTOM_OFFSET  0x20
+
+
+// For each channel, the RX and TX part have the following registers
+// The offsets are given relative to the offset of the RX or TX part
+
+// Start address register
+#define UDMA_CHANNEL_SADDR_OFFSET        0x0
+
+// Size register
+#define UDMA_CHANNEL_SIZE_OFFSET         0x4
+
+// Configuration register
+#define UDMA_CHANNEL_CFG_OFFSET          0x8
+
+// Int configuration register
+#define UDMA_CHANNEL_INTCFG_OFFSET       0xC
+
+
+
+// The UDMA also has a global configuration are defined here
+
+// Configuration area offset
+#define UDMA_CONF_OFFSET            0x200
+
+// Configuration area size
+#define UDMA_CONF_SIZE              0x008
+
+// This area contains the following registers
+
+// First event mask configuration
+#define UDMA_EVENTS_SETUP0_OFFSET    0x00
+
+// Second event mask configuration
+#define UDMA_EVENTS_SETUP1_OFFSET    0x04
+
+
+
+/*
+ * Register bitfields
+ */
+
+// The configuration register of the RX and TX parts for each channel can be accessed using the following bits
+
+#define UDMA_CHANNEL_CFG_CLEAR    (1<<5)  // Stop and clear all pending transfers
+#define UDMA_CHANNEL_CFG_EN       (1<<4)  // Start a transfer
+#define UDMA_CHANNEL_CFG_SIZE_BIT (1)
+#define UDMA_CHANNEL_CFG_SIZE_8   (0<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 8-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_16  (1<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 16-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_32  (2<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 32-bits transfer
+#define UDMA_CHANNEL_CFG_CONT     (1<<0)  // Configure for continuous mode
+
+
+
+
+
+
+/*
+ * Macros
+ */
+
+
+// Return the offset of a peripheral from its identifier
+#define UDMA_PERIPH_OFFSET(id)              ((id)*UDMA_PERIPH_AREA_SIZE)
+
+// Returns the identifier of a peripheral from its offset
+#define UDMA_PERIPH_GET(offset)             ((offset)>>UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Return the offset of a channel from its identifier
+#define UDMA_CHANNEL_OFFSET(id)              ((id)*UDMA_CHANNEL_SIZE)
+
+// Returns the identifier of a channel from its offset
+#define UDMA_CHANNEL_GET(offset)             ((offset)>>UDMA_CHANNEL_SIZE_LOG2)
+
+
+
+
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/udma_v2.h b/sw/pulp-sdk/archi/include/archi/udma/udma_v2.h
new file mode 100644
index 0000000..7633a0d
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/udma_v2.h
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_V2_H__
+#define __ARCHI_UDMA_UDMA_V2_H__
+
+/*
+ * Global register map
+ */
+
+// The UDMA register map is made of several channels, each channel area size is defined just below
+
+// Periph area size in log2
+#define UDMA_PERIPH_AREA_SIZE_LOG2  7
+
+// Periph area size
+#define UDMA_PERIPH_AREA_SIZE       (1<<UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Channel area size in log2
+#define UDMA_CHANNEL_SIZE_LOG2      4
+
+// Channel area size
+#define UDMA_CHANNEL_SIZE           (1<<UDMA_CHANNEL_SIZE_LOG2)
+
+
+
+// Each channel area is itself made of 3 areas
+// The offsets are given relative to the offset of the channel
+
+// Offset for RX part
+#define UDMA_CHANNEL_RX_OFFSET      0x00
+
+// Offset for TX part
+#define UDMA_CHANNEL_TX_OFFSET      0x10
+
+// Offset for peripheral specific part
+#define UDMA_CHANNEL_CUSTOM_OFFSET  0x20
+
+
+// For each channel, the RX and TX part have the following registers
+// The offsets are given relative to the offset of the RX or TX part
+
+// Start address register
+#define UDMA_CHANNEL_SADDR_OFFSET        0x0
+
+// Size register
+#define UDMA_CHANNEL_SIZE_OFFSET         0x4
+
+// Configuration register
+#define UDMA_CHANNEL_CFG_OFFSET          0x8
+
+// Int configuration register
+#define UDMA_CHANNEL_INTCFG_OFFSET       0xC
+
+
+
+
+// The UDMA also has a global configuration are defined here
+
+// Configuration area offset
+#if defined(PULP_CHIP_FAMILY) && PULP_CHIP_FAMILY == CHIP_USOC_V1
+#define UDMA_CONF_OFFSET            0xF80
+#else
+#define UDMA_CONF_OFFSET            0x780
+#endif
+
+// Configuration area size
+#define UDMA_CONF_SIZE              0x040
+
+// This area contains the following registers
+
+// Clock-gating control register
+#define UDMA_CONF_CG_OFFSET         0x00
+
+// Input event control register
+#define UDMA_CONF_EVTIN_OFFSET      0x04
+
+
+
+
+
+
+
+/*
+ * Register bitfields
+ */
+
+// The configuration register of the RX and TX parts for each channel can be accessed using the following bits
+
+#define UDMA_CHANNEL_CFG_SHADOW_BIT   (5)
+#define UDMA_CHANNEL_CFG_CLEAR_BIT    (5)
+#define UDMA_CHANNEL_CFG_EN_BIT       (4)
+#define UDMA_CHANNEL_CFG_SIZE_BIT     (1)
+#define UDMA_CHANNEL_CFG_CONT_BIT     (0)
+#define UDMA_CHANNEL_CFG_SHADOW   (1<<UDMA_CHANNEL_CFG_SHADOW_BIT)  // Indicates if a shadow transfer is there
+#define UDMA_CHANNEL_CFG_CLEAR    (1<<UDMA_CHANNEL_CFG_CLEAR_BIT)  // Stop and clear all pending transfers
+#define UDMA_CHANNEL_CFG_EN       (1<<UDMA_CHANNEL_CFG_EN_BIT)  // Start a transfer
+#define UDMA_CHANNEL_CFG_SIZE_8   (0<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 8-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_16  (1<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 16-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_32  (2<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 32-bits transfer
+#define UDMA_CHANNEL_CFG_CONT     (1<<UDMA_CHANNEL_CFG_CONT_BIT)  // Configure for continuous mode
+
+
+
+
+
+
+/*
+ * Macros
+ */
+
+
+// Returns the configuration of an input event. Several values can be ORed together to form the full configuration
+#define UDMA_CONF_EVTIN_EVT(udmaId,globalId) ((globalId)<<(udmaId*8))
+
+// Return the offset of a peripheral from its identifier
+#define UDMA_PERIPH_OFFSET(id)              ((id)<<UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Returns the identifier of a peripheral from its offset
+#define UDMA_PERIPH_GET(offset)             ((offset)>>UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Return the offset of a channel from its identifier
+#define UDMA_CHANNEL_OFFSET(id)              ((id)<<UDMA_CHANNEL_SIZE_LOG2)
+
+// Returns the identifier of a channel from its offset
+#define UDMA_CHANNEL_GET(offset)             ((offset)>>UDMA_CHANNEL_SIZE_LOG2)
+
+// Return the id of a channel from the peripheral id
+#define UDMA_CHANNEL_ID(id)                 ((id)*2)
+
+// Return the number of events per peripheral
+#define UDMA_NB_PERIPH_EVENTS_LOG2         1
+#define UDMA_NB_PERIPH_EVENTS              (1<<UDMA_NB_PERIPH_EVENTS_LOG2)
+
+// Return the periph id from the channel 
+#define UDMA_PERIPH_ID(id)                 ((id)/2)
+
+// Return the event id of a channel from the peripheral id
+#define UDMA_EVENT_ID(id)                 ((id)*UDMA_NB_PERIPH_EVENTS)
+
+
+
+// Define UDMA peripherals offset in case of multiple same periph
+#ifdef ARCHI_UDMA_HAS_SPIM
+#define UDMA_SPIM_OFFSET(id)          UDMA_PERIPH_OFFSET(ARCHI_UDMA_SPIM_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_UART
+#define UDMA_UART_OFFSET(id)          UDMA_PERIPH_OFFSET(ARCHI_UDMA_UART_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_I2C
+#define UDMA_I2C_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_I2C_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_I2S
+#endif
+#ifdef ARCHI_UDMA_HAS_CAM
+#define UDMA_CAM_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_CAM_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_TRACER
+#define UDMA_TRACER_OFFSET(id)        UDMA_PERIPH_OFFSET(ARCHI_UDMA_TRACER_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_TGEN
+#define UDMA_TGEN_OFFSET(id)          UDMA_PERIPH_OFFSET(ARCHI_UDMA_TGEN_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_TCDM
+#define UDMA_TCDM_OFFSET              UDMA_PERIPH_OFFSET(ARCHI_UDMA_TCDM_ID(id))
+#endif
+#ifdef ARCHI_UDMA_HAS_CPY
+#define UDMA_CPY_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_CPY_ID(id))
+#endif
+     
+#define ARCHI_SOC_EVENT_UDMA_RX(periph)   ((periph)*2)
+#define ARCHI_SOC_EVENT_UDMA_TX(periph)   ((periph)*2 + 1)
+
+// Define UMDA peripheral common register base address map
+
+#ifdef ARCHI_UDMA_HAS_SPIM
+#define UDMA_SPIM_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_SPIM_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_SPIM_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#endif
+
+#ifdef ARCHI_UDMA_HAS_I2C
+#define UDMA_I2C_DATA_ADDR(id)        (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_I2C_CMD_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_I2C_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#endif
+
+#ifdef ARCHI_UDMA_HAS_CAM
+#define UDMA_CAM_RX_ADDR(id)          (ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_CAM_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_CAM_RX(id)    ARCHI_SOC_EVENT_UDMA_RX(ARCHI_UDMA_CAM_ID(id))
+#endif
+
+#ifdef ARCHI_UDMA_HAS_TRACER
+#define UDMA_TRACER_RX_ADDR(id)       (ARCHI_UDMA_ADDR + UDMA_TRACER_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_TRACER_CUSTOM_ADDR(id)   (ARCHI_UDMA_ADDR + UDMA_TRACER_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_TRACER_RX(id) ARCHI_SOC_EVENT_UDMA_RX(ARCHI_UDMA_TRACER_ID(id))
+#endif
+
+#ifdef ARCHI_UDMA_HAS_TGEN
+#define UDMA_TGEN_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_TGEN_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_TGEN_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_TGEN_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#endif
+
+#ifdef ARCHI_UDMA_HAS_TCDM
+#define UDMA_TCDM_RX_ADDR             (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_TCDM_TX_ADDR             (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_TCDM_CUSTOM_ADDR         (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_CUSTOM_OFFSET)
+#endif
+
+#ifdef ARCHI_UDMA_HAS_CPY
+#define UDMA_CPY_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_CPY_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_CPY_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_CPY_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_CPY_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_CPY_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/udma/udma_v3.h b/sw/pulp-sdk/archi/include/archi/udma/udma_v3.h
new file mode 100644
index 0000000..1e2e77c
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/udma/udma_v3.h
@@ -0,0 +1,176 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_UDMA_UDMA_V3_H__
+#define __ARCHI_UDMA_UDMA_V3_H__
+
+/*
+ * Global register map
+ */
+
+// The UDMA register map is made of several channels, each channel area size is defined just below
+
+// Periph area size in log2
+#define UDMA_PERIPH_AREA_SIZE_LOG2  7
+
+// Periph area size
+#define UDMA_PERIPH_AREA_SIZE       (1<<UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Channel area size in log2
+#define UDMA_CHANNEL_SIZE_LOG2      4
+
+// Channel area size
+#define UDMA_CHANNEL_SIZE           (1<<UDMA_CHANNEL_SIZE_LOG2)
+
+#define UDMA_FIRST_CHANNEL_OFFSET   0x80
+
+
+
+// Each channel area is itself made of 3 areas
+// The offsets are given relative to the offset of the channel
+
+// Offset for RX part
+#define UDMA_CHANNEL_RX_OFFSET      0x00
+
+// Offset for TX part
+#define UDMA_CHANNEL_TX_OFFSET      0x10
+
+// Offset for peripheral specific part
+#define UDMA_CHANNEL_CUSTOM_OFFSET  0x20
+
+
+// For each channel, the RX and TX part have the following registers
+// The offsets are given relative to the offset of the RX or TX part
+
+// Start address register
+#define UDMA_CHANNEL_SADDR_OFFSET        0x0
+
+// Size register
+#define UDMA_CHANNEL_SIZE_OFFSET         0x4
+
+// Configuration register
+#define UDMA_CHANNEL_CFG_OFFSET          0x8
+
+// Int configuration register
+#define UDMA_CHANNEL_INTCFG_OFFSET       0xC
+
+
+
+
+// The UDMA also has a global configuration are defined here
+
+// Configuration area offset
+#define UDMA_CONF_OFFSET            0x0
+
+// Configuration area size
+#define UDMA_CONF_SIZE              0x040
+
+// This area contains the following registers
+
+// Clock-gating control register
+#define UDMA_CONF_CG_OFFSET         0x00
+
+// Input event control register
+#define UDMA_CONF_EVTIN_OFFSET      0x04
+
+
+
+
+
+
+
+/*
+ * Register bitfields
+ */
+
+// The configuration register of the RX and TX parts for each channel can be accessed using the following bits
+
+#define UDMA_CHANNEL_CFG_SHADOW_BIT   (5)
+#define UDMA_CHANNEL_CFG_CLEAR_BIT    (5)
+#define UDMA_CHANNEL_CFG_EN_BIT       (4)
+#define UDMA_CHANNEL_CFG_SIZE_BIT     (1)
+#define UDMA_CHANNEL_CFG_CONT_BIT     (0)
+#define UDMA_CHANNEL_CFG_SHADOW   (1<<UDMA_CHANNEL_CFG_SHADOW_BIT)  // Indicates if a shadow transfer is there
+#define UDMA_CHANNEL_CFG_CLEAR    (1<<UDMA_CHANNEL_CFG_CLEAR_BIT)  // Stop and clear all pending transfers
+#define UDMA_CHANNEL_CFG_EN       (1<<UDMA_CHANNEL_CFG_EN_BIT)  // Start a transfer
+#define UDMA_CHANNEL_CFG_SIZE_8   (0<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 8-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_16  (1<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 16-bits transfer
+#define UDMA_CHANNEL_CFG_SIZE_32  (2<<UDMA_CHANNEL_CFG_SIZE_BIT)  // Configure for 32-bits transfer
+#define UDMA_CHANNEL_CFG_CONT     (1<<UDMA_CHANNEL_CFG_CONT_BIT)  // Configure for continuous mode
+
+
+
+
+
+
+/*
+ * Macros
+ */
+
+
+// Returns the configuration of an input event. Several values can be ORed together to form the full configuration
+#define UDMA_CONF_EVTIN_EVT(udmaId,globalId) ((globalId)<<(udmaId*8))
+
+// Return the offset of a peripheral from its identifier
+#define UDMA_PERIPH_OFFSET(id)              (((id)<<UDMA_PERIPH_AREA_SIZE_LOG2)+UDMA_FIRST_CHANNEL_OFFSET)
+
+// Returns the identifier of a peripheral from its offset
+#define UDMA_PERIPH_GET(offset)             ((offset)>>UDMA_PERIPH_AREA_SIZE_LOG2)
+
+// Return the offset of a channel from its identifier
+#define UDMA_CHANNEL_OFFSET(id)              ((id)<<UDMA_CHANNEL_SIZE_LOG2)
+
+// Returns the identifier of a channel from its offset
+#define UDMA_CHANNEL_GET(offset)             ((offset)>>UDMA_CHANNEL_SIZE_LOG2)
+
+// Return the id of a channel from the peripheral id
+#define UDMA_CHANNEL_ID(id)                 ((id)*2)
+
+// Return the number of events per peripheral
+#define UDMA_NB_PERIPH_EVENTS_LOG2         2
+#define UDMA_NB_PERIPH_EVENTS              (1<<UDMA_NB_PERIPH_EVENTS_LOG2)
+
+// Return the periph id from the channel 
+#define UDMA_PERIPH_ID(id)                 ((id)/2)
+
+// Return the event id of a channel from the peripheral id
+#define UDMA_EVENT_ID(id)                 ((id)*UDMA_NB_PERIPH_EVENTS)
+
+
+
+#define ARCHI_SOC_EVENT_UDMA_RX(periph)   ((periph)*2)
+#define ARCHI_SOC_EVENT_UDMA_TX(periph)   ((periph)*2 + 1)
+
+
+
+// Define UMDA peripheral common register base address map
+
+#ifdef ARCHI_UDMA_HAS_SPIM
+
+#define ARCHI_UDMA_SPIM_RX_OFFSET     0x00
+#define ARCHI_UDMA_SPIM_TX_OFFSET     0x10
+#define ARCHI_UDMA_SPIM_CMD_OFFSET    0x20
+
+#define ARCHI_UDMA_SPIM_RX_EVT  0
+#define ARCHI_UDMA_SPIM_TX_EVT  1
+#define ARCHI_UDMA_SPIM_CMD_EVT 2
+#define ARCHI_UDMA_SPIM_EOT_EVT 3
+
+#endif
+
+
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/utils.h b/sw/pulp-sdk/archi/include/archi/utils.h
new file mode 100644
index 0000000..f543c24
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/utils.h
@@ -0,0 +1,74 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+
+#ifndef __ARCHI_UTILS_H__
+#define __ARCHI_UTILS_H__
+
+
+#define __ARCHI_DEF_REG_STR(x) #x
+#define _ARCHI_DEF_REG_MASK(x) __ARCHI_DEF_REG_STR(x ## _MASK ARCHI_REG_MASK(x ## _BIT, x ## _BITS))
+#define ARCHI_DEF_REG_MASK(x) _ARCHI_DEF_REF_MASK(x)
+
+#define _ARCHI_DEF_REG_VALUE(x, vname, val) __ARCHI_DEF_REG_STR(x ## _ ## vname  (val << (x ## _BIT)))
+#define ARCHI_DEF_REG_VALUE(x, vname, val) _ARCHI_DEF_REG_VALUE(x, vname, val)
+
+
+// Generate register mask given offset and size of bitfield
+#define ARCHI_REG_MASK(offset,size) (((1<<(size))-1) << (offset))
+
+// Generate register value given current (full) register value, register field value, offset and size of bitfield
+#define ARCHI_REG_FIELD_SET(fullValue,value,offset,size) (((fullValue) & ~ARCHI_REG_MASK(offset, size)) | ((value) << (offset)))
+
+// Get register field value given current (full) register value, offset and size of bitfield
+#define ARCHI_REG_FIELD_GET(fullValue,offset,size) (((fullValue) & ARCHI_REG_MASK(offset, size)) >> (offset))
+
+
+#ifndef LANGUAGE_ASSEMBLY
+
+#define archi_write8(add, val_)  (*(volatile unsigned char *)(long)(add) = val_)
+#define archi_write16(add, val_) (*(volatile unsigned short *)(long)(add) = val_)
+#define archi_write32(add, val_) (*(volatile unsigned int *)(long)(add) = val_)
+#define archi_write(add, val_)   (*(volatile unsigned int *)(long)(add) = val_)
+
+#define archi_read8(add)         (*(volatile unsigned char *)(long)(add))
+#define archi_read16(add)        (*(volatile unsigned short *)(long)(add))
+#define archi_read32(add)        (*(volatile unsigned int *)(long)(add))
+#define archi_read(add)          (*(volatile unsigned int *)(long)(add))
+
+
+#if defined(__riscv__) && !defined(__LLVM__) && !defined(RV_ISA_RV32)
+#define ARCHI_WRITE_VOL(base, offset, value) __builtin_pulp_write_base_off_v((value), (base), (offset))
+#define ARCHI_WRITE(base, offset, value)     __builtin_pulp_OffsetedWrite((value), (int *)(base), (offset))
+#define ARCHI_READ(base, offset)             __builtin_pulp_OffsetedRead((int *)(base), (offset))
+#else
+#define ARCHI_WRITE_VOL(base, offset, value) archi_write32((base) + (offset), (value))
+#define ARCHI_WRITE(base, offset, value)     archi_write32((base) + (offset), (value))
+#define ARCHI_READ(base, offset)             archi_read32((base) + (offset))
+#endif
+
+
+#include "archi/riscv/builtins_v2.h"
+#include "archi/riscv/builtins_v2_emu.h"
+
+#define ARCHI_BINSERT(dst,src,size,off)  __BITINSERT(dst,src,size,off)
+#define ARCHI_BINSERT_R(dst,src,size,off)  __BITINSERT_R(dst,src,size,off)
+#define ARCHI_BEXTRACTU(src,size,off)    __BITEXTRACTU(src,size,off)
+#define ARCHI_BEXTRACT(src,size,off)     __BITEXTRACT(src,size,off)
+
+#endif
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/vendors/dolphin/rtc.h b/sw/pulp-sdk/archi/include/archi/vendors/dolphin/rtc.h
new file mode 100644
index 0000000..de53751
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/vendors/dolphin/rtc.h
@@ -0,0 +1,297 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_RTC_H__
+#define __ARCHI_RTC_H__
+
+/*
+ *  The RTC should be used through the APB interface. In this header file, there are:
+ *      -   APB registers which are direct access registers, with ADDR: ( SOC_PERIPHERALS_BASE_ADDR + 0x7000 + APB_RTC_**_OFFSET)
+ *      -   RTC registers which are indirect access registers. These regs should be R/W via the APB registers.
+ *
+ *  For distinguishing these two types of registers:
+ *      -   APB registers:  All the defines are named in UPPER_CASE
+ *      -   RTC registers:  All the difines are named in Initial_Capitalization
+ *
+ *  ARCHI_RTC_ADDR = ( SOC_PERIPHERALS_BASE_ADDR + 0x8000 )
+ */
+
+
+#define RTC_RTC_INT_EVENT       ARCHI_SOC_EVENT_RTC_IRQ
+#define RTC_RTC_APB_EVENT       ARCHI_SOC_EVENT_RTC_APB_IRQ
+
+//  Address of APB registers
+#define APB_RTC_STAT_OFFSET                 0x00
+#define APB_RTC_CTRL_OFFSET                 0x04
+#define APB_RTC_DATA_OFFSET                 0x08
+#define APB_RTC_IRQ_CTRL_OFFSET             0x10
+#define APB_RTC_IRQ_MASK_OFFSET             0x14
+#define APB_RTC_IRQ_FLAG_OFFSET             0x18
+
+#define APB_RTC_STAT_REG_ADDR               (ARCHI_RTC_ADDR + APB_RTC_STAT_OFFSET)
+#define APB_RTC_CTRL_REG_ADDR               (ARCHI_RTC_ADDR + APB_RTC_CTRL_OFFSET)
+#define APB_RTC_DATA_REG_ADDR               (ARCHI_RTC_ADDR + APB_RTC_DATA_OFFSET)
+#define APB_RTC_IRQ_CTRL_REG_ADDR           (ARCHI_RTC_ADDR + APB_RTC_IRQ_CTRL_OFFSET)
+#define APB_RTC_IRQ_MASK_REG_ADDR           (ARCHI_RTC_ADDR + APB_RTC_IRQ_MASK_OFFSET)
+#define APB_RTC_IRQ_FLAG_REG_ADDR           (ARCHI_RTC_ADDR + APB_RTC_IRQ_FLAG_OFFSET)
+
+//  Bit field of APB registers
+#define APB_RTC_NOIRQ_REQ                   0x00    //   APB_RTC_Status  [0:1]
+#define APB_RTC_IRQ_REQ                     0x01    //   APB_RTC_Status  [0:1]
+#define APB_RTC_READ                        0x00
+#define APB_RTC_WRITE                       0x01
+#define APB_IRQ_HIGH_LEVEL                  0x00    // The generated INT_APB is a high level
+#define APB_IRQ_LOW_LEVEL                   0x01    // The generated INT_APB is a low level
+#define APB_IRQ_HIGH_LEVEL_PULSE            0x02    // The generated INT_APB is a high level pulse with a duration of 1 CKIN cycle
+#define APB_IRQ_LOW_LEVEL_PULSE             0x03    // The generated INT_APB is a low level pulse with a duration of 1 CKIN cycle
+#define APB_WRITE_IRQ_MASKED                0x01    // 0x0 APB Write Operation Irq Enabled
+#define APB_READ_IRQ_MASKED                 0x01    // 0x0 APB Read Operation Irq Enabled
+#define APB_W_Flag                          0x02    // b'1 of APB_RTC_IRQ_FLAG_REG_ADDR
+#define APB_R_Flag                          0x01    // b'0 of APB_RTC_IRQ_FLAG_REG_ADDR
+#define APB_SR_MASK                         0x03
+
+//*****************************************************
+//  Address of Indirect Access Register
+//*****************************************************
+#define RTC_Status_Addr                     0x00
+#define RTC_Ctrl_Addr                       0x01
+#define RTC_Clk_Ctrl_Addr                   0x02
+#define RTC_IRQ_Ctrl_Addr                   0x08
+#define RTC_IRQ_Mask_Addr                   0x09
+#define RTC_IRQ_Flag_Addr                   0x0A
+#define RTC_Calendar_Ctrl_Addr              0x10
+#define RTC_Calendar_TIME_Addr              0x12
+#define RTC_Calendar_DATE_Addr              0x13
+#define RTC_Alarm_Ctrl_Addr                 0x18
+#define RTC_Alarm1_TIME_Addr                0x1A
+#define RTC_Alarm1_DATE_Addr                0x1B
+#define RTC_CntDown_Ctrl_Addr               0x20
+#define RTC_CntDown1_Init_Addr              0x21
+#define RTC_CntDown1_Timer_Addr             0x22
+#define RTC_CKIN_DIV1_Addr                  0x28
+#define RTC_Ref_Clk_Conf_Addr               0x2A
+#define RTC_Test_Addr                       0x30
+
+//  Bit field of RTC indirect Access Register
+#define RTC_IRQ_REQ                         0x01    //   RTC_Status  [0:1]
+#define RTC_Soft_Reset                      0x01    // 0x00: No soft reset
+#define RTC_Calibration_Enable              0x01    // 0x00: Calibration disable
+#define RTC_Active_Mode                     0x00
+#define RTC_Standby_Mode                    0x01
+#define RTC_CKOUT_Auto_Calibrated           0x01    // 0x00: CKOUT not auto calibrated
+#define RTC_CKOUT_Not_Generated             0x01    // 0x00: CKOUT is generated
+#define RTC_Irq_High_Level                  0x00    // The generated INT_RTC is a high level
+#define RTC_Irq_Low_Level                   0x01    // The generated INT_RTC is a low level
+#define RTC_Irq_High_Level_Pulse            0x02    // The generated INT_RTC is a high level pulse with a duration of 1 CKIN cycle
+#define RTC_Irq_Low_Level_Pulse             0x03    // The generated INT_RTC is a low level pulse with a duration of 1 CKIN cycle
+#define RTC_Calibration_Irq_Masked          0x01    // Calibration Irq Enabled
+#define RTC_Timer1_Irq_Enable               0x00    // Countdown timer 1 irq enabled
+#define RTC_Timer1_Irq_Masked               0x01    // Countdown timer 1 irq masked;
+#define RTC_Alarm1_Irq_Enable               0x00    // Alarm 1 irq masked; When 0 Alarm 1 irq enabled
+#define RTC_Alarm1_Irq_Masked               0x01    // Alarm 1 irq masked; When 0 Alarm 1 irq enabled
+#define RTC_Calendar_Inactive               0x01    // 0x0: Calendar is active
+#define RTC_Alarm_Rpt_Mode                  0x01    // 0x0: Single Mode
+#define RTC_Alarm_ON                        0x00    // 0x0: Alarm1 is active
+#define RTC_Alarm_OFF                       0x01    // 0x0: Alarm1 is active
+#define RTC_CountDown1_Rpt_Mode             0x01    // 0x0: Single Mode
+#define RTC_CountDown1_Active               0x00    // 0x0: Countdown 1 is active
+#define RTC_CountDown1_Inactive             0x01
+
+#define RTC_Irq_Alarm1_Flag                 0x01
+#define RTC_Irq_Timer1_Flag                 0x10
+#define RTC_Irq_Calibration_Flag            0x1000
+
+#ifndef LANGUAGE_ASSEMBLY
+
+/*  Structure for APB RTC registers  */
+typedef union {
+  struct {
+    unsigned int apb_addr:6;           // Indirect access address, address range [0:3F]
+    unsigned int pad:10;
+    unsigned int apb_load:1;           /* Indirect access load bit:
+                                            0: APB read operation
+                                            1: APB write operation
+                                       */
+    unsigned int pad1:15;
+  };
+  unsigned int raw;
+}Apb_rtc_ctrlT;
+
+typedef union {
+  struct {
+    unsigned int irq_form:2;
+    unsigned int pad:30;
+  };
+  unsigned int raw;
+}Apb_irq_ctrlT;
+
+typedef union {
+  struct {
+    unsigned int readMask:1;
+    unsigned int writeMask:1;
+    unsigned int pad:30;
+  };
+  unsigned int raw;
+}Apb_irq_maskT;
+
+typedef union{
+    Apb_rtc_ctrlT       rtcCtrl;
+    Apb_irq_ctrlT       irqCtrl;
+    Apb_irq_maskT       irqMask;
+    unsigned int        Raw;
+}Apb_rtcT;
+
+//=============================================================
+/*  Structure for indirect access registers  */
+
+typedef union {
+  struct{
+    unsigned int rtc_sb:1;
+    unsigned int pad:3;
+    unsigned int cal_En:1;
+    unsigned int pad1:3;
+    unsigned int soft_rst:1;
+    unsigned int pad2:23;
+  };
+  unsigned int raw;
+}Rtc_ctrlT;
+
+typedef union{
+  struct{
+    unsigned int clkOut_sb:1;
+    unsigned int pad:11;
+    unsigned int div1_autoCal:1;
+    unsigned int pad1:3;
+    unsigned int div1_comp:5;
+    unsigned int pad2:11;
+  };
+  unsigned int raw;
+}Rtc_clk_ctrlT;
+
+typedef union{
+  struct{
+    unsigned int irq_form:2;
+    unsigned int pad:30;
+  };
+  unsigned int raw;
+}Rtc_irq_ctrlT;
+
+typedef union{
+  struct{
+    unsigned int alarm1_masked:1;
+    unsigned int pad:3;
+    unsigned int timer1_masked:1;
+    unsigned int pad1:7;
+    unsigned int cal_masked:1;
+    unsigned int pad2:19;
+  };
+  unsigned int raw;
+}Rtc_irq_maskT;
+
+typedef union{
+  struct{
+    unsigned int calend_En:1;
+    unsigned int pad:31;
+  };
+  unsigned int raw;
+}Rtc_calend_ctrlT;
+
+typedef union{
+  struct{
+    unsigned int second_0:4;
+    unsigned int second_1:4;
+    unsigned int minute_0:4;
+    unsigned int minute_1:4;
+    unsigned int hour_0:4;
+    unsigned int hour_1:4;
+  };
+  unsigned int raw;
+}Rtc_calend_timeT;
+
+typedef union{
+  struct{
+    unsigned int day_0:4;
+    unsigned int day_1:4;
+    unsigned int month_0:4;
+    unsigned int month_1:4;
+    unsigned int year_0:4;
+    unsigned int year_1:4;
+  };
+  unsigned int raw;
+}Rtc_calend_dateT;
+
+typedef union{
+  struct{
+    unsigned int alarm1_En:1;
+    unsigned int pad:3;
+    unsigned int alarm1_mode:1;
+    unsigned int pad1:11;
+    unsigned int alarm1_conf:4;
+    unsigned int pad2:12;
+  };
+  unsigned int raw;
+}Rtc_alarm_ctrlT;
+
+typedef union{
+  struct{
+    unsigned int cntDwn1_En:1;
+    unsigned int pad:3;
+    unsigned int cntDwn1_mode:1;
+    unsigned int pad1:27;
+  };
+  unsigned int raw;
+}Rtc_cntDwn_ctrlT;
+
+typedef union {
+  struct{
+    unsigned int divVal:16;
+    unsigned int pad:16;
+  };
+  unsigned int raw;
+}Rtc_CKIN_divT;
+
+typedef union{
+  struct{
+    unsigned int refClkVal:22;
+    unsigned int pad:10;
+  };
+  unsigned int raw;
+}Rtc_ref_clkT;
+
+typedef union{
+//    unsigned int        status;
+    Rtc_ctrlT           conf;
+    Rtc_clk_ctrlT       clkConf;
+    Rtc_irq_ctrlT       irqConf;
+    Rtc_irq_maskT       irqMask;
+//    unsigned int        irqFlag;
+    Rtc_calend_ctrlT    calendConf;
+//    unsigned int        calendTime;
+//    unsigned int        calendDate;
+    Rtc_alarm_ctrlT     alarmCtrl;
+//    unsigned int        alarmTime;
+//    unsigned int        alarmDate;
+    Rtc_cntDwn_ctrlT    cntDwnCtrl;
+//    unsigned int        cntDwn1InitVal;
+//    unsigned int        cntDwn1Val;
+    Rtc_CKIN_divT       ckinDiv;
+    Rtc_ref_clkT        refClk;
+    unsigned int        Raw;
+}RtcT;
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/archi/include/archi/vendors/iid/quiddikey_v1.h b/sw/pulp-sdk/archi/include/archi/vendors/iid/quiddikey_v1.h
new file mode 100644
index 0000000..5337910
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/vendors/iid/quiddikey_v1.h
@@ -0,0 +1,459 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_IID_QUIDDIKEY_V1_H__
+#define __ARCHI_IID_QUIDDIKEY_V1_H__
+
+// Registers offset definition
+#define APB_QK_CR_OFFSET       				(0x00)
+#define APB_QK_SR_OFFSET       				(0x08)
+#define APB_QK_AR_OFFSET       				(0x0C)
+#define APB_QK_IER_OFFSET      				(0x10)
+#define APB_QK_IMR_OFFSET      				(0x14)
+#define APB_QK_ISR_OFFSET      				(0x18)
+#define APB_QK_KEY_DEST_OFFSET 				(0x20)
+#define APB_QK_DIR_OFFSET      				(0xA0)
+#define APB_QK_DOR_OFFSET      				(0xA8)
+#define APB_QK_MISC_OFFSET     				(0xC0)
+#define APB_QK_IF_SR_OFFSET    				(0xD0)
+#define APB_QK_TEST_OFFSET     				(0xD8)
+#define APB_QK_HW_RUC0_OFFSET  				(0xE0)
+#define APB_QK_HW_RUC1_OFFSET  				(0xE4)
+#define APB_QK_HW_SET_OFFSET   				(0xF0)
+#define APB_QK_HW_INFO_OFFSET  				(0xF4)
+#define APB_QK_HW_ID_OFFSET    				(0xF8)
+#define APB_QK_HW_VER_OFFSET   				(0xFC)
+
+// Registers bitfields offset, mask, value definition
+// Configuration Register
+#define APB_QK_CR_ZEROISE_BIT        				(0)
+#define APB_QK_CR_ZEROISE_BITS       				(1)
+#define APB_QK_CR_ZEROISE_MASK       				ARCHI_REG_MASK(APB_QK_CR_ZEROISE_BIT,       APB_QK_CR_ZEROISE_BITS)
+#define APB_QK_CR_ZEROISE_ENA        				(1<<APB_QK_CR_ZEROISE_BIT)
+#define APB_QK_CR_ZEROISE_DIS        				(0<<APB_QK_CR_ZEROISE_BIT)
+
+#define APB_QK_CR_ENROLL_BIT         				(1)
+#define APB_QK_CR_ENROLL_BITS        				(1)
+#define APB_QK_CR_ENROLL_MASK        				ARCHI_REG_MASK(APB_QK_CR_ENROLL_BIT,        APB_QK_CR_ENROLL_BITS)
+#define APB_QK_CR_ENROLL_ENA         			 	(1<<APB_QK_CR_ENROLL_BIT)
+#define APB_QK_CR_ENROLL_DIS         			 	(0<<APB_QK_CR_ENROLL_BIT)
+
+#define APB_QK_CR_START_BIT          				(2)
+#define APB_QK_CR_START_BITS         				(1)
+#define APB_QK_CR_START_MASK         				ARCHI_REG_MASK(APB_QK_CR_START_BIT,         APB_QK_CR_START_BITS)
+#define APB_QK_CR_START_ENA          				(1<<APB_QK_CR_START_BIT)
+#define APB_QK_CR_START_DIS          				(0<<APB_QK_CR_START_BIT)
+
+#define APB_QK_CR_STOP_BIT           				(5)
+#define APB_QK_CR_STOP_BITS          				(1)
+#define APB_QK_CR_STOP_MASK          				ARCHI_REG_MASK(APB_QK_CR_STOP_BIT,          APB_QK_CR_STOP_BITS)
+#define APB_QK_CR_STOP_ENA           				(1<<APB_QK_CR_STOP_BIT)
+#define APB_QK_CR_STOP_DIS           				(0<<APB_QK_CR_STOP_BIT)
+
+#define APB_QK_CR_GET_KEY_BIT        				(6)
+#define APB_QK_CR_GET_KEY_BITS       				(1)
+#define APB_QK_CR_GET_KEY_MASK       				ARCHI_REG_MASK(APB_QK_CR_GET_KEY_BIT,       APB_QK_CR_GET_KEY_BITS)
+#define APB_QK_CR_GET_KEY_ENA        				(1<<APB_QK_CR_GET_KEY_BIT)
+#define APB_QK_CR_GET_KEY_DIS        				(0<<APB_QK_CR_GET_KEY_BIT)
+
+#define APB_QK_CR_UNWRAP_BIT         				(7)
+#define APB_QK_CR_UNWRAP_BITS        				(1)
+#define APB_QK_CR_UNWRAP_MASK        				ARCHI_REG_MASK(APB_QK_CR_UNWRAP_BIT,        APB_QK_CR_UNWRAP_MASK)
+#define APB_QK_CR_UNWRAP_ENA         				(1<<APB_QK_CR_UNWRAP_BIT)
+#define APB_QK_CR_UNWRAP_DIS         				(0<<APB_QK_CR_UNWRAP_BIT)
+
+#define APB_QK_CR_WRAP_GEN_RAND_BIT  				(8)
+#define APB_QK_CR_WRAP_GEN_RAND_BITS 				(1)
+#define APB_QK_CR_WRAP_GEN_RAND_MASK 				ARCHI_REG_MASK(APB_QK_CR_WRAP_GEN_RAND_BIT, APB_QK_CR_WRAP_GEN_RAND_BITS)
+#define APB_QK_CR_WRAP_GEN_RAND_ENA  				(1<<APB_QK_CR_WRAP_GEN_RAND_BIT)
+#define APB_QK_CR_WRAP_GEN_RAND_DIS  				(0<<APB_QK_CR_WRAP_GEN_RAND_BIT)
+
+#define APB_QK_CR_WRAP_BIT           				(9)
+#define APB_QK_CR_WRAP_BITS          				(1)
+#define APB_QK_CR_WRAP_MASK          				ARCHI_REG_MASK(APB_QK_CR_WRAP_BIT,          APB_QK_CR_WRAP_BITS)
+#define APB_QK_CR_WRAP_ENA           				(1<<APB_QK_CR_WRAP_BIT)
+#define APB_QK_CR_WRAP_DIS           				(0<<APB_QK_CR_WRAP_BIT)
+
+#define APB_QK_CR_GEN_RAND_BIT       				(15)
+#define APB_QK_CR_GEN_RAND_BITS      				(1)
+#define APB_QK_CR_GEN_RAND_MASK      				ARCHI_REG_MASK(APB_QK_CR_GEN_RAND_BIT,      APB_QK_CR_GEN_RAND_BITS)
+#define APB_QK_CR_GEN_RAND_ENA       				(1<<APB_QK_CR_GEN_RAND_BIT)
+#define APB_QK_CR_GEN_RAND_DIS       				(0<<APB_QK_CR_GEN_RAND_BIT)
+
+
+// Status Register
+#define APB_QK_SR_BUSY_BIT       					(0)
+#define APB_QK_SR_BUSY_BITS       					(1)
+#define APB_QK_SR_BUSY_MASK       					ARCHI_REG_MASK(APB_QK_SR_BUSY_BIT, APB_QK_SR_BUSY_BIT)
+#define APB_QK_SR_BUSY_TRUE         				(1 << APB_QK_SR_BUSY_BIT)
+#define APB_QK_SR_BUSY_FALSE         				(0 << APB_QK_SR_BUSY_BIT)
+
+#define APB_QK_SR_LAST_OP_BIT       				(1)
+#define APB_QK_SR_LAST_OP_BITS       				(1)
+#define APB_QK_SR_LAST_OP_MASK       				ARCHI_REG_MASK(APB_QK_SR_LAST_OP_BIT, APB_QK_SR_LAST_OP_BITS)
+#define APB_QK_SR_LAST_OP_OK         				(1 << APB_QK_SR_LAST_OP_BIT)
+#define APB_QK_SR_LAST_OP_FAIL         				(0 << APB_QK_SR_LAST_OP_BIT)
+
+#define APB_QK_SR_LAST_OP_ERR_BIT       			(2)
+#define APB_QK_SR_LAST_OP_ERR_BITS       			(1)
+#define APB_QK_SR_LAST_OP_ERR_MASK       			ARCHI_REG_MASK(APB_QK_SR_LAST_OP_ERR_BIT, APB_QK_SR_LAST_OP_ERR_BITS)
+#define APB_QK_SR_LAST_OP_ERR_FAIL         			(1 << APB_QK_SR_LAST_OP_ERR_BIT)
+#define APB_QK_SR_LAST_OP_ERR_OK         			(0 << APB_QK_SR_LAST_OP_ERR_BIT)
+
+#define APB_QK_SR_ZEROIZED_BIT       				(3)
+#define APB_QK_SR_ZEROIZED_BITS       				(1)
+#define APB_QK_SR_ZEROIZED_MASK       				ARCHI_REG_MASK(APB_QK_SR_ZEROIZED_BIT, APB_QK_SR_ZEROIZED_BITS)
+#define APB_QK_SR_ZEROIZED_ZER_ST         			(1 << APB_QK_SR_ZEROIZED_BIT)
+#define APB_QK_SR_ZEROIZED_LOCK_ST         			(0 << APB_QK_SR_ZEROIZED_BIT)
+
+#define APB_QK_SR_REJECTED_BIT       				(4)
+#define APB_QK_SR_REJECTED_BITS       				(1)
+#define APB_QK_SR_REJECTED_MASK       				ARCHI_REG_MASK(APB_QK_SR_REJECTED_BIT, APB_QK_SR_REJECTED_BITS)
+#define APB_QK_SR_REJECTED_REJ         				(1 << APB_QK_SR_REJECTED_BIT)
+#define APB_QK_SR_REJECTED_OK         				(0 << APB_QK_SR_REJECTED_BIT)
+
+#define APB_QK_SR_DI_REQ_BIT       				    (5)
+#define APB_QK_SR_DI_REQ_BITS       				(1)
+#define APB_QK_SR_DI_REQ_MASK       				ARCHI_REG_MASK(APB_QK_SR_DI_REQ_BIT, APB_QK_SR_DI_REQ_BITS)
+#define APB_QK_SR_DI_REQ_REQ         				(1 << APB_QK_SR_DI_REQ_BIT)
+#define APB_QK_SR_DI_REQ_NO         				(0 << APB_QK_SR_DI_REQ_BIT)
+
+#define APB_QK_SR_DO_REQ_BIT       				    (6)
+#define APB_QK_SR_DO_REQ_BITS       				(1)
+#define APB_QK_SR_DO_REQ_MASK       				ARCHI_REG_MASK(APB_QK_SR_DO_REQ_BIT, APB_QK_SR_DO_REQ_BITS)
+#define APB_QK_SR_DO_REQ_REQ         				(1 << APB_QK_SR_DO_REQ_BIT)
+#define APB_QK_SR_DO_REQ_NO         				(0 << APB_QK_SR_DO_REQ_BIT)
+
+
+// allow Register
+#define APB_QK_AR_ENROLL_BIT       				    (1)
+#define APB_QK_AR_ENROLL_BITS       				(1)
+#define APB_QK_AR_ENROLL_MASK       				ARCHI_REG_MASK(APB_QK_AR_ENROLL_BIT, APB_QK_AR_ENROLL_BITS)
+#define APB_QK_AR_ENROLL_ENA         				(1 << APB_QK_AR_ENROLL_BIT)
+#define APB_QK_AR_ENROLL_DIS        				(0 << APB_QK_AR_ENROLL_BIT)
+
+#define APB_QK_AR_START_BIT       				    (2)
+#define APB_QK_AR_START_BITS       				(1)
+#define APB_QK_AR_START_MASK       				ARCHI_REG_MASK(APB_QK_AR_START_BIT, APB_QK_AR_START_BITS)
+#define APB_QK_AR_START_ENA         				(1 << APB_QK_AR_START_BIT)
+#define APB_QK_AR_START_DIS        				(0 << APB_QK_AR_START_BIT)
+
+#define APB_QK_AR_STOP_BIT       				    (5)
+#define APB_QK_AR_STOP_BITS       				(1)
+#define APB_QK_AR_STOP_MASK       				ARCHI_REG_MASK(APB_QK_AR_STOP_BIT, APB_QK_AR_STOP_BITS)
+#define APB_QK_AR_STOP_ENA         				(1 << APB_QK_AR_STOP_BIT)
+#define APB_QK_AR_STOP_DIS        				(0 << APB_QK_AR_STOP_BIT)
+
+#define APB_QK_AR_GET_KEY_BIT       				    (6)
+#define APB_QK_AR_GET_KEY_BITS       				(1)
+#define APB_QK_AR_GET_KEY_MASK       				ARCHI_REG_MASK(APB_QK_AR_GET_KEY_BIT, APB_QK_AR_GET_KEY_BITS)
+#define APB_QK_AR_GET_KEY_ENA         				(1 << APB_QK_AR_GET_KEY_BIT)
+#define APB_QK_AR_GET_KEY_DIS        				(0 << APB_QK_AR_GET_KEY_BIT)
+
+#define APB_QK_AR_UNWRAP_BIT       				    (7)
+#define APB_QK_AR_UNWRAP_BITS       				(1)
+#define APB_QK_AR_UNWRAP_MASK       				ARCHI_REG_MASK(APB_QK_AR_UNWRAP_BIT, APB_QK_AR_UNWRAP_BITS)
+#define APB_QK_AR_UNWRAP_ENA         				(1 << APB_QK_AR_UNWRAP_BIT)
+#define APB_QK_AR_UNWRAP_DIS        				(0 << APB_QK_AR_UNWRAP_BIT)
+
+#define APB_QK_AR_WRAP_GEN_RAND_BIT       				    (8)
+#define APB_QK_AR_WRAP_GEN_RAND_BITS       				(1)
+#define APB_QK_AR_WRAP_GEN_RAND_MASK       				ARCHI_REG_MASK(APB_QK_AR_WRAP_GEN_RAND_BIT, APB_QK_AR_WRAP_GEN_RAND_BITS)
+#define APB_QK_AR_WRAP_GEN_RAND_ENA         				(1 << APB_QK_AR_WRAP_GEN_RAND_BIT)
+#define APB_QK_AR_WRAP_GEN_RAND_DIS        				(0 << APB_QK_AR_WRAP_GEN_RAND_BIT)
+
+#define APB_QK_AR_WRAP_BIT       				    (9)
+#define APB_QK_AR_WRAP_BITS       				(1)
+#define APB_QK_AR_WRAP_MASK       				ARCHI_REG_MASK(APB_QK_AR_WRAP_BIT, APB_QK_AR_WRAP_BITS)
+#define APB_QK_AR_WRAP_ENA         				(1 << APB_QK_AR_WRAP_BIT)
+#define APB_QK_AR_WRAP_DIS        				(0 << APB_QK_AR_WRAP_BIT)
+
+#define APB_QK_AR_GEN_RAND_BIT       				    (15)
+#define APB_QK_AR_GEN_RAND_BITS       				(1)
+#define APB_QK_AR_GEN_RAND_MASK       				ARCHI_REG_MASK(APB_QK_AR_GEN_RAND_BIT, APB_QK_AR_GEN_RAND_BITS)
+#define APB_QK_AR_GEN_RAND_ENA         				(1 << APB_QK_AR_GEN_RAND_BIT)
+#define APB_QK_AR_GEN_RAND_DIS        				(0 << APB_QK_AR_GEN_RAND_BIT)
+
+
+// Interrupt Enable Register
+#define APB_QK_IER_BIT       				    (0)
+#define APB_QK_IER_BITS       				(1)
+#define APB_QK_IER_MASK       				ARCHI_REG_MASK(APB_QK_IER_BIT, APB_QK_IER_BITS)
+#define APB_QK_IER_ENA         				(1 << APB_QK_IER_BIT)
+#define APB_QK_IER_DIS        				(0 << APB_QK_IER_BIT)
+
+
+
+// Interrupt Mask Register
+#define APB_QK_IMR_BUSY_BIT       				    (0)
+#define APB_QK_IMR_BUSY_BITS       				(1)
+#define APB_QK_IMR_BUSY_MASK       				ARCHI_REG_MASK(APB_QK_IMR_BUSY_BIT, APB_QK_IMR_BUSY_BITS)
+#define APB_QK_IMR_BUSY_ENA         				(1 << APB_QK_IMR_BUSY_BIT)
+#define APB_QK_IMR_BUSY_DIS        				(0 << APB_QK_IMR_BUSY_BIT)
+
+#define APB_QK_IMR_OK_BIT       				    (1)
+#define APB_QK_IMR_OK_BITS       				(1)
+#define APB_QK_IMR_OK_MASK       				ARCHI_REG_MASK(APB_QK_IMR_OK_BIT, APB_QK_IMR_OK_BITS)
+#define APB_QK_IMR_OK_ENA         				(1 << APB_QK_IMR_OK_BIT)
+#define APB_QK_IMR_OK_DIS        				(0 << APB_QK_IMR_OK_BIT)
+
+#define APB_QK_IMR_ERROR_BIT       				    (2)
+#define APB_QK_IMR_ERROR_BITS       				(1)
+#define APB_QK_IMR_ERROR_MASK       				ARCHI_REG_MASK(APB_QK_IMR_ERROR_BIT, APB_QK_IMR_ERROR_BITS)
+#define APB_QK_IMR_ERROR_ENA         				(1 << APB_QK_IMR_ERROR_BIT)
+#define APB_QK_IMR_ERROR_DIS        				(0 << APB_QK_IMR_ERROR_BIT)
+
+#define APB_QK_IMR_ZEROIZED_BIT       				    (3)
+#define APB_QK_IMR_ZEROIZED_BITS       				(1)
+#define APB_QK_IMR_ZEROIZED_MASK       				ARCHI_REG_MASK(APB_QK_IMR_ZEROIZED_BIT, APB_QK_IMR_ZEROIZED_BITS)
+#define APB_QK_IMR_ZEROIZED_ENA         				(1 << APB_QK_IMR_ZEROIZED_BIT)
+#define APB_QK_IMR_ZEROIZED_DIS        				(0 << APB_QK_IMR_ZEROIZED_BIT)
+
+#define APB_QK_IMR_REJECTED_BIT       				    (4)
+#define APB_QK_IMR_REJECTED_BITS       				(1)
+#define APB_QK_IMR_REJECTED_MASK       				ARCHI_REG_MASK(APB_QK_IMR_REJECTED_BIT, APB_QK_IMR_REJECTED_BITS)
+#define APB_QK_IMR_REJECTED_ENA         				(1 << APB_QK_IMR_REJECTED_BIT)
+#define APB_QK_IMR_REJECTED_DIS        				(0 << APB_QK_IMR_REJECTED_BIT)
+
+#define APB_QK_IMR_DI_REQ_BIT       				    (5)
+#define APB_QK_IMR_DI_REQ_BITS       				(1)
+#define APB_QK_IMR_DI_REQ_MASK       				ARCHI_REG_MASK(APB_QK_IMR_DI_REQ_BIT, APB_QK_IMR_DI_REQ_BITS)
+#define APB_QK_IMR_DI_REQ_ENA         				(1 << APB_QK_IMR_DI_REQ_BIT)
+#define APB_QK_IMR_DI_REQ_DIS        				(0 << APB_QK_IMR_DI_REQ_BIT)
+
+#define APB_QK_IMR_DO_REQ_BIT       				    (6)
+#define APB_QK_IMR_DO_REQ_BITS       				(1)
+#define APB_QK_IMR_DO_REQ_MASK       				ARCHI_REG_MASK(APB_QK_IMR_DO_REQ_BIT, APB_QK_IMR_DO_REQ_BITS)
+#define APB_QK_IMR_DO_REQ_ENA         				(1 << APB_QK_IMR_DO_REQ_BIT)
+#define APB_QK_IMR_DO_REQ_DIS        				(0 << APB_QK_IMR_DO_REQ_BIT)
+
+
+// Interrupt Status Register
+#define APB_QK_ISR_BUSY_BIT       				    (0)
+#define APB_QK_ISR_BUSY_BITS       				(1)
+#define APB_QK_ISR_BUSY_MASK       				ARCHI_REG_MASK(APB_QK_IMR_BUSY_BIT, APB_QK_IMR_BUSY_BITS)
+#define APB_QK_ISR_BUSY         				(1 << APB_QK_IMR_BUSY_BIT)
+
+#define APB_QK_ISR_OK_BIT       				    (1)
+#define APB_QK_ISR_OK_BITS       				(1)
+#define APB_QK_ISR_OK_MASK       				ARCHI_REG_MASK(APB_QK_IMR_OK_BIT, APB_QK_IMR_OK_BITS)
+#define APB_QK_ISR_OK         				(1 << APB_QK_IMR_OK_BIT)
+
+#define APB_QK_ISR_ERROR_BIT       				    (2)
+#define APB_QK_ISR_ERROR_BITS       				(1)
+#define APB_QK_ISR_ERROR_MASK       				ARCHI_REG_MASK(APB_QK_IMR_ERROR_BIT, APB_QK_IMR_ERROR_BITS)
+#define APB_QK_ISR_ERROR         				(1 << APB_QK_IMR_ERROR_BIT)
+
+#define APB_QK_ISR_ZEROIZED_BIT       				    (3)
+#define APB_QK_ISR_ZEROIZED_BITS       				(1)
+#define APB_QK_ISR_ZEROIZED_MASK       				ARCHI_REG_MASK(APB_QK_IMR_ZEROIZED_BIT, APB_QK_IMR_ZEROIZED_BITS)
+#define APB_QK_ISR_ZEROIZED         				(1 << APB_QK_IMR_ZEROIZED_BIT)
+
+#define APB_QK_ISR_REJECTED_BIT       				    (4)
+#define APB_QK_ISR_REJECTED_BITS       				(1)
+#define APB_QK_ISR_REJECTED_MASK       				ARCHI_REG_MASK(APB_QK_IMR_REJECTED_BIT, APB_QK_IMR_REJECTED_BITS)
+#define APB_QK_ISR_REJECTED         				(1 << APB_QK_IMR_REJECTED_BIT)
+
+#define APB_QK_ISR_DI_REQ_BIT       				    (5)
+#define APB_QK_ISR_DI_REQ_BITS       				(1)
+#define APB_QK_ISR_DI_REQ_MASK       				ARCHI_REG_MASK(APB_QK_IMR_DI_REQ_BIT, APB_QK_IMR_DI_REQ_BITS)
+#define APB_QK_ISR_DI_REQ         				(1 << APB_QK_IMR_DI_REQ_BIT)
+
+#define APB_QK_ISR_DO_REQ_BIT       				    (6)
+#define APB_QK_ISR_DO_REQ_BITS       				(1)
+#define APB_QK_ISR_DO_REQ_MASK       				ARCHI_REG_MASK(APB_QK_IMR_DO_REQ_BIT, APB_QK_IMR_DO_REQ_BITS)
+#define APB_QK_ISR_DO_REQ         				(1 << APB_QK_IMR_DO_REQ_BIT)
+
+
+// Key destination Register
+#define APB_QK_KEYDEST_DOR_REG_BIT       				    (0)
+#define APB_QK_KEYDEST_DOR_REG_BITS       				(1)
+#define APB_QK_KEYDEST_DOR_REG_MASK       				ARCHI_REG_MASK(APB_QK_KEYDEST_DOR_REG_BIT, APB_QK_KEYDEST_DOR_REG_BITS)
+#define APB_QK_KEYDEST_DOR_REG_ENA         				(1 << APB_QK_KEYDEST_DOR_REG_BIT)
+#define APB_QK_KEYDEST_DOR_REG_DIS         				(0 << APB_QK_KEYDEST_DOR_REG_BIT)
+
+#define APB_QK_KEYDEST_KO_ITF_BIT       				    (1)
+#define APB_QK_KEYDEST_KO_ITF_BITS       				(1)
+#define APB_QK_KEYDEST_KO_ITF_MASK       				ARCHI_REG_MASK(APB_QK_KEYDEST_KO_ITF_BIT, APB_QK_KEYDEST_KO_ITF_BITS)
+#define APB_QK_KEYDEST_KO_ITF_ENA         				(1 << APB_QK_KEYDEST_KO_ITF_BIT)
+#define APB_QK_KEYDEST_KO_ITF_DIS         				(0 << APB_QK_KEYDEST_KO_ITF_BIT)
+
+
+// Data Input Register
+#define APB_QK_DIR_BIT       				    (0)
+#define APB_QK_DIR_BITS       				(32)
+#define APB_QK_DIR_MASK       				ARCHI_REG_MASK(APB_QK_DIR_BIT, APB_QK_DIR_BITS)
+ 
+
+// Data Output Register
+#define APB_QK_DOR_BIT       				    (0)
+#define APB_QK_DOR_BITS       				(32)
+#define APB_QK_DOR_MASK       				ARCHI_REG_MASK(APB_QK_DOR_BIT, APB_QK_DOR_BITS)
+
+
+
+// Miscellaneous Register
+#define APB_QK_MISC_ENDIANNESS_BIT       				    (0)
+#define APB_QK_MISC_ENDIANNESS_BITS       				(1)
+#define APB_QK_MISC_ENDIANNESS_MASK       				ARCHI_REG_MASK(APB_QK_MISC_ENDIANNESS_BIT, APB_QK_MISC_ENDIANNESS_BITS)
+#define APB_QK_MISC_ENDIANNESS_BIG         				(1 << APB_QK_MISC_ENDIANNESS_BIT)
+#define APB_QK_MISC_ENDIANNESS_LIT         				(0 << APB_QK_MISC_ENDIANNESS_BIT)
+
+
+// APB Interface Status Register
+#define APB_QK_IF_SR_APB_ERROR_BIT       				    (0)
+#define APB_QK_IF_SR_APB_ERROR_BITS       				(1)
+#define APB_QK_IF_SR_APB_ERROR_MASK       				ARCHI_REG_MASK(APB_QK_IF_SR_APB_ERROR_BIT, APB_QK_IF_SR_APB_ERROR_BITS)
+#define APB_QK_IF_SR_APB_ERROR         				(1 << APB_QK_IF_SR_APB_ERROR_BIT)
+
+
+// TEST Register
+#define APB_QK_TEST_BIST_SEL_BIT       				    (0)
+#define APB_QK_TEST_BIST_SEL_BITS       				(1)
+#define APB_QK_TEST_BIST_SEL_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_SEL_BIT, APB_QK_TEST_BIST_SEL_BITS)
+#define APB_QK_TEST_BIST_SEL_ENA         				(1 << APB_QK_TEST_BIST_SEL_BIT)
+#define APB_QK_TEST_BIST_SEL_DIS         				(0 << APB_QK_TEST_BIST_SEL_BIT)
+
+#define APB_QK_TEST_BIST_RUN_BIT       				    (4)
+#define APB_QK_TEST_BIST_RUN_BITS       				(1)
+#define APB_QK_TEST_BIST_RUN_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_RUN_BIT, APB_QK_TEST_BIST_RUN_BITS)
+#define APB_QK_TEST_BIST_RUN         				(1 << APB_QK_TEST_BIST_RUN_BIT)
+
+#define APB_QK_TEST_BIST_ACTIV_BIT       				    (5)
+#define APB_QK_TEST_BIST_ACTIV_BITS       				(1)
+#define APB_QK_TEST_BIST_ACTIV_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_ACTIV_BIT, APB_QK_TEST_BIST_ACTIV_BITS)
+#define APB_QK_TEST_BIST_ACTIV         				(1 << APB_QK_TEST_BIST_ACTIV_BIT)
+
+#define APB_QK_TEST_BIST_OK_BIT       				    (6)
+#define APB_QK_TEST_BIST_OK_BITS       				(1)
+#define APB_QK_TEST_BIST_OK_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_OK_BIT, APB_QK_TEST_BIST_OK_BITS)
+#define APB_QK_TEST_BIST_OK        				(1 << APB_QK_TEST_BIST_OK_BIT)
+
+#define APB_QK_TEST_BIST_FAIL_BIT       				    (7)
+#define APB_QK_TEST_BIST_FAIL_BITS       				(1)
+#define APB_QK_TEST_BIST_FAIL_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_FAIL_BIT, APB_QK_TEST_BIST_FAIL_BITS)
+#define APB_QK_TEST_BIST_FAIL         				(1 << APB_QK_TEST_BIST_FAIL_BIT)
+
+#define APB_QK_TEST_BIST_ALLOW_BIT       				    (31)
+#define APB_QK_TEST_BIST_ALLOW_BITS       				(1)
+#define APB_QK_TEST_BIST_ALLOW_MASK       				ARCHI_REG_MASK(APB_QK_TEST_BIST_ALLOW_BIT, APB_QK_TEST_BIST_ALLOW_BITS)
+#define APB_QK_TEST_BIST_ALLOW         				(1 << APB_QK_TEST_BIST_ALLOW_BIT)
+
+
+
+// HArdware Restrict UC0 Register
+#define APB_QK_HW_RUC0_BIT       				    (0)
+#define APB_QK_HW_RUC0_BITS       				(32)
+#define APB_QK_HW_RUC0_MASK       				ARCHI_REG_MASK(APB_QK_HW_RUC0_BIT, APB_QK_HW_RUC0_BITS)
+
+
+
+// HArdware Restrict UC1 Register
+#define APB_QK_HW_RUC1_BIT       				    (0)
+#define APB_QK_HW_RUC1_BITS       				(32)
+#define APB_QK_HW_RUC1_MASK       				ARCHI_REG_MASK(APB_QK_HW_RUC1_BIT, APB_QK_HW_RUC1_BITS)
+
+
+
+// Hardware Settings Register
+#define APB_QK_HW_SET_ENROLL_BIT       				    (1)
+#define APB_QK_HW_SET_ENROLL_BITS       				(1)
+#define APB_QK_HW_SET_ENROLL_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_ENROLL_BIT, APB_QK_HW_SET_ENROLL_BITS)
+#define APB_QK_HW_SET_ENROLL_DIS         				(1 << APB_QK_HW_SET_ENROLL_BIT)
+#define APB_QK_HW_SET_ENROLL_ENA         				(0 << APB_QK_HW_SET_ENROLL_BIT)
+
+#define APB_QK_HW_SET_START_BIT       				    (2)
+#define APB_QK_HW_SET_START_BITS       				(1)
+#define APB_QK_HW_SET_START_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_START_BIT, APB_QK_HW_SET_START_BITS)
+#define APB_QK_HW_SET_START_DIS         				(1 << APB_QK_HW_SET_START_BIT)
+#define APB_QK_HW_SET_START_ENA         				(0 << APB_QK_HW_SET_START_BIT)
+
+#define APB_QK_HW_SET_STOP_BIT       				    (5)
+#define APB_QK_HW_SET_STOP_BITS       				(1)
+#define APB_QK_HW_SET_STOP_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_STOP_BIT, APB_QK_HW_SET_STOP_BITS)
+#define APB_QK_HW_SET_STOP_DIS         				(1 << APB_QK_HW_SET_STOP_BIT)
+#define APB_QK_HW_SET_STOP_ENA         				(0 << APB_QK_HW_SET_STOP_BIT)
+
+#define APB_QK_HW_SET_GET_KET_BIT       				    (6)
+#define APB_QK_HW_SET_GET_KET_BITS       				(1)
+#define APB_QK_HW_SET_GET_KET_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_GET_KET_BIT, APB_QK_HW_SET_GET_KET_BITS)
+#define APB_QK_HW_SET_GET_KET_DIS         				(1 << APB_QK_HW_SET_GET_KET_BIT)
+#define APB_QK_HW_SET_GET_KET_ENA         				(0 << APB_QK_HW_SET_GET_KET_BIT)
+
+#define APB_QK_HW_SET_UNWRAP_BIT       				    (7)
+#define APB_QK_HW_SET_UNWRAP_BITS       				(1)
+#define APB_QK_HW_SET_UNWRAP_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_UNWRAP_BIT, APB_QK_HW_SET_UNWRAP_BITS)
+#define APB_QK_HW_SET_UNWRAP_DIS         				(1 << APB_QK_HW_SET_UNWRAP_BIT)
+#define APB_QK_HW_SET_UNWRAP_ENA         				(0 << APB_QK_HW_SET_UNWRAP_BIT)
+
+#define APB_QK_HW_SET_WRAP_GEN_RAND_BIT       				    (8)
+#define APB_QK_HW_SET_WRAP_GEN_RAND_BITS       				(1)
+#define APB_QK_HW_SET_WRAP_GEN_RAND_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_WRAP_GEN_RAND_BIT, APB_QK_HW_SET_WRAP_GEN_RAND_BITS)
+#define APB_QK_HW_SET_WRAP_GEN_RAND_DIS         				(1 << APB_QK_HW_SET_WRAP_GEN_RAND_BIT)
+#define APB_QK_HW_SET_WRAP_GEN_RAND_ENA         				(0 << APB_QK_HW_SET_WRAP_GEN_RAND_BIT)
+
+#define APB_QK_HW_SET_WRAP_BIT       				    (9)
+#define APB_QK_HW_SET_WRAP_BITS       				(1)
+#define APB_QK_HW_SET_WRAP_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_WRAP_BIT, APB_QK_HW_SET_WRAP_BITS)
+#define APB_QK_HW_SET_WRAP_DIS         				(1 << APB_QK_HW_SET_WRAP_BIT)
+#define APB_QK_HW_SET_WRAP_ENA         				(0 << APB_QK_HW_SET_WRAP_BIT)
+
+#define APB_QK_HW_SET_GEN_RAND_BIT       				    (15)
+#define APB_QK_HW_SET_GEN_RAND_BITS       				(1)
+#define APB_QK_HW_SET_GEN_RAND_MASK       				ARCHI_REG_MASK(APB_QK_HW_SET_GEN_RAND_BIT, APB_QK_HW_SET_GEN_RAND_BITS)
+#define APB_QK_HW_SET_GEN_RAND_DIS         				(1 << APB_QK_HW_SET_GEN_RAND_BIT)
+#define APB_QK_HW_SET_GEN_RAND_ENA         				(0 << APB_QK_HW_SET_GEN_RAND_BIT)
+
+
+
+
+// Hardware Information Register
+#define APB_QK_HW_INFO_CFG_BIST_BIT       				    (22)
+#define APB_QK_HW_INFO_CFG_BIST_BITS       				(1)
+#define APB_QK_HW_INFO_CFG_BIST_MASK       				ARCHI_REG_MASK(APB_QK_HW_INFO_CFG_BIST_BIT, APB_QK_HW_INFO_CFG_BIST_BITS)
+#define APB_QK_HW_INFO_CFG_BIST_INCL         				(1 << APB_QK_HW_INFO_CFG_BIST_BIT)
+#define APB_QK_HW_INFO_CFG_BIST_NOT_INCL         				(0 << APB_QK_HW_INFO_CFG_BIST_BIT)
+
+#define APB_QK_HW_INFO_CFG_TYPE_BIT       				    (28)
+#define APB_QK_HW_INFO_CFG_TYPE_BITS       				(4)
+#define APB_QK_HW_INFO_CFG_TYPE_MASK       				ARCHI_REG_MASK(APB_QK_HW_INFO_CFG_TYPE_BIT, APB_QK_HW_INFO_CFG_TYPE_BITS)
+#define APB_QK_HW_INFO_CFG_TYPE_SAFE         				(0b0001 << APB_QK_HW_INFO_CFG_TYPE_BIT)
+#define APB_QK_HW_INFO_CFG_TYPE_PLUS        				(0b0010 << APB_QK_HW_INFO_CFG_TYPE_BIT)
+
+
+
+
+// Hardware ID Register
+#define APB_QK_HW_ID_BIT       				    (0)
+#define APB_QK_HW_ID_BITS       				(32)
+#define APB_QK_HW_ID_MASK       				ARCHI_REG_MASK(APB_QK_HW_ID_BIT, APB_QK_HW_ID_BITS)
+
+
+
+// Hardware Version Register
+#define APB_QK_HW_VER_REV_BIT       				    (0)
+#define APB_QK_HW_VER_REV_BITS       				(8)
+#define APB_QK_HW_VER_REV_MASK       				ARCHI_REG_MASK(APB_QK_HW_VER_REV_BIT, APB_QK_HW_VER_REV_BITS)
+
+#define APB_QK_HW_VER_MINOR_BIT       				    (8)
+#define APB_QK_HW_VER_MINOR_BITS       				(8)
+#define APB_QK_HW_VER_MINOR_MASK       				ARCHI_REG_MASK(APB_QK_HW_VER_MINOR_BIT, APB_QK_HW_VER_MINOR_BITS)
+
+#define APB_QK_HW_VER_MAJOR_BIT       				    (16)
+#define APB_QK_HW_VER_MAJOR_BITS       				(8)
+#define APB_QK_HW_VER_MAJOR_MASK       				ARCHI_REG_MASK(APB_QK_HW_VER_MAJOR_BIT, APB_QK_HW_VER_MAJOR_BITS)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/vendors/lnt/csi2_v1.h b/sw/pulp-sdk/archi/include/archi/vendors/lnt/csi2_v1.h
new file mode 100644
index 0000000..86409f4
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/vendors/lnt/csi2_v1.h
@@ -0,0 +1,294 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __ARCHI_LNT_CSI2_V1_H__
+#define __ARCHI_LNT_CSI2_V1_H__
+
+// CSI2 Registers offset definition
+#define APB_CSI2_CFG_OFFSET                          (0x60 << 2)
+#define APB_CSI2_ERR_MSB1_OFFSET                     (0x61 << 2)
+#define APB_CSI2_ERR_MSB_OFFSET                      (0x62 << 2)
+#define APB_CSI2_ERR_LSB_OFFSET                      (0x63 << 2)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB2_OFFSET           (0x64 << 2)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB1_OFFSET           (0x65 << 2)
+#define APB_CSI2_HS_RX_TIMEOUT_LSB_OFFSET            (0x66 << 2)
+#define APB_CSI2_VCCFG_OFFSET                        (0x67 << 2)
+#define APB_CSI2_POLARITY_OFFSET                     (0x68 << 2)
+#define APB_CSI2_CCI_ADDR_OFFSET                     (0x69 << 2)
+#define APB_CSI2_CCI_WR_DATA_OFFSET                  (0x6a << 2)
+#define APB_CSI2_CCI_RD_DATA_OFFSET                  (0x6b << 2)
+#define APB_CSI2_CCI_READ_WRITE_OFFSET               (0x6c << 2)
+#define APB_CSI2_CCI_STATUS_OFFSET                   (0x6d << 2)
+#define APB_CSI2_CCI_DEVICE_ADDR_OFFSET              (0x6e << 2)
+#define APB_CSI2_ULPS_STATUS_OFFSET                  (0x6f << 2)
+
+// CSI2 Registers bitfields offset, mask, value definition
+#define APB_CSI2_CFG_LANE_NB_BIT                   				(0)
+#define APB_CSI2_CFG_LANE_NB_BITS                  				(2)
+#define APB_CSI2_CFG_LANE_NB_MASK                  				ARCHI_REG_MASK(APB_CSI2_CFG_LANE_NB_BIT,                  APB_CSI2_CFG_LANE_NB_BITS)
+#define APB_CSI2_CFG_LANE_NB_2                     				(1<<APB_CSI2_CFG_LANE_NB_BIT)
+#define APB_CSI2_CFG_LANE_NB_4                     				(3<<APB_CSI2_CFG_LANE_NB_BIT)
+
+#define APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_BIT        				(0)
+#define APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_BITS       				(1)
+#define APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_MASK       				ARCHI_REG_MASK(APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_BIT,       APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_BITS)
+#define APB_CSI2_ERR_MSB1_CRC_ERROR_VC3            				(1<<APB_CSI2_ERR_MSB1_CRC_ERROR_VC3_BIT)
+
+#define APB_CSI2_ERR_MSB1_ESC_ERROR_BIT            				(1)
+#define APB_CSI2_ERR_MSB1_ESC_ERROR_BITS           				(1)
+#define APB_CSI2_ERR_MSB1_ESC_ERROR_MASK           				ARCHI_REG_MASK(APB_CSI2_ERR_MSB1_ESC_ERROR_BIT,           APB_CSI2_ERR_MSB1_ESC_ERROR_BITS)
+#define APB_CSI2_ERR_MSB1_ESC_ERROR                				(1<<APB_CSI2_ERR_MSB1_ESC_ERROR_BIT)
+
+#define APB_CSI2_ERR_MSB_INVLD_PKT_LEN_BIT         				(0)
+#define APB_CSI2_ERR_MSB_INVLD_PKT_LEN_BITS        				(1)
+#define APB_CSI2_ERR_MSB_INVLD_PKT_LEN_MASK        				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_INVLD_PKT_LEN_BIT,        APB_CSI2_ERR_MSB_INVLD_PKT_LEN_BITS)
+#define APB_CSI2_ERR_MSB_INVLD_PKT_LEN             				(1<<APB_CSI2_ERR_MSB_INVLD_PKT_LEN_BIT)
+
+#define APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_BIT        				(1)
+#define APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_BITS       				(1)
+#define APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_MASK       				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_BIT,       APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_BITS)
+#define APB_CSI2_ERR_MSB_FRAME_SYNC_ERR            				(1<<APB_CSI2_ERR_MSB_FRAME_SYNC_ERR_BIT)
+
+#define APB_CSI2_ERR_MSB_ECC_NO_ERR_BIT            				(2)
+#define APB_CSI2_ERR_MSB_ECC_NO_ERR_BITS           				(1)
+#define APB_CSI2_ERR_MSB_ECC_NO_ERR_MASK           				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_ECC_NO_ERR_BIT,           APB_CSI2_ERR_MSB_ECC_NO_ERR_BITS)
+#define APB_CSI2_ERR_MSB_ECC_NO_ERR                				(1<<APB_CSI2_ERR_MSB_ECC_NO_ERR_BIT)
+
+#define APB_CSI2_ERR_MSB_ECC_BIT_ERR_BIT           				(3)
+#define APB_CSI2_ERR_MSB_ECC_BIT_ERR_BITS          				(1)
+#define APB_CSI2_ERR_MSB_ECC_BIT_ERR_MASK          				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_ECC_BIT_ERR_BIT,          APB_CSI2_ERR_MSB_ECC_BIT_ERR_BITS)
+#define APB_CSI2_ERR_MSB_ECC_BIT_ERR               				(1<<APB_CSI2_ERR_MSB_ECC_BIT_ERR_BIT)
+
+#define APB_CSI2_ERR_MSB_ERR_FRAME_DATA_BIT        				(4)
+#define APB_CSI2_ERR_MSB_ERR_FRAME_DATA_BITS       				(1)
+#define APB_CSI2_ERR_MSB_ERR_FRAME_DATA_MASK       				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_ERR_FRAME_DATA_BIT,       APB_CSI2_ERR_MSB_ERR_FRAME_DATA_BITS)
+#define APB_CSI2_ERR_MSB_ERR_FRAME_DATA            				(1<<APB_CSI2_ERR_MSB_ERR_FRAME_DATA_BIT)
+
+#define APB_CSI2_ERR_MSB_HS_RX_TO_ERR_BIT          				(5)
+#define APB_CSI2_ERR_MSB_HS_RX_TO_ERR_BITS         				(1)
+#define APB_CSI2_ERR_MSB_HS_RX_TO_ERR_MASK         				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_HS_RX_TO_ERR_BIT,         APB_CSI2_ERR_MSB_HS_RX_TO_ERR_BITS)
+#define APB_CSI2_ERR_MSB_HS_RX_TO_ERR              				(1<<APB_CSI2_ERR_MSB_HS_RX_TO_ERR_BIT)
+
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC1_BIT         				(6)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC1_BITS        				(1)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC1_MASK        				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_CRC_ERROR_VC1_BIT,        APB_CSI2_ERR_MSB_CRC_ERROR_VC1_BITS)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC1             				(1<<APB_CSI2_ERR_MSB_CRC_ERROR_VC1_BIT)
+
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC2_BIT         				(7)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC2_BITS        				(1)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC2_MASK        				ARCHI_REG_MASK(APB_CSI2_ERR_MSB_CRC_ERROR_VC2_BIT,        APB_CSI2_ERR_MSB_CRC_ERROR_VC2_BITS)
+#define APB_CSI2_ERR_MSB_CRC_ERROR_VC2             				(1<<APB_CSI2_ERR_MSB_CRC_ERROR_VC2_BIT)
+
+#define APB_CSI2_ERR_LSB_SOT_ERROR_BIT             				(0)
+#define APB_CSI2_ERR_LSB_SOT_ERROR_BITS            				(1)
+#define APB_CSI2_ERR_LSB_SOT_ERROR_MASK            				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_SOT_ERROR_BIT,            APB_CSI2_ERR_LSB_SOT_ERROR_BITS)
+#define APB_CSI2_ERR_LSB_SOT_ERROR                 				(1<<APB_CSI2_ERR_LSB_SOT_ERROR_BIT)
+
+#define APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_BIT        				(1)
+#define APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_BITS       				(1)
+#define APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_MASK       				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_BIT,       APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_BITS)
+#define APB_CSI2_ERR_LSB_SOT_SYNC_ERROR            				(1<<APB_CSI2_ERR_LSB_SOT_SYNC_ERROR_BIT)
+
+#define APB_CSI2_ERR_LSB_FALSE_CTRL_BIT            				(2)
+#define APB_CSI2_ERR_LSB_FALSE_CTRL_BITS           				(1)
+#define APB_CSI2_ERR_LSB_FALSE_CTRL_MASK           				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_FALSE_CTRL_BIT,           APB_CSI2_ERR_LSB_FALSE_CTRL_BITS)
+#define APB_CSI2_ERR_LSB_FALSE_CTRL                				(1<<APB_CSI2_ERR_LSB_FALSE_CTRL_BIT)
+
+#define APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_BIT        				(3)
+#define APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_BITS       				(1)
+#define APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_MASK       				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_BIT,       APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_BITS)
+#define APB_CSI2_ERR_LSB_ECC_ERR_SINGLE            				(1<<APB_CSI2_ERR_LSB_ECC_ERR_SINGLE_BIT)
+
+#define APB_CSI2_ERR_LSB_ECC_ERR_MULT_BIT          				(4)
+#define APB_CSI2_ERR_LSB_ECC_ERR_MULT_BITS         				(1)
+#define APB_CSI2_ERR_LSB_ECC_ERR_MULT_MASK         				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_ECC_ERR_MULT_BIT,         APB_CSI2_ERR_LSB_ECC_ERR_MULT_BITS)
+#define APB_CSI2_ERR_LSB_ECC_ERR_MULT              				(1<<APB_CSI2_ERR_LSB_ECC_ERR_MULT_BIT)
+
+#define APB_CSI2_ERR_LSB_CRC_ERROR_VC0_BIT         				(5)
+#define APB_CSI2_ERR_LSB_CRC_ERROR_VC0_BITS        				(1)
+#define APB_CSI2_ERR_LSB_CRC_ERROR_VC0_MASK        				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_CRC_ERROR_VC0_BIT,        APB_CSI2_ERR_LSB_CRC_ERROR_VC0_BITS)
+#define APB_CSI2_ERR_LSB_CRC_ERROR_VC0             				(1<<APB_CSI2_ERR_LSB_CRC_ERROR_VC0_BIT)
+
+#define APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_BIT       				(6)
+#define APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_BITS      				(1)
+#define APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_MASK      				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_BIT,      APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_BITS)
+#define APB_CSI2_ERR_LSB_INVLD_DATA_TYPE           				(1<<APB_CSI2_ERR_LSB_INVLD_DATA_TYPE_BIT)
+
+#define APB_CSI2_ERR_LSB_INVLD_VC_ID_BIT           				(7)
+#define APB_CSI2_ERR_LSB_INVLD_VC_ID_BITS          				(1)
+#define APB_CSI2_ERR_LSB_INVLD_VC_ID_MASK          				ARCHI_REG_MASK(APB_CSI2_ERR_LSB_INVLD_VC_ID_BIT,          APB_CSI2_ERR_LSB_INVLD_VC_ID_BITS)
+#define APB_CSI2_ERR_LSB_INVLD_VC_ID               				(1<<APB_CSI2_ERR_LSB_INVLD_VC_ID_BIT)
+
+#define APB_CSI2_HS_RX_TIMEOUT_MSB2_BIT            				(0)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB2_BITS           				(8)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB2_MASK           				ARCHI_REG_MASK(APB_CSI2_HS_RX_TIMEOUT_MSB2_BIT,           APB_CSI2_HS_RX_TIMEOUT_MSB2_BITS)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB2(val)           				(val<<APB_CSI2_HS_RX_TIMEOUT_MSB2_BIT)
+
+#define APB_CSI2_HS_RX_TIMEOUT_MSB1_BIT            				(0)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB1_BITS           				(8)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB1_MASK           				ARCHI_REG_MASK(APB_CSI2_HS_RX_TIMEOUT_MSB1_BIT,           APB_CSI2_HS_RX_TIMEOUT_MSB1_BITS)
+#define APB_CSI2_HS_RX_TIMEOUT_MSB1(val)           				(val<<APB_CSI2_HS_RX_TIMEOUT_MSB1_BIT)
+
+#define APB_CSI2_HS_RX_TIMEOUT_LSB_BIT             				(0)
+#define APB_CSI2_HS_RX_TIMEOUT_LSB_BITS            				(8)
+#define APB_CSI2_HS_RX_TIMEOUT_LSB_MASK            				ARCHI_REG_MASK(APB_CSI2_HS_RX_TIMEOUT_LSB_BIT,            APB_CSI2_HS_RX_TIMEOUT_LSB_BITS)
+#define APB_CSI2_HS_RX_TIMEOUT_LSB(val)            				(val<<APB_CSI2_HS_RX_TIMEOUT_LSB_BIT)
+
+#define APB_CSI2_VCCFG_BIT                         				(0)
+#define APB_CSI2_VCCFG_BITS                        				(4)
+#define APB_CSI2_VCCFG_MASK                        				ARCHI_REG_MASK(APB_CSI2_VCCFG_BIT,                        APB_CSI2_VCCFG_BITS)
+#define APB_CSI2_VCCFG(val)                        				(val<<APB_CSI2_VCCFG_BIT)
+
+#define APB_CSI2_POLARITY_VSYNC_BIT                				(0)
+#define APB_CSI2_POLARITY_VSYNC_BITS               				(1)
+#define APB_CSI2_POLARITY_VSYNC_MASK               				ARCHI_REG_MASK(APB_CSI2_POLARITY_VSYNC_BIT,               APB_CSI2_POLARITY_VSYNC_BITS)
+#define APB_CSI2_POLARITY_VSYNC_LOW                				(1<<APB_CSI2_POLARITY_VSYNC_BIT)
+#define APB_CSI2_POLARITY_VSYNC_HIGH               				(0<<APB_CSI2_POLARITY_VSYNC_BIT)
+
+#define APB_CSI2_POLARITY_HSYNC_BIT                				(1)
+#define APB_CSI2_POLARITY_HSYNC_BITS               				(1)
+#define APB_CSI2_POLARITY_HSYNC_MASK               				ARCHI_REG_MASK(APB_CSI2_POLARITY_HSYNC_BIT,               APB_CSI2_POLARITY_HSYNC_BITS)
+#define APB_CSI2_POLARITY_HSYNC_LOW                				(1<<APB_CSI2_POLARITY_HSYNC_BIT)
+#define APB_CSI2_POLARITY_HSYNC_HIGH               				(0<<APB_CSI2_POLARITY_HSYNC_BIT)
+
+#define APB_CSI2_CCI_ADDRESS_BIT                   				(0)
+#define APB_CSI2_CCI_ADDRESS_BITS                  				(8)
+#define APB_CSI2_CCI_ADDRESS_MASK                  				ARCHI_REG_MASK(APB_CSI2_CCI_ADDRESS_BIT,                  APB_CSI2_CCI_ADDRESS_BITS)
+#define APB_CSI2_CCI_ADDRESS(val)                  				(val<<APB_CSI2_CCI_ADDRESS_BIT)
+
+#define APB_CSI2_CCI_WRITE_DATA_BIT                				(0)
+#define APB_CSI2_CCI_WRITE_DATA_BITS               				(8)
+#define APB_CSI2_CCI_WRITE_DATA_MASK               				ARCHI_REG_MASK(APB_CSI2_CCI_WRITE_DATA_BIT,               APB_CSI2_CCI_WRITE_DATA_BITS)
+#define APB_CSI2_CCI_WRITE_DATA_(val)              				(val<<APB_CSI2_CCI_WRITE_DATA_BIT)
+
+#define APB_CSI2_CCI_READ_DATA_BIT                 				(0)
+#define APB_CSI2_CCI_READ_DATA_BITS                				(8)
+#define APB_CSI2_CCI_READ_DATA_MASK                				ARCHI_REG_MASK(APB_CSI2_CCI_READ_DATA_BIT,                APB_CSI2_CCI_READ_DATA_BITS)
+#define APB_CSI2_CCI_READ_DATA_(val)               				(val<<APB_CSI2_CCI_READ_DATA_BIT)
+
+#define APB_CSI2_CCI_READ_WRITE_BYTE_BIT           				(0)
+#define APB_CSI2_CCI_READ_WRITE_BYTE_BITS          				(7)
+#define APB_CSI2_CCI_READ_WRITE_BYTE_MASK          				ARCHI_REG_MASK(APB_CSI2_CCI_READ_WRITE_BYTE_BIT,          APB_CSI2_CCI_READ_WRITE_BYTE_BITS)
+#define APB_CSI2_CCI_READ_WRITE_BYTE_(val)         				(val<<APB_CSI2_CCI_READ_WRITE_BYTE_BIT)
+
+#define APB_CSI2_CCI_READ_WRITE_WR_BIT             				(7)
+#define APB_CSI2_CCI_READ_WRITE_WR_BITS            				(1)
+#define APB_CSI2_CCI_READ_WRITE_WR_MASK            				ARCHI_REG_MASK(APB_CSI2_CCI_READ_WRITE_WR_BIT,            APB_CSI2_CCI_READ_WRITE_WR_BITS)
+#define APB_CSI2_CCI_READ_WRITE_WR_1               				(1<<APB_CSI2_CCI_READ_WRITE_WR_BIT)
+#define APB_CSI2_CCI_READ_WRITE_WR_0               				(0<<APB_CSI2_CCI_READ_WRITE_WR_BIT)
+
+#define APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_BIT   				(0)
+#define APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_BITS  				(1)
+#define APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_MASK  				ARCHI_REG_MASK(APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_BIT,  APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_BITS)
+#define APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE       				(1<<APB_CSI2_CCI_STATUS_RW_TRANSFER_DONE_BIT)
+
+#define APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_BIT  				(1)
+#define APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_BITS 				(1)
+#define APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_MASK 				ARCHI_REG_MASK(APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_BIT, APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_BITS)
+#define APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE      				(1<<APB_CSI2_CCI_STATUS_RD_DATA_AVAILABLE_BIT)
+
+#define APB_CSI2_CCI_DEVICE_ADDRESS_BIT            				(0)
+#define APB_CSI2_CCI_DEVICE_ADDRESS_BITS           				(7)
+#define APB_CSI2_CCI_DEVICE_ADDRESS_MASK           				ARCHI_REG_MASK(APB_CSI2_CCI_DEVICE_ADDRESS_BIT,           APB_CSI2_CCI_DEVICE_ADDRESS_BITS)
+#define APB_CSI2_CCI_DEVICE_ADDRESS_(val)          				(val<<APB_CSI2_CCI_DEVICE_ADDRESS_BIT)
+
+#define APB_CSI2_ULPS_STATUS_LANE_0_BIT            				(0)
+#define APB_CSI2_ULPS_STATUS_LANE_0_BITS           				(1)
+#define APB_CSI2_ULPS_STATUS_LANE_0_MASK           				ARCHI_REG_MASK(APB_CSI2_ULPS_STATUS_LANE_0_BIT,           APB_CSI2_ULPS_STATUS_LANE_0_BITS)
+#define APB_CSI2_ULPS_STATUS_LANE_0_ACTIVE         				(1<<APB_CSI2_ULPS_STATUS_LANE_0_BIT)
+
+#define APB_CSI2_ULPS_STATUS_LANE_1_BIT            				(1)
+#define APB_CSI2_ULPS_STATUS_LANE_1_BITS           				(1)
+#define APB_CSI2_ULPS_STATUS_LANE_1_MASK           				ARCHI_REG_MASK(APB_CSI2_ULPS_STATUS_LANE_1_BIT,           APB_CSI2_ULPS_STATUS_LANE_1_BITS)
+#define APB_CSI2_ULPS_STATUS_LANE_1_ACTIVE         				(1<<APB_CSI2_ULPS_STATUS_LANE_1_BIT)
+
+#define APB_CSI2_ULPS_STATUS_LANE_2_BIT            				(2)
+#define APB_CSI2_ULPS_STATUS_LANE_2_BITS           				(1)
+#define APB_CSI2_ULPS_STATUS_LANE_2_MASK           				ARCHI_REG_MASK(APB_CSI2_ULPS_STATUS_LANE_2_BIT,           APB_CSI2_ULPS_STATUS_LANE_2_BITS)
+#define APB_CSI2_ULPS_STATUS_LANE_2_ACTIVE         				(1<<APB_CSI2_ULPS_STATUS_LANE_2_BIT)
+
+#define APB_CSI2_ULPS_STATUS_LANE_3_BIT            				(3)
+#define APB_CSI2_ULPS_STATUS_LANE_3_BITS           				(1)
+#define APB_CSI2_ULPS_STATUS_LANE_3_MASK           				ARCHI_REG_MASK(APB_CSI2_ULPS_STATUS_LANE_3_BIT,           APB_CSI2_ULPS_STATUS_LANE_3_BITS)
+#define APB_CSI2_ULPS_STATUS_LANE_3_ACTIVE         				(1<<APB_CSI2_ULPS_STATUS_LANE_3_BIT)
+
+
+
+
+
+// DPHY Registers offset definition
+#define APB_CSI2_DPHY_LANE_ENABLE_OFFSET             (0x00 << 2)
+
+//TODO
+// #define APB_CSI2_DPHY_LANE_ENABLE_OFFSET             (0x0d << 2)
+// #define APB_CSI2_DPHY_LANE_ENABLE_OFFSET             (0x0e << 2)
+// #define APB_CSI2_DPHY_LANE_ENABLE_OFFSET             (0x0f << 2)
+
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_OFFSET         (0x20 << 2)
+#define APB_CSI2_DPHY_LANE_CK_CONT_MODE_OFFSET       (0x4a << 2)
+#define APB_CSI2_DPHY_LANE_CK_HS_COUNTDOWN_OFFSET    (0x58 << 2)
+#define APB_CSI2_DPHY_LANE_CK_RX_CALIB_ENABLE_OFFSET (0x5a << 2)
+#define APB_CSI2_DPHY_LANE_0_HS_COUNTDOWN_OFFSET     (0x78 << 2)
+#define APB_CSI2_DPHY_LANE_0_RX_CALIB_ENABLE_OFFSET  (0x7a << 2)
+#define APB_CSI2_DPHY_LANE_1_HS_COUNTDOWN_OFFSET     (0x98 << 2)
+#define APB_CSI2_DPHY_LANE_1_RX_CALIB_ENABLE_OFFSET  (0x9a << 2)
+
+// DPHY Registers bitfields offset, mask, value definition
+#define APB_CSI2_DPHY_ENABLE_LANE_0_BIT       				(2)
+#define APB_CSI2_DPHY_ENABLE_LANE_0_BITS      				(1)
+#define APB_CSI2_DPHY_ENABLE_LANE_0_MASK      				ARCHI_REG_MASK(APB_CSI2_DPHY_ENABLE_LANE_0_BIT,      APB_CSI2_DPHY_ENABLE_LANE_0_BITS)
+#define APB_CSI2_DPHY_ENABLE_LANE_0_ENA       				(1<<APB_CSI2_DPHY_ENABLE_LANE_0_BIT)
+#define APB_CSI2_DPHY_ENABLE_LANE_0_DIS       				(0<<APB_CSI2_DPHY_ENABLE_LANE_0_BIT)
+
+#define APB_CSI2_DPHY_ENABLE_LANE_1_BIT       				(3)
+#define APB_CSI2_DPHY_ENABLE_LANE_1_BITS      				(1)
+#define APB_CSI2_DPHY_ENABLE_LANE_1_MASK      				ARCHI_REG_MASK(APB_CSI2_DPHY_ENABLE_LANE_1_BIT,      APB_CSI2_DPHY_ENABLE_LANE_1_BITS)
+#define APB_CSI2_DPHY_ENABLE_LANE_1_ENA       				(1<<APB_CSI2_DPHY_ENABLE_LANE_1_BIT)
+#define APB_CSI2_DPHY_ENABLE_LANE_1_DIS       				(0<<APB_CSI2_DPHY_ENABLE_LANE_1_BIT)
+
+#define APB_CSI2_DPHY_ENABLE_LANE_CLK_BIT     				(6)
+#define APB_CSI2_DPHY_ENABLE_LANE_CLK_BITS    				(1)
+#define APB_CSI2_DPHY_ENABLE_LANE_CLK_MASK    				ARCHI_REG_MASK(APB_CSI2_DPHY_ENABLE_LANE_CLK_BIT,    APB_CSI2_DPHY_ENABLE_LANE_CLK_BITS)
+#define APB_CSI2_DPHY_ENABLE_LANE_CLK_ENA     				(1<<APB_CSI2_DPHY_ENABLE_LANE_CLK_BIT)
+#define APB_CSI2_DPHY_ENABLE_LANE_CLK_DIS     				(0<<APB_CSI2_DPHY_ENABLE_LANE_CLK_BIT)
+
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_BIT     				(0)
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_BITS    				(1)
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_MASK    				ARCHI_REG_MASK(APB_CSI2_DPHY_RESET_DIG_LOGIC_BIT,    APB_CSI2_DPHY_RESET_DIG_LOGIC_BITS)
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_NORMAL  				(1<<APB_CSI2_DPHY_RESET_DIG_LOGIC_BIT)
+#define APB_CSI2_DPHY_RESET_DIG_LOGIC_RESET   				(0<<APB_CSI2_DPHY_RESET_DIG_LOGIC_BIT)
+
+// Used for LANE CLK, LANE 0 and LANE 1 
+#define APB_CSI2_DPHY_HS_COUNTDOWN_BIT        				(0)
+#define APB_CSI2_DPHY_HS_COUNTDOWN_BITS       				(8)
+#define APB_CSI2_DPHY_HS_COUNTDOWN_MASK       				ARCHI_REG_MASK(APB_CSI2_DPHY_HS_COUNTDOWN_BIT,       APB_CSI2_DPHY_HS_COUNTDOWN_BITS)
+#define APB_CSI2_DPHY_HS_COUNTDOWN(val)       				(val<<APB_CSI2_DPHY_HS_COUNTDOWN_BIT)
+
+#define APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BIT  				(4)
+#define APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BITS 				(2)
+#define APB_CSI2_DPHY_LANE_CLK_CONT_MODE_MASK 				ARCHI_REG_MASK(APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BIT, APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BITS)
+#define APB_CSI2_DPHY_LANE_CLK_CONT_MODE_ENA  				(3<<APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BIT)
+#define APB_CSI2_DPHY_LANE_CLK_CONT_MODE_DIS  				(0<<APB_CSI2_DPHY_LANE_CLK_CONT_MODE_BIT)
+
+// Used for LANE CLK, LANE 0 and LANE 1 
+#define APB_CSI2_DPHY_RX_CALIB_ENABLE_BIT     				(7)
+#define APB_CSI2_DPHY_RX_CALIB_ENABLE_BITS    				(1)
+#define APB_CSI2_DPHY_RX_CALIB_ENABLE_MASK    				ARCHI_REG_MASK(APB_CSI2_DPHY_RX_CALIB_ENABLE_BIT,    APB_CSI2_DPHY_RX_CALIB_ENABLE_BITS)
+#define APB_CSI2_DPHY_RX_CALIB_ENABLE_ENA     				(1<<APB_CSI2_DPHY_RX_CALIB_ENABLE_BIT)
+#define APB_CSI2_DPHY_RX_CALIB_ENABLE_DIS     				(0<<APB_CSI2_DPHY_RX_CALIB_ENABLE_BIT)
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/archi/include/archi/xne/xne_v1.h b/sw/pulp-sdk/archi/include/archi/xne/xne_v1.h
new file mode 100644
index 0000000..feb1518
--- /dev/null
+++ b/sw/pulp-sdk/archi/include/archi/xne/xne_v1.h
@@ -0,0 +1,82 @@
+/* 
+ * xne_v1.h
+ * Francesco Conti <f.conti@unibo.it>
+ *
+ * Copyright (C) 2014-2017 ETH Zurich, University of Bologna
+ * All rights reserved.
+ */
+
+#ifndef __ARCHI_XNE_V1_H__
+#define __ARCHI_XNE_V1_H__
+
+/*
+ * Control and generic configuration register layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0000  |  31: 0  |  0xffffffff  ||  TRIGGER
+ *     1  |  0x0004  |  31: 0  |  0xffffffff  ||  ACQUIRE
+ *     2  |  0x0008  |  31: 0  |  0xffffffff  ||  EVT_ENABLE
+ *     3  |  0x000c  |  31: 0  |  0xffffffff  ||  STATUS
+ *     4  |  0x0010  |  31: 0  |  0xffffffff  ||  RUNNING_JOB
+ *     5  |  0x0014  |  31: 0  |  0xffffffff  ||  SOFT_CLEAR
+ *   6-7  |          |         |              ||  Reserved
+ *     8  |  0x0020  |  31: 0  |  0xffffffff  ||  BYTECODE0 [31:0]
+ *     9  |  0x0024  |  31: 0  |  0xffffffff  ||  BYTECODE1 [63:32]
+ *    10  |  0x0028  |  31: 0  |  0xffffffff  ||  BYTECODE2 [95:64]
+ *    11  |  0x002c  |  31: 0  |  0xffffffff  ||  BYTECODE3 [127:96]
+ *    12  |  0x0030  |  31: 0  |  0xffffffff  ||  BYTECODE4 [159:128]
+ *    13  |  0x0034  |  31:16  |  0xffff0000  ||  LOOPS0    [15:0]
+ *        |          |  15: 0  |  0x0000ffff  ||  BYTECODE5 [175:160]
+ *    14  |  0x0038  |  31: 0  |  0xffffffff  ||  LOOPS1    [47:16]
+ *    15  |          |  31: 0  |  0xffffffff  ||  Reserved
+ * ================================================================================
+ *
+ * Job-dependent registers layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0040  |  31: 0  |  0xffffffff  ||  X_ADDR
+ *     1  |  0x0044  |  31: 0  |  0xffffffff  ||  W_ADDR
+ *     2  |  0x0048  |  31: 0  |  0xffffffff  ||  Y_ADDR
+ *     3  |  0x004c  |  31:24  |  0xff000000  ||  UCODE_STATIC0.w
+ *        |          |  23:16  |  0x00ff0000  ||  UCODE_STATIC0.h
+ *        |          |  15: 8  |  0x0000ff00  ||  UCODE_STATIC0.ow
+ *        |          |   7: 0  |  0x000000ff  ||  UCODE_STATIC0.oh
+ *     4  |  0x0050  |  31:24  |  0xff000000  ||  UCODE_STATIC1.fs0
+ *        |          |  23:16  |  0x00ff0000  ||  UCODE_STATIC1.fs1
+ *        |          |   7: 0  |  0x000000ff  ||  UCODE_STATIC1.acc
+ *     5  |  0x0054  |  27:16  |  0x0fff0000  ||  UCODE_STATIC2.nif
+ *        |          |  11: 0  |  0x00000fff  ||  UCODE_STATIC2.nof
+ *     6  |  0x0058  |  31: 0  |  0xffffffff  ||  TAU_ADDR
+ *     7  |  0x005c  |   3: 0  |  0x0000000f  ||  TAU_SHIFT
+ * ================================================================================
+ *
+ */
+
+#define XNE_TRIGGER          0x00
+#define XNE_ACQUIRE          0x04
+#define XNE_FINISHED         0x08
+#define XNE_STATUS           0x0c
+#define XNE_RUNNING_JOB      0x10
+#define XNE_SOFT_CLEAR       0x14
+
+#define XNE_BYTECODE         0x20
+#define XNE_BYTECODE0_OFFS        0x00
+#define XNE_BYTECODE1_OFFS        0x04
+#define XNE_BYTECODE2_OFFS        0x08
+#define XNE_BYTECODE3_OFFS        0x0c
+#define XNE_BYTECODE4_OFFS        0x10
+#define XNE_BYTECODE5_LOOPS0_OFFS 0x14
+#define XNE_LOOPS1_OFFS           0x18
+
+#define XNE_X_ADDR           0x40
+#define XNE_W_ADDR           0x44
+#define XNE_Y_ADDR           0x48
+#define XNE_UCODE_STATIC0    0x4c
+#define XNE_UCODE_STATIC1    0x50
+#define XNE_UCODE_STATIC2    0x54
+#define XNE_TAU_ADDR         0x58
+#define XNE_TAU_SHIFT        0x5c
+
+#endif
diff --git a/sw/pulp-sdk/bin/rename_l2.py b/sw/pulp-sdk/bin/rename_l2.py
new file mode 100644
index 0000000..cbde37d
--- /dev/null
+++ b/sw/pulp-sdk/bin/rename_l2.py
@@ -0,0 +1,11 @@
+import glob
+import os
+from shutil import copyfile
+import sys
+
+for file in glob.glob("./*.slm"):
+    if "l2" not in file and "tcdm" not in file and "prog_mem" not in file:
+        dir = os.path.dirname(file)
+        target = os.path.join(dir, "l2_{}_{}".format(sys.argv[1], os.path.basename(file)))
+        copyfile(file, target)
+
diff --git a/sw/pulp-sdk/bin/slm_conv b/sw/pulp-sdk/bin/slm_conv
new file mode 100755
index 0000000000000000000000000000000000000000..a342f5d60ba9ce12e06a7afef2527bc1dd73e198
GIT binary patch
literal 3186640
zcmeF4d3+>Q)%Ob+B<#%|RvQ=~Y_Y1>YC&ii2EyLX3=r0Ib$9h7OqMnalL3()0g1Ah
zM?nLEghdSk+9GH~kwzaiJfOCS8o{Mq(D=BuA{rmJ_jl`@+o?X2LZ3(9_w)SmHuO~Y
zw{M+$>)vzkJ@?#Gm1|a?b?VkzZDr`!HpU5t`Zj$4u{8fsyVcZ5jI?1JJK*1AjH8X$
zfNqO-ntzo?b8GrRAKN(HHaM=pyTrfC;{lvbA9V@UQRNr(ntAO`-cR~y7-8?bI!~1~
zeJK5&KJ*xm>*K;D-d7{kLq~m{DxNwoG)(7(hUq+gOmq45QD2|BHub)Vf0xHo@SA$+
zqe`n@+u^M~2bEK|!ZgyTSJ?a4FfuQV7Sws)xp@bV$m6X?Q9^yx`MnY6sq6bkUm;Go
zhVu(5XO-(yA65OU*X#QGa*5dM`U}VQ_YIDXA3JU*j!ncmM}|5h-gPVaD(z|KoTri-
zy8grXtjfG6-b#1W@7d41C-qnR$7kJqd1L*B{dXSpyCZhmaYvlcjo-s~?}+z`ZOcC_
z8^*y0f1ub_-s|AQJDypwRa>ab2yegj=E(#0LZg<qHbQL&ul%sN)geb7eB~+OHe*G(
zt!;N>H3||Am3Q3jHSb#2c5>KQXVfQ*?ZaD#PY<0s8OG}n<Z#&Bek-19+r!v;vthKo
zYw^~$(B{`Hv~AsfQTz6HtXR8plUthF<&mx1Rv4c%+D}=B%;LtLyJz=$;~}eSTfci{
z*M1$irp+fCD~{au6mvJ@9X|}EZKvJ%wry;;vg3fzo*g@`C>!PRwsN_=xqs(9caQD6
z6Ph<_WJkMpnK|Iz&9|j@vCYuVTWu9i@3|tpclyJ}uUuiA94hS|-rCq}w;Q%OJ)`PE
zy)L4IaWRgnX)eXPsp|ZjK4kI1!MlLBi?@Ci@nJpQy$t$ryqrI8;G;bBOMveKcn{(|
z#J`pJILyZpKB~hg-ebP+SMcX?K5pXUmA*7@_I<wE_xUaS`5GL{{2A@me7&{#$uO?t
z&)56d4fy<ayl=$&CLh-yZ^nmP^cOx(^6}qre3$s`-TeJl9N**n?Y;bY3dh^=z60;~
zF}oAT_v3vx-qUz5_qt~pcrVy}%<o_3ca1*CA7*fTKtn!$SbTp7-yarCef<ctkMgm?
zM|JoZ-jDdcf86)^QU3fGA3uTPC;9U%ANAo=`0zO1pT_$$ct3%+dVLn}C%sRt|2)NC
zKi7(l&x`N>?)&})eEuTdU-B{iaSk7z<}c6i@mU<d%%9caEBv|UV_(DP=kR{s$MnZ<
z;KMiZ{+0$f&g1=U-}mJ{z5w_l-rvRh`@RG}@O{=Fe}oS&=`Vcz2_F~u_%lBKoR7c2
z@t6GhSA5imU*kiAzx)Qr-|8Q5eA)Ne|M7SH<rN%%@B85ozR&98BHn+*`@iu16W)Ku
z`!9I^74N^{tzKJiMaOOUNZ&B-^Y?A}_!=Cy!@CXd?V0VsM|I9l_`Hkn`>y!B8{WJ7
zm`b+?f8Udjd+~8^kxr#muYJJV`L})fxF3%D^JkStnOX<o{aR)R<9G<(hvK~w@5Auc
zuMT`Z67Qq%J{s?1@Yb)_`93RV@^?#c^;-li>f<qdj`R1VkK6eCdf#_-uK#r$emmax
z`y2521iVl5F_k{;`+kz|^U1!?tMK_0{(dSSPxJkLy6>}+c?Q0piT7D}pN;o9c%O^6
z|CRB5f1~fSKg}8+U+eqqPqR+&^YHzAW*7K=>&E8`eczRgi+tZN_I>ut*Pk!J@0W6#
z%W&+$JImj78g+DhEa&^2$LE6YyGmQc_w{)934S@gZ(ufnqy6;dJASh3{O_+G|H&TP
zth#H*zwLVMVekLy{V&{n*M;s!54rfO7he6heNX-Mk4|{aZ>?*#-(kn6UjE4M-*WBk
zmu`P!{EU@{{q^<xzx4GJZ@B%#W_*uJR!_Y0gAe`cu@C?GhHsCi_W01c-Nv@PB$9sg
z>X*;m<IRWU4~*^fyOG0x{h7D#|C@_n{^Tp0p1<MNH$QdLQzM_>dGgX%3TAI*<6h4X
zoN&``_W9XMe>(WK3nCYP<d&C@e0j|&*QTf9sr|P(>JuON^z&oi`%CGW4}Nw3`_H-K
z>wmlN!9(}9fAgKSZ+YP>T_3#Xpo3RdOV3=^`=Rrm{@GFYef#VWK7Zp0Q}6xmP8+ux
zdgz6xemZ78Huk^|-jMmvPj_5=$G%_K{)(<6Ka{>}{ZZTR^w`GpZch#W!MUNY_Xj^c
z^~S!FPr7mEL$~|*BY&DW=ST1C__4kA-rX;`IlgB9^;drEvIF<o{UhmZR($+V|M|Hy
zYp3n}<kc5E_xh)I`N7Sf|M`QzocP3XHy?b{ey{v=@z%E<dED+JeTScZ!k5o`!=FC=
z@?-N~eRjX+S6}%28=v^q&n8}b=WAA7ee-#tH>D5na(6mw$IZuB*BtTNUtWE|%oPXk
zmAm^R4?pW1`-e}zZTg+>8@u57FC6v(=g<c>UiiQ(&nFK*@0edcc<>H8Kl{+owJRTY
z_WF<gzV*o$8rj=V`To=2x%0wHqCcLv?CI!vr$4dJnwc|eo4zvs#XlbW;@fWf!Onl$
z^QXt2Sv+*+zWgVye*gV*FU6(?Z~Vyvx9q#P_oJKc&HUks-#-4%eXC#E_ktI`vF(3+
z<E<B-{+mz!>NCgu?uhj-P7bcIFMi>>`|Q)V!yQ|#`}{91{qZ+X+OBg$<oX?7p8ne#
zZvF9B4tn^yBlr6CXTQAHbw~VV{+YG!d+45nR_wBN;;3)jxc<-`_WG##X6M@<>N{`j
zvJe05C$Bm9-S_|I_4}W3=gA+RT(k4fyPwIdKI)+KUEgg#W8dieZ}|S6e>wGQql?eq
z{qkFWaNZA&JA3;xPPz3P|6zQ#aN&=)`)uc#kG%5I7azas$$O5y>wRC?|4kpgbk`e)
zPJjEx^KRK;kCzYFxXr@u-?{#okH7HNZ|0+K_)BlkMSE`(A3N@wjc?meR$ka~yPfiX
zzU`9lUSjR~r<>mMn->py$NO%3c<<iBE_?9%7k==SkL~!{aqEwF{NbUYciwmRjr*Mc
z%AdaRmCJvTe)Nff)4%x4mpae>_M5XWf3mOl@jbq9`G<GCe$A)ec=hHd?;CjWwSTLA
z`M~!zYHz>es(t>n*Ng79*RTEaeJ5<ZYMVE{^x4i%^VgfsU-|m`j@)gHHG9N&zqaQ~
zUoTlNZ*$xC@2lSXle=Hce&+5QCy)H?cNdO6Z?E_4x${2XxMz6RBNpEG?xW88`sVv5
zKKk%~nujGef9Yo@4h(EC4nOMQOTT;1f%#3pdi#%_+W7VDoVUI7<$pV{t<m+P8%ry<
z+wkyXUwNqd#i5alf4TU;qj$ah?HksA?dyl`SKM{)7tXohghRgZ^@CRYY3&imU3skY
z$=Hi`y+8KA8Sl94q|8^IzI6SM*Kgc*@7o`^e!pu@d;X%k-@Pe%?WT_J%zfzDPyE*x
z=5N@3L*D`ab!|HQoq>^0KKaLM_rG-C+uwBC`rqC0x_$S$_vRB1x~kZD^8Mc)n;(Dt
zp3Cn1TH_sWytMD7*_D6!+%?agcl=H5?O)h!{@l&SS<i%DR#SH1YYyYi?#ul8^8mhc
z0Ka^j<>j2aVtM|H0RGtkIsX;F@7Q{I`D+8xza=2weFOM(!1ca1AbmW5cc6~L%hYo+
zfIk|L?=J(cYqx-UP`3GU?OO^c=L-S+odNm25|F+#fGZn!x$+!y$ny2GF5tR$3aGbj
z0?PT9fbw(&@G}GCt2O3w<^NDXzVCy4T-p{dWhX2r=aGQ&?6d9i=?@La_qPH3!vXSt
z6Hw2C0sN_edQfY}<*w@o0oQwYKzY6rly88XX9DEh7{E6M@RI`S?Ye;SY#$&;*|f{m
zgIZTC#~%xj|MdX*YHhomoLd9ZpAaBlt?QPP;|B2a1LU6+z^@D7j|cF-1=P>80qvsJ
zKFgK=iU9sp+w$q(9+3X%fO=E@pXKsZKC0#T4+G>}8c+|@0qOe!(!Ur`{=NV?#|OyS
z98k}%J6c`WE=Kvp?Qw-zhkO4TMzWK5_4w^P!ftM3B_=$TKJ+Yc?Q^&SCn}yfoa9Wf
zoCi)NZd$}q4DWUCvBa~lkeo;Oho54AR&vrQN{?psUi+WVa_*t@CFZ-th?lthA?DZb
zNZgpB^oKIv5ebz1@ckHg@zUkVwX^)IDBrU8t6@CL^$;E>eg^YL-^lVmg@(XO`4rUa
zNY1x$7v+04VdHP-Q2G*Im)50+P%!U$?<N6MD#Q2{w@c<ZlB3qI>b3E8l)ldO`~YQd
zyz>~A^Il57KP5NrK8Seu9!hu!U+`0>F~5e=-@<YpIGlL-HcIF~pVVvf1;nQxq!KE>
zk9xhA>n%M%^|Kpc;}=JAdgk=2VSJp+Z*E5|`&v%_IKF!NBkJMS*AO?>Pyv6(3h|aT
z#2YI~a-8M7<1FH}4k~{;U)OCHGJlw^_XVzpyY^){`;(l<`MTy;F+Y;{CYFESF2vIl
z#PQX8?Zx^~eJAl-nSUA8rLL>S`mfvNkLNP~1ZDUZPJhQ*;^7ZaJ--RpuU^NTNW63t
z6?_F{V?4i__#~I}GD>b7(Z&2dB<Dn~ho`xoYsXSW-plpy6!)*`_f!2`&*}doL2{~_
zNfC}`z6-Zw^{Q6=xiv-UrzeQNgUfTr4#Z23(e)~SmU<n^>BIZc1?m2K_6d|e#Pz_<
zZftiF@p2cXALR1CHBH>KDdk(0aJ*I@LOi{KxRw(=jCkfel2haIT*CdR)<G!`CNakQ
z(v;qKCta78^TFeZS9sj`H<oiI_xH(<QH5=w(~L(}Qu^A>1TYMGuQym+9_HNbj87g(
zym3owz9X!kC9Ve+Z~T(=GaRQ9>iYaXkHhKX=z5_}-fN8c<QkHI>hfMM^7tG&h~y|g
zpn7fU=JIpDHVGS-z;O5UJVe*4_7K$T;9ZHAc>L7)ekIN6ucPvOgibS#$q=vJOM0v8
z`44)$WjVUvefA_uU%8CrJj42M9LukisV22g`T!musyvVEqY8=F@vP6ao2VW(5H`NJ
zFUhZS`iHojuRVfzDMsmCuAet>`q~tgU;D}5_j*bn;&#;Y$VohoWkoxNc^ohgqwB)(
z>%GD@$uW;6&clPz_6Fv^p&I)sr~k^y#ElP7Ie*XP-wqR#YA=J!L%(9*2?Mg?=`Rz}
z<N4{_?&W8Q>wf(iuD5cI%JU<-Y~y+qL&?d0hSKZt=PaJD)9<2$Z`1XLhEVClr&4;o
zKd^0@%ftPGensp63Z~LmkD`1J;p@GW$C=PZ;?FU^ipQ~#(4SKdCpog+f5GEndRMAX
zhvkIAl-{_JN}~1()GKrv@z9Z!UboA4xP41cP{m)(^?xlUELHx>Dw1<D^9zsQ@?1}R
zSLSo*XexbXfE3*14iJqH&vJiEQE`mVcMuQVP4#>~_lpaePd-8g{|?Ll$|02ASWVzj
z%HDXii+Gj$1-i5Ms&M%;S5o>4^LOn`=}Q+-{VQL%diAd(p1zs*y9palpU#};$7`AI
z%Hx0eeyYj6d7!-cBuZZs<Kao?5;q^G^60pb{*#GM-$@sw_B7P%c3g<6&q?lIPZBmR
zK?Qp4!gd9f)-Yy{BVOkDlv){k0<4GTu~fmAa=YBiyz+XIps(vG*7Fe0kC<+}*N=GI
zYj8bW!u%z^UW5C^0nD#YQhAISx~{J>zY==8n-MZ5&Ok@NE5!WRy(oQclJr53SDpLu
z_1;QcUso5)uXj`VwLNn&j}OKmjjM0wiE77#NRG+lA(jK)>tyC(F<!lk$I0;Cl;fK@
z{r3(gIg=wK_&=F%wVL=ej{`?B?_+MVejdjBb!Z3Gj&gi^<#og>H_&xKExp%oxja>2
zukLdW=gZ~XtULA@#7m+)#-YsFJ{(~Ahw=DhsD(3LUt~R8dm5ML)6|albNZ*zd|rQN
zIl4aES$`^<DgB#Sj>Gdsb`xFK^(^Np?ia=&aZD55Yt4lufAToeTUI0EhdhsDSZ^=m
z^c&wu>9d<j&Jdku+`#pd<#o-roW6kms>)wKmeOaroV)Y5F)7w}b+)6-Yw5b)P2Jc?
z;;WJq7VF1{c4zrnO8D=b@gqD>)y4Smq4Owx<<C_AuW)$^r!)T;<qI>$d;ONjy=h)o
zR=H!`+(GH9Y%if(d9R=G{9c+R!OvnHs9ula@;yBi^TKMr-ZJYUrXlb3drn`!fy%?f
zp7CXLWKSPN|Js`Sb>mE`XFbjgTAY3*6`YH2e46#sTu=4J&1kGc0wsU)e#*DR<@xK*
zT>j%peumrSF4VV5U*UR2H}_tj<8^C|6>2X||6LvrOUiM9mo863k2AXv!7%8(K7BUH
zFZ28kv&VZmCh-PyWaqt(Ii2_<+n>nJd)<ivQ<bxE4we5fYJOwGnZ(nF5{Ei@ugB1C
zDt%3DDB$&N?_a}6p#yr?dmyDhlI84j3d?7E10#<2dOy$0p-ptXIwoL{#{pBUbKk-B
zmWh!353!s&6hq}(zKmMxi=4rkY@bvfBE^4-^?BQqDSdb?$-yw<z1p-sh<-ZH^I(NJ
zUzTyH9^Y;yIXVVnUmiCyClJ4m<=@2ZRlA-fJkRa^jWCs`emj-(Tg-oT8u2vG3;)Kv
zD@we^<JB)%L8GjP=DR3g<!@E5L)$5R<0wiPV>!FB96A0Ud=#Y*vwgCf#28occw)Xx
zdiW$O#IZbXm|vso((~YZF;J*>F?rqkX)e!ax!%%T{$7^<V;+~Jo%VHZm%6Zv-p1p0
zUDWg8-0$RdJ#Zjjm+(LAhWX0V=Pyye{s7nKSGYb)>@T{J%URd<z%A5XzvJtAnf1Rq
zO!cq(%Qx8`$Xrc)8&;spk)6sn^GOn*_2khbh-ZcVcXIhdZ=iDC#`A1y6{WAR-F^?3
zvve5o#)m2W*SXy{v-~ozbH_OS?r2u8z1~jgzslD&&-RJ*5A>bL`3igB8D2k@c>LjF
z8rwpwk{@FKfWh*w!N8^XB-<w#zP#5DS+BCZZpE<Uy&l)~%>EhDM#QVI-c}x@3;jMd
zkMRr)7%yM86AocHU*&PHB>L|G$5Q(ADpG`}_yX1)N!&<K{XE9}9yF_xUuD0_oh*L`
zmSghzNS8BrD5Veok>u!@oqm=h{e&Oq`Z0OENoQexIF;m7xF6~9{Ll-CXD3PDba{^3
zlX&`4s-N3g&oATgZTccg-_PYg>|jc7-bWRQ?%=(4<M}9CqmulP+p$N_BP@6?*7I{t
z;c^x!UtJIH;r5!oiSm6n%l{mYpVMNzRqh3^9nYYGZ(#Ya@OWbKc)llPV|*~o`Lh2I
z#q(ajK7n{+6XmP+QPgV<_b-$E;m<OEa&Jmsy_4$UT$aCSCGk4<-$@c<Y`rhbf07b@
znalZQ?vItP61a-xzoPY4%*zk1QtOm`u}(S0lN@6CZ78;?hZ5UY=nmfNmMC$lCtGv*
z>$g$)F)Vwpow>cr!&IKFxjc7uvix4EpJ%!J!(GIypP}n|faUy-?SU${*Uik^;mB3x
zEZ;(Mbo;J~6R$<6Jex6&sMnj=uFeWS#)D^4`t%;8IeOllJA!zY?GvrHPq4jRxrPe<
zR}yc0ll7-DOFYKcHO}R%2|MQlJie8VqI}Qc{$k)hf<iytH_&tXy0d!<?y$SQZ)DUR
zUU&AY{-Hs4os;W#jh>$M14Dy7BcsmnXityPbH)`tYdGDierIIF9WlJqmp!@A?-UBd
zDy!j9m6fGFmPUJrU8kVFo5sfBzERg;)RP|?EcEmZ_Kh~lz}Toej<Su64i9ZIhDz>W
zB4()5n<+-z{$lfs65x!E4)=_>qxt@!{D$T)B&bEUm)l0imzzg)X1Y+`nOf-RrqWVz
zhc~J$dd3F5oO*iP;o-rd9(-{|`-TRaS#NMR;R^a)--S|Xwk)8RO-mthAtNO>-&gF*
zHwAjd9O+v>==3+)dUw=2d9Y*@^Mj-P27Y()E#*LxEktdZ;nL;Gicr^)N8S6bgKJ>8
z&~hoBP<^&)vt}v1UsO3p9beltTg|(2wA;v19aBwl73(Hxo}e@7A939cO1akO^F1S^
zYCY!-ZtR0Tt#L=j2B66N^<?BcI_%_^$Z78AS<c}4F=xHImaF;{XVht)aVn&&9#qBZ
z8(e?t*dW!amWQ)X&zwG39BQTqQRlC5`%iXoCBB5J=L`+5Reh<6*Q)cI-%j!LWc7I7
zEqQIHPhR8njksH4oP64v=E=x-ojX3NGe&jfRaGPmcN|KNE;O9)9X3k1j`5xWcfjd~
z3K@m|9(2KBv}#YO7oF9~4WV@SS*69nJ7>K+TIwqpeIsbVO~$~0Q!?^SKN?+0?MDM6
zAvD!HZJ^}oUOzXol2pPulpKQG!7Gfup*&P{U~EuH>gg$tLm@^D{FvWZ!1w&P(^Kq&
zdiP!F8Y7!VR9;4I#C1>@{5)P-j{#{I-EC;N$1CK(&=p8HI-E!5Jw58edBhrU`UZ`W
z!P0Qw;AqhkH8fZ>io>pJEPD%8PtR!oNDm6q<BeQB7o8Iw87;(0&S-Bk*|YMjbu0S@
zO8qOxBIe5c(6HOt301tp#pu>~(#RUOs1hK3XQw)$vonK#SDv<RrI)@qH0&KwOvMt;
zNYAiaw359AH)-Zfw-AXX69qROU2Sl-k>ZGDos0f+uBQwm(Lr}3(npF;ByLAc$0;TX
z1t;gFkE!BB2ge4I1veil_K!y5xuG#{I7RCYxP?B|!iB!|eWN3gVOef6A9EwoWU3I2
z<w-^=?p>kp0#*$TlrR+xj*h4+L-CU<o#q8OBfff2I@H;Tjs^Lhou>?qVe(i#Sa1uc
zd&-4t$2F%0p`JZC^gt9Lm59f!xMk&XQ8$OudY55aUJ>&BPN}ogDdC@!N+n<3tEeu$
zlH`^z2|DT^8fKL`s1$JzAVW79wc-&co-&J8ByZV)^&Ia}gO)lYo{C1SXrhQh#$v9!
zd`+iHMYqQtD2;AXS7jHAxx7_~n5JX9$t0hG>xntT>qnyaCwkKGddnJhHn<}_S2+D+
zE>4Ta%}6SiircBE?U-(2>9i<nAyIOMN8I5=#yiA&dfomKPD(f~?gezBE{Ya+6S{cF
zE8+Exk@#xWMXZFEi^{7Hvm-_zoEtIoxo9%(SP3^(Ou0)+7cCb1;;Q=$Cs(Z<MZZ~Z
z*~Q_Zfu1YeJf^yQubbcC79gQ$n+eM*#`8HlUX10frRwY(ibIF`h7xN>3qxb0F*P};
z;@Va*mACSCJdw|tF)D7eds*g^vL(?sR1d;Q(L~BI3#pi!j1-(`B#vBqhQ~%m(RXM>
z;l2{ZFcBLY>>G~_JA(x))$5G(VsPnE-%xnWT}tgEQ1(dFw&L+fEMJVryfP;ep3XUg
zBYi!puXJ{fjBe_O3awQKPsdwSz2Fv|v3_*<Q|N<IGW0qRA`d%}$~jgp8g<M>s+gxd
zsCyO%MpLH_4G&-xb%#@)?V~DMom9vbi<XJ=;%*@o$u}>P46l+ii1}Y$YTTO~t=JkD
zJrox@dbYBb5;R#tXg;5d*|D5src$=;B&dfaXc+T4Ifi0%FsS9Z)RkK<lX^7G4MXVL
zEgg9TBXdtL232I^7HkYj#k`wLCG*9ER(Xs^Ni;})sNkl&@mJZCR-_M2t43q*Te3GE
zb7F4ZwNk~1iT{0y-_l>8Lr}zIubIlZ#bVw`IE5r?T&p~feeuY0Lo{l*v-4D_Fx1&=
zO+6C#C1R@WNWG~YVz!ev^Z8^vXD3{%=#YY#OXFhSkWvpQw^9$K-D{kUeiiZRRsDK_
zvTVKa$7^SlJ(fh5%M}ZzX+|Puq2S3@`X51u@j5K^*VqOa97tcV3btD?BgtejR*ZS7
zf6+NHH8grvV_6tWdZ0__lEapXW;~ldM=^cj^hn%|B;v)0o42B=LXN5`8Kd#lo4Y)%
z>g+s=4c6u`+oOu@zbKmOpuN!fzL8SDvq`0h0wAB1ov?CA*NNn!sZ=gO<G@leZP*2)
z7)3^Gl<?GkXZ=V5DgcO66L~9UMhbQ;k%|<o2z3?9A`SJrcV{Qek>R0@7|(|`HVf#i
z<aq#%wtQKKN|=QlGy!JelM02CMwGeioxkQ(J&&nLTnoVEp!XFDJy_BpCCX;nuARrY
zmM=P(r;7Trl&0aj)l9p*wzbrf%A%=l(TK0soM<jmEMj0QCL{TTNt01?l(2JSef?OG
zjacR>Zf<P-y0KEf8!z^`{Yo*Cxx5>-^G?Kx#hgST6{tu(WH2P6@tkR;Tnu>Vrx6<K
zy}aTh{e5{iLDn80kU=DAMIzB?)Jo(r%BN`HNZL!i0CPlV=Mb7vb**zp)^f+<@x$u_
z7>_$U)qvdDiAle+(>ujWx_W$6RfJ`F(@JjBsH=wNn3Z=5Q3p9j6L!S)jUuY9Bhl8L
zJ*EaAPfE;_f`VYEFZ7K=61t38Ovc=lX%|c@VK%F$IY-d+WJ3?#oKsLX7>1#Ql}|>^
zeA0=T7WK`hO_j(&C&mWsll#_3Bjfm;iaw%@T2=ITp%6*Bc@xD?<@0(BV^wLkWy)*H
zv#`caz_{%jQPZ2{r0k@faGZi=6_N!t?yEk|<C(VQQcnN+A*IX%mN@{s0hfwt9H%?5
z8DKHm7_5@9gh|5{wXD~<ZQZvM`Jw)?0j1Y=(u%tnbBp;%$~2QjFGtv6G%k?cg&9Hh
zp7lMfhOlR`Xi%1e(+{h5Xyjy4&t``l)EyF|MslUsFfHSUU+mzf9*9P_9NdHv;Z;Q_
zE%8QvtpBkf=*O(7>dcBo@|Y<T1sHOLXoTwwc_>@SH{O&=-gpxq8>Hc;kZ@9w9A;%R
zQHbU(>eBI)cjZOQ1**5UOo3?g&Q7+cJ3EJ+jYSxw81PT+A96e$rm2Ib!CXFK*#+pE
z<C>9ZUQbP2tX31wQg+}7Tpc~@hlj?LEeD%1Wya%$qHD*jq)pA@wPea`Nz4f_#JrC^
zo?$=I<C$VOH5$v=Fd1Wom{rJ`ajFk=;8$<aA#Y8A-dh^|SG1;@7tS5Vkfl1MUBI`V
zp<y*xMe}ANA1g-VdCN@1Oww>Grfj%8+#&;5dH1`v{(uvbZZ2AgCt{IYF&=k#Ah0Z&
zgLz@FrGowwm*dTaEyFf0fhRYZPQ@e)M%PU`QL{)xZQPrh5*TyPC@^w8BRTGkLt~>w
z8y=vM5w#Xb#tZp;%5jTP6IOD<KgL6|bm#VlH!F{omNV@3Y(y{b>2>;xJ!77YA4_4}
zwqyB-ZM#-Jv1Bwf2eSl?!_kw+iZ<+KZ$wAtk$BNDot$gJxGyI3Dv^`|CErrn18N{)
z!(K^ZiRMO~oSmX^*<vg5|5|f2m(|K{Q)7h4$unF3-q@j3(VHGn9r<W9m&deV7gLd>
z8PUB{4Ya6@RI~Ar)Qsirn4L7;h@Ep1Yy(=YE7L6%un5xzW+wiX-KlA<c!Oims#W_D
z^aZcfhRT&*Q@!f-FP8(Z-GBXV%CaJ<TtO+3i=`$F`!QPj2;ob^e(**8KOON?rjv-l
z<&m<A2^i465#MJC^IT<_OLLWFF3nX|V$d0Id*GnW!TYxXK1ejRYbNt46LSGfBhz-&
z>XJM@Q7nyOSTU>l#(}Q{YqDZAY3EZBi|h%@q#4t<YE*+BOk=3#IcrZp%^h@y`|>n6
zG!?bkP^t&27TRLU3Fw6>%W>VP<)TX$auJ(q;9s(oiz%NBuCh=p#G|=XB9XF^v1rp0
zS$_J8dDGTN4{TdCnd9^b{2o@)fh!`06&ibUnud%tprRvVIh<q_@~+AY(`K$vjL=mj
z*%VnCmYYlFW<9>z3Z=R5YFS`A(Y&2g*_pA388c}h_f{!eI#?_dmLW`MzBEkfRw@;V
zStk4s@OCWO8~+XMi+Cdp>PkEPte6Wk7b{se6}9rP$vv-zH^D0<q&Y^-LJ3qdR(Yr{
zlpt1c&<%=M`bP3ghOJsa!sv#_1^;4AinNYt7Gv>fB4=54DrWg?ekF6s3t`0zYJt%+
zRw}u}a4abUIvKaEXs%!;5^*~pEt2_f{cjvAVyaK0#KnZ0NSg5?jOj=Y%Cyu(s&!)n
z*c?g1k$5(aDQ|}5^9nJ?E=1sxaw8V3Lw%l_6;MmwB2O$ld`sc;RF!qP<6b9Tew7!^
zB{5)_`9d5%S-9%Fa<!NbXwue|4P~&!{Ku<dj2o~yl<z?un?s1som0V8*V%c#n^*m1
z%=S|Grb5##nz<DEos~*ju^6e*(t<tEuMn|%;Y{myv3Q4h0+0Lfa33~cQ2m%Fp)!t{
zG?P%7gkAtGKXyd0_`y1xmH{{!zMn)q2`^+mmULi3bKCLEY$ZH{M(wR(tSLHuYQYtc
zrqI?=c=O^|07d<4Mcr)6dV=udk_W@THXkET5F337<%@@hFkWyl?#FnrMb(e=4a6>Y
zhSka|XBBf;@xe@p<**2$OOE?|Ysv@Y6&foBw-jh^sm`Ywh_i;N7{&4do>kY4;o^Li
zp|6ab^kN&ryRx%}Hg2hq&6Tpw!L(yZ*mPDbSBS$a*xFULTs=i;?Uc;JFP)0Qe~twT
zjCs=Je`f8J9K}>jyAd{=AQ)StIZUuv35zndE}dHXZxjuXOr#R|f|*Rk@?;&SUe!^d
zy3H1|ZnL|!?&2)t=3ujGY4@fWRbJ0RG77V@5Krla8+6|{J1pa+i&&-Mp}adXqGp+v
z-jr}{D^<Xf4&IAsAx7G*{Det9Bc}HApo7JHDuyL+5)M%e^^VS3^&G4(<eX~{jP>`F
zhBn4=W+Do=2fR<14&iois5Mm<OWyx~bYQ|s?A-A-4LUo|8S7uII_nmLlb6!hEt;vc
zjSinKOmA$Rz!~V~<GwlCt4h6h665U;2X$oHMK=|XrwWm#hpx5e|Bh8i3wSbN@^IfI
zlGu@oB<vizh^ONJdp#pdZq!05p1{0^)gBZPs<YIkUtI+)rBEejz1kUE-#?Ud`qf~b
zNLbN`9mB4qh0URY>WtooEQM|KAThMBM~y$)SoXF@dGk<=O9370RklY1Cpur3D;5ga
zDvcG3@j@~c)q^BYH&IOVmZi3Esn@A%axB}0Gr`6(HW9U0-<#HHeAy`&<Nfm62F($b
zln3cl4uyC!Z^Gazz#X1&miE&u6P{2+whSPQ#)@zyVn@vBPazOsv@d_AyD8Q0T)D{$
ze1W7?3JYy?0vKRwOi{gncDxEpJ6=|dW}3i-+dttBK{a~LKji}ar+sw^Y=yzth`ZQF
zjYQ(wL8<$w?$Q|NX#cFaA(~4ivEv6LB@Q)=r07IFLb1!kUUn)(41n5sA0F*<`d7b6
znLtZJRIAHcFTk|*gqBo;R>XaiYS2V6pL7c`8{;LmQv9A-Otwv@u4Q>%-L<2`WBJjh
zhaMhm?B^Bj94<XlWCyym4p1!KMuMH-pOcycrCiD&W2GPtc75Xs6PqsB$L4(@n<hO{
z2+!_7`_Tv+JlknsLo-9~M13Alb$WD8MeID9#M`??Kcdl@_fCUq*q1f;YrUPbZs^>N
zgKk09w+%yJNPWSz<?JXngJSs<wglB)z|v5*<uWa)_G_?C$7z=7rr>8R<_qxbVm0|{
zr&$=Tu$vAq-Qap&;hAydSxgj7vyh1Aay~6pxo&9_Ee*Xf)C$UBN0YHg3cER8#-5s@
zU`fm?BRxZE0I~~MTj%3(+b&=Q+1$&+RGpx%YDL{~1Ruf84HK8DA|JIP80Ye4E*?u3
z)pSJTfLD_}SGvPPE`nt)IwwJ{(d7qDUkmWcLd8X3J53!_?Ki_C;)MtndwB<I(uj-M
zzj-O%@E%jKELK$Q`1F;qgX<Q(y%zXm+(aT_nyEa(QKG)~YMHWIj5a6gBolB+x`iCZ
zu@nuJsiq?ZD_Ly2Csqyh4~-2c2G!zM+5Fh#a4?o&ud$F%=Gj$aS-hX=AGH33`xa;)
z7&rb^18R&7Y1>hq!HFbX#7{W9&BQJl%#ouTht)vZwW-wW4z4Zr_o+R9e=lE3a{)Z%
z%@nFh;79TdJeW5HI3Mzn9CnVK<kF-fBZF)VKZ6K6RBPb`)<v;+9P9R+lPVPao=#lJ
z(#jv3N+{7FofN}r-%8|CMJHcGljt6xOv%8}ZfO@Q5>Mo?|Abw;Tng>;s`k6rYsuik
z{&qg*BIYFq7dtF@?zNn$xB3oV#x1|t@fN#!rBgJWR51p>weszGF%|y(b6>aSjp^n_
zQQU-^G~&h`HN+-)u@j@k4%X9K^eJzNibc8FOkFjE*oMBr5!JV>7%g651$hjulZ%<y
ze2W)zSTn*mud7O3Gi>%$p>I=9QSB~8PA#QK_p#B5^Dup4ZxXwe1^5vnyhKt1O^fdb
z<2TZ#qD5?8Cv!zipYU!_Pfk+ty^(rk(;yrKLxXu}H=-M{71{Kx1%!8b`{@N(i&#J7
zUv+UY^%c3nvyrz7u^2YAVKVY+*&70NNX{1f%Q2W^7B<$gb7k4l0%=={{C>^3C_gql
zqT)_gc}G=19^sbvZuncJDWf@o#&r+|R=;i@if$ohDHe6Hw)gyQIYed-BD_gOjH)p;
zz%z(_Jud*(i@<^pqkyO=cm=$ODs28im-BYiOqh8XaXxMK?e@gI$;XP)9E82aJ{sO^
z4EB~2k3`|yv#^oZ9DQ5tM~m&pKE#{y!raMQZo(=i<B<Zo5U&;!dY=btGr8hA6PM_(
zET2cqGi6lUau3QQl+e!Q6HXlanNg0<NRn*d@P&a6o-m&ZadgH~5-|!Q2QL?nXEb9_
zf_UDwu>o3iv^meiz|w$)I#VV>QTf5K<BdImRIJ4?)8R%5FSuyLR;wGtW^S^q3wjZZ
z)3dgOuwSLIu~-~gMd83nA`*u@PD*1FRK1CHUW7V_TNd&O1PvxFH)a*{aOgE#My-|E
z5{-L-4KVLv$#_u_@G>ByL=kz|2=z#z_hMDByh^B!4+Gc>&Ft}<BI?`}Hgt0ltX6C%
z<)(64QHO>GNI$oz9xH<S!6IVRT|ey2n7IUe-LN<iClYnBc<^#h&@e!aj*Jmt<Ha^~
zcIx1UEp@|hQDcwS8`&%<u(Ggw@S`ei(z4CGlY$y1twf5d^q<;VhvTmok;t%zu=fwQ
z1vXsZ0f$orLrer-^CTiywNcJ1zg9<)MP03j#L$d`0Sc{&T`*W|4#v}^20>!Ps--gO
zUlq-r9Dr*E5#cIR)ILJCQf4d;%ZUA@-T)^RAc|0EoPbapY_ef_n!{ec#l~LJ7ewZZ
zjVYpso(hZa6n7-QWzE0Ju$yx7*zh;ezE}oZwyp~Q<QeR`UUu^AYY9+_x(<{U##Sz7
zC1OhdFf9J7_hx88;~<bv=_pn-Fj}It3&+EZH<T~qhx5<Dp7Do0ch4v81smx&qll-g
zQO}-&=b}di8=--c(P$!JyNI(y7t6<%?5ZuhG)4OK4PrMBCnm5J?_%kdf*%2M81EP8
zmTfWbUS(KC4}s?zvn3)$5&A<?{K40M=X%k`fr01CoXVr^lK&(TNfu!kCGsi6|C-H3
zImA*tScDE3OA5I8MmhRnl5Et@_Z)^#I~K=8hbbHmGfy!rUI+#{B!YL6n|q>A|K!Sl
zbbDN6)EW=4oJg((y_!uT@(R;*+;y?_qx<M`kyA0m9eFyFi@-e%uWa6pAR5`XYogYO
z@i8@6L{#V{Hu&B&);H`HdOX&nHvXVGj$_A@_y@7%CdLy|auq{@O$95Wb`=o&F}R`M
z(=*u94nks4J~M|fRI(EPg*_sPt}@Wm?-u<|GAtGnRs_oot7s<B6M1mdzM8;&A)JGS
zI4R4h+8aS9MzM2nBsy^u+awU=Te&u;FEL%CQ((vZ3e;P3-j1IJ)1ueKwmo77T`wpW
zg^SuzJ6?ztVDDIZb@TTN=|y)U1RgUiil|!OMd&;n-U)Q&C37pLY~z?RjbrEH9}AOO
zKkksx{T~)JR!G=^Pa+z?)_w*abeEh$zNpQmRZ=R4z>|C=QYc1UyBHw{O44`Fg|gHz
z-my~%`?!eS+u$>+lnVRCy=AQ2V*eP06(W+{EV}R;Buw}_m)7!2!DLIHP#uvZTx{6z
ziXzen&P!_ge`@-sh#KDCiDQ!_mW*Sk+p!8oUi2(GgC=1ApiiJkDK$nTloLVhIEkIw
z{zZ(>hwQ5qc5>)wn%4as-zi%Rim6BhyHK#CW4PY~+qRze(^hQ~k$>v;2Mc}&n2>#=
zo0@|n3W{xf$ALkDCQTyhlw2TmBK>RGyl+a58_&mv^PE@`fu!((U|-lm*r=DGsuYR^
zk3?ua6y#9XzPo0eP|nj0RGymiywBRN$?K-v(6|e0<K&@nPp8hxtSoFA<deW#e1ED&
z@l%cjQKb$z!yD91K5Nkvz0(2{pbLov_^NIlT9fe%e^o*~5Mx9{NKY;Y_gk@ucpMsa
zd>g4nI5L%m<Vo~L7^{A=2DgHG(y%O3ivzWOz~*o=2dg^<7qTbKVom;U&l$mbwMFg!
zYofGF1lZ*fKcg1NP9j3%J{E?r9?BU!xBgF}v;reJ5p=8erV%fNg_q5d!wL2~dp61c
zU_Aj3J(Pi5?zj^GVF?JyNG5SVTte^vsnHdZgZ48cXm+f7Q@8`AsNz;)Nsbxy1{mdr
zRdHP8hD|_v9?rvL%EcXL+A^mhm=^z?ow$2Ye{9};={h6033?T7W$|m_tC)Cs+}ws+
z8?e>n;3lmC4GRD22znLnsl(?Jk%*03Mb!Nz3G^m1FGTz>t#MFY7Vd(wl$xa+wI0&T
zAYMkL_(rjz;newb%h=Gc%}iNBm?<2%8dA1X#Ep9~nk=ws`szx$6qWZciy#lwRJbsq
zpqM)12stjYYqq)FClv`BRM^nO(rvwW$5}j)h(-~HfVCT@L`Q2OSB_X?dZrKWT`505
z?0G~j+X&c2)EK-PG@2<zQ7)AwUxp65f?eGVyGp@@ifJU}V4}oMG<AOe28(ams5i1a
zm*YRElkhp3aDXIph+TnMM(wujEbQGG!8bHIQQSx2CLB!Pi2X?ZHw-Ss_^EAAbvqsw
z(NV-4AUY6Rx4A+tru36+!U1Pf&h3HkI^T<X{(QH&NgsEDTyKztcn9nb*|`K9@KJ1e
z`zm>vaUxmhy8<@3vcX|BMsO!p455y=OV6fju}pGkQE$fli6KA*aCdf|hhXlr)W=o5
zV}lz;)D3XK))<`*HxtfR|2m`crnzRMWfF1R@aH3}99ulR5>V|RuQ<k&S`4N%7M;ly
zd{D_)PB_S#u1)L`B=d;o!ySYLvyf!tRNb+So9=M+4g$2Wn}9gl0#<GjzwwHz=3OLV
zZm?=E-Rr2PL~U0n(}V2||NW0e%n@*8B7)GuJq?r%&%jNSbqiy|Ke4y`h}i+R#=tv*
zeJ8$mRdo(CkDEB*Zia`FET@01A+6oT$N^gbc`P{Ma20SYc;HAv0RadmQ%Z_EdEx3;
zcY`26j9Zz`M4iPw6-zZWERpwA4CkeCm}U!z_K#cG{m;?GE$xoQ)IM2!&FZzQ*C8>&
ze{dtAx^XFyixvHMji?#Ze}{psR;Fx@<6aRfpUb(9i(OCLr@GXCwpfy_S7FS`%ZF_u
z+=8^pI!EP-U=tWwc@z`-gmH5A{qGD(&;g=WJcoFKyrXVf#;s2@WcXEP8NbPv*55Lb
z1!QeEO&E-n*l@uHHtza>5kpn`>hu2c0crn0RuRnHQH0{bDQ#lMYN-`v+p9$tDP;=x
zzQ>~2AS~c!JA|uw=lsi@dY0*R8{C-W#m!q$#1<!UyFDV;apN}?a7mL}_IYEuA@9~k
zEQoNckDb7dAa;f#+6TcVpjK$hQn%dq4SGfi6w=CLlN7h;V}eQ~u~D&96-%pJ`qV=n
zN37GZ+kow-DAshYyR`go-c_^wz11iHI`5EoqrZcR1a~~=5?J-Y9pL53H;H(|94|J#
zo$}_b?SF6n@Vnamrm>4gL&zoq_7ITju**&xxR!;zvSHi<j^{h5rE@-RxhcdVVljlL
zJh0=xIcVuhjC=R9rQrTon+`?Ki;sJsa|j}{BZ!5-LngQ$Tb(O^C!&sbO>(%K8xAFG
zau%YgNOL!Ac`It!IJ81C;$j+0;pXLdEXBV1Wz7{UPF@4_q~^U>SY0O(2%gKs!vjBv
z-#v~NOrmkr=C@_79UWflJy*mXZa!Y4fZLK0iirIebSrIL=t|gf+n6`v;$|%B;BHw2
z^&`%VALHTo`m6QoX=4sHP_UQD3t|i$TUu|g;`Ps|J04w(`Vn<sa&rSj_Kyg>;JC|W
zw1;nI#$Jcop~pie5-3`Vx?+N2Cp=~S9}IuZF%KL5rftXVI2<*&Dc|2`(c9Euw0wXa
zehi4l);IU^HY9w_aP>v=IfVH{vA9|4-omIh>0X9@++vGv0M8>LsGWE|hFe`zybW&q
zjXkdftk3W=WSqiD1*haU^Zxrcnkc^~;;Pk+riBP@xb_O$8uA}i-UBuDul63#VPek?
zq0oFEGy;&Ka5d$yY{WgTTxzBEOG8=2T)J0;Zx|dJQcu``&cgI?aT6)*7WAK`irQj(
ztK@7#n1Qm)-2?*EaN~0XArdwMfV`8Ew3_pDqtz|hH~0^FC2>EZ_Rb^`0HGejgxnCO
z6^~(K2?}hgdg3B3KQ1I-wqyIDB{~{U$cVu@!u{Habwy~@(lz?0JsRBX^9JFs!{bW0
zYsXCJXaall2#Y8nX4*Sf3@HIYh08k>m+3aTM{6S)qmA-#EbYGFi5&0^<ZVP6Cv4mr
zyHo=$Pi={Dkar9oZyT44CsN?<EcTuLQ?6M&AVk%QY77fu_jr0sBAHS~#L|i|GCXP_
zC>7%=J%2>)DkD@##bIGg#%=YuS0)d=u_C^RuPr0=uw|egsnERX$-#V^uy89~0XJge
zxjIX2C-u|r=Z8`tN4N&zs7T}r@HpVXI=%{f_3-8dqHwVNugZ)&_u_c;3qss*mvnRQ
z2BRkB+q_LaqWYqDrRrI9XgUOS;sH8{KFcAdChlU0H&b{LkZ)4h@~ZJ{4{sv_voSUv
z9XN~CebGutDvF4GcwXYMxCIY|@AADkp-6<ng?QghouxP3u;Et3vK>!IDCXh_3RpT-
z41riGsoS|m)dM4tB^LU)V+<P{rh^N}>k&auW;*`X)_Ybs1*Uz@MIVV^{}+#q;6?KP
z+6M$^3qP8~UbO}HA#QKVB{}4_Y4o%NRz-0q1THj>P0$n`?U7Wm8O69y8&#cp^VYHf
z#@?*4?9E@z$Z(#x@~~#@0(xx`(R<kW@wM7AjtV^60e5ILAJJ97_8-C(Vz{dcp;ZZe
z^71347wbZi{Q7w-xI!CiaBR0EVKf#}c;3-c{#z{cw%B_!PwFrA;{I_&sH?ilC7q&)
z;67|(C2)_%k|YeDTdZcqqdk=CDCO9QB!c@V&QsbyHH6u4<>NsuMP-P`ace#TI^dPG
z@@m72i?)0{rQn7f>BEDFdRo0x2}}#H+f3VxB@ngYyFA}I+V>ca2qIF@JBNyRVwCq(
zjUsjtmAQ%dzC_N{yTfdkNsnU^_m`^pU6kI$BU~_3<L>MnYL=hTga<&px-%6EpE0$U
z1OF_JO?&e1x%*KZU*N$1WDjGx9Mp`5x8BgPly@Bw!Pr@i!eaAV-nv_n4JKSouhOmj
zQJvTo!Q_oQUhsGbtQ1MSjy~`%5H0o(MKuKlLc=X?;lW9mFc8ZWkCCo(bRumb$ygH=
zuG?&cfC$Qe#4}h#m^g0bfl~!{7wVAWW+)=X7$DRKZb3w|d0sM#F@PQw9SqrsW=P?|
zRd8<l<`!=(Qjdp%0X8^#K9<)-n4dV20!!fxisNZzHo~`X!<ldEq#0NmUyD8ILH!gr
zgv{izx``veG*xht+89^e4K0{bVcWxytXETb+#a5}VCJI<wI9v58}hy=9(vK=kC=DF
zPmaWMc%Y*j8^jii6<>XJX5EE7YtB7)UC%k^p0XO3XS=4d{c(A?-804yZc~=qQYrDJ
zPjyA~VQfrb1ID%rRy@CC<SiM{@CJGDo}Ry%T>{Z$0=rMKC?W#Yogd4o?XnxPp4zIN
z2=!Dfzju^wyycl7hlvTRLqwe-b|_h-!5sGAt9SDe+^dYIyr846<xfp5+wvJZ|4%wM
zo)VBOs!+&+da?)y3aEBix=A3V0%m&n25We_ofKTx7~9~KZd!|KTvXa}s(u(A?sV|%
z7Bab1D_Uyy!)7DA)rq7-TU1_yi-%%1-QS2IhXIhs?m{YWr(|r#Qday}0A#PSfwLo?
zOkzO|heynR3nhm_nSPTDdqmnG!(*cGm;>DPV8b>=#P6%lI<_)_RgJVf@&~^EB<9v6
z>^ay7zLj26r;|Ona~KvW3R)<@)r1EZU~L#rAOL1*h7u-htiNwiS$+kz1CIWTyZNxO
z?qH#H+F7Tcys9VC8R?8SKS!INtXT77v=g6Kt?G#(sp)-+b|N82RDEYL9&3KapTRJ;
z#(&!wD~xUNpZa%e{=BtE)B~)y@hE+#bm}SG>P_EN3OaLJ<2A;1-g(=3a+Pc)QOQ>S
zweff2+k>dQci>-l#J3fA(>dx$W!c);iRlVFxc~qE_y23)AFBa_b%p-URv7v^wqG9}
z2)~2zGM@9VUP{i^coe*PzI_<)J^K3arv_eQ{H^)>HpY+e>~-~f8t+^G?LGL*3p*Lx
zUqozlUnOrxV^980^0)QL-^NhSjMwL9vqvC(n-S*pYY*RqC)jUi9L3)=-uD$o1mD$b
zEA)<yIO^x`k9hfQZ@iw<4}0IYF;3<0l>gSv{L6>Z^ZWJRJt!YY589s)Jk5McaQ%H+
z@aY+Pu6{-Ee`h`?c!T-8;QK#7avFk%KTN!Br6@o1cEKNJ-XZv>nA?JXhIyCZ;Rh+-
ztl(YDOM>h469IfWfX@c-n&88nZ(Z;+ALe=!{HG5QHx6s9w;HDp3H~+aVZn92rr^(U
z`n2HnGf1zx1uxx5JS%wmTH?KeSFa;p65RMGT~}G~qnS?$KDmzMR0I#7OMEtfR|U_o
zoH@a@{JP+2mcJl)iRCl|Z=6TvX*;~Ny-ZFYlKepG$?byIM@ddt@JX&8JAh{d|0SpI
z4d7+Lud7hIObY%n=F@^d!Mq~4&UY?=*8}*X;FasC9zsX7)@PXikZHT%RZbrkyvDpk
z@WRLFdhGz-CHMlT&kFt*<|V;bJi>Y|_-5vlf`5ehwBV03uL%AG^Qz#pAE$ih1+Uye
z_1O@-`hMbzf=@CxI$G;r%V`(9G0A!>cx8&XEqI;NrzPj|X9V9_{eeHcvV!l+yd?Mm
z%*%p@9wRwZf}6}Mg7<%o(pLq4FY|f9EBptq8iLnvroU6OD0uoR;>MA!^=w>CyiM?V
z&bM9g)N@qM4#A7eZNZ0`cL_emyj$?n*GYa!@bvS<%YxTA{gmJ)k9*US|Aq8qM(|B6
zzZ$^j1^*_eZv^nRqgv~E;2Tu_cERsp-XZu0ncITvd@}*OH-MJ~4}XiwGb#9)%x478
zGM^QEa-QVW1fM=it@aFKLGXH(cth|C|Glk6!K=)Tqg(5<-b-@Y1g~-Wkl=OZ?SeO$
zhXoJw-_z_6Jk8t`T>t$|Tks60PYYgS-X(a6c}DOu^KQW>nP&yBFz*$-&b%aegZa4N
z2G?_0aFf$d2yQT+6g<RorUVZ&pBCI?J|lRVc}4JP=Cgw9a#jV;ayjQDXFZ=6{HLtv
z3xY2&Ule?|Z&SZ$JEm1{k7M30_%L%*@PB8X7F_qojNn}_P`+8gb^4Ov6;59k{A0`~
z1%HJ3wBV01uL!R5tqT6{oPJ(#UH%2Zzrg7i1=sT1j%}^y?{NBd!GFiRL+}u{yDhj*
z-z9kHMXKj+!H;8J5<J7aEO?FiQ~<98@HxTj-=Xr<1=smD1n>ABr8hcT>rJN*1@LeH
zHwD-7(}GXFjmGV6!9!OO&kAlZ?-e}Fyd-#dKl($LWx*Z3-bukjS5v+-g6sLHBDkK9
zW(BYF_)`^J&qs5D>-nfAxSo&Z1rPIhRTn(Xd_izM?llC@aQa2TYs`(;wdzBOd7I#6
z<{`l+nYRmGVICH|&b&kL26IzzgX`HA+~o9W!42kJg6sJxBY2qQcMGoPqpaX*PTwo|
zH1m?+x}4*JXStkZ!L_|KA$Sk#^OWF5ne@3Lc=cYg^JfLGF|P`4e1Ou=30~*)HNhLq
z=LI+JBRO@!_1|e-5IoK48-iz;FAAPzZkVllTW8)Tc$s-f@JZ(Ff=@FK3tna3A$Wti
zDY$Vz)q^c~h<RG@F!L_KLo7cdxXJ0e1y3{23SME}D|m)^N$@K3alv&t%Yv7<oD+hF
z?xuQ}6g+b+kHdmjZl&}U!K=(?1#jF&>8pa*IQ^X9b>=m}8_eegH&}jMaFh9h;34J>
z!7I!c1Gr(e>a$MY7QjP-XIOrF01peE<@6nbmzbM^mzmpwhnc4ZPc!cle3E%a@M-4V
zg6n$73SQ;(y@J=6mjtgf9~WH9FAH9KH|f=c;N9ORJ8DYs8uLm3p9|o1$?v5<<hv-i
zc?$IxBhsoTr9R?qg6nxCB)GP7+6C8kPFV0d&ublmYdgmjT-!Oe;M&ef3m(?<wcu&y
z8Nu~@+AVm7(`N;*G4B<;#JnVUnfbWjlg!J4SC~%-US~cjc!T+r;0D+8wBRPEpAp<(
zUJ+c|IkSR?S$<V;ZRgAhp62v5!Kaze3$Dvq7d*@5To63;ApgPYXsbR~C#m1H2_9nm
zBqTY{FYSVB`zI{8wtqSV*Y=MoxVC?6!L|L97Tn-@uuE`L&*OrpnRg4GVV)H{%e+_c
zI`fj?W#;38PcknHKFxeW@GA33!5hq{1UJ}zm=;{yKQn@ByP_g^h~>`;uI-<y;Azfx
zPH=7i)CAY|&%EGOmQxp8mvcez5|^_fc=#iv=WVf8J+H8yhXgObhxET)a6KP|1=sdc
zhv3>?G6iq&JZKB9?WMHf+Ft4sT-!?-!3~z*Ex5@%D|m=`ui$!KE(P%M0A3E@6M|<r
z-^l<zC3u$8PYYgRJ|lRUc}4Ir^I5^u%&US=GM^KCnt4rdU2pS(S2=xM@EY?4!RyQ$
zf@}GUg0Exyr!C&9=Rc^Ez0@xF51Dre{$u90;OG2+<a7ysF7s}|Gt7Ghue1Dd!L?mC
z5x}Pe*K%eA*K%e9_*?*=7yKt&&IQ5G=j&P&T<6=CXs!QCIeoj}b><y{>-4tZKj-va
zg6s6%g8!b=_X@7lj|;y252<}81mB(cl;Ha_pAr0E=CgvEAE0r#CV1@<vY+P#H!db#
z7d*u27X(i;ZwRi_F9vWU+1g$@eVgE6E>B2slX<(~73N{Vwfv3%ZU%5WfTsnoa=u*w
zJR^9G({~H5%b68ir|%WK&T>kEhnSBG-e6u9+~9Vc5L}mMQt&XRpAy_;J}tN|=ZxT5
zenoKIud9OV@uwzuC+mM*aGky(xR!6&t$MgG%Lxg-;YZX@!-Bt)xh;5Q!wPR-I3u{h
zaSPp&ZzB6AD|njY7J3Cg`o~nBalz}%Cj|c!^J&44dx_*!1lQ^31iysS&kL^8Hw53G
z(;KPQde-UN1s~`19fIrhX~Eyk=`(^qz&tCsmNPE6mNOyv$63yl;95>a@bpipKC6Q3
z^z(w7Kc(~y!RyS8*SFSNnR&b5S|2(D-*<uJ+k)%#U4kb$eYfDJGVc}q66WKAU&eew
z@N1Y)1@IZcbvb7R*X5iOeDP;=z4L<W@+=6h<u3|;)Xzyy+i|V+e+=_>!B1n}A^0WC
zZOOSFx&+td>=s;?vsdu&FR7g4f?Lcd1YgH|O7LmsGXZ>7@OwD@oZ!0r^MdR0F9@#7
zzbN?3uett@Z>|3)n70f5B=Zizb-uRXzvuK_f@^*57F=Ifui#q#xZqlUCM0jrbxjGb
z<<AJN<<AO!Da)A?T+5jkT+3My{M{^PQSiH&x4ogY{vTo9F1XIOLvWq1Ex7K#U4nm)
z<#!AITjsrjulNn?zu>Q7J|Va+=ak^OoHK&&&2nZ1U&(w<@WYwU3$Dk#1;KT`i-PO=
zX*;2{{*Ph#?SdzncL=WQ#}-`IPnY1je!2zM<?Iz)mvdb3Q@A`6f@}Fxf@}FRg1?RB
z%nJTq=5vDU`EFito$rF+I^RXX^?2BJVr%`Ue@pt-F8C$PO~EV7y9760COKKbE6huR
zzsP(-@CNfK!N2$l$)6GYOU!2l{~+@@!N10QUhoevUl6>(d{OZIe^2EJrCaN>{8qAi
zI|QG+iMT0vmboo>`7M+_BY1j(c(>q{>xpLt58pt%S8y%AEO>_HPY6EE@+So^zm4Qi
zNzUc32wvjy%nClq@~eW^SpJ;gx}NKTheoM93xb!pJjO|_?PYNKHo?Q!lAN&M+JD<2
zxc1+gf@}Y+EqH_da%sV}|F%nT?Z3?kuKl;&f*UM9E4azLSMU(?lHl4;I3B>u0em8W
zPYRyle5V5VwBT7zKO=aFc}4It^I5^e%&UT@na>G6$-E}`H1m1Eb-mREuX6eY!E4ML
zg4dZZ3a;fFC%5Wzx=ec8F1U{02n(+F*E$5(`)j7)dVkFpT<@=?1=ss)U4k3D&yo?`
zWZo@!nt4|64D(*Wv&>6^*O`wCUS?hve3JQu;M2?}1+Oxn61>5DT5yB+r)C7#`)d`!
z^}f}t;31Y@6<qJH%?Y07d~1U1{k3_)_5NC2@G8q$5L}nDA$W<)xhQxy&!=sxTJ?FF
zdAr~{{(<J-4#9U~ZVRsEcL{zk%kLIE!*WW3H-1L_YeMo@h))V$eVO=_;M1IbTJWho
zcJTac6~P~6J}0<NKQH*RoPI&@%$_9QIHk3oOU&B^uQE3Sc$eUN??v*v1>c5wN$|?S
z6!$wJc#ZvvlY*D8<oXo6`ex$Of}h0sRs_G4`JCWm%;yE4X5J8dmbtOIwLZ<gsUF$|
zue_J8*OZ*^XR!s>@jPk4>m0w)CAf~~$q26FdAbGH@jO|<!yNC?D|niDNpKxEGA?+A
z)0YLWF`p2;#C%flGV>|HCz($RUSU2Xc%6Ag@CNf)!3`a6Be==w=L9#H*96z`JoAEw
zS$<t`9nZ5Mc$(8U1fOQUD7Y@CacZl6X1Sbgf;Z#M1TRgI-gXGC?FUnEZ9mw8Yx^NB
zxV9g<1lRUMMsS1Yk#50F=2^kh%zFjTFfR$7Wj-!=oq1XCGV=++Cz($QKFxee@GA3Z
z!5hqH1UGp8tq88|hgre(yj&GL#Pa6^*Y-nA@HFQ;FSxcJ>Vj+gVL|XJ%V`L%%eg3c
ziOXr6)~e6izHJlydpr(@1+Uye`fN+i@xy7s^*XLg@CMuG8Nu~Bu3K=uj>`(J*Kxgq
z8!W#hxXFB6@DTH|;Cj6<5x^${_*4L&7CgiG&IIs^;8{*TD|m@{Rq!(NIl;rsYl5el
z&kH`uye{}O^98|my)^`{a{5KVYs`(VR{g9qZxdY04+*aQ4DEtX??ZM)hu~@EX~A{+
zjNm$bui!fUxZpbdq~Ke%Q+cKZukKHLR`5L!AU-GfH1m1EXP7St{s8ku!FBq!(_8Dm
z!Rgxt*XcU~xGnhXfmHr3!JlB>E%=kndj)@r`MBVpXFehL7nn~8{w3x!f<MiCR`6$-
z&k6oz=JSH<`dJ9zi-JGLa@x*lt^aQ^Zx{UA%sT{sk-07ScbRty{(a`%g8zVdui!so
zJ}&r6%qIl@Df218Lu<FA^_t-60a~BV3SJo`UKKpc>E{F=IfV3WUhpjQhTtD!Zk*X#
z|IaaR7hKEf5d2+-Qogp}S252BUcH#=p;z$m2I3{jFDE`Oc$s-wa4mmI@JW_GEqJAu
z<j)9hviyqRTK=5i(=5Lxc!=f93tnSh7hKC<6g+!AmD4z@wY{ob&+P%+4B%aY*H%(H
zb_@O&=DmV%e;B177d(6^m2*;XlgmFPxXyP*aGme0;0?}qPH?TC^Mb$3=@$flg}HII
zs880<cFDQ?VaYkYEx36B)k9kF{f^*z7ToM0-Yd9HUk>0?0lXsk*I0g4a9y7@!C&F@
z3xb#bi}moF)_TjnmYze^CU|;+(uV?gyWm+)9~QjC@;d~dj#Iv-;5BZSF2U0)D1Aoo
z4CmV&z_WsvIDN0+W#%QpGyJ@oalu1*?k|!bMCF_kT-Sd^@@|qdE4Z$Qn&8GDrJomE
z_oD^DFFuO&b5Zaj^R{za_2D_@?Skw6*dh2!oIWjhjmML2!K<@W{;c42u7_U1!>kV_
z!L|Ge!Oc%`y9jPvM0`r{EX$u3{LG`N-ev=MP4G)O{es|nUNADP^_=}Om8VVcX)aGl
z@P}D`M*vR;@NU5mJch2TBzTs2S@2orlY;MbEXkP`T<b|i@Lf24Rd6k*Cb*VU7yOV;
z%C{kSiMjDcQO|4_g#_>7`V0$x1<Nr7*Xh%O-^%H`1^*uNUcnccj|+Y<^9jLsejQ!!
zl;C?apAp<*J}bD^!<yise$vBv!FBqE;AKv~D7a1^TGLwp4Nl)K_+4Di4#6K`ZVRsM
zlZ@c$_fz@11)pS|6}<8&rSBEI`U&FWf=}_hKOy)Wmvc(+Z!w<{T(|G6;4g6cIl<GH
zQF-cumqIkZEC@cm8}WwVdLC(8+uAN^wu?f7hj`rX5PW)fl5Ywg+Jm?)Im^ii9_D<z
zCFk@d!9$#WT<{}J>K7A&U(9?;@Cw_FGlFZqtqNXYJ8({LoxU!($@ABO;5xmruC@L%
zd|hpVmn^!ju;33fw*z=4fcFOQvf$6K{3*eI%)BD_t`RC{Rq&&k&kH`myb-|L&TFk7
zojxr1Z&{8hxDloDbP0YI^K1Yg58#sld`9p|mOm?aiFr-%r<pGZ{tM>D`K|S!^`~9%
zFzaVn@aY)UgDLnk%)0~+C8+;q1#cWryf=WCBxiemTyQOaQgGu9B!4P^PfO0_oDsZw
z8eQ+K;6G<x6Wr{g^a}ypxS+NEb^7)IZU*qK0G<ut<APtw<(vrMQ-T|(({)t@ueXyw
zYEJObe#C2nSN0`7FL;%CUGQnncTw;K=55`r^{IKg;H5KIZw3D-^R(bo%)13Q&n7v&
zg0E#>7Ch@x`YFM$V?HDJ1I(*}*O<=>{wwASf@?X(g{}1yE>d~g1z%*|A$WK_rB4f9
zX5KA$xR>ik@M-2{!F7F33jT>ck~1xMZ6)c?tl-rI@v7ijeogSH%SnDcfHwqB^Yt1R
zwbtkDEGH!RgUrK%f0MZ_xGrax;5vO)@NG9x`AdTD$h<80FFD^S!H?ziGlH*TJ}bDE
zQxiPH>Fa{)^oxR*IeqBj*80@EBY>v`f2^PCAtQK|c~<cEb32v<zk}0H2>wmxQ-T|3
zQob{Sn`aT96<p^#C%DeHF1Ws~hTsbWB;UBCwcdKUJR!k%8Km@K!F72|!F74M1g~?y
z%L;C;rGD2dc<5r{CBbXV#|78=KOy*KLsb4L!GF&BJR^7?r=JzP%H^*KKK))Q=e*!L
zeM9ijC6s<q@Gx`Z($;pVGj9{T#N`YJa9i+6PM-<jy#c%&z^4LuC4kRe)_PrYqtq_*
zg4f1~FG#+T(-&Ihn437g;JsH9Ule>{GpE12RZjSNPA_=r2I6fSTGN-_&gq9*xo-DR
zsg*b0L+#!!xOo%FF#~v40M813I?E{uo@YKGxXyQ4@Hcb%ir`w#oZwncJ%BF;@X(uD
z>qpD!2;k`e-W|Y80enL6+xdE@1lQMF5nQ+LoZtqJ12w^Q`USzmoW3ErPTw}%T0hm>
zNPp%=Te)!y`C)2;SD4QWUb9F}UGguHoCU#+HT3+7hTx%hQhH;owLD>#9}+zCN&fo_
zf``ta=V^2Z-k7EP{Y}Bmw^P2h;FI?gPYa&?4Dl|(Gj~&YGJ@BRrFCDo;H5PrrzE)E
zXCD{5YLlF@;Kq@}Cj_tGK=LOA4{fCOnijnD82>#2!7~$-z9M+zE|NbhxG_b%DtPTJ
zRR8mWS5qW^LGW6L^+a%!*Kv!Izl-D;SG4L+=>p<ylE0VA84}z$p3;XUXZ<$?Pjmg)
zf`{2ZkQTf&PV&11pT3BAx8Re95$_ee!u2*TxQ;U{3!aJ5^-c(0J&NQ{3T_@t{b)w;
z%Ihh8MR5JR$63M6mq|aXg6p{4n&6cKN&dXxnZt?K1+Q}dT9AC0(k}|0zLfN;ZDXsR
zG|r^-A;D|>JhXPfb^Kdc@amlux8EUnWi!>kDR}r);<n%+-k(hi-Z+ZdB_p_b6_r0L
zxE@b>1#dh_^-vPLHbvzh7d*T-k3WJp_NRO&1h3yi*EK14mE(e@1g~(M>a^syP<dtq
zFW*A>Rs^pdN_<xE@-U4*Rlys#Q+>`!eh$g030}ID_`KkuH_-Lg1vhy-To63`PLk6Q
z+~j_`D0uj2O5Zl#s<+{Ls2xLs>-d4N;Km@;Lx<pL-k&uE&s<IU+JYN5()FeVuY7{$
zkuJgOw^KWI3vP1!b5`)l5h`a%aD83lf*Y%;9?F83czm7^Jp4y0|CHcqp2w#J*Y_RF
z2wrD9WLEIn%_P4nc;-B+&pE*xAExv*!7E?oc~kJ(O_Y8?@bYb>&ke~hBfcnjiS^Cc
z)T&pt>q&l_;N|0}{2{@!TyO1?bARj*JoGHdPYXWz2<wmFRkoKhg6lZ>Ucrq7$sZTI
z!Si@o@M#{GCIk<&{V*wb<w4T7X~Cy&qWYN;yu$X(tl;GnDScJ&OoVt%@Y)PrS6%ST
zbHo<}uXWJ4-4Hy@_Rpf==B||9xUy9r(yK^+LW0+irE-P^&%Q$C=@2}`@j|BH)#E9>
zEqJMy<fjD>YdcEt>Qy8sE4c12y@J=-t|$pUc_P)rxZvh?JP!(9&QUoh1h3pcd{XcR
z+g;OwX9lRAXC!BPuOc~*GqaMfq;ggTuis4NnG-zA`d<?~w2Ab5UU0omtP5V_c;E%W
zO`cyGf|pqT7X?qhi{=aCs#ZOm<a%fmycVJKA;BxFNFUk-&s<5@6&BpMj^{_gO&;G&
z!9%Qvw&2yxB&SR8Y>mp35xm|_?b0o{!TmieczqXY-;&@a+X>@>Px5?G7F@T>gy3Ob
zXH5xSVZY_H;L~ic&Ilgj@wOs(X_m(MS;6&lhHH{@KbjZ3!glY1;O4bd&kf0cL-n>O
zc$WK-@#a>2%kX-qP4M#lbiY+daQ!^+cEKB)sC~nNmu{l|ZVF!E{+JfLbQG1pOYk(8
zKO=ahOnTTYxXJ#6tl$RwVR{9xT}S0F3103ZJ}!7o&$EJ8E~E4lf*ZUJniM?D{`_gd
zr|+cpoe|vl0P%|874E0Af|t1bRl)WB5;egaM^gFcC1<}%UGn!)`USx&e1CL9@M&(x
zMZrz(zsA+A`Z=8@eFzCY$>nSpT;H$JA^0TQSEk@5``^-nr`Znd5<JBIsFL87PgA>$
z3m(3Pcv<i?k7E;pPx5ofCk3y5hQ{+L$+_NU1fS-4ry}^Iw$lW!b34unUilc6zb1H^
z>up}}61Q(%a$Z+12%hHov>~|O=UNmz&GxqOmR3DUbKF{+<UF5-1h4Y?y<PBH2aQ)@
z!Aoq<bO^5P1XJ+Z^)xQof|prNTJUN1KXeH``7vtujNn<mu5Q6A*HFH_f|odbS#a}l
zl0PAM{RHaQlY$%EUQ>eCcwIa#xW3=KB6x%Krz&`r{RVS_XE*b>B)IV@D*uAyJRUX#
z&+>S<D0qYCedC%|y(&FH^4kPA*>4#VJj?T7yWnB|I~rlZ(`>JH2p*cC>oo;8zs7nc
zc;(N;(}HJtKFSDgvi^4qUU`V@%wEAK&Y*p_lHk)EmpdVNn%7yAf@de`x~2r5evtB=
z7QFlnjXyJj*Vulj3SQ@Vc~0;U$EVc<*Xx3L!85G?b-^c(qw!%u@Y=&v&W7OA-0zHX
zt6tSoJg*5}{wv7|3qExyoxjNYO3FGT3)8!u(P-oS0>w#ViMRVWm7I9i$4PUD_xd=m
zP`n?ee4I*1>F0c$u84Te$En4M*L|Ecig-Kwu~qqZB;@_u;p02`c*e(f_VKKb@8aVn
zAK%r-r+hr*<I_IAn~%@=`0hU5@bNu-++aVax~@HayvxV;^6_pT-`mFx_G>9Q?LOY_
z<NNw}#>e;f@m?Q4z{e+j{6HVC`1nCSUib0W`goZAEvlShA2)scU>~=A{16}S_VGh~
zJnQ2teZ1u3hxz!Fk00*i6(2v+$LD<fXdj>Vaq5ZmV;isQ)%70hOW*F}oj#uN@z?oy
zw~w1XKIP+<kEeNkr}B;Zc(0Gge0<W!6Fy$`@uZK>`MB-lbsvAdk9V*=ugY_rkJ~<e
zypK=$_z6Bf=i?{(cpKY+N`BhM!#;kJkJ~<evX5tce3g%P`}iq7p7rt7KHlr&r~3G`
zkDun_RUhy2@hsaR>bg$%@sf|9;p5}~hrG9ekE*!($Fm`UMZmi#t5HFMZZrYZ#DZoe
zNFqe;;*CZ{#fpm6QfRf(uq!-@64*q!uG`WUt8KNlYM)}ImHI*v5EFs~@C~$7e5t&N
z+_)eJ@}da)|9;QhyL)#DFZKETpa1XqKYTQM@64H*GiS~@b7tnuxvuofT<No2>4qzP
zzAL@PmA=ZAez_}sy(|3+SGsP`YsB+PSNa%N`c<y<$*%OPUFr3%^pURgxvunUUFq{(
z>DRf^$Jz5B=OW_d{F~rPKiNsd?_^i{sjl>TSNhqm^ck-7VpsZ1S9)Jp`lGJ&^Ihpr
zxY7r@(r3HUgRb<suJpmK^!cvzT333LEBzW*x*px?)nob9H}uQV8=J!U)_!E_(WTxN
z7Z4tk12>N9my;~|1b?;Om3ZR&I0Ch;PvT$E2Yjcg(Y8w7-{Ct=jJ76uU&(ix7HxCo
zeF@)bQnWoG?+f@&Q=)CAyg$!(4q02hy#JZ+9LBZ@^8O^>X-c$>k@w&5ohC$Et-Sw&
z?=&6SD&_q_zSCrAE0y;%uJ4yKc4o3@y8Zi({d>`ORr*Hz_cQzV&!biP^Y-s&_U~0U
z+wixj-w(dW-?D8XbM;NSxlxaPvZHpS5zqf1=FQRL-ENhi!5?8Vv04u%lV6V2dP9-u
z@%&M@VhrMgN8slgy=0$mZq}pwj-Ql!V+#gokv%{=Z%nQy{Q=)c!Jq1aZ{F8IH<#$m
zpAFGHtMt|TB2w7j38?Cg?}T^WsGG}@8(F@7@CM+S6FFOt4(^R?G-+-QcSZXbb?ld8
z^#X~karkrNvi$h~^z3S3sj=s3y&FJ6vdCaB0CU1;0XYq%Blnzo4a)D#$BVf+x$4HY
z>rjE#yPoiEm*F{Gd}h_PSJ&$1E<HBMtD8IYlC^qp)x?3i=iRy+Lgqm|o_B#BY|*t#
z*6NLW!bPFj#S6$<y7_+6AG%Jpc1FnT7&342l3Q=6x~XNcf>@XIce+s^A|I!dZbOpR
zCFwWhckE0(Hrz{;{d#POK7PkslwCk(N)~baTWtLHTeG0V^w>~=?WxBG0oHP0?S_*@
zolwNVB4jSp&2`pe;6%gRYlRPh1YO2D_381cg-QQj4rXj3D&0c_2C2TOZX}CdCN=Fo
z*|mLa*LIfFCgY!p|0oEWjsM*!-ZJx=s_Uw*t-7Xa<kgVy0^Qs%ltz2UJMAU?wQMMM
zPl4W;4EF#&g~X?eAd~ceM=}>aL8>Faw;qemmglDMiF)(;4tjh*rE1adRiMjl(3ADp
z3#;TgUE5{|pB|5vgLJw%Ea214(E;e4sLlio!(=^XFyR?O7~`!SC?7Jn*Lb#vroH9^
z>r|KRG2%s+PR+?t@)C;oJePESx{~9wuu0lWhI@^OH4IdUG=+T`cvdC<5t_D)73<Sl
z_+te3N9G%`+XCKDtRYZoV{$4n@#(Q3Mw(D|9|Pz>DE?TWR(i0`nu1A>#YWl1IE-%I
zNcwkzO>5$d0uum1$a)*HIuv_M646bvUD-An&*-9l7MjZqpQ6Vr`dM$lsNsV?t#vMv
ztv4<s-mkGhD7Y=MiZxEQYxIY*c-ViJ-S!NEqdEB<KPT`g-pMN9|Hf_M0#rB~90fY+
z@!vAt@>k~MBsQ_~nVFTR8O(nQDklVS!PsdH)Cg?l2_`hJ&o{stW!sGS;79Jw!DLa7
zY>ZL39~f;<xVs*k(hno^X`WEFD)}B0ipgUq5vY_vU9<BmQ~CO#`O(+Lgo2+(9wSn-
zZM07d#TKOya`EcuYt^XC2OM#hUr=T_-nr$O(r-3>cBJUTT<ay+tcpHOc0)GtnQODk
zSJ#j}F9y~M#GdfUL}e9UoK7eGYXqhtu*0rJ(6t0+eVz;5zu0woQ9U~jO}Hq)g*)oX
zm-e733T~(xU3FvCO;tDFm@K*nB{I`mLgrG6N@q;2ZU5w0;oZerKMA2v`3WY6;*GVK
zlk}h!9uz9s2HBHWPXZ#t;Z7@XR_Nutr7~>Dh?VGoY78@J{r2l*GBHK!tT@-<;(zKn
zIW@uE;qsc2-6FwC61CpY3hS(5RUf6!mU`6J4OO5><V~p=yb|zPNnxmAP#E#~wLr_d
z9F6HQl`xJ82S_42VFnYpU6r^Kb&>IVga6T<1%nFsbLb!m9BCK+3t_70F=(m8wRWkJ
zbnor*Sg4>pMZ=aPSNR(RC2G0&LJEd;Q69kJ3(0WS<@keVGKIBMrE~DDJ?z-D78zh5
zcrt1>%q`Y=du0+yO}?a8rv6WBs-nBEmiY_n|LTyL#DoKSVTBip-3%f7Fnpmi@wg^}
z;V7a<TQE(mvs$2RL$RsFi^l*Lo1@Q0KGGnX$?z$m*ral@qE99YOuSV$CyVj{A&+3T
zWh`!;MuK<cTO4nHK~F-_)>3kY2R-G~c>NysDy1LPd<-2h1Ukee14YkVg$}u<uOVuN
zD*8Fo9eI`MZsgUqG#+BTjqyM5aahwMR@3-NxF9rbX_h>1##)y0d@1JQrf?zb3@GuG
zEUQ^~wCds+XwH>@j<&MWGj00~q<a*V+5BX;r1+tgz5S8&I%(ayo4p4A?PE{X%sT<C
zr{>C{m#<`hqpiNS_b_fYeUe2>K;m?N9D1A}^s;q9vglrx<$RKw{y`8UJ{42zaH!v=
z@bH@0kG;nD^_1qa57YI9qKkUj^Uny*KL%uj502y-)zUW>3k5&o{Bx;~^_`wI_oP%&
zvgnIi@`SCK$QSPVzJaVOr2__O2q>+yHasv?@)2mqS0kl$WPT)lIVU>$Mqm_umyxUb
zftyI@4qqzzX39ruNRvh11zIiH_8+BBF?-QPk}vjYtT!d5Qg}*PYc8QV0dS7c{PY_N
z&BbY%QH*j^vS{lS4%gh&qMI!MvOLrm=+5=KGWZ{cFqi-hIQ;!L6wTysnsb88aH0Lw
zn%G%tzOAS%`_PD=bM{>+ehJ0GJ=J_0icRV1o^RJM0jdD=ErAZ1ZzW&Nx6Idxm3uy3
zgHB_<UB~%WiA`^c4d(sSyp<Yt^#5`<6Qubqi+`0dkSuxy;A#HNkY}-5QYz4q=Pdi>
zn)c*5WxKe<H(7KQnsOzyBhOwX&nym}WJ@l2z6X3pzWe1D!f&;DOw(i6LC!pS>?inv
zU|s<;va@csCjBSXaP^Vy{n(jlR!J5uN3P3WpSG3DR*rLgV5FXl#>WDM<WKHjlW|JN
z;y0c@mU(7FU<~r~)`kElJ}6yeEeh<w?6p89CiCN@fA~mrHI~1RKhb?1!WS%S2<TW^
zdvu5%A6N~W!1C=~0>!)C_H|$U%#zfyJxTvR$j7n#SEMF%uM#HwLxDohT_{_OU(E+|
z2F+@|hXOhBJ}cmp-^T)_{4G&!XeAE?O3{{9GE0nZt>iK30?Sw0a1)3NtU0ItTKk>t
zu)R@&>x+Rge2<;;1I}Nd61%d1q6{h}*MLO&R7IkCrh!B=@XOtJl4vHLZQzdyJn$R>
zJGA3QL(>0GgBANvwR412@fW3=FQYi@!9rH%|N6dkQ5^sTe3`?Q^zYK8ip@4eMinOs
z#7{0Ggc>uau)PR7OA0SiV`MjMXZ;eI-Y~;~Vs@N#PZbq=1_bcea>hc%GP2}@>!dsB
zmY5-2lJo}viv`w58%@dK=80i`n)JUd82YQS`amE>hQIa}GW2nkcF=j5ESdCg9WG?Z
zYp)9KcP0Hl9HFos<#qLiL{9p9OJOAitd}4QQr#R6N~Gw=ZceZXD*bk-Mqx<$2a{^?
z!RJm%kC&)@!#tSuTY`cA;d@nP#!$&<x8h_2qaCpU+*E%VBY^tzRX49~uL?}&fQW_;
z+s*PznUx;R%x+HSeB&NX(<YdMhHEsh1*{Pt*uh4_HJT7*kLu<Qn+8rd)1$e*mvnQL
z4d9Sbn3_D1^q(%6`scS-1y6sH{>N<2ZD%yEtXAE0>doxtZ>eY;Y2au+X%ox=XLoI;
zy;EQZUf~{19{wf$y`+%8DholDRUG>b4z)0peOyIT9IL9hNYM0mX|IYxX=J_(c3PZB
zAX_@`7{*@sKfmWNtd#U`vU%DWJt>^x>4!Nvxd+>!rvpxE*i;xVumhuZTav>g&7}Wi
zrF$l2VL=E*g*~SU6|Qp?O;JHrF+g=>XnR$hA&opQykKh?Tld*i_`y)2f^~N$6;kad
z{r|FAo=Hy2Y03T>CdLe2_?1m@2i(OAw+igQMRr?~qnNe3lF2z)SP(){VFxz)F<1||
ziaNNwj0pyWJXdw3uDvQ0o#qI)EE3h^6t<~w%O&i^;l%n`TPI7G$nT1tX>exPQ#o|{
z6dQatu-6IxBQ}hwaupL`kbg&yPWBxa>95DI!L?p%cmt={`pXl;x73AizU4OkJ6`SY
zm0o?|ZFNZQyj*LT!~FQb8z!qUV!aDUH|wHHb8;G*w8j_#(hcab+XKbe^+hY*2zCY0
z%08_jDy@9~$G4%4+v@b7S8JG{DsH*URWbB-j<o?x308bXX2qG9@6Z|ysdLhub+_F-
zX?z;<@HiXu{;Gk~55c_NZlH?-c;*m*w@*eDW(&!6cgTFtVX>tDuF5pS$=-3&-vu(H
zc41|XFbH9`>gGR_{(WR#bG0L<hPelu?@9la0EsGj@I)#N>;x5K2n}r9(Cp#*Kc}q-
zvm)%WFJNQ|9$JGS8y)0{T%yN^dJXIj8?k$QiK{{R0E%GKv@7gLSAiX1Je>vV+y&a|
zQGL?Cdq-blEuF*Wb!!K<YM5BWm{<E?!23e+%RRd3HOxT{`el2p_qf19gT#|&mNMfU
zvrU<IZ9KC{`e%Ks2JS)whWTQ^5^SJ3@k_gpJg#+b2<*eV8v!rUW1|CIU(G4Z$*~8d
zFBzWOj`<*fY0C+al{$*^Tk5=06>08t&HC|KsOKSNCIR$OHe=2TJb_>Bx+b<f8;>w(
z=i|qK-eu{;Noj+9rY+08M3&Rajx|{`Yf+s&;<;MGXRtI<oq{n;YSQSP3DKevT+iQP
z=Qo`$9k7jKr#g?;FcH!iiebeE#Mh&_D$Uo4)vO|_u{rWfnlX<yF00``vCHvnm~&DC
zT8?+ZRJvevJFOPKOxEWY;xGSa4Yah!qQn@<)#FnFI@MbtUad#De}>^1g;lcFzz=G2
zH(d|K1_WwiVeEWiq^V^&;`{Kcw_@iX1to#=T_}3c6F#w~agWwOx6JzcJg;g$?TjZq
zy37-bE=#`bBO3NRXqY>b{s9;F%c-}8OKW%pZR((b47PcDU>q&tay>o_e;_fHSON?J
zKd>WBs0r<PwZ>0i+w0N&9_{{vXo{HnLg)on%O8dd(kDhsIMj_zk>lDJ3PZ$}^|0qU
z*iM=RVK}<{SGLE&Q#U`bdTr*0q>^|&p4Xct38{CmdB^-1-NA8|wd-1T;m9&avinGO
z3k~V!XL?-mvh}MfyrZ{Z4t6=7@0Z@P=TQ{N(HehAYNCs^T*jY}+JVNdBGv~(&_ixi
zvsUgs2$LJ;_N0HHWU<vo^aC0n;>MkD)Wlr{t#K=MJlb~R4|`3iN&5R#sp_7vt2>bd
zpn%x2vjIa#ZOBeg8&deW0NsaQ4Y-yl1*6uMO8JyEk#IB++2t|#B`>MpMFF1vQjo}F
zl;H`4i_H?XMe)Y^Sf<3Tn$M$kug+<^09sd%RTZ+*nbN99^M!mA&U(I<3=2%aTp0L?
zYs%t6(E1%*yF}-#VU;PnY+2I(<zP2IE=M-ICd?5ZIL}=XtxD?}r=msK6+N3#(R0iO
zS186F78nDxo^;nntHbK#)b_jV+HTCK?dQw}LyXDM8v4kRIbCyUS(DmdYY^E~r*nWU
z1?<NlY}tpJoKJ)0skm%zvxh34{|N?%<P`bF7zqp%DW?vmd-)sB@72bc&XyiX4f}=K
zm^Gc<LY9aJvZ$k=L6K!Qg1kzK4)XL=UV2STflT^u9|Y#Zz$ji(D{$*i5M0V?0YIRi
znFob>FB%4EN8=4rqt`ShwT3s*Vs+UkiQ-V~_EMY&hD!_Dx}j7kHmuwW6;WQ$){NKm
zgkYFY+l+jBz*nO^hoj2PhW6a;fl{Nx9HByuXB$;7(W_dFwlD&V0yFTNqu%1@%)J9s
zRl|QuU#F1sY`t1|3V<<P)iVeDOjgy+xAi`)dUPYUw|jo=)bL}}K(+OKBc8W16m7yx
z{~Gr1lLkt&;WWNFwv$Re*89ArM_=>k!O!c?!ufinJCkveR5Pe+sn(E#lGu0l=zZR1
zBd9pC+-WI~EulM<XX^DQ@EeN0>2bQ4>YUc_bAmu)r8{&*0Xvf2p||ut%T$Ldc5*v%
z^kF(-^WQGLWWV0$b%lST?p!_CO8ocg&0C0nxz=z6kFGFtu$M8ZGqT({9{{6O-L4po
zY~ZL7GMOb^vUxL}|Gg^}n37>z`#Ag=&%au1N5!U8N{S#4DHa77Srm<p{!}qMbrU(4
z@&Qp`)+u+Y21G=VMG;Z5;LI)%MT!mb3Q~Cv!-qKm&k~(yF@_Q*Lr$d~BKL)&OFcEg
zZ?x%SsHrgkdeR@KSWtiKIP0Vs!1nX#gGL8Rwdp0)-Vg*%$$GR2$<Q;}^qu=zdQqSr
z*e<Ki>0n(cOXWoYE)A@wIkB0RK5Z#CDN`H0H@48?AtEU?9v?hoJUVLQx){D9Io4U1
z1E32*sly3MF2%0njW#G>73lsNSYYqEm4E`3$<9_^uH8$~9=2k(?)(gAkB?AQjZ^w8
zo?kJNL?4FPE1th^)1k@;?Q(1yf2hXBt&CKb-EJlEwKb8GQAzbB10ByF*#r4_b@X8q
z>pestW({;a|M6a`U5+=<ILpS61Z8Wr9ASmwt(f)Lz$iOwOe!m_F2~t<6H<8td$2~(
zhczbsmtrbzn@Dkq4}NlEUu9auZh?QyK;&GH9LLO5{TjUJ2WU29EWZo)!M5{M9XFwl
zvOQ(*B>i1k{uHEY^JWG5kXZ4-^(d<bwIjS3+V%^3%GfBg3>|*_D%Gpys+0GjK6X-u
z9Q~&(Dr)C%vipDN2-%gPSbKv6gD^En8a%JlgJi&3I{FChKP_W~8a5~l+ZmzevEOQh
ze#075BlL6y=(rjZnl?!PP|iaH(DN%17XLI9SPa?Bv9?22+MX6;Z16snIfa>YV6@(0
z<^w8ox5}K9D)|yKf2cBlvc4}^<0-V#HVP@O0etoQ&Hz@!SD@`81z#ob6A53O3IDSc
zyr1yLDfsRJKa}wMpkrM1-<*QqtONc7(LjT5`7v6>5+ldDnYAocsh6cvLrncEQr)Y=
zDHjTnu&Aa2v>v9q0#R47n)w^}LI;BTHo|&6NbWRS+V<eL?LGBkTM00nPlQFlk~9+(
zJkRagwgWCv!D8R25`^I#U|sYH>SPoQWHOP0V=)SB+mkA>?Kdo|vZn;PS|vn+*P&S3
zU-8>^5cSxl$@x|*N9PX;f(JimzsIvCcm01P#MCrIz8ga7h!Wz)G{mNVX4i2GAqJ%(
zn%xjm#}GoCl7{%b8$$Zoix7Kl^nvNUZV0JkKh?#WG{g-KMB6h+Oq`L(OPp>K$EIEI
zeNHv&tTKU2<w<S5>^#3yOX4h$B>|T(p}oNT2W(^>F-sbmVa6sGGd#Oay~x<zv{t=X
zK*gH29<xUuR@ak%x~0lbMur$R)=lzcPl-SO7|FoXTtmv*=k>L^`GtNfwwChG0AJ{4
zUH}&Sx{s+eu=2VOTzY*=+B$=OApJGqs^<%tdwKLnDC?Yl1h@A+Rzh%WWq=dK(a^K$
zx3T9FvIXanN&i)4d{#SD*AC$GYMhH>uTVCpUPPVn;817HIJ>vkX4NQUzz;LJ)Ti7y
zRBhHZU}E;|FaKcQ(g<hz7ecpA;ks~z*3c#+{JL(gK}U@E?QpI$KfzJNoJ%{ptkJPE
zu>i$>8rQPs`&G$*>d}gTM{B$vrDgrO2544jTBEQf@^ZpA)K3X`bL&RxSmqZR<~9RX
z4c6`VqBqsvB%Z2qDk+W>IK4dmI(Vi^t{$reN#9I@25ou_vcDL%sD0GGI%IC6aa73t
zi^d<q`c0gZvKIjhA|=BEb#pDeakc47*fY-oas$B!(OBlT!LknUxm^p&mAkAVXz86)
zYE;ij|8^N3Y!prj6ffq=O@^WhebjuzXq%xLt$PO{LgabX(PxPn4v_DK{l*URuiZg9
z2{5_Vm-Ih$9!5B;U;ar*Z2JKa#3WvgY*l^RHAI<v#>2rpN{>iA5pSYfB7lx5az?z?
zPpSM^s}<%G7+}sjj@p1f(mGKE>#Rp4QS5WYy`$)8iY*xLGMGypG+(af8{yM@R~2d{
zBLkIMi2=J4i|j(k!aW~yx+9U}BLjs=|FfV`LsK|}-lJsW3{ojRc*SiXBDQfs#6JsP
z3lR$!`y3*E(@znx5cGQxjaGD+)V(4%a$TYe#ziIEwcX&h1)LP<us~LU+k#@1a5uUx
z2qA}_s|Z=(Vi5niNK9bLMaA5qz!1qukD|M=&<j=G<+W}mJwUDktJ<c_y{jE^v5VHZ
zg6=wNtR%~N+mXSvzeh9pA;aI}YEbjR;a+s<xQg6xM<tlt6^7hmM^L%~uc>rbhN!Mg
zMn&-Jb+Nh>O%~mZ4DJfE_$042n^*zP`WYVRJJY&KX|Q2fvMPNvBqt0HhW+(Zy}1*Q
z9f7_54}-wR$Z#QWwu1m=f(Tq{BT$*+8ik_StPaWvq~<o&anj48Um&#w&Q}d63-|Su
z!;|<sN2eBGX?*}04oB){kAQV)7pz*%*RZ?pGh&xPjqKL@ycUXXI2elMwaEt0N))*)
z-t!Brlf0qUR!9t_yhnhei_LO)20Q+0P$wnLMxQU>)#fpRU)32#(287W!~@%iPRO%$
zL~!ILZ=`5MY``WxcraYbYOrr!%1toTBQ-J&hY&rus5ScRwy}sjS=N-ebVPK@rplaf
z#faFHO{GbHqJ%_HYW+P9u>Jfa@-4P0PlB}k`4&janP@)g|AcbU1^Z_i?x9)q5_dTx
zo_Ac?Hr;$Tt=-{Y7z(b{8oppp(9!r%k2Y^mWkXUkUqq4-Yzkk6#N1)pysJG`(Tzjk
z3s+_CuZnK!U0I)8U#HguTf?C$ZQgmLPIU7S!`xTZys=|d=g*M8qpp(q!;wEk^0zQQ
z5v(qIrzWGGiSw(PH+4*$RJM)j>GBhsklwYr^9RGs_Y!B7CDCptq?|wyq*itQ8W~m7
zzRt<%o)a!r{&|M^re5+d-SZm6Hkv#~Yd8%fYj{?M%vDCoipU8I2;BCNba(|)!k+^@
zU&A~9F$I3AUhYG#)1zN`!Wxn*u{Yh68(j~yTg}zc4ZZ8XUeEoMb>U)knL8-xa`XC*
zovr$>chsH9j3RB`$)HoBck_mhotGzyNbq$I$i#m&Z|I6tt?ZrXhEB~JPGH9J&a2EN
z=C5dx$bl%t19k(sN2Y1sc!0leN?#<4p2Uc!hfr(@IvJXq&=RH(=<pdl-r)@2GB$Jm
zhWCA^Jvp9bSdur~$`z=yQ7?xhYSH}q&0N(C3zUi*(pX*l@seHIRO~uy#rZcQPwS4o
zG=2U>z?c6Mbkss<!yM9%*3UVit(}~0ba?7ww~aZN{=n>T3LhP)tueneFuNC1KSD~=
zodG`@C7&4`u)C(so6_?J!~7f`JJEfx7`_tK%MEYVV8r|9hA2y@rn1J|9x7Qkv54Bg
zT#t<m=tl4}ZF&MFLcxDd{7c&gJURM9fNHQWb}o(v^0nya_6%5RcwqAl3yj8gQ@D>F
z595jJ<Ts#wAi41QQuR)p)AkEgXY|7qugCHNM#*{{j83dH%uR*|moK0`wCT-K>41O{
zA8>&Y++}D(cTu68W$(Lxk@VjYpky~wp!>GbX%@Puf;SSpiPOd06E--zuLGqu%m9#K
z4hV!`;KlQcZo()5rDEN)M2EWahCFX5Q_C>FvL3h?0|VrE-6py(cjCn;gkzRm8@-wo
zdKDMc1P|6|Lk|+YGi~&~O8VbAQz@IX+lY)2pNOIu%fx9mZZJP%)Kfg3dyEif1?&ny
z=$@9vs9i;2pe)7x58UX@v33t8MlyV$qaIvR*F_JG1XD#n!!7|&a|#7vUaBD<l8!Vs
zec+Wum0{k-`~hf#=Mt$*)~K^UWuoA4Fti_w7j^?qMo9v*3kFONuAO+PfooTue`(XF
zNCzu0P6sef2YBew@EoAi#ArT)qtGgyWscxw&=OAMh2s5tqL07A>e2AP#-+{b*&;^x
z`&N$K=|ZA7fhHi1Ah^d5v?mDKS~0ickXHIC%~jciP5MiVZPLEQ*1!~%x~cmJTdH+O
z^ZC6wFGQD4b{V4Sf!TR>3f;ylq5RT0I_lNB*n|Ri04oraqlPEnVkiVu4&Q?@;Q7QI
zS#TT-oHwKL#8q~cP*i-Ug*n<8KUS$gR}%DW%vR5==6=I>q;YpQUzV~-{~zQx(KT@#
zbhfa9ti=+i$*YX~A;_xb{ZxgqwHNa@S7fkfbey)uI_WVef(gE4(c@>il_m5`d-`$|
z6q%zhYgyW4dt0m~xb}~7t=_1wGG5u<q4wPd2v161qrM~fi+&2$axb@>`(wL|*oD~g
zPWsOQZD1{*2z5ZFipmYRWYJr~k{GHx@Q}^}WM|A5$)fuqobvEEsGgx;mHiIY)f+wq
zIpH9f*Sa3e3x($sCm2yYCy5a<nnt_-hpTA7!`7Fa+Y6<^L@(sLfP#8_v|UhG=U-%9
z^3bdzVbNk>;UXFDQ>gLbb--5KC+L%fp9@%xXLRc*8PF@doQs;qY7?4<jn%g24@Kil
zS%H)lOzBodbjZn6hy|S63c(*aGJ6%{uMsE*Sd+Z#daNU1(LwOFbZ>zdz*hfDIi^#{
z&Va|6L%H4sdkPejN?YNs)SH{T>1F%$vekO?5&(t+rMhRC-rVHV%XUy9H#hlp&szZN
zu9vOS%f8T?mlf(|U+W&bs46#YPZBL2zNB4jRaUXXwv-K@1|&W})<MYz{6a5l*5{K%
z_*V}nA+T2_yMw<eFCr7M>;YJEUG@MpAw?0D1~dnNN=*$wp$q_wG<yIl$vEJFb=Cs3
zf@NeUOuykkCsDgheoBN3N|pmr>I?+N0Hz2BqA*1k_dsAi{Qt*5)ZPFU0uso2hgWF#
zbBZplGT#fCdtN51a;3C)!vw!>zV>n<-f1u5Js-C3#P2K{>dBewfeLMH;?hP$2O~fi
zp`kn;g0(ioUgSC!raA$nQ@~sZB`uTu>V{<GOg!NR0h~0%t*CV<m*i-CXhC8jTJfNj
zm(oQyqo`Y<LEiTnv6GD0<-W_~dE6GnY2t>1W$%PyT~}ixDbm}mojBytC0HRj+2I{J
z+_p;IHX7fHY`!es)uTt7p@+aXI{vSPq)#Zw&={HPL#R0oC2$seKKiW3ZpOM29xQo$
z;rxxuGH{YwkL@YhtLVR+6S&un5ehLYI%WAjsJakNke`>{gTG<itr!st@5Zjuo^TJW
z-gXz@h_!>Lk);2lUj1@L#D?vz1o>bSN6@u!l^A%J$8P%q{Jg${5wEDMF5BjAt}^Gc
zSh&Bee!E;2tLQJ%kX!>(x1c7tJ%UT-Em)=kM^;_Vk?Auc-gS2=aq?i_E693N*E5p-
zYk>tDg?k6KvUne!x()pnvIwfWxm@47aRNxWY=JI)<NHreEPDss6I}`g?%X+SDSHRf
zrTr56ZDR*LHWj4XaxfDFaRYj~6}o%<p=Q=*H6Gjm#P+8VyVF~Pi+b0Gz#uvpLyz~U
z2VGWUy;y)Xc5~T>AYS><wEZ56R`krl<+SK)xQH|0_oRJSTy**UKATja&_2`{c`p<@
zo=qLn$HGJV2nlGnkD=IoP9I$$$)X(e(OFN({)ybx!HgEW*{26T4qs7sJ?I_AT~F6-
z_InCMsKPZ^Lnk0qdw4D9;;L6Ej0$)E?9*T|byP`ZAJ&*K+i~k1raR}Vow5+buJ>Sb
z8SSY}r&H3z5|at{NAfNv(_X71oKUDlKVD43D9vGN{~5Q7YT+>mMG`W<5d(&ZLw#Vm
zfZO>)v5?WGKR`NVUeCWW6sri>3L5wGpE(&l61$k4s=&$w8l4_iKG?;891+hO6q5Pa
zvkpF!hWWL!U+jB!zk#YqqhCQzmC7P7q*H%|RNm&lPkz;Y+Trf=|L|0pUC#Y`wV#>3
zFWy^^MVGTj5Si?2?PVy4OPV{7ZPj3hN{=nvM-72Z;WKc>T`p;IxadHk*vT=&_MU>0
z>V@~-5~tx0YMRTM-o=u`sdX=(r?p6}T%Y3=#*|h0O6KUWe_8umFw<yF>*MeAS-=Um
z<K;$udPGC!)|!$p!#CB?K*V_r5l?r!i0TW<qM`h7ogaWM81ZLWIWQy*YT|#FH`F#n
z5KSb0qjX5D3Yw`Ye5SfIPauaJ88?$Rkkg~?+sY)4!X#c%?%Xtdo;)h(sYIdwn@F^;
z3*xG60nV4PE(>3XYgv4@!F!^P7B<iOu|RVaHjeES8_>QlNM+}<I%6}C<X*ino7^(r
zVC%C`ZfQcHVaO36VFF#>oB#<$C!jm&{j{w6xTz~=$)e974lOgemkZrk%BrAeCqhZ@
z!R|r&MtBRQCU%eR0Mup!JgET2H~{0a0j4Q{$pknJ3|fyt%Z9m8U>44ltR!yt#a?*S
z2ICz;#m6@!iv|J?+eE4BcA5J{#nKu35Gfr`B1a(rDzy_&V$(_N-@+&CmMM6%<@r#-
zo3B6>YbL|(#gllLAnAA#SX)B9ph}(m3SOKnoN2`VP>uvUp2QXL0sZZJ<r1CXs|q+s
zIr<vAeErEYBZZw7HrZ(Q3dI`wJ2C<axn@yDF2JpE0y^;|c17lM8;Xcj+K5Ov2@H5v
zIEgiW!M~PJVr0akd^W}}9D^V7F!slogPy_QtIVk}57d-wraXU2H2*>$iY$39fIOEv
zxMnM}+oZuvdHzqf!`klb%wNbecfoMFaQ`S~fQ*8DVU}FuUI{7-#TSnws!w$U+VP?}
z2#in@Upxazq1f-_XZ&9u#TzAo^4Na7i9ezrynlWFOuI!poI+ZD{D1Dj6U+PO+5mT>
z`X~4-fhKVA72z`|uZN8<@efG*k>X28ekFNU;!i*TGw-|p1Do@>@4B7$UGJZ5V{vLI
zw%EbKWmg?Mk<ld<&j%FHl%Mf`U5+<i>`6<Liym3`(XaW+rbm<AkWCMk7p0o?{|0S@
zV)NDtfLIHQSMfQmN+t`${X6U`h^r+K?rZh_t5iKsWQhQvvI9%FjJ#yg8Gz5U>Tm>x
zS)}c^tea1vctw9li*E&6AW%v85{8kWY$+K@$s5_O9G$Y$)A1hQ(#NV0<K(qOzC4R*
zYH{0^dLD~%74zY<eQ=*R9;tSChQ68fMg3ktpnkbjbx3@NL>~B-?B1r#el(h{K*dMt
zWk+=Yu1<WE-Hd919d$tS@^44Hs!E=u9$+$YEWl0oQil>7#pyVmDD&9?Bqll~Y`RTr
z<t$bc+{+nFW;eSQ+|E`r+Dy`GhF9ptv9!T3pQUM3XkF;^$q~+uIKId843w}QgeNne
z$+gzG0K_vH)Vc(JR1}=JFp{-FWwIG7AAb-vhm66glEJzekm7eQW=@&*{#5i;3uMTR
zq(U-bp0IMk(&)upArKBxWUH!;VQ52`{Zkp%XG9)tTq1R6&8H-q;{T%G_}uo~(;VZp
zB1AN*ls$K9hPt*J#{GYkw_n8mNMlfLW6<<MX7AkgWjpaHIuju|e$2S9o+<Lqef2DP
z|30EY9Ao^6Cp8CeF_hc6uU>%4Y<`Emla6O1@hA3kn8C7}o@eJ~wzEH3g$7dllUH+d
z4KqLxL#Rh{K;t2LbVyF5M1o<(bco@Vn!fjaz0XSB^Ij5D9^4lyy?`5}M{!*`oO=Ue
zc3@wDpwX|q$|BT;uZDX+P6JlK;Z(yVDt#|}l9$2YSbBWs`q05IE560!0F(JpS!S?1
z#fZUebl}Q4&mA~qf&#7w@BEkJVN~o%Cf)HXDwOWxtaPmLFgA2^he81JyX)JEivHbr
z7&GWscer>MiJd$@*=y~ZYmaxv`Y1i06pa8{E#QZYd<wrUZ+#^{b-XTXT5OMi-iO4W
z_!A<G+UMi{x5S^gy{nt(X$_ynUrzjq!2nP5m&9j*@uuRl&{|gpa<a%zxO8pYzuqTX
zA2vV220p~DEn442Dp&j{@$axCaN1DuMcgZbzX2R8f<p2*keFDUZOqRUfT36jG=&H2
zBBb|>6Dd6pqBlWAFI!3ht;Cd&kW;N84(R|mmJK+xTf`St(`449HU3$$qeQy>3IQi_
ze-9o|VPpzaa0>cplArXyejI!0tP3I|5<f`ce)PgWmBI@5#$mFJ<<xXY#5$K|@L$Vv
z(S@?f9qx<fmD!vOpYDoXcY@l|P!ksHA1R|k4MKP&wviscXR@`Lk)GlUxsI~F4|i0E
zBrE2OJrBV_D1<-$OXiH?-fzKX*V+2`n|(BS(;UT(qEk>4qmE$4t%*M!Ab=HySSL0*
zkyi@ozBGPE%34<Qn!S<olg@`s7@76=Y^VMns(w@EjI#y(r1jjKO!Q&DRw@3q0ssO1
zn%H6RX>Zs3o4o|t-~~R)45US68v?ta#ApcE+aoV3ohHjF5O57%Nx*ZmFmSC$YbD;3
z+6SRqMbCg*FX8Zid-%qX`8fyT-W?fe!k;HEaHQqZK;UY`pQ0MHQ4YobDsQN)Qjpq|
z_^m^36?+Zl@M}`9%lO+&eqdWFO>938iYvd=*K9M6A<-@fDJxJxrwl)5eM*YOe=9cG
zG}wwZaKzHh?UwJ^?BU7UFPf|)(xwU5#l6-5FcEedMc5za<b^qyr_-<cFoO0u^Kvo{
zwSn?x#__UYmK){-FI+wHE>^A{<+M;Mby&QZ`T?PvI2*-7Ig>E!50yL|Zo>=kGC0p&
zU8wnPfb-vIo@<W`)Y2Ca4uPyYb{h-aj)f;2Hk!BOg`#hJdG1)6I4#YuBh1m|`z|;8
zm(x`WyTCqj#Sb_<^v49Qj|2aZxyA@?j@-%~74sk;u-f#uk#kub=mlRxKv7W4QrAlN
zZqVvqkW$NNom~)W{v=Q5PA1H3m`a}-CLA(8$`x8f`nCNAscC#TOyXiGGy^h8|If+a
zP{m==0{d_5Q?YcU?P97XAO)<YvqCjGo|@GlA5WF5p#(`dv)Y@`^w#PeA|dWK)kw6!
zY3@^fR-@`l`tL@w*zi?I0}b`=9?x+C0YW8CCAGl8AI~Po$V&<-nDtv|Oe6bM$xe3`
z@}Ay*tgW9~g?T~wh8@5>S_s>rm|<s2c52h#B|(GL1={o#c&dp-e1>NaoO4UzH#H@H
zP||-j2`a8TPY^U-4QKkiz)XNZncY#U$9v}Tj#9|Hu`pzQ6e`&|u}4kpUU+X-t2REE
z7)tzP>`X}uuB$86qX*!w^LN%2yBCdZ(Fauow1!_HL3xIJhWIgHX!6K3fpRLU>l+HT
z))j?1+~^~6=L{0x*cUuDehuR>XlyoQRu@*)-&>UvE?^W=xQduKaN$IdIvqeZT=kAa
zchTkV!=2W7stJA>URkxQy2^vy*qROzU*c6%3HQKdp^~NOV@~2Z+rI+mYdM(Du`4h8
z8Ofp_=D025dTd8}7!}Uj*8FKQIn%LUT=BxDbrAES0iA@a{ci!49>J7<c`Z}{O*kBH
z7s~u*JrA#VINcU{!q<y8GKI3zzz%6S=b)3YW{~ro=1m>A$qd)0wq##iy9E$kzOW3&
z!O^n3fbefY$h;K7j^rw>dq)tdR-I135x38bVF3@|JQbeEsW`3J9;B0if8<=;Qz-_*
zR$s&-N#J_c-~%e>D(2vVYmVhZj?JxGtX<ro1CO5epQ7{}{b;Yh^l4jV?hQ^V&>pB1
zU59(wmnQYb9a`fEdB<EmB~U4S$LWLh0&ZcT`;|Bh9LD_k&C&r~D}fUiRMRM2PbU?&
zkP0Cj<dFq%5q;A^QXwxuB0$&N7AVJIb)ir}bfDBy%vzufebkDzRE8ujB^@b4;kv`}
zI5R^gA;gylT2ZM|fY{fR30Be&s0T54VQ&V10j^B8i$w`;;q6fZSWluuMyxB4A4$DB
z5{d$Qk`SN@9IPfI=Q{q7fG`PxKTsur;1O%+%o8QSh7PX{MTdHmq1L?Bs2Yu~;<j5&
zEH5_{Gjg#vi6eOUm=DYKvSSe7N!UHS0%~oS-UrJ@p4;WYl@|9>qZRK%e$os{8Q1&l
zlJv+<J>K<w<u3t8u39ozp`w(Dlgmx{hM5Ng*dURNf&z#43UH`|poX})7&3<!gc$!u
zYYd2{Z3sL;bmI@HU)=7RE$;?shL^c~!EMLMTH|y{Ulgdvuk{075Sg}=97N%UgC)<^
zp14pr^@G2F9~rXUsxJ_Jj1Qi#a@H~jXOTJ9Sjl;CSfC2r-iHhUcGntzjXYHJ%>`1?
zEd&>qzYySUvm{eRpx~$$!j13vkI3X;EOtS#C8e3dOaAq!fX|h5rO>g(gUa)tB`!#;
zWg-niB(gFjjbW06Vu#=TL>8t5B>j~gajr;-iz&p`&v7K~cPBd%M?GOpr4<92`_q%o
zv=O%{_OP83mz?zQy6iJJieS<ff9$^!E9@s=kQLuqFa3+w9~`pp0k`*rsQjqV06-sT
zy3M%hJnUaGqyC2;%?rR$AaKBo8sJ+UYF&nLcI!7>BN2b>ui%jYf9x;ns_Bn?9{BG=
zISL2`jircJgR|kK`XDqPuHd$!l8>bSASNZu+{NTd1DtC&9C-#Vs+c$)Zh|T+cj<f1
z<+f)bB&S%9aSDemlUVKOqx5_Um9(5#n{VJoj96jtZ=_EPOsb?c;6ovREji$3Twjjo
z&C@+-vZ=Ga;HlWT3#=z&=i=;LU;UY0vNBwv2UltjJk2U&!waM9J!1X{7kQwXlGYbk
zkF;?XkR$c!$6;3s9u?u>0-Se&{5-~oi>WrVMPKmd8|ojD8sG@94!nfTnjRCoqu-FL
ziT&H&KvLPB1RN7S!v@ciq^`ZPGWx|3+kZrV7nVsAY^*;@$$f>33)zM?9CIY%#{-d?
z_;BbSbQU-1sq{c3C=BW|FlQ(R#qbrJCkz%hUpM+B*e7i0hN7Pw48?oAfhHm46(4bJ
zajj6@+3$zfTggG*^bUTmO{W8ifh~G$9)HYLx)B_3zSeLhq(JEzxixOr6IlwAVXF2>
zGwrj2L~hxN_B0Rg_dhE1Qek2kMu0lRfKH}BHmnE(_vKVQh3)9?8ngdLyeq;(3UdIw
zWa(>RLS@=hMy@v$9bN!G<=Y^g(7@w(fHlDYc_!2N<G;2uh&~EJ?xFh9O7Uo@>CuBz
zaZ|!ZPH9Vf_TbHfS_2wzCK?#4-Kpl3u_5igC3K*>oKLs~)RnlS3$Re$q&IT&hJ57w
zxP^b<S9g0eA6D|uKk>GDmv(2@<M3znaX$DG^}yrQVaNH9ecxOB^C7Bkk*b^V)GSX+
zLh!^icc&Ew*+}oR4{akt^9r2#!E}e~iC%&z0S7V06F+YI5hOl^JKA1C1YQ?(w5iVQ
zsJcdqVKP;ToKM-AZ#5X?k<^HgYP^n3#=xu#W>A3;I3i>Y1|3n_8iB<n-@cO!-p44~
z6FjCiHNi{Lgw()}!C;>+b1KMqr*Xb_tTweP?ThoFEQcXSBuEg#vOzHtmJM<lpBl!k
zpW=gmRw|RtV}Eico0YJoMB6{Ea(=@cv9IRhud=U1+y8;v$k6sLKW1xt?)X1sCq6BS
zZvP$VcTB37CUk}b=KRe+#UkoP?2M2z3ynf(4IVDST!eR%9z38;uK*E4u^u>jf~Pts
zC9EpLfl*2Svi+E(5QL;0lV>h~IF(i62A0kXg$(7Qx5APn#pAus?~Q)-a3C@=>9iKx
z-B)fB4rDcQlkj47!4842flvDv>~O`%zF_yR_zJjgBfTr#VAP-jBe=Wn(suFhn8IH$
z29^(<4jMOHOBO~^+)dz(G)&7rbON6Mz;-E2>EIr1`kSOl$>*UC{R4>$UGf3CRfcG5
zXP3g|B5nH5*t?SLECuWSRoprTV|*@#>VkcsCA{`(*%OQnQ>|_=Fr*`f2e*z;E5-wA
zdwYnB)Eduj#$;+71yeh5Gp`WR$Q?&3Vho8c*E$#${XISUHMIA4h%#=y-~dZ|;9O#o
zYUyk1DNb<YT*CwDrUPzpIa+EK51<;)0bbQmRSP9#w#I}?-`Q9d_(?4*m#{+}%7jPo
zeGiPOVvoovTy2aKiNb27j8efP_`<{}iVG^j(EtPwmC?7JIbwLD&=^?WiNUabzBm`R
zrp`bEh>P$QDpo*p(Xf0m{7yhgM0NY+F4+4hR<3nV1ymzC#YulTM;ppMbBzvv{R4e-
z5+}>vKoK9iGFk~fz~XO30lF`pjiE_!&c;FnaXATNB`!`>BrdYo=@<MuWpE*SkJSk?
zg1X~u-`liybK(TGeb$F~N}P}YA}zSF$YuT(OD?q&M@z1DK&Cf8$_f)7$a+wH90YoJ
zKSq`v&B4quNvoU@4s?~sh;6?>nz;iTPB=T9)Vta080g)#38rn=%KA@-RMx*$PuOnq
zY0boV?n?ozf3pRx)pb3=%pEK<q-#B1y1C07FY!_n1DmZAy6$iwyE>5WV#m9SY2u2m
z$G#(!=grZsRvjYNL!yg2MDlQx=vIyqmR)4H_&weShw}Pl9&UsVF=Dqu`@kIyoFG>x
z@#AdmAI}VRd2-N~WC8c(NsJTHsHU+`(7n@KIGZYCkn00%U8+hUzt#_A#>R!p%khvZ
zz@4f)9wFV+;ye>tQ>WJSYQBz|?{cgbuf@DDlJ{c`wfMma+rZ<W1Tq*vC`YW)lK%Vm
z;yt=lhd<kY<$mUM;N{Fd$}&A!bTKldM?>U-=p!P_=+Aw4U^o8rSL_D&SCd7TfO*p$
zYG*&<i=BPb=ZUVv65C&6NZVxWZ9Dd|(1TYjFe*nR$^IuYNiuPdO_DS&#Lw9eh;GG9
zv|4T#U~gLZrobA~EG$!?SmqY8OaWEMx8s=3=w~K1asLH@8mWs?3?r@-hcL_q)GoY%
z+Y1j4JPAGc;Vgb}%|JzuN)*T)S@&V5BQ@=hb`3V@LDLD`>w$E8F@S125nRmq85?a=
z5V()`H^^J1RzEpNXD~m8#%ttyf^-=}Q7R3!c9aU3fG%C?#RLu&jZ;8;2ZH*?EBh%)
z{{e)BtZdk(HH@Sv(5d<|JU~3h<Z9EoA4Barj)%lJ8|JAoPl(m=S~p4Mo%Z>tB;8+_
zB1!)rk<=#cDH6sk{5|S(9<pf-;`|~81m+5?P{PO6S9C`lK{_|k4uqJ=_6n~C;0dQ_
z?}RHAh+J;R<%{@0tpwImaA){}`iqVWm$mWo7y1l*b1Gj#KzG$ut+6}i@3x-!qnj-C
zezBB_tkmX(JxL)!Wy7AyC+a1u*i?bmXrhKTnG)j_&>OAzw8~fEN<H4+qs_bbATCyK
zYO3E~A30x--v}%B{qVWCQd@msnAu`yoQaGB%qZ06-SJIybEoFbybzmAoEhEHJ8^n7
zG@e!!U9TlNmu<uEkgCpBRrC6e(Je!Ub#86m(lPq!kj@9E9pvTK$Z$@kE&@FQ+zv;e
zs}+I7ZBz)f{cP3MP{NpYupT9~=_i2>@>OWm?`1+h64;g}X93onP*fklCQ+1#L=*iK
z&HhtW6wa@|s9WUZOv0V(fP?m^0L%g+VoR}roX9Q3OR?R!0}5~g^c6mf_Ft!I%{Ox6
z_HZ;^p=i4Na5U8#u980216gf4clk32a?YUyX*&gJG**QzA%*rH4R!>`o8TI72cqv;
zAFhD$h5etSL;ekrS{FG(gCJUUavTZaw${S)hRS5eOb38+H_>ao>g?y>mjG|4065oJ
zrKo|)^CemB7apolu}y=^Xedx%ZD06*QlGxO^-z8KN2EFWQ6}K__35YVJN4<CcyQp^
zm2E%E(x)<i)(=TVHQ=Xmcn{>rn(1_)fv?+m)7r_NIP;l7XJ$p<gVY~@vo_;_?cb5z
zK6LXqng6MbeKSS|I&rAIqBgLbw{1Cf40!{oGAn`=^0(~o1c{|J8_z%UH=q)p%c<U}
zSz##TUmk#zB2i~ztxBYxMA9fR-&NAUjx3C!E64W<w$m1+J>tSA1D9J;xR~o%6ES&n
zQ+^7QU;nxtOqQN`Y?w@8VTH+f!Nm3-QPUStdN)m_46I(q-A-at$n6uNG@^6I6iOZ2
zL#gZ-QEGcMh0;GiCviBiu$@=PQT$%(5AjT15_=}i5y_%`66`X2e%^@G^!%*)H>#|u
zen<zc;aTbrhV{+EKB5pA+p_tSy{boGg8bWwln@^yTWSw?@(e{}#RFh9kkTG*#Q`cw
z7AY@a2Cc6M<kk)56nr#BAIL6nUU&7&Ux-A`sx(1If$^35zT)_<RBJ3??Zh&GEPwYy
zj@H3SB>s&`{Jtd8|J6RI!HI&2IJh)JxM!mb61<}SoOJP2i2Y7(>|xzB6&zyk&qMj=
z&whk7vCl)WEyL{@LC@Zz!7B)oze1>FZ?GeaJ2d>4q7}@b{Ku9mb{eC{VSf`B@E(_p
zarb#kJpao#DT4NHQ#^n7uiV3eB^VnVl`$+TkphVN)Uc?ef%{k(ypJX19n^0b>x21u
zuV1h#Ke}uj+>wT%+WEIVGIzrJvwYp{cloL#3|o*~R0zzGCc8c_1Mz*RYIN*twO*LE
zbpluiLS;vpf+=)n`c};<4mx%U{OP1~J|kXg(1AWQ30Kfy!D2;0Xn#2swEAOUIsTAD
zMmwgK=)i3S#yS3)agMuyEjXVSGgA)7#N_66Pe9SBJ?TFWK{F-PJ@`isV}H7>FVyD_
zj5+ZZU5kY+#-6jzua|Jh)>+*jY)2lm{MqQIXZy2#7mcLv1HFg?2(d!3{g2xa8Q*XO
zo8yod*QU=#5&K1W9*r_A9JzcJLT+K;W@fdQ^2ovckIih)bslio?{PK(60;Y~+IH?w
zJSCZj^=|6m@<N}iK)EN#s@l6haScJz_a`7|q7yRjPe4f=<$Ij-aHOE@1NoXC=+fg&
z(sN;x-S+=$-{YM12`1cl`g@#PWt*wt2;bxU9!h-s?{QYVfquEZhgPu`@5lT-&QB42
zlWorc8~$70<7`B;>U)zjQ53=%KJ<cwiOO+J<ru!l*$MlCPW+<7-j{d}Vtl0g5|Up@
z#%lk*1U3c#jqh>3fk>aE3{}jx_#S5wY!gMFrcC<ypf8lb`^Te+qkWIFT3`?$)UM@l
z-{b6M*X7)rIQsWE6Nt45-Ql_k2NklEdg~M{lG^(o=Y}=t6XF)~80_Er9_Qp$<VpEZ
zCmhT84Lx<=O}@vOfJJ=B_c$*_Q-}W^=cB5=9gt<z=fez-`i|*)oWB!0oc3&d{y31-
zIzYNY`!j(;VD(4mv%kkV3WvJDpF_u+RWP?)_`l9nS}uqG9_J`5gixNk*S@*oDu2lL
zIJr{O?eB5^l<La<9%mh9XFOZP60!MFRr-6JNaJD1@1xl>4p18oXY|zfq)9V-zWHn&
z_5Y#!UkbjR`vfnufW6+reOw%aAN%(#{RsbkjQ0tyLNjVoJKTMO<+O>^cpQ44V35!P
z-@ltqT44TD*8#Kq^|vA7B@7mOKhFMsq46!gN4W^R;r5qb^iG=BkMVnyw*Z&a85!qs
zcYU{`zJJ&M-pjepk+<ycQQm`Zw$ebDI8Eqtxbe5YKb}@sMGO8#e#zn|a-+>pzma_5
zkE4AL@?;3v|7HI8AARH=g!G<m7XLW@_<sR-ntw9x*HFyU<(>OAS>J=KZciRk#+i%#
zv7e2mTnS*1?C-noQ}V##kcX`ALGH%^DV-joQ)Rrb);-t3@!^Wf8k}aARxO0Nm{U{o
zdMJqX?5dD<2^?JZ<<<2b7CWhGK1K;@1rZQdATob*UC+dM)ny;HEk-Ir;$e#~oj1{c
ziT3xN9fz6CO&dDs?`{fp{vZ@xo*N1_O+4WeZC+l-s;2cFkgLDDKGb>1FmnaK>Nk{!
z-rZ<)xeop&*Odc-yE=zF2#0z_C2#0lQEDIp489F)z?UlIfyY8iH>0d2)ZA1E7DO<W
z<p@`U_%+QTdGZ^G4P#z`xHg1D7#o=5_^vRa;RsPvw#tAjmfkwN63FKmB_C9otE;fX
zW|XW%!xQh2_F~r+pfOfooF2cBgvaSNBG&VCqij`(@pH=FS8e*xW=KNh_(O1uX>RIn
zlr<4SU>+(10T8J%_-@@R#0y=-YGODX^58}i{VK2S<V$0Dr>pHqEH&X1VFZ`gotP*F
zSrN7(l{E2WL?t*?`+HtTbG48b^lQ?iD|3zD%84h2Jnxdar#EfvfU^YB7Gp9T^dt?H
z{j1}$1eSh{ChcnfP5jY@twPF~eyq{8>edVe0DVaRc_?<O%~qVQVV=SHWk0vuZWS34
zQ%Yamgs%}c$>aWxtXHi{TGXN}?mxkm<}O}`;ykNqVC6Y&ry(eOn%pznE<4Km>zVn7
zkN5MAmL2bB6;im$vzPQ(EyB<3sPTTjTbI{fyq}>+=E71O0O5wTMFKBX(wKm^!2g<f
zKZmFPRmW%3zZNOSPJaXuiCqik;sOwt49sQLstN6m#LGzj-#rp8`T6g@ANlke_i3wr
z-^{r?mcF0n%$pH_yEKk-KMf}85$;P?vXHYrl>2M~56MFqpv-U;MLjYbNX1uqkydqj
z{oh+p-^b0q548Fp)Rii}%DvDJD7Ft~4pBTxe3eI7(pH18<1*r_oT<!r8sOI1tTi29
zWi4={Nw$7cw)t-BV;*TZG(Ge_ULUr4r2BX|0`NclKHi{r*-K}i>EFDMckmq+{`c?W
zEn~TV^FH1$q)a>a@ovFhGx&;5dX{{&EPWsE0$H@|wLXqya=_T5$7eZHx^{&4EV&9`
z4EYx#GjUv&$oMy`7XE?P{^8@Zydp3QXOeN1sJ0)U<zc{O#AlKFrw;F?^?`F=_4|Nt
zM;}0}l|JB6dUgP$qEZ%e^a1RfBgezZl_nf}<6G_T|NcEtNcrD$e}6_jUXQ-NU)7b<
z-BI@Uzj>>J%!y-;vcKPBUdI0ZnyEyAyVg8*QTz7!tGcN9RUNyi#P;_0*RrtM-;YBz
zWbW@f=O5{l4>6dy$Br``Y{>FxEBIEVC;XYQxtn(vZ_CpW?e2eO5b0LI@Ti9%Jq72Z
z5b3=)kBvy%U(6uV-22)g(zC}M8<AdMVMU~IP(2`$I`44kv*T!oL(3zGueTmyFcf)i
zz{KR@p<#mCQOR?l^D*$y{5Ot`JgZ*FAkWY5ZHGJ$NrTSu?csT777Hu#grHz((APsb
zpo{9Flk4Q{@ce_T&uRX-h_h5$$j%h(j!K}9yvIPGM_xZR0zLP927x9_X@@{Rk_L}X
zpouK32viIW^lka4gTp_kasEq_Cr@xYDtTV%bPVK~yz<z{GxKj5<hk;mcF1E$gGVRN
zNETM)>Ab2v{y9eZ%5&(mA4GQ1=aajM+)?TCc*kR)&!`p0MxP0DGw4$$C}ipA{?g#l
z=`(<Z6@A*?a?vM!URSG|`$OjLQ1j-z5I+ABJ(#CWe+?37#Negd1J~@nhc7h`T!g~u
z<pI8LGw4=tq!0&+@E;2W;UxVJ7C~f7b0a=?L%+2aCJef@Akqg$rOyHTOE%bJ3amKN
zi?*i&#yFX-+QR>Vn#v=m0Hjobgn!`9{w}V;R2sM`Py#RIeM7VdZj|GCU>{6`2caiM
ztPZ^>+VduQA^O)CG|>yi>fj&74g_%DS(W?;423SJ&WECr_sh1)-DLM&SX+PdG5|xU
zBHX4dFS{<sbtJ4X;mmRcwmgRW&;xMJbp^06h8=4>TV1;Se=45s`jr^_Zx_$j|GKD}
zbbLJ6U;iuP*>-L1>yBsp$8E{v{|E7G?_Y+Igbyg}+5e_^wms0ITi)&S8cfRtn9LDX
zK`#64M`XOZCpzUoYz%Wzpg<O&F9r&^NQNg$F@E`v&*iRX-F`-L6CU%hK}?V_E|AHt
z=b5hO+4eJ9w6}mpf-24yT-tL3DdlXM-{SNFW8UznWOl8Sx(_umRUF60IjNSNI)Mn)
zGZp_>$y&)sPXt_k@gMV++j&pm9mVG2$LZ62Jo6u`qr(FKA<V=!+&IwiN$2%=Ma~W;
z!-v&~<4fXrA~b*bkIw~I*E!FnuIEbEbFJ%njO%%V>$%?b{HW`BuIqWN{fuULDnqo0
z!VVWm4*JV~Mr`mK)G@%i07(njaqO`nawMt3u50){JiD#=X31x`HQ!_MJzA}Ml)zf|
zSd;wxa+Uo2c0GQuwk16lkN~(i!Z?(zQH2UJ;RqlHsAkkls-qoZgZgA|1v8!3@-b!$
z?yDepDn>qa)0uuXibt)_cMt;cYsPY&%=0^$50Cb}pih9&|Mc$#ooUa1hyPwsqC?2!
zCxQ&~el?&!<w&MK()0du<+P+WsMJS#5HFwip0CBa?(zZwP5S=^I1B>=x>q89+Ez7g
z0Nc{=PPms16(bbJWj5L<!!4l~pm-9e*_l7i%KYgPR{5#qV*HZ+8r24dnw8(sBKL!M
zHOSbiM))7M$xaCNKeE~{w43PSYGQFdkifkrqHwyMpTGp*;AiK1v$1F;j4)gl7RwR}
zi^~-jsp(Y3M{;lq;oH}AS>sm`?N%dF<2o26Nq_gntR3fd_}ZePla0rW*O>8GU@}CL
z>X*{(PzU>f@Hay(%DqhRk_-PS3iY*dd;V5ZC~XgdP*jaH3C)ANs#1cLy5>XNixQ=;
z@QkZG4f4%VBX(aYJ}@4}_2(NaRoEHOfstnh!WV~*ATX!SvV*talaDn*y4Prx_}lLG
z0$-?P{J>e_>{s}U2pkBr4r_e7^!*M_e7Hde!-{cd@u#3F)<|B#{y`psr110R()y^3
z))yn<tKIt8bn9<7vo>k{nznCnD#g|-Q5m9|+&cy}MaEOrv3mYP;$(h3y^-cHLC2`n
zS7tJk8K;BdWle3r!cTkHKPLl(Pc;#7oquZWhQg14U=uP>J|T_rX=#*urcpkwEd-R?
zYiGE$GsnK8`&h;uU8fTbgJ2SeVvo-N?iua=0c5vH<!blorWC1;Yg>)m3hlM~_EI%E
zW7xHE{4=2@mZDC>MtJC;#V6QeA^uQA$Qp>oU=KsMr}Pw~o%Em27P)Xpa9|KDKL1s~
z;b~EzR2cg)T$knhWA?Ym9nZ_3AeaNE1%ZmqQc$rM1<JmB+#nw0yfD2URg!sYIceZs
z<{iA#_K;f`%$$H1np-$(eJD_m7d+?TQH%pz)u`muJ;MgV`Uzi2m*R?bSi=*N`H;+k
z5|Kml!9grJ-!3_UIkX+Pz+5H2v()sDd)8~^{Y5bi_(A&hc&~~5kuxKG0S1AvIUq;I
zP=11OQv4kbr3w2!^oI(G6$!Telpv1Gp*|n#Kz+RFy&P3XYA66y`~27TDgIR1!ys}g
zcR4>z`qw~?85zeVmxopsegQ}pW+RCYr4q@S*h^jxC-j4h3C^LeBNKcIReX$0fM^fz
zTSgDSg9$2GCv?LES_b3@s;@EZ-fZ-R>>xwH9`cA4L!hp(hhlL;hoY|(<Hu8_&1wq8
z9%gMwBHwu`wOOrr*7+QYy;O@|ZB`4qF$zx%qJvo42nmF1{*3-~e;;%p6#L5<WQNR+
zi4GE4=|%N1dUK9gbdZ&CQWmy|IAzZg_T*@jEp>pAM69?|y5i-qmVxaAskjp>hF`{_
z0O?GABKlB~>-nSk8aX$RAxjne%)~2(yK=^qK;DeefeyoPH#L{Va*zSCRfKg)EM8tN
z6%>@j{+brL`C2H}I0IRvZz%&_m#3L5yvQE7a|E;%9~cIgjYA!z!fckp*D3BQ+t&6a
zl8!FfGN^yg8q`|%pjLAHN{P!D4l87mces%Tfkc>zbgSV9F<f(j0eUuH5cx2Stqt4}
z1j{Z*0_Evq@d=0X8@}(bki5N7>BPvnwzK$qh+l<1YF!w(Jhn*5Y3w19&%~MB_E?0f
zP;d)lbeQkL{&|(!5hu=e=pUd4g`!xrtm(m#f!rCZQYxnuh1omdQW(uNxu`32rgwix
z`Te5sIJ~oyg{+A@K)@VSmN#P+lQ`a#gY`(|d%X*!g94dhgD4)uwF10TKpwTzz5GQ{
zasfGOww+EEVLC|(3@Y$g2(F?QC3lHtLzcQ#=`$dLz<)VYfd5)4JV%xkWbhq$XIP1S
z_$8mNlKe$t%#$C*xGzz*es%063*7-&oN|j{Y+~==PjVSVh~0R(0Dth2O_^SHp(+fX
zTr{S7>6@NS-+GxtA_l-I>D1x{9M`gKiBs%JZo9bkZ%q0>e+4<kkWHev7Hte8o$$-b
z$IviAOp_^r$zpvmnezgE32qUM*yHRVSM4Pjv+(8MIQH!2LI4@K3A1;D9-E_9Nc9X<
z&8s*-`8zgpu;ESv%C`1CGo2biDp?V}=&E?)6s4ybyRCU6g0euT;7iEopaXiW*IE3*
zDy<T2+pDzg$#<1DME4M*V^*LZC~3uy$t@GDdm|~Wb&og6&%-3L*8TDI_|fC9?2w-q
zMZd~2P1RM1V(hhHzQSG`<{xv=9)8$m6~}{?Wy(hpU-#@{NA?p7;EDO{l=a2$a{2Qa
zei9d0oA`5{^$~xHtu_4VW4*<nQ>|A1oM<)ir>pfcfAX#8@so=7F~-`3m{$qxe#_#o
z6lhsr@cZXb{4H%yu^;%Q(D7Gd!MY&-bQ3&6U~?C;*k>QZmdA^aFaNS%Skjui4i(~i
zR4oa3T&3H2|9Y0@g7iE9uqerI)ooO3f{RAc?q;bE_y>9-U39Tsbd2?-yP+-ef<PH|
z`>gw2reP_YxX!6=S!z97MF&c`c@8Eml<$}GBc6yvB;POpQodhq#P32V0o-g!Z};H-
z5<^+QJMMi(6F^9d=DSW)Q@{1g4szeQ7~im-kIviqYwtQ2D-HzTfc<Xyu0qFQ3}PEJ
zF8~<4pm+Sr_{6bo%|L+hRS`U_*i$8;N>m_DRloXTdeZ;&-}@>U(RSrj>2j$?MV#Z;
z)WetSF&ZGS!y7hBBkDWmW7xy=cg(*7v$u_#%<k@0ik2$IjoWHiLn_pYe3yOjTop~F
zkrf{DUG~bOeV6_I_pv>QC=4pN%F({dUMahIzc`2igyVN%>O<?gOG2PYfFiRQ&SM?I
zdHfV7o%VOvC%r^<mi^uJ70*G8V5Js2#n=%~<S7*v=CLD$g>ij%y~p!Z90<JOz95(U
z8*ZtCZIy1>fFS|{#|P(pj~`|l0c4ci*}*%qKf2yozA?mD9=-Vlp1trIn`gOV?+b&8
ziDyWneSc7P6>x+MZaK>L)}OkCDvk^hhtpirKM3d?`n~l#aB6FRZ~dYdQ^a$9Z~dXa
zD&mpch;#StzqkG_IEe(z_}=<rBp$=}*4N1=f>74l%_k70+en8}qELP+OQdzyo~xOB
zh`f(N7&ap|wvYk(I>5To8k$7xcX7rlmv3IuYK(JT9Y5#iALT<y-xjD$OUT%n%Z3(v
z>hJO9I`Ic47V72~M#)zQH_NJGS0mod*AN-bGHU<~X#wpKSRo3@k<EvlbCf9ELwIK9
zgs%q+`f}^8sxh~Q%xw%5RDb}_hkUgjI1T<M1gSHlKl9`DYqANsM*0A0tT8t;h$TL_
zy+xa@Q`CQl_IdvjdJDVdP2uh#PpjniWo|v?IzD(F4qq4d!85+kN=8>Qq%Q_v;ss6!
zjX<6<q|3am`WCrVp+7_dtF<3k$t6MWfRnQE_P>He>>RL$^6<F`*-}_j@{KnAezw~>
zv=Bczyw7%zFXVw$&(pM||9VKBVcuE@b}XDhWq{C&h@<PlZ;4smS^N92z&T^h>TbwC
zZ$>q~aL3E5>Cmmt7LL<w#7w*d5?po@h4x|8o#+hJoAjRmc@S}4@gK~&hdJ952ucSp
zYU;Cy7dAa!WSql@=zt-$A{gAnKqSjJ-sQCd*!GcLTNmL;1>}_yk+)dFXI+gs(4LPm
zCs|9$9boYOSCW&{9Qfbue;7d6$aL%WeaF}pKHc=n{^eo(j~su*&ES`I{Ev?8k2sfw
z9Dj$S_#-xCHt=7Ik8>d^Ba@|dyM4|7bY#E;4aHP^9DLVQ;H)3xfu4o;U*YH*-MlcP
zzv}+2x&OgVh(~l>MQ*sGy3LBnmk4l(>V`{9qT#r6sl2zkAyq{rdgfWd#&s3j#%3lm
zT-dCj(nEFDdOQ%DeU}T*$oZ<Y|8K`TIF~K77w^EYns(wHT#gnc-of|nrteivr#5sQ
z|Ij1(S2q7y`UyMiFyA|PLID1U`&WMW414)4{VRVbh5vp3%CRi>Z~9lBFJ;>CubhUc
zAvlBLGS3=FU(2+A<veIBa^8JLrnYkS^TGea8IUVe0ALUvQ2=Jo7RESK9DjxkmjH0*
zhhl53!voRSdzli)VMurRFN)UT_xvycroZQR2`Wp+XOQ!nBYm&$M1_>@aBFS0yXVe7
z3D#pAfN|LXs};Zz{XzdCFh}<XZ3Nt*{-Em1g}ByU*{*+QEefUdtBXD$OFQ2?JcH0U
z9Bbetoc2H4acus1DgU8`m`GgyLsPE9D|Sj|uug2P&crX6NS?`I{0CRi%{UJx7}t~T
z9audsn?^jPj^`Kr@!0%_N*~JbA6juOQONQiG7!>;iAVGCe1nBCaU+JqGf+>5`sW=Z
zeNz65zvbMM_CFgf$Q_kFuN^!F`s{n^*y!VnWzgrDYucete;JUY(`OC~EBcsFD2LML
zSo~iz{1@-$beJa4Ai?ga1bX_wF%amzCy$Ll+szCD%^2AZfx5_u9GyTh7FGlr2bGfY
zUo>}Q#dmx1DYyKkO_OBN4CJ`ZClT__h@A)DgJRZa%WEiBgBiLS=Ml8~gUwn)9SlvR
zz=DI_tj8H^6S9Pl9YBXNB?k9}x%H4m?A>$!-K#Z7#IV@x2}~US>0JCE7B@b{Y+5so
z;Cg&?G(MY&dUU=8In51sOB6fp%hxy%^4+wI;I6vWi7V2^r1JNT)q3?oS0Y5Wj>y13
z0ESShj)0;K51>Z)IPlPeVc8@^cW@VvpS*RADSd>s4mtyeHDEpa3Btwd1sA#o$MY&L
zj}Iu;2eUicbZ*ueF}U4bj}W^KeS$Z7Bd2p`!oX6g;Q&DxmE;4v>8(fz1#cWDFk=Mf
z{cM=!0`oY3B7H)!SDFaG+MeTsyEZPuLczz2fldUc7q1lJK_I!W;(`oM#>IOgjZ<o)
z#L@>(Wd|OBmFbFoF7)Fq{(FROMhs&&%Jnfr$p`M<2)-;W{R{VTx6uP1%^rjDkq;BW
z6g|}O-XOSCVI`_HeuT^TiJ|F4t#Kt&%2M!v((wro89dCZyr|Euu9vV*ZD`UO?*%lr
zxDai-3F|Kj-erF@$F}dY`Bw|YN^0<7VI%mO*03AB4#h&?(1Za_gfAkQm^_(kUyuI?
znBwbn9wYVyDJIMMWhAG=u-}j$YCPNJq{+(SKO?v=+|S75-^fK0Oy0C=f}hrXoS2d>
zg71%*2V9xWiJQ}zE`Gk+i_m`L=kI`(8K|l-j3|5q0!jZvPebhG`XU+G0K?<9FuH~n
zc?l~<liGCb^dLZHJvxE8C_z#*_TVaAZRatRX_eymbdR}ZYsBVHU{}X)RXskykA@#~
zBUqVJ6Z|~f51%R}L@2sg<TcWd!Ua$xxC#BeAzgy~-R{b4PFx%cUh9qY;|>JAw}Q`)
z#n`KP&_svn)oDs_H)+!+pbJiSs<FA3I0gMEtS`@roLIHz{%6pEO06-E8R}4w0sk^N
z2KHPwzjPu`cxz&Cw3vYFz|b3eNCJL+5GPsS7;v(?KZf~LO?;}a#zcV(mT4ie9hMOS
zhCJKk``Rv+fq!q%3ir#>cZy%2;@aUC>L<qbSDA<77wEsB@XINBa9ubgCuLm&!Z_IH
zc+w^=83iJSZs{?8=K~!F+nk<a8*CLMNrJ|c$t<4>_rR;@%@FNC#$Er|dZn0bf`Syz
zWuP_kAiPLRv(j@&wuQ%#9gZ4r&G;`BOMQ+nD4U5iK|zmQ;nVQJaAsqrA^ZgW-_y~r
zHRf)HbVnh4p{Z_l+f}Gs4_@Yt^v4>~2qwel8zw{W4nX{Bc>AnO`hWNbZtHwy#41u<
zJYK3m`Doh-3g=?7P4_)fn`^$IQp)9w#AwWJra_c3Bi0EQ@)1FDxlsZwgzNW_vL*+=
zP<#Lmrk8;+CwZ~!?n#zvjofvz)8Trg(hnm2?sPi7sio2nlt%8dVZU+GzA25=870eb
zH2n?S#yd><ZOGHCmn^9XHbeAEmWQIvNg_~>>Qp;YSB0lEf=#L>3}F+#?^Uv-tf^(0
z$AgFYplwbI9uURTgCzHRZq|E;)H_sUro2qsIu2(Pdh8N02B3Ssr({HC+g{WM_*7U7
zpME|^1IO9;RV{|Oz_WfCS*_uZc+=x>7X-Xves0b2vkx!LMKTXd3bAEo6`YDRcq5S|
zsIk?_TD&2!TvA%aFA|U3zvQuW{Gq^Pw4$3;rQBOA)Nn|Or;$9nz7iYGA)nSAvWf`t
z3wX4`=I0U~k>bWA*DN4rJS4%UGUCX=Uqh<K1WKNiTx_HfxG=fKFkc`zma#mmv#Wbi
zs$=Ft;v9-D_1NJ(jNt8z=DL?mOQ|u;LYSZ=qiZJ-yL<^yQh8CLyfvSGmcRz!pIQlc
zMsp+Y*1=qpCf-TQ&Y|P87Ns#hs0>uoe7PzvAcN{tv0cbqb3X+`omGGi#Yl742!M~R
z0=NeZi%CZ{pYkUy83t#o=)xv+8fUfPK+o_6di({x(gvMu6^+8t6nZ$>wh9{p^~giy
zeQ^^>_)_yN=5Zj0A&Rag0O~DO$EA3xm4W6KG!B0E8u2-T9=HTI3>N(!=T^yoC<qCB
zjyLg7z+uw^WFIzP7&0Gd!ZS9|nODoa<!lEp_<l(D2iPd!dRCbaa2)YDJdUG$G{XME
z;Goe61KzlsI?M#2u(9vMx012149$rV)XidyAPJp0f+=8f7pZFP+zy?B_=7Es-`<kW
z$C1q5&(xUy48CLT%~|ZPyXGgjgy*qahmI!>4l$lLqZNBR$=u-GIpUU(F`oRMoSY_D
zmz;pEKg(WgzL*fq9?$R~b?WYnC&G;Z$hzuU4ynCBf{4wOk{%8j&b4t&pU4NkP(*4d
zL8wv6H2~v_F~#XO7ug7Vj}I>}fT5x<N0rs9BM$4FlbnO|xbk*@ZxT#?nwhcu<&Sfl
zW@&O2hp&)TqFzdMF&zGM6j%=_*1F?A9THv(Ngq`z$L1V^LI@dHhdg6}P!Mp+HXSOE
zgmGu0%&fTQ4SaNrJ0$f@d)y81IL2MkmE&%hr5JY($f4t|fKReVS>7lWh1PSQW1N8t
z?MiDS1UZu*6eRdzi>3HsYVZ(#Q0H|8^;5mMyheNQ!QsUXO_7sWzt_5Xb25q33GR$_
z#nv#s-NJZbH{oDmG}#pqHisTISa$5;LxN>bMv_wnw#S@J+GnVapn;n4%iXc}%ZX)s
z_P1U?wE!nugGCu*%kC6f3Fq-G_9LGhn!#B~Yv_d(BYtZE6~1rT&{I6LtmV+mY|~>W
z8lIg-$roS{sz1Zb%>fATLWgk-Hb-~|$0~`RXCH%U4LpvPvm|Z$&j}a9QD1v|gnGQ&
zfQ2{+>yg?kzjqe89`ANKQmJ{}hl{HP%@95p6y>C)%^O-koGZ}LTk)>PF2j|kFSO_-
zG@8aBB}4wGG~~Rj8^7Hb{Jiefws**G@xc#n>*So3b$SG?tFyB5^jX>U=ppB`a@Sdz
z3b1bX(PTx?Ofb%PkW?*WjitJM65u*B``s^T0%rEhZz7TYbtCu{t(ua(+H}zhtwVjN
zHz)iZjDN_3qcVJG;_IZp->+y^-Q(kF8TqTYqQhOi61{Pbj_|WcLrsx+u1xuO!UacR
z!j3>8y(0l8LtNos2ot)`>OrjCm+<Ut2yjSr1rO@xTS@=R2yH6|YZK(i?F?paPfQZd
zwGY-Vak2463M1I~Yy6UpPq=_=On{7&xBZZ*#6Tnq<4p2ee`Yz-&T7I_;?z_L=j84E
zPmv7Yete6TLO%kptpE9etRMTqt3+G>UYI^V@9j=52Eln){0fA0Ke^$Z$#8UeJNk8@
zHhnRu-}Vpu;rX*3{349l?pH7fd~S5Z5EU4ycm3Dv>n=vU;UUPxM~_-PRnd(@nm2SD
z)_HaP*E{Nh%yY7klNgN8RhfI!r6(?_0(8QUNKr^n6`a_L<gUXyuP|2vm%0lQS4ci%
zF(Kmwfm_jewYhTISG>TYH7w6y_^~rlYT{|tWh)HNa(26sLGRn1qTDEZwMsq^68(Cr
zHhmgWr+xhdIy$k3tHfte!EHZ5Ui?A-hsk90t1**&RSQZ4*eC*Uw?ubfJ?(40)OA!@
zq4<Ljqar=tGgKYx`Dj&e<fC~LF(xakg71d3;VX^!l_M^T_q@uLX&}T@@LdC+mJh{8
z6dkGLiAO5g`A8-6k5n@ENF_Z-Dv3|M9j2cu1D&r5zN1H1=TrrIJUZz#ywshfPy6aB
z@Zcouwsj3vYx9g5Ud-RlIEAqSLR_!-;E6*JOP7bqB4d#_Wh|}HGUL%sMkFddb|*B>
zrOuk*$JiuHXbtl)7>H4Yy@`u)m2J}bot*K9FK_+iGjr!-c7{%0i&m&l;M7!1YXMJG
zm+}0UmZ=?81U1ON5*RVPl%B8u4|neZA9qpp|0iui!*#bnFhYT?rkX&}R6!ftN=jS$
zUD!a>0!0vlKrMn8=`K`3NSmbXvMf|Vgh#{($b*VlA1WY}lF}>4r65S<T5hs2Tw0J)
zE@l7k&zbq|ZqgLc=lR|KeL=oE_cLeCoH=vm%$c#!0mEFmQ%<T>Nu@*vE>cB_axWRW
zC?1fI<lexVj~>B9xHg_%Gn1!Q1j1pwKg1J|D{-LqRHW-fh}ERL1X5l{zn61mDhLxm
z4tO;;9ZNIqQ`U|dxLh{@)9XRzi})$4(iW`=mdVzQr!3z-`0TMk_6Pus1VfLmI_qcx
z^j3kIvkoKB-~x3_>+BItF2I)ifmwGtk6nqzRmm9qBE2!du#98kAQP_&${#u_!mc;o
zxFPi--{t&c+gCDP+l1#tgQvzd6g7AXAPAnor8F5ltu8QqTkueg;E8@XJd-b+%A>d#
za?gKH1DW|)B6AE#U8@%yCiFlRk-68AFq!MWX&yynsOM}@#`Lhvk0iS;DxdR?I8So>
z$vkJ+Db5mPf3#ko^v5zkl3?C1!(5kPtr0XC*6^cWhLc<dHLV)bqD;r!)WkiJ&L%Q=
z09m3Z+$9+2p9-ZU8u5ZH_MZK*1My>-c7Zs-;Hwz79X@v(A5J|r1#_ug=<|@|PQ4qg
z3(Hqcjq$eMk#h8hifK(yzb2T#bx%5fEg2?b@1DNb?Z1QUTuG|<ri*4S^awE4E9lV1
zUqk*Nd*NCG|48zvr$zY5(e85GR;gN)Lw*B&j!Np_O_c0~YTQzP+|4xtk04U-PEPjl
z@o>q6UkJqcr&-_cNur}~qR^Tkn|2^l`2Yl<QM)JgBow)*-21yL?r&P+=}qzUdlw!V
zYkwPZF#Ql))3{RsuS?W#b_B5?Q9CR$SNa8Xrwj3HD`dyhJe8ffbCLSSq2qqsDbUtF
zJ`Uv~it#USnO*Ojb-n^N^3}&&vY)-<{0t!~5ViOUx`kU`!3~NYSiy}}!5+Q>Okh=k
zaO^8s$j`8XD-=Djg42oQUdP1_f^QIN&fY0%Yfh`PceZQfJOm5)y;TMKSp}E*3Pun@
zO9ghoMo5h>v1G<k{7p|}4mh2RCG#KS?dI%VLYdkNGPi{&`*e_5SU}mHB`DK#G!yfW
z>fGe_{7f{yo4OsjZWvU&J)4Xjd-b}L%uHiLnzb!%mTW{bcFy34c!bKO`;0!acE!|Q
zZNq#aY<<5Vb7`UV(g7P!(R}swEIR_gy@1mp>JDoVk_}(f(9Q3y@CAFIhEseEI)A}o
zxu`#^p<TObVVoKk@O!Ho1X#ZM6TSu+FQcGT&zjlfvWDD&i$kjccVm~f@!M*^!L}#6
z<PY-IFI=P^Br#(bVn9YXd-@ow=Eg0_X_$}SMW*6dnLY<+3(eWzX+HVJ3In!J>3|I{
zHnwyAFEli)nP*Jz9?Y#m!IoxgeNmkelY7^DiCuBXiM|Hc5*+Au_eCv1JBZ1RKGbOm
z6wo~j?d_#@(r!JbW1FISfY<i?W5n#>^*|+WEV+x~*_%b6L3T-PJKtOlDAiMssDr@+
z&nW$N1K-GH%M#Ah8y0uGg_QZ3%-?U1Q9^3lx1Ni%Z{arz12{%ZCW<4AR}l_KBSVOy
zp0(_&`*y%kv+oQ3zKrxd$4j@PZFAw}fj``eG=NZorjwW9ohqyCLh7El;C=>gKj=d$
zh1tO7)lzRcdwtV>(8p<def4;I`O0qmB5z#WL;HL$U+cbCujd=jE_MB1T-#32TmCnv
zZ&LT;>6_I1=Je9de546!qx`%w4c(j-8o?5UL~iHr4nbZk_WM^0Y>$L;5j8{4evDO!
z<ZB;i*Rr$JQz(d*+b`{38glPErEYt2I6wh5O)u8DJ%4}w)H(s5{%3ff)!q0Cue55a
zhgVv=`5j(q#V+;u+WvQ1Q#QYKeI(L(F<CwQTwYAg_v6;C{&IQo9Lakz@^Bf;UCb2!
z(QVa8*Dr`wa+8u3-D=T#f=tn^VYIt^`W=hztZi2`|Kvq}Azw2df1E@pr1x_)>xl&6
z&lAY;x^EQTlI*+9$&5rv@5O$-%J#!sf!BEw>!$kN|3<Ak#!J?sS9f0z#YevShx2^D
z7YNFdOPkw(;?z<oS_)7!6|m6xj@AfT?|(UV`$1dJclp+L_-L)aq?v-E!*I}6XuVaf
z8?rkuwbrjP_R#NYr5+&Ny8Gvc0GNv7!@EDD2!JyM@-Vp3Egjj;Pl^9#uB+{4sQ(n>
zPr|MXMcQ{NLK0rAW+49ADIMf$h9|X0kt~k@zQ~S)-VE9ePNS<^Jygv^-A=zX75L3n
zZvx#ufEERU;gvEt1thKXhKcE$ZXj7Hh)0J`S4xvo0!6WNIkZhtt%_=ua#jQzPtP;1
zOWo}Rl{Oo8p`_;Y^;fu0Hy<gk`IPdDr@k$Ik^3tjF8n;G&rZ2D`c&qYSsKitz%!0~
z#PbZNer)-a_zBZ2_XQ>FDn5eYI{Bf}+~<61Q?6!^)ZKk*Eceb|9E+J-D;A?VxasHX
zcy$ylz<y>}n&gS1{3w?xHe^_taH#QRtqP6JnHf=|uW(d<qXphguS1ICw@-&B@R88J
zrq}*54r>QF`bQ<GvtCFYt;pM4Tv_jOeiT?ilMMR<{b@l<iGnPVem1v$v6}`hvN#j^
zMTJd~dRMcrHTj!n?)G~a-Nm|{9gNuP+XNch%oWh^$~YwWy}1BuT}bWF+eVk|Hl3cw
z2`}_>ari1R3}|Gm+7`X(maAab6}le(UBkCIb97U@<NUF@io2{ib3zM&z}?I3IDa}f
zaL;TdA)YxJyTgZ*oaPPTOwr%HJyv`=b9P&h9>UU&;^;Dep?0x3A&F<smr<hbzA}!}
zY8zOHcbLqd?RA!3m&6lQ$$i_Mtg?&Sfr;H6^|8>PKhwSR^%jR!gKjM52u#e(+rS47
zyAujWNA93iam|_QyY<ms>uFrV@b9gw`-)F~wK=m?_^^AoNMm-D@fyeW;+c7x9^%|l
zA^qD$3VF|bNZO6YV~epz&#~oHDhJBZ_Dw=DMN=~oSSBMT?-;=I8YUwq?7;uq2OP}Q
zNk<z?z<X;ZlekmwzTp^}HwLKZANlGh;WHXP<PRw|(r1Xecz0QUrWe~uUeTPnyvLfp
z-bRxvwqI1o5yO|RGg$J;ulhT;Xvq(<ZW#NTSd6`dSi5lh5h3n7`7S^PPt0`zG*f>N
zZFP@=qxRg?8zFoorJ1@j(rTg-?qewO5$jK2&|<t%Wwd(2;G*-^t4Yt}^!W0ao&{?n
zbvO<nJ~DhqxxmrD$^}l3MSZO<GW>98X3|(c6DBojc*-U(=phmo>g_<&lUjWI8seub
zzME|PZVl4s&J5DCpzzZ<gZx>$N~i6tS1pU)aILdIAI_MYbjI95#1$5Q=?#1m>EEjE
zMEcSm`&_G0k}%v#zP0*2ykk8d9VXG)5?;)a%8t3_Q;i=V$_Ea7u!Y1DN9fO&Jzs3i
zt@^a%yiK{69}w!@l*#Su18OI?s}BfAxi@{FU4aD(z*VFBh8*{1UvpFLyqM#-|J=uP
zTMP4}_MBb1N$I`g=29Cn_a1cNJ&AM7GI}={L6zK(x|b)aWB3w;xiv_}`Lfs`em93E
zvg4b^JdwyA@S9(jR>*_qBe1jHl-!Bukw@6msBA{j-PN$cO+8CBb*d&t6IM;(`KkgY
z^P?8wo39WoQHE*#XvZCGIhSo#SM_fEuY5kd@9{D`+wFs3LDp*Snm^d%l(F*UvEt)g
zkYr-&NNKEYNbjKo#g3QW50*VY)Lt^nS8sogR(^4O&O56#MQT=YPgAs5!^&+sM?FT0
zGlLZ^?iL3OV<g<NoP6cu%Ts%zf8G2jip^~Gd;4)RQm4^6Z1&KyKJ=gyw)?B4yrY!i
zN@*a)-3&yy|0L3-26f!tHgKVRO38X@FGpiE7Id6nQx@rbkSYSKYXqk~Fpia(oHa5R
zt8!DiRon7J=2RFGo8Ckw6_Y9E$d&PqzrP>PRJ_V4U|6X-I^bH-BeSFbjvlotzMA(H
z8PKr(fFr&7Wr>l`>Y?{U<J)H?g2r_z-v6w4g|cNqdCn{{<Bf@x_&sFwS8^1KsYUWI
zG18bpldrz~hqjykg4ywme9^a`y2fxDtZu4NU43#7Xum*k>G_e)S?ly(e1qN7Q-k!1
z`D?{F*-fNpBHPa-GN|dhyL3lhcn^Bc%j*Pg<2f~v`JJ|UYznf6=7X*ck*<p^%rp#X
zhcmO>$-npH6X{%_^z4a70FV*yMZ+dp<u{3nUJ@0>nJk=vreDujFHee!*g(tef&`4&
zs9IW$ie}qFC1PYNU4b%Z5)j*_W2kL8)E#0b!AezrsKO1d3}hK|Wh{#m5iA?aXt#P+
zV2+)35#NSaR-<ejwaZnW+>!JtkrDjRh=#`59x_wcvhJt$*LgykWY#0_sbsKRBdeqM
zC$WSe!e>pci+4<{%Ewn%h*d%F6%WJlEAHlY^xaKb^cNCKOyX{yPLEEzJI3GR@8*s3
zt7_Xx(Szr0X0#ATiOQ4X5bl~_<mLd{<OJja*acKRepOi#%P)kNk!viJdYz*Wj<pxN
zeI8WN;y5!q^)_A6cXhKnExxE8q#J>*Co;T(Q}u*=U?i41fn7x#oIS$uY0Dc>XDp8~
zXv=|zr%Y&;a|VtUzF$=q>H0gHjsU@|2jFF{WM8_e#X;dK^d&581moNYM7ri$>Jo?h
zNjFhNQGnNz;P8Y|4;xQ-|5NaU&yhVhB56D!J7I!Lc~2>mlrqFpJjXdnL<P%<bX{qU
zOqlbKRn(>I#&-TPYiL>TWtQ0K;Dpp#IeGa92_mYQ0^9&*klPe9o7C&5K)++!an~W@
z(Z9;i3Kk;W2@bP?NL5CZJHK&J2mMrqHH(mkSTl_4MIB%j0?fGHmuTN{J==QhuP4Lc
zdy{JXVy4xwn<jE!;TdD4)LY76_6lQzjtj&JZxTfEvu2kHAk*BGpRrp`uhhwSkRHKQ
zJ014-ZZMLS<3)UvPJT+-q~!O5j*8mo5!u=;Rn&k@dwey|O_eTZ3+1Im{O@hqnqVhz
z))Xv2Q=f&Vo)A4nVSFnvUXN!ETp_+!l^id==O$Oa`fAo*+Tk#2d3j<auMD_`Q@_TH
z3jX_(9ys0D!cxb})-XAAv8RB3J5tNQC4~1rj#4@Sae)0Rq7Kf;utlWHVu%<LaI}<Z
zhI}zO%~sqJl+!}b_QCDfW<GO!?wZVJP_qRO{UfNqH@Oebt48J<^<cl<vA*0mhV9qO
zH}#!|)7J9H+z10}?h*2ElG}Oo5j3w+9qDC}h0BB6@4wIeBdQYzoKnnlRJQx9on`Lb
zQ$DM%_kKk!`^Qi{KpsTyytiZH!NKYtAvyR<PI)48e`BRK$Ck!ae`M+g#OmB+kp(Az
z^y{_UTmK=x^}}eq0~+bPjQnT`u~&|dgc~%+SXIb&hE~RB-#;un;%(y}NbcZbT5Zi?
znTn0pIkPEAkFJ$&5^Oa%978m*;*ybIMXg_%7`Y|U_{v$|;dVo6+~L`ZO+n+d<yEPM
zATxfsSp(c{sKA-clCvfEQ-!F38Xq^?3azcuW|?X3$oF+X>7htn?M~3mW5Vd#zTv#z
zZb#~U7^w<0+zTeO3)J!k4Fp>JS{zNW(oa`ETjLA@XIbgjZvz$JVhW0aQ>)_XqoVP2
zb4_!)Io6z>QWsBuqoFyS8XHgluqmGY4mE-B6*Ei7Ee>(J*5H|H2pQWHRBT+v^fYr7
zMJ|y4DZu)!9J8tSWU)b5)BUi6Z1vwh5l-oEeb+Osc@JO{BQnWXANM`&QA*F7-F`oT
zyChRNifZX1N@R^Q&A*h3T&Wo^aZ7_IR~sLNlJ_%8{*^Gnf>|JC<9+2U%Gm3@g-L?u
zkE7})*cw!wZ2WMFu2xo2^l(qnqkD%CHD*&EPZE6~RX?Gr(@{dz0_02piNp3FOu8)U
z1mja6n^4~{g^fuwg2qv-_LtSR1G1J$)=JndmwVzJTbKYds9GlypJYecj3^R|cf9ca
z;n~qIGZDB{ywj65Wi#q8BvWN(YG%of1+B2&QY80<QoYx&NsQ!r&W5v24Y>GGlNy6;
z|HNU9)3#KlK6O~;ye)`Lm@8`6o3FlamZNueT~s7GA7;~6{H;&q?%PjYud6F=4g!Nt
z5<H#nEE+E)cxHD7yKJZ(Oh`VrfoC~&%c>Jzq^!7sE+vRxWZ&ydKO#jzk9GAbzsxQ1
zs~Wy(6^~#fX+$`V0;=iXwDu!0gc!ceHoK8}ze7Z%TCWl;L<T_?FLQ)*c8s<9P^}e!
zq1TBAYysuK$-#VCZMS8*&fQ!DM!_7Q+_+6&=oA6V%M%3vVf2GRhg^RMLe!Qhe~;h7
z@8JpiJ9!Iaq(zyEHc+d|LN*Tg!!n62HoF=qmDqyl#lgp6>B(D~C_i~igN*>2nG+Du
zhVvLD^{~gW_7T>G9~$f3Q#?95p^oe2O!i0i2?dKEobLBCUvMc8E5%m!R#Hk<_FsCt
z!_#;{)NgZmKe-rqEq8&>G1VfsKHpknIMeBl7IwGou`%V)9(4>Te8$|<-zzp!BhC@c
z9eycb!^OZ2ydS+A&LsGK94zsr_{h~k$Mf&Qir=*b;UXIgZK<-lWaJ3$h-}64@s1vL
zLcAd;esq<MrI$ZYmxTKvZZ$Oao^^PDJn)4hvj^r6Z=AM)t1*XX4&1=mbrRLja`bv_
z(m$^&frw*@ZrVjG_>A^c%_Cp(@T9H{GOYKjn~cDqE_J_zTMLpKh)OWtZU*ptF5w{K
z>C|fqHGRO=#G3qJt1I3mL)j$u92=tiO>BtqciM)A!!wgNKpvj$Y{hEg*>gCy`${wz
z$$oODH{d6!nSI~W{`>Ik?oh>nJ$MINuBs19@ANK=dIKv=Vr`Q)0UIRuZ!o!kgUS6H
z8X&0S*Xr-IwIZ&>T2hBsV0h6+D<AWXn3nz?e9SYm>K_QYUQb<GoV)1L2cH^<`V!;e
zk1@j@eQ#kK=m@z~#Fu%o%#6!=uVED{>~G~C!8wDPDPgiaH7gRG8jD1av>6k%Jy*vC
zO&4f})SO+>9z+3Imv2tdxuQ0rnU7JT>ag_g_Z*(x=^l0LK0Mzuo2K1|f@!-*^a%L*
z(dzfK`-FqUefmB5KHTItRh9Rq#FI*zY*AmDcq9>Bg|0VuY`);^%89OBt<p3csNt4`
zY;R5k2$VLNBj5tUL$N(=f#3!}s6NCy#<FmXR9kf%-NGrN+WN$#4{10oGyczs^aGK)
zzeVbvi`3<G`zF0R>Xdha?CzUp#3N^}(w{eGM9$do#>B{X$3LPWeuP1cPJTo~Jna#6
z?D$8bq+W0!sl!jPm@^)UafI}UXycJ4syP4M8IiVUj?k~C;~A#!-3v`p9r*x)6;!4-
z%h_xi1#H%?uW{|Hr+e`coR8E4HHe`zf|^x=P5<t11c+wM=@H0+$rZ@lV1TApu)lK$
z*shO&Gi`-oeuZIv1#%>qN36Rio~>Ac5Xw+ExybLzhJ9Stsy{ki5{xu!tlW=yzsXna
zC}vh%K!eCq>_&IKa^<kHOvRk-hxJoeO=fbs^m|<T$gR?w+E?Y9+TY*xoV}VNx2UFT
z?}p!=Trr0iIP>c-99BDIZEiWAa{a03$qmuBswX#8-)K*+Lf=?Vu2SEop4@hPdve2;
zUpTeg73J%)^TXxmhbzDjD-pSM*s@%NB16;+f2~cvu04JfYEXK)i+A=-{q$3_HFCPT
z^(ni<oSDsrqzQw<)gsQeS-S;|t0Hr!L4<CZPrt>z8LWKf9!Zq!TP65r#k@qzLFO=c
zGOLzEmYEUVhGG1vEP0~zj|_bikIz@|GNg2o7sTsV%LX0e!!w`_NtCvpXx>tT=O2)d
zCKr+hg3#ZB>~U<iIPrQF%}wt0XNMrKug;~IzQ#=wY?0Fwp&^moaQ0KSXludExJ%Qp
z3A;|g{L{e=9Q|kq+2|(chY3lqK@Ti8mC(x|@JI%l&H+?&_7v^@-a;|2JG3VO5E5N3
z^=DBw?2QvdSX&4XY5go5ab3qrSibtd&S2-wiOr+=>i^`Yr{LFehsYf;+v&%vM8SjZ
zC;y)wzt64zzij+|iMiUpF@CRqyD)w)@v|^~bF1C>?Ky0l;|IMm|Ih~{(3cJ}3E4XO
zN!aWsAyXrqgh62v#xx1*R15RhO+sekH0}raD{0KZuWw@x#!)ge1GyW5)voM6p;`(v
z>zuaI<W;t{TTQ={&#!RP58E6Sf#jK^ntsxS+Ux@)7U6LAv8por5SYjw)8v~TPQExN
zx=cNE?(8UvQ?I}e2Ee1~$L4t8^n3V+oTO;_!4GVmH;tF3p8(SAE8R+mv+uyu3Zqxg
z&%)@f*v*aJ@s<7850gL49p#*t&6qL$=Xm-N9udJPCy_mqMeXRCMB{Vkd^`^O;WFr2
zshMF}cjulP4Z`%Ma^rK6c{fyO_dBI5e%gJD7{^F-uSgU<a`bEPsKXHpPH&1tPi~nU
zi5}O+pGmF!xwIYeEfT#$n<IkPcDt`#EhBt$j|=~HEnkA`^{G!HQ$)?$D^h=8EkE6f
zpSW%GX4_tog?4X_2?~C<^1H$R29BGX?Dyi@c2yU>xy2{7@VnI~b-ScCpVUTDyHAqX
zOK_nNdeG0SicXHyFF_%y)MOQ6&th|UO*hV~YOpkGX!ztRV5`8ur_=es9zLQ9fvgJU
z@3g9z<!(WCsREkGRZYsZK@AQ+g8(tDiiuexomK5hAsqE#!J=>(;mOE%Rl@P)D$qUr
z_^P(Z@Fi6a+ToX3Q4+7JT0|MrFR~w4-&J+{O4hrC>nwt-*Hx``F*n)|W$htC?deM$
zi(Lc>8+?LFI9hdaZ$!R(W7T?#WWwN)*9D?Ws;mocmFu(sEnZfoj%e*`QdZZi=tWfx
zJ{FX9T7bNZs|+dRZB?uS#NJqCI42gIcDex7HdzJEq(bo)rs6hVF{tWv0T9&cGj|JY
z;w?-c7h3#v&PZeUbuJveuBzSQxzB6)7rQX<bt@jCu=ME776fJXt@F_&3x*j%<oq0B
z>MKX+S8t^5MvIQr-)N;#1`SD7#5;zSE2V(~h?k$y?^gHwOc=zCMtvll8B?Ier!**_
z;ZaJ{l*sV&TND%X$*sg3+NPMOi@B*?-5^}%!wY?QJzwg$shcl_uD0%yugAyhOZ@d~
z`C?tP-aZ%S_^39;s`LiF<htC~zErIezD4lxz1Vl|@+KF)$#>)GR>G9OxXpd9Z+G8$
z3;D`GDhziMc4`v+Dr{tR?D6U@x{M}&`Ck{0)ZHs2lSN!6)y=E1WyT{tzdkrWYPE9t
z`$yWZdH21orkngOd)<S%9)3YI^_k|zAJ#<X?L~7i!z%V;7jSU2h7*D+qBvPvBPHC&
zf5FMfABB^`+Qc3PrjBgb(40-7LOTks`p!8u@$A%)<#J{1?i|Yvg)A{L?;fjR7w-A6
zImB3o*&bf?%T)Z0(BI%QEKlj(*;d(%Q;Zf5+JP?ghhHsPy2b@*;@wm+Df6Y=tgDCO
ztmB6@XOEA|eg61$W%4aKVx4nw&{{-iykkmPdFWBNScl4<vjSXSa|b%v2*Bp6S05*A
z6L)bj?q=c;!?P2<zO%-JcU2}H>&HaMdXKyO8k6hZe;=vQUy^Icz38K}7F}Fpi}nP#
zSN=E0r~a4!?)ZEcvx@&+<I~aoKQul=ZZC|_r)@T9e*CErw;ORbKDY1a$LE*0PP3uV
z_$;Y*<5RJv-}wB>N5Ar(qD#i7WWP4&<p7&_9C)TT&Uou@Ga`uxg2-Keo6)st_L*+`
zqI;UF@YjDL4QD32!$()tTbW9?OAlq%PxcIzT~N<gFPu&eY%S$ref06ljXk!1CV-ov
zbB<P&(^>fnp2o{k-x(4Zk;#y1Xl;^f?ILT<t?529cflVsz`P+8PT)UdRXRht!C`vO
z{LDF+u7K2o?B2gVRvJxLb)M&i*mXOg@_(6FzlvuJ#=L^EI&$libKZRb^;z<WBKl@5
zobxVkot7oPG&#MozBjv5)r^j}KYzgvoMX-S6DE|qEF}EJ^G0yqGlNr|$X)kLE`N4n
z`o3aqsih!!Ln3?7^ItDQ!OM`uz8S(nkPLH=8OFT@=juX2U*4i`v=;zO2vn);0Y4*~
z3YH-O2D*C6zo=Ym5GScHSSl@MKEJPz)9}e4K$=4=*U<Ikt0N%BbvDv@Kk=_eqLrur
zaTs4&!UWl?tWg^K%nZS_*l0kW08~j4JJJtMjNG+if>0E><jee(hL-#SF8}EGe6qnu
z2r?r4g>XNh*h;<$@0r1=R^P`xzb}sU<Cc`qPmbKRc}n?9wojH@^&rcE04E~(>VT;N
zrdLl%zc)c67wI~ajtddGX;6Tpx(Pbv`geyBaY?EHRs9K<+Ib;;LwnORW8#tr-qlGZ
zs<<Ju&Izl7o@vfjuGN#Zl+6`&K?M5uT0R)LEPMOsh5uzQ9T;r?Ap3IabqHlL{m!Px
zjkVK-BM_txgaizk+sp|^srTy)8D+jt86m%=(v`966HX!gmX+b$oSPS6F{{qUZ}vqB
z%~-sjb$8HF{zVxqChp;&8Qh{2$ya}j$ul0kVJFF9%cSM2FV;-Y&O~ddjOH2o^OQqZ
zmi^-c?@DQoBI0}C=YtR;KIReP+k5M)lmO+Xoc|4tg7R{_;Pb0j(u#1e-sh_;)mq1L
zTnVjnHxb=H<f{{fO2w-}^s4`Zp;!3w@p_$4#HoJ2Bse@%+YJ^2;U?9#tBws$zWP1f
z4~{QS?mKbQs`BJ9eIHY@TETx2-QKjkJXL|8hc7dem_hmK2}F`T7P&>8OBUiseT|l~
zv&-|<m(osOm1f>Xo&k1vaiuv45Th=v_?QV~C!DdHRFtn$$QJaU?5^N57A&2R{q3#g
zxMpG+d+RMCuvn2b(D8irSBzD%cMrQ>qdpG7>{mk)PJqamo*7fRHbt)JK^ke|{JJzK
zJBJ{{);nMQ7ptw)&g5orb|<NGvS{ZJBNU{c8K@NMgts*|v}`T&)%T0A((G!O4=T0B
zCN37xeDl?Jfvxn)IdTeG_9tU_^}WHIm1S~9+x1Ei33?&C^j~vRo6x*)A^4I@DJFL}
zJBfNFufoIbJxM(5I(wNBWBKC_CU5qD#l(X23Y?ie1mqk>Oibet=&c}wyDhl}g5e+=
z9RP-jMRrBx+i7yTH(!1Ck&4<JEX&0vqnD1NquAYLVXfKHI*huW%Kv42`8m^EY`%Iy
z3nyj(Lr<9|L%{Owz^RZ~JTQ(x;K&lzYuHIYBR>wAgHqrJzR#O1-*Nia1UkbQ&}r7!
z2uTi99t`|MzgDio-Q<8)zCUOys7@SiXl<BljmwxG8aEK|2@C_Y{0OYSW8cXHIobvC
z)%(#>C+EWdMVBUS!f4Q=9%4qu?Ydb#)w;pID9#X9^P*H!XD-rp7RNHZ&k@^?ey!m`
zC({TFe@&#H4`K9Jgm{-|A`Mb)r#l7@;Ve&`Z*b&JnP9_y=ZS7X6K(X$i&#_VD+2(2
zoY=nYiH~$W$WQnhG@yAJziAkA8rqpnC6UghB>L$+#@fhNPlYtx?EWJhrS~dwSPC<G
zpbx3+g#U<W3Xh;4r2-oVL73C_B&+2?`?L+y8DeLZJL*CzU%n9Wt>|0Zc@U3ax*Pgm
zKUJBE2-W>_@?Sue`K0^<WAEFO+zrJUu2v6h@-;W8kY9f>`RAa!PSl#J?0q^IT3Q|Y
zJ?XE$7MF9L3!=Fb=j)EriCFkPk>o!4ESlMb314QMS>)!cA3FkkU<wSW<d%a<T!+^!
zZKY~&XnZT_#9?ThPvRW#9CYfNl2I${U7!Di9M1F>hOgqeObwQ!J1LYUbO6RDDDgQQ
z%I79lInlUxqh#Phf6g(eb`{o&c$z@Hbh!zAWodu+i4W{=ka6Yd)xoY;qsm=bEs{|D
z(O+v}a^$Yt1v1av(L<Davu}{;u!-!^&GAKu?&@XDV8wf{Vgc$f*W10%!{fB5W$n&w
zE*YhwLZ%$YN#aAfovm-h0p>gn18H=m&XPN#vG!nooo1Hv-Y0iB0HP5fgN`ze$`4kN
z6dp7up=`u$V)iSM;H|#}Bkv8$AIqbM#dNEwihScZALXrzA$XYxvv#~)Wg~~t)<X~z
z?hMwlPDFGj|JKvN$W_PXN4=0JwLZrmxW`ZD&L0^+zoZK9uq}7L1RQsZRA}V_@6BaQ
z3DL<O3}>YS$DuGk>RT%50z4DCs&B6ngnp7Oaaij)sue#{S|A|Jb&Q>myXdw4n<vpn
z$^NP1We6FYz5+pnWWM2Wn$4VBBM5Of&J!Vkx1*l}f3d{S54;h^4Mrqx9+ncu4KAyr
z8=Z}2Zq_PVT3eU0WIM(h<fdttSwyBo%6tv;Z0W9v__cB*PRmJ(il<-08!G<su)4^b
z>!wkE|DGL*PbM)t;xod*b?;*(TBP5-56g5O6cTXMDcU^&n>(&msyK8J#*OpabWV*T
zrPDn;2qfG@GA()|Tuhn$lwWZeQ=V0>#pC{}sJ8H(?p-&E!S}{dB1f_>@ncFfBQ=O+
zD`&e(l5>i#2`Z9qF5)xh6`Ri;OZLyv+>qqQgY5YIbN6kbU;GH>tX@QP?)Z&_ovXlj
z<14APs&TfjksIOSxvI>!y@zjm0a0qszNg)2PsE8e!(X|ER6~U~!0W+dko}qBb4P8$
zXy$oUzOaAgMTTDer?|KuwjC~q6T8)l)Muc)G6B!P|7Lc=7u#5BoIVWsWPb>4Q*t<R
z*Zz!*XZ@09iGUU7nHgk)sd6b}V0u#_J=i+EV`VEIuTobDs2e=kd&RLf2>~i$V($fR
zRBj`mV74!qSwlDq2Ey~k5I-9V_)%)E^0g2@J-#82e5HEiUr7`33|G}G$EM`R1j<?k
z!cKGF*z%ya_q7<fIm=VJ#8o%@x@=<zVn(Sh<0K_a1Yd07b20f*dr<;jQW6JCS)r-2
zeHF69Um+%iOGv9+eX8tJG(IO<WIKuT*m3dtSD1SiEbn8=Xt;|EToulISu|-0K4&T?
z2URPys*Pil(RZHJIsP*t6<-fk%M<k2=K42n2D_C)=Wo=v#%O%G&3!lPsc&bhkn`vJ
zt!4@Byg$XNqT@8S{I|6LR&E!T(=cMDBDR!7EKtOFBKp2dT^iVZC0{&~8~cjEuc2cm
zXrxQw*N#`lTYX3SQuW2&yYjcW@|qfcCY6-$+XNm}9_B4N%pImpcJ>YtT<-ks?YD>`
zx9esyX3Ygb?s}_gxeYJ?J_Zh@JbSQrAcHUK-5(RpB0webl^%{T(ZO@_QQIHNf*P)8
zi`^0;o&pNOMSLHlid7m+myp|uuhy1nuIX?+EXr_BXeyE6s((4fmXnyKDl7Xe=Jcjy
zX@+*o@c;PxD0fU&FT-^)by(lG5Hs3LBKa^eBVT>K75>-XM>$mG{>ArEcC|8typQrr
zQKo+%<tP8-ckz9c%e}aE0-jz<rTZBRd&gZkv}F1(4CQ@zHu7mH&l+{*B<L+n_xph&
zdmQxxB_sbyNQ*f!AL)LO2R*)`j3GZZ`o#+v5_^+gTHjh|{{-1Xp?w#+h3oI4%<c(2
zKk7Xk{Dq<xY9KP@HbU!S2d8m+rXYX&`6A~@bVV;HCMTfmJQb%zk$sUr5I>QszD8oB
zfFBuTzGsup?E<vt<cT#XgG>(vjd!OWG+~tGpUcVP`pG2)&`v4=t$<&TKQUjoyo~x1
z*_Id2FANz|!C+7Ff@W+fZ2k3D9&eplSbufj(XGGn%y}b9*WX7K!CYniRi>@hUrTrE
zuhN5o>#r_Nvi?4!_4iP4(39kr$(IF3Vc9LLPx(>jO&t8rWWm0``r}1a>haR(6pC@9
zvxe)}$uq*snO_nf3->$k{Z=VM6sR^J+q~ZipK|v*Yx)gG39M_I28Y%3$8LXsztpnS
zu8GX&(WgOw_%5oPxa!a<luJY9$vhPBkC<AzyKwure)~JOA;^#V22HyCU17hh?XRI#
z+ustgd(;@0*X`$e`{oWhKRx|uP4)Ei&cQbS`tR2zdieCmE#18@wAGg3P7;G{Z5g^P
zF=UM&xMfJWtl^e{<)W}<*vW>REt&lB9T)EJKlHt$PddmTPq+HC3|xJNxD2gfhM5C1
zJo{zq+iYdn3xL|S6b@Lz?zB8+i=u3d&COT%Y?@PU7=isK<m>m|QE@-Uwi`?FjGMA&
z1sNIX)+bI|uOY%bdvtux3T=2yfZl{nsn?%zj{-3aHuYbUl1g?w@l59d+uHFwCb>rN
zIXMd__^DgeBDP6JQlAw2D%s~af-MS@4@?NTWf-UZDZ=9ck`of;ujL+jV<^h8my=(J
z*T0OS^#HY&DDN}*YV%7bUn$CW%E@#1r+qo~pmSxK8DE=gLGqHUky~%8j^nQd`iC}(
z`l4{290Xv4=!<M2(S(83ZM9DwRi;9IKjQ7FTa4Z8n>g)TQ7utLfl7>~2B-(h|Ia)5
z-!ZzF7~N?b3X5BaKFo9TqkcTTh&$QqqN-J;pLFA?k-Y7>g8b=Qa`Gddso%=ofmkRx
z`Y+E2DNbMVfy?D5Xs`JGRVeTMvmEO%=|R8;i0QXSEwHDT#)Y7sVB-sHPjWh9@}D*D
z-bcg!yaZpik1RO-3h^~yKUtX@1Yd={WIud;vjD{L69>mv;P9p5;7cu);OpEzhp%g&
zHhh(?Cy6YIL@narU}|&b%qnJ^7Su6M6vsQ>v1D(*|2|Cn@5HM^%k(4Mxjgx-jg^YU
z8=utv`%qhRd6K8!-n(S^_|cb2mk;JmX?+(_pWAey5bUgVyRLP~gW~m1(l-T}MSgQ-
z>jh)7`RO7IE|2T~D$&WG*$-&Iu6?T5e|tO{p8zt_3p&1Bp4t_iBifFsQTYkLm}FSr
zNzIvW5pyD)c_R6#qMrH`Q7?*q{1H_bW0w*e+0i@c(0v!}Z}<~6KUG|}{9Eo?WDae`
ztO=>oF~QkR<~4p#YNqSXR(&?d9s+#>L#O$Wds3hymG$*%zkzI+$n22F?2*Wv&Gmsp
zqkSVw$Lns~D=mJYNBkzeM<PuY`ZOhS>j^u6=ckCq8P_rxDMv26-oX<yjfn?pBA0V0
zHEplFoh1g5DUa)>ox1)>Ts3SCI^Hc$u5IpmIMv-pb$`>Z%dPh~0_JKMr`s*Ww{hPb
z4wDX;j}7vJ&i=K?-!Ui|E4y*{7Vb5*NzI%9k~lWPeJzMGqtPMya=Gc-(LQdoOP=IG
zjl(imy}KTR6<^9s%DH54EH#+Q3~O#)5sKV8X$R%tNUCC`x+!&wcZZ<6{%7;lE61>>
z0_1bejW3=vl+$x<n;Y`gw=#UpfzL;-?9mB8d5>Dv<sQw9Q!pas9{H-A4l|Q~?3++T
zHvQw8W#fyHOM5W6Ez8^a1=w5W%cfTJeM&bpN}eEhyK(N_b$x;%u$!Zxa2VF}97tJ*
zKp;<QrKck$PZI&PU{XFCjAAC$@2>G6_WL1z3s|JWZQ*(Ve%qM9AB^A0ky~f&V6GhS
zmQYcG*zb76LIDF2djh-*6z(@DVvhr{T;*8B6fnddsQLWC_`LrE@cFs_5quW6M)^^>
zgEZGS40zA&VPcExNzr?He$;K2AOFL{On=Ye;HWo0-(SF`KGHc7!sHFt<Cr+3=#Na^
z7-YVn!^BZ52j(x%pBCE_+KE6SGaKq?WB2votlh-J8Xt(v{k>*(<Hpn;eP6dr88;EO
zTcadzOdg69#-5<|>|oim2+I}mc>Rjz>}dQiudL$To$LYE9;ZDK3cBRpCf%_=IB)OG
zZkyr#zdV_GRukz<@|J-_cD9u}opQw)v5@lnvZ$gj$JNBX{fa-GdM;ep{2OANgI|=d
z=hW=)Uljl39V+Oh|NdH?&Q@Rk_j*Yv@B=%q!u432G(u^te~gFYDXWA>_k3Y69=)fv
z;d!*!5d1l&KbWP5&II58reo4X!C7?nUt>0a+2fV}?=WM|zZs(2wbrt#n8n2}S<jrE
zq=0g#TQF-mQmDz@nB|-j9$x#Hc=(L|_o=7vz^cjcWig9Dt!A}yj!%6m+?20=fVPy{
zt+C}CR=M;Jd{ZtdRUav3RmBuvez?kaxI&!XVn#&iNY}?T!xch#rn*$pmw2X8n%Suh
z0Vnqh$*dKS|BuvCcnnsKm({kbiu&*-vzTN@4_>vg?wD6keVj1ot2YW*W8+yfwKrB=
z*{8#OF?IY<tbVbc9L_3RzTGxcD<}h;%E>>%42q;OK}k{-U;ZOW)sPVN2{mB?C;Hq`
zfc0NyHo2Uy=c{LYZoje%D{99Njm-Z!`SeD_PgG9pM0gAu=~}BO5FE|DKN?fTWd!Lx
z>XSp8`uCjBiMn`pg8tYQz#~A(@a-o4ktZ`=2+^OrfhP+>gmaMmOM#7^TU!Cmgxvyk
z(;5T6XaCU{@Raelp3%A{bxm@uW$sBzX;j#|kJ@E=>Ev?z<K*5pzjh9opRP*hT-_Wr
ztyf)Zd|hnTobS2*8|3P!0icVP;AOg0IOAae*BnDz3!VOktKnXO!wH>J;0zDvGOLm=
z=rlNX-y_gU$;uAZ4ruJ!hH!R>+6!VJMlhxXM)LlEM^a``xX58``hAV4{^Qx%Ak{pS
zy%rtr(tYWCzB)@T88OKHIR2;A;WW0q*~(L%-<kx;V>D+3r{DO$zu1vuDb<l;WCJ<=
zJ)}C`%lIrL2aWOu%m|Eaz(GZANNOo$wU=^N?uSSlS9cq<(fEMwo<m&&x_b&yrBx<>
zXO3M2a^#pE+4mv8e9RagCOM+&81_%L5JB?`xI&#sA4tcS*d&pC3gADN`w1|KWVHvy
zLhCB(<580up7Il%*heh}WoT_GR!x%9hN@88;15L=6N(jjxPvvB>#C!^3|EFk@Z?42
z@zj3pXDE`r$~V8**pIOt8_iRxP~JRvUkj)HvVLwIaJS!c3&>iWNt_@Cu;NJ?n@Igd
zj%6_4#7zqGO&#+Pj1&Z!tBj>cq&-t}L~KMfD}@~M%^l2*x_a6m^KE~dZ#!|tb$_eT
zrW+z5M{CcjDx(pq;sCou4`toE{($|;Y{lXI7JkaqYg?E&?!XWe$3819hw$2pof;gi
zZ?!x-t9x!SnsAIgg#6sn{fWx$_n(m0ucUquam}jA#o6%)qbKq08&i_d;1dERe4T`e
zi{WF|QZzS-3$lHC6eA(rMNbo@CtQm8V!7WwMI?t=C6RTx>y?uY)vCS=`lUp3XOL1X
z-kKZDo~CaqnM9IW&T`*gkKIr^Jt>Vmib(C+UU^W<X1_XHb2*;x!k#C&TUfDM)N(Nj
z`6$2q@k;BI&KHuSw42&hfSUzDn3#Ni3bi1%=5s&Mi(p{9DYsXzYk5}Ka^Fiu@n*pK
ztwk!H{wvoQw6WpV>P>aTEd3OnF)zZyMr#tK>N%^*SO3@;AwM2sYFSJhKZ=<j-cR;J
z$tT61mP4A6&R7LB+A*#?wM&qdamVTG_Rfv=?VGPY+H&ED1xr&>Ru83Fik)6%s`m~a
z+Q>GuL!xWr)T^;$Hsvl|B&xX4W>Er916NSOU3nNDdLWyuYkl4|nRttHzG`M){MM?n
z6ti^KwbA>l6K}v{yKIFG8H`L&Tk4r`p1H6d>V~}Li7oBa-%cGOXiZVwplB0_ZTaeD
zbrh5N`Cs$ZzXNmO??06M{)RZYaAQuTX>=WxnBDnM<?<1nBbU^5Qc3wY?YHxEeJw@f
zygh^ms;-~vH)bydK@#H2SD)ic7B>49`w+2(%|6K0o~X&Z?;wK&GRfYU`y&f?9J6?q
z1H&o|)FHc`RY<QzvG?YLT$^9X%AQl5Bg7fAO;6z(66SWprx4-XmlRl=y6g)aY6W<&
zufTTOe9CC0q(|V6f}J)6Y~|v1_GO-pK8xXB?z1Ul`!jb>U0{zel}R^^Tx8IRoue8m
zLiaat8b@x?No_OVHGJczJtZw)Fy~!;B6ELEOU>z*<I7&C@LpRX_y%aj2JM?Ffx0jK
zGA>&qUGvF2=HcF72|9W`Qx+!3pcBVBRN>(>z&8QcR)>ED&!X{~$Z)i?tIMeb@;Z-h
zeIU5|i3A`BEgQM&zrkdd^2_;*MtZwVSP>YV-)G}E=AJPR+x~*4cjl@Z4fI6Km%*H6
z*1^U<r*Lp<qkW2Qpv&`*uiOkvJ3p<V^KzW;2hh7!ORiG8X-=+E7uol!+8%v}AItlE
z{W?dieCa|QpwLbpU{8!yzWVEGVa^KioKh(&JE7%LE}Jw`F83feZ%Vz-e;SrziX&qJ
zx!4@Mn(phjCS!AdSO-HqTtOC#&U?L%DV#&Ohn2jyCBKwA^?3qTl)Tf6d6~GmUn}EK
ztJY)t92l`G{cIs4flpYVpnqf!#|<24^bOkq*>>kG`Jd}Jx27z4K#-lq<`^p>$SPm`
zv=YE>yJ$^Y3}IGDS`g)T5<j2(<7O<^xDIcURN(M@c#D2_TiW5R`Ym!GPn&+X+wY8h
z2)3%iXvT67Y$3>t2i;_nANzWDS2H<2k-1it|EY#Qp_}VUwqxGS^_Pq8ioYll6t`L?
z>jK<de_GQqMmgH~*=>9{ycS<AOPw%fOi!;`zDsl&z@XK=MEW{=T2){59YXNFu9Lhm
zU5XL<9b$wQ2GpLsMxGm+s36GRtoDkS?HmOk2eXDus+dhCF=fQCLW!}E9M4Fsr(hy;
z=?42`#LaOT-Eqfe!sSho%T}Yq>bOJXS&jp1@Mv;TrbFVIR9WaR*hi{*dl?o1&f2Wo
z9WHlS?E(QuuBdWdp<H#|tuPt8eOPFh<hRI&yM4IFhlM|-ul3<}A71ant@@I_!G~LX
zxJ-md<1nAg?BPoDtzt4JDUsn<nJ2{rYu8wX>!yJos%cUHvXB^)pkymwjht+Q<>so*
z!aR=4*T~Jnumpvp9g-D7s?vanpXSb!K0Ryqsuj0haSPTD6(P<PBC|KQ>4S9kRgMq{
zE+8nz#F%Tn&~DkSAlznD4VzWNs=r&_ZmVHQZIpiJKKG)<iJL25o#M{tB!QOHYCjL@
z!;wVH9pklYl^tQX<gJ9SKte|4Pgws}_f>it<^gB`LkM9>fk}F2)n7VBl&c*D6S>Wx
z7QNA|K<(!y9CqfL&28Q6<F&roQ$A9&9f<aYW?RB$n`l<p_)`p03B8k#DKuL~(tzHc
z95(xk(n_927`(SHf3?u8bL{0>b_)eWP(v*u0wZl`!UwxWxzUcXK4^p;?Ff9Zom8oC
z+6doX2Wm_%`8eE0Two0mR;6&p)Ly4AwA-V2(lxqDU+B{}_;gW+R^AxSfw&F}XLas}
zD58;35u-h-tfFC6*=|MH0(rn%R2AtlpWf=j>WA_-`TSuw8!R0%P-0ApwgaT4s84B8
zN|{e-5)2!JnmWgfQO3+u|J7y>UoJ}rme*NfDtW9=?smzoK6xQuB@1GcwD2e=-Ok0c
zeZow>#$fqU?G={KVL;^;_+-^b@*<zC>XfY3RJzF}ukpzZKKVAE9COL*eR9+%ul31g
zE_t(0R?k&=&L^)YOxuQh5VF=Mi)c$;y_jbtMtZkTH{=r*QK>p3GQ#aXEGqN&zL^LG
zSz~!|U3+k(<ceGjGT_yUkL$BjZdZLOb35`W$Q-d;LOVmII_gljq~*SSFMJ37^-YNl
zY*?1}ZM0-<zD`)nY(ZAov@DcH$e3O(My2FmJnk!V&s>o9)M}U3ntT4ifoWr`oabz{
zY^q&rdTvL+2yMChpCCGvU4-Y{{^%jpS}gaF{qj6`1?5#rBbl4}j0<S~<^I9GQZOG9
z!ra%RPOa3R`}OD1()}a4rDM+<hS=-hW9#=?pq(d`9N!b>)C@th@~9D5u>_Gbd-%O<
zZN2?ogFi3+zd%BBw(@7h25EK|68HfUlvTcVuC!QUwM5pqNNHk;iYcnjMICg3l|@qj
z`zJN9rSN_jd<ZeaODzuc&|Km0TkvP5wg#DFW`_0!gxd(u4#NZMm%e{B!c>{p_YVwz
z4TQwZP0qVP=9X^tlPwC0kM>3SjZ-Ono}pY|-N`M)fL9v@<VoHd0|VxpTNnD|oExWp
z9V=qTEob*kN$@lv%=U+k&?emgpt2Gh<%jlS;VI-cukIVP|Hq<r=PgnN<9LS+_|AX2
zUn3$XJQDgGs&_vA2O1K&=OI$;0GMUrPt;gNHMuBly>z+k=lEy^%m8$C3d*vhg7k|z
z1MYZXJreYKV!Q<1Vg4U%OVpw9M>#*_ES`kvP$R+W4vn?y#!vpf4DvBA7&++=FCCtN
zytbo66!8$G<EVZMq5O{NcaQtcs^F#R;U`Dmh+Hr<GW=vbiJZ)mG0B*-cnZH;Y+p}8
z6M<H7?RJ;Y=48v^C*vmM<W^QVi)a03MeeY|{BDX2zt&aM(XC=cHLSMVz7@zJAgRXQ
zzOAdg;3zI`>54Oj4O()>a9#4-9*Xh3W3Br-=QqQzRWx;5R@+^7D1(;@OuiMBq&srN
z@@qu8<7IwP(a$!x@3rF4gfG=_Qj?--Mu;WkBYmDslZ&;FccL@=T8#!3bhNre`$R8o
zaUuIef7|9l_TfoKg`z*}c9Hf0RW4+oy6bGHVC6GV8eA8y1E13GZU9t5g91H15R25E
zVy~FZXi@Y+AKj$rR^@I}bi0pkRdf^4*DIp}Eea@Efd&P-3E*<%rXC*|Q{*BSdCPkD
zUAmSp@k`5qoy=EnaPgPNT=@E^`(E6{mwdN0xbNjHE`DCC3t!yszBjeGulX$@|JB`u
z!EBF@)|cQSAJmuNS|8Lm$aJjNXSKxwjeaUd<i)~jiE#F+KT9RJA;_M(fz!Qjgr-0n
z?{%8O_#IlTy!}-1yq4*?fSPz^ll!`F&A&m_#%Lm2dB<#cKz8Sw^@&Vgqq#pjeE&$T
z2buZ8odnN=#T}*x?sZM^?deiIw5o`h{+IWF!x4+5uR4frQcx?#^Y_-5^#z$O(eebF
zFP-I;_Jq&$AZzt#C1BmyRSe0hn5-(8e#E|r<K(cW?^9D@Wnslr7q*<^O1YKAMXElE
zyOqVFv|B}uwr+1bOBlAOy!Q+yaHdPRFp2xul2wwsX0k$c_@wn|<e?|i5}7-rL~HNe
zIhuS@vCWkK?6ySaS23le|1ML6=JNN)yuxdoV|s2VPaV;>d;j$ZR}Q2lFw*FlWo6#d
zMGGEzlsobt()v?!#q4r%I*{6<H$k>BPb@0Gp**>Um`LY1B6LvPA92s^Uci0j<@aoj
zqO&-n6+S+A@nvnHPpEfp9$_a|U7Qp1vMta`EtN>WTiTn+CYWKZnA|y$#WQ}#xU$qI
zwQB)<Bn^t4^$Z3*=`8{t&(74)`z8Kpz^4fo4ft=Og#oYJV|5AK^io56`>cNn?sr)Y
zr3Ky>xIG$O>s+_a_byQ^th6oYxJ|1P4kNzBP+C-`U3Ac~o<mxD?>bxg-8BQjf!RmN
zB)C4|;d1n4k(|Q`fBEXOJrMta?OX45YM|pzTkv=QomS)NmxIjD8~8QxP7*nBil<+4
z_A_|oF6Smv$Ce?Ht|S?B?Y!f3{Q#%(EGLvbwrg>ye_M(&RYv;!vpxdKm<pyTymwEB
zuva-4*Xc{+QxhXUUdiXM>=_4?MLNDcaKPT)r8r=xt{jM=Y~}X<O6v*NdS``b<8(lH
zC<n`f8&#)hC0o7Zdwe2O9x_QvJ_AKIt(tX0!~??%h%onlCH&^nRV9#lygb&Alw9Oi
zT%vD^%*#?=o5*&_69m>O*~)L0R>*+BoQuRzEienr#uI}vo6|q;(0d7nn)rO5vtj|M
zg-wk4Uf8@`HYaCQOV-5%<z}E<I)hx;59~Tn{xxHsW2y@BmzQVTLirV5y-=`ae%j4v
z`9jhgkZ+rc=~Dy3(~IFt#MFZ9d=t{T?qLO3Rw6QES1BaqN8PatpzK?=l{_7$pS*{q
z)Baf1m-%TEAGJT<Ep0zt7lt(vNEi8Ay4GF7Wj=h#bfstK+h=QdGMCJB>Gl~UeSV<y
z%uidazRdib@WABi<f{a?mSuj*PJ#9_^Tp~*)2BwkPfZa&Q)7hdisAXQUH$D=zZpSY
zyiiedRxQxSK-$PknK^>f7Vh1gjUYZgj^CDwp!}_ZJ8m4W%9f6B%-~A5)dlI<4Q7GI
zN!fDwudM<<aMR4iH@N!k<LloO-^?@t(_O{3K*P3C#{?KXvV%~K+ORa0_1~ZL5FPGM
z*6Me^{mBN|?f%d2PsT(__a~Y8>l|!uJhqZgu)>U)u1{N<x1No(ze?ZT)8J_Q<dC`^
z2GDfjnLKWNK0WWJ`a62K*TMZ-2rE&BX*cBTUys*LCbX~m@+7w$5M?62M0cuh;z`Cj
zdp|OsIbm!+Xuf68*z>Fh6%`OqM}50ve7pPD9*d50GIf3vRizF^pME1@uZ!FUK)*Yr
z1R!+i9-x@7C3!mlwe$n%DeCl^{t_K%a|lp3$sYj`2dQ0THfZ0rFXo51ZQ_MT9BUdd
z#95saqBO@1ISM(nVv@k&e-js+A$bs8wNl0^MZz|Fc|EV)q;Q*sgNX|gwa4mwVk;I{
z#N&2=jUwlmP58RnG1tNe4Nlxb$P;cC{f|FDrKS*Rxf5l{fLBKE^Qld_Z!V=vNXuVZ
z<aIYC?}%QnT%_$|X+@Ey-+6k+%Sb}W+E(qQ>7p}Y4Kjy7N%Sm{`9U<1Ig2TNNK6qm
z7zv~5K7_X(zu6LW{9r5+kWkrm80!r2fsq(Ln)IWNrGO7_81{Xx*u3c{B(X-Opsvvm
zMgx1yDIAIE2caMg1?JLc?8Nr>%9H!?cSvfQ&E4`8hQ;jQ<Bj)6y7qw_d-Wzy3IEfv
z!Z=L!BAqv&Xb944b@MIz<LLskqbG{Nf<*d;Uh!}2uk08?`8fj{m{&$;mUnlNy;^N<
zd_Og%_c0Nj7)f~wphIBvTu$G#Lbk8>E+XPKN&*D<bMg-rL^|#CJ2StVr1+fG1{w4G
zg?Q$Y>5|{FJH`2b4OCAjQxp2^uCA+OA?1_D#kVS(8?<b475o+Oc*!P_?rqL~rv?l-
z{}$?3&BVn+`o@<IPZPbAlOgcY66u^Nl&O4(n6FxSN;S(AQyDWK4>J5U0y0v1oColD
zziubYa3i0oJYlB11fkv@8=3bxbq%Biylmb>;<Ct3msKt6yeHC?LyC;lE$dy+*U?Q#
zKD-(OO?(i&)P?j?7pYqVeU;D)hU6Neh;4st-p3nPM!NPC&HMz^+xc^G{3D%O_@Fv_
zPH0<HGlV=vjP;|R+HI6AP|+%pf+HK|8<WT2k>9kwAY8wVK3*fLIrIB&KAt}GS}XK1
z-_eJZZr<j;JVzy|I3`QZzk!vPY4X2PK6y`J{)Bx1x(}e5ZH@cYJGgP5f#17u+`sL|
zy>6><kCCEruTc);1Q1^g^;@Z<=pwRhy!x%DRSbrnf0~}q1QSKh7DsC{?O-HYjtk#7
zsx@OY$HufkHhKMR<_x{%a7t|*JA%HwnlqoVJEQ4}+8L3*!ikEFw!b?hd9Jv6eNGa~
zKiUzU#}$*AU#o)h2O^!v07`)Ef;JN!w`=CZ#D6T&FZpEOe#HVVfAWXh$V)r-C$g!Y
z-W8OTe3L*eYLj3rZ-^!8H;#E2qnBcJwErM}XCj?H60e(cx1qAb9ss8OTXH~^d@^2-
z4=AdM&sntwRQH|EV|YzN2CZ4vh*ibvp>JRRXDdE({WlNc<;(&-cfG>H%d6uVF7+N!
zB~H;MLzmg?2da!#z;@)P;s=#uPC>gkF9U=Vt5#!5%8%Y}^2a@SB*4sy<t|%qv>ie!
zglcLco#!a(w0n$^mM_!8G#UUmzq1Q0nm7r>iPLTfz=_5sk-2TG=qIyCl5}%9Zs0{k
zr?s~d6yg%)8x%F&v7}agDtK`0g+8?3vYzpa*vue<>|kq{WC-ov{DRgxBl6ufMPwR0
z#-F~f^(@lW4HPOcJyE|w@0h)=_0iLl?Ts`4p?)x|0tbq*(Z!<jahs*lc>M$L;@(%t
zQ<%S+wDp@++dHoRzP?)3P^eG+4=J#;z6V(y`wlCDJY(VD^(9Adv#zH@*d7E`@$A$!
zeaC1?q>mfN^w7s*<sQBVg7Q_)cT2HO>u+V)-6z5-v4Ldic`cruw-&naE03cmIkwcw
zGh#c(fnLBr-5Zhfk@zC>7AP}(w{<HH^m$Skq-DMP@x#F*IupPMKBH@K(h=#Bek#Z~
z`q6WK<2-qFb+cZ1TfiBS*Lu*;%QkRQ4ahC)?G=jI#=~~B1rN!$b0UQj=^JacO|~ZZ
zy->d~!f)pbDKm2`PZ?i0fZDn0R(Ajem$m~acRUbeok5MreXR<m{R3Xv%KyAYx&g60
zw(wXATaCA$Jj^0XAEk7sy2{$5tbuDhe8vlFxqS7wazuZxD$scjJk`C|spE)5`gGXt
z>GW~k)}~T!-m3RDZ%sQk$!;gySlbOuVn8z!X-t#_Al<)$uR)N(1X>SFbvi83!9g%|
z$habg{{F}Q7}AwB(4z{S>J})_*@g%!QKPJ&q#Ek+Fs$JVtJ4tt2w#LsGUNi@I-(se
zg;^5TD<28kfxCpz>U*)(m#==G+crX8nMg<v)pEAKf!uZ;b~>iwvtqqHqQSxuUcdFt
zXe9k^qH$TIGfEZBdJFIYtWeDYc0}!%SD2q~G-vgQC5GgOvt&EBi+c=pv*76yhLxSY
zvs}%53=RvcJtra`Huv`J8}jEMv%g)-1wlB|)Q(3Peoc`eGom)qX%AjX8>P{r{-irL
zt8<hBb%}Utz}C%;+Hwdp*~;H9cJx<DRFw|{i!!u`(x%fJaBQo#I3`guU6d9Gtmd1r
zPkrAZuU%OUdF-`HFxR(-pL}MRUz~c57=^nMHB{K&B7R%a_d86=9!~NsX0WS<U=&_*
z8<+L3@$uw0kj9aGmzOt<txxgxjl=POkQb{toD{ttncHnJa)5Z_d+Iv7o82+SaT&j-
zjM%!?KOLDnk9?Br%b!9=n#hc=?K?Qkb{N^T(M|t_%OOA6trE$`%JWJMZaP=`5U*IS
z3hG}y>xiIn`B}%r%U?0W=P%G|bNW-w>GP{}qc)!A5e&QPT2+FAu#?LwwFzZ=Xk9+J
z!iAhS>7#teIe`AD<t!2>>yzQ{Yc1(VO=W?1$4kW@FylRK%oCDVn#PW<;kj%1HEn!6
zwb6_zxhV7<<+9F&F}sy1=INk*)maAz<#hYCzCFXVgDtl(cGj4nd>#AyeD&Aftp`1;
zF&ahz&pLvbNawi4t5;yXziOzy*s%+JX!ELJLyP(^-A88*$q}86d62$0cf-%H!b;;v
zsPtr7l`o%x|G(0l=aX~QP@QGtRKc$oQ@O4%n7_$Aw{V9J`Dt^}S5eV_K<IDsO$M$+
z8!35<{2$_PvPXqV{09{LNk$I(V1JVHMVuYm_9yu*(m&Xr<P>ta8+Y6hFn^N!a{;L6
zPqKL!^xfh7NuC5xL`9st@)srNb)oye0sbUkVRTKO7y1iG@~|+B$?nSUgQt)FKJ@(H
z=STgKaz0?kgfhiP@39HLR%&`5Yr06lMSqH?L}4mL?-l!UHYwJxp&a1fr1~prqu@%?
zx7PbS9MEo1IDeBXcBOD3Q*I@x0^sLYtM5es7IG1F8~!H$@s80;(LG}5FY_TKg#7D&
zw?E2hG+qS1h`-v%N5<c9s=&{a*1g>Cv=Dw|f0U2C-EVaJ`J?<APiTg<y3N<}&8nQy
zuOdmvkNvzq^2MKe--SYp9V+@SYQLai_ef`#@n_sRZRPpra9{~N|9ms_{L|oWGkG^h
zYxmXk`|tbvS-)A6%zHX1;SL7>jz~}?@E7^ZR{qwmq?&@iwdBs=rr=gBB;tLnyMy^#
zd*Nq>yN}{;Z4B)&Lu0zdfYiLTzqP1k_<!8r+Tm}hm!VUkf6?FCE>?IF*G4$Goh%(e
zp(fp_aGv!&>!~QXtIAjZb(1E*9k($|W>aOx>%ucEvEZm^SG$5zV2RgQnL+%mE#ria
z86%-M_mj8zUG%rM9kW?8=G80v&loq~FPvI6en?9G5NuHl((iJ~$~l|b!q9qWQz(S{
zJDVzhqrPk*=X16`a!xeRKik`Hiax{lX(WYtXGC9e{=*8_at}CXgm!1`!or8oFKf=b
z{u)}qWnn($N6n$#La^WTnk?qjZ#|dMqW4F2n7|F^L#~#~wG3hpAZa{!z_GA??AiZb
zqQhE#)DDynQK*HZFd1_TaQr6hw_VX6`<m~z9)6&|x&Qj7>UE3ytK2li7tqpHz%sB4
zRB@5z3J1{q&3*4<zz(~7`=@Hw<99&+7r|1){!_z8^!K)!w~$N5%WgFd|3B;R?IMVA
zutD!ne_L_=qbL?~{cZSrd;H_24Ee+96F&JN{@&KVJ~*tRhj3-`@>8WBoZnHz<fr0#
zuuXq$b6nm|Xhbwz@U0fg8z=Qkm%I`ykxI49n4M<m*7I}9UeG@cpdT&z9>g7#4}P#!
zdmA?z>>)h;=ARTnzWlw)Rw(cLKQ!#Wt3&wd$8U-ZAU}#1Xv&rs_kS3+qPxJVwE$4)
zkGhqNENGDJApWQ)Sz@>jY{k7x8mz8yS)E)txIgMQH_+67-yikSACn$S{yIW`)Vp8D
zcD%@+{+IcqK9CNS`lH_I7W}ZG@z4g}?~D5R`r`ctO8oo&sK;MRze@aJ-FG?RkL-_n
z-fOPy1wi*N`J-OR#_z-YQP)$sx-Oong}zf1J*YqG|Ew<XN0j0JSNNko<5h>5+dO9M
zdz!m+Y8M_t`x10X^4C4UA6@FQ5I;TPz&nRz#Rar_dz$z#f7CC&;&8aZ*Rm~t)OT9G
z#qMGZM&lpuk2*sMR>ML3QKylM2J=V#J@x6|@khOm!x$~^LZ$Ou?fj#eKkA=t<^*P-
zKk7Z8YMDun9n>H7*q>T`;-%gTJ@pOdkNSdlBw3=#3;j`_fCXw8A^lqJ=j?vM2u*_A
zMdTRhkNSomTYDNhKhh=eKN0$q-nKvLx=XFRox3>C?j_~_{HkD-lHL2G{tYq<zeRAl
zn@}0>d#!#y{F=pU1<2j<Ccozt{87IJ4$+6@4!&fdz=S=}pe#Mx_W>-u%@RKnOP}Jh
zhAf@!PC*PW_zN9Lo{#P?^o@TQWI?!lYLWd?skiEfU53^$!_0vh{@^mOx!AV9(5&V8
zaDSnvlCPh?(Ejq#R5M80N<M##W6u(K4+$LC`S_z6VLKDvyODe<*Syc#F)Q-V2g&Ep
z_HIl3VSOvE-z`D<Bl|D?0sy-8QO3v4f9dO2L8T=t<o`<lrMu82CyH;&f9dW#vbin)
zrDNTEa`WGuvby;{(0^$=Q&anhx{GXD`17?v^^c+4n93m&71ar${*hsJ@7*8+ZKV(!
z)ucjxyp2Bk`QsGZDApMI;~cPFOu5*t7l+zzE%rhFOCNrzh`Yi4ac<5Q_|?|_OZR_W
zNXh4R<6v3-OZ&Z7a}!U-mvmp}uO;%XVL|e)ZD2xq_YmMI%DbVya`)efnmB|2U)%I=
zI;_x@f`8MU;A|SR<b^h7P9N0|pJJn1<8y$2(@~I!<dc5*R7sPML(&6%`B8K6?N$<j
z+H{~l*qIKWD!#RU(;dxUOFp+8dvoyV`K@7yBPi)<!^f1WYt&Na+`5o+H4NljZ^=Jd
z=G-P_z>sKGpbW(t@L&8WIr{S>{~pdGN9OYvPC_q{{6s++(FR=(P)6jd&wWm9;M{<!
zQ9_*S9HTn~oRA-t6bN3i!LGb7d|S6dtB=<v2XDABTFXIlsWR8?$BvA$=cozlu|9%7
zIhi;671YqjV7uD0A?Rpim;F!*(|Nbi7@+xn<Ar`Ru$12>{tbVzBd+N0FZRZa%?*=9
zKBB+alYpqWRR$@g{$h`(zJJwU?3x8d7`E~kn*q_90JG*BJ+%ZGTrM8N5j^T7JfUSk
zmoU7&9Rh7)FiS_E)Si)JolU&{PF~zWa=1J;k!g+c*n4VkxJ#muOD%gKO4yZvFG461
z&?||EXRhu>u(FFMubaR=Z;`_0TdJZdksZy0PMcdJbAPGW%mME*hl|s3VWRQms+1<Y
zwXm2x?&f{|Q8jR#!i^`#Qh3`xmp76DLRNyMS?0JbV^erYKevG_$+L>d$r+Sxv7|sr
z$CM-;9%PSe#XKXZUk89EM&|P-5jR=-lAi_2qkz)r(cpuJ3BDwUg7OL=*m&B8HJR+G
zr}U)JR)>Y*c|&o%l|R{py8?<=%19?J4j^o^PI4H-);gZ8Sfw-GIt_vjgZqxeRiSPa
zbv;f$d;9n^@mActVpj2Okl%YQf5M2N@SEP<`4dL`SP|Fqrv%>;UhA-zu`bWMhQxU0
zGxDXZgqS%^>wShPts_AWbRRYMb1!jdny*g7j&$T|Pc2CVWsa_kcjU`cl`0G}a;XN^
z;7Dg64Q={0^ZxOVe03ECyLxcBu~LT4yZ4p2mtDwBD45qC@^j`q_92&=m&(1KtuM1j
z@NNZ0%$sWf68J(OCzk-(Py*x&#u7*O2QuK&ObL+tH#fc)>0FH6fE}1}=?frFreIf(
zY^}g<D%yu7oA}Wbe1@=P8w9`~tgkPd(#go|;Q(v^z_CRDuYJ0R#Y@CP)i1C(X<Gm$
z4-^6$4YvCJu&sup6k*$^)Fe2>d~)@+Azcfu4AL{87El=gDSRSC<=amcA$<|7hmc-L
ztFo}^H{L>Jaz8=(S%Y+;nd5*+hsC}7LCR1U;CpD>@HGG*esx;~W9M;H*t;A$_xhNQ
zRW*rmcma%b{*lP$%$NHU>-ZAj>q>xsQZz9r@COL^&jEb$=#t@=pT#1I_v-tsm(L3D
zKd^21+Zbwtoi#Pzw}YF0smJ=b&WQ02{-%3aA;%V$gm08cOeOwR#eem%A+G2%XGi1W
z!tmmN$6OnzpLMyaIsH$2u(FipJ_u6cnF0d|vK1WXSJYD6IQUGqi3e1@Q2{gSB&Rqq
zMs|+loqfFbz-KOcdh?GW2wWvT%W@wpiCZAXO5E6DT%@bb4q?s>h;Iqw;fSrkc~$S%
zlsIlgZSp{D*ow@@t@l{}&B74o9W1KVWTb19a!UbEiPSTFLn$MJQ4=Z(;(iE!Q8k|*
zwfRXA>+7~);g(qbh!1+Abae^sEhZl2T;79RGwnoP@{5<2yjyfUghN$Wphx&!R2(Aw
zSxdaSN4V4F$_FewZ>_?1J0?W<RJ`56;0@!KZ>;e2`yu%L`5^dC4~B0oPQ(w6Z(POv
z3;6!jzk=`L`o(^ctxyqv2f<8CWVl@T3wYeb$qZGJ8TO28t*#~uOJ=@$J9wqm^9q&8
z6p^{H1ese24Bb}k0r$ckiZt|pQeJ?(w<Rx(0?7YidEvi<@5|vB|1Q42PTBwK@%=~G
z{{J+-jrkVo+l1S}`NJ>P{Wtl;*{}Tng+H)=$8kUo5y%vWhr)(sk*;fa6}5>hhMY`!
zE{wB9$yXowR~R;?iesyo+TI;7HjbU<J;~zm+gYOm-a(!+SGfdgRn9t6!<-G4v(tQ#
zgmHn7n_iMn2I(r>RuVVc$4QABmR+bgmh7?WLrlM#^s7$4?0Oa#?i{R<dS{0!+tip!
zVa-~`*PLZ>U585(o%U*_`6aOg2fE^I>7d|PUvRzgxz5@aAMO!yXsAi$$Zy*z^3U|?
z-9BAiRQf`~0;JuixBGN;SC=>1lz4?DVk)Yd)oG=)m@_WUu+15HnpN+%vSCBY<zz+H
z*ye*poo~P`ix6wK_aejH^RHB@E|b)1NugzKhx#FZPTls!*jwM>8DX5V)(gt67u4wv
z!KKVX3aNrj;P$vwD@v+RK&om~YPU;W<I4&Gq~7LJ+g<8<OEr^M^OvEHw9?{cAKyZe
zoQkaOkkzyifxO6eREd~b)3Ac#e@e6{Vzs$GBT7HbeAoRPOQQY}8-zd2np<<iY#<A^
z$&!DH>nYQwO3kwcj3qK>&Tf`(&r2$Z0nk{GS+GF0cHI-{`~i_>WV?o4bw#2)=ctlv
zhc&!kaFehi5m1%cYi-(fkFN_Rv=bAVy90llGpDi;k47x~1_rLLa*?Hn%H!!*7RDQ|
z)^05|QeIvYjW0zy_hny-IM0QEeDx79I;|rgBQD-}!VRfW@$7e6<C*ijEo-DC>nDBI
zcj-1+t5TniXMbm{NP9rN&yf(;yXi4k?*lIL%v2qjW7d!JTP^qElH6;2?r!Ctvr^rP
zXKzy7@+DE9qdSTVCS1VZ$ozWxLsS!=MEXtHU32$xwBOGq8n+}57dnIr=_?z*QB~6U
z6g7lEe#JL?lIreQ30zxJYy0*nu8kVcuqx+zfg4iJE0U;b1}sNoNNLzuoBhbbNsRFk
z*A%rVjdmo;e5|OwOEGraHDCSPN8pvh{Y~^*1I}GpIZR}>RK8T@{0N!D)^^H>4XoFf
z3&FT7^3#a`a=W+~_c6$e2YvanY?Uv_9xLT;Vu*Wn6V^?L8!X;2m3Zc25mkJg-7k-H
zWi8L2k=4s1b0Y#PTd_TM)IsEsb*KVvZ&mtR&qdnbP$@mpdQTDyzi0J;U_72#+D)|S
zQxoZD^VR>j-#VBY)w`H@QD^U6RNycB;@s=kfAJW&%&IdVb@BAoHz?#G%Q(k%y6{Oe
z;v?&+0yF$7JOzbJWpWj$b3KaGd3R7a>s+LqI1TNw6318J7iwBnjO&Y4QEoF=#XD?9
zmGj_8G%@ZBHlSS#F&(tqLPhH8izL#o6e$AzzaLKCn281BQZ=bF@pmPR73eTBcL^<m
zx-S$_=WcB4HhVW|piX1BLD|r{eo-o6rf0N>yPNKFsG(cRmHKSoEWckZG}HI#A|_9K
zxL<bMRp75VNPmN!9#CfZO$&6oA?TPAEA8>sGI`s|hi|_6Oe!pO-0Q;l`L_5{GM;8J
zb~)QS+uZ>LxXh;RK1&MA5`Kt1$)<UtKU~2)W<&laT+iGX+`67{Fz(iMd{Rk0qQYZG
zk-2?}1(ET_)rrU<n+=O%2}0z9Rs)D+zbkc{h)CUp4%hOth|6#O*&~P9)tR<Z^OU1G
zy;RM`Gq<R57_1^gMEO{pE0o96KEux!+JLb~)YB!+ncsC2jxT$$lG_Rnv~1;5|9n56
z$nLy}Pv3zhbq49tEVAb{@PwDuR#I`1y2Nkd_<QO6lN!RA4jRl@ii;+vZ;(c?^BP5G
z&fOdzcZ(tF7hH3RcdP(WcPqsZwE{$~54`~YRsc%V$3Y;3R=YKR-kz9$2rd+$_Dg-d
zw}bqis`3-_YkfkJ=a@alt}nq@*yVq`VO<_dmwR`xt!F<Yf+Cgv>A~Vabe)3+teCV5
z4*&Gt&L*-H=#I-1E?mS=sXm+abzP<UC#{MjEN<KX*@ot(&H4yud+~!c)Yg23cO)Dz
zW{L7wxDu{x#oC2`o>-ZpKg~GbjP4O1cgY5_M7pjJg43Qg{y~d)f7aNbbg{;t*jf%*
z;zqdM1Vt_OFv@-5U@~2WQQjr7q)4F4*5Daymm)HL^nk~c7LGdAQAcH+ldR_XDjQG#
zLSXq0#PM-Lh)X!)lA7oE6ErRdzw>$Yd|Eth{e|Jhc$z-aHQW|Z*3eD4L$NV1W!a|O
z;V{98o96wR4mBk|8PEQrj=Gm(fl2>)ZD`58^<_)z!q82Gm~e{}md-_Jg6a{jpx@0E
z$y50|EYdYc;cVra&vL`5aW%@;>_JQTeLKb$IJvopLC2&0iSg`R)>h17pBGjRcR=BH
z5CUO~0k6`S7gcS&7p;ZcWGhegRaeb9c;=~RwDEwRuWY1Mb~%;BJC+Jf<*Dt_PzZf}
zqbJT;nj_u3k#*_HyTmL$T9>=JEc}a^<TU=CJ*Bqcb{*c@O(X8?G(N;QWtW&A>rke6
z6USRzNw-2I)fuH+<g;*%>hauhGXa>#2%_|(;AzU`%)R!sI>RFZ6w6)n5UbIFw8v<O
zYsMm7c0oSNyDbJsDA)f1+=OtLYCXp45zqWS0CH%fRUME_*=eq%<vIh`NsA4p+c!{g
zzWTe=5FhvZCUQo)4p%W`NLXKF?$avF8H%pauY$E~_>)TLI7B?S$5MG5f{7(W2B*EL
zWGH+rDMsNuHJGn{W~HNOcgXP{Dz#NF`otYPHmw(5Uv0e*`1C@Z*=8?tBqC2x1HG6|
zAky`y;0SvWQ{jHSP>HY?a#^4SjAMWw&;upWgBCu;9_;OUkUFFHNh-FvYSZCGCV)wC
zE3G~Aebk)3RhaZ65S+Hfa5B_zqN{ri9_w#2&*L4|v+}+pigo_T)tOAi)AI!d^{G$P
zCtOgUK{(VPboKfEyZV%=e5;AFJYRh!^%j^b@|O$etLG5khsQVh)$4n@2#3PDE@pmL
z8gkF!b+8Y2pXi^T$-Rizf|9iD9wx2Pr`=;|-m$+Y=0_hOLygaHLs(ennt#5}i3^un
zWQo2U{*FUJ$KT%zGRD%4(&W^n*|BtE@w*5)whY74FEZcIB|IH=UgYK%)oS8Lx~^ih
z3haFJb_BM;&ZDHUf^N;uV?}npq*nO%{QPa+9lN`PpR<UGzl%oX8mEMx-w6YVGbwE}
z(>%kYZg}`*CaL&s@pRWq$JE2$D`N?9^&O3?b2D;Nu5F{Zy8TRH`clf(uQEjoX9uI_
zR1~@UqXo{+W8xuKPtGjm=u^efQ%Ava->ENh^H=%px%s<rK)Ctm<6?hwVQCCp=c{*L
zE@F2aI2r3pP{AL31)p?0JGobwp2FLNacG&r&ZLgMuNG<>X|=5a#bNH`!~NK}sH2pP
zi#o!3WNfPX96!IYwgx`S{ZMdayWv(~46<j`&c1z-GAZHJeDzl)KLW@a#tUV)yGWnA
z?3<2_FM>dZB=-z6<VOF^vGCc%=bmB8c<x;l>3k7hF77+qv@xGI_I6S28o|qz`5wNJ
zt}Dr-E6m1xf6Mk;gy~tYUwmM_$QhR?O-u{@!9l9{w2fMu;+ZA(9!imOo!sN7uj^AJ
z_v%T2;(GF5ng-dc3=iRI^6oNFo4K(z5L}R<@f^2&Y_`>m4j2P7CVdb*B0la$r_1V^
zY|y{vg!f8=&@CNKe0NKS6W?DF%*J#howmq?OUDw^n-$@|_AU><1pZ#B2!!jIR4x+#
z;RK=Eo<U(nUJdOPG2BQfkvZVU`cPzn6<usaZ(l^uku5O2)0UbCUW#wKptz&*$ncA5
z1N&Z9J6%0t-`A!!R5T+9>@g&``Rv;_Qx_EpX+oBWOvsZNoksii_14z=GV^1ai<PUq
z;gw}r_1#`Zq^bauZu$C#D#DY4ZG)Dph+n=OCUeAu8=+rWs#}ELrK!Ra#(P#I6)}12
zQjbY3)xAfPR^;`2uW)Id2NNx>bQ|Ahd=K;}3|A7F2B*DkG&a=HnAV=zMwI#L15Ci`
zv}{^@#JP)7nse1|3+7_YF{wTN3J_{&tTlubWeqvHE3BE07+gc5o_zHRO`DER!*F?F
zZgpLU)Y><{*q>(COmdc*5E`0!2Scb0N2#!kIxM*+gw}lZNxlh<P)QRLr5zXvcSX-l
z?S+-J5YAVBk@&uSicl!5ZOy)l-;Q_jEG)7YVdNIBa7*76CzmXyvvYsKkFVC)IsK!r
zS?Qv`T^c<$_uIMjoEz8F>83^Q`|U2{#A3!JwZ@N*T<uamZ7C7iKNR=pEkS1f6?EA~
z=N~pY+&KHi0-_R5n8w1mPNCCsW^-rdm+FcnGYNh^@?4%UPp{0cotR#+RLWJN^N*%i
z>cz8NmU4rRRCW+QfDH9o+ITMR)qu^i)aS6vYogg?y%n=u)5sM@e;3y{=;u3>J4k0@
z`eg4|#|{!k-yo2;A6ob|sfvx;Jk80-@JVa+yNVqAUe7y(qVhS*o#Ea}nFvO@#;Lac
zXVLiJJYbeway|nuEH$S>pD6n??vwLIs@oVv!*2Z+fH_nC-qO9pm@BOdSBv`4XNj7E
z(;gCuk?k9Dmh^PccyDTCue_aM4AIGlEOS;V3(jZk(|B+4++fbqb)>um7fP)UGD~(`
zuYBnxJ1VyC|D)|};N+gJ|GyhaEE3-hh9FohcAH>BkVV*K!*`e^)I+rBQjJ7CY}wIN
zsom_XWQ-wN)lenBR!P-ET2Jwi*iGa~TY?|rc~Q)CRDz#KsLcQUIrsaWnN61d`un$e
zvGcvp_nv$1x#ygF?zvA#(^t(<6CF!5d)d4AGkOhHEy<Vhyb#|rSK^IH`p}?aJtiGA
zRsV6@c7Derg*INJ?)|Oq=jgZAXEb%A&ky}R(VwzV3vu*wK28GaSHySA&LCLix2RO<
z_~fyl`W0>8-?0C~dX*vh_%PT1LXD%@g`crHa|e~cW2sfdhFDT3{e7aezYn;&=<h=Y
zi_`+aqAz6p^tEObI^|8xzrS=L6Q7?c!=%gH!&-|hx#JO$eF57~CzUh)nm;9PMatJR
zI?I&4tUTu#{`=`u^M36se(jrn@_K_ziF*vwKR*q3(76aT+eQ_?lk175wv=)JleFQn
zDIckoSbE$nA!djVxS>e@QVEUumzZNUAOD+kG0^wCq0jog5)gx>vD6cShd-s;sxDva
zCsCKB_rCFeLVNG#^nFTV`7BdL7U2OfU-S5mP3aZ2FHWr+FIb!Yr4xf$-35DMt@X&^
z@EZ6ZiXAelI)29niz?7x7U_*%l5ol!IVP)+ADT)(eQOO(FMxS+#Ny<~Y*p>PV6QOd
zNEb7#aml7-(WOUM5MP%4T!pp?vs76YFL5Ig49qZM%C*7>4b_(iEX>)|V3m);o~CsO
z2uVgR<}e|XkxeN3Jw9E|(Gj5zIw!9^COzU^H3s-LJqqt5=>zJXf#Atz<S*9H6&3jx
zVid#9L_;wPyI68zWBx@wY7GvoWdS{ty~{G+s$Mluxg+dVwEVR~Uxw=;;lLlFxmH{0
zkNXZD8@#JzoFX+y@{P=IUWIN+Pa&H@KYhPVF!EF?jDOz6&xOB`oOMYU|Co#Ch{58&
zt@w^bE!3~szb^YrwZVBxwDTY3@q?qO@xX#1HB<s|bV$c@z{E8NPF=>D-c^`}UeR4N
zlpZl3X?TR~?!01_6QI-^WZ8)<*?Qt*_3wE0V6Gc8{(5Y5i+Ndv?!<?M<Qm)Dzh)~`
z(Z-z-C)D|*U&3z$TWnqC?{bsDUV6ak+G1IceeiFxSnVWi*(dUd2Qu7e*awn;eXH`3
zm*&-$;qeQDFWE88BYFXJ!KFP$8nKDn6antk1pZ}lEsM3`xcTffm{4-IjKCjD8Hai~
zs3F(VgA{I1A$B#LUL`-zM|OO$R!`pg_+zXv;uH9cRBGl@o?9VtB8fSAXQpbes%pfF
zb;4<Bz*qC(uDVnG@O<Qvhk@~{E_*aJ7{P6@mzb@(d5XhJ+yMgeMU^*@rwITIv?0Wj
z=i^B(HHrW6uM0kNdO1g%Sc&Vm<I-a|f1C{pdDEm(<&cD%P%EgL`y-_kqbycGe=Lks
zeAj4r{@6lmsLO27PqR|R3>xy*&zHl)_{doL_Zc;pnlA@uc3OByNtv62GJ7em{)&ot
z4F%M6;e>N&N$&H5-0RfK`uVH*u@>eb&C!AyvKC&}N6@RWL7BzGfqxoiEPam~-Rf9v
zhM_9XA9tGoFrE9&tf0kp43iUAuBmy6eN-~F)2c^HO>K;RHmk>2TnC4-dVw-%_IUx~
zM8X__s$23i^=$U9pw|X-6U@oHc4d;*wVOQh9vC(2?pdvhpYr}(RaO2P9^K{2G~7?3
z$=CbLPjmgdZ6l-UUs>+X`4SBV#1EFUd2(_hdhr{%bBYDz@9v$F#Gc&I#Y7ulwEpA@
zPLcJbX#F!dDOA_wPUz`;<So{`+=+tGA3<r(GmrN5UwYHfh{Di~o4b9%@A-u+25$>o
zPoBftTd)U}*m^wt0cz+95Wj0vwn8&g4w1WScVg^S&Ej<EY2ep^=p5>3Tr<8LjK;7T
z_m%_OHo^2d#uxPeO_TI9EEvD@^8pv5pdNa}4pMI{Ydg|=xNO|sd*fdM{g%tut$et2
z+MR4W1=$9*kKH?tFJhPD6gik<ZN>MNKg4~*=)+y~0Nx{n1I8Bl$;PTbYc;kFAspW{
zh-@<J$jKYivzpB7^Bg_<-l-uy)B8K2kBHzEo+|lXNCr;fcn7fE;AbQXis7fO66R>{
zNc>7E>{dixFSPNetQI2p<uArk9h3PIANf42WRV}M|EO)GpT5bmbv{zS7uZQLoJ+x%
zV~Z%E`%;{a77}}M`xFxmU)FSJW(M$pM198`8uYrVj-~@DLS<c=Ejnk`DgG9n#zb%7
zY)laB>MF=8nc_ephAe;}1Nz66@fwYTjUArC>^~&Ck5ydSS&I;qa!=+aGp$4eTeg#X
z#r;s$Iox{;Lc#Li`)B8B&)?(EOWE_&oTrQ6kY%Q5UiyG{FL2S_)+%-ZN+#O`>mfA}
z&TT7xF!gx#Y-%(@osUHRNXO9%tRSkt^iTgldeB8Y3r?uuk3ZZj3>qr%)ye@sHS=+U
z^$5$JpFD4S%t2~>j(U;o(dMnbR?!*Cmy?~rt7kfg;I}N^n%%z!;P2w9>Ltn?!M6G-
zcp{exJO8<Kh7Amlkg@7k{<`D%IHnh^-N&hIZ0mVPSYJ=;z%jTI7TH&$2;1@!%l4va
z2BrR}Uvp_rC-~}$4#sB_c8i{kjJMxc-b-<Mp?K4xaH9F5UOh)IA;1aOZ9WKh2VomJ
zm|dqt!N{jBRyt2{xy<><l>2JSl8Y8ptAuOleFlh;^pE>(EVwbT=zfg_B7qKc=uX=@
zBC&Z$B;tpEUD?Am+bs9^_Q{oF%HvxX+lEQZj%L};EJo!c6RkV=XWl|R3=GTC4T!5e
zrNu+q{Xj&nyot8)YON<1<|Erfb=qAd%WEkDd*ao$a~FWA;kZ`;i5YG(jT*#Kf3T%8
zrNbxJYBDybM-BGJbyKf5?Ix@Jrs3?e#{J&NM>P4GpSr1vuk5w_DK2tNyXFWs<1LXT
z_zBkYtO?Xx!cXwv{U#wlaRN!v<eQwLt)L+)E>;G9ieT3@*WYJM1+S=KZH|&kL#h7^
z`(ybvQx0RoTA3<Qxi7&hiWqlspqw#e)I{nD^PgH;d^6&U#YYFlKhgN>FRDOKL0Rh*
zzIsZ_Jxh*axpmC4niZo>v#Y68>hN2t#d8FwzkQ1TRNZG|tjkB{2W3ru>v&RZ21l@J
zQ>Rt6D}hQW>+vBB5>aA3c$$ZYc;dTc?>eOq{5uwDv?O_nnWSg}>iqg6E8_3=1s->*
zT^A0vF2q?V4!@v%zc_o479Qm9FAE2X+^v}mxw8eqGK}IDzAw_@YPKiFVr*w%ne({U
zA?yuTs9TxX=Ln71ow~{7r*5d8XJMe=r*AOI<y9Ur9CCF`jc9@htI@j^d}wRMz<)<o
z5Rd?-V~#3<5$>ADHUI1q{?Os`y-g8GKLbd;ssVer+iJvRR@tRD%+~f5bOLj@!=Y1}
zIWrolzfJn4I5u@pa68)Zp^n#ewsTtrnLnf1X#IC8ROR8uORgm*tnvfau&NXvN83uW
zDz&IAb5BX;CxXoP5Z9bGqZka*xy?oQwf6jRPw>~9eh~d3N(kMYT;FGXG}nLFc5=AN
zf+gCv73+ybr{!s;do{T&Q8S#tJ3hbzQ@-Ku24LH+?tFv&)H>2O426TO{`wE&FCuj0
zb_JBV5kb?rt@#jWa+~v^e73(CH*u3&;2qkq4gYjaFc27IJp+YN=eQ^*aig_u2zOtI
zQx9{SGHnkIMY=b}O}JkiA^!azw54BVSN52{Bi#Jq@iHH|5;`Vei~S~}EqLayC`agU
z$k=T%pBQ8|`^ow^R)PhteAAL_BZF*?3Os15S#`QqMF%8jhjp%Jr&0%=AP%Nleb-#H
z+RE)CG>ow+G@${JNyMYo_#s_T#7`*)o)F4dYHk3fw(WpCK>;XMe@R9BfZUF9&ECR1
zCWmaw(g^fLmWbV#-DlK%8ek?_zuF{CyME_1pMN*zxH<WLZhJUn5s_RaA0msnO#>+;
zM5T5>0=3uM$-YgQm(b;oSZa2wfHmclxyq25;ZSZl)Fk;7k6^055QE(2=!f6hg3U6y
zu(|v_nx@r29{Q|pWOMpX6_0j4k)clH4-_W6lJ-8vP#3?EO%hiaA9zxd*ps`ch#P_Y
zaePJm2>Dj2e~E<veW|gIJ>Y&J7j+iC!G80R*gb5?P#>4er6Qbg7P+{*QPaqZdEJ}V
zEHobseoOR*t!PDS$Lmzbohi;_(DC2l$7@;<^Tw}JD)+QW9aPt%=<yca<UMpvbuZP4
z0c_`2OAQjKeOB+Cix<sDuDw%dReSGshVhy$^NrXhzboFdzs+8JP(CvH_cSApWM?>%
z6blEj#Y^l##UWRMfv*PrHFf;`F6!ud&P(7{n~Xz`a@DkLhFIfu?PZZ)-Gg&~ryhtV
zf2sNIr=5-V2tY0<fE)S9a25Yg>=5su67)OQ@p6mXCA?|U)DeRsWD#F>-}Ybb?jv{n
zhq^n)b$4)~yVLJw+U6apK6}4e=5^jia07f7BT?A+p5P*W_AmT_9tS)@_JFnG4c^J_
z%`YP#=yjd;Rk*;sX`8ictd|QRm=i_BK-p#Xdw2B;{U-k=wq0zUW*yIm%;rj!qy|Ym
z;C4Q8%&%+9?k|V&R1ECjEM*T+BOf{EH`E_;5Ed;Q(*@cAv@9~y8cW?CFbxcmRCPm4
z1DYe#O<J?YHBf5<>j!OeCbk)xG8ZiOe!fWVHMZ3a<nZ#bd-Lwr+qKU2$UnjYOUa{l
zz@?Tc^WO`Z0UQPZKOplww5W8?4Lb2EYqaw;(*b|*9qwKx{&cL7sHRYLO`XUsvnYtl
zceqntySRkKd0l#Mz-g>q{P{ur5XDR6^j-W(LHz%eK(CJslrEXHrE?gT7*owfFlj;%
zO`1LY5$#-W)AfLxE=UzX?3khCDal#<Ow{_7f;`~YSU66IL`t&>!p*;ak+sE;=%2n<
z2H#7tSJr2g4Gb<$EMMlX8>O<~d>R$%qJwPDm*%n+Kf;KJTbdw@l?v|wgAz>2dB7SL
z^Ji!3Qft|Q-PMGHg--_H$=eDhM6^#<zdO6}Fz!Tk?}kOWVH>QE(XTGBsdF_9wi>*|
z607tpYU$E?DwV@lfXQP_1uPuK`ki|m%2HDCJ!GM4+msf&$>QR5&Zx$9pv&T%bAZyk
z7X<N71F>LuGi-P^RA#|ePyGyS!`}2I<jQ9FGim1NZYiNngT`u|sd05qtte|7uf;o$
z++5l;CE;=<g;`P)t4wrzQ^Oz=*nt*hIJjohBr2Ir9-{)cxH?n&hifz+DWB~~gF^_G
zg!;s-Bh7Zms{5TkrW5k&P$`uF4i=n;kx(PB(|=LN(jzOZZF*%G%66z8`^iR3ULEQ2
zhT-O-&p^7w{A%Ykh+x+0z_lTW<Q5^jm_Mq~R<61yRg1&tTLOG$3k@HGyZ)K=R2(8Y
zx*JGJ>9|B<LP9b4Q37Rc&B0vtnV(A!g7In9K&C98tDnxtD>CFBAg{FBAd}xvJyunv
znkopO#Uk)1J*9UyIHJm$R%3nEd4H1q;p{|L-{Od5e`SD@5ov&9qZhxSmcvy|SdA-e
zlL?N}qY@R#QMZEDuX<f#^~QkqS@p8NmWV5C9gU!oXt&!s9tgG$)BwPOogt*%|7jYe
zlcbOa?fFxqL0_>O%w&|}ZPR;vc)!t}?Y=dztZg$NGZP^h81_K5FE~N3@ZsYoCs5#>
zq_QB5gQH|?0uIPvu)r0fYCkLa(!B!wF`d0X#kCjU%qE62Ue|moDcuo{(44U5pRICp
zF`M+hnBv&Nn^~rqF0!E8YNW&!cQ>0UD6aP!Eo719Yl+VO?kLiBpt6A4zVa*A&KdiD
zMLTFT+?wL(n|)jRz2SyXo&(C=z6&#Qg$0m+)+9Fh9d$Rb8&((FxHM?v2Mx4c5`U(}
z#}8gGqL}v>;!HawZo?M;A=isUdOz<OQ(mzwKD1Z?+B5;S)znIEvzX@u6Lz9os(Y!l
zZNC8YGfhNMZeDfUq=K96DK75t2;Kg$E&0eO2$dwdJqYP_55H7z_V6v74{{Gm`{>u{
z%$jE0ZsLYFO>d{fQja*Pj-#7$h!WBsQR+rkXL<j7g4O%f1_VpcC?UiR0)BejA7Zs-
zng5<%&aB|f>Ltu9Sgo45jE6as0Aec@1F2;y5K_Q2#6w|G<FL|U<)(UW9G=^u;6H=9
z$QCSz@xOG-K^xJ(q^~~OPj95Jo=Lq0eRaF~0-L5^I_XsAUf1P>vU?F1^v6`;y+roW
zU#n0);@?E){xACLi*8oI4cku4wVtr+s%sE(EnIC}YR&Z6iq|T!^f&ukq@RL8EW!Bj
z(v{ajb6Vj)0O#14OUofgVR{o%+w=kHe+(uIGSvC1NV0(1k`fFPuYC3g{3&IK8f<ze
zSby9`r~Wn&w*G2|Wctg%LZ9h(J7pu63f*SRTsWNI<A&;9m8x`h%igfl8n{q=LLGmi
z+_7uqn9Yf~e)<8!wS465u!n-0dic?M^f1pK2=C%A2D7|AK|i5ti(STl)MI`1b<*va
zx`i|I>mUhQoI5D4-mJ;uJTdlIL0>1`PMG=ZAoCj9kJbMeeO;(R5^o*mIyA`DYq=g<
z%a2vL+QO)Ny7dtp6njBtz3UoF-><GaeI4WI7BEZnbwo)Y6-~Y&72Vk(;df-|)s0ki
z=yy=<-23_95@5LdVI}&yDk%|kkM}BI3!O)MQ`Fauel@o<AkA$bw4AHt!_;+~@}co)
z>DSQbfU16-&aOg3E6^>e>q44k>bk-7labN<3Wi;rzDelo7WCEE1^QMy{(lB)q4|@(
zm5iajZb9MPKhU>Y=3fVyrEhJn|B2~a-Ob}qOQz)VAlF-#Yr$%2mcG>t&r9{KR^{<Q
zX6aj_>08xz=FgOMOG?%3PT#u3iPWD+Md#+PL_fFH#`-zt@58kl&R_rfxh1T4=5GW2
z+?w3Z09DF4Yg)>=C82W8SqW-yLj~6^_;uk`2Q3#g!)cpQ__iv3$_JuLU$2@wihiP+
z<02!@&QKN?XRx_`mFxp<Qym5U+(_A{ldZY_J<fYCE9RDcK&~XQCwE4)zC<B+qFCH2
zu~LvK`-Szau`nt)e)EyXM5Ni_T`rdjXojm+r;wvnZ`!F+$l*%JL;(%jDdgrKL+SLO
z1;_H^g$g+;5d=&pcMF?gADvvC0ml)mesyx6|4i&GJ3qFhytoa-y<zQIwkQF95;aBL
z!@omA$ClI!9@*x~?*>#m+;h!nN6#~roRG}9RR9Sj?tt!wuX93bPpAr|s=@(?+vTk1
zQ9I#Wt#8x7{XvJT_-#ueY@nw^y@8YwZ1{qDyZV@XC6-*5S&ik2wlzugW%9}y?7(oW
zCJv;BEcZK`mQ|MLklzAwZqiadvXjkHFk)k#c!sL88xs_KNLqUmU~I6Q-(C;QX-82Y
zrwrD#r6?GVOj--cTSDO#j77ShZhoV>xNMHXo6AvUe=#$b8W~G{ccT%ZlH$^NX6HU5
z+W)IZgf$+%4?l^|&5bN#ujp$yP&7aC1Q;1JOMQ2lI|aXGf;57_R=P}U#`R|U82hP|
z7kgiDv?0VDcNP)Cv_C?iN+c3!!lTUtL5`P%Nv(RkYtS6vk#b5Ra*)KC&a=7Cp6`68
z+%LbyvAO}jV>>+AZU6kko9v%Y@JCg_;-kt5&%b@XV><ix3z9U)_2K4yrC;L>Yv7Qe
zM0FTF5I*Wu{s>np86yVD^x1T5?X;MWYz`zeO-dB9SMj@mlW78`?YfIuPWH?lkXRnC
zT)<Ip82?k^HLYvWYH7zQ)3iUd`U#3t>wo{Ew(L+O%YmdG%A246fI(&fzfq>M0^Y%s
zYlRl!jXov_Q4L$OpBW?lxbY~a-xzVQS`5Vc&M(k&&Y&1o9rG!B6Sq!>HoAL8URN6l
z3wA5^aP>^bZ=G%h9<N@@sjGk^CN?wj3TF%o%Hij>bLw#V1u=lStQM$R7)CzwG&KnN
z@?|4B163PKf|vMPmFtyNnI6cy)p94MnNK&udc!NyhF(r}x*Is5KmA5J$@3+MyXEDc
zS7k0?wa9Fmnmw<jJ=31%BU^!a>WP+%31U4rs56db6FM8lG90ZdKlxFpvc1OX08t6!
zA0s_<_y1uFkjWONhGh;?7$_|fbGmtMINO2*Nt8K7tB%vIt1X*bK0dKV3gAHZ6pVuv
zgMBT6g*ps&a;DpWfsj+5MpNk-bftO9gR}UV2qle{Kdq_L@S@3Q?4)~{GkLvqDn~id
zl)S&a!cj9^an~^v;!M`cr5>J4@nV|J_ehh?Yc%z6w{WRYPP_zZvU??MxaQc>qUq~o
z{EGIj6ScXLv+vW9=K9atcIUi!!{+~_PP#|Qc}qI}W;FGyjYflsv~%2`A!}Y@>AM3V
zONaQOHLvdVaQ#fe@`Jw@Ybase>yjyA!Jv0l=H`+l37;f6o8DEKD@&4o<C2_N@2bo>
zK~hJ-vbQtaPL`nSI^SEWYTWD`;t(<HrY57Cae9e*tVQrO7?qD%&~}21rYCB2!h4NQ
zM4Ux-@?1%hT+6YbWpoNO(rT|6U|A=+tmhpe+zrqZ-LcS<NmMP{eJnO4&<0AaTu2HU
zBCS^qla?u@g=Y?^>hDbn^||AvOrf?$T@A$3JFam{qebhK%34X%R-_{eZAHr3ocvPg
zyh2@K$aVf9r*k&jbvehQ*>CK`#{LlgS(&Df6!8yPUdXoMxY32V%>FK%%M$bDH{x$)
zzd@cp@Gii)YnG(7Kcnpc3U4C|^+WsUPuV;NsG%QQmTRgfY8(JV;{m!hCXK~U2U8GC
z&w-2G6u9Z(#;DQaYi!G9?N7g2$yBEqlD-NOps)z9z%<#-+|=XU%$e4QRwW;bBGc!c
z*14H8zJVkWX_r)-Ig^M;TUJPW+)=cGh`1{0rl(BP#|Flx=9CYj3{nLzZ5+;5QOPl^
zv1&<U-IiA;s*j?JGa3)_9!^v@@i{5kcmR{A;U^nM3nhlDPEaB|aKK&Jtg9Wi%n6cA
zw>O(WfGty%9#GcI{b_BqC<0w(FR{7wVvyH{Vu7Q>3I!C2xS#9;H7Qp{u9@sv)V$p*
zJhbH=j}&7o(z1HBjgjjyfpTp_g>|T{erKMPKNxueO+SUe%{+<1!#IXam3r5zWHj)$
z+fTJXk%Iri;C+p=Rt)NBCr?m^m1W3t+;E)kb2fnhJ`+_OzE1g|6-$*3(qP5tjl94K
z-Ps*x&7fzoDRYYi-$<n8Am?l<hyiH*ma=0_T2rMI^LFqbc1sj<_un!fT8FO_S0I=9
z%obrhD6e=&EAyF8ZV&R`<Ki8m%x7Lze343Cmrawt0MjD+ZhXyiGaPrY$fCp&rO$*B
z_z8@F*TgW~&MS7w9ckwyz3k4VoY72b=#Mj+O1$^bGF73GOIzJ7>|%7keF$}(sF31=
zm0;fKl+pAsbKM6;?BmK4s-%0twUMc-m#H2wFp(Ig3S1wv=Mz}4eQ{`?O?N{(b!#%Q
zGPPVN=v?=O#5}V7IJXR3A8{N(uEu%FH(sMg_nF!A&q5kEksJ4}AgvVSmk>i)xEdj7
z{476E93#XJUsL@8!AXQq0*9`?rurp<Gp?yVh0vkfcwJN2ueBD{6M<clLkPuuWL=`T
zY(w=^=7yM-uUjG^KuxbHh<`O{8A1=2kRu>1Px2X%7L^M~i&0fA_tEq#yVXc=wEmN}
z(fwg`h`rzYwP9m?cTmqbnff>4e??b&_umGWEtmvo^O5te;`+ua2#Af0){MD3hggkc
zwne~5>ZE0^0?c0}zx)@@pGe*U5lr7<as_3@K`ny%$C9@@GOq=S9z&#qW2;_%a8DKO
z`Rl;o?BGnh&T0p=Ye5$+xx}B<tK_0%(?j-*)<4~LT(tAa)lJFwdOjSeYkHmUZPM1@
ze+HrYc+yO-asapMKuf&D^Y$$1@eg9@#?_nx)m^ez?%a7yY1w1?6Vw*}<M`3txo=T8
z%y#h+qt_JdfAGM#A0BS@=i2su)Y`N^li0K$D#xb%tMpZ;FWAjP_rr#~f%Y0;YU9hB
zv7zh942*Vm!-h8L-VGb1lvo%VOpGNL#R#_uuI=;$PQOw>*A!=d{1}$@8!A8zk+lMa
z$ZlOY@wR|(i62XB2qLv@7^*s+D4Ohv;;84C^fp*Yg>>H8I4G=or6<uIYT!Ojb3?=o
zOF%BM-<NT{zhgA{O0?(gf#^YW^9;)@XUT-<s+x345@QwBQ9+;|=jP7gs8WzcAFzgw
zOI06^>c~qxL*8RjrypM7*FWoZ-7GM0Z-e>rrrieFh}C}>^^W+|Pp*EnQfcx*FkQ3-
zh7f2zP~A%`wiDWhL>t<+J2pM$;6Og+KnfN0%U2fsVzBq&ucb=|RNV|w3(^;~tiw<P
z>u_R>+SNp9jjR3`zco~TY<gg2bFzBVX!7(;xl+X$FuiEOWNQEy=6Rrfo!7Mu`k`p@
zzjgOzqDY0ojN*c!9<ktRq@lsfcs-7lFDu|ztbVnZkY9vo=V91jURoLF1#t%|aSuC|
zNc|k9aI58;(<I)06vZcG=LePYXG&pPvszL{A?=D6vMiSYW$HDP^n4^GD%JTU6LGtZ
z&3Hjd6pd{{O~~!W2gmBah#x4$PW@|Wzu?@Z`>J2*EJ?EGQqrFOE_BuFIsp)5&lMax
zpG3#Lch9+l%VzrNf!~hWD+J&=g|uPYFY{*P6n_1MQfARn6-}#{Fj&3M52WJ+4ecR1
z;sU8iN%?m+<^o+(|6HI;3%S4pdZo1sj%-n%iBx@5OU3f8x9d9q!0Q^vaI{RdG&h8l
zAh?ovgnh4bPkM#_J#SjwH}tWx%@1F!XiirT1|k)H&pW)JI_lfe+QmF+AKFhwQ)5PG
zqH)lE`G~avqjOQa=1NaAy&iu9ZG&j8c;vSIqdo6$a(w#GEA_a0J3v5KYTKDdZg`@K
z_nmeQ%I{k!|7QFRbzj{C??ES!-bk-`#~#yQ3nm{~&r%WA_EMuN+ophaBISNQ@_LY=
zN)^>R?lyi#;EK?jw!6Sq;(<_{z~7XW<|_HMesN(ZA8EQ=vuT27;%()CY$%7MckLhQ
zg&N7h#RVzpqfC^yrpq~FkM#bPO^ZBbkLXV(dapQB+g9d?@59c27C+kN+`U1G+uk&1
zWSe6H6pO~SVNd=Dn(Mz;8Q<ORkD-2QHLHFZ+L$u#woZ3mfY}xV={NIq7kcmD1~bP#
zb~U?D>K9?DDM6{Ltkica<FyoVvM;v>!bY%Yca0nzWY-#_5h)m~5iyK3qG1$E?H86B
z7?j$T2t;cQk!y*L`E+*%ognTm@=oW0LvfuGz7UmqovVJj=+w#qJ=CL=19tE*%VfX)
zO)s%fXe}Kqs>$o2Jlc)*C>++h>X_~f{w4cuDk(}8M+o@>)xyq*nZ=Y@q<GN6*HEmA
ztaSd4?x0`dcndu|^eNlACo{zfp_W@gfyf8sSQ9J8RL6b=)^kQ<9SoD$w18m}{}wPz
zV(m6ym=f>ps#@GGnSGkT0tP{hG2W+LA$BFcjk|N};>KGXz9ZP4XOoqCvp;sjlO^n?
zS``dc-#cp9T+$ncd^`1R=n{ANcEXw!0|d-0!!|wz{dLqj#v=+*rjAaQwT&#z@|;$P
zxLm*U5#ceC&UL5(Fo)@y&Tp|N*I!m_{feLPO&<j~<J(4cNP8M+fml;w&_%$s_{}JW
z7fe`U|7oL`ki4R3&J4Rqvu%cXiGkAduw53w`s9y_gP9A^Eya)zQ;+Wmwq$jx26w=l
z*{@NCrgxj-BnB1f22`?`z#;~rDVDy}2~9Dt$qW#**^~-RzYhSUcmYN{eW?(2Ec4u-
z5Vb$?-b3Am{-rrcU=q>oaUjr~T-}_^PG~$e^T2;0P_f;L`mWG8guAF0{uQAr;PVSA
z1a63*%$!TNU#BkHh?(ORj9i|{x)R_=_H960T<W<^q+d#p8!-~2jKe3D8@HW&DeV5}
zHJQuu_|t?b5b6ky!jw?9^6;N-+XbU=Y@$<$nN>#MGR!D%L02uUITbKnr&mvqFzq!h
zf<=ZYVhfiV2=5dyTt@P#w2Hja{50^JW9bYU^_tt#72)*MK40<*5KT3k(xE*lVx%5!
z!s(Vmws_F1e|Fr2*aR^fsz`0C`>4BzOdY@|Z+FZt$*wjij*^LAX2k}bypPZ^;38l;
zG!>*!<DhQ^Jv1SZBq_06QqTvAwGbx(X>uVgWICJ>nUA#nkOlxiS<pSzCa8<)5tA>p
zY);Q#Mv%)N`jJ*;yJ+e`&9?UF(6sT0sjeo~AXf=yVZnE!H;gA=+JL;+3qN%^?%8P!
z5>`ox(cNM=y`Ojc;fzJS@o(6?+GO40;F=!#%U76?bmaWk`SF^bm0S>l^k1Br#y@?{
z%>45ySvcw|r(~)62-yGsrsS>oKcA9l`V1~FUBT;h7@0=p?YLwn=3QEx2|sycVJ0Mu
z_B#>NRX`-rkj`miI0!T~8#9%;4xcgMQv3=vhcL~gLqnhdajwQ%i7G)aQ**E+rKfy>
zs7Z)7C$VLkf}^SWl=d%BZ!8o>(G4SovOvG6&p-mh9gtHQLJ4#u8I=yYZMtZr<MguZ
z*!c6JaXzry=ffMuok)Id0k8ubZBQ6uYOsK~wbLoieYGvHOBrhjs7+-m;t`<oc;@W>
zZL$e6hj?#%gP>u2LjWJAw%SOHhIUN=Z*0*$3}hw|kaf=0fM!ObTBbV!Og9Z?cAF|u
z;H$gxXd4?tjiUk92T>gBL$`e}_Et6u>x1;?0;F~hW=ZYSatqC9qSOQR<Q&4xm3l#E
zpxtFmSG-l7m_xwUwd1T=+^zY@SbE^NEyCOfm_c|(6F1V0n@HU>R)vapY-4r_R-N;v
zb&ynIZ}a04dz(u&D0S2ZrJmcMG?soCveU$nsjC4)rZEHznT8iIWI^}6#L1|OibKdY
z5QIqY^`h4E%lMA!Rq>Js51?>=iPb;iOteCKsy)dRnn-;BT@{nMmBr<n>*u>$m8Di%
za=;qqe>}+lAwceHrS*Yg0>i5tgIp^uS3g!-^GY&L2{PYKoJNuUrA84bmOFX`@X%0e
zA7jgVWQc@&P-*c_3nZD@!&w)yAI8w<eN1j-u4!)-jmmAsq5hy32BTqV3gW{1cZb5+
z8LR#t3m9>46nubiOO^*OVxKiaukAX!uzswwge6#&YWoIDG+P<|cQ>)kItdYNCbhXI
zAWE=hL+h-`{~a3Fi3*iYUjtov%-Ls!_hCmFY@B<ReXZMGLaUvO&OVEoE7)gMlw=+d
zWHxKMKK6BbHZq*K*B}tWhc^rikFBNxv#-<8%sy*DN#^^4%y%g+eZP8Nu&>+DJ_|U?
zJ}a=V<K}@0poM8eUldMTZVNzv7LzvN`N3s~{w3(#fCM$EcprA>aQ^nRj<juw0hY~y
z?!y+X>)g#rI^c}6_)sP}(}6b74bDH>6~P%$ZQ;UXZmyz=7bdsudtq|R(QC37Y)g)G
z<af^vE^97-ck~(#;Tgq-{aw|z;|BL9+lJ;wg!+u;<Oi~xvdffjT>NZyd+IcktVVZ7
z63Yv<l6+BIUoUW$#tdB?TL%H`pP^ZP%A#EQ=rx+YXChQXz0vwNylK)gWxI(fF=T+^
zaZmz}0|+^ny$Drb`iDpWhn4YUL_osxksFCOj@;no&N0J{ETqS|A>!Ob@bnKOtfTAr
zb9{qWdrft>i#dLR`C3<Wi=tNq(L9xLO?A5qT&G`UYyG6ryXZPC93%a`d^D#Xo~<9$
zB(<FQwjCKw-8PqqM<9OyWTiQ~-i`pOans0t3FBPUi}$uN3PEKbvLJtE-yu0XPoV~N
z`ZiG{4Ct0A>~-zLeu$nsdm_IA$7*6XvbdQA>}7GIL@Bq*fKsVQH1@*&MWQO=rL@$(
z9O`k37B^>8t1NErW;My;=5~Hzqm7|tliTP>IRHMn$mUc5k0_AkMQ-c+Yy$bn&%O^3
z0@?dYO=~d8CjIVnaZ&o!d@r+}0qUX%{6$occ(PWU5>Lg&-fRSv&P!C)?T$GDIN~fy
zfwKDr{R3qS;!RE*dfGGMpdFXjsA&PX5>u0}G$-Gh(0EE_GDoofzgbq~ep~JNc*m2g
z^c9uDHLU-a@{zrdKZ1!!VNoh&kMAbJ_V^X<!*O%jyM`E4*iMd;2KZxM7D(T0#H91l
z41*aE-^F>{dBwTosVcbOv53FqICOZnB*)_zEP08a&CBQ4bo`F;4PMt(1RUi`&#R$v
zyM&jIbf1Sx=seQ6MPL9VcRq6Sl;Xr+1&~9~+Qc8Ar2(w9d_!(BQ!!fAn^NGyf>Pi^
zWeaCKJW0Lr2NVZ3ig(5s1Wc*`Q@d%tbmnWp!2UD@!-)SX4Z*r*?0r$a)kTvpPspQ|
zq0Y>V>;K*JZ$?|SfDaO*k)!GR)0PZLdfA117|Ug6Yy-(;3?&^=a@SmvvkR1&2NYg*
za@AL@QOb}lSfel~1R_hV%nfeIv6h8QKof96KKb_3?$p(!et|hXw1UfX3YxwHeSD>|
zA!i!k(~;9qi7IH;B4U$ma;^!jL{8kB5fE*H0}V>>cf@1RXU0bcstb~I!sU{}DW>m4
zh;~XqacOKKA?oBKe?C|6Y0_a`!9Ju3dFpG8LzXaruRXzCD}ZP+4j5XP3=BkmIC+D~
z*q!9;X#P9_J~PTt!FNkQ(U9{DRyzBH)y$lUT~F!$CJ2`9Z^G-1HiyJJ>ku<*Z!w<$
z(e%T@Ni7b|7Vj9-C!HcGq^d+pwN+}9&~rzXR7oMp7Suewm*{Bf7fNkTT~|izXwHM4
z(16Q%v3cp}R|!=RUC!-U+Zi?6yc$x)j{`JwsZr@^DfU?>6?-+H12FK0AwgPBw|Q&g
zGs;|ZQgxj&ueJb%Xi#C9dMU9|0l5)XO)G*#G1UsU2jRLPGy6DNjv%o&NSr`eunoyU
zYmhFODu0W@2(~Dg*bQ;X#ji<9f(2Xu4b?N11JKRpR|q}VezAw<SI4H^7G`ewHC|zb
zMZgE~E8vPY8pojNkugiAxq1^pe}X_loOEHC({?8=We<sv)JjqexmwVZ7Iw#xR$_)q
zz|dRonN|l}r|8lsCFcpa&WH|5N&d{0wN`d^&|16VayV<CnR!8+(lQ6_VLj;O+g|Mn
zS(-i3dPkFsn^Sjcf^{G@BH(IJZEh~)7gtjw-FR|oZcqW~jhfS0qeJ|<&goP_NT0pQ
zA${28D(V)d+K>QuC1K#PR=ufXF2dgY8Y1U<BMjQ0H<xSOt2cLv6#fgn+3^>BdsDVS
zZ-fo>rjjXrq^hJhI~RIWrdjU`n-3=iy&3f{_U3}0m-YrSRs;-GOgJSuQ%KoOUkt}A
zjMhMbu|c91jKY2pZYLa?n}}9+Ge~>;(QMOavZv_v32Y;v7aUNjQK75CD+vq1`~bl+
zLAp>^>8peE3YL`+uuSok7owUD%xD@JD@ZWa((o{cAWcFIVOyx0RcaU;gl7if2|@n$
zAb&#;o*jfI2Kna(`6nwK{z!PF`dfqasvx~RNY~6NeMXR87NpOzu(l97GuJW$d*z%R
zl<W>l&I=MNmAEWO6zmmV8HC$|aE9<2ce;;jH?98J>|gLl--T;>l1#jM^zc&0dTJ>=
zDjRt_G3C5h_>>;>YbDbuTRH53lgWk+gd-(<n=&aMSxfF%`gVi3?iY4zU;#-9p040F
z|IJ#z^g<IA@E16)dO7n7=L<UOs^L5{c)3DZG8bP8S4RHT3hXf@<N#Ccb*g?dhdDZ|
zb9O0t>8ja-krhX4>->37T@RjoK}c~REdi{JQltkRn4mfaCW4_ejgT~GfQ<XpZRsk>
zHW2Ool%^sj4P4?tvO*P-q|HW2l5cv0IFSpNJzy17Pd@Tr-=S7x6{uR}_0$79SkO*!
zB+fX}7>^R|@ntP49-OzpB#DpVz^F>7rv~hnBk;0L1AWc*=;!j0r%rd}R+C4AYG;gE
zFv@2OMqMc=XKf>DC5vq^f{Qxnz~(S0Gvz|f#aA0OKg&2JN4aYYtS>bTy*f}94=5EI
zN_8CAC+t$NPuRuqf_s#Ll-W1D;p`L2G%r-KtuvYk>=KNaeAl4rh86N)bziNL>~lQa
zhq0B)JNvGHDpBZ<Qn`r(`<*^g@T*E;_A2~CCh#`nopSan7k{V|@HGB&78Sce*GzeQ
zy;McC-oOj?tuq)*Ac(Hf9ENkGOX|O+TzCwt$rYxVVDYaDqMx6ms=itfz4^@k#gS>m
zJ3(|sx1$EaoPGt-H|PGl1rd`mW&<G;M2}|Gm>_x>A6Y#RQv~CpZx_LMpXOWu)|?28
zXP)gML^wj;JTrQC&75W|JrS`^H)Xu0m8BBebQ<nYLc56gK8CRFR1S$ebNO^YpjBw-
z@UNZO+8Dpf4BHsL#YaE~Kg%|0-U}%6(zl9ZUBvYCL79us`nRFXQo#0gD042Pqd)i@
zPrO5!U*Q@*oQZx>=I(p{BPeqL*Z?@&h6BpBtqqKR3Wxco-J2j((IJRPc6cbH#Tby6
zI!kwU;<nhuimSj>O{y0C4~YmeZ$jqmxt77H#W+VftvEf^THU29`uPAiLsS%*&D_Bo
zAr2J{4Q-q9nwFWdVkttdVdDD(_#4Cr2pN)ht6z%HOg7<A^8cH_e+^ClQbPvqjg}Y4
zxMF$*<W$>mBjVfPaDR9JxTk_5mLVYKxWRy9bHv<BjK?KrAA+vkT-mdG$XTWw(w&6L
zx(f#bgW5d7d1$<nAFrv0E3+Sm$Dr<}?Kg*6$_i3G!nvJZJfOCAYEwS-yXe;L;fWfJ
zG{Ov7S@Mxvw9JfHuthr9vdC4Mu)&<3cL!mk(qu+Q7wpF*whMU(>sU|wPpf`w1HA+L
zu|o(au1d*a#EVYUs9){WjJ=R;)w(>H{@%(`ciSM?Y|AnK6uKE~CchJvC`G-A;Nrh&
zGr0$Fd>v(I27>(|>H)+%%Fy}fKcNgiz3V?h8NPX{Q3fyZImTl~Xg}g(0}8PZnMx>x
z*Yyf{vKg71rN_;CtYGtgDfxI-Fg@<}FfQ}hGXu(UxuVh9JD@plFM(f73~cW67Pfn7
z`N%^Aatlm`HBOaW`N$t!j`X<W!%Fj!p){2Hc|Ovm0_mbEUt#M&Vplx?^ajD~_hC3P
zPaa-gmOV>fkLpX;&oguNCC`wVJM?uVUq$ix5UZ&e9=Sny$I>v`;Vmp2mG>oQ6_z>S
z9AJbeNQ7eNj28sY+}%o~Ph@s~{kfF5tVFi#`T9DSKS6Gxf95dx;5k_-%^RdtE9H+A
z46+;7zwa4D-Usa^GB+hi5igqg^lVawY*0t9B0qE4)oW|=Pm0uA@TJ8cQsiHVG?!eZ
zDYuYPD0`i<-BB!S6<(&u>x+@rpYN3xo2VQY6?2H=&isZcQpK|rxG@OKRUjDzmML&~
z5a?B46;rJ;Wms=!b~~L~e+>o&-L=mA9Tdn8EH-74bBM$_gPSGWf3_{d`k#uduRr=W
z$rU8$KCnCpDVg7@p8Yj3<2Gm^rIeCpt%_}N45a!b(q@)3OSwp~zMz@2zjS#jsW9^(
z!|Er`y=z^b*~)Vkqb=<h)LYR9e}`yZO)#8mP|S?;OXldul1AvtTF@`EbC4osLZ(A9
zBPj-f8#olqp6CFTTd2-Hr9aQ<&nxy2JYQMyo&2hl$a7}By3KRb7NfytSCJz-Q(qtG
z>wWzZc4hSjeRd^ZrR5J3@Lp3&4}XFbo1@!XNO?pBMVhj=>FZ`!I(JZM6{)*f%ALh}
zZ8VeUSN47toTP$hZIFDll8;x4IO^;X`g5#u57AdtUt&13wF*}2&jAFjRUyMHLHx2p
zFsb18v$B{VPCCLLe)=V^*JNeEoqbn-diCd3{drM;p4Fc}>(5gCS;(JYNa}rdzW&^!
zKXdd)H-)pe>d#I5Dan|5Vj|=C6krFDHYewSSJ{h|{XG5op8m8H3tFC2eh<)eO(lC2
ze{$c-LJw6*_Eyc@e#P8|oO8~k8JP)WhpWie`m?3}$p3n7r>yKjvR}Gx<fi0?<Tf`n
z&AwXfnL3bZp&mm;G#QyoCQ+#_XJ;4jC-<Y=4|DMx&;L0zh8SjVSNvI}<Gt@BRiG*8
zvaiQYr<AD(>Yc5Av{Q;Qxes#}mKHsU0=e(xz7@n76jp0tPE=-Ih$|xX%Z2qC(g;<Y
z`8Cmn<uV=&QlLR8GgKg4fwO5pb7_!QJWi&TyuymJJ`q-wngcYIzURkv6pTC%#UIji
zDK`=4y~J}=Z?7Ho_$gksO3gLhX3twZhyIba(BU(iQ-?)U7vjg`D2zLi<(g9*(WQ>8
zkv3p=zkYIM9Mg)ivHE=5NHL6h>u9r+%(!Jovwt!3am8nT{mS~hOsjWLn*g~AyLB;`
z6|rPC^S!sF2i21#68^6+81sUFj$siXyuxcy`N${7iFG)?x<TCH1a)Iyr`I@CdX1Ts
z*~wU8*w4#%3WbOTDr7wHoAK9G(5E0?a5qqB*rPH(wFU+Pr#ZdqDpC$_S1CMW1>sow
z3RG7a+T?j8xZGH}x;)zX<m%wQ2T$a9S6xm2o9pq}pqG7s_#v>ms9zWkg9SqGpJ))`
zNv);2jKk$OE-oxKcwt0Q6+46*LcEfW8Y8zqui_NiLvG=E+dyt~(w(Gr4=d7v)Ke%F
zqmbYE<itMQ>$ndGz)l9!v+!84G@(66pZBl8kCQYnTzJ1~u8p1f5>fDR%0Ap*I?ygN
z1xBba?>7o@{q(>FpfSiVUm*+`+c+QMk1@lV(LBs^zN*9XNZ~$BEOl8GT%j7O@e=FF
z8B3jA$+ek*&E<Fi#})-Er+BS_4Oc^O_#a{jlaD-bf~K9CnD8BoI6f2balz{!@ugW^
z($f6HzI&BsQgwwqh;doSn<l!#B{3ZNE%Lo1R&v7N&OP*K`9CPfGnG2GY2Y}vZ3jL7
zTlD3EJBBRpnMO<Qs&N?dB}l^A1XyI9k~Y1;OE_DlQJ@OrmO&Xv!UQ!9GTRs#zgGtR
z^}4ps>rp?(1R%H(*@Cx0-kt4wP4kDPP=&fOQlkNp1^ncAJ~Zv)DI=vya(qQ@w7+yb
z-G`3hInt)c1!Y<k;X+gBkVZZw@{xJWyim6<dZ=3!+&^PP!5gNw3|v_E0g~@$E<Iko
zdNZ^B!@eYDQs4Kvb&42G{#oV#ItnFZC%60xB?6;#6Y4N(uCh2x&ujeDt%gXbaA&DZ
zfPBI!aLbuNwljm?v{gz@zRq(_-F$IV27hqB^?_vIybanBAtR`6W_DK|?~KdDQ^o4P
zH;0F)(r2{rF4$}cmX|Qgv>@wALDpXCB`dFp;jdqfxL3r;y+kQN?mdIt!Z~tJw%k>;
zLhcr;TLTGmuLZQCwh7|6n4_WiuJX|6(8Z0rk`!-xE#qN?4f^3J0E`az_EUS`uleD<
zllt#g#Bsl5{`?ONT6lp)@eMGYraytcrN_nZEr?M2AA`uUH#Q<ARi?hr8vJ|P0eDVg
z>AlO+dv~5@!`3hN2%U==^Xoq$dyIgmCkd=j{7?Poyc~ku$yGFLnSKwqoc$K38A9RR
zOfqA8%14$9{UEzMqBvF_Z6?IG$^K-Ez`<oPR-I@OQcl*NR-|nfB<|U`RGC@-Lv0h>
za#kkY^yR>;R-_ri;6pi(<>^TLl)_u?`%phfv{`ZCKRR3k)pgaal%_Sj97D{Ww>I(9
zW1`xFs_fF8E&Bt<TbJXzXWJN$TCU3N>BLFB2lyGVWkg=$6s6LoDlJ{`S=~twp*9Y-
zA$7|zH6K`=Z2`toz!+|%=9n&LO1lqy#oD^NaNX?ax`f;iOP*6b(VI4c)M#o1F6-D%
zxD>}-vR<Mv<AbEKzenruGh^H0m9T9GsxNQYR{WEg!@MntBj<3flu^y;yG?Ki9x}0e
zWS`P(SST74dW*QI-npq!3AJh_f^TA{RFZqgAou;2`@Xe|#5JMAahlN3tcjnN6nYO-
z5Zr#ELLE<P(A>dO6RZec)MJ#2^8<g0+tF{LWN*rC8JlC_%S6@#H{9CbPyztyJ(mlD
zmpiP{ok|-0LC`23;k69aF}oiZPKp1u&k*e{sPhbFGZ+H#6%CROdZYJ<g7*!pY>BS&
z5|;vca~_6&%2nWthJB&pg69oKg%1!F-Z!MsDJ6v-4GJA$g?KHnHhgx-ktVY5Rgygw
zWZ&Agv6^njtqmPs7G5}{(8u&X?AR$mp*IXP_RJ6zO5-a~s8ah{%?IO`ovSF6)?7Fr
zB3I)CCqr2F<NEK1o;7Jx^Q{XMVuIdgOBFEABQ7wJ75T#RQ@BDxKZai7J|R&M4`0@*
zxp00Aqvd~x&q!uMekN9*;TCOrj<GMD^D-3VF}Yk#A)S{gVF@U~OQRP*o10kVC2T##
zQmrsHI5mnL@&hm*Z|Pd~Tp6#6>a?jA6&1%`nDgW#y9NV@NNuG%$@T9TD7<M%!A7Pg
ziV=bN^W$-@R9d^h$`L<r+V>GcU`h@z(xxI)ay)6qlsE;i>CyhesKqD+m*`=tVN7ml
z5F=t%sOUU<8LrnQ^QNphbtsV9>|zxzETJ5v<Xt!3<lXk(nwUGXKrG=cY^UZEWvZf*
ziR#&wG-y4dtb%hax>uj`T*{cWHKag~eYW<=uBJix-=c#gvQ?2&U1U%fCEHb!BitGM
zx-`y`6_-BXy`d1+^hwn%`AF_4-N+2K2SYS=4zKH3(AyYlS?g8$^>4JD;!S%~k+422
zzC){>%29WkTMrM&bXMuf#kt)iRN$EK&}xaop^$LX5%73}EJi2=8z(+Y(+>^TAW~w#
zG(@5x0gSV_@pxU5@(cTpR;1tmzSHpmZDt3Pp}3LU+qBUvCI*nhZoCO37}c!cH>!7=
znvh<2#Lw}T0|z>P2g}4}6OR`+@@4b1QCy+9&5(86exaIdQvX-;{l;I}Z~L9^rZxS{
zw|D#halY4VQJC*907YTGZK{WhKuC59r`lGT=6keKHlFYHalw4sQ@CF_-@jw&{GaE$
zgvUr};`^WLc4;C136JsIq1Ib?3=_+l-ab6W&%jFKF+SFmf^=0I^BAy0#$$*b8a8kl
zPCD_JAqE0c!!{W;8R-MB>&nkWy;wv6tCn~GTrpp!@~bHcVr;bh!x+N(WZe&K!AZo3
z|Dj0woa(ATzV%ZlGa1dGKbYwFb$K?W*DV+zZED;Y+~}ENc<l7Wu$OPB(`<dGk?+hY
z5x<T<N^f(bpWbGLTUuc8WPNE!)l)g1hAYWTe+9DBxfl<fpL$)FiMUFCkg0o<yP}-9
zcdK3yq)Od@@fz4beJIM_&z!ldysjuxd?&+eJ4{Ga#o}?65P#>|NA!E^^9A{odPbW5
zU<l-4q|p#L=j>dJvxg7kZ>chL6!@PtPEqy1Him8*PCbmdq9YBWFQpDa;S~=dEyhEx
z9Z!lyDiP1Q@7V~8E}a3K`;h;FbLUl*vdnW2anSL@B8~VQbhV?1DPPub6!A?8<#4?>
z?v>eLiP<VK9=mKI_PFAah{E0$`N$l_??I8htcGE#VcQ~qep8UG!+rzFZ^*GIAx_C1
zpddhR$$W7P5#w{!xqWkc7b4$NWL+V6>MzR6a=Ye61a&M^DsSPMDEXKIgL0s<Ralkz
z#?hKj?lo)BLmLSoX#Tucf+qZ3iGHHv17!*2OSE*_RVG#t7ic7G@2Rv1#LD5Z)V;H9
z&FE?J)V;<LnBvC7%45<)YD6<D{BiB%@}_Oe-&pd{YR6=EQ*E<+zGg}pga$aqJ5Ao)
z6|I+_8dGgHC}XTBE*Q21q~d9$3~#PKcTRlIX!^{SXzI$@g}hsZdEW-i%3DqZc}?QH
zRn3aa4r~4^VH0H^2y*LnIdV@H7kFzGMX9`{kp00hdsmSCcGcIhL?eu*r*{+5mQ~@`
z_P`7%*6&#7q|V(Pk1eTFPe-yh%F$s(d`RvH-AdDU8|37Gk<?rS3Gz4cXe5wF>zzEx
za|^7HQ4&a99j}0MZ{JoBNoOAdzTW_d=tIyRD#a?Ja!<4C`KfPLYI~D6Tu4DpLE@~C
zU@AT3xZkp+J1Mm;S5xec{7sLl7Ui>joBqz3twE+7KiKoGrv3t;Q0A9sj!UzYgUNq^
zs2Gphq`qHKtj+mXN1oW(y#xsVm!>x9hmwDTDrojDCjyycvgJYkCeM@&^Gvin_XvCS
zsNno=HKv@>iub8)AD6R+AIqr;wwz9@QPS=}<#f6PsEQsT53~oY*Af^1_*;Kh(`F;<
zXFT)OmD2ItO$3gUS|}HPUNjD^lPD{uH;otJh=Bd1A_jXeXFT2X!K<{p(^Y=G=`3~3
z;wL}VQ{LXR-)nm|t=nR>ZW(y)B7=J!X(+`_>t-e&*Q%uLLbMsMxF4bSJHTy!reN#p
zB2%`BqD6WQ<uHDRUXC>@dzj+wz|lfaWoxG#Y6>2%XhqOYq@furf&{i3zkHcEsF_N@
z{(F}FVkuz10oMx=tn|}?GvMQ17$6A54mlrV+OBKKr<d<-@OlMTmlMk~e*MP7pGs;t
ze5qo-AvH`e>i115W9;+B6uCn5i}C7glw!dVG76Qc2lq+$65p^k+3}^XZQ=2GxA*nW
zEJCie*V=~Gi7PgoBXuo6qRXAAxXRqfVnZGcX?5BpB%ZW6Hm+DIM?()L4$h-aoJSSv
zX>F2Wo##=fIJQbL8dWingP}&#Blbl-<RvsS#Xath`heMyuz=1-*K?CgqH;r=)g+|9
zzuK>TA-Sq&)j+)n-ueC}ZM*rOmAI#$S@1767++=hms^T|IXL9ie&?5U7uS#Gy8gg}
z>FHtUjt<6*x9Koxkq)lXSCzi7iEcU!9%7W<yoXO(+Ti2lX?d)6o!^r+UORV=(IXVx
zu7lQlb+L;>nS8EEO6P!@b?t{}*l1?*WH+yNHph=>kK)nG#>e$x)fH=zaIITzr?bH&
zH;E-LsqmA>+A74WL0`54!^gj}K7>G#4G;*sQ>`5CDt0_6!qbQ0xNWTM{A%1Za|(+=
zm~Owt>2TrPfWmHFnK{4SabFWNXX}ft`fn@UR-K?W>=p}e&v$$vZ%0w|HR%Ihyh%5X
zAE=%Pf=c9T;g>}2F;5TGUw-O3Q;4O0F+upnN}Td=3tt%vaUFGt310xibZStWCEyw(
zd|#_k6=%A!6%}3jf+CF_^Cu8jRyM3Gem*TK!(@WdDP3WU_?=dZ(bUg_7Nb)h{1;n1
z?oPEB-=cA8ms+z1Qe8ECis4L;+u>%$?Tugi*mi2#8~>|1lJb$gfOBKYieOWf12{H3
z*qI6xi9kv;2H}$<7mbmB`lt&({P3eC{Fv%KoVB^W8Sxx`1_ETkU8_uRpQpIsyPIGA
z^J)gYbRoCZWx`GnX)nVMz!99Hhv2B2JYAiNOFpeTzTUJesY4P^w0=p<J7V>tt4Wli
zNLp1MCnX~e#Fn@1=}-AcNo;unbU@zL<s)zIYs)-7B0G-UhHqv|d}l!H6MI@ET`JX_
zd{8|I`r}VoXEknOHTuc-tnGZ{9!f?#ZEDM#(+}2AVgc7w=oNIbYJYR;)Fm8XQcn1V
zkn!<8$jFKDzZo_5H`MUD-k~cX<4LsL2N_TKx3}1HdjT2Mnl+H>8q234;~sy|xV`bc
zkLgh_A!7qc+zSA7Aft+aj8~GWfQ(#h15)SwTahu?t^;Hg+=ZCk{OTXbc+C0#1R3KP
zggnF1DTuhGby|qH6hvGbAmUm>M9Ish8RItVc)t5Z#<zI)S@#pg${l0{0;HS&zd*XN
z;8lop(a!m^C|~9!^j^L0XFA-wz0Tp@A&T8CjJ?*y+M~R>26BU*%X#lnuwJDy4}XE$
zB|T_|8#Nb5)>{3OdC!0ea%lUgp>lFfKJw&&^dXg2+pN`@{CHh=kh8E>Ke1xPwdzW`
zwfd4}w6)p{c$CCiok1nVwYvW(w^k3&UQg~|tzw_{#b^h%uH|Uui_s_Tr>&&8r2pGx
zYdbZX>{7)nXLT~@GRxT--NYIV3Av39|DY5Fyc$|LyO?&9!Y;NbA9;o3+|I?86xJrT
zQ1OHFkw-0TVx|LHrtSc@V~u@IJC@tjP!gOLY-GDybSeAa#L_+Gn|{X!YXw9(^<1Ce
z)x5KT(_FZZAGHGPQ-y-5>qV;kDSr^n6oK-~*|9$JYhUs^@_M8F(y4yuWmRO?-mqrc
zU1S;Jb?vCKosU*hh@_#GbTa{x%n+mVQT>o4TwXH`uk1>CmjI<!yQG&a=`z|F;-`PA
zQ<JtXv-t5l7FtiZ5x#xUI954f<88g!U#Xtd^|tv<`9q(bFX;JgEYCvEFDw@Jy3SJB
z&POX;AHHcxKXu)c#gDp2Pw2VevS!+4%pE-+>5_C)ilm(^>1;IJ>bcGr=y`>*bS%v1
zr=;h4a54ZJJ%5J~J#QsbEY;D@PxF*zbNPvuKa1zv`lXi~g$Iimu86sJb)ype&IQ`l
z2DA;z4U6#-xwuE=SbFixxgBucT}6M=s+EK_SK0KmJ)HZApZbH4)}L~{u+WxHdf>KL
z%*5E?YTsmXzr$hYrDLg~wJd%-tt=Bn;^X<M(kSDH_~~0)$itXsuL1o!7fdypmwcn`
zvE0sbNVpwI=BZM3`00n#O51z60f@KS{b@JUZ`5E{y^Jf|v))4Y3MJ4E@26p^@f?x4
zzZLgGkJ}cG%c%R61RD;M52LPw(kgdQipIhYC8gubN4EV2i<o2E$v7{3S`Cqr%eA3Z
zx$*dpsR;FX?UoCH$r~0ta>{{0157hYFYLT$s$JxY2@1>#0uvRO9RynJiktF`g-3{A
z>8FOPRX=-+G9aFb35h0;s*~KN5qgz818cur0^%2gic_lia~wAyhw%VYn-p?u+Ts#c
zt4v|X`zwqq_g$T3&?}jut4lTnbrkM8XuhpO<$d%=ssdSN>|=s=P|FNzAt^V=BBRNj
zY4E6u#wGMEy7Z{wWQ1C;E@<@5M89P!E`O|eWH&#VKh-&+v*<4(I^@XxwV?XiMHykC
z@3b^KkLjcDT1jUb<%;D~*ywyDQ^Rb*pUt3Q)vw=tWZIsP$>h@H^No*}RdEwte@v;D
zkDTggx0m=P`%(KlsDvLk?|(D6s!P?XOUr&z)VuIWE@mabgR(N-Y@W(b84tN&c$FG&
zHdbhOnkVKkVH)4SUMV+U&Ax0-PA2%A1-2kSRs|;dUei<TUuD;@e|h5<s+|UF?;7`9
zLMkp%#!Eb<Q?As>H8eS!7OONUePC|`=w&SSO%{u<?BvpNs8r7;d8@kVE-F44mP@Xs
zk)Yf>r3&LK8iUUV+>Hr@`Pro9Ba7MW<&?69kW|NNO;^2yX!0gKR~7Ipge%n*bX)$r
z4FSz1iRE_>^2jAiCdj{5zjOcze5Jof8KRs9Uq@*_eT02$1jnWa9;)~XzM~+iCCsvb
z%QTa3r|VKj<n)9QXh?GCJ=cDD2ZCRzD`o|4PS7n*b(F;{eUXlOY(285)M_+6hUKF7
zS~}NZ&vFlRCdR|2oyaI<P!_j%V_RI~x|>`Pt3?}<sBWivy-M@ho4FIEU;D6hheY?a
z+UvAEuyY9)@?P{hpFxB<2CYx5ey!KpjEzO3_t2328V?>au<g0#a*lVeu_|-lGJGd-
z;FzfQn?;w5kJV?RNt#@SWAVl6Y&1P&fM37jl9Y9GYwG1mv2yRB?fvwHY`;C_jR%hy
zgMnDvD}MQx(d37@L7e}WzbN6kIAY3Pd~^08h_SV&Lyn2M@gdmf29y7V<RYFlzM)%;
zZi_@O>`w66NwSv9aDF9UZ>xvzhIv<2(TgM74;}S{cWs1EoYaqs)%UbbJ(59=N-Y0T
z+p+0w(0nfBG<YE}26o4$4;|$_bSfQQI-v9I!;?>UzPC&Jx?XSEZv<F;Qz!1^!+U67
z?LD3E9^Uiz;LZNlzHYTQ?bpf>bk#EI7~Ffv>wN3*tav=>^B$2<p(mL|@jKQj<Rx^c
z+h|zFx_0H8wk?QgPfC-cLJ@<AQ10?FV><oLSIV*<!N`q%j-9R0#ZGB7dfpqn*~iIe
z6R)<-&YdtC@8?SkJ?uQw(uXKL?5F{l4khp=o6l8gGJtsJdz<#Wx0MQhyxCK#%u8TW
zmKQ#`8$iM|A*<=!v)MYpZu1poza9Petm!|6tbd2C09jq;*cNVW6)|#V2|nR)ejk~W
zB(o*yc(cC*+bL@L6w*TO5u4iqYWgQkP<Mb)>)Tf5eiGQ%l)sp3Eh!&OAD0(;X|*1c
z9#!W<JZADey4&TKbwl}*wlj`Nk3j_%EQuchb0TW3-B|>Vpk3yhr|LU<_<w2sh=Whx
z8xnCrzHLEsIY(EkwM?{VIbG6K0hOFq1;otkT|n`dE+%M{LvySXVU&JswN7stt>vy4
zo4sn%QAzDuJlTsQK!I{i^)hO{qzOaMSox>kw4>>fpB{mA<m<k7<m=iB_c8Rbn@${{
z?^|WOzN;x{Aii&QPaD>#gK{;+v!=i9v2j)}@eh&l<cMm2lN$nptd5jB%dU?ydz~n=
zE=R3IO>IE+qpIVL*f`kqFop_m+G49FgYMq1=L*^p%P`KBu-fMKeMmt*(z%OuAiihz
zUUJX0A?LOaI`~XJa-{1ZPMb-_K1I8QpFWhyT3l|q9DkCId~?R&vP}8}9e`&v8-kf_
z4gA_xVZV+HXWMj@4kx(melQyn+2AlZM71xmQRzYZ?JC;|+qA9;w!@ed>(Z5`2c7eh
z&ePpKD1mqmb1GJnq+!$9;YhN*DUh38k}4*lTlq*>Rw(1>mgK1k>UEm!kF?A#t?To4
z8{waHb$Zp;b@h=Kzp|^7uKIU%wT;7uEXRmIRNN%ctaA8_;!k)88cRtA(r9D%Q+K;<
zur?=*XXC10dC3^53CiEpjl3H2c+=*y31CfnAWyk9dq;jIJa-=XF)if1@}1xrN5s;H
zZXcG&jW&cZ9nz59#e2ywzUxrXpqDUj6Y7hs73o@l;N`qO2|wzWKVxQfFK3QCUN{aP
zt{HFTzCV-49e*K6DVB^lQfu0<BxIUYCOznro!y)WSq^&PD`()ZiGSA&e0+gAj2Wij
z1f)6q4fx_#me|z^+Zwenw$}teRN8GKt}&5C;pv1A-NfsXk*uF~oLz{LnI|t?pGRB~
zT9RcUKZGVyVt|*BZHyf@hq?2S`McJZwbKLgY8jyVZP@1O)2kcgA2-1+1_ltN#jt{8
z-1-1ruLh(kI3DUIUhe-?9Jsrc7EO+?gQ-7R@<ekb?vAb;U&e0pEO};VaY5+AQE4=q
zm|?<27|(D#*mUE!aA$CbXWuSz)w+3g{Y^~JKBo?~STv-dPtk8vRPCtWs=uL7iv%C_
z)~gKNC7BN;2IVRW$KNG3GrDxVz`)SpjWrJBl<{?yL=Pvntl`0OwJU0n$sQzH<-`c2
z7p;x5_)sO!;4Aagb_2>961b(CNr*8t0O2k^g$s59VYpBk;KDhq8l6=jgT2~zmSzF5
zuDk6Z4%Uhm7VjU)n>o9*Q;BN%XZ95`*4XG`1~)s`ji9NHCs)$nf*$CMMQRfIphc2$
z_E{`K+vYTZ>2be*wgyHH<IAUZ;MCct@INc@qp-v*m5^D$KP&MaO5`I`l>L1h<JWe{
z_Jn}ar-S>;Ag(CBPgoqM5Lr_n;z}lhq?k=v-9>V!6A|Ge6cTbMF*iN#gB2nTa1e}m
z<@R8uIjsFU0R5U0`N-YMi=Fw`_I%v6<h81=AUjXfl~omFP2sWRTM<2@giHx5V~keD
z3q}4wVP!jC*>rp;(#ic>WxLm9OC4IBj|_47(&Kjgle+gkrC*zmyelGoRgo+!j4E%p
zT$SChl7Y&%Y5-LNP!SU>k+u=JeF){wwoCz@@3wzFFMrM3h}2YOcHdQo5BT3&AUT}{
z&~}DP*nBUSFu)R2jolBl5%h;~s_aF|6mD$UqH7z&q6?SUo%^{e@0+i-irnRf_Aa7_
zJVxaw|Dsc`u~E)W5lLnX4LYy#;Q>%$@jNOHIK}~o(aS0C*FV*EyqHF@P3?z`i+}j&
z-pX&!ismB+XbmymiI0r4Sc<-~qgJp)Run@mI;5Sf<J#5`2XiC()bNS22k6P6rU|B0
zh2wjTGdd;R!cT_({q(>sg$WH>oW7qvNna-+e5G$U+%|a&^AjolylD?phwM(&w<18`
z&(c>}Wz^BY8Byj?3`U?2URPdC(AkC!bL<f2c>Sw#tUWxaLwcQl>v%EDVV9q*6(Hn`
z$*%o~K1(s`O>Yt1#SX51N!w`I%gG+Sv^P@iTocwL>s{9tx4ZoKOF&A*XtjggSfvI4
zs}#V7$58AUPr)-$=fEU%tdnjRqYBMi8cyHI8?>h?RD^P?GXFR@7@H$R)UjcXSHc{N
zRgST3lw)3)LlSDgIc^MdbQE#`9~N@}AE~?@d<2}jujy~h)r6kZdZL?e@mINeQv*QU
z<1f0@f97^h9TcZtxtl7>PUA0zm4H9@BlKxJ#b71&BF&Bxt8pPE1&>itm^JB9P@Oja
zcyO6s3nCMig@_CPfM`q6q^qV2b`48^NNL5o!xK=_b~|J{&ONq*%I{2WwO-OHegz`6
z9O^H}tf3L_S6sKO5K^>&1!mCkF;A>VlbJjyo7t8}7rBOoeFAlt$DzANjuj6(TfIz<
zAL~^fS>aV4i)QqjJk5PF|2Gf!hK;Yt?!uxcGmv&1gJrCBA^=A>!<DQXlmq#QrhWw<
z4-~GT$avmy!@y$=9gphn(|SIz*21nQADIXYw505!^t&2bIx^}q00ov80QEc+zwx1M
zcosRnpvvO0K3Kw#i9yp^0;9~>oSsF1qIi`ELGlwhRSp<?DHVES_JTe)UHyP@9k3%w
zl9L#UKAfmd^Qo5*2Et`t$2Yv#U~{vj8fu(BXZeNfRhXKq=(B3Bv|smVM`~a-HPm<y
zQ;q5xbv2bx(LRms>rs%aTI;n0_T($tL&s)T?J4M5$JwOAJ{FYXE7TlX>301xfL?yZ
z0MFDf46iN3&b6rD3~v~d#gxt~R<PaV-f$4v?a;kwgyP|pXd_{S8d-=KrHIfpBR-Y^
z?K5Ni;TqwnNy+i!=y*+Xe7&v&QmQQbJWIq){uvdyO|(doh9J?T;YESzEcS1B0m$H5
zc(pK_qMikN*ce%g&u?v0e#ShlqDj7YVfQ5OlC>4tiR3E9z>yZd$6+9=`$!OQF^4{i
z76R_Uhan(WL0)2c3jsGF&b&(asnDwH0b9BG$ZKGl=zd~LkW$!h6ccS|17qEomeLb#
zM}GN7(JA+|@MW7w`Ip*|(9QBXpcs$IVnJFFCZ=+=#~n|)qg3tG0-~ReDf^PlgPTKE
znNVZSkO5JxuGKsy&X%kK4pb>O-4aa~F4$)Hm3v~1=rv?fcR#f!`srJOk|G%4p7>kA
zJT0Y8aT6r}s?1Vx@B-K%t#=3~LSbQ>v>d+;bIAOl-yEG`4l~*7ua2|A9Jdwf0LAJG
zM83EQipcNNZ%=m$>-ct|4oH06S8sn(SsC|^>rep(E12Tm_p1_s*wTVt2p&i4U{~;X
z-&&!La94Ecdxhys`%m9AOuw`L^!LTQseTgzQ`8S2DhhybyWM2C0RVwwQ<D-*TWK%<
zE3Bn4Yz0tM#9z)L*|ShtBj2}my11}TZT0AIDp;Z%dW;9VGDtyU4NIgT89Jm8%zXA7
zU6RpG^@A;0GHfsnps5UlMaLRs1&JjdDnX~8U?A`f?#7ia7q!9sIkW!e^3S5FeWIx|
ztxCAVHblGR-{dlKsl1j_b88vS#;Ku2<a4s09<m$*z-5)(hhM^_?Dg>{I9sJDiiyT@
zUve9r=)1Jvs6vw`w=3MX*0R@W2J(Q%_AL&G_ZPWJb`sE5Mc9K<MfUIH>2JhW>e|qM
zWW+Dr@P8Zep#SxVcVxEu9q~d4uAdGGo~A23=sg^X7?;TRb5Ba*6aUWnm`EMD2X(a$
zw#dnfY*nPxQ&XiSY$xDyff_nKo|unZHALLfIUo*`GC_pSs9%5=Iv~@AB-E-Ly<9sc
zGs0wS%II{h0>nGLx+-v_hAS9a$VcwdWCVyCxT@NE0Y@f8hFPYQ#k^I)J=lXF=2J`<
z(41VWhuXfG`QSUwOO+|izJ{SNl}<M$ufC-ZLlK-I7nq7fwJe-Nz9Lb5FCk%~FD+O2
z7Ch!H*8mY+aH-I^NeX@3g$R1Sr3V-smgAboNyJO4+?wsPVi1+<7;ij&P_TkU3)KJi
zAMWg0-xV{?7)$rmFWcN*hi!j%V_}P*XY;3OSLyCydfYcI#<+fWilE=719r}Agdh{!
z9!c~h9XlT%96L8;#u69qaGA#{6_C)ntD+HEw!bepsdmwqdDNiW8@ZuD4V9Tm#1(4z
zk!qmaTlW@DxQh~8pYv=HEqjFb6Yahgfn4b%*k1}=*mhTFLJIr)63Lf!6w60Gha~vv
z-y53`!6Xyl9?!)wG3rv<n^M7<tFa+lJ)P??Ms@~`LgHSE=}@oRiYH8A9`l;k3QboM
z7cE~EgK*cy(&3?$6C8@e;l9I{Ug8fnjz9b9@tj6BmnD`@Wiwc8ZizVcY~xgEJf}&E
z2Xyuxo_wnFZ5{Vr%%RhlZHIUd#i3A(%RApYyr*~YW~({pyZ8X5)T<&(dF$}pKBK#1
z$uGmAmn`PoEVq^HjlT>FUGk@%w}))DBH5GMdGzwmw>Ry1dn+Za*lby{2gzQCfRbn?
z&4d+c*J!77iZik8D3uy3Xr+E89>ol8?-$v~SO{Z-n6nyzYMaQ;+JHlv0N_?}Qy}y0
z%VlNATZ&%SYM54&#)@p9ZH%BXXQsR%JynJ;ETUfZKnMQkT7<JwF_9{}m^BhGmrUoS
zn;CQYjSZN~LambMG_lkkzazW7YIAy+V7`NS4Cg#-J6A=2Mc*J)fhY)8=(t2Vy7g=7
zv##Y>E-W!N^8@j9prK{rc&Kr{7IQ2e+2Tojr)xh83%X0IoC}sS?}HQFQ#r4DI(vgE
ztzXx61d+#SLma@VZE_*Va45JCtzX}E$au2Lp0*J*>3M5#(`G$~f(%NkS4~PH1!P!`
z-C0o7;lkD!{16uwa>(#(a#?QI(cJ+uyft{UXE*CfE(?!@cVj$u|0B7Iy<&vl+3EC0
zsox6=VyRA{Ky=DlhXpKydvyDI^m81*6|rCX4P?gJr~QugW*c^KV=6uTOLvq!tgNk~
z9+%JSDMz%F(ynnAEqgGcGr*-ZdM(k>bXtuy@^&H%n_De**Suq4%UY_yMGQ61s9zFK
zWFJ&!cketpWwl;c;(qyyZF>gwl4RZQSg53+l{e~p;;&>Alw^=X{8%cbr4V(N#If?F
z(X@He(b0F$%)<E0YVV>{x?+QI+{OS>&1*}?@N-3NG_tFN0qJxvZKWPu$zSf{np1<0
zg$-;5!N9I#U@6_y1&X;-_>hx>=#-D3sb)@*ICgMYIf=G@I~FQ2=)kKC@1<z%ifBi-
zVq@HPtqf|(ZOVrt7wo03z&}+r=AUa~zaEk5oB*VaP_&I~s?WstG~I{g$wyWXvQ@Yh
zv(Lr=!;kNnfp`$g9hB;nnXoI@rg9gVE+8m3k8*#MhTz-9l9`dOI%NR%Trt?s@X?6b
zbV(xnO#5|Q$<^o|{d80HS#Z`VrweE_*?r*EjS}4l=LY<78;PjxDpV5`MoONoFnRzn
zDXLV=i&yK!@6=c60op%D4bTj9!$HE_LMAeQ)B9I2wY){dg;7a>XL*&4Z-({py~?YM
z@*qdw&ifMl6W^jf+vYV>#*;K?=6NCwxS^S8I|;fgnV5rO{zuBLUkFio2yBZtLoXol
zJTV8+uCZbd*f0Kc@{#*1;I+6B!`7xW3UyGZt2;g-SK}%>8Rt@5wunq2J~!Csad{j$
zB~#XNGH5g)R`s}cb@YpS>#z{H!H&Kep^YUcSJ)WTb!d4*rN5NX&}UfdN_Lk2Vlf#x
zpT&ofaodYe+XU9UtGGmSyRabb3AAnb@IR-Sq1@g9DHX}>q#|DO-YWP7Q#s-Z+T;i>
z`E1AM?R;Ib8GfX?vp?mt<MaHcWo19C>d6l7d~27E<=w<3Ut}Zgc)Fd>CjctUR_;9V
z<;gd)Cp)C`Ew5vFFY(D2dp;ao$eLUMT^-s^ycRiV-ILv_W4UHb`G%C_>&XlbvnF4V
zZO*&HJN`nx_9vwM=;^KOd9Px#4>w!lJ=C+=YVYA#^_WS_U4k?OqB=g?`4kIY$1n4Z
z6@h-)Y`Ci?_M0zX=@TrS5E3tk80@^0A=Bqia@;$cRXZ7oxmfBk)i0ISr7Ag9;}+wj
z{`+Z!>&)1fkPaxLWni1x7WCHP=Qeza6H?}A=as|D+NMNP7a?5nUWsyp6^`5bU?AKU
zjEZ0XH*eZ!ns9l&mHu-*;>JeV=PSFizM`z<8NU`mkpeut{getMpEZM4(}^O-p(eFs
z@r69M)Ob>6Q|sT8?9M<+V(M6}ws!icfUm&JATUvZ*#w-(35e$^z~YOuw1QJJcOcd{
z*08vp^o@wcuoKX!Mu&sljVQXxg>)LbBo|?J*R6bHP1R1FYFiRkLxJ|xN)J+8)cEQ8
zy%u$I>U-$Gw5S(zeY5@_ZF?itn6r~lfe&ld%kAj$T;L@ASn@Y+d0KG|zacoyYaCAJ
zX(j9-T`28gpWEdqVqed5Fee5_d{@^DSsGJW#m0&P(O2$eJLn=P9{R-~#unO?4!Yt&
zCrs7}wS*C%)S$80XxsP|slAiPpaP)cu3@{_5-iL|MjNJZ(8mR4F>b;+DHjYaLD+V}
zh6nk`0(K6erJ_PZASX_W$!}qBfdsjwlOPp)46)AD@vO7xUz(lDc|doPWOH&I;^RHs
z#xO-Y&}a!ki+bJgtgs&i*uV=8rN}TtohgwD0rRCcq#~XqW<be;vw`=saRNdS4OAGX
zfl5uSZOPj9N*bDRf>Yo&h6>z9r@(DQfou3!oX$t^!H^wA<u<1x&xKZoHDKltEEQT5
zrh3DCE-^M#L9{g~#cD2AHSfY_ATYlE$C@%IE6-Eh|3yt1UIx?So+8Q)R&6}o3sS-k
zP<C6zkAuLxycmSegw&gm3A4fZWH6bTH>D*FNKxiF0=eyT+XNW|l*~Tm#D$mtovfGH
zVE}~?AAdbt;$t6qaSmmgx&N8`v!8rks@sZa=R8BeP@3b>5u(JxmU%byRP~Hc%~2uj
zkY~iIH*Fi&q@&Zzbuz^v%zODrqzpQRkuqw<vElK~Q183oPyI44@jgY{$ByIWtLz(m
z&MgPMw`u%raak2che=E##5E-|oxKBlG6O1>VU+E4H4r7_GfPJ<$wSxdggnQFCOun~
z>>ulJaHL&3z-iRz*ZgB6oF?{CVgn=pO_&bVix)NoKb;(9R^S;`C@>YXm9eG}@x@f3
z6=A!O8B2}KScW_EkI*2*DSt)N+UY>{X6Q4|oesFayrCl3{z>_xFmqH2O?L1B!7(OB
zNN2naYZecT@6niiJ(=st4K=q%fbeRZM>HjJ)JMrCTmxXOG1Ypirr<$z(ACVHbk=h(
zSy+e}xuq8O;Fre_7L{%%UMqrmX>=o*ppmp_B-||6m^hn{UnULDcg&nPv*Fn#sw9N`
z`GP!pDR(H8kDOl~fM56z_!pOeAL20-<W^O~H>N8ee_oh_E9dr^0|u3e;lIJ=fCt1k
zngef`j_Z!qw!(48(oFz3ncW2iFQK!$fL1_CM$(M=0|twbVVjy$d&<#jFy-=Ji0G9$
zquuEpTgv3GNW>PXaUKwAT63P87TaWIK@p>=ZKJ8<s0Optpmm%(PLg*ftiu%r1NXL4
zv;_2wG=i)sU5ri)*Xfqg5H`3fP2g-xkq|)RRoVn9OiSFVDX3^JU*)IIul9=);>>93
z47Neu?Uc5Fz3&yd?fb=*g;AKkc*9ZPZ~%Srm+^(U;m+fW`PW)5Tntj?gkWsjrbJte
z4hcVEjLi^2dy7WG+qQ-!SR_Fc8dFz^B7D|V-Beb^&6>@3gE0I*>i!2#?&<pD$9I#g
zY)Z`1Of7=NhFytBR4PkSyCgEhghddgEF}_uBW8&bHrZXWnM@l>sVZqp8?Cl!X~e(S
z$UlEd<6o)2@qfk;K@opqzR%aW@Au4mb|?RQ+VAiC^N^kQ`@Zj=bI(2ZoO91T_gwz<
zYd%*lOXm;h!LYQh?ExnNwf$N?EG=K$d~`JNy=dY%h?$YP{S%M}k&lYDE)o@$HusMv
zej+tVhg?sNB<hE--udi9_)2qCW;=38aF!}cWBrimfmhb^c2VzztPDyrTN5N_3ufu)
ziiM;G_RpN}8S+}d1`PW!<`eFb2h5M4SpU$Ph(0w1A8zr@vwj&c*Hxt+)7e3ikFn&!
z_?*tN`gp8E+aixgJN^~z_)oM0mVL9$j%u2wC~@jOtI@XZwu}1uDKA?}bEqM4^C|$J
z{-svs&9#pBT-b$Jq8G7K(sV)1<hzirlg=sX5=|r&o&z=VCCHy9PS6&4z2nZV8Z^R~
zI73SDucFB@II^H9v#0u~U`ZT4Jko)DE7%`z<oJH1BD76ObVYAr)p>c*qN74u+nLrx
zyil;V+)!hNkgsGWQ@}U~eoAmP23cBpMSNPcW2F(ecz0!<y3M}>Xq<+@DmBU!{ej2Z
z>PzFzV)zlMSg<o&fws_!*TPfqcIu^(=6f@H&=c?h)ar>rE`ZWM;ZMVZA{A?2=PuX)
z$%cRUIr7@~@2U6wdxr1a{6S`fV@Kc&S=?Z{O+YO8%rv0eWCk^Sdgbjj(IdWvYfClY
zYckdJiWa`0KjapDUB`1t0X_=k^`_F-Pnl7L^fk>=jK1b>E`4<rqp!>03LB=cqyLNa
zwTS7lVfuPT6!?wk>kpeqUsGt|8`IZ1!nyr_oxWP%L-8TBjPrbpb!-JE!2#$A+fn#3
zlDKyzlp`Ap?D;Oc7|wAN;thNxVhFW=t_;XM+f|f4S?QvACi=q<Q4kelRxUc>!H}aO
z4oJ6CpfeN&U$6V}KMW)cxJlb!5^uya==~vSu&E|w>pIO{Jhp6q71hifNlcpJY9Kb~
ziBjfkjV@zf{ARDilKo&z#+_J_$R<#uR}633_v8;ekA+t(IhDP?opylt=BFU*y?Bkd
z){to8;x$^Xuw8omT8_sn)byH2Vgy*SPCcC=o{!|WF3WUJ1Y(iu7m4B+VSPkbsn6Ff
zdof};etxv|AmX!LQPKRNwWL-QlHCQYVSPsT#rZf_MZeXgkF4`n8`X158(4|zl0ilQ
zf2Syx5DCzRPrZ{45|zzEIn@zACes9jeml)KWNuSACsB8G61B~oJ}$21JR$=4l$`M0
zGxHtgji`<I4!OFUImO7BM^+r7J1a{vmB#KOE9%S1$oP)e8V2r1v<;>jDXmMV=EWDQ
zn~~4`RTB8Mk0pV<J+P|OzFRu^`|i&qfBpEP0e-kqdYwc2IeNW;7oT4DS+kk+dN~BX
z9(p~TPhIKtcn!<{Tl9JsMwL8G{eOX8=hOY-^tve1g<ez8gGaAxc+An%#^{wkQ!YoZ
zB@FI*=~ZO--=)_*{~~%F%Crp7>kM`>U}mWUu3j&_PBd=%Sw!*Qc8ev>vegK);|W=C
zP<8%!q0{4QywwOZiPH#$tC7!4Il`&yTTB=3jTR5Zui8(&{{u&kut%+Ns5KjYSXhS~
z8)2UdGy!4J<>H)N&IucoCIq)V2i6Gxf-7?20h}v-P7F>nwiJ^$b}xVaMH9Qopvf}A
z!kWFHMO0-T>?&2!6>Kp}j(0XM$!tFdP|Y$)2cnu(-X~jsaIyhMfE?o!qeCx$58&Z1
zE@*B~n8(B*^N@7}=A7D(%~E0i{+|l_`S}pw7t`O9{v>`6%4Im{kfYI+O~xfULv0x;
z0tuY{6TfIw+N92ueq4~eA?c&}tosk{o2t~roh|%i!~LLjX$1f=Jc9D=TyaocrDRv6
zUj7)O0QJM!yEwdD<?=qHzY#PE&x7x~IS)SVY_driYSR@`E_NJt6*v}(?d9p=f?}{g
z8iJ=)3LUCXsO?#iLgGHLy;yQky^B1*4kz+_0pitt5Z_Vqrujs0KSZ0LL>ZcrO5Z?X
z^lwFH^wOS5w^@aN<~dG95(EeAnD0!g^K6@C`VvDD;R^}Swh#H!xAI5wbZRuQKcbSW
zO~!z43C6@2q&(!o1ITwaQJxXTzQuyYK{ou0cRVIBSsep;<<RZl^_-YkCB_g*_CiJP
zwG2d=Eu1=Y@ux+9HIdpB7VA?&SN>Z$SQRA)jJl;)NkjG-XEev=8qfAD$*#n1E&+{w
zUY;f$5AoqK_E)njrOh0yCX>@DbH#|~AY$xNCL1nc&Z)pQuE3B$fwwgEx)t~*M56+$
z1YUAlgpGivK%x0X3*G1nwe7%;qa9C<5EZY6uH6pA@iG4SADM1176xs5z-le*V>aAq
zH8r0>vy~C9QK@NuBp2^bgD<W#HCp#XsI?UUMJ9Oya`clN1LYi467Oe@wfV0)Z=5pv
z!Nyhh1o6K|MH22jh|K>jRF{5Oo;o=Sj<g!RmJn22K@^W+D2xcMeaj<)9c55$wMkbJ
zA6b~`e3vP{CAXgrfk;lF>cSjj{c1+(Q-D~TuQXy#%-1xwNO@PYUQrrh>P2|bNvr2;
zJWF3DkX!)Xx(wHbwB9Gd)r0f1)0Ze0W|UH5-A{QfeK@t`bL;$T#{al9J-FawNcRg+
zRU;L2@Bf=#|NqHHGD$(BhcSUvfT*)w#&~bTL02@6^{Q#trBCoKRRiy;=Lf&^be?yK
z*E@gp9PgU`VV-wcILX9=HuL5G{yU)I8hfz-^Q=6iJX*Ij)Gh{V-p9A{;3QBsd;;Vw
z=g!MX^UhecHVF>#EKUUxz3{if0dkIuZeHsZD}9YSGCX>Y*8L+sFxonzx+K)DXv!$v
zklqTI)`}@_q~E}3pU1ZIzxap$d1-nnp8=0+IM@y{heq+Qh3ZADW3GVr#wOJIGhV#G
z3|5HUTH~E;HCph7J=A_E6{{%9s)qfAw6^Wtc#8gW9~P$%RK4t?$?7NO2UqkQE~9WN
zV~p@aJKKTm)l*fTHHwuL^2TYedt`C35C(6ogeY|XSR^sED!?1r8dPD&4A(klXczG$
z%MQ4)7m&d8#QwB}2-BPJMSvS3zS-q;-0*?V?E?&<TnuZx4bvr+$h|jw76bn?c4J&7
zS2i1d7wQrxv4Xp}f<v<57u5rA>vF~0dhS~Aufc+E3vbCwV3CWPv~t5B`HMge?L})i
z-)f+Xz})s3W0jUyiLQyNiF4##eGeZKsO6xdwbbToX+Di00`N*IXns)i<*~?r${=nA
z-PZ9i7!hZXdYIqQx@Y3sC<X~s3lYc5(_f0Ab*wZh?N~}+%PB9WcQnS;g;Abpi4er{
z`XT+gnf*AJX<=23U}Uk={wX$oEMvHNgto~U?J`UAAQjvv#C>IWK4790Mk<1u&<BiG
zG;xzT*~ccOB;kFH16DMTSE%l24XI;AX2yN}RR&X2TBa|@kgx5GBoYhBH-b~gI;LEW
z8uSN!ZYOA*6PNetdp7)^*K)iF8?_AE@F8t&{PJDLg(@kkZH_4NB*%u{q^_|D7E?tM
zY!izQEf2M8cPS!I!awPugD}(FC-EesEIzc9H1i)5znI@6526Ja%_GarXI8*xN0J_t
zN30LZPttiP&B-bcW&H4H;tqq*!UWqnjpj*mL;JR`-R*CXH6Jhgr;|~hXGf@gHq@Ir
zEs_`*OI%o<*~*JFoEgM9$!NzNhKaH4Fa&h5Tv0+RWQifvfxr7*mQe+YWz+>XV}a3$
zLbl=T6cgh=nV}gw=@aq3Xz43M-v>V3Khj<P$&(>g_dfDZNB;6Cls>=}VeaEny96=+
z(c!oCzKIlpo@)3B($h6B8$E%26YkJb(o?+?Q^`7_NBoTHQjSE6l-{F;Y<NBt=;`8x
zG<0`>hW4dwfQFh+jU))IbWC|#vI}bH(n#|!tpObk&W4X%UjxSl8qnePKm+kxqVNbu
zpfsf6f2etoTo(^8ekNv%5vm`0M?aQ3gCwwdGR}#{UzYhcoH&XE5z$BS*0rh}N-u2e
zCbHc4bd^^>XM{BjGQ==UFJ!j!=d(hg<UcHy#HcWS(^`1P9n1#HlSwScY^ua;U_1D*
z2AR!@F5??mf3?0>Y5ayWt(e1Z8Lsi3bX9~OE&W-s^o)#jXD~zh<n|YI56~(NS;tF8
zFI?+m_c2vjNOWR+pYB#kwkP}nJY5{<B&F3oP>F8g?&eVgEWONwPl3U|A1HLMS7<LQ
z<lq0JHr@R{WDf<hC%o)mG90uaLxgKX)1Ef0FKUB36|{Uaz>f0@E!P;j`<S@@M{S@l
zM`{To>|7TE_c4(qS4H$kZIYD7&_fQ6B?fFoO?ebEzv?dK7DOKzx-HeUiQ+Fz94nxv
zFL6L+nh~|XGF59*dlQYP1c2e)9TMJ7ozCN3PNN&Xe~E5>Wu0){JRkO`R{x{4_1?ck
zp??Jm9pDv`789%U@vpXX_}8%^AC+5r*?;ERSi?_|`<G~AN}$lcRyn{<CJp?X|Equh
zl81jw8!4~b&{f+(IN;yAf2jcfv#DwQ`2SjjY-8@>|9ugjW9f{b@NaGcCMTss#}c=R
z$wpjwMKs@`FS6W->GGg9KJ%sSac=%h-X<O#X??&gJ5Y#WsU2@c>y}M<C38v;9$nv%
z|G1dT1%y%#z)l0XpT#e6&`CRl>0qHCj;G`{)4M{US4fT@s|u((G$RfkGW%ur#i3zv
zo*pv<&3=O;tc$O~f#o}SJo)Lj&!IxXv$Za*3|eZ4t9Z3OWHPVk0iJUV=XmQCAhMJr
z%B`1=XZ^-T{1L>!KeQs2IHEF=yoh@&m(Y7I)Dc2bkIH|vb!q*HOC-NzrFgm>p~#Jg
z4j+xWckQ8gFC2m9yLE*9Wp$Bt{W$qZp*x!GXDkx^J28&&6K!l7^&Z?Zq7Tu=L@tNv
zmYLE=iHR1!m=IFE`m}Xka^Ydg{(bCfsk*0~ZbOqacN8ZO7WZf%;#fn+l7`kd@H-F9
zFg3I8Nk8NmaX}ZCw!U#t0|yKm`n)j0i#bM&tWcW{poA9413i749=-8isEuEBq+P1Z
zNO#mghxc^?qhw?Ye?l{QGcLMYneW(?@E?RxkhRnuy^gg0yCluULfO$+?mM2$gV%a0
z<r)^hvBl^<FO2F~Nh|T2Gf~~e^kg1Fi#bN7t#X+{ZOx*Cs-c~9vp1i%Rc<~v^m)it
zLmWYJ#5#_|E_fsx0k%u*#)uc-^ajkk6Did@?5Aii*Nj3ndSZZ3l=Wl_BilQ!N!{L$
zKC%JOVihHNM-oS3C5YCripahe$-PsJy|bf@GXVh=4~k4$GafA63yw;%19o`6req2B
zvWxl7Q6#=QN2~#*`rzX~l5piA!h;lJg{|OvuY!LQLW)=sYxRX)FqS%8WmdRVGvM#a
zlP7Pj|H*#^`PepNeO4jZFmZDEM!w<}6$<o^ECfwkTN)=G{#x|Yiz#KXBCja-Kt95i
z7=^{0c<{`jgL+=L#fc3kH=F{1Up9wZE-mjd1!sUu*@-&{6I*$<BJ*uae4!vwpZsq0
zwR=$-;RtIKfQqt<DnXoe-m1<Hc#aPlM8a~b_2Tl>%{pgK&eY#|P;`%xKQ1)Cg74ny
za<D(GSCp3sdl%d3L^hAE@Pge8xS09_*wg&>$7@>~4}VK+z*yzfcfbE7@jmpt<%;qi
zJ|Z@uqrKPH(bdmNlgxGVZV+MJe1Zpc^SDc#ji2_9JEoC_Q}Mpaa$hGH(^%t%)B3PI
zyWtMdQTS>q_hhm*KU<fUgWmLap;DSe|C~>`)SIf$32vFS!+cf4FHh}?Uzy>A%x*NY
z7tJi0WB6$y&o@9%>Y4S>!9V#BK+g?C-#7I9g$F^ozd>pGn%!40?wCg0U}8z8o@~I-
z!+z1kDeQjqs^@y=Wht0PZvM3%$Rb%?-j_H@@ZCxl)tFSiN;SU;wc7mQj+gHj%uR>G
zlSKd70s9JSL#ib#VYgG8VmqlW&Bs?$mE0)i*WA2XmLc{-KTDOe-ex76y5wRvxGjuB
z$uS-Q*D=VE))K_iLCiK>b4-;_MA$JtDirzb-;rG(jg&r@Wf{#DMSVH>5N9Iv9w)L=
zN9$MC*3ZjrIz>Wb&;;s<(6^Exg(2BsK6@py>+%z`1L98?>KBFjvw+Amume3$(t65(
ze-N9+eJgQcmDt6W-pAeT<9&1Ki%*#I?72H(u6;`N+~?>vOW@?hohvPCzP4wTC28k;
z#H(S`C&9H7cKA)>I@Q)Kk;LuN?lB!m@r-tSfFm2rQmNm%)+0IKd!Mh<m0<8ME-D$U
zG5JqBW0IdgI~|s28|DD%Bsf}-5u;gg<B}@QDYjoWFVxmJI}C2?T99xuS{^%zI;4Oy
zJ0>3PM+bDjr)j~o``-0ESgp0Wc)b+URZEnRX6%)C{mB|O=kK@0uyVHWNezsag+$65
z-IR8w<#9c9b^pK=&GjHCcyh$RRDbo0hsg95^GQzKF_rh}%Typ*_kQzA)u`pHY7C15
zPg<jIUfUDAwr46k&DrlHV)5}V(FQ#eJGGJuEy6Y2B>79Fr*50ZRb_9e@;QZ-=LKT8
z50xv2+M{{z{$yI2s|0R`CYE14%4l-rRi7~<eEAz6XncDc4D|yU8IL9F5;qcRL}SR#
z_`o3|!mYY~ug`stbpOsSh%SM<NkGl>z}`_yX&<1x%nZj?x=~q3K4Hdw!OX+FSAc;W
zKk@Lh#;k6_kG`gky~xK;r`M2&e0}whpZ=%t<2+pi>~;cWrLy~-Cf>2-!6n_R#lTHj
zo}h>i|H`YYoa$BA0M%8Zm&I?FS$nXofV!L=a5g0h)8J%FHC4FIq$K?>h)M4O(mG0g
z!ugxzXtKRgi$^YNJuq7PK6B4rOEXLv4R>BcQH2XH6iwO(FK2Vg?B(KyFZRNv<1(vr
z1d9Mi#h<b>sGEU@kFEX0X0Ve~vR_eO<t0|1&3!lPsjn|p*mb~Gv+eSv{!#`4wC0E;
z&Br{os63xA5jazS>XT2Hsf72)k>P?0Ze)EwzKi4MGvn5thK`w_kq*GG=qk2<oH@=b
zRh#d<D_`Dh<ux_DnG`7h$4|hc_Mef=qQlg?s?Zq(Q-e`%c@|Nmj{b~{$@?_;DXqi7
zs0}a(xe6SzW1iaOf<oyHzI^>*KcRv#U|2z+lV2yNceYVpp8t^IqHz<k&rG(e=6L1v
zIw{u~L0>`lp<N$0@ld6yho*2LbF?r+iDfusqIl5AhzYq%Cq^XY_Ca(_Hqq5p%8}cN
zIpsvoadn$OPaHDUSjqi*aWzd<O`&!(`zBgjELRb+NkOkd9;mSSGQ>(Q_r@eA_dou_
zgx6fv-=1wgEOTZK_Kg?*`Y{!Du(yvwOd*QAnoO0OXSF(s8PMFr%T=!RJ{E24;O!NV
zojV6)=e8z^y&=sGxW>wu(#MQmp4rN@zDuX3u66`;19hdA$!}o#5>>1jbrIAd73G!l
z3JD1MEnKezfE!RtLrYBmI<{flF`Q>6ujx+*;0rI2N-Wm;p)Ya?>F+<x@%LyV-rp!_
zt7u|Ge}i22k4g`#d$swsXyQ=5cE)i6DOAC7EB)+%zdl-%cTX-*=aKh5yx#gO&u$0&
zm}2Owo<3cz8I;!t@aN6x(>oNX13A1NKzZ*)cn!>%8>mazn|p2{_T2iSV7(~j=-B^&
zcOUWf=Y}r$yTaiQ`RL*AOn8pJUkU!4e2gY8>mQVl&nkhrhkO*0yU9oU?&PDsM>I==
z@>7F=e0){%v0xCmbJ1I)1_oge(C1zQgW#)=-g?T(p6q~i57XJ;dMmI#e$9Pr6Onfv
zzr1EO;9h0R(W5uM;)WhRZ}h%nAkZQJSH$g2UT~8^6g`sU)&ol7WgHZ0ezyyho+IRd
z<5fkTdkfxUB2tO30Gp1v4e!d_cBf1vaVh9@85+B0=;1On`57j5&G6a^s{zKA)%N<G
zEkZ*V7W#nYxo?hrvZel=n#al}8gOVvy}yopCkDE}dStB@z^YsJ0Z7MjnZSZ^Kof<0
z`@lC}PhG?PH~y+;bJkO@FZbuw`qoo7T#&Chu%7zsYPX)MJxkNhn;&`jVMn{fCY@O!
z7LXrPE!8S9(RR_-Zac^6YmV@%#C;~M$uSQ%?fvy%ad>z4;yJ=i$5R>XLB+k6oV>SH
z;E5d9mfmyWBtbnVqV;uEV3b&3O|}W{EwBbWv`j?l>zh9Rx>jpUt@{{H2DV^Lkz-j`
zQ8dW1fbD);gnpL#&qU)@wtk0uvwrsRB{iixzPjrF42ksr0(|9k{{npV$N^C>z5#rt
z&Nh6hIQUXa0emIibND*M0Cw<t{4$or@Z~M|$BgChRcz8KG1#Fm=HbVocqebYbePsl
z?_JyjGi-jnbeU^g#iDgDX}xqPlch7xm9YhDr5vxz4j8&L$odck!TJVKpHq^TN0V*U
zPD_41J}g@M5`EKaET<(KKV(d9m}vbs7+fCLf1&_qQ}=zY{(qJ_<V>TN#z+E-*75Wk
zAAt+_fzgWNVSZUbJjaLRGMevwm;Lz4SmNZW!;`(R8*_C5CnmY)f*si81$ePs&c{7s
ziSsH587)W7PS^|l6DxHOuJ_<ZCd&1Xb-c*7K(PK;-QyP?XjR=sRfI(8S7ZBqtxHNr
z9ng>MPL9>QnE7Fje#e$RmWkynVE=Yi{!RQ^3q{?>ED&P?@d93sNcKZNcr?^{2`>a!
z>0fg20sXhteIyw`igcV@6;1ZqIm#m?W<*f1(i-$w$K$cu_ie`sup^(ntjCIi_VWGX
z=2yBugo|^zFPSS$UZTn!+5dXX>)$g}sQy*L<nn!cHPRC^MYLmyBD%bvX`+7wF*qUD
z->&^*-{ZpZxxOj#NUm?c;w9fV&UU>Yg;cbB$wLgjPKH|?I)u^K**bfmw8@Smu%2gj
zA6xqG7>_oB9N}AW=n$#|3#XXfTuWHAJsi1$E5RlB$Di_J_yj6V$D{beK4@OY$&shI
zL~h&4hL7+Q&mb|T8;wY;v&1}XA=z63_N3|W4W~tIj11S6!Z?9&a;sOhpdcomuAE}c
z!=Ve?Kf#|ze1esEr$O0f=L_<8|F&6#M!nBf`Pw!YEX0myuu(i&LDpOJrNUi95vsk(
zo!=&`h?EG0`&ebaUZ{3j8UiR0{GU3NUgNbu&GWtY3cjnQx!(Iq`}OMKT)5R+<G16t
z>%mbgplUfi(r`c3z?1MfQ!Fv|BgVpOA;cjz|G_{+VIP`ON4>>J;&K(?u$(SolixJc
zo%5oxfgEFF%PXc^KvLRts=x41Y8hL)IyB=8vU1<;j+i#0p+i>dP~>+_uXaZ<aiHcr
z%>Ce&-TtBJ*U6n9vI%pJOzyW2G@9APj*jEY$~lR}mKk4e)$I0%hbUrPWu)|7E!1`I
z2RsR{mvm~->UB)hkDJGsBgPW$beuyesFT}BmT<+#^Y}i-_wnIjcaZpl+3?Nx`S48b
z0*_$X(SwDPjK})0G?GvFqJ7vc&Q8mNw|yv_UFz5Gugi|b{hJw6Z+K4M0=s1z=`f13
zB*r?b&GVruGSD{egi&VEg<~z$ihSWq9}ms=595VxYR6dJC$Z2Wp9rH<{2tiJ7;c+*
z>0Ww(n;D|woJfa!8|7xfU{z&$N0Wm%*85JZr;QpMCsxW7#R>o2)VlZ9vG$W;ldSA8
zHB@k+adl`LU682Rk`psOTw+Lo^W#t3>9^H<Z9er6q=vRE>{~Y6Mrx)yKbU$~E<!OH
zh{6Ezm@PGrX7`>AAF9%C>t@Ae87@j#X64KVYna2tFoGZiP)X{pCZ|8x1vM9;hJ4B%
zOoH8=0oy(h)K~I*JlO$jMTH&22xN<m{R9NofMF0qo*d!-dH&JZazz8{`bw}8?f8lk
zRmgf!_E4nuqtJ}c8KY<&lPNS~HIHNQaskbs%E6HvAr@TL>p=VlHAV{S)4o`_lcTD+
zwX0WkL3`#AIhL8mwqXArV(n2(&Q+0)mysM7?yB=;=0E8ge&NF7(^pVez6zJ2?$s$n
zqpj=8LTruFl3a`<oUJ}^M76siTZcdye(t#i!IE&lv~1>oNq=6LvbX$AYoa|*s;=NB
zs>=o)2%Tla2XS)PI?#43Twb8oL}4IR4RH8|l6Y9gZu!?}v42v-54At>!zKDyUlQMP
ztT}?>+L75h_XtJDA8jBUTtjKB_LH$aL7MDbyGN48W+^u~+n4*^p3VFrn&6B^>GDV|
z=kxkklco9Pp-*Lgwg@{D3>_YEt|=M?<HbgMWE8Ba*Jzm$9}`!H@0+J507a6w*D#V8
z10Kc8ZV`LzkirKn{fP_JbJ4eRuMHi`Wu)^yHgv4;!-$Zz`&s`jARk8itI&cq_yLPo
zwBEOt(j~g#?q?-57-{{YG_w68kv>mm2H}Y(mQJ2>en@^Q(&te&O?dh=(&t~1)~~1D
zGgWPe4t_%XZixE8q_&Q5s$<r;>Yg(>e>`etyt>x5{zuKcta>kcFi=O5tJE;K9aO?V
z^&)j|@pa0p`yDT&wo%osOCy1?D$viSzxTYLQ=|;;3xrL~Sfvsom(%qjk&sR!&NfvZ
zzb$%65ROm*Ym#`>E3ru#lYOsTNR$I!C%V`3r)c7F@&qW=b!8b?wFPO~!XQzTj6|<I
zsYD-v*j(!Uo}hd^+c;!?KdyNhLVC~mc@oBYl!%<8^6n~cJ!ZqBAYEf^2xoX49uf-h
zHJ@*i#B=S}6`RG3g&7V7+*L{@3ezw}VS1C7S+VN<XU?vcldc4`s#ai@x%TT<hs&Bl
zG24qD<^m@rTy^xNF?6@9Z2~XjX1VHS#;T7SK>)EEpu~pdV}|rg59L~AJjI0y7Kswj
zlW~3Kb1ZSE8h9{7tHv_3;omI;p&FQ`L7EVr*&bEG@KIBC<<47h2HT7IO3c;><@FyI
zC9cx1^dSA}peec;)6k9x>{ux*-ej9as0*C03NB?#znay<xd+d#zFGBvr>)ibT-*oO
zdD;=KN@liIU#)B)L)jupcez-k<1jlat_c#_=HM?zTpDWMUEgWDMfn+gO#~kDuq&=l
zJ((<+Bu+#M&(L-z33+A+KY$-`J=4Xw@T`p{`}OiWYBNcWM;}IN7aQ3TuOZa71I6oS
zE(<N_LFi6F>32#zJ=m#Lycg+|vUTm0vRbF6h1z~X{Y=D0b8hkIQ$wW4-HqAsgLjK#
zjF8vxiwtz6HY1r`Zaq}@+6QYT(Mp9meO|RmfKQGj(245H^EIo+MivKF-On|WaPxA1
z#6gNs5*ov@unSs*l#Z8kcxm4rttA}>9s>M4A`Q7Qwfs#~n|3^B`->hs?r>pk861ru
z|1-iT2_#Oq9O8kL^a6+^!#nS?MTtS?Qt0fif{vXh4QH$l9rE>BC0y$!x~m0j>2P1J
zM_;h_p6`U;tzw;d0C-C7)1Q2wMzg3-H{h0|yBHT1w0(iKeTTIjO^!wdUi+=kRqr5b
z;8J6EgiHOX*L1?1W>;~L;20(r(YfN^YMEAY5OQ6)f}??(h~q=yy~vquteMrTTFkMW
z6$?H+pKHAg7l2oetG<HEt=eie!jqYdRDQBodB4cQQ_neP?^CCod10h(G&;x+)QqB%
z#D(N*ZGNUsn<f%PdD}RL<M5j2ezZ7IUn>S4y1QX-g@C(kR>MA!)a7;$)~_`1M>|;B
zc5)rvK6Ll!l3}M!qOApEd$fLd-h@7jL+y|BECSF`*TOJ2(%l2p!~w2}Cf7u$O>vIx
zM!9>=Isd#f_dfNs^CLqa4&6PL@M9k~$N5H+ZEpw%$+ELOxCXcar%s5UF=g+GXXFc<
zGuahr*98H=vGEZXNz7`|C=skRam`Gg9^6*1p;6DV68(;<4~^o|H5(+imdZ)DRmzy`
zJMXVfx|ujk_PzS-?$T}S_S8cih0@K+lUgX<#3>^kl5Vp+L53i_!4iWs(<qubUNrLw
zHnj8vL*lT}{WVUXgxYQbKlg5FrO=O-EpU3?m4>xpd-=I$;dYbHb&HqFoO_aG11;CG
z_)dNfu9n}9G~!CRjO|Z~cLnG@fK%&*;Z&eMXd0En>8qMU8^h_i`2{!~c~*Cve!kuR
z5U0P!ESkR6a9Z~F9fZ?mp|)vke{w0~Jy2vb6uDq*uhtLaBF58gU$ktVpYZ~=EtRqP
z!c))mGoGQ0<M{y9{>){Jhm~o<Ir&T%_F1eetUdpX#GK(m@T8fN*K0JErBC|vKDF)s
z8=qb;61y@TcD;B}B&c4@@q5u6pJ?-{*Ypq1pHfmH_~PnFU_kTYBzz|2H_pJ?pWCsp
z2EnU9sIcyhF~9cn`WKcBwEn;*wchqF*2(nAswO$?nM!q-sh}Iu@8ut}im7n#oo*_e
zrmiN3l^R;e^#>+PKG(Hgu4_qUz}~UCG!?vhDETyL+3?veWBYPASzzEA-M}^RlhR{g
z;OYi%eBgFdKUVKb!N6eTXV+nqja?l*^+D#Z&#S&I7&kVrzPh7eUcEJ;`@H&fKkE5k
z@v0~>nA0un^XG9jZ?X`SXlc<8I_q5hPI?{&0NTvpIGNxYm006V|0^L~|4A1t=h;?g
za7aCy9j~E$R{a1p&6`M&UWgJohsW4~+=rw*tqnMoux!xxl2F?W)m8U$d>c+ESew4r
z`OfZO<I8?Q3nWRIDNm-eNGMx;8bwXM1IHPB$lE%bS1z(umFVmTr0P7LRLDgYYDB4{
zNL`ep#qU|3_>Gy%HWz|v1rV(MV=)MxCpF*lqr6#=q+II@UCPb60R)8))IUu3%y9p}
z?a&1Zwh-6WsWZ*`6l%L$85~KDuapUODwCtch^Vc)MV(|+#QMp{ym9w{*r@Pk3q`l$
zpww<p%W~6J?WCqB=}<wM_;$qUB1?1!6n~AYrr@`>6<NwuMWVMr^eQ7YC_-h!O%D60
zS#`Y5J&%8Or_X=9i(q$`kw~|nt9t96h))d7I8dMPlOL>}3VbuKX*DyC*0bTue@|Un
zU+rpjxa7<(vNEx-4;0CUfBT1;l7#|Up-BB+dGZ^+ZjD+mcu`B%O`e^Ar@N8F2yB9~
zgp__QhxYpohScr^Ip!8xYysX$$c_e_TeO}R5Ds1-aq#X85dQG_gO?4r{E5`MHbdS;
z`w9iZZ6w*Ro>jt=Jh%{}>b8T%for`XEHq~mif51++3O6VjT_OdPYkz<VL`<XLy?ZR
zQ}4wTx5D#x^T-N);xB^NK`+BUpgjy|v1Hk;KdLE7T{WynNqU5LJk($51h`?7<AxK1
z+_3E1o4^fMbJ9lL^)$EVP6dpPLc7GzLjOZ<cpz>s>DyT(M2fTdA+BS?AKY4$;?$?@
zH4iq%=EH>@`?{%n$L`(wf7r3pKB8m2*Wa;v*RhBhF}#iq+-4IxHsW^$BQ~H&$6o9E
zKkOJcJJT`No}y84Av)p?g^9Je`P3_l?RGiQUc1R4(VB_3x>qnyCr@U1{{0d{J0m<4
zB}Pn%Dx-Ce`;&Ldv+2{+2$t?CBk|l-Mo6VzQ)neL(PhC`p|B+EG<E9JdhA;gyecYQ
zTEAW^7TZX!606b7Wip)A!jpkz4^F&cjyIOb1=Cr=Zb_P!HXjuvWT(C*O-O{FW>ioC
zLkqaQFOu|x1@}89>RAM{TkNy)+12j=T+0_d;}z-OA@h+ZCa49mck`f(0Gy(?ifswp
z@ldMzyYzT{bxWwA(40xFp|%mg+tBf>0BwpSNKGG2Gs21+&Q31hOn4Rz9QGMXbJ&lx
zvc8t5{s*a<@6db25@}tMinM;2YJNkdD~uRA<uY@>BZQzAH*s!n6^}D>O|1HOQG#OA
ztK(v@=^-CT9ClgLAJMXLRq-?2PSVF3MVc9?CXyImE<=sSbRo;}YA6|g_*>jSzvEs2
z5B{C(kw{LKefG8!#k9t^vXv)^TNFy)*_7=neNCPhie8+2ty6@udp&!M7O?h?;IOF?
zFnTz1sIKGDc<Wy87cs}=<g;#f*@>PBnF7@W9QX75mMFJnmhN?H(v=ZfTqDR6KN+sZ
z6F+a%PwB&vNeh~IO4%EG#4vVfo*~3`ZqfQMtX0urA5pTVbiAJ09>ePfSKfJR&86>y
z`wDDeMo=CJGmF(FQ5?f;1HS3BHR!ExLR*7>vmx4QXjuo{{}acRQ8Vvw0}s85>cnw;
zDm23^ROv+jJCWpFmNgshL*?lNb41KS!zq)us9mwhtN11U?D19nIkJL3y&GnZ8G;S{
zIDYpJahK${2@M@%hKca`9h$cAriq^!`L#b4Kbma>YmrgVU=h3^HGHD!=X!-K4m7)s
zzpoHpDnj%!+nGR^3d+2f`DA6zSEX%^N2dpC3m4Wls!yOc+7pY)*QVf8STGS*oy1p-
zAg3O-9gbvpT5rmQMz6HZ4rtiTCJ%W~yZ^pQguwpCEsQF-_4JJMPv|0!W65CysnKn3
z`s!^gd26-G%P1dIZ+%3079#ar)8}L3VmUnhh~R`iCX5jm^lU$R7E7Ex1oNlXM`946
zw&z$=5c>+3LM*$rSc>x7wm%es+4gd%U3WgDBdnohKYv|q2uc};Q-6Mf?PM&f%&|MF
zTS&bV_p!T(21dmS8UAyU(zo(QivdEi@!MvcfsnOYIh2r*+RfB1hEa4Y=aO5BZRJ#1
z_QE}vSqLu(Zzz+nNu<a=&Zz3sA<q4=aZU(8=Ct@BRN?WNmv5$x^^m&+Ym3*~WDiIU
z0xdPc&F3qL#!jEWi=2>XZvx9vc`xWDH#|)dz`Q8zK;{UwqSBgFRvVK_wQFiB7Xf#x
zxLSg6#HBM&5JOcxGaHy%uJ#EX4a2BVt#&jFW!wIFo&sBX#C3NK*zGZnE(4Q$5FJfN
zDYB7#y_9d)jpuvmSLFMgA>2rPcPZbKT_~YNLoZ4|viM}6wDf;4*K7MloFe^>y+A+d
zmw6JNP6aM42PWzl?tZ3tZ<B;Of9&<z>izB8Y%}XK8iok)HpGg~_C9;tQ^mMoPXNyB
zzL8$Na#M{u-m98FQkR1JjNsp`IdcP1KZ|XCk3QKH^yqV(N1w;7S2u(HssLLXmlgKw
zCJr?<dfJ5JyS&`bcj`Ni9&0k!x2)@jY4{CyuSAIoZ-kehFOpMH$Ie}ij-z{u%O2Pm
zB}2eG3s<%&nf&KSz~Ya?r7h{yFCO)MOaQ2!oQ5I8g2TSsYtaDeE9`QIUhu+X-?=?u
zVIA)@EQDF{usXHR3mWenKk@EYG`q^6Upfg$yTu#H>qarOJJ+z+AV(F&Yny1?;ykWS
z{d|TV9s5NgdhTVXA3642_PnugPd|d|ZZh9?vyVXhtDSD-h;X*s6NO}_ikO}JjcGeb
zkr*a7H+S!{`8?F!s4m~-sJ{JEEg8he9WPU7JYKd9`QY`FwbjLZI2*@q`1|$1o#*e<
zAY7ln)Ay3h*||9)EsvRWg%G=59pSBCFrC+xn^0-8oxwLXl!>$PE~l}c*qri>RRkJa
zjU35;nZTFOmK&s|!yn#UYWhd1QPa`<6j0M^&#jl5Ub$i8)D%lpNz*PyO_Agso-)Iw
z1*=n$7Lo5ACMKb#ju#84Y1Z*V{d%cM5^@zIB2BVT3-G9k=uw+NO`-O+s;t{2GKzZV
z`l1x&D<a(}>u&P5Oxum>oZ1m;dy2~07r}uiyjKtKo!E-w4&ecYdT*~EF+Z1FPy~JQ
zG^Oqu)0-;`G^UY_LQ=po(?wO<fQp2RPw$_Xa#INnZXQur(7kjG1WFZ4uPZH?5DlHT
z4ED74Se(STshlX1=R9m|eU&<s?0fx@-xx}`tfp*Ent>U|qdcb>-X+1L=naSE;A|P=
zawx82$JZwO!B=H8@3@-Gj$E<xN^0N!If%>7JK8}Ev>wFP7&JLqjV8-JdEU|FRQI|E
zJ<QRhao=RwHDA*RMCk0VVtXP@SC3DcF4ed85smllhV1dVZA_S(V<6o*U8wzE*84nf
zH@m7(;Bm3TuM-#htwelm%il)ak6P#L27WlV=C7Vn`j0&sVJGow60dy?+C(Jr#})w%
z7yJ=XV`uWL!xt>}^WGES@^p36TS0VRU;G4W@V~n4ckOL`o@zfaxX2i-Tm{uSoju!F
zRsVN+ED7$O@w24T=&`7pd(E}~MO^|v)bt&kx64g{&Cq=M07!a|VBt*?2~YiuV&ibn
z%(b~m#ePXKp#86DQ2|y*I2*gj?0%bC>Bpef&4Vp_4PBa!&35yOJ*;AfQOpEe-aV_h
zx^&j!%@uH&FUq7YUBFL)fGc@&y#j8XLK8uu8&a1LaIwVHO%ZTsUIM+N^vRa=$7dWT
zvALEkyTcgw2Be#aVgsVBDF5(mM>%E58C*v6)D1((4SI&&<V!8C0Vpo*K3CkPy#5qw
z-&vckgZPsh-mVs%4QN1bP}~24Xmgi{vw1kC3&d^zhNxsA6BF_H<nH82FD8A{fl2F>
zey-1(G)q7EDXm<*CV;BEVRHjWTBKt26#E8io2gKVt>Q29SMisphZRDw35x0nL9hs0
zYoNc4(r+=<Z2<5x6}xJ)i#_oZiZyO_vFlZAdx~vPKwLns%&r^Eas*j6oenm#9+eE4
z$o9wPVeYXceHn|zmSQC~H@i<N-A^c8P$nNqaZHcOnhpPi!d<pF*0cECxT(k1RWd90
z>TXtEJ=?K@;Q~O0s`q8s{gOX{&TayAy+S?drp+$)dljqQ>|&Eu>?6#&0U$Slmg`jP
zzQSUg(6=5c)<&_Q<MH1iFz$p%j;uahS43>hG|7x`>p9rcJR8KT{X8>2Dl1up*HTI9
z&|aKM>}P9^I}whVKK3||$IzDP9pOfq%QKgyzovNlbNykvsU)o^z3F%L2OD`wS_|0p
zi#&1SQ3n$LHdrS>yqDYTB`xzuT0RTuzv<7P^hZFYf6Jdtb6Pt~>FfEU1N7``tzOKq
z%eh_eD1lmHrT(qNBb9TE{>)apKjJAfEb{}ex$jwXnRt4D(sv4${-sJwLCtKD8JFpi
z+0*+d)i!lGAANN)bpbExNP2ItBZBCpH_>oOe8v(p+j<Qyv)A+jU<uYY*sJ1qxhgm-
zbeQc`v2Rt;z`0Iu-->g~`)2m`YP&d?eMdk0YxM=$dwLCNlBSmZm0msMS{Hc3{2KI9
zV=tNhUhUhvR|2BgIDN~{s*Y=#ryjnGaC=j&Z|ZXTtJ0FpDdaZv+LMx>Qu5K6_dGCc
zXjcD?l0INo*GmAF*)5po-8)IyA(-+!DYko<`ZKu&h7HD(^Bw*t4f61xc_Do%n}r4b
z<oWYJ5qF-@;z_$}usPu9c_|?b!HpR*$72-n&lfh$I&=V*=TNAkN2ua3c2ik-$cooO
zmRMp+mF`ZoReh37l1Ij~Y$1X0tCYfqvef1-ea3jHa&Ae+ixxEcSP4oaRMg4)ggFf@
zUzf%Y;4g9YsG|84S)VNnhm|TqZ9igl*Ra4oa%yx%B-xU(@_aN(w^ES<U7MVQwd|Zp
zQqDEBkQop}Pd!1$T~;pL$mQW!kf5w&8U6CX%=Yhhf#Fpq{CZ$e&WEjIu6(jy=RLVc
zJ+$DQ>JXPhHhE`&ve~B<M6xgAWiD8p2+TfR-}ZjI*M6nVdzlxMpA@=oarxr-cgzdR
z(&VM}4DNe6&qqQ-_Bz=}lzJPuh~mmlcx89jl+ZC;SQf>|PF=;XhBuPre2Q$>$u>Ku
zq7K)i4v+XV6vi`WDz!+aq)PDN?1Qw#_O{}&i9Am|s*6um@0Z!9ReI%9D)&isQbvf^
z2Z8Cz-0xL8?5jqq<ygf^K4rsScR1IlJ#GD~i$l?jheYaD$A1)>F-nQ7hIfr5E~~CG
z_0bMzUOj^<<m_}5893jV86X!UsE=Ik@TjM1E^KEoxA4xBvKMr^I>_}Jx}3RFAcCwR
zf_Iho!e_6;e5uikdad1dfh%3ya+a=^-_r-FAs@36axPC%NB;z;Qbxep+JhIZcqm}l
zupL_!fv6{5G*J57_<&!NVmV`8r9}W*D2z2%X8PIrl}NJSqdO5>#UMO(oXmv|TpM2p
ztPL@Ukd7jtQ#%r#*-j=xH^<UjY%j36&toE#)Dy&9NME852jG38*+qAN*kw5we^|2D
zxl~XRD@}2@b9uvEr5v&0eD|k#5cr-U1MF~3$1B`IGUcuGt3b}N)<D{m>BmSD2QyfX
zM0C32IBm`y0r=<Bgmgq@2vxY1lMW}ZvG@F8;kkN8xte3Yjwcy|(iBuBLPiCxg=)mL
zYP=lmR#^%BMO+Pjjm3{S&&k312EOCI3&~))WPG~R+(*0v*TK^)NyB&e>P(sQAkjo(
z*mkuu6n!FzqkC&~>$USUW<<|;D05t%CygHZW_P!dDv?^J_35G1yA||l!G`M$wYeZk
z*H$m2)J$WS^`f#dI=U3;IM}>$uyr$Qu2Q`WHw4(L-uE8Ko!1Gtku)p=0|jm*nInX3
zHL<(|<3F@ajq$qfwdJmpAznw$E#<?dUF%a7O{&5s@A!f^Lij~aXP$RE<~wSpCxa+!
z)`1r55A0X7XELhZ;*_t(UGW7XdC<m7^lp%H_+gvWyS%ag5_?ztwiSw1wj$jN>XOvZ
zK`x!w@fDHrSUi11HLp(3<&#CPC+|kvhICSu3sF{nPboEWi~HSZL2pXEbT`_=c@C<0
zt)R%$mW!A1L2BXtLHMMPARW2BFm=m3X%yMicGXU!Sdpo=?ryYkow54cA6?-Wc2{9P
z-b#V~Ayq7@8_7AMc^M)mpnp`-O(&oN`UeaUztT~&E*hXa&c+kzaN2oab6h?XYTF;d
zKDzDGcp$j8@kh_g`BmZ_;@-Ts=icmILv5GSi05IfB+s$g%X~U9XQWI->t1eNnEn@h
zkMnqi_0<OI3)F*~@}7lt5%Mut*Zt{PR#%I4G1=-A7Eda6a7e%A3g>w(onKR+f{V1E
z-u|4tDvJ%5*p(L$!n=_S65hD2V4><*r4Pf&bk*;i&}RC|tO4VbnB~KQ{Z+cHdM@Q8
zfame6I{0+<TTW;jtK^ervHPStDbuNZe2_ZhK6uVj$zfxnREyA_%O~!ML;gyaITi6c
zTDO(lVS?U-MhwZ(BpLC8(2U*qu4o1(zZ*>+a&(V-KYmPY;zSh^@SL3Iz%<buCBGXV
zP|Ke9{(KtZyUbEdLnFF_c2&kZt^vf>74T;m5N!G~UVTx&CAMAST`s3DwlB%7%Z}zs
z6U=jKm9Oq$oR)F)V?&$(1F)jIT={k)qe6v2Q9c2Xi2s%iH($yF!hFa@xMb^qRNhJ1
z0wqYkGgwVdnD3as-$8<bvG%_^dEUtQe0hYE=K|T2=jw$g&&hF@^(J*Vw-87!35q?%
zAx)waB?4#U(D!gg{sL>6_FC6aI^Ahb$<nE`&ABynsbK<KC)*>E?SnkoZu5!bjqx30
z$%~xlr^$DMP()3>|C7NP+p$^_+)I1X?iZ2F6xgZrznz!wt4PpL%;8t^eXjk^_T>Gw
zMs5l|vQp`|gtpl4I4wAEi;!f;RN%V-Iu%Wly)jgy&o#=3On0UHTD)3Wv4}LZYcZGK
zAVY+VJy?4_D*3*|2r($%Z8{FgA611>GUdW|y^#~{yvC}DKg?k_Pq@o*Z(Mb6Wc#->
z#|E3L=YR+D{XiWv&3lCo*BC%+52dyyoTg;^2C59TMbSRwCK8cchYvt+C=_|I&e$@U
zTIi_+vBtJOC)R`V_X4JpFQ%MZsN^}SzbDL9Pkco8I&#9?<Vjwh@7k?C)mEcgOrBSD
zk>|CV_tTe3C<Od}5ZE*8Bz~u8y6<Y@mqmIu{KaLS>E^>#zC8cSN2N&UO#jRd>7UVE
zZ_PZH$J8?{j?>fqM9HUzNXbmeoU2?|8OEAyoFlz`-jD)$_}$Fl%os1%o`n)r@kl>N
zO)bpt*7FkFr~KNj$e-&k5s2}`fkX(5)U~&|PxsrWJWc$U<>N@UegBv8QB35&B_I8|
zy2?kTi&MB?*jmd)>z9uszAKiu5&3xLE$fkwKOdsfMdjn+uaw!R`GRIM<>Q`M4f67_
z7TNHBk&l19klHpuKK>gt{V(L>2^^mPhVt=HKr+en!%KMhugb?4$84H>97s3-Uq0R)
z7dTq+I{BDo_){;G{{Kuq9=X;3|H#KT2z9p^^6}c2{ulCbHL~LWHTifHo~!>&`B>Vm
zz75OAKAQK%<m1GBB_EI0bPveK7dSs?TN_XQ+n0|&&8$~G-gSFd`S=@Bip$5DwVNj&
z#~0?$%g2LmbVBg%a5woF|CRf6lYLsBe3ZW0@pzQeFobPVVA=1vC6MlFNcLSh84n`)
zIq^Jbu=5~V?A%zP8(fL>;$p$ugIgr^y?QTk1sP;mVnxUa@9rCWUhH4CHWJ6XME^9Q
z+;mBuXsO!%<Bm0=AGD09#@p!{%4>J%x*K>HY4-!QHvzZOj%|{Wb~l!;8hO+{(<>*0
z&hHM?SG7fex*L!8O#;d@u=$W>wzf@G>-0*%n&n$HXIGm`Gh3NvVrK>Pyt>c(E_6=L
zTUYWck9#d#I6TlqHzY7u@|s;4OWY>$s7{?#Ze8T^2d=PF_vh*Zh7tB~ob*b|$%vvR
zP&=Gust{4}<AP{m5Uv{34GCHWQ?rKX_J28SxWTZ*{9w%5s=DQK;IF}NPr+S=w_Lg#
zdluX^O91wyXJ%}>S0@O7$x%YtPtOyNa~}RI!78nJ*|773QTAPHRjZLaVR#jwh6D&B
zHwJO2BV2tRvva{AySs2?^F;#O9TaN+oe_g)a;AbxM#_!O$Du1wYs{B8{cCc~#KP8=
z8z+rVq~maGd54sypWRo=?<+vwWW$u}?(ST&W8GDHs7=?~1-e^*mQ!)0fz#bS1BLA_
z-5vF;@@#f@hn*Yj?hG|x-JNRiZLGT&l8XpAD;d+C=_BPdFZG85CkFjy5YVCBr*?pV
zCO)$X1Z079)=NOoo5`Zh*aj#(;v7dnGSu+;oK4~`82#w!Vi*<Q5uVpeKyREK#Hf5K
z9YzQ13Bp*VNkIk02?&n7;aq&DIIBrnmApxsEPLX1*B=>&=+Bu0icrXIMf>9hsd#^2
zm!79(BteT12D=1YfYi#BT0I$Rw;Y!1!!blPksZjpS1bG}NJxKQiNI(mOP2lkOh?5Y
z&JU?60^{XRZ7$C9FalfpG0qHZ5XoK8=YjUqc?IN9Q(XkKH=g`PpncttJr3#N&{q_9
zIwTXs-MwdlJBtjwA!_N;5sxu0x8vD4#(2u^MLM!W(T-RJ>!EAI@y0u%ZKPmFKAc2H
zu+~7YInMp;!~)KJ@*YJ1ykuoDOm7;1vpC$OIRNUM#Pm6_w<QQ9;>ad)uE2<6Q5Q|*
zW2x(#6l#*;tN3Z_<QN`7aomol7M7B@6s7LGN)SnU?IDS6CMElRe5QIh+w8Pd`O>cH
zVHc(4`hTj2U6mF$71yJ*cyiL+`V0hY42|QY(qoA80D3R7#&hGJEk?*YSmT=`De~jL
zIq0o2O~W~l%ho&`<bi2jJH<s-9jn_q72s`-(Z?NjLMPPrgocE2%9uU2v19SVDqh+i
ziJMQ)b@O;}s#@D!138!G2G^7m<9w1nXT#~`UMj52RFj06hc!eNztJmJ`Xy$)p`G(e
zn@42AdEM3G?Y1tJ_rch@|Abm~6)sVTxg#Q;iYCWYL>0UK6+-7mT_&^19%PyBFz%*Z
z*x?O2u@Ft1%fGSZT(t?TqJtK75JkpV4KO(}DSPjX0*-w~!A!Nuoh+ODc(IA#$fP*O
zj!T6(^$ZIZI@;4=bZE|aH+FSln}e1D$!9LuM8Q=<MNpq9b=pj*0CZSbvTT@vjlRS4
zUv~>mUJvH`|IrO*xBpQnFx_lk?G)dmhUl=1!M4ET6s>E~36JE!Gy`&Btwk+<UZHHZ
zjU}g5*xqEQeQ&^1tU(3^!vPtmyfF0r`K9wpLv6zp{_R*Va?&axpm;Y0wBL4S_l@Ah
zdWh<6Bbpb%E3Nvn!++xj)D-h%*_%5BkprZX%eOq%4LMMTRnU#~cEQjFL<l!y1Vrzp
zr%V3`pt0>9A*1K^8uLQVWowBJjNr+>FQ4K#l9p$+26`8k_2#24LqMJGcuhR4a9kZS
zU>I6wxvfqHQfF^9Om1*)U~eP6&^9>S6pbXXJ3D774S^VinUk}Pjo7;hYy5lEe=S~a
zv4g}h773T^MsIMyZeXTuOKNCARA+-e)r@gxg9aKQ!Xu^sS1?(bjk5Oxw8yiPeV@Zm
zPp@vw`VQ$|gjZ)C>DF<N>8DqT)re6|l}Z$9zm8T|^FAO#(S1OtSJwyj=hv08SJt|Y
zwZtm8oQ%J%&+(v8%-Vf}e_XyB@twaP<${M$n;Z$dB86if;%bfoxP_TGi+j(B*eRS^
zRkm`~kSyDBmmnc}v-CUGsZEywItv!=bE@%`LyfQK^7^$snhB5SskFr>nDD-76RX>V
z`r_t-3H7rbg8lF&)DaJBaJu%R_=FMzj&Zz+0227qY)B*fvxp@yrE2K7rj)U8aVCqs
zmHtz|^$Zc5l5Hip>MD(cn-XO&o>I`AcmaR#hUJPC->^Fc(6#piFwW4|W$HuMEaQh=
zrGcSVZj?ngUM~lD@kB@G;sASYUt}V@zP#H+SRV%vjsx?*Eo+nAd1J-crqz5)-?O{W
z=j&(JnqDS-3l+xbw@JTzcfWr6wbiC(g4gHmJJW#QnZ#uGQ)YWP+(ujaRGQ(U3(Zq>
zIr55;B<&zo;qsdtp|-6+T^4_@jZd>JPcE2dx9%7uPj5W`vaHy6I?f&x;4wCd9ho4&
zZ4>QRKMbxSo3{ZKwk|(gPyUpH@Qbe^Cn#64?+{>;oegu^IqaR#cPvX1<9!d^uE+qF
z8ngvkX|Vw|cH^1SM0fUX@_HS?I5oUOXh}zA#K;}RfzBKBf*M`PuQa>~p$|GSowRul
zhW9%~s^im!?DeZ`{yEi3j)X(UCeCbJq_EWB2K`ZP9I8r)<o|qCVtMI4{853lSy2FE
zJP9zu-Ilt+z?}t#K{3E#$!`zb8da4I&pc6BS-~~3*>L<6J-@>i1b!c<VZq%~J*n3w
zZbYhgqoz25cbpssbY+C`FVm$~<)|lFcI=+o)o@-Lz_4>MCf2c}7?l`Wi)#f*Q}cc-
zXo<pHqAOapFO4%sfhKUlNo3&gd!zc#P4irb$N};258!696s{Bol4W=9;UIJ}(32uS
zyvlvv&$i^8uPC|CHO}B$O2pksT<Kxf=?0GWyQ(!V^?pzNwGQ0#gN<}xzIq6;cd8k2
zdDBsa80gprW47~&t($FB)O>>C@gq+|Go~q?o^GLcmvh`(X;nNQ`Rw&j%c=UNAXAUT
z_l+!mttZ#MMI~xQnfHn`&0F=2<7u3$MD|F>y*a1vnSE?|!sb*q{A=c@8N7~B22iF9
z!fcg(Q50+Ro9svBanVbBWd$Z=;D+pbt<;tF(mgB_lSZ_wA++<UB5Ti^=8s@$QD30)
zX+PAyCwRBF>un6R>gh+4oJVe;pe(5I)8#2vZ{#}(Qua-nay3J2E8c_waz4`?aPVyj
zm@!4mnWNU5#fDN@2It!-qmA_yP;7Lg6ekbWH;86ScEE)+>vytjlyM}VupG6No!?n(
zW>^K?W`-kYBdn(JqMI(XacYh>k~;~2;<Ryrz8P(V+J*|y_0q=@9c2df?FwF!ZiG9D
zR7C>mJyj5b5+79JaDIJ-mfJH>_q^3k+n!vCntsHLR-Q15BnJAnU=<Iw4J1UL@Dx#H
z$+B@R&ZuUSI$1Vt8=wFe_2Om9qCCSNEQU6#pa5;%#m*iOy-zAcpHqxl6FVR2X`^E2
zeRAce#|%wx(dK?$57s|DJpXLX5S!u}%OaBm(FHU?BO12|aW%N{Kf6oL_+N!Lb1u*f
z#=0+tf!~u(d@A<FT(BfhawT(6o4CbLn>uH6XX<X?{A1yflurFFUWMUcmAugFh3QBn
z=?ODlnAL16L3F7RMA6eRixz6PL-ZWN#VSyNu>G!vL$k4Aq39YNl)%NQE&r-EtP00$
z-So-r{YdcDMHasWdphS_TTbj9nZ|b9E^XAoIwKL^rCj_%_lxdgJ@)PwWtrUknrh~A
zCwE8(qs8f1LimK^bmHBSAZPC+u?02m_y~(m>IUX3771pzfb+qAJGKAc_0ebTIhw5a
zMFCCz;@d%*RF|R2TkqdAn)DHx4c|D9YP!zi%W|{$w_4DyXBJ<@H<@eX^Gg)P(}1Dq
zM8=;Uf2E^5I<;_p%(P;3ipeTdE|Rd19#5|@p3b-_E>97bZX(rZ>7r?mFrT-c-Q`S#
zeBU;A5jJ6Bvf+E|vrmt^VzAj6_PL0)BAxmSEmjna7TexCCkI-DWX-kzsH-5&XqiQF
zsBJcxBa2_}6(J^~f<=p0uxwus89zG=GEVFV?Q%m8ba1hTEl9hZxOpLUBrBv1(r$o8
zO4NR`?7g2m8u8fubp?FOqmdT2`Ap7>nT@9$1$~7is4n}H+Gbuhe8JHol>8A6lb``~
zPdY{e{9^n-Y=F$B{wLa9>|b88E^q>C4)bYnZaxk6=F@ZLR#2D8&!<q^3j(WfPJNbs
zkVNBrHo<24qT$ahx$?=ck*tmXzPsJ0e!k)6m8oURQ!j}fpgVZzdf>VObWNzB3pR9O
z^B%g6y5}3A>tNA48j1CmI~GS&dt}*Qc<drJFUn20-w=*)eG~3Vee=ZTU{t80v(411
z*+*zFpwyj}Z9TIsIMud7ee&2+$GC@`d=Tr_jC(lJ>P|&r4Zq7xP4d<l#r0h*^f=NL
zDWz`wBMrh9;n{62B3cD=Ayn(HFun6t@XUjyN!dhaoH;{NZv^w`#X*7rg99DCfWd)5
zdf|RL(TlgRp*joP=~tJ#V;FyG9jWS~CS>Py0xK&Ja1;rRS_8G5bvOM8jbipL*YTwl
zsS6gZ<F>aID%wQP#J?x=dsuS6{asvV@dusMYvDI_2)VUt!Dd!f67L&Jo?3Zl>Cn!!
z-7L<KbpgQK<1xJ9VGFK?$C6Fh=D21&p$k$T+KTJlBDMbtUDH|qe7qM|F~%e9PfZ<$
z-}A?j&|VM0Z7&%e>3BHuWUBSGQm)fb>LVYA#`Evw#i7Av*DNS2xp>&n7b$r_q+_M>
zy-vP|{0hk0NhMS7^9ov_A5!R|$6}@H6m<Xk&Y>?_cV;%gqzZMcY-5wx)9RAYwToLm
zF0Fb@t9@C(<>K%gd<+yIz!WRST|A=uO^tc+=FP>|E(*-Wf^FAq@8Glq+v0Th{(V!Y
z<*?stHRWk2&J-TLl}RYxzGho0vsr4Kxb78f6S8y8Sf>v<$<kk=?9X1iZE(op-rVYG
z3zB8&Coxc}<F{k(7@MfB4t8F1s95JMof+bF{>|oYoi{}?S=OUi=O4IhlRN*1O4oT;
z-8k)B{2tb%&TrAZ^8>B(A=ml%=)#Wgf0)<tZ&lE#j%Dfp&~cQbP}{?{E*epd%X3cr
zo-meu$-DGHIUZ70&=}0IzjFN9K5Ssa-q>&lN@;<e?~qvqcD|R&04>M4JrcS8&aPO}
z0f{Dwy@@W1Glv*WblHLrs=wZ{pBSu03;F%`i(=B_Jq67ymJgC6v|x6%&YLfOts->y
zwbf&J<X*VNuUDZA+AegTXT?mkv`C+1io|C3eso7c?_cRvr1!u0+s1ouRG5S)Fj+`(
zk0iiz7v(?K`-_Nh5DD08r!o%;EK_Y0$dSfiXDH~MM?qN-1r{yBp`ctSIDtQA3)B#I
zv*&JkSV2#3Etn0Sg#OE4yY^HH%}UKYNMgg|T`+v@4Yrq6$nN|lrDn|AL|RU_5JW-3
z&6~QlQvy>rS$1^KB4g3FD1=r)Hwe3qNg;}R(zpohZhGet7^{UmfuY}&L>zV(>T&T~
z<&i$i(syFo$gdfXfNrH7w7*VRsC@G8Mb2B=42Ao53}QS^LVrO(p@K`Ii#m9yR}yyj
zQL@pUqgNST{PRO~cOwZU*W!Fe?G7CEJ(Pn|(FFB&l_+!O3f9_}iGBuH*DgkVOp-zr
z=nRIYUZJ)lAQDp#js}zdmd_|M0EzE7Xkl_K0^}D2%avbjJ+$1Dh^-2{Uib2pr_!Ry
z&;rhV8tTSXkM<_!In@n@G=c0eCQV07Ld>iEG_L(gPv*~haO2HiLyt#z4nv+h1l=`i
zq|Q~=EAM8AnKY2<vj9D#b!o3??b7(cx~4C=_qp>S=p>k()2)A)#B}qg`gfB0_a*y&
zlQ9VB)X~_wccwg1prV_?By6iC?(-g#Uy@4svJRp`%~eOC=;!VCrs`GvYL%VRyD;1`
zbwEk{AWZjCxavvO9vR`E2L+SnJWSs>aLy1m7k=pELuPzIUM0D_@xjrK=f+|h9%nPn
zRQo?cC@!95^C9`v-pC(aKAVTaZ;~2lH5MAR7R_MppCFOYs8!V2e1{k^Ro!G4Qbagr
zS+6T@Bl^Q}Ic-xZ{@dT1UC=I+R){_1G**Zm8ixKY9O{}#Z7No`=E5jf7{^LK4$Zjw
zTU4CCnAoJ;bJDhvat`mhnz-j7eosPePn#}|#X{36(@Pnn$zFr4P40Kacp@EKgTX<-
z)UF;(%spo!3Ds~rT&=eg;H#R=W4u5Jd89Np;#H&X8u&TX*1UVmB?DNahO`e_Fo2dV
z)b^<WOLDePEm2@0q;3SEp|*<<L_dco_Zu<vDJEFzxI1l%qXyH0;1$ue@S7UJ7o8On
z(ZmuHD_A3|Xv>GCGiO_lmZ{Yx&HHgVI@{JNQNkWW&zp><z^b-uXZ%x**WKZKRjw={
zlhdLDQ(YR?8b0V89BT`Blm0ZJ#@|^gd~fBho<aGbUwx0iL-IlA7m@sxE-}XBA*o79
zH7?1Uq_(M6Kg(^S30+Tm$PgrYH+ut^5;Gw_ArtU^+vhS)G_j&fcUp()d|I+^8B`fb
znt4jip>D)FzQ~3TF-rHWTQ^T4tKIn6{yR15dOWd0>Vk;{e~FgtyMR6sG;V~t7OeHt
z)FU&fWS~Qz><jhYJ_?&Gudp^uT{2KL=glIHKg;A1{+)=GM)M@63kh>1*M*_$oTnAI
z$=UuAw^nxwYA{;QFI_wxb_%UC(Kslo^d>)jqTVKhz>?^L%%c+h)0~_-feoh?UU*Gn
z@B^&W@GI$%*0T4KDiXDUU<<R{1|%;4B1zvReYR)E?fZ`gsSmT==1j8h-@n|GSC2Z>
zIs<dT?Lq2riC*~}fw<I-5r{250|c@Q#T<eBNlI=Pyf~uYD1N$NMH_N60o*}!lM!bO
zQBi85i6h~!e@z!LYJT6(NoG)st%-@d?ikP^RPF%{y7TYvq*8w3HY6e|v(4$uHbVS^
zZ64y+N=pUt5n9#Wu~b)&I8hnvxpEe!M)x!z*3Swx3U0&m9B$n-bBV>Vh&T7)9NY8<
zcXnWQ*`)yDXDyd#!P(gch0su_ZMquqc$~NEETdc}A7hC+ElFSD5y`k!sBH_LbWA$H
zL`+{WLumLb;53;!s5;7>ez=wyEGD#}p66)D4P+H4(q-{u>%N|HXWEo4&p#%|ku+l@
zMEFw$3Qk)mlJk6F7(8(gF#tY2h{KIOt<o!>QvN6BJ+sD3Uh5~bgw?o5lFnO_y??PO
zm(*5mdbMt30Vh!d-{_J0^K>}CmK%jL#to`BbCP{;{JxtpHo200Ti14<F$evw*o-ka
zHZWssK1Y%}HGH)vlK<66(h+Z-)8<H^JKX20+lf1j^5quTz6&P5^mzU-y14Pwz+;EL
zNPL3zjBkH1y-DL+uZH9*RQDz0`y|T&E*Yu+ma$lIVSPtV%kv_9!$EEtJwxLpx{_?;
z9%4`C5v1tsAUK-H^_nF@xXqGAenkf#-0JYzq^}b#F@JKSe%2uLkWqM|GC7POc|rMZ
z3sB`O)l;0MKRr?`-NkyhgUok1O-O3(I~22cYRX{42k4S&nV3=>J9FfdIl$B~JG@vy
z5GOy__}*GTSbucjega=Gy;9Zz>Sm5e{7mu)<|h3HAT=ZMeBkhmqtza`E}vg6AK!n7
zm3Q7K^)vTUQ!dHR;-CA@ce8D|U%hz6Tq?+h9~dFagRmCRdT?{Y_}00V*vvhq0qMdJ
zfUl>F*e*Z%Fa0rLXtlf;vv?IN{1~f<#aLpi&=XljJT5OYw~C;jrYmS~qKhUz0sta?
zUKT1Qs!Ih~9E{s53;kQD?;SO<j>%l0yHv401INR&;n%;9*ThBH@C*7qFB^VJzY{n%
zUJF$%ngG1n@b{@Iv}HEDK;I7I+XKJx&%|BI6&IQPN%})BX`+&FUl|!fS`ueQg~Gg+
z*z3D`-69)4i(kf?g`Q_wOHF1Woc_?DwM5ZC>O>{}h9~7j0v)b*5uTM~Mx^SLB5#tk
zI9Pfc{n^T^g#tV1^Dn)3nzCBUNX+!~s(ko-a$KTf&r)w%8Pe5$0a{4!mapv}7m#<m
z{QLcS7s-2def1;W<?-sh$Ijq=r~La#w3Qi|IX?&erK;dNWXPPDOWRI`#LO+l1Nmq&
zI*@&QHJwJb#a=dgy6W^mjuNU&?X1cb@y3JZCzN0crmlSXD-P6qiJwm<)35#3gwc06
z{h$6RDVb@ROEZ^bF81JPQk{>IU3DCstHVd?e0|}?vi;V}wxeas>=&%!D(_qNB_9k*
ziCd&bp64omEBHmzJ9Ug#`SZ$ls8_)vKU?O_&@L@xD`_~s;kbrz#}J%vA#ZGoL_6?f
z|18R8E`B6?<XKJPK%WUUhx4g#k(#@JfEAv!D;$STs%}F0g=u5IO+9j^TkDbJt@T(u
z^kOBpUw^l{nfg1{Fb9sQxUdf1e8jKe%_!K74d$$k+Rn~gHauH=isZ^j65B`Wtsl~F
zcF8MoPrXur+uoi$my&(Aq6ReeYvvYIl-liLilCljRT)>^6ipmSUe!nF_vhp}V@pri
zLU8M73q`+y{nz9`ue2-O$U8o0YJnBMxW7y-`$rRFkQF%NDy&Mf@8dt#_-NU~dBHW3
z>;-;k$-bxG927;26}?nZ@=ca>n(C6EG8s*|p<Z`I)oU5qpgd@UG3orV>itLbY_4cn
zz6C<v?SVD#ni<?Ma|?lQx%Q8C98n(aIFvmlm!Y7i{Q)0tCn6BHJGtQ$xCdN?fk>4@
zWSJduub<Bmp}d;9;02!=nM-e;>j?2AOU$1^=oVi>8#s>C{A<K!NIpwe-9Y29#NS$Y
zB~Fj@Ua^)?n`Txdaidl*V<){mpPy*yOJ<z9`H6K|g{;A%qC6e15)bYj#e=&=xgxC(
ziYfGn_s!J!{sl1{#_aaMS7UXbOnEX>p9j_A&Dh83E9OzoLN5`eX}{9Yg3d^(YeS{3
z&wMN2s5}k?W;F3D&EsgI{RTBHo&QFA|C7X6WK!pN1W7D8q9!u3NoE1&NM&e-LU_fJ
z1CF~%Bs=W<4|^0uhmpOlby`KQ=52Iad#r9%e3$9NC!TT6WIV2u57bb05gP|34cUK5
z_cpoQ`oKim>DA0VQtj4amqIP5!ofmcQa;l9Kqu=ZS7<&@U0dQTazP;pcnVdr@8k-V
z^VGG_kn+MpSF6zUW$HYq8!+xfMxMfR=&J3}C1Z8#;#2vmK7oisf2p~<(<y6;;NyW5
zN}_A_d7dy4#lPcWWozr1oY)9%8Q(jSY*!Ad6(%BO4j*fq@5AVq*;apcXt=vHQ=z9V
zdGd!+T!P)fJB%Qs9-?ueLN*_}pSa+^BYo1LHf@dz@3IV!>bT!>k4-!<oGy$_+}6lX
zbkd(h+iS=Won+*ZQvW=4%pBvRiSI=dhoVt0<4Z$m!4bRT?!Swef^+x(1j=w$dYC~4
z_~MP_wC}*0?3=M8pD{w;CHszf&vBS4aSovpB=+rbqvJ3`lqleg!!)Hi*P(T5s4YQK
zahSdWZ9YtiU*%vrs{kg3zAH?}2VlB0Qv{~-eo-8zf79T6#=$q1u*Y{W1WP2fJv>B#
zosWz-E~{?JT{poqMxhE+$U>YxMp+;J#{{&)>919R?R=~Ur`MmYC7HwN$L|(_|IarR
zhkqUog7OtiMRQQ*`L`eJS#bFYgO}`kbFoTK=w7KC=D;Ebemqrzpvnn?sbc?^NM#no
z(ptR5Mq_sMU-;Ge`Ij*Cu*DoJeM8HkDi?1Q>(CG}py66;m7wxIPi};BgDy#XiDyNO
zA3dwB`W2pMqIXLUG+Dc>#Zoo%ve_1g^P8xCXs17MMkU-Vh_s^jQxx8P4OCV*eBTv4
zs=hA6cNA4clZPTbU7*&&p?o$#iX|F9H<T$Oq;agzG?ZJ=WS8mjk4gEVtVtIc$~S&q
zd?^1WmXYlH)!_V4rrs|yluxIMRQi+dmHyv{avNrUG;y7#aCB1AXDo7l5;iq3`z*)}
zOiwZ+q}WhzU!+qCxe;k6f?;-aTQ<~oCk(o9Xl@V%78#la<SZPHr<nEr%(_5h;D+NA
zBVm6y`gR|VkrVU7@r!qgU~b%X#fRfBG{|tA%TmFgSy8y1h1>8h>9LtLs#vAjYr9qY
ze;<w+K*Vr3KA$ulUK}+r94&v!4M&{J3`c$xQaUWwEa{Z&d&8i7r>=!vcI(vnZx_MT
zUjK_u{fQ}*mu0t2rbmc0X=KqAE?D=2a~W0J!pw#*-Un$YP3P|#otzei*?AF@+4`~E
z{I3b+3&H&d?iii)>U?U0A2rN6V!%RWlWtv!sc`hr_h-(oma-S?c&iQn#<}{);mAv4
z$=g&2l_Nz`kNCM>R7{-JtBH}JTb?201H9mvq;5^BMDxpJ_u^!dx^^Hg=Rit}yuHgC
zdD`zGfd<Fct($U9x*iaN8X<<WmsGvW5SoFOn@#UXCSRWvd=t9DH$D$v8?AWo?VE@1
zJV8?7L(*iB#J`(|?FdV0-qnNa#`HY6Q2{7Zu1sGm4yB&d*Sg-`BE+JIbgE(*GSsug
zR2CC=IQft)Yky0W<ZWr;zfK9J74|Lf*a|ORv`PjANmF*m(bDVP7J=swQlg<qmc8(X
zs*=qW*6S%7W!GJ;nWhy7iJr1yLD;ouAxT_|!oFQ~*tAcm#N=6c1`%^K9)CvJ^!5R@
zgH-oK{Djbq2})!^iUBIO*~gvtRF(~Iv!_Reob{xnOU~@5^;vK&cfejXB@5NOZv5(n
z3Z+9WERNWFu@#b%)EknJL0a=ABrsVl4T+R``^Rc9^~m+>&^p&fLkHul<{gN)IGu6I
z6xfv<e2W<#9UJPTu&S#h9%=Jwk&e$IY$1nc=(J_Twl!A}_j7HeW9>ag8K1otYFVmp
z{)lQx)MkB-e=p}*8=>O4s<>luHr!ib2iOcAoc@&+yemfv%95$|JP%f2kAuK$=Eg0f
zw({sor&YxAlkHFpY`t(vFmbHXC|(g8@p0wl&LF>TmYc1zsi`Cp(qU?uGS^2Oe<mw@
z?!-(_=C*fIJqK;F*Dl%{uF`5yWtFo=Dd;6|1N|A!8ZgxM8Xr;3hraLGE5Ot~*bLpE
z#S(+|u^{1#$b}hjpYn!JS9npeZH=h_M^2l-N*~yMxM+@<r$>brRHKfWtv7GSH+tm)
z$A*@#ddADs#1Lg8gSf;T@jnj8@HOVvaeoo}Q0j%hb5Ha}D+;w+<nh*JP;|ye182SA
zCz$?N4;@Ii<2%feJ9Dz$buZFdR}$~7uyvKq)}&#|$a?YHz3fO&HvA(|Kb@2cr!jn0
zzbJ$s*st5;@bxoau^!s#Yigzl{DG|Lk1#AFi?-S$FN-Q+7Tsjg8?S2G`y07#I`_Rf
zS!RiWY5#u}upGhl)Ee9`Qq2s4shrJwtFv=}*scRUb0*W4gn8;My_ec6;=y>&^v-N)
zhYy;(<AFwR9Qd86X~Hze5;WVYB2K^%%UQ)=j4HZ^wq6$rBfO%x=3Y@+Bn}!CnEHK%
zu<fw!jY9H}HIcfMkL>uMNUfY|)(FnIg0D0M1y>2oA(7UpYf9qZGKwZk^Sl0J5+m8J
z+brk&o<iVkWVl7R{*dE@fRZt4CUj1zl!qn}M_N}n1f}`*M6QvyhbAtavq{LRa^xj%
z$}0UMzGlWa%O5<)v9`A%zG6k5NciUN*}uZJ4LSSVARGRTm2s>nSJAI55ffA9qznVN
zBr}9R-9TXgQ<t8|jM=})SBy}n=-ZAe{v8EBEs{wjm3nxrWZJ8#`73+_7Rgnq>6BLT
zFD%*PHwE^qi4rg{sfhYhu?gYB6MvY=42ezp%?<pR5hA(MEUxc}B^8!Bc}M=RjwG?|
z4+rcz?urg~Xs2C91Q)?_kQRMa9Kfr`b>T@Evu7`yD2keFBCdIR;($1NR^eCKt;Fn;
zWjlVNDeE)=FTS%_Ch?uwiPkNw+v?(2On{IA{t##piD^(?bA<`R)Y3TtAt*VG1f-yy
z#BAJM7fcYRjZ>NZc7a}z_li_tCgG1_xI}F6YnB1YovwIAf&K2UE=LGqrStQp_B@i2
za8{e>^riFIb<}~T_Eiw9LXzkf_D~yPGl3^wU3FOSVu<SHF$VJ}d}u~hZ#DFN?166w
z<44Q9r|rbL_qiWJu1aIEFXz*qO#hKI!7(3Pq>f}`#tec?9m7BPnkys`KUx`dKSZbf
zdZtR^N3YU*?M*JubnUg(E%uHz*E!7iJb;>1qe4g%JzAe@yu3AjS-&o??pm*{TCZ(q
zzt6$CJ6pCIE~(>+AN?u)FKw>3;qwChIROZI8WH9fc6d9q@WE(;t6`333tK)+7)A~v
za`e`jLqw10Y}%OvCn^TI8R-`!ClCXvSO4tx<%(4hYC9DuWNWuL(a3X=?LplGMPH@b
z8PzI8dp&-L%TkmJ#Fv<c%Mx112dNJy*l4h2xC93JWvcm&|69E1Uw5ld$U=o%PrT^Q
zMat8ciU|ZZ1T&X<p_*e*O642@I!~dzc@d!88>M*8+}B`HpNq$HF3g{gSNYR1E+}R1
zC1O;nf>CHnO+5}a*SjFRbJ=*8^W}$>GrxkFQ^3D&5UM+#j&^(!?O<r8=xiY;scZm_
zslgaj#UQ{6v*Ep~+>+t|rh^3l8q1Z%V-sg!s2n4WF>xXM;FuZ+Vc)B4w`Bl7R<^+y
zQ0gu=XfP1?!Fm>Hvf}3)YQM{-twbL)v{IgbRiSNAxm{?Uzv!!xTE{Esv%+|8%ZA2=
zy2kFlGS?VvMSLYSN*h9uXV-0+Q9G*&uem1ITrDK;b?OY3@aNJgTRKr361UBvv9>u>
zC8G+5w`A(@d-9PQw4OL&y1t&gp?tZXj5IL(%_n+tCS72Y>iza^J^ArT#e4GOoi?c_
zGr)*;#EbMqxB3Qp@~l{$^~6+DA4%QDWV!Mc`^s2>d##&RX)w_h%69sJxRBj@Qg+X?
z(iF9%3M>%gt#p{gfToyKQIdiSMBmJ*04>K3F`tPpow9@f8lN3(1#^-$fAT5d&TIaF
zV$FXt;~O=<KAP=<0r+a!jwd(_jOY38XNq88N>LCRyJG-+V(6ud4cT$vD*>X{cTxa{
zGKPqA66x=6#$ZhzpC7EPih;Uf`ZvJV1_8Y|2k2?`lw%_qu)=(J#gM}hLcT&Lucpp9
zK_jY(lPqh|9A|We+LN9xg4*qh!n+BmEwUlHB_S=?YMm&lHA#}ul>Nzix&p&`+q(eR
zFtfKNhJCpr+HoY?t7A&dwPJn5ijbyTj#&SyiS7|=@~I--iL`tp^cU&O_c@S7XADr=
zE|@9wvifP!FY6as-Pl0hxeE(LqsxX%DcrEUchAgst-sD4QiWB>?{%?)59=h<^rezI
zL4g^Tnu50eS7~_+aqa!S8cyO(BxY)He{p&GHn==x!8~j0$x~+fy>ZyonO;q=-d8C7
z@K4M8H_WrHBK*v`K_O6{zz#y+%*`7W%sdDuYe1{~O9rJN&!HT_VAYEf9W1k7h7c#r
z%cKoyuMh@T<)_!^ZHUpYnKykC=kN)n*HZ`l4l)|WDgyB^KGN}aYP+|&H6ek^Zj3q1
zwD0?`D>U-&xM|=#ms5YcKtqNy&K^D<^S#)u*=7s5@gEpn{7%m!llxtv*jyvO92q>$
zsq?@6-FZ&V)Au*0D7LiGOe&*wuekHSP11O}o~P%$cAxER_=LAEE&=0H%MN$ra_+r_
z7@yOqg)8dXN7yt@z<*%m+04mBctDq=wwa@7;CbD|)+deG@YNavE^KNclRsXKazII(
zQm*St*u%K4lfUu(8)hzzE`GBoilPj=U~<2D;u%^bgXD<%XyW_sbOHDHZ42o1YTrod
zi<uoBY$CHQIJ4oUqDj8&aUWs>>fIvRadLU2b!oZZMUF#A=!Ca4sPaWqyGfn(qUfxq
z7J*z}640+&-$QwpM~Tknrv+cfW08($A-GuboN9Q(o9t}&XFoHKf(di%_>2N4u&c~I
zzUPd7C8b$GWy818krAO#`+?#c78K`1%pm1Gri{~09>U>$Er=?jtj+MFEzj~a8mlIr
zYgh}DeODj2E*rP69CU?n9?w3>@=KDUVo@b+I2+QF(T?|>2CnU*v*>4L@0@*GQY8YF
z4HKqo*M??1q@HnTRcj5hA1JhF!+d#9{KK9HmBRy*9Rk=3F1DyYg|guXMNt^gp!=Fd
zM9<*mA?&yGQHmJ`SE>nZ)6<a9{5RLpKf2=}w)j*B@r3X@7~k5hNgFG&;gkANb(emH
z$B>vl695}R6{Gp=s!tzlBZ+>w9X#H-b-A@|d8V(7aZ4OJo6A#Mmjk0}O%aa+XkSfT
zc6WeT9b~G<tEn?B(dfD1xMM`S+3iGRqlBc^;ia62N*)f>hw$&1ip+Kx63Z=RMNcQ^
z_|S0-@gJ9<c2352H8j%kZAX+RYYzPccCe@pe5LySq;L++QG2tv>F46DM*Kh2y?K08
z)!oNWAd!fqH!h=bj~X<%)SzIAf(8MZk%{6~v7)ArsMw-K$S72lkOXBMM`>&O*t(Rb
zF16OSw6#|176b%st-E4fz<s6ziaRPWzxU^R?wz@l1nTqqJ^%c8Y3AN@&OO_A|DNwT
zr!RD8h|D*TPH@c+Gp2S8C9tt|`Hv>-AWpL=;s8VQzs(QYo*da4DmkMvGr-n%R%iC*
zS3&AOyiYR_;KziIbQf4YG6HfLQJy&SBXOpD<RX!oR#x~|jo)Hr!s~c6AAN+G=ilCa
za{Y06iJWvMRXv5-Pqf%&evpsuvt;gy!!@@{-WwX-_Nj^aL8nE46j3;AFJlcrYEXo~
zWq1SABNrn(^O2=0p_`T4?e*T^b-caa5xm}OuRpU_^S5-Yg$3i%IUkn}N(N8)$hVk*
z^zp}>kF4Lud*t!CU-Y3fS6n{#i+(t`y=z}&P~rqjKG-fjeY@W%vvtUzyhrLtd#Q_Z
zgP#5oAKkbjv3&;{%oQ!dzv@287ukt~=RY55fE>0q?tJ8IVRgr{i6Ft4x@{yhz?+Iy
zgPmRgvQ!LYJW6*m$n?>4#e1_|fsiQTdvHuvxTKI_U3%CD&+suru7NN56BKIZl29|R
zsbu$N+P-EpUBzb3vSx}5a6vTHUzCCel*6}~mkr!0b(x*{#oEmr|J?0CS8`6oQb%9J
zE1n|jH9e;~^Hh|;!PGgJ><9-TtAr0s;V6@H`N%jOFM+5N;VuOnvDBRUhg*Px?>j$$
ze9{`k-*%0qE*q}z-7!07Dg-V+sDcvqxD<-e=b0S#Rc@f((!8aaaU$Y5fG3|(Agu`G
zj6XX9X`>;yNB{NFxwbr(sL1|)Kv|!q#nJov$th7C#JepQO0><X>^ox{*C59w!MTr7
zK%v<BxFQXc>S*`^PfYLf5HI(;eF7QQVLrdCGBb`ot6WAqJJiMd{^YvY#PqDF&R#uE
z2k^N5sw>#`Jz?<WH-G`~x-6LGW85qcdP5ljKggbmldd?z1zOsmyG$?<X^sbN=YRJb
zeJB0wl(u6Eqc+FHe`H=4^C{4%EHW^E;HN30$h%Gucqo@Sj|UC>p+9Qiq5g?~x{2?T
z*dd-eoVad4PV`vCsK<^QPOK#Hl*0?G@$~_mJXmu7nCX|N5kYGT%Q!H%tM$m{)c!h3
zg=oJf>12moFtjkgz3O8xIDKq&;tj=usfxW(W=c+DDah3Ppi8QRlaofBWl@^p?u<cy
z(s)vPiz1q=OFf9<Fg_26;`i_~S}M{+VWb1Cl++@mi6r9DnGc1|P|~bLA^bM@F@e{N
zt3(J5KnQ((^u24~7SQ*4GD7G(-{=VR{Ur~A;^%*GJz%^6KJFkaTk>u{N7;j#sR5h>
zzkA~A5SQ0UW%@o$pC@e7oj!|GlOMEUJNnDTFR4q71UQ=$K|1J7QkNF|l|_uq4_Zmi
z!wodzcj|uo{v)wG(N}Use$c1emLink7wuRJ$087WbKB8n3ADDeD`P7Z+T>!)qwI##
z5~Mb}URfzvj;Je3Tp&JPnU8!z3fMa_^p(>aPj~7R$T114MY4UgX;Z!F2A(?FU77k4
z+|Ln++RXxqGa((zYJ?{t!g~QO;1s8voc6$MG`Qw`m{@t+eB~0qX^BM?KEKpoDZs~(
zI?R<~isY=^6=91W8{-bh<i;@wXaeOwSEsnouolYkI^Pqs<6tPFKX}rCGG&ii0XEJt
zujrXt1Szl6>Qb#XN)A`;H9r5Nt9V=LW2r+CES1s5=MsBH8<%^Xol?NHrop+Hcfn-T
z(lpXyG+i%>-9Oqmu{u#JZqfLGwB`3LZhf|uZ5<TwNA!J{mD%B^oAQcL;k*TEam@ik
z_HGjKE^{FB^vw#KmyI}&P3nX8X+W93T!waw<kY|dx^r}>pgK(}d~Hmbx<iCOaK=w@
zdTqZ}FX#I_FK@MfzK^^Fe7|D}_krxK5nBpsskY<gWa1h&#8VA13>=`mhL6f)={>fA
zzpQubPqD_e-c^^vebIa?V@I7{$$X}cB2Yfs__^2lG`-D7Cc<kppO32VY=_j>oG6`7
zJevJGNhSR^dx>3z;6pxgb^m(8MFq_4ALxzf9ZkQ#R$7_@Kqi;Pk}t+sw~93;Ds__P
z$5c<)#pmjNXg7Is)#6&Uuds_(l&52#K)5PBFL}2@Hi6Nx9rtvL4gjIg^D4;B{+U18
z#+a2lAM02aOa+}Ow*dU=c(SD$%cjsffwk5U4Ml<-7eW783jI4>?QWreW(`{ZK(rox
zD|3BI49V_J9pTx7U#gqA{mdA)*r9u2KpIG=mV{$TwqhpFs#JGWuU4m62QNpxX>DK(
zlN)N-mxd)IQpiVU2H*a9>)%e+x2+8|v5v9T1ow*UaCQtA5J_7BWM1;-bs&m9BOnQS
z8k#r)7Is(&)OeA^3kp*2to)!92hcb|4!&xAqDL_qPwgwDy1s8a2#;fGv@dHfdd}6_
zg^{>-!ykV?jEs4K|4kd(i-1L%3C!W-i6UCzWv~kdYc8t5CB=aop|~g!>D6{7;-i^e
zu7!}<t<uoP>$EU<1_`H#!#UCeA4g4CscB$RRyM^tHujx<8p~iSLDMGCWMxA%g<2sl
zXsBIY$9m^G8>G#GXtoNRz6=HaAQ*o<xu4jBNheM{ES!LL40Dy+$@=!QyXYmsa#dXZ
z(06+O*b42%g6f>ru5BM-gz4trh>DctKiim(<o?363UPj6!!FplqbuX7@1v`JzdE;f
zKJp}`VqhvarlpZI&fbkDDd5|?v2-&8%<DlCU=2e)%M7@Nm1Ue8q~Y0+W1v9`MCha-
zqw#O8c;kJ0&yJJ$C=*i$G~1a+MrfXwMT>YM1eh=_u%4f~Qr5GKa*9`G`h4n~Sa<!}
zltQyFLjIh&Yw?c*QGqG6X+?;ry(w$-YX=bCV9r6Wa~D>M#DniwPMLEVia8Z$l>1xB
zw;DQT)_@I9s%Q$&eu}#yxZERkv&+?)#sHEN3o_q1Q0wr^xi}0AIk&c%#k+l$$2#8L
zJU&&v)*ztz#;14sgoDhOVi`Joz><ORS?->}OXB-{D6SW6e0loWgr+2pK0ZBg9bXZL
znT<Ejexfo#P{GhAqDKjN81Qgig~k-wi3yA0vO-oP*al?7kqT&R-se-l1Bsi817v(!
zrcitqzel+_;NUB|l-(e~oGyRDWy>A~qV+_;Xd-OR5MoUAYPwRFd5d9#IkJKnI)eJE
z=srth9q(?ArOIEoVb7!gC#K6c$2z(g_Hqq7?)z(t9nxkEjsFV-3**mDKRM3$N5<22
zuef=iP&xjnQ`b}`h%6KshL2ATU1PH8OMst`Jh+X5_na44*#5RqLi?5X`O5D|;%3nt
zR61KTG-)#<Shcv4zL_Z5#k?mRN5^;(lsI@d*XXo>nj-TV;`8eP+5ISdzkLe1gX@zN
zX`;0cxgFU~_ocLgFEJ)m9W4qb>7j6n$9PdZ6Q9+JV(f?x+ymO2xZ9(w@{n5_WpWnL
zFL8Bz-9adWmF}$TQjc9F!ER#BM>VJ9fd-rmA<Wh1+JHy5@Ilx6Rcw!p^S?<RSFdDM
z=52pmO*H+WA9F-_Up!4ynZIAJ?my__DWunoj2(b=)VY)>4+TGMP!rwMo0mivm700l
zsnIW3IJ7qnX92J{$oStt_+Rhm7goCpyv_+~5;aMFWM8zS=Dd_0PWt%N)HRIVK}`S~
zO*mrW=<%sZYf1rp1Vj&>HYeXZG1a;T*mkv^Ww15>?P+~Yye3Y}e#@A{mJ#KB6k8*6
zLy)f48ASxC_A5Cr+m}kVh9G#|U(URIm}c0aEQcp<*gATAMHEad`F{3g2EDba4fn3J
zs=q$&-Ad)zIR@Ea*=P#dGEVEsb@g87NkD@0#{b|;lA$&QC6eTFh-QXKk`79t%p-wH
zBnj6G79`1uk|gou;fD7}k}h<}^JCt{kLk}-+9hBL4K7M{QhKMq;#Hr=V)sS$UUg!)
zSA9j)+kR|4!G6v7pwHsvG{|}EL~r}46yAQa6rtIK>1;3c8%k;uo{GQ<v7jj@6XMA?
zGWUG}W`XW4S|&4gpNc^kA~hD8CV15+(eN4d-e8E^8*IUb<ZnN!MrHhXpz4$8)EV?+
zBAO%rjT-K4ABzgG)^zHmiIPJ0oE*iHsA&Cl4l9dwEOV5PA(3hJnZ-oom_O<(95bAr
zs*Y>xD9Z=9J<ClRC^FH+U3%aW&T+qA_Cm*!Xsly4+0pbxWv%PusY~jOR%G|-)cGT*
zlXIowDSRcfVCiSTu4h5`31d<yI8FC!x)$_t`gt^|gHbrpop<?NQ7y+P)c5VyK|a;6
z^0ar}Fe0&w?QSnJbNW+2QK^(tu+S!9kBaF^eyLNOUO5!?0ra9P@UL`vm#=3HWkilm
zQa%XZ3Nb=WV0C8QgHVI?DyG?W5t!-4aXw8LcS;pGAA>f|ItnCGWq?pTuhw|gy*}tq
zm0%#O)G@#(&~KtJK=}kQ?7YtFG!<|@GpOKvUcs=-N9J(^fMUnxu~j!F*hh%q0`q$%
zJUvb5_x}0WM0EM*XXhiw=oB7*$?tVl6ZNa<zUr6HM|PyFz%fOpG2Z4PW`N3qB1ub%
zZ6eIO;RpScA~O*@m|4RuWuQO;!Mr|@i6DzN_fvR6rqA1W)3-xum!1{U*@}p86=%8l
zdb+XGON;Mjft+ve=y+4vAmCO=a;?(wa(m_u%k9cZ{!Z6x%1q8lDO#O*@D}NMesXo@
zp>;0#j&O2Q=D0f*8L>KZT`}2(*=MfxKWHuH2yY_(2WMGwaeBi347qhW=1AGO!;t?g
z7e$)fsV;MAt&mol&S*59O;IU$YtVFtW+Vz{Az#L)_kfWv#S`?H6rE^lCma}1GS+Bx
z@Q3I(iph^RemFfI=bYYeq2Cxq$I8|o-+1a<m5D*er-r^I9fkPw&8^_$POQ?bX8Pii
zae75??IR^AzRxDV;l!^nu*|pPI~&hhitX{1^tar5rR%kvA7E@w(eVhO%~~jzB12@U
zMR#e{L4q6PfGX*Dt;tqB)$7R&92XO0pP}$Ki6SS6W@<7&yIM5kJRu<$NSIR2<lG!B
zpHCBhx2Yut)KDZ794Kq{(sDsB=gZ^&2(5?D)R(<b#uuMMMMXo@Y^4Rx|Jkv&1$UiS
zeH`2zJ&Xs_z?!`3ZM^CeFk-%qT6T7W_&tA!>hT6!yg_+gae<k2urH16d7W3&ePo@4
z!31ynrU_1RY~O_R;IJbk2pmY2)T_GfC-VP<T5tO(><9WkyB<_P$i9LPsOOT%Pz}Og
z5?RFInkC-fd?Z44bMk1Q-eMm0rQ!Z<_(IeO?Z_Ma*1w6$r6g1`<riD9pH?xBW;r;X
zvTYNF7yz|0von(U5dqprJs<fdHJgOuigHPlM{0_BI|O<6Sl)6O(v=+h&`A-Y4qC5M
zJ{<?HCN^3EzQL=WBt7_Mr;HMbD;BQ6j)nH?M3V4wBJbEqlj~aU7lvxbLzmmNCNp#<
zkAbxJPb@$Io|w5U1xgZWjw97@SZ6U{%=?x*68Mly_Sodk`t;@Hd-)fN-eIvbY+|#q
zI27?C)*U`&4pQSAqDPIdPfUs>|0#<0+E>ygSnjs5#>e8`vFq)|mq7O3L!KO*Y>Yaq
zcr^LtwSI$K0`TdFHnFWIaZfXxWd_7X3ve0w$^qm!V6YTdf}k(~96gv4qZ_o@L6Gao
zkr5A_!XLI6{lRC_B)vfrXMlvj`IJiu0r4SAA)dj0efC?KIh$BtVbK2Eo#)~yY(2%!
zBT*Nag>IPhYFjDheDax(IX?h)0c!kQbB4qPHQYI1|DRApOsWTJ2ytd=$c6i!+SDkr
z-^oa!NL$iS#DZmyno-?4JgcqtP9I_F!Izz$1z(<l9;<CSeItbZS?Q033`EEAT>@wR
z=QxN!hMTR8@*`r6D?o+~CQ@~nf}ECW-wycvtaY?B2p0S*eMER8A6d&bbn&&LKm>H;
z%du?~d#C52I9o^8grP3hRusZN5@G`K<;A4;Nh$^TtCqq#vi%kXpw=@2+3=Nj-?#>(
z2fhfd6}(E}W1O3!kut+bGQu-h(f$`)$w`QG#Wwf4OeY!8G@0RwZO^W-FT(Mn2nl^N
z!RT33EYg}OQxz44sm@2f{}ELwG4uHAG+=D#oHyA4qtf}vJrIgKgXJO^YMQ1J)AEtq
z-}k#WUx&-kMJlcMmUS`U3f6Zzp!jKQ$%>Qy+)JlVJ*&4)&+OjmVMG7uy2(sfx2H0n
zf9{7nwE3Dzb+v6eefAm~-pKbSq4E%OK<6*`L@ioeO@qI!l(?G3be)eN_c3(@lz_x~
z8m^}cuA#52*G*)-?o_K(Zb?>%s{153A#9SI>(2rh+AV)<w3b0N$kgzB<W=^-4}s`s
zbC^xmdP3Gd4yQ34F0giT$H~jfA_|v29%rl9$MLlvfkLWVy|(jkkl6J_u9%P9K)vcv
z=MT_w=KH;;<9^kQ!<-%?-)FO@P0_=9((}yN@A;lRYxB~|%&F*>(irM9-{UE_gU@nm
zGUMOkl}IJu2e|Q#(Cf6!I&#I3e)^M;npl}RVvS3_(vpkV-EF;Urg#t?B-ZPtSn`ut
za+4fVQuO06BI);G!PY2@luv1Y7WY^?!=uTO;NUUt(&u#8Z|L-;DwP$d?+Ty3bOEWM
z)0e=eo9o(`4*kxzUk)I(rKGW_KDw4zhRHQpGwNtyn$lqu71)_{7qEp_jtWA>;7u`x
zI+$2e$g8h-eNY8{9bequx8A3nh2SVVAT!|pNOngYpDO3E>bFLw*E*Ah)7+%wYZX)C
zTK0!YT*XjM5z%UL0&Q`4G(8Dqh1d|I6;H_a1ZSZLb&s$6sQ2lL#@}mBv|dH+ZG5gO
zQ1h~9R8aZtZU)E_Lspi)hlG8@j*NwcjA5VNPhII?Tk@%OGxL#;-~@8(|3Y2~&>5Xs
zMswr)t><{{cax|y6>$uK{IlyCET+MhhT3(uhrs%4eTaszpLF<LtkeVQhYNp*+zln=
zDlBElIt`YwP2~_@9G#F<lRCOyz2?P6y~clmfIEGs+C9z*jlyds(^c1D1|6RonAMK&
zDYT`c)9m+J|0F<p&QpzqjjD(=a<6l`3ZzEa)Kn{_x=h|dn`KLe8(Nw;h-0f$dD8B#
z^BF^tdKWj)MXkF<uGC2znuBTb`O*pDkHGXazsAN3$QL!sc_wNuAxv%qr4^ui!_~2L
z#p6bNoz4bMSNvCZu&a3Q@a}X~(Eg2n`wRJ{R;mSN5)S}+TaH}N^<}LM{Ov18uuVT&
zou~rk8r-wpDMB{nCVQHJXyU*e7|}~ft3F)P-Co$@gI(w03|W`E;*o>thAkoGBZo@J
zXu9l1C!sX7_N#9@T5GfJM$SDGcCT+1>kqsjbIEQpihREsAC(Ysp<|+Aw|)YZ*?qxH
ze<@>DFP~hX)S*-@wq=Ak&C#gA+IJMFLwqrpJ&J;5o7zwN2nAnroW|Fu(-<exx@^MJ
zRaG!Qy)N{>5iivHUG`peD`B#FU8Gl-*8TSDJEPMT2i(KF(7F@<74}WVkG~U^q%Kh%
zq?{A~E-9epRtf+8g^x^?&|ALbTI<GW^j?SOEX_VPx?x)tk=lul1neEwdfSgiPZHpJ
zZoa4$WrGo{J^9dm!5X^P(I=V3V<<&y`N&_$SIqW4O`Ypn_fWkB!5AD1jc~nQwGc}?
zciBw73hCit@$tR2V*dC(8czc=zD2h)d$Xw`xA!9=L(|prk+DIcd+$<^<gNA^M!h;q
z@s~1L)7{B^;Kbw1Ox0)(;{8im?s73Q&L2Q(y1l=dey=z!syfrS3K5FnH;LMix#rb^
zMD>fV`WGp|`EfHdi;pFOP7+vQA^)JX5YlF%V|bs|BXYRdtg4pGF=WCUgC-YHk6zYj
ztoxBy_)5o}$*#QaWhbX!Oi6rejtSCH#;58na{VF8C<^efe`fC5N@iOp+iQOu0nYBA
zV2SVyEt;?!qfG;gAXntwdT65gyGBJkRy}aK@bX%>fB`2Hp9$pMdcGIK6&utE9b$u$
zdg5?_)N6{TZ}$t-;kc}L_Fa7=1WEf^+cZ+g{935t6FsdgpaNAw)`usn1HJG%caMva
z9A7Ldd@(HVE1Oh&gOPDQvJvSesrN2iRjjT_+F&%=_<HNPUi)WCL`cE^UU717xG(pJ
zMY=|(Lx_pl5?OM2NbU`PNL}<v<WC%CldG^4U3!7YlklS*)e9N`eo;J6WcZGvCOzTT
z*bL`#J!RWO>tGW4CPu3$5)v*gl?6wL<_!N6qNk7X?cAth5k1waFmxxoou_J+#<x&~
zx_!Uo3-J90{8;dHuyc$efUn>hP5WXvfKIyN#JwHI6p*xp>@&p;`<61rHI`jqipjTC
z+A&4RwQfwY-7rA20|GUnV+i)^taF+?5+_(<@>Bwccx!P*<QYTWp~CO__5me&=pS`t
zk^oo1aAiU2q>IyQ6wTE`51ps7J@nAkq=xiRAD}=LSh8$st5QpMl(Y)KE6F-s`ev<7
zeN135=%H|y+ffB=42*abb4^Smbu4?3#x|5UCt0(puQ+Y@3POFhAIs+y@5z}hg4j5-
zA3_{Cic!at8F;FwJj7Gspr4-@aM0H#83(PQai4?sv$0WV`fcK%lk8P<g9b4?vu>n#
znN!{~ePD!UHfFARNj%VI@V(5g&$(c?QCEv86+Zp1pp4kyAj@NYqa^;I9@LZNAekgK
zB-F#179*M>`Kiu@S;$bd7|}vO>E$*2rnokZA7fYIIrAw4T_aNFkE!b)Po3Atwop)A
zo2n($2M7^%QkE!>rcSG2Gf_Ft=0nA3SMjM<CR9+1P4o3ZG8;>-%9Ot;gW`6(?m`B_
zjVcOvSxAve{x`?3JC{RuOms@m#lGy{chtk8%UH+jeMUW~g1R)#=#c|GsYj$zWY5|k
z!<KXT;Y|HUwE&^P_hGw<gxsFfA-@t%`U)#u5PbPhWbt~lXx5keWYrY1R1F!mB&gf<
zg$&aR?=|k7kG#KzszKVOpc1DM4i2<qwCQN$lis|askx*(Ffy8aQf_pw{ah{m+fAO!
zIoKx?O=jG6%~~}ZN1iZ2XY2-^yTDDzDi-@GUe|J`UG1`Wb_k_?=Zp5^fypk5kP~tQ
zhK1IFsp4v`7dm}Jb4jQMWZ-51D%%4pbDbBV?O{O?@_l!#SnthSprB1gu}GCM>Pn6J
zE?#n;4<jFBKuS@JnMcNGgjLf{VU|G`&H5-~moA1elRr`w`O{BbZ4@Y|Tuh=&6Fd?9
zB}_-Kc<Z{}I>Pw+5y0<)2@ZZ;>JeaC$*=KTp2Zf0N;*d4E-G@YekflJ`43<5QSmFj
zq>tCuwdq$}mxQ8e%<)co*F0Fdqd~o|QTc+t=v!p4+XhwWFMD9f7H=A>re~WuP*G@G
zv}L<gE%%TAa*H^;+xRWxu-R-qad_DNcf;&}h^zf(gA7{~EFyI`<g_IGTI52hUHg5n
zeWMatp9d7e9w+2O#_b)i&`-&VlVC9{OL4g_S}qDQWHTx(<^KWx=C*N3qU@;>(K2tr
zPu1*Gl^ktgnu+fgJ(<j(;v_wk-+GvEK|)`=DDfQ?nWh=E)%2E9!^UC2#9|pewYd4_
zX^Ng|B@$%@1ajTgoZGkfmE=&U=1|$H0VfC+oG>P+frC%;8|VOTuKnmQ5TuXFq$|dA
z__^?<l2=Wu+Sa>Rk#qusUb^aSV`$g9Rbh;)X_oDrMv&O@XGEIU`u6M%&KBl9s$vuu
z<5&I!d#^g~RrflPSLvHAR$Hg@38X9L7`AEJnT+AE5OwrTgrH`qNr_QQM1nh$$`yga
z)eKq$Ce?FbLfF#yJ_mvrX8hVPgY9F!n(Na@egYZ=VN5TCJzE$YhwHmije^uPsUeNR
z;f@ff$wD~^M#*L_+0JPcBstBiz?|0@g87!|yvMbGzK|Jc{ibi{JVjg=_*o?L62}_3
z-{{eNT$qVxOc#ZwT-Zfs{eVIT%tgY4N~HmhU4Lw&F6>s_f!%Inh{XeOQ9@&~>y10w
zgpG5?D9@DWKkBh@4J@5qCSB(@$C<7(u2!OWrXVT9Qu8Y$@wMtnB23!7QA6iuuH<_z
z1f2B+yXJM+TV>jVLK#j;Qw2I2?@;@gZKvYr9m{Jtnk+$lfH*%(1*IY2+)MB;HNlN)
zt_!lGZ`7kGnqSwYRmCnnZsno2Ui7ot9+vY>DvdjhbNgOt-Pt;(A+~8eIt%1-^0m}4
zcbT-Ju>J<xo5bQ*!iw_{UlZ~a1*UsPh4Yw6XDNSrGJ4)CVf@|QKBCYyKbM}@%4_a#
zzQNmvL1q5*Br%LjtvkM@yZ&(c2A5q!V&*4g=XT+P+*;p$ZOA-Dfr6#`5d}<2(*4YN
zD($?`4vd*o{OpCQ?9RWtvYO3I@(H~t%HXM$e05f#`da@Jp+ROx)p$VAer``a9j2o2
zoE`#Q{ji2ch8wC?L(KVn)%Wq^ykIe>W=m@=>~C@F-E-Fp;##AWwT#2kxs;`&3IV0F
zN<51&yY!nnu3D@GH{v!%Az;z{RN(uMTcEZPWnSl>DC#zOa!$-0`Yv5@Uermy`Fe%p
zN_GSqKpW5f_}^j#9Ir<XnRuvGY*D>9S&b_ZSELady9;F`y+P?(L5N1v!wxh(Q5!(X
znFxSr3nu7_SWK*GLyDg8XU=3zcA?c#(KT-Cout%%=p>UtiJqObuK1mt7gsAiI_Zk^
z-bt5Nb&B=RH!zt*;X@#{7V;cTJ7Ylb+F<V$H&i>ZCDa#KCBBqRvVph8f3MXq0?7Cd
zV6V6Ls>FfL#BH!*Hx&G^P4<4TFSn|0eL=MbV(SJUX>PE!0;RWD@drzN+3AWyAyIWk
z>Y#~Xek)zSC;QscDnDyYA<G{cpJn{K^@Y3#9bZkmg^qmWv*$}q<m*<6Id!#;*Xjre
zMyQ2T5<qRljP-K7G4Po@J8xoNyoh4ocMp^wmlbz&=!tIp$ch@8_l?Y3slO1F)RGzJ
z)1EiWXfL$ku#Z+#ZO)-OEPOmBj<j(88fi5cP033&;8jsoYr?0f#8jwhm$5=2P+aKU
z;^+u}f#Eq`A_j-!g>Xb$#8Um$fg>dfa-y|H;)a9-pQwiVpavr{5z{oY?sDIwt>2F6
zwJios7q-|I(*r)aw$>Odd$i?>s4a)yBU`N{t@nc4ZB*cJTSpF}t4xrVb-z_R>|u8E
z=(S6)0Rr*<w7ok+Tls7Bo;H=yN0)TPuMTh&A*_)xyup5*rO0r1|8IwrVMbM9)l{q*
zt(how%(<+hws@C{`lRXd9&|JZPO8d$<iDOR#mO&Ua5y<mU~39+5?{aJq@z!VlcHUR
zlSmxH$(;v;aZ>nn=F+fl`5P~W@UbEDS7Od23+7zfD?YAK--VA_Bm-&a41tmgPn%%a
zXin41Up937<_N8@q$|?LI_v<!;L!mdRXUD~n!Z?1xq3>T+j~i}4Meqej69fmv6W-*
zo@#7xC_pTbkO@Q9R|av@Zs$1D0{i|{_1Nv-pbGC92ik>}*DCkby>6+3GK-W56b+TA
zugeNm%=oF`9*~stwN;#L5EuT?muW7sxKLBTQ<veq<U-YntgAmwb%@hd)|y+PSjn@4
z-+<_f(KWo$qE-ji@N{O$h8^2KI(MzUW{ac&g)o8wPx$O51Hwt(eMI_v(KmtYtLisO
zkkCx^Leb3KkY|z2|NUq*UA_ac8(8UxLi5UqK!*R#;B*}IJkZo@J@mu~`ajj<XnELO
zR*U@3^d{<{C?LUGY6Ph^t1j{>_g4iTDFN3(v+8K}@9OnNztIN0EVP%ZH}`XSMrpv&
z!PA#H>5AM>92}hr;KT7}HaAk~>CKb?j%})tX_%(enE?>HtQq)CKJwRpIv_r61sxET
z?SQylDG&uK?Vfe}B}@E&5+=mY;Zb6bpmqjg%H6Lz3;LEXIvLJH%9g5C+d{-zmLJu|
z+UC)=w#htJ?0Age<QSzmj<`!ee={BZ1zrvyZF){lzL-~z-pY5>0hGhv(H)w(+4o)E
zUbn{HgA#5jM7pUUXAVT=GoR8JO8h4VT4r1RlZT&FrD6ZcaEg<0$aR8Vsc5$z5Kq+T
z`n|y#aCW)NQk{Hbstpq%)y8EEd-q1?KXJ9+U>bwnldN+v)Y~pq#^{7Za;Bu1xKd{d
zhnC-@#9kr<TArY@a-t+vV9OB#^PlWBLO_~slfyrrKyfoUi>{MRERx*olpI+Ntp^(D
z$LO<ZD!gUa$+5*UdTMb~&69JTxOI|V>(IQJ=TGVbD^^u&MrhWrb&d)qH%bXd&7Dpe
zgn7&?KrCHRXOtVPpajy@_o9II2BdV=Lq_-4Ixh-p=LD)%Gd23<@-X&g>Qxd=evf*~
z?lhzVOD<a=EYX~SXv2N!e5~~}@OxNdLCFpzaf?-NevelGUf6D&AzGi;CA-P^bmvd3
zO?G@a+b8gQbdTscO5c_GJyz!<KP9!)@4+oCZhfq<0c_Tn8*L?}Nz=EGi7)s)L@J8i
zcY#9~_4&y2;8003mio<Z%_tTJ(`d4`O}{JuhVWV&S*nU{nfb=t6<i!@I;s^KTpVgy
zYc#%EJl1(Q$TbhgG))Qa0^?mt#}757jvsQa&G)4!FB#@5B_Q0_^BG(qLh5au95a4D
zHfA|nf7{XBSH%xyQf%q`)}(BG(HZ^%Iz(+apQ>GUu%Nwd9qE{T8e`_3hkBa%nf-h-
zpRY69JuGY8x!f{Ws<bonWxsnIaU?zJTNg=>l5q}!He@CiN|Cp_<rVDh5_xbJT{MfE
z&B&XCU~4q7;Jf%#V5Q0Uo@nWvW<MbmGQ9e>_9ssj)~<hq!gPG9d_8oNhZt1PjrtC1
zUC3`htqZI!Jb|*GF&x~b5rx2h=y-yosdUBOP=KC?>#Q@d3H`g`C-Vg(hasx^MrM&3
z#k8A-I?lXMuVhIwyDVdCzKAA6c;hmL#U-YhHLAYBAd-*7{-G9bHX;`<o`ttkyqL9+
zsUQ*oTi^EDA5kK_xE8lpa9eyfA9-OJ--;DquY6eXzH&_MtU}>ft<5V+IPo5AVX(Cp
zUxL^GQst!j;{=1zIo)98%N7r2srnSb%nFkyxmzS1xS<oZCv`8QccGppcBWo5gQ~oZ
zU;I2<t<q+V51B5X@A9DpT~9dr=@f1NHm#4j7L6-RAmQ&<Z4r($5BuN4vGYfQqx{Q0
z9H9&1#vo{c@NpP#DF}(V+YXH64wPP?=q>f3Xy0uSio+l44T{_d2)at%RclrkGON+8
z!7`95tp^xPk1qlMIT;4%L<i7lNddhC&}5||fF{D02$=#Xd(;%bk?Hak7P{KhD;)3f
z7YC*q93Na(faC4H)U4<;Z;PP(UBmw#l#8zyC?B-iwdkbb*~aljD;+eyfr@O<)V{oG
zoydNk*B)15@->O8B26N4@{v(Xd}t20B7Oj651RZQr0d5|>XgXj9&Cu3EV9c*)BYTM
zZJ723%V-#u!+U|H0XBf;@GvZ!N@3ZprT~@=+Fj)|8w{*2*l@K}k#uCBe!Ow)3s{L0
z>4xs!uO(#reEWxo3tav(5R6jlP{6khJHQslzkRGrS3Iy$^X}svwlV5l!9+R-E~{5D
z;y}CAyUA@Vum<&}%QD?9JM#QZ5f)PDX{D#D{=US$uCmv_mFKp`s#wN8zsE(a(vJ;R
zuHxXUg_E#QG_y*#+*C0Eg+N@dT8TAElnAQTTfHmd`|WgI=V-7d?811(adxf!NDK5j
zZ?b-(mpy2bVv8XzztV?26tj(_78J7)aQaC?wMpU`L4?a2>z!U^Y@}9gaulK>X^r1P
z+e!-*CZ$PX657n?*@e1vnjew{AQ$b@KbE{mn$ZOt%7bVZap#`lE=`5y6c><{kHkep
z;QxePO1BhBPxM!h_VP<l>rvVd{y->NG|f!^gLPf9gA`437o88U#-vC7=HNi{y1o(3
zYX-{L&k9MimDEB~M<MA#B{hd(cRl<(tdPyIcRqT5j`X!vyyo`cb+x@du2(LP82Pll
z{;l}2>AJ_dkF^r=US{NOAysX{y-rn|$q+Kn{W+wnHDo6Lfmc(}`0B6ZN$Hr7X;v}-
zUYg@5D68=%KW|!Q2zk=(&N$cC?s5c4SeeUIH!O;m)tMtLJ2(%jM86ZA+2K|)_Bn6H
z_nvX&)JQ~^A9DCFbTyy+qlY^3H+qHq7x8^S{tJ0#Db4GAR}Wz7OvQ<`>7|<r7f(-C
z=HxoSQZb3Eltgn_d~1qqqT<ObMHE6lSx(Fsq<%=-foguL@2hc%W2l946I4!GDCLIT
zh?Xq@aihJ$MzC`pb)vy;S#-LZXsPjauk&}5^4jmg9~49(G$-HDqTo3p)s1+=-5#J;
zscs7>N<2*NT(#MtHjCjGk(UNnIMsK^XG0#(9KEh!I+d6+?$~sYoG|?nb)(n>URYS|
z_b}MCjZ5M%zhs@G{pRG_a3}*PAqz4k9Z<6b<-s1L2`gqX`9|wLrYzWI!6s!u)|9hY
zMJHMs^^MEYQ-cbj!BT~u{20X^pV|y3)v69CPgmUXrNHNOLtZa!4}*<)A~OsxK|Ktr
z*+36JBmnwEvzwygp3J6aY~AVyDVz>eTXjBNamr_EOx;iWIMGDvrbVKWG4c*irDdKb
zlKRWJ>L!f=K;H#iai$?x!2EHP(1JfLP6D_jdHu!y$5?-zR?R8w7B)CDSV^yltr%BB
z4UEVI@0W(;*V28CymHIpcFvckH6N)Y-7PtbFiV--vI7DpclS`(m)Orqmy0<a^+<?!
zq0%k|e?qq2gAo|e!9HI&N8Ds@|K+2*dC@*4DuYwNZdx)&Q-GbKnInAGvia;%2Yk2v
zN8-hb*;M>8yOD8+DFF$y#xkxo>X4l%3YMKX&C;FJ@rWP1k$3FH4gC1_;xZ%yjAsK-
z`Yz@gjEBdnrwlm$$`_1h0Urd6r_Jg#=uY|%_TmSe5bSV7%m#|&tju$Ns7d$NtV6aR
z8+)qvcN=@U1WB@1@=Id@V)(vAGFBBbhV3C;m${rKJ45`D_*Wnz&!ZE^H=BAOqeC%y
zrA7yKV_Jzl?Z#W~qYg2jvy{I@i{r7y1szp;e7f6>UFv*F)a%>2kUMO{8N9KMyxEO;
z-)^+R<jv<Jsiqo?_(#}o43`nyRYntQcB7D3mACQh?8Yvhl+v?Gn^r+YWG$YmVhdEf
zoA6M+rBhgBKY~`mAjNCY3oMaD*7nx~;^`d%qHip^F+o`;L7sx!uX-4Z7kce)lL(KF
zC12|WdaJdqRM7jSKHVbpD(~+Ndhuiqfdo3v-4F2x#Nhown8VgUiMa?U&0KWz?i+a;
zkKh<K7YhZ#Ks0mF0TGVsOpHRoFh)$gKLFnZfk(uyE;i}67w}oS55Dw$Veq+Ch5ri(
z{uB<c{S6b<2h1}K8tshTiTOzKZw`*@<PDcDU`N_>jD^g^g90-#?7ATa8TqemwgTcV
zTQw6$L#YKb(P&Vj2P!i&(U2*C;X*nUkmCY-_Q~-^UW^=v35K@Loj6~hu`igqQVY-Y
z5Q!%z*(aBj)QeTlXQf7CL49$KbnLBZEP!sk6{a%?WURVqkkbZR49=Zqm<3GP%{#QO
zJaECrov!%(`|j0Ym2cant4`;VBiU+Vu(AW6wqJjFJg@`T_=y?)Vh1`|a&52`aVdvF
zs*Vko%@V7%e1i*%B)yV%X{6PDk81Rru6TPEP)+)(fHU$cqR3kDl%gFdEyig9u84m?
zjue5TK#Q;~@m#>ExpIzL%>Jv@BNJQC@0R@YH|e_`X5go!ZrKd9GqV2mX2=X&$mjzz
z(4ka-G^KuX^=1OSad&$-T19)=hC`?u*iC$~tibR7+pNIjYQ=QEo)vhUXoS*V&kC&Z
zOMh)E@V!4tR&&02FIM1fdj$$o@*v*|Tu?~5R7ox9Oji_=&Q(&06`1@>NRz@XKg-_v
zD07Jvt!H^PEAVA|U8+~9VNclWy~U61<e(AmV`q<jYhcI<JpN8+1&R%3p1cDkte>xc
zHDu2IA6^41@Q>s<D{!2WVf#fZ@TY#>w9G-|$;><DwC+~mC93;v)lK$L%kHMXi6*|r
z{<8+;l5Y$?i6Z73gGcS-$lnMK!P<w)0`gxkB1902pug_^vy<TwqB>Ud#Hn~f8K_t`
zO=RIz2I*izY8n#hUb2Te;Cq(HS{P(GOY$z2BAIIaFNV!QV=gFX^GPTE0nsd>{=eUU
zHsE(uCVB85_MaWLNCLrP)&GCB|LnTG9ekhm=W!Lk0el5liTd^W4WN^*cq-#w1tf*C
z+-SwBX0Fw1;PrF69QAGxN>^?BdzURhi9_G-SK4J?SNy3}7$B6uS_}4{T~w>iAqbWD
zANHU996*IR^pHRLfU7X{U$(XVXB8^jgDamyYJn^37*5<BP5Kipdgn&J=GZbxaL@m@
z`_HQU{bw({UGT^utG<qn`~ahN9y3vSsWExkt^uz+Yk#=l-r?El09|dZ@}sHZdav4R
zVH4R!$iKq=vo^6F**e^>DmLctKl}O3ZvWYm3F1hFPv2bVm(l*SJ1md*@Z$M9QMzft
zC(qeY7A!e;7G%75jO<7evg}9=NqA?%y!7OXQ#iM=C&Ye7Y6xPr0#?2L;P=3v`limY
z{Lw2L^Vc}r)I}!JP#X;kb{wDuKVsXEZ>H{v=<@Dc)%I0c>*3rD+E*9DR17wT6zB~`
zD}jSSx~TBmX=t21T(OZIg+dLdWE2Wh#uQg8%qS73@|manNF=)C$RqHJJO0L5p{=bV
zNKKR`#t~@6@9%c6Pb-=I?H4&xa;l8EXVMi1a*VLys7PtJHAzKQ0o`j-szAf{#j}QL
z@qgb9TRY39!#`Ev<$xjDMUQ-2ixRQNo8@M05Lp-b&2FHbs#<LIaiqXr|8hhE6deEd
z=h|0U(-mXu=v=CN6+VE?d@Zg~%g5sD_523>$SHHCJ<}{B9s9Nhj^AD$Cu$e_KxbTF
z(-UV@>8dwxmEhC~i)1*2ilexst7iR1-^S%B@&i41X;B?hsQFx9AlU@b4NWapou+q+
z_0W%{BWq0|OPykb8I>breIdiG4MfvHAn-c2&4;OR-aSB!K;RjQ`)$+bek|}bKkl-L
zS>R4Qiv@1rIdDOh;gpgRck>!!9OF>pe0~h7*k%sRh3{Rz{x{+k+Up=li&yAGrf@$l
zq8~o}_|QJnQhd#&HghWWM{czLIxX`lJRm@rOhzy0AdBL@iXx^_o7qR7*fxFgZV2a1
z%lyUv<O)kJZqW44zhgfDy|+slsF^*AFKC{Uutvf`D-9`!e3p+~CSKq@+yzi~+Sd??
z%kHb%YlKJ&`31FW9SVsKQ9IDFz!^YU@usF)YOnJYfjt%9{k2O2c`AN)vDypdk55U{
zBC1#}Mk>}8S&%~2k>mn1U6NdgI6b-dDSs!mz~<)LV7fUGcL<z_quP${JDn>GxHoR=
z*J!N#wfu@#hHk0JNA4xffmSo-BEhvUN;PrW)-5;bNWLp8GxzeKON9oGcTAfTPCw5)
zb)!rC{CFjLdynbU=aiVXUvMW+Y7RGrd>9-2MWTF2*O^PFPiju>*qkmuGFHa+>kaYb
z5*J?>Z+r$0nIxRE36vxh=e}Jz;<aqlk!RK<-qIOTgTI(QINJE)^h4wHN^#`Z+<pK-
zro6@VHrw8iLq583eb+Po<4gI-&c7F07STiJoxA&j{QFtTZIf$$(C?UO|9%!OLphP|
zPXN{@K{jxwvQS8?$)o>tzfS)rnGbh=(f`5yI@{B?f_x5j#pXL054TJe?mxQ2#?lEq
z!7yF!a$;pLj_~;s9c$4&?0A%~*aPQvYSXX@SX~hqO%FXenlArTmtRL0|MqV8PpDeS
z>23ndl5BZA*=0w)Nx_Px2Xak2Cy%JkT2U}hk7e%Jg*|D~f)A#QKAZP!G<k4c>oI<K
z6DKh~nU6dS7V6|s-67GHs1Ncu{}FzNw&Bj{w`G*km06vnVEVGJS4|BXg{<l|Xs+{U
zPF(>0J=r|?9rb7U42H@&LNvVx2N%8?^F|Z4!L5jhKgZ+H@wAgpci5c#KkAD*;&t9m
zzHEDj!f9u62C-{rvPkv=yT9SvzlD0r-eE1J+`D>b$QROob5Bg5a|bSpmMzJ@VVB`}
zou`w<Vohq;AU-IfBl=A&b?V;rvB58R?P3Tz4V1P%h?c!zmoIWvSR)I&iI=kxa{Xz+
z)p(s4gX`nGNkFKW^ENq5nC{^5I@iFht=Zorj2*oZd)d#sY8$oHv3#R!@#<6`U9(Z>
z$3{M4^IiFt`tndVX(g<MD}xr|w4n3-sh^|tR*+2nT$xGz-e3EiU(&+;u7$o^YT<z_
zTN~(uwXjFf!oLwh=Pyv~sCU&oS3fal;IDVzsJ`>Z_VxZ+R@#g^fpK}iEj4p*woBl3
z&HRN&o2m{qQ`q6Mpn2XpuagxO4acG!X|B)w@O+^mYre|1)XYP<N!CW|X{vwFe%<OH
z{HfP&cX$JJ@T;1`54hT<2#$B?SiJ1hlG^QjSce&pXo`o6E^*D7m7#D(t><xXC83BN
z-EW^be2UceLGXy|e{1;Zk^5N6j!K#5Qanp3BPDk!1^U?QM{rt>)k%;1@B-EFmR?bT
zM!spU&+9eD>vQ(HT(3v+y3Ahh(<@r-$iLX@ul1@0^E>VJM!m{a^56EF<kc*UPoxhH
zqf7b76%Zw9ZXK$|?rW09aOD^Yo+7wP{1-+3w#oRL7-C>Ra9RZ%?2Ynh`jYkH43*I(
z?>lz(uGgkeAYDY^2tUltPT0ZcW`lihrX>{Yiz5S$#XVX1$a*^f;$`&~Znj^L$Nhh|
zX%s^LK0}@z@_2SP7@39jxm8ej48*VYii}LR++Tsm?H|p9H<og;gW+T!z{x%^PWC_4
z={BkAst!0A9_jfvi%X~zM4ON=CPo8O3!H4WIN558jk*@T5ik47ak7E12RPZmn1S6n
znQpLS|9ooLnPN1?zYeL14SwEh|Gs!is`U`$=4$xtj>f>2vxbg$JFzOv!0??tX-w9-
zHt)P510!cYCa;u%skL?BqRBfB27!NVZ~SXnfqy~cr~2KfRNp(6ihcFom4~v|7{wZQ
znZu(E=UQt({A(lp>sgXx9m_)eE7Za=`+TX`SMM!6kd^J>GnPGr77nBZ@vn{WuLZ9D
z5dRwO_*bZz%Uv^KU%fYTZ+3}*>i8GyByJ!}p`Ic^z`x%1I*)P975P`FnZsN&Vqd*C
z^AJ0H)kf>LHBlqa?N<NbPrUX`hFq(Q{OhG6JY>tn%RVlxo(rD?%y?K4`Y<qUl!BGj
zh@~TG6%~Nch$fpWqsi02sZ38+HsxF~qVFs$va)YmN>nL6D;r}eN04HyY?!?spjWZ7
z{q40zuVQ7p*z2}>6)UT>*Drs`t613=|E1<~dKD}Cx4piqSFy5J?Da{#ik1DtULWSw
zSlQs63#{x<P-Tdf9rc+re*S!nSXo#<3(o&y+Z4gt(T>fL8D}Yc!@DZItvK1|vGm!S
z(b3K{DHu-=UGfmP9|FGQG0q2$^q<5B@y4&btC#Qqb)d?B-kiQP!{G(GMj`W=q5z(k
z>-?F_;u?cyXI-0qb&~HIJ{t8<rC!-sfT)?-x`%BP#gCGY^t}}>BNo%8x|5IQ2H2el
z{@KAYZLn;G1+rw?^vk>XA+U7iu+hK3b*n~9&GX&1(jTJf=t>#(i&QQheY)rxY+?Y;
zI&$a1w2U3X8Q>rKmoR`<I<IFvyTll;*70C{)1;$v)yMN9iS)NMe@!-j1llYC?UsOQ
z+S-*aKRKSNBV`gPjj!q0Qg7UI>_*5(8Ud=ttNSOt<R|<cpDw>t2KZe($I}Ndu`Ph{
z<iFvMIszV^%K=GG>72dG1WT@`8;4mcWG}WpbO~qFE+HC~T~+^zdE;~j0*<bH<O${%
z3xDTDkT2iP+$VQfh`uTB{iI7@DYJE#K3(M))~98n=@ZN1$&W_>{8{i<oqx;t*T;2Z
z_UAb1M60#2#?QQ~?Jc<^`b^gA+{>8f7o29!<}_r~XG?heEsxo9atxmuU-Q}rQe!Y?
z2bF`FDJ*8}D^3u)TnDVD#&S2uMPOadjpqd$56)Dg$3DNshP30NvRQ{_@22|VfOI&M
z#*=H^Mnlm_KgCSRoAilXskJ=As`rR|;z!x3C10Pv01Sw8YgDaw^;zW5$vFbdd;?6~
z5-6rDKKQF*jSJ%G8F>KXb(*83WAgy7;|M;CrGJn&$>p^lh6jMYH>W4pfo`uy(`S}t
z9@~K;$q#bO+6T!mJKijd4t{CKvo=4vs!scLbi=otf=#;XyM}O{`e-sy9qdUVb^EdK
zIts>;WLdWRs;2N2;#8F-xQS(~#b?=920DEOOL(*|bHOp8%b$)mzLe+yT&-u1PY-0w
zXp+(Nz<-(<_xZEYvZo!Yo%*5SH@z$W(Awbv(4A^%{~_Hg|4{sR0z|OH_LMh~6uMqx
zft%c`ZsTaC=E0kV(gWa0+j>_eDl|>A(WGd*MQC3iZ``b<^J(6^tC@ct5oYI54WlHz
zIf8pE{d1@mS1Vtv291M><@l4&TKDD9aA%&gU=~kuc>Mi8(LqyYBJQ2VUlW``l}A7P
zd64CGR$5QoPChL%-Dr(Z4LXG%Ysngp7K`gx<ah;)w6&sA$C+y(Y9VEDhiF+nE<xnA
z{}vrBgfDb1o^FDlaNYKM<=jLwl9NWhqpPsEdM%ck8p&`2=SWWBT7Kym)#6?CLn?@+
zFXQ~i52bO&Qt_(FXnI6_wDF5eIaw-?I&%?4qGeCU8mC59URs|W&T9~lsRGk?bKkF5
z$N8S_x;B<f=XT4>;9<v=aRR${)xBzpdn~W&Qiag8wKuy;7e?~oq+xt`>M)x6mpIbk
zO<wzj6f}+)Z+ybL`h5G$-B1vPv#zq4bKB45UeDO<08z2vr+H~kO=U35+e(!*Vv|Dw
zQ8Ye12I5Z-eJq|HaWcUT@xeKWTA>^FQ`GBtp1-g+zIlx&zC9Q=%-PFaoMS;48*h^C
z`o7YJN6SF8b>4N;AWVgjUUz{We81QU>4P^Q3xoNJrmoCrr*Z1y4O}%1FwWUfWZw=?
zV5Ymy+5?EgL~ulXmfI}^UkXoWuh3^)&I7ftckQR5_!64s3=-LLhx%sks&_R27!iA#
zn;SPyzdEbQI)6cPa^vyA9W@+vV`Gv#CHXJz)37mdpiO8@c7<>wgOm5g%w;}bBjM0s
zyQM)Jt`#bFkn_ZwQx{jmFc2;0RW~=jgPcKJJkPyVY!YQ`RkNyN>En<&+1yU_r}3TX
z>!azjcz+rG&&^t*Px#Td8Pe(1FsE(g5^he<!PW5LjGb+7?_<%UXn*=oa{U<(eg7&t
zn1j35hx|aefS&nxwByYU(ezFy+euy=i4*+=Fk>a6OGD}Bb}}0S5UkeN_*@K!(OoQg
zY6Z-~dB|hw*%eSpYXu|o@$U1d#fj>5TP~!<eH1@c?Y@&7WL&5UJ2r5Er|9%*qL{g#
zZ-ogumOH$8eYuk|ci^Z;q!SfW*M3gwPNN<H(?h8*l4^WQjAw^1<H<*U{A1c>Uql;U
z^l6Pay+)|24>+!Qy7GIR;s|=dB&<@-u0I;k<hYvz@8scn#N+vrxi1s&EzT@Uk9>6^
zwdl<CFY}Rx1tda6BUg}UDSMHk+W<bhfgA{AHCIjMBN>i($YrdhMi}q(>xEgye{1uR
z-Bt77{X>V~kbmb>Z#%jKa_1wz)2F{f3*=mJb?8@_ewQ;bH#xPAY8cqh?F$)@SlT-c
zlX{x-TremJ{Vc&Oa(^r0|8N6KH0^HE%RH|aioH6t)Iu+bFBd<tV*%7{>9?ml{dOlb
zNmFidV2D?j;dOMn?E<IIeq0Ik(0s0zVk>=ClmjDLfg5?fh=*sV*}h7F+!JU*(Pwf_
z%uuH!%@5T^az#O}^;KFXi1V)zG^WySr|P$$(u)5n7-_!$Ys}JL)gcL$mK8zz8AN~2
zbbU-mSBZNrPzk@YO-_5QmF|LyCW7b8Md_i#7etesjL^kY4rDtKTd2gWqh6;ip`}mS
zTo7fbuVpB!Wei+IlYCk^@zhYrV{%z#yb)izv`Tb*t$P4jX|TFu*GtO#6i*#o7hCd9
zdAuKnS5bX!BEy^nCHgD;#p$p0q2`CW=JBp-xzu!JE@q{%0oGWczgBnCUn!5i$6w)Y
zbwPiHWu3@+z^j4&8chvl?Pk5HuXjj&MaQf0uC_;Cca_b~ArdI8^2qtRtBmNZ94>);
zU?#lwZ=k<M8F7>mNBjAj0&JwdsK27SZiuGNLY#)i6W1B@M}i!tkC)9lEGs3m$eg90
z2IJYf{t6?0wK@4dD(rRHT~$ZWKj8plm72x)s>nj3#Fo4bWF~VDLi%F#*G<J1(O(lz
zf0e=x^`O71zF7Jk^w&M=y!L;YHe~86l;Ma%x3_a!K<?3Q>gyQhse0^sDTWiIwzBrY
z8yf?7L+%ACt>vw^lpqfy%XHCNL?YLfzLfZ@bkSo`+sw<>4`mDPC&n6e+9=qG>N&)k
z;-L&RbBMLXLs@uyg~_<;<D$;lD4kRMx7NGrG8^ECI$>(mR89<$)<Y$D8nX9*+r`>s
zk0nRc*@q>?6VDX1)4o)PR?@3>`mP*<$**7=%^a$VsMx0<DulieCtB(bNn;*~J+e<y
zyvTt6b)C;t?jyNbiyew!f~IGhOAf^rkZ37R94|GnuBUR^CPH<}sn<Rm2_}5ox;{Fo
zppPyM^wE>~uorz4@n6tK$513%_V-xhB-2N?x28I2T`2Z-^wEpaM?c_39W~YXx#nhy
zch%2SE8|8fZB9)tQA)>1DP2V<Nb}%#z4jw1XnZc-xYD~?Z{o8HX<h2P^hX5`b@3~u
zbfx`jcd73qK+&zj*1g@#@ql#D^<NW%8=pS-V4GoPzgj+&!K-79t5yGv)Z=vsVVaYh
zR1|7Kx5`H@`4NC)2*YD#IFeC6CyFYu8LvB$2dNg-@qU~TgF%RYFLlNG7`y}JliyP1
zvkx0n;T!{JdB|+|{DxfB0_mF{LNvT)tP!VVZWC+V<XzQQl-%(cbh}wP=51Ly8^Y+^
z#0<P^o%{zHLP;l=QZ&Z?rR)C2gEXn?Xg}7zsfxWA+zu-_Q4POC+SFrAN4ZWOo`->O
zM04u=%CKG;199p0pjj+@kF7>BDTv)FWa#y|1Hv8ZBYksKEPZLU%$+0}Hd{YjX>kv!
znv5MUM|Q?RcA3`lXyemf`=v1C+-|mhgjM~GVvXpZ^mKD<@TakkcbFptBoJB6L`u<I
zsG*@~3Uo&A(hs|oh|PZ&zom-iBBhilnubeG(To-p%}Y|M-62*K1Z(57K+%LJU*i-_
zk*GZH^S&cJv)<{Mg~YK++|j9-g~SFDjra7TWga|Vjk>e7l)Y04XPJ_ZY^MTqmu2Wo
zVKMkDE}-_+%%NPLxGIe%HyU4sIa!|2+c4=wfT;#K%%qvBdC3XXB-}>TTt1IPshX2W
zw3I)SB2_bW4LMHLM2KIZ$}&Y}b_Kb_ZmIRg5lEStCQ%)0rL9{*ncQO2rAF(^-xGx4
zccVjDw`Ojb#svMhuU!81z;4Rrot9wArNYO?>Bg0`JHIt^q<{BOyOjy)lO1d8Q6l?#
z?e8#0*j!u-Z&3&=i`6tEMle?Kfrb20jO!v`4Q}_J`Hk!!_)6ZVjyv^vnxh(gO>Ami
zZ8R-sozpAH@KL$E&bZ;U2V`RS>;2FXw`QJ)0{8Fc#<iFALm4uatK2ozFpJxOXE14-
zXPkuI%E>syU03tJ%t~$-Z~SWdL%ChT_}{p8`jZk6)j4Qa-q7T7e|?WHI+oRkkim)p
z%b9T>mhW{4O8zufX4bD}8qvw4gH0#5^_1S`Pf>HIZfy8u{+PN8>RC{SnN=5+A?z41
zz@ND_nlSX9j+c07PG5j^IgWl3JcAO^Um_k1v#yt;#7@TVBDbz~#gSiL=a|CgeqMVA
z-`ixe&hQ*!RPqhROBbeUbwEBXo@!%_9N;W}EQ{nX(TAgE9qlIdvl$m?Qe%P^eiCkI
zU^PvR@J=hhi;IC9Kc0SfZl^%sqOR$WTBqFnA}5wfQLimr0l@dV0-$uN?F**5YP_bJ
z+Y)ED2UD&6xv#m2UVT8R@xyou@gtm@*rs{YDcBgW(bTavWne>JZ!qmKhFZ;G6AN*F
zWn%Rl<+&d%>N&hkvf{XWxh1y9=$HcdP+{~b<)$fVrc074Ph=4%g55!PCApZ@NjO+|
za=Tni$Ie6>SIro!-AZMzdhI4ZP>5oU%edoj4a~{wRL`+E+`%PwNWva%>XyzeZk-)X
zqKyg8ITV=@bvQH*QctSmWdvCSyVFPi$={Y>yCdrz8mJ=;Vt>KqGuWp)fW%UZ<}OpK
z1$19(%c?NDe54JQ<=Rek7E}M_GqOkR*Er34nRSq=VpHlfZ|MnQIBI{v$fuF|%s>3(
zx<azx=_h)YSftKg;K_DJKpJP38?dg;;(wW`iKlKeJtg&9GaJ(nNIF?x^O3o8bO+Bm
z?}jC|IQZj7E1#%+TBl^D2Lk-a9)u6FY5DJfxU(zjjU{|awh$V%_!E>>F)_}nG!qPm
zTBF}u(w=9s^bEi&)<nZ7!&s=VBDE=uGA_|*G(Z`b1hyC(ZxwvG>9nCwE9ZjfJUpNT
zIieQ%L4x1Yma1Oh<WFrwMpyc2#viZKj2HN2ukl!WQklhLabM#E98j6t$Lnlsu08_6
z_TnnZYLvKsI2xOrKc-_@C9!MyLGM^M?PaMVi#wJ=RjV^QgZ~OxJHeVR0ucSD<Cs1=
zFa9#yMa&`8bNmZB2K|DnmM$PxjmRqQ#YQ6gHwJF!20Un%3KZxWttu+ENB@p&PH~CC
zntr%Gn~3>HAM*K~jQIa79;}RZi)2t7jPdjAS8SLsrY-0tK5Pm2#@sr6o<7^*+8k$c
zOv#ky2mM^-{P`z_3}BDLNLbQ3GM*kb$VN0qm~;|ocM6$}nxuWAsY`6%a<xs8VgORg
z1aJggG(MVOVQ929xTiu4dxhaXv<tfxK$luP=crS`fz;JE0z~u5T&aiDFX!v$!Y&<;
zjH9_<bYu(O8n0bTit+Tw8E=*IGw7Zp`-Y}N@V>mdoTZagzj)(@*1hKrpK{*RX>7Ak
zKcF@HhgsL@L--9lJ~|b66zzCm3e}hEKBo?AsM|+v7$@P6-V=^@JkW)S=RR7*Q}>ou
zVPb|q`jh*p2ET^;sFJ7dA2n2#esqOCn!8kE#%UBCyec~K9F70#-B864a;;~Qt1&Sb
z7Z7C4Tr6zttIlPxqg^|zcv3sN_|xE7uOJwkg4R8w=?)d4B8@#-;bvfc;%`H`a(x$-
zIUu=U-~gXW^a;-0;&PbhW48bMk@57{XL<h=h~<I$T%(YOaSZqUa-ZYpE*c!J7P<0^
z@;(o5NB&~{fxl;}??GfJG#EdO=~Z83s+fOS^0m0RSXb@X*mP+;&hZQ#%eUjq27Nbo
zlRWFA9@5{qH*Vd->P8SLV;eWWJIn8kC?e>LoNd*)3h99e2SosOEad?M9ee9b9Yxpv
zTM00U(2%^sdH7$msSXXI#_gSBU?>n=T8WEf+3*70p0zYQAKzp?q;&6WzrGA37{<N(
z9JDrbD5ghYH&|t+mRE7NnR}a>(NmwB8JAPxAEsldqv`2PEWXyvV+dbqMZ|^TEYaoP
z6Kpk5xh+x=nlf)q=j<JngBFct8kC9~c9kD+X_|;+3t*dIHM(zpaE`w5k2EN{(dlD8
zGM>Fv7K}1afIy9_i4z%A?aiBOvp%(MIQ}qq#k7zjo?I6%TNi75p9rV-eaCIa9Jeo%
zi?~$V4eXe<vhSN`2|RE&472n_obYA9!H<6WiM26F<}YnZi5#AbXmn^j7)QC??YTLf
zD3jrTLbC3l<C9YlG69QhVCs;8I8d>DGrMnM(n&IT(QS+u*jWJ^0QAfdpq)=$p%O0%
zHC&hGT?CoB9J<W`7YAM8P+&*<^+8^lc~v$eFuq|=!Prl3$t?Giudw70zYo#h+_f8Q
z*qq#gA@qB*bvZfU&}izWE@kL27EZYgg_VBG`X?pMo2Tf8>?U&*{?j7N#7pEfsCh^f
z6vo~@`b^aPI>iN-Df&~di_4eW#pMlg^d9@%qG&r5m#U#Gc?&0ti?ro}5a%m1Wcj@|
z;;F_vtph8LPY*mO*7&5HI<ob>PR?CL^vqbF{Cvp=<*eOCJKp1t-UpTXIW+q3f<N_R
z?+2`rKUz&c;C)@yQ3@yi9Z!E3a@^eDb%-rwrIXpF07Yjs3CW}SgW?g~SNqdnJ8gA>
znFUmecKz`vZ;lL_HK?YV=@7_`znCHZdggBoA@}kqyN}!=W4aG!-r=AEM~3B2r{h7-
zrXMrpGx<X>kPgHCXn<M|!%7^}fPpaPuv$IUsvCzjXoedaSW!NVu{E)7$(^uIB~~;K
zUK?AomKEw{ENtt%2{0diaC==FU6p5M@S1qz`WfFdjr=Vlw7m8q$R!0@m0<uZWodp@
z$%4s_%2hOM4q0GYmk|Y*14C?kwrc&I)i)W-0$fH?*|p12KOC%<tFTP2@){~{n|dMN
zTyxn*=1B{#c$Bp4k$D2XiphewqdoXh)7T+hV~0F$JYO4{^O0#VY%SI=pv3tG3a{Qc
zm|K)S-<#tvH?kTdtOwhQ*P?gvB45Hn`}L1nPrJp+%-P$cWu^srm|l~#+o%`>uN;OQ
zZCoM$<9t4xvAbvr{l4)ruYCtZysgqk8#g3si1uZ9xP2grb_^Wsh4j|roUT*e6ie^1
z4YGuQ)A!I{51tbpynHNyb?K4M-n=n?{(|FELl2TbsX9J2`=AZJ67>=eLfGZH#2Y%E
z?kMK1AM-fbKD$Yu72}nOv-_qgU;|^R5#J2HM;_9PT;dHAOaO=@CBwRxEd>510nuqO
zHQKRwC4=nKx@|N)S5Jy)8-)a%Rl|0fF$5}MF;0PvVmgj8d3wKCf^?9^%#4`Aj>|G$
zyWGanktTf~_NDLoko0A8rvUGK<c&*wVi(RB=a6C3kgHH<r^M5B2g#U3mslPx(^{nS
zUExX2<ZlyI`hLJvaEb$~L@YsMW{kvl7%Th0YhP%%_yO0{F>BbdtC1<IwI%M`KAqy`
z0<F$){YadiRd{@Jdc?u_WOHZu>>E6XgGUf5VLYE#gE;U@Ag|9SyKqn#Lhs#6{h{3p
z4$5aCz9`nx5R)N{@dO);l`S(?@xF0ajq3m#7g|kp?g~>&cV~L@ktq<FG*iX$YN2p2
zl4e8IjHBWlzS^<8%4>h!`08qnQb7;iXpS@dtTnLG-6&^he;Q%QgR-@hCeEn}c;)I$
z=P=%TSkPzDO-YBvLR^PgXN_F99{sF}t}NCcctK{`uQsv-|3S0DejKAN9!cfsruAg6
zeK)Gbdrn)edk6Dx3nwrCz@M!C*6`BY?iL%ZAq4IKJa+wN8~|bQ`6NkYM5nL><dE&k
z6D}W|Cp<92FcG;_@1lEVty*g$YCMz=PFG`avk_k+U=jL0N5ezG8sDwtX7?qhI4vot
zgB@-{bW3Fazoq0O-{m(q)kgw=u6IOrdSuH;1&sbp+0E!9aIM_feB>~_kF+|B?DQ_(
zZ#ShY6yWDW^jU{qclL{+R&M7P`xqpUA^<+F&K&&_3gI{PB1V~cYCW$U=CoWF@Azr2
z=tdomY&s?46bO<X^UJ*PAvt_EEpr*)>8U>Rq|zuo$V%hiDA6ZmfuRA6@o#%<<Mn~=
z%D~6K$0WdhgB|+RNDo+QdH|f|A>%B<qz18<biiJkVJ}x0dwDXR8lt5f`K+R;3z68H
z;?o;_J^leP5<Gveg%}B5Cz0<jF7g}xMZMp!aHLjEL2{JAX25rn%{>0gjd`wq9D^ER
zdZCadp1NNON<6h_4L{AvPfRw+)peTyUdbPGHARBaU2Ki4AlUAJSmRT!re=I@>&GM?
zV=F<&W2hwWqLR!}e?N!TzjXU=dg>#Op^s=ALabv$!;F^f?fL-0HGzKcUr}&P<joK}
znre&cSz20Ocx+atVNtyZx?~#Wkk4}8rR|{p>9HZ}io(LzFAhY%(ADAxO24R=esQ4m
zi+a;94mACu9{pmE0})&37t7Hv{+?J7A58GU`{n2xoG1679eA#T=xfz8ex0^x4DRDh
z|JT7Pc0mKD8C-x&TtoJcHls*Y@%E^t#nV5m9%TscuIUpJtkMh=q#O7suOw<iEOjUj
z>B{4enzZkR!~w^rTK8QaZTz(LNbQ|csMSveCl-P9y;Y9L+q0P?e0KWySnmhr`$~7~
ze|+-beUDF0+L!1*w(l?yw>0%(;uq+e-qknl4}bKI1t005)PRZVkp>o4Pg<OMA`Jm8
z{sp+JsU$5@Nv3&&-Khqqk}OhRfNTRb@Lv(K!!>76r9d7{-&?m(1yM;<Ftc6%O)T)E
z9x<2jL5GP%A%6wB%gs1VIMJf)DN?X_B`OJ3r9?$pJ%}0+s>7X%@*PuAUMA63QIy^~
zCQwn1Pan)m%5qat@T|;<4Sq~+tdR{jn8mxNanmZA+_RvdfEqQdHYV2eP*8?_`IE4M
zqJ03SpH$)5Kg1d0Zl_3%6qGd@&G6n76r^jVC|uMUqJYlBrIw<#K*IlH6M5mP^~_(q
z?5%iVDi7Iz@69GLqO8w8=mN=cR-GG5IRz0h+P`%Wf6Egm;u;<P46ae)DLeOoy5=4u
z4^iS<S&tX|N9l?`W&P|;s0n|=RRgew-9lnMvKK0Zv|l-w{rz^So$9m{fh}n(U=8^f
z6ig-%!+&n492~&~vw<WANk7sZ4==!+4Q#bj@w=3?P>QlI{3%$lQ0S6sTf`4R=S^6y
z6|ph`bvDR~K~8IjI@}s7hSU3+s-rAr8aX7N&NUY7qalyS(pR@pMJG#{aei}q{*eWg
zLK0`8h6s@LZIpZ&4;!K*wRgt5>L~ukQl}$n4~ny6INtbCg1yMcL>oWg9A(MU0gwc9
zazj^VSL;5by!*yY<e?_}7T+x@>+DLbEv4_q%cdlbjHTwZsD}L=*Jhm(-5{uB4=TA@
zdOh`2XKxDX$(sM8x$&<n$x4iir5@?xp`?~Mp<4D=Ej4^hExTn;E7TJ1%@{;M<6lMb
z-n{2<gi)vQH)0z)UzB6aWJ*4AfL|~1<-x>tsyt0xKT}Nrz@@xrIo>KXo8rICjPg|G
zE}A;CQtz?Gb1F4{o51~Oz}VSi7Z-=WXE295W##<v=P>ZU!NOXoGx1l^#Kb5FZZL0L
zDQ!I(B8eUMfF#6J#2zPj^Ir7*8dIbyd4<(y;vX+W<xM|mYShD6HK6%Z=SvZ7{a$SD
zGSQmW{^p^w=CgM)*zg24fuO!SsB}SlIB`_e+r3j)?!Gx6uJi;|dJ>g7oKN2`SUkL^
zb>chrJt07H=OE!fj1JDysd2=B5d_sn8J(%tv2*}ud+#F>8F~b6(YQDIV~uc@#$My=
zpBN#N&Z9TBewCP+-4CLsno8{&Ruz?A`%XQp_+hsyb}d#hE4xOn5H&&U?SLFU7x!41
zn^M&LR(>yN)9YNM^3W|Nu!bb<Hp+5YI`U&qc6oRJqgkv!nSuYkF`qlOSVw25j;UL!
z<7m|($+1{}GAn=PoEZr9;)EL0$VbZA>#6gOw1d}YG<TU?y0EQ<qzwPFtWh5wxsW+>
zi-UNU@65yFjsBwPTkfKbA&ML@FLGi>Lz>_<aNXRZQ*yUb>ep04UAoO^E2ZYTQY{QT
zRLU!9k#l<IE>~~0I5jvE9r;W3{OVK8O}@$Ne2qF-(Rgb!`Z4#Bmh}Hc_*1AhUR$@P
zHq8P7PKjr;3)KNoJU~Jm@fqaEfEgnT$hUYejYI)u=2H>!9Z<v^Q(afHS<FYi{j;xt
z-j*LW%5DKHu7ub5Hx&@7IQ=#~c7U_e3|-E})gMBa*Gy#J;8cs$&F%t2^;h}~M1v8D
z;<ReUF$C&F%h=j8hst&2S11CmdxzOs`ps~MH|-d7_yEI8bg+D6En9hm4!=qPDWR^<
zc!*-@^1ZCj@iLZ3@v(8~u_ls3b`G`<n~c9}nvgBENYbhK!p)L%nDb~N1panhYUMvz
z5O2)4vK#LY%8hnBk|DWo;z(!~t@Hz}^}n7wp~#W69}HW$khvr`q?qaOckT+|@52N6
zgZ=(pMnQ4lo?KLhK^e_eqWne445;HqQAhm3MFDlh%Ge@w$WJ#4n~)#!`)h4RNO$QO
zEHhc{e9|ZX0?2hCDWU|MI7>O56k&ZaWh^Pea6g6B7-2JAx-EC$0^XX`0p_H0lICFU
z(n1T+9Q$b*0%czch<R(1y1ObMimjk<GhfW_?%n3MwJKL1$eYsne8%m92z`$SL;cZd
zD?e`uCNuFPA$UV(@3-@LF&ne7(Blm65e;+LcsYP+_U0um(dbJY(M@K@hKd<+T#D$Z
z6<+%SoFk68e+qN|6#DWyqZ&vlgTMS7S~mvob#eg@&jGW|5lL#?`TG^lSS(u&->q8>
zA*oM`^(S+~j{=_AasL!PM|sPzSZK2vPc1YY)mGc*iiwLf)y)^K6>2t@eTug(`7!gE
zYu!Db{<9Lb7Dr8e!}G}^2*c9Wy*QC{&tyBOFANVKzQ*lP$q(T^B!XZ7uxBW1Y}UO>
zR2N>kDvwGV-|^ZngYRVz>DJ3&1jWvFi9RO|S(j@xv@=gd&E&!q&U*-TrkHavIczRS
zkG$oJjl?hC?oQLBxsJEdnr$$-)_uDTJAuYs80qWTzfrPu^iO2(B+aK8jd(VJ$a(D@
zmfpC~ad|+eL=vudGf+tI=KYYdMpK+-G`=#L_Fca4J?ymezy>+PD-8?<ef-P+sE<oS
zN0Hv3$(3HN+r_1qYtTxJmvK1Cwf+?g#>VC^qz(KFg1AJ`k~I~ITZqoxEToZ|j)v~e
zck<f%sk(GI4v<be+)S6j;8if?U1+D0efVWnPhRw=X>k<3jEQ}?P!Bz>GJ4c0m5IY~
z{o(^VJjzzEPS$*3Wb*_%_`g1oPi&?A(zL7<9b7W1&0Xc!r}Y?BG{q_!s_3hhpr#LK
zm-9@wR?|NyqMD>v_h}s)!#8U!saHghJy_Re?Yf@*((21W>s##EY`;D!(SCjPJX+_h
zzFNKcBULnRK62C6>N}Vs=$AI}sKz2tIg97IjmT|M>77|~^__agP}5}hX+0f}<LI{8
zBQ($BQ>Tvb=Xrc;#E78vXDG)y$ktlt97Do+SG2?%UA>8Wgf#+d{HWUvWxRRY(QfWE
z?W;U?$SZBLccn$l-BWk1j2#7d6M%KZuCWvWK#iZbewTeb62ztOY&{-{h4u7$qKn0!
z>Y(bxZwspUE(PsA3P^;t`N%zIsUk?e!(FL4G5bxeE<-Ic2)s^PYYsMK7C%eyS+<;#
z1=@pscabPx#KciLtmWEUX<#U)(U|KF|Hm5M^-t5gMh{-+j}dRUO<Z1J2M2eu;M9<|
z(&Fn`MLE!z@j4D=_M&Auul)wLusf|KP_w+wTci+!!cNaORjc(3#_7bsyc@~RPTdKV
z)uA=>WSsea!MAt}1g0U2JjK5Y65}bSnq0WavGxzf4*84_YA5d-ziK@wp8jo^zb6io
zbBPixXQPiy3G;Ksnin&d<i^L-w>g1n{>Jm@F08HIc%7x3;!<|D3AdC{mg03D$5faX
ztMPrWeX3YrdgS+3A;r$8<Jeo10M+b3SIgdwSPKJfJF>O7Fj*YPcd{7A5r;UDM1N{-
zv;0%#gt<oa6HWctX6V9?Y{+H*jG`d5&?3_;K7tr=A&4&N+PXH&@*|xCu8bqACDU?j
z8F=ISzx?GK&SSgqMf@#zr{!tWLSgdXnIrx};7WSrFXuX;JWcFUmZ&YvwiFit1-3p2
zLLB@owoSc=BYto|?NwMH+sh0<lPNlC>9xcg*=G<rftf6yO_Gg`y9jAgzjaLWCh<^T
z^bvfx^mOuAO21(Vj_ST%_vpQ|0RZlyDt?0KJ%+A%LrN^*S5DIgy{9V{)G3ay(;bkW
z=3oOW*69vPPgj(kp|3jYqOSCSeT2!9M@+b)lvKrEUZA<cl)FUdanzS>Dg*`2=hx*q
zR;}obmV9J^_8`I*>-~298SON7UYyjT`|3zz5%>BIHMj(U#qbR0E3m1}M})6MN}sng
zC9=XHL#I}E6dvsb-cSV(q$8I;Umm(8rDpzr0CRzn%=_zCR6mC51I0`zitrVRHedLG
zP_()19q=eU>?5v6BKXPccvrJR>~-=jDQ7!EfGSo{&MI;{;dFMY3MDp8e>r=vzHo}R
zZ+6Nu+})9r?A{mQcU)<l9$SWz(E9V-c0(QyUan=wRvAlVGbV4j!R_VcHm>j%C8xif
z8y;>gA35<f)9H5&8st76OG)&PH+~xPj<Yx#eR;E-J5Xx-6h@RIy0Q4C1)}6V4)y*|
zD7lDc3p70?l>H(&+Y4o1|7;J+p7ckf?B!Sd2aprUa^TmeYGJjwsx3@)egTs9SpEL(
zw@dK!ViiK_)XGIwG(7sxI2P&J-)ld~(-^~6z1Ml8S|}Aa6{k?EFK)Ehl-<N)sg=p<
z)!2xcX%E`|UkknId|73jv25`&>VO|ZjZ<i~^E%r4cc*5_iRjiTzB7xE>D6EZEIisd
zrfy8)?CdefxnfHvhg$kUZ!L}PFAicYr6c<SqK7dz`z+R<Oqv#hnz_me84`#|M`*np
z>z`mv$CB%uzjIUTL9z7jL}IayhcZ;!H}Or`*c32(J^L7?3;t=}zVtJfWPd|ubNUVe
zvnT<NIa#nXGyQsr;>lW8f;S&P`h4aAUK2&jP~_Ox>28I{U*3Z}hfs8LEnu@0ya%sm
zU!lfQ3;2ob3bit~VD;X1QqZ@=uX;hK3a_JMJ3i=GiYZ$!aCAeesmd)ysznouNOdmR
z*}JSv4`kiO>$pap=~%iA=U6atrFFMn*{$A*g?bZLWKZqA&i*q-Q6B_wNzeK&?^a)B
zvA!Q>%Y$*`;76!rxl4;E`3U$L*ygX|=Inv|qq&o}fRdF@gOZ?hpT+u<`4S}{H@;Ze
z^iXBj_gYyPzwdpj1iybLjY7JHZS~z7*eSZSMfxYpYm;?+&|7T!DN7KXqPQl<A<X}5
zu0LF9&E`j|)^JOlXgKZ!j1VYsq`h-OapXFJ&>y*?sN~gF3=DG>qW;hhiZc2tLt$sF
zxosa%za3HZx{!{(amWZ*k-!=GvGCSw@6?2pU|1^`yq0LlCl|Vun2<ezkYWd}Q~Vjm
zw^w~?q0{rmqh}U#&L^iN{-wzNI{T@r5LZ+0IJm?IEC-H8hW!&*Kzr`|=gdBBgp;Ih
zSxG`H^}B-BrS425o>bjLzmwkeRY>pBQW#3(yVNB=96zRaWxLZ}oCu-DxGaau)v?k!
z>F%ICx;YqeV*l)smBE}0E@ItAu^`{Qw5tk)MhgEvKE%I4Ep%8yk2A;2u}B1X(>%rW
z^a`=fs%-1MTgZMd*EYSo89wbG7V6#Eq267t0-@gZgv0OuQ38jbUnwagf87tB#$P9y
zQe&PmC1UP9bE2~x?v>ZF#>Qdki!Gh9B2&NY9e!CwYKGI(q=zBIV$RE`RB={e;E+3r
zAsdH0M4d004X@KvZYd65XPcy4AnO3KvscjvSJ#v3jMbG@TDQ8c=vmjXp}ORU$R5de
z594$U#`FxBh>ceB@UF$Qhb+zOyhp}|V-jICqH4w|^nr-2U-!}nX21J*9zH&RFe@`;
zXYVt~D>gdPhMryLw_TIf_VOZLPA>3ZuXC<G3PIlViqSYd3#|1oPXKvJ`A*MY&KBg|
zk@xWwd|N?(-NX!JG|CL{J5+nO>C}GZZlL)%Rve1XpUCEd;b!$(?D^e737?`g=B@Yq
ztH(=v{?6q-A0P6pdfbp1`U-j_Pc7oB)3!Vc?zHJKisyQc;*iiN{;5$6DvUy}#ZkOn
z;HF+@S#P6od*e#=x&zev?h~z0KPjJJjm}%{KGnINot$s`z8n?2t4?aSibEH@7CU)N
zsFRaaraO}K*2(rCx=z}HaS)(~^7&t)m#uXERyEKKPloj*yT6YsfPY?t$Zn}wb)bA!
zuf@){7kD$f0aT`Y=SLIaSitaApi(hvG4s%@l9_INz4Z*Xp{f=x_+&FviDVqEF3BA-
z+?rXQ+fR#myI84*=#z_P$wykC){+}t{FOQs=XwPtnZG1C3R<!~dmNl%dp$=HLvgRW
zk&J40G=VN-dKEPj|0fnOciD}!6ACmhPQ&E|A%G!5p{-BDGmn)_!+kS1=Chy3<=G41
z3R)zXSEG@a0FNULOJ`|^;{w1XF3o<U1XM2-S!t)ShOL6?kkUTxpgvBpK8o*!q+464
z+FO{ctq=XJ<t0OZ;4-TH!h#=E?V#d}4lY!SOSMN&!))_=s<Oy7r>M&NK4mu3BeToM
zI^Q6;7;+3NM~&298c}+HrQ{<Xzq#l6`nvuK1)Zta<;5VxK30tE{Eo^#L)mxox_$?}
z9<SH`hr54|kGrb&|M8?v+W;-^DG-ea5+o@J<&tu3XiHOR=}bu=YJnmkQLwfL(9%wz
z3P{>X+78pfs8#U5(HsHg2x316q=iCB=@k(yC<r1_5MjmvEvTh(oA2|r_I}Sy(hHa4
z@1I{D?Y#H>vi90*uf6u#YhQ;xDfBb<&3x5^!p6nuq4LdM3A>iB`njB!n)7BkXPWc-
za-L((YvpV+XF|>?=A19*iRQdS&ZErvMLBEDd6t|XGiQsOva`ec>2eM>=kaoGXAHUT
zBIm2-tda8tb5_auJ9F+S=da9}huUV>nDZZU-fhmToVVdb!3jxSX3R!pKf2J8)!h}-
zdU6LlnX@(!^BjR$-B7m}nEFf~FV1AeUS|8kV4q=>GDuvX{jq-jTR%4z(`><+d0{<i
zY=0&FDxdLZ1m@-!YWRV?vvU{b2JyO>lBwF+6rP)&JKeXinigmNxlY)k*u9kH<lLCt
zQMn^ZQ~ZV$*q!B#uTi=Ea{J^WxxI74b9?40b3=0#lpl7uO~nnR3KdtKd7I)8Fl44@
zu>-qTKl|7VUXjARog^*uud-u%6q!7s*L2m^+d_bXVGEK&snD~NK2);CdN|V1s8wSt
z@-0kGJn}$<KtoaNUx#$EV?5A?;MG`BqJCr-^`^1NRHBteHL>@a8>Ht*rCm;fW|iNP
zd|t<D=%J#u#6jJB8o+fRZ8~8{dME??`Z_#gTQ=b*wi=`Eog1!g8OH?^mMJK8+gK%>
zosh^>(oD{YQC;byIVc4w3OyUn)^do~w%|p|fY@(2C{-3eI-2@Uy^ssy%yCa!Wk-!{
zq&P3Ukj~a#XXk+MSW7~y_IrsddduRR2z{p-3@>Ip40(rYkET{d3K6~tok;m24pxH_
zt9nRT7C(-Av#bYU-J>W%Ewpzz6zH>y?ep1RPz{MyT3lQsbg)w_L5<i95NU*KOGzm|
zDV8EEk1bd)5Jl6ssY=se;AQo-7B)ea^Mb`s2r>)S*4XUBz6)SP^cZwqM~33@hV*F?
z_qz_E;dVwzhYlD3%=iJm8~>sG&Vu!7BgZ8j4`e5++Zrc#zLNTd%0nX-v;0l8E_Hve
z`N4O8V5G(bT{4{&Tl4aeG0*gCkBmWlA`&#X^8zie!X-A%I#&29ON{gp9-u@$VCn#+
z`#)@>qa7C%j6|I>R^ZvWk*LFn<F1M`d%;3}Y<M@Z*(>j|?f>gZj+3b8Xt(32?8_%m
z-$9+!Y6I4sJH``xHrqE%E+!4S?kA<VnP$zFs8;K?Lcckk(@n8xf=iibpRcXqrV9s(
zhH*>^W`k%0v!R_&M!mM#AZ3zZp&2zV&W6p5vSe<l38%807a`aKhV>!Bck^SciTgtw
ztr;++SV$gPz|JWe*2Jn?ZEk6b80r-8TiB^4ft}TbN#}7qMz}|glaypPQ$)=kI7PJo
z^V#zPaAK8ciJKx@t;(<iYQ#$IVp6MITS}(LI<oju?!n0v5!{#}s<JReEX*sIJ?^GR
zqhKTxNZ}OGRiGk3-}n4D!PkDF8o0o#plN<w*snZB?E7F0ld<FGtRQDor&wQ0$^035
z{J(kr9M$nY=g;1}>aeT%^ZK#xJ%8>PSDX~gpP!IrSM%qBNyVf=*Hxtakn^V{WwaHE
zThR5tLL{3lsoUlN<ks0QFXt00f2BXUX=Wh)9KWc=$-5cr3>gQ-rxiybeo}wBh^FX(
zMdo0zHD9&vQ%<vdUwp;Uls$vBoGc?be{1ft+(_A<<??$WXn_<AgzgUgQmcA}5vi0K
zE6b9mi&D|tnm%?I2hq_9T0DY<trpvYiJtV&`)DvG?@(Ov`kjgUXF*ZQAZw}bMvb<}
zw%@o<S9W|ds(XPYb4C{c(f{@>KS!I^#8sQh;>XkFTZ=2xp)Ki)+Ua(0zs!HKZa>24
zX?cA@eMnqYUlwob53j>GYgZe00GrMj^Hph||GSp|{w1VzMa(MJuOey;E?3cvlJ>V-
z5z~ATpHUGD)(S+?bhql{_F}YQ4U^Hr7W~T;;urtk=KcC+U?YA4HEgW(vNT3So6;3A
z0X<f}F|-F_ojN+!Z*e>XD{}Oxq$y8OYrg7%W(N%^=W=Jo6unnxWu2zD4E7swjA7Fn
zw+x2sL=k&*9<$r^@cc{P=X_3&vA*rpXyT>Bz1Mp9#}kT^l==L-#$C_n?@TBrMJI!l
zA96ltUp2}svRtHz-M3>2IQxv1Iw0n8t^;O&qnHBUQ<`y}GXBU#dzxPwy-c~kYtbQU
z7(WwBT~crN5XFwRraHzNXY(T16=OYTe)s249{H*p5uFvt3Yp^oj63;KLCC-AsBko#
zDooN}<d)gn9}>qMjskab{6Ovm3zlui7eU-HCi~)%CFgO%%I4f?&!4c58$7<4IOtkQ
zT0b6KH*l>Rz?ZC#aJ0QO=>DV;58=43<-^lJML7Krx|{yNP6wmXa32L;uX{h9$;h5e
z;|GL~=bSb>!8-M92+QufGzHTWdh?^0G$+!)>?dfK#DC2qgl%e9qXdCtO{3K8U7cyi
zHcu2lXSV748J@Vufle}?#t>@to~Hw9`yXe3=op>7^9XnagAfn;0<Zeqs3N?6bE1P+
zSDIAnHX9)sue8=+=0JOzv1XXIoCErj<DUP$7*Q3<8(SHAm?^gd^O}ednKn~Ltk_S5
zZW7gLhR|SMLDac?Q<Od2^+qR-`#SI_(g3qapx8=cON<mKXe>d6_{LICeW|CW)KgvR
zksN9zO|^c`DipO+!Rmr4(Na|K+*<1CE%ihwchdbTtB`m`X;p2do@lA3SsrCnZ8J*C
z6n$T%b`*+KIvHc`G8vsS%N!{Ji~Wr34zy8-#&u3Kb*pVK8O0gV*_~0sH9GEsgxh7F
zqqJ}e?J_8XV4!5HY4aa;^!@KQFAD%d{z)x}kKp_;`^|dV<BK>@P1_AKy+!eQ2eM=x
z%F;cb{f{`wuC?!j?l*5LmU2DLf%{Fnrm?&Irj!dgdlghMliKxd#xc}KFYwbG;g#+;
zs|PR$@oMXaUFXo4={m>StPrO-TGCh%3bVNOki<B@BMy`QmR|F}Xl)3(hLDY0sY5X2
za5DSLqilcKXW+Y1B41s+Ok)?Hkj!5H;VAh3;L#q_CA-}Tg~wr?rUUzV=zwqFwDvO%
zYEH%sa%{jL$5zOdBS|9V$6D-K?PZ0@y5ET`{?#}fhQH3P#X~4<*T}dceR-p&)h<WJ
zN!e=3=!f4jr=ZfZPms^3mZ_&47%mAeXVCRry^0OD$cSO2&$iv_a(9;%DFULeXotQc
z8~WDxuZV@Lv=Jnlps(Xh(bn<)UjNnn7cpZBF^heEO?vs=uyxfooBx+;iY7Xi+Z9`B
zp;(Ss>VOPBv)=GH1}3OSRt(m2qav9UPViFG_|=UR2UBMl1ZJxSbDlx>fm&HK^$i83
zyXO$(xLP=v+(;LiI_@LlXGk^!3Srd3Q;2q2mEnK!3YC!sPIL&wB)Fpwe)ApDhxfnV
zz6v2!NFPid^`Z9L4Yb9V@(G-~BN02>Z~p}(@YyADCHs5^;DheBZ!VVdeVhaL+nz-9
zY7f5C{kAFBK^tzT?jnL~zx4j)QATKgvj<fy@cZq*vETk2B{Ec=e=nsCf3Fj5_*pOQ
z#XuD;2)d3?VlL*6LHVhZaO1akOCNGya`a&hpfA#g8y!NAgC`Yz_@ko_CsJWFUGZ_u
z(Ck1RK0zF|Ohp|!HHwZpJcC&{tS%YXBI@8~4CV=*=N#ei0(DRhv_JNwj3V$HK0+UC
z`av6Q`ca6cU-qYT&T~0vUcEY|Us*xd1GQ>HNH5M6y}0p1(F+x#Ij8UYBN}FZ2ufgd
z#t{Q-BKIQ#!*)dk9DICNneC1!xGsxGI7;M*gnH!2&W#@AZ=p4c6z<iadq|OPI9=54
zd`E*FN$db$s79!;DpA8K;A%^fctv7N^}KcV8zPjg<$oP$&w;IG{GwR;zZ4zn*TtvB
zQfaMVQby&TNa?zW8HE8`&BF}8f0eKL^wG$XlFy6V&<&Ar|BtDJ<g?O)HF<+x*5E#l
z4?^B>-2P;<b<qeQ4K@;<TA~(}$Q({f*Vebf-+GzDXDrsPth1~mi0h-hsLXTOyc9x^
z6EA-lvxEHMpn>v-w22>W7C(v82_KH>FMOzNNng>vgYZH3jyw&!LECoQq)Tj3sZP1$
z0K^un)W`vhMbI_7nECUT*^3>Ne^&qeHR^S0fY_m-nEw;XKS1X2{7z&JFA2RC_>JY?
zJoEu(Ytzf|Q=t%E=&)YzPhO1><w$p9KkUjux^HeB^CH*pFy6lZQqORg%HQdDu!Y&K
zrOMX1Y>%Q+-Ms>Wuq3ZjREd;?saTc(8AiZygqhT=`Mk;eDOjX~cgG@S+C>5-VPaw#
zgitZJFPi1{y}edQmHh!frPwjKgk&12ytF_nPp_eoyC9Xv5NCVh0i^Pbex%ZIAdpJ-
zdPg4GkGyqE%RX?Bc+h4>bN6k|UEzr&Tjx#v32xB!bqWz(6GJL!6^JCQQ}|ehMc+pM
zt@qy=|E>04M;{%@vy6`Ft=AYAS)a*6K<u6KKCZ7QBUpiqxqWZ<jMg&0Y=q?QK2H`e
zu5A}hbR4InfoQo&%iKr+J1580`O#ET1~8UbSJTpTVeO2d`#B*Ho2B^!c3Dt_?44-#
z8yzei@Mc6NU#@p%CAntZnz~%_lj8OOOB|{J2}BVILyjB^qM2`e-YvF2BbC`A7q31`
zkIO_lz9h4ykhWl<-N@#&C)Ttc3)mS*QjrON;K2U4gK*&Ne%Grs7KSr#*7nDlPiIq>
z_n$%;8(EfA8(Aiqjcn?6$0?_7tkuZoPAj5L`mlb5@x&`-g{Y%f*2Ib%))cS+X+nV)
z7T0N{sE7@_W`rF!`L?kJYS45}><Iepeo$}pgS@QPA&>6^=^PT>?vd!men_OI&am=)
zU-7#&*7aHVWU%pgrSzSo2Wh+*X*8rSw?{a<J&ueOB}xUcM`ASE7TpuDbd}8*Z2nNf
zx^+*Hc<Gn})G?4PM5^xFK*;Q91((SDLY}{{DeTT+H7mQXOIDEm6{9n#f@GgWW3Wh~
z3pK=4!$ZWGTx-XodsOtwFuqvkGL^ZIa2|~*6vn0VeD+ELi*rOayCY>7Z4?@!z}zfB
zQ=1ono$Cc)Psv=~8K%XzpL$WE;8Q9)+)l~5uO_9uZE>Da;WZz0e@bLvANi!AWyhh}
zpYI>iL&?7yikSNwPddBOr10`D?BR*rVF4D47X=X*#zBkr{$9|1ho7G<5g5mt3?KxO
zGg(K`nl{YCcIG?msxa}fom=4BIj<<r(KBhcR4Hh5Q`qQc#{$c6*cT3VjXpNJCrv7X
z&hxv-JICaG4{R?yGVH-KD1531&9XyBQ?Arwo~*uRm3{aL+EKRYmB?s0Hghn4@LJ}t
zGfH&k`d`BoiRN8)5sCgnzG&JB`GS#jdAbG=0NDPO=gYZbhj{NX?OU%Gjb<6{Zg>Ss
z2`#bRIDJMz%{|IipiB9x`wyWW8tUNg@6|(Z=Bp5p;fsb0^%|lgGB}80-BHqq;lye0
zu7mhQHR%Rm12$DEYYecgYl;U@^_pF-N@v{>4e*@}w<uzdQH5+~)mZ{rNVGHeeM_C2
z4B{rX^VG+W3=vu=Iem6$JnTMlT6LASr!O5))(dPxG9)dsxN{Nq!!E{VXD#-_nzqK^
zoR8(HQG0&!42`jlZg}vR+A8Dww>G^L9|`MH(G-jvd|LAGrfJEGo3I?V&Mb#<=7s{q
z){b6YNeCAIrw~Jp#D@j3b?W=r2l{B1&4YZ^qkb*udJM?uz2gR052B-xXk*ktf$Q;0
zIH`i>L{oN++?#u1OeEbMVuIbJj$I(<cBM`mn7f=9Bdv3Pwk4GUCS^th8l}SB7`oGt
zaE84leX}o#*H&N3?E9vwcA7uN-AN#%_VwyZo9YE0B-LOcnmFmI&;4Cj51o|DKjFMd
z)sn^d8Bo+3NOQ^*p7uo%Z_OiI%~J;sRi<jo%(7sCx7YSjZwq=>efXsjBtQFkj1|sU
z2#RQa!-M7sRkJOZ&Liir#Qi?=-7~e&^UPQ3PVpeloO9-HKWA0Fb7!4Nzy85G6T&!b
zy!9k`yXyo1R$~V?-q9D@KZ|PsuKhC3?0a5p`_pGw+n?y)_G8rcyOeyh0g5k!7(|>z
zQ3%zCUy5l4{q$Yt&s=$zgO5gEP%iVClqiTe=~ob85hp%~+-PtN8g8uJDu2VW+Aa3Q
z(5`($@ue$A<*D3IY!TG^boD-8eOOLduCJ%T*Gr>aW5GxRn8Qe3P?!RDSGbj%p73OL
zR9W_0B<YcQSq~1849%EmdJeiT59Xr>W9xBQ?Gg*BXtpN#WSjN1_l<elICq+i4_MBI
zhXqY5j7Lqe(Xct1-tQa?D{ltLxjwvK47(9^&;<s&)5>x;X|sC#D3m{Q?<_Oxt5hIl
zyip^NGC23h$*k)oBOr38H=N%w3oHuIwG%G>W|n>Ls_nG#8#3t6qpXBJa;bz(z65Uj
zp8kDdDI@Qro+?DS(iFGF$7Kp}_gTrjAZjvcg7a11V+oYv(^9)0?oFlwm*vWgQuHOk
z!e1x~rD!Y=I9*4lpR5J6W`9rTH!2O*M@MO?<(Uwd@P75zQs=9t9Eg~7h=p)AMrV6f
z0|3={>xA0A41?87^XHIR!{XBUZsE6d#0ywj>{bd`)Ox;Z6*<$e3Zlwvg-}VKRpvk#
zc0Tj<&)9BrluEJEw4xmcSLr+WT)yg?2XKV=NrH498y4rmj^C=GEmk~!D+T{1Rfm6x
zeLa>Tcpi-)T0!a0f~H8TpN=*>#^n@D5FDuu5K~r2m{~AHOWiV;HY}#;!C+CPZIdh)
z59B4r$xGvviS<+%`zWh}Ft#~gb*EUe!Nq4vtue``vTMEWR(~?CUI=Iq>rMKmwe}FG
z>8|fn76|wSVf<UXzt{US_%%<hkTlbsHsww&F2NsUzACT!UuJddJ#yx&MDB_R=bLm}
zrEjh4%$johS1J>)1S=CXl>2cb^;oiGH<_b&wS-mRVVwleX-)ljEQw;X7e)D~%+~bb
z6`^)$En(UvVYgB294~>kq^_!LO}-RcutA+h&&KF?Ytw3JiFO=pHdj!%>pFp0#13$L
z`KrASata%=Qb9_og?5bQ`l@P+rB<6ZsPgE2nlR7rKjHG|@xRulZ&Y?1N(NQQ)6Y>Q
z&I&HRf}i=sTAZms3#?V3wSWo?gv#@al00AYdH$O)fArRx{;_J%N?3_O6#7`I?5SoG
zB#k{R;|h4FOaK~ppZAsc34n&Y=Mlg;8jmV;V4{R4ptwKVEHWd5tQA&iywO|t<1nS;
zw;?^G9c9_ysE370a_A$yqVl!U8zF@9^^uNLV5OT|#$}k#Qh<)_>O^|Tm#YOKKM_f+
zjPmzd<{`_Ua}?E}L%D*QD|g5{-*FUGel@R>uZt>9^N5cVgW}>Gox{w-Nq?ebkM`E>
z2~ZC1AEt-=<0PyN_=yp8HwF~Xlof@L!p>%WVK6TY7CyE&BgutMqqBX48yPYI{mT73
zoqd2b?82}X9kTaIILV$caD;YqZm9E0496Z^@dBkP)bvn=g2;03@ALj%@3(Zs-ztA-
z@F9MLvRW3RtO)#;1%IE<sw~;BAh@(y7EAr04InYg+WBZ!qIJq!JvzAw79NQ|nrbEK
zmnsn<gN^R&>p5}m9=~ppmT3pax#M`(An2NAS>l?QFJS-X<A4M{v{G|lrbt_xZV{e#
z934ylP_@NU_nShgvexv=I=3|I5X<_d%8sMRXKfHlE0bd=!}=zaW)cLbZ!3ANKIx89
zpQ^R24!B{~L8V#0OV-$eje-KgdR6EQ#f9fw{!Hs#x<Zg-3dq83KFHA9TO97WId@5A
zk+vE=iZ)$T*}-A=IL*GJZT9hC<|0;TEFgapF@_C6)89Lu%>IH>iiPt&L-H;0(>FSX
zWViFJlw|?AH?9-`-f_Np4yO4JyPR)nWXQ^?iS$9{n=ARaM>Ug6=i4LIe!g{$E1hpo
z($#RjMcL*W?qUu40xo+gic|Cc^9^YO@7a&^^X*bWiuuNapME>t$N24ZzRAj)n{MK6
z22MBYCUZvF)$OhN;t!{rD3PX{!pnlLgZ6aMmW|}rY?50x{C!G}-?HKVP}PxtiIsD^
zV}nZ>lrtQIk}WVO6SkKyC|ll^3E7=6C?8cSB)_mVO`9-<S!7Nwp{BBEdA2`~5{QB1
z9d2s}U~}J0_SfjtX}GReriMq<)gC#E?71%w1L~z*`U4-MJj&@*V&A{)LKOy9_Yzpi
zf4@h))zWAuD|2r5aHL`SQ@YY`ZysedPVIvVN<x!sXE_a_m1NvOLkRu`jtO&my+UYm
zcIxYlG~13nJzUzh!^L3DP!#WfN;&{F`%`qmzmz&y_!K2;dbjW%FX5##oK=GPUE}6=
z(535j%yC|p$XEU7BaUxi->y`%I=H@gMLT35=z3W}KG_vMnJ%@qG?`5!SruE=XMPgj
zTax%RpIEn`NL){Ks(e+A>Q%|<lEepF;`mkmz{(M{(4N|4+aooT>+g^y-#O`1mC`HT
z3wM2avdZWcFWRhaCr8KA#+iu68|MZ?+djcB=)M;cnUxv*(EhBG5D4c4P1rDd<ZIpD
z97Lt-E;#{8#m=CQC?f=XC#~d%k#N&aCq_x|X~g5{in7cj{~-+Y^oilr4AdT5Gtl<f
z$_e#2LAGdE*$f|JI+iWyqsK=(b5qgO_|djFV-}YqQ_Q9RRqwGdYt<I0^S+L051%wN
z`?*p<>Qf!0Q{7^J+m)WS%+eR`CiHu1`+JxJMK1woq0NJTw<GZ-Mp2Q}u8FS|MkzZo
zI|wtZ0f=fHE1s`93*h?ms^^^eGx?XygNw{aDf;d3Io3rPh?0XHnu;g@1EJuo0(EBh
z)m=qwR>nx(ervNb(Uvm4r2-BOf(B7DF)G!mpxbQB*`dvuEXIPGMKYApCe!Fdo$8)y
zrGMjj$+3Ncpz}~AXAtb+M%icd@?jp6;=J#qy+lwXVd^+2`&*E$D9;|OMZyc8WWrJl
zXs;?r`pqm~YXh>|NHksX8KJIv0*kXYBDsX&(#VRnh%Hb=QYr)&%dLq1fQh@8C%Nk=
z6cPs>9p{cqg6=LIkI@@fb#Y}e@&@d-t32Xexek^(G*RV3GK)9jboj5ef>}7orf~Vy
zVhJZI)$;B>NxUnAu5VeW_5%nHHOR5_>D3O64{tVpgckrs>#W16NtqxrX{*f}SBzul
z3i6_c;>y@Zf>3DV9^j?%S{F<yPn{{QQ?c}!TBl4M-*2REQHpRQJ$BnJ)~Tzlb13oK
zI)!F{+eGt%#%28%sIPF*wq-De+bl!)-I|;9frLl(lrm6w^nT@6UaqI*)=dY$A2xs|
z)@Oq5Z$k)eZ-)7IET1HfemfsOq9>L<zgl%_0CdXFewe3`-J7e!++N`cj*w#5zWXgl
zr$nxKiN~dmz09i!G0ez6Kz|KJC*7A&uZORCz6C-Oj69W%`C#sE0`5KnGGCjfSPpqb
zfI^1J1O^-tSh3hE(}ZFp8C8P)qNyuu5oi};5Av~%g;*BjLTtHB#;5ccIyIDDhOeYu
zW~ufoBPgCNLHDAUF;7zn-bk>X+W9%(+}`=BpXfU@U-d%^FV5)_zn%Devos#<rmM}L
zullm`Z$Q)h_{XGazFFQCcn>x28hLNUTW#L|mG}F;5-#?gh+mEQq{0`VKh8IM8OtR1
zzva9L7nyJC<^nml{>n0sErcqbp-{LO%}@Q2V$q_)74tLqB;(Om#>2yL9_q@N`jDD8
zMx|D{knYV2IY=S8nN2D4EM$a2UIUYg*WkZRL2BpMRiIuy$X9(;&WFu;p`3l@JX_9R
z;4D4qm`<QQhO~B*YW$hfe2X+zz8UE{I!y83mLjDTUky_r-pAfhnBs?BAuQG}02VP)
z(eh*=^ydmaMlFZ{8UuB{>Tw}2?Z20A_9HIKhTp0&HL9wDknBd1XMd)j`}K1ZKceZL
zCCIE;LYnc+pzJ60vlnQW{V6WeWcL=9m!y4oF=-d8lqEjJEB^bU|Nen*R#$kk59&w4
z(5zUH?4A1ArmP3yDlK%|Jy;abI|%+t-`ecwiz)iZk=aj8G-If)Ef$!kE$T$CQXH*@
zjd0m=Xl1O;ezv3xoS7bKDfD@;3N#&WuAD2mVyx8JYRo!{%-+XOE*i$Eh*uYJ8qe{~
z+8nEx%c9`Rd_!D*JpL6^-?SCV)j@{lUzA%l%5(JBDf|*&O1nZDmGQLPknq-hY3d54
zp6FAH*kpdxozFLSz1nd??kl;E_=sK_oXM)TVI^1QjcTnWRCQb4ndFtHQ|Z5kCwCYn
zAaCKPMn50d&qw-Qyw{A(9AO!uW|>30t3LBFxe!x6_CIz7zhE5Q)<?asY)?lY1h*dH
z9SU$#uGRGv=ZR%xsKVxPPe?Cwq^_uObh~Q%5MJg;4c!`DFiXpFS;zi}2v<kLjM0RD
z6niu2yvN?F{;aDI%{K&_s`Pxw#=uH%AQLHS^sw91IpUgK1NLSW@%7IiSU)SvNvqq!
z`gy;3()szi&ydQTdXQVCoz3Kwy@oZn3LZWXB?a1u5mo>-!zbvq1f|=b=Cc0q(y?p4
zs&@}He_ScZo~_s!Xd1(&6+rU~(uJTgP4wq7|A}l)&HJR)9$i`S@bR06BsR?A$!zq?
zqAM@FZuy+2mqkW8f64o3iC0ig$L2ybbqdI@vvq#J7LH0=QiqM{izQ!-rVl(7m0$^$
zXV{@I6i}AteiKcMuLbpC>99<?<d8vZY`#Hb?R*nOyzxQMtr@3eW$_u<Gprmm_tRW2
z<TzW5Amb<r?3Btpt|^uNrE>N=R~-fyu$PN%ix}I8K8RWAGUOtpHOUK{+_j=f{aO?6
zlIc6jqWA|8M9^wPxok8a6U?-@YWEo>O{0s+^!~RJae&UNKfkTinCP6oJfr(<-6L2y
zvNGhQYinlK!E8MUZ&&F@QoI_m1RO|U8VA+=hS!6IqK47Im_ujP{aU%k3OIFq91TKV
z2WXgF+pZ(2qXX{Iw`&7ZojXI7QjXp`vNLKaODHCqJXueh)i%Sd<W6MS_)I5@$tNj4
zU$sIL#3e$N;$?4E^}&4A&@$GJNJVWhl1Ixo4z_ltudJ=XUiL7upbF9dsoz-g$!Oxu
ze7w!uVZQwI5I(#;m+9;^_+Z00Uv-!A3qCF7Th-F2L4(#{qBy%%tCVaHZ{U6%fYkDJ
z0Z`9j+mcYgI{}o>W$1^9tjNuNFgdw#@-l(Ge2ZpQ?f`iWF*+(UpEZ;J41Q)dE+fx5
zdrz1H%ike}R53M~5pq#Noh#w@=*zzX=zxk)!Hz=G$8Be!R`SX*kLRnNfjD7UBs`CC
z@5TSUC58G6#-LuM)u?jrYwbpB-BYA%fh*PItB$}?j3eb9kcxcWDL}^@=TUko0U+1w
z(bO<|)t>h_>!xtUZ>RA(`LE2^)$I_UnwYP<984<g&nfJ5uspdH*kf-j|9t=Qlzt<n
z6w=ENzJ&h7E6n7r(G-OFTgz2M_v2g-OzYX#RMIwnZ0P`@up9VQB3T$Kj?1o_q(|KR
z%TZ;yqf*HXSr`1PtZZai{Boi&`KTXB!O8HGw+7QRv{7(hKnA%>Y^kJ2+<ldH@)Ban
zeu_g=WhKZEtIY*za?!)8H-IXz9%fIt&sd8TE3s|{h%{l_2JuCegZ+>~?<So!>C8#f
zu~zrW*l6-CO2-0ASy|%Ut1l0lm&9v_-=mVV-{vQ|b-}xN(C6}l)?|j(9yGiUdojbC
zJ71dE-1%sy(vG-?Ww|Ujn`C*C9lj<ryfzrVMahy|m1pAcPCO$@^Xz>OTk5jhaceUB
z4Br~293G}D&9--Gwm@<`=GQSoQ*?u-*ACCTka<_nKGqNJsNnhf3q%X*?HVkrT;(+<
zSB@WidByla9TQtp7esV?6=QZnPwnFgYMjMyJi@Xz7M&~JWgN6nS5uQ;sJ~2@Xi<b6
zs{^h*_|7t@wa*m_3S>4)L_^-pA8`~iXwmuEfA{ARdfEWF`cedWg{{831bIa%9ERMx
zE09-|!fr@uo}rRrlz`k)h9DnOnr&!lwqf@=kWUouS7esmAnEAY#&7)p2mTx#HDjIs
zF8mqy_Kx^-C}9P3u*tb|{8?;fkiefG;3#Ae{#^3I0r<njg+Yf_2a%yc<TRGRGi!o|
z>9vhP0~E<!15Y1!+FDQ1HB~_FMG!n_LUgU@|NF>)(t!M@e8Bui4#+>WkpHuy_Q>U$
zpgz$=8EojpXkubnM?*BllAMY{5<eY8-*{Sz6y?7Y`@@C4=1S6yizcqFEQ=31hc(bA
z<w-Z2sXQQyCRj6?lbgAG9z<ES-}qzn;0@>G>u!FtbU~TfldpS_wiK5HJ+J7+C?QcO
zc`UE)OJrYLOfCM6^j9MR&c`u%1Xtn(y%hx+W4^9Ynf!WElG*spf&P;6SYS|YvpqpU
zI8yiGzxp+xNAw%&JyDN&C*SJ4x^mFGp^h7GfdIkF$5K;`%1s5Db7&_|kK1h!(YWg<
ztUryjtogcc5MdOJ?3Y(&-q0O6(X+kb6NQE^-6%A)`w*&{mR{~#3M}02q3%Srw8!xa
zZ)IdWmV<>pNRME}ZYZ(I+%OOQ<l_0Na<wXLR;)75DotwDc2*%}!vx8lWsp2|gBQ+U
z8sdgKWIHx)H?*##7b3_xUU5fyvr5Z$<`4;heW}{MbBbZ5!VK|tgY_z6y(*5b^{;>r
zNU<FJoRl_ScQ&=H4f`jdF-01Oz!T=KMOn1k1jk}TM$4-pc=HW5kwf?tac-WCQ3=jf
zz4nHUQjGurq{Dq;0Vk?9TY{5k3HK(rNp!_5;Y0`Oh9}S2=`13(n?_2>JaR`pB%e<y
zL6>&^zNGmoDd_&GLQ;uN`|M;|lF=84g95q6Sd#j^W+wJ8trM$yRX&&Jrscj|X#0C-
zesr5a<l5e?qbP93mt?4RtCi|dtz>3aeNXuktHj2Y@!mjcmBYz={1YJBX3MlKzK<bv
zfw%pl<uOLrkZiai*%k9MV<e(auezRWnLo?DV6Ed1pUZ3mXEo|~e7`^Wp4l^S{u@7b
z1}m!V;inosIk7cm#}+N=@y&Xu_lU&@==HfyDndRGKfo|%IPAv(*3wCOf>zJ<KG*Sl
zEOiR8eQ|Dpoz!od6~wCfx^Mk+R8h*hLwk^4M3Zl2{y|;9r%xa75N*1`{N2A_!38*-
zNU`1{IF-zS>zU1hM(_3gp<(kaHF0%4l{k*8?w|iCCC;2D+RlL4zc(|+6Pm|J19|Nt
z7yPViZ%g`ej#gPO&o{}25vM9((0?eeBWKves53Hoqw(&~Whz|TdOl0%A@Ggrv?d?N
z$o-#B{jADJT@eivv<*yfv`f$)CSaQOFJYuhz{Jy2e5pG->Bhh`ul`-NnC(C%W2w1Q
zc&22L0v%*|TTi-kO2*KwPwrSCq+g;fj&SDdzDxR&<l%Y-yxe+LE#w(MpzGR|sjxrV
zCH+?__zU9M8EprMR;tJ-rEc?wUHQ6wtO?=xF|65He=q9W%6~m~VZwMe`@?p{GXED4
zNxtTHDF?5~4()vYpw5T-mbBFFjA@?h_bH8Qvco&M@bJ(UB}~3%`6hNg)QNXzjPr?W
zvio#Cv^7jj-Y{|hygTKdu@fQg`OF^2Jp*s?U$8)k2zJlHt-1#c(5Bq8aBJQ4ik6I?
zTaVvoc{dCwZ{Gj0yxhwE?K@=W<rVjvY*i6Eu-k_huzg&0=AdV63s>#7a9_|Ct~zL_
z&>h|nv4gv3tIf=QJGfg23+gLs3mdq45yBldaI!MXq>f|`#1W<!J$dyz{Yh4j@DV-K
zOxLvo_d`4B->*?xVvG83>fh6U+p&M^2@Bh68;qUzZ<J_<`Zobbm|p!GF|dCo`?$<j
zm_2P{T=zw)SX+<>m28jeqQsm50S2cd+^tN$%M*x{Kko~%)Mb&_xXUU#PKkyORhTi<
z;?*Mv0?*BmxIm+&c>a?dJrq0gC&eU(#*&|}w6an|o0lBk7)zWIDbN0dxKM79%q)0E
z%0Kh^%P9VgjN%bw6c^Wy2sg~=R1cI<WctY{ih1@PuwfpaBxSf^9wARC+CWB8%oex}
zGxL48AbY`5K+dg3c+>ON7Ej-97LrQXdLRo=G58(fDN?~d+qcM)LeIT?EFwuyUEM1K
z*2ki}x~(O3)TGX<Cc(SCYJlyiiKV81l}_^dxWbyIR0j*i^R%X}inNr!OM*t8AHQ<Q
zxO~;?f1zcG?P#t4P)XBM#z&JCNKK~Hw5Gm<1nhu8a2Xf|I1lRnY)iwR=k14iGfoJ6
z6~CVs%Uz1SLWMQ`aV~@PHZMIqYAv}cqPMTdjjzSxF9Ffiv9+e{`M_(V%o?C>eiRFu
zdswV#!`!;q;PWCU)3!RKpuE}k*|2$Cvw@sa$C6WOti$mto^#}epj+C{ophci_<3uI
zYc7lLNmnWSlFHnO(1o#s_#=}xOqo>P((q2}U|NU9&mqzD8F}8`JSsmT8cca2_j9Vi
z0OZDK!+QG6n7!KZ?3l-M*B4*zOR|t5DeZs$qxBC}oU85vnCYrB^$8|#Cghpfi1dOf
z8wb#D<6lw-wde?cBhogYg9LnZ>4E2^e>IeWUrkoGB-xXstKPj+W94{K9W|=1Jyn+v
zE6x5RvTN_=`K5yVFQixEcTUhsQ=R!HW`O^F^r}I#8KP4{GODTw3+c~p=+$MW{Q|v8
z;|SAhR-Je4j`Vn9=8Ywe7{f2_xZafXZ{qR)PI?>@Mh@uTafF5K-A(_#hxI_C$3Mdn
zrdR*2qQj*)1wXprl}4>j>W0ptrXungia1h|VLK(1W2_+#j%etZ5jtjtj`_~vv~EJT
zn99(7Yl*wB#I1di{-mamaZYnbgn0ZZyvDn|66SV-btV*1<7zAs($_{>U+>Oyl2c)>
zb)J))S`&<1+-d2j&Iv|NZRdX*|2fy0+8Euq7|zN5Le;Kla`AGdMuA2RCUY+z#ctAf
z<KmTk^hd%zeTdoOyif5_K6QwEmY&$Hiru()3m^TFPrXz=!S|k*2Xk&04ZgDG@4?lJ
zEp2kKv~QH4THlR}Z5&)y0Yx$OE=CFTN1+0dQ>HT}UT1M`LsM0j0g*U+TCh$dUCPco
z{ybfE+H&K-C##_C%=P2{U+6E=e-K6Oi0MVmw=|z;WKRDguSuuwP<OC~ut;!gO|9<J
z2U9d0w>8F_lNZ-Q;D0Qbm?B+Ea*N#ueuMzbd}=>%a8b$S&s@~A71~`u*_hiC(wjT}
zfl5+GliU$WURcXU>_Rlik}sLA=JT1@N2P`UwzeQ_54gNe#m$^T)~HQ3CIr+-?Aa{l
zPaN}%d(~DuQCj<|W)w{gMkW;4lC({!CJiAPL&etMR#C~@Z0rn}f<|H6d*0g2YrlS%
zxmD~-lD?qIq9eAKGt)Wpa6o&L8~Qpjdp)VCNObPyB8~4kBbxlPu{<wsf$gb*zk%<`
zSJ}Kj>s8^&7X3UpGq`xm<RCJb|DTQUb7~Dg=g^6ZBH+;>eC1Z)1<m}-1LZH0<Dzzc
zu9$;Q|J#E|s#9Hze5XgBk+<0=azih^jfq?Ntw5N?B&*g@Q&3;`N=*gH7=$2llfV^3
z?(DPAs?GLEY|&@rZGG-zN$L;h3`CPPX|Xt~lL^5Q*8$1ID=w+>PYFhz8R2Ir|3BZz
z&uKOMT-L_V%w~SRF^8Y8w8L$GuZQG(ukCc-AN0EK-F@!+W7SOjqAl*bTEz?Ot8%&<
zu{E0h(pF=gBuXIoW($5JbMBJ<1d>5;=XKvyfij2$tD*zC)QXi>q8+>0x&3tQrADOw
zq~UdEZ*SaThjrgnUw3&}_vUlO!@9f4u)|^99$)-Ghjr6f0(W{?7rRY|b?3Y+tSs=`
zw%s_ZvLNq>rlz(>Q)kU7?8j3^A)~45dg%oF?-W!sbyjmRek%LTvt|_h3pNUC@^#N_
zp`L@vmY4TqNI2u^@Aoes=IiD`q)0z7exN^P#Iv|xh^CBO(>@Ky+8%yKmP#OKZ-n+$
z7uuJaT7$nn^bagw^w050r112xpFi<{5TPviZXXGn%d|ORmTtB6^X@)kB#Rh_3cn$o
zF5aj2Lud>&&TN6G$-YLl$p)DPp^iZ%ItETTpoY_jjVuVl)u-ULO8lrgz({)S$I24@
z#)DrF(uAo~i=QGlZR=7gj$e`d5ArPq%UJT!Sn{_<R=8hw#3lC)#&FXU()e5sIn$Ld
z@q1cw`}pcl?#(6cE#6J=3<?x|P?GH>Ng{-YS?f#O&E9P_LWw!)hAV|KxWwU7PDrCd
zw3hagMJv6XR7b;5-6v9Ln{u~@p`AW-mO|%;p>r(MDWj^PJ&NE@rMLUI>+usM%vFD+
zoxB{klIyEK1A}v#TXR}})_3PLcVVq2Z(()Dtp!_uN<X&5-B#kBRpRdPZj$$!6LTK8
zZw-^A4%~y897U&I183_Q%2N5?#L|YK_im>yz3up$*5nFh(js)V5xMO!0z!qt+QkB8
zs&^_Va}H@l5I>s`A?$JMzoAbXcqxSyElDJKIn(wzr~fB3uszgAUmAtJb=@33(uOk-
zCSST&U`25V&3n0EUT)`uj`_K27U|mU>#RpvyQO!OSS2Wx$M?h)m8;{l#3O^OzvQ+u
z=`SfKC4a7B>9>ki0+oC3+jvY{$$GEd+k$oKftSymhx+`gdMo!fT#dK}&HF*_hkm&}
z<1Y>htqc1v2jThHD|2GW-?_y(npo{x`iZcmC@6<zj||J6JFGLMW)8|%&1Sv^XT7Lp
zyiY&BWG!D4ME24NYkLquJsL+d4vt%~2!q28Us=yD(AqwjuiQ03<YX8c@g|Xz+r-%r
zNVb#P?UdFp^B1tpU!XPL#K3&r3P18DO#>|Z_u9u+`r>*|vYWON!S_35KqeR&dT)r}
zB{)^%g8fIKL1b043$#z<PQjF%_KDoqj*pCqIhOQ>P8X?AN^5gI|8Ysa)8hi|6G`+s
zpMB~ttZim(pUHKI3v0y<jFJOM!^oM9a<$0?$5$)4+{`uw)yU;o2zjM(F|!?J;ts)q
z@7<kzW65iK`AkYK(ojX$WNL5<t4Q#@KKC`o0{^vJoc{-#`BK{IG8)MDZUK((9W~B>
zZNz<l(9D;7iyEEZ?zfWedu{lEOP>$!bl&COJI8r9dv6clXezNqpN$EH>Tjb3XyuC~
z7xfa@nq2MX{BxOyUvT_RV%;1&jJ2~9=J%Zz{zm4as|~|<wqA5nw8!y{6}sT=?!dum
zudczfE%8764vO!Sx>I#7c-L6OuE%hTI(*8^3MB*{<LE^ULAXuw%Xq<}krwcsEeZ%p
zzLo@R#Jqrw7z~jy4HOe41x1<}qv<F@N|qolzA<ysN{C$Q!rE%79<uctUfTjs8Bq$9
z47EYXj605*OklGLm?IG|vx!ARVNBvvs>R;7GZ3d##x_b$tG!G71dRR+K0Q7DYC9kM
za{2o`A5*C{)?FPQMEk!Qj!t67?;(w><Pv}e-3iiU)BM25TMKd*0HH0)38RTd+%G*S
z#%v46CkokV+AOtRPL6cVIU!^C8)e^BtV`3QbDu>o>*F&DD*p4Rk!=Rr3$f%k_<u@-
zZc;;`87gaht=}p>@iY`1Zf3!{PLh<Y5a|gU&nlF85M}0mYO99CI@iPUIt6Wp{k9h!
z<=pqGlJ&zgAWJBd{iBu-4Y+`98+w*^hf#|iM(sN(wW1WI_JMBOm}XwhN;bE+fK>A+
zBbNH6kSdnCZVR6%sLBU?5pz+*Boh@>yBLiT(I|S!4j0CYw!xW6qctjInjzKFMj;Y7
zBXwI@{`&{FB>X1E&<JX4Sj4`wU6?f=5!`ZHG(4w~9@20VW1WP}p|6$dD@i7tDPCSE
zN}y&0fyzu!je@iykpRp^8M5;^hb*%&wc_rThdcXrKU|}p8fBON$6`$!bUpS$jHING
zSotoX_xvB{xd)oGo%7r)4|I3v!t>le>OP@nl|<rSq~-zm%2kT>x(x`vf^6Vxlr(k=
zz!@-05Bb598f+Dj9<u+BO1cY2pzfY_#?HD6$amJ=Z~f6WE?2ro_Xc)#94(QZg9)yy
zwXUm=yz^GRxO-;*u)F^Lq1az(d&uI6zqf}La=z;6Cr6b{+P3&snm#BVk0l-umLcH9
zCHyMyXs1UP{&z_)ZLk=%h!PTc)^yihH<T9Whw>NCTHjCuaIoZ*6^hm9hw*%BUS5v=
z?M`DS5sS*@f_0icg((RGlb&!46|SC1aK0)<Dkp6KsoOKP&xdnTIG*|Eb0yx!%ur&*
z<bCC9{n;DjK{|f=ckTyM-?Yh^cH*$^hY(k<DcJ%R_J6lMPWw5J5BHB3h;Hq;A7sBL
z&X)aN8PL~$bg^3#ue(0<XI%VNJ{G^+`TM;8o3;?87u#pY_N2b4IT%eZw$D!DO&Ul2
z5vz{{sNa5b;C?c-ScI&&Umds~ey{zhopfK@rY5l@d@7pyo+e>5b$7cy>G792gMq(}
zZfvfkgU}8cFl(#EU*r5ygrM^qP470EtXw<hA^n!@{}+$70<UZ41H4#7QrFH>(1H#2
zF%Y~K-ygAXG<8~pm4<DohVeC77^FIOtg1<S&SnAz?4MJMZ&kq|J?bY<wDL{D)#7Z=
zXz3l_lDbJ_Yt{opY2gyIt-Q2wN>ReL;t3|Bh}YRfvkK;p)E24NS|ftKN@GNs9cP#B
z(z1UdftM(v-!5q)=N=c<))YmGmkpDehb<Fs2PnP)zT6dFEI9rX8e224u`jTNRAW=O
zRT4!5;|CPmJUDFgE!sHK<{`Up%IMLBrg;8^cG#lho-Z`^B^Vjr*d<Mrt(8^GgOsX2
zm1xulnmdEb2Iavrbf#NU361v@p1bxNtx3VMbyHYA{BElyWlTAt^yAJM){kxR1EZ;-
za2!}n;~Z}hf-6c-wOi>!d6N^#@Llc(I9GUWex+8~7&EM7#cFz(^=8XzZ=pq#+^re|
zIl8Y_kkmbBHQO<{G<rJB@q7XVeRTxr_wZp@Tj;1JdkeK~;j7x8vM+Yz>>C;vzRwBo
zDY}pF$xAM*4JI$SxOQ)zB2C@YOKJBs5*{L(3~IaaTSAn^uc<hGC;!Id+@EdNyD|4k
zt=qH6PRnk))mrvyM+Z-PWGnFOesHfX4z3eS6!5H*^7PP8d*L1};*MF8{P$Q4Oap_*
zfE6o^r@*-7)JdOKT035p>4a6A%$<*q_ID_`kogUWEx1S5I`%JyJ|z;o*A%qfCzxp<
z=>ao6VDa?B^uXA{3*2wdtboA~-vZmMX(5rj<9b|^3QZ=ojmoc?TpLVU@*tnRCoNeE
zW^E>rCmo-%4+0G95i(R|?8PGlr&xD%Qm`@z0P2I0Tv`y2+Ji_7?7XixXmFQ|Re)+#
zxbPcnj_@gq!za6^O+f!OAatcgzFQt#*Qbj-Gtlt;W96pY9_FE;Bg6wX$C9V9pHy4w
zrTkov8Z>PBnKk^JrXA$a;O<SN8H*l4b8GTU1ffd}Aqi`1O@1Cm(jg}PcDaR|xNR7P
zpm5`JG^CrHd%oO#=3dmvN4;sJq13c!iTAs3*IUA`y_ImqU(dHSc?Zi8rQXqJzC|im
zg$NW%q&i!ZwsVaozn8(s_)TYzyA`Kn`)84~gva1ux8y`)#bzN$rgDW2Ix^*aaziq2
z^15<?@rYznUjyvMf{ghMJjXul5^`Mef?LsDq7j!X*3I-x+v9K{cr-+rlf6ex$(&Ni
z`gkGhr{=n>y-IM4Qp3RfY>pTh)$w8>;m4GaxNlipDR(%z41E$EP}_b4O(}Pn<xa4I
z$hFG_hQa|>e8SGot-eDVh=Zxa4<POJzc$hk|GLQf9!#UA!t4*vtZb<X53YLN)-=*l
z0mHz7O1bbJgag;YqpRdaV}p_OkGp6DBlbD9n!9DJ=o0rvO9m=4kDJt`W3?BJDGW<x
z=C=YoK)Ld({W-pZd@u1z`y_2T){<`$XCmndCryL7WRZfoJdGRa?1k)t*{6Pq+pg6e
zCdyYs0w%K*$)NJ1#lo7H`e4u7CLU(5h>{-ELQ7DiCU2!WTJwO)HtNH@uSX1YLDw59
zEy?bxe#pV6=%|U*97x_B^KEe#b&?x1$Gi#fC>3sp{fAw;qtIquKdjLO!tdI|ZbsW7
z`0kp<HIwctk8?5LnU3Rfr()ww8X2!i6XF%wNNyxHI&OMxTgOMEP0z-^?A}r1-afGC
z?wb^Rcb&QwmGpgY>lTpASN)FwK{?fmtS^mZGqIG&DP1pi44$-N(3Gxi_MHrGlvvlU
zQ8NV+wZoU&acl0bQh2li4>x*jsiU=;Cs5$b>c<?~-+f7l_9bVB;r(DvBzQK#PHDB|
zZZD6YDC5WR3-}!zbl+m*r5g_X)3ryt_$5GwJ7=nD%vW8*-LBlZXhFY6%GIovpvb9o
zm>0<3J2}fH$qyj8P{9dfZ1^DP#@aNS*fVz=2<Nfm*TRls$>CtP3;&ua4vf*oH6enQ
zrDnP2$OSJ%73|E`%S<`$vADnW9ZCbmlw0cn1Zl`E;F{w5@5>t%wBx=!16n}PILSf(
z2eYMdZK0(&%Pfd`v|q}dN1LScb$LLviGlp}F>1wgnKv%d@VO`039kIL8`Uiq?CDr@
z=C$9t;D;>O>&H5ExB=taXybdj8{ft15x~;2%<N$&K(`!_5J26vj$w-KD&CLf)igeL
z$SxDP5&Rs93M1k87Dli}Q`?W=QAYFq81D5eH->7K8)>B7g#lDcqdSZpW0W4Ur&(h+
zGBD)HZ)xcI57UtB<kDTY4JbMWq-s?0W8DZtl}x5`_@nPVcALTc{$por*T|#Y=r#RE
zar7)A`iL8-8jC25pVmK(_8u0zyYXwV@tdOY>-Yu|e9i-R7`V3{WK6IpzLQ8lY7c3`
z*6cim8?v8}V)sLKc<GSMusJGBvYGil$Ln(+6PVn1jq2IScr~5;0mkb}(B{47TFv^M
zj@K6&-FPKu4H&QMA9e#X$07>jwZIeCvn_ac<2BXB>nb<jeq|Ko<QiUAtSpbFPK{uv
zx0>zo=4firE{W?AYZxnx27RDxew?4z6y`?y2g~a);1=@kp6q_ANOos1!>t;1%6eDq
zSpkg-Q}{h;@T8AA#1IW0ajg)eKMg*3(g&cy7lNDbg%_3F66`;ZA-1O;>9Atn%pz70
z-1U&diE}NufD@N^(mch2kw@*6{+?j?aGt}58$JC66^!Gl6krA}u17q;7@q0Yv|T3i
z<NcauK9`BK5brvz8{hS$-Tn9;T^!%}kb|(;osFkRGHu`0ntEwfaXcq1-EllWJ@EsK
z=Q6FA@3E$iWzy_0o>v_1#`C5N`;F&a8{K#=wcx^d{+B1!9Tv=Z_S+BC+qL|uD3a;=
zVV_ie=0L(9j3!<f7H`C46~@U@X01qXm_?iZ(y`UlpZ^j~ygO`OZLVDj*i(NY`<9RZ
zkMh1dZ0^(&dE1IULy)`Q_h+@GOgy-~<3S1!x}-iGO}Ejo4bj9)!{W95-gH}WHhT3-
zpLTiF$iH^vq74}&Kf~tEn%NVq__X35Q~dug+=zI#cl_s=hg#AT#=P`azQ>-YK9)5&
zSTS|aXw#Z`h`=ZRnmdAP^bST|(E3AmKgGNIXS%)tTRviPu;QzglkU^vo#UO<7sotf
zV6baklk&d{R-C*i&nwNvpxS8T!DBqEL7s~$b3y5juWZb#t0h%(_c~=Fk*rhp<lRhi
z&*O+OH!U?eH)~qzzMMA8m`$c-`S|4&hw+kM+Q1()W?Qky!uWIE*7Q2#-|!lm=)>kt
zDYXAOfi{}@_WS<aYbg_J7~e4ud7uQ{Yh}}8+=TsD+k!4_)iIGFgKLKZNK=|I*40@X
zhs~)bg)O@^t3(NMm1ZPm%9w3MuwlpHex0FkGva!Z#8O8JatBQcR-6KjI+uMG@+QXs
z7Yai%R{}uep#GOal<_Pq$KdFTA5nyk^hwv20{m|PTvx1<&uXM!;M*^j?T}q4aT@jc
zx-(UFzp#>{0^8qwi1|8)@&CWfSIeKe`+a{_y9z(pd@VL|=krzZ;e7pfx=ZHkf){o^
zUwP|RmTgm$hrtCDr|lEYIM}Y|tD5;?=IiD#AI$TP^Oe`sd~*iF(Lb-5E9tOJ+c~Av
zwpxegOvDG&4m%&;#eB8+)VJUF=U!Lf&gbietWp2B`Kr?0ZPlu&_kO7Px;ZSt=IbB|
z+5LPiq(|<t<9scR?LRm3bwAdnzxO*|7rZiK7$YIeH^n7(Lg^AaLB{|O7s-i@-wj*#
z*Z6IO-oEMA+c%5r?Zcug;d=Y<&eq#IEr06n_x<^St8h2-xAe$)#cZvo*<vH#)q0Dd
zr~i7Z_;CLIJKb*n8d1L)!q2foG<C$^R-?s{p0NCnutaX53=)!CPD@u@BGTSco{7zV
z#MJiE$L_^JU$v%4s%34B@v1P8Sek99sJ&N7qzqZc`I?L`KA{H=p#&@w+FzTJd;=m9
zOQ@~mSg9O7aj$ePl}~z_<dd>ajkFH1--onlP|z)*KsL`$OX?7v>JQh_J?VY|FtAA{
zSn*d2OeO0!>(u00Scvs=TZ$Oc6H6U{mGx)hA63gpa&aveu}b3M8=4UySUI%B=n1R?
zPiJfW*Vn^DcE=n{VzRgGU=mBUtaC6yAUk<o5hxN{3n=-j1WOh)DVDnNm5d>3Up{^u
zje&hw6HPonEPnKu$3sw*;xo2;n;sMYusN1^XV|<$a~FiEa%YDw#mp^v4aM@O4AoM}
z_x<_4r4(QG;BJR5n!d~W1OnZ0AFASh7z@KE+zLl9eu|B;NhNK_3o=knPLNcZ6il>4
zIFWgy26h8(FX+BRZ_ntAR%pOrN5>s_G<Ag(bDR!<>%m#$aKyL)TWNN|;jo)0J!m&}
z(rRVR?J>zjOI#4?hbq|r{DsIS*2Ya%pE@dJbD%m{)M7kkti4}}#^#jZ2}fiP>$)3k
z4)&KFn{zyt_CEhie|3{)8nm{EU`9Wm9Ki1siZ$D$aTU8@ohV_6^j`au5VRd5gj||A
znXewI9zU1ac$W4yP9HrrwOLFTrq25ymUtkhSR|_sR<toW9-DVSboOI5v&%O}huFNf
zH(O7y#%!0Yi=YSIDL`^3FLf60vP4=jK!)v`4dua#XywdF<EHI755e8JfCymKx1cA5
z7*tw$Yz3PIwi>dt0hwMK%_eZ^40%^6HGnb1AkgUjbG4=)paLv7`Jju54_D<(-D#D%
z!98R8f)z91&m~b8i7BbN>FIgA8%MRSbzw_l$p=xNGrif7gMyLMA}zDm7~M)in2`v}
z#xW;xNUu07O+E^--sC1K`1oDKvQoy=4qdpxhW!98kxF+smRR#{4Bdppp9aUrkLhbk
zKJ4Ld6OTUYV1W&U@y*5T`_(cqoR6=~$C}pieq6(bSmIxUgN0ITqn~d_)29r^(3_^D
z&fedB#|n|OtfUPTl0IcnX|i{BnGAAVER7z~q#aB1N&2M4#lgtHJ|l-w(-QB#9dw@~
zgB2V~Ri2uz800Z1^=at+S)9n0+r_}CZnLpqT_>HAc)Nt&f{yQnpP^PG_}NDR;whua
zUE*hTE7X0wP=xJWbLGq_<4zucpyzrlX`$n#2+EN_b|Do=t3mkG!dN+cDyDP@I#>w$
zvD_h|uSNV^8)M_bR5SdXBBJE+Gdd7It-KgdSAd^7h_KmH#Lu+_`~-fnNDOYeCB;$m
z&XBWfljCMfk(1@N1Ud6`$sy<KvBV35;}h9z3pu+8*Szi&133UcizNs@fw$r3FNL3v
z4#dyXz|XLZ5I@5sBHs+*=V{<)F`2{9oh1W5i^&{*?wHIcdC2f{jmOVoqlfPTKL>jZ
z`Vjbe*skd3elP@^h%^z!hrml&THF=3*#H^gyawm{#LI(oqf6)4{}n%{3qRG!e)w4)
zL}HP^)6ZQI&aO?8kuViY2xoDSL^x&fv=lc_Hry;WU;2feeH8M4#ZO<xd*Npx+3xYP
zkZjlZX-PgPezK^8NADjyMSr|KhOwBniC|CXrvvOUV7~@?qJ(;RQ;9re!7EDyeqHe5
zYKk#BZ%JwJ5Mz^UFSzIqF*SW1RmGq`5ftpTQiM>qz}j#`lkPQHearCc5fMq7#JEM2
zP-&rFHPO@zc#m0FU%+$$j0&b^GZ%dfeKk?yLde-Z1oal>Nk>`hoSqC1C!pl68<gp0
zmR@&}nr9hSS`GL+aTGjaX1s?L&ON2m=wH;)lM_owEN*dDYw`^RJC!(g5^DbpGK>Ex
zyj200iuw}In)CcY&^2Tab?MyNW+?*J7ZJ8c;)YcC5-l1>vGf`6DtBK}hN*BZ{$uB(
zOXpr7%F3i!OVgY2{YcP?cys-r#PbtdlNnUVbCrnplAEPM<x?mBl6c{u=FWGv%w?$0
z1q3{sc}#HkNm}U=FHekNIP>|Td;E(OTj!3}3-i_SBl<<>YSz3kG`Fv|%zrE-o%h6=
z7l!ZgSn`qFfn)MWt=GJ;kKzc};~h+y=nik!(ZdBN_=M>wlr=mU9Xws<<jd^o4jA6n
z#5*-X;zjzBcxTU``*;mJaGDcMpI6S?I>Ew+_GBD{2F9Sd0bocaJESA<iRaeNAM;Rl
zI!R{sz@2N@*%#htYJIWva1@M%2jeP(MXOZ`zD7M2(u+q!b*ukstfPY=FdE9uc;X-B
z$>jJxLE=}uuZ1a%A!QE)*Y@F_mfjDdD}8_QsCw6f9O5#g4Qsp^nB=3f;gPzqwle!a
zu+{~6ynB?(gr$jhuAckZ1@H7yQ;@iaUz4OxdH`41f_FOk4Hh=S9p#QJ!4Kbk-9K^Y
zWH8A74c!(mfz79<yph<Bt&)dmkSuXqk0YEAdi{imLuy?*AaGN({AqQg(F#J_E|#u1
zNRXb7y$7*&B~_I_EadH;!KNx39jX;2pZz#Ht8{nOGx>aCd;4m=pW})TrfyyEPD>qL
zds8Pkd22Mi=(}_($}28t*yKi4lr>#^O+_^L)YhiMuZaeykl>VQirq1|Zs)=K?mT#p
zod*xuc`$eUc2*_U&fkCV@XJz@uc>I_)Z@uAQ)Q$_mml1enR{S#!MmSf{DZ|WX~w53
zID;LrwGKt2yRTeOX#?&o{>%+DUCPT=Nl7W1cm}!}4&=fU5Y20nbRCH!#Eg$H2)acu
z?$%LYORun{YY<__mIqx!NtgX6kMfP#hD2b^^ZTsXGIWnkdu&avpWvqCAq*2JIazbA
z=CX$DOJsNcmgJveEZ3qrhu1=L<{ueL{z{cEevmW}r+dmyQafp6aMPL~aXYT;)BF_9
zBXn84>9P3dC}DCfRB7Fy#FmLDawfBh=N$n$U0Ze%y&0bt+|9=F!ScjQ5TM_xm0OJf
zeM;I<)j`*I(7#`j?BRsSRQ<0C#m)PFP#owI3P^7jN|?8L&GW<e*pytarZ1YJV%&L;
z1K-^J1iG@HgrJL899tg$NUY(x*7BEInl7a3?!N;=2z!qAp=^J{;iS0HHc1Q)Yi)Wr
zUKcF-i^&(=)JMiOsdM}=D8z3GEzEcAtu-Meuc(pkSEW7J^s`%77}36TQA<rDvn73a
zEVky)6*lW)<?ExYTJ1nu@4bnI$9iJyjpvHAz{XF_`CKe@)n*J8J%w4IEf_b-OiLeo
z!kEW1ZTo0xT#J0^a4n91%S<GIWny!5FeEctzBZQF$h0@&Sbg~~^nj3v7^dJIm1)cc
z-0nG=V^z}}n=XPo8BVTgvmQCp3KvcJWw1XvntQO7+Bv_zEPkmvJ;xVlwAvLS<7q0f
z;lW_>VgrzWT!|f!o@lBlT$T~G@W{_kx!zQuek__=ChOG(Pn90zQNQf}Dgeob;KqbF
z2O_2F;2PTauf~^i=;i30)(x}a=9{tTYoLi6r}Qaw)hl_k#-MEX45ZRA5z+KzHF&m4
zHJx1*q_a&UHbV?<lv)|D`)v8p+VYh7Z**^=QNOJ%Jp{%NXlY`P7_SNvSNlfRJM@`@
zS8)-=UEt#)E^fMcC95dsb!@c1@>RJXA`fI3wyGut!4#P>s>g}2VTh*YSHs=akO!m~
z7ZFmRWUtNZXvn-8-)xuBqz{E=qiHiY+UQDMughsRgRFh3Vpqen*N<FvAe5vNX<%M{
zF<e=nq4Su>ku4&J{WC>mTcB~p{i88K#uxE)uj@yUXdsCYrzV>I6hq;#475Hp92SJQ
zB_r|~jmTyx!0d8FG}AO9>V(V=Xb|MLg?{hWrhmlu=sbzpJBON?0WA$LcmQAX0|EGA
zZDV!~p8sX7q$AeJu8Ua`HMyGwL*UoRH`J|`rnolDdSWB0M2d_;aY3R<DBZf)U?f}S
z``m>+;}A7h=ET3KN3A;5@FuJ$Ii@-2?zW!1qa(*);iWYH)O5u}|D2r2gEtxq5U;nC
zNQ!wpbg%znykN~w$fAl^La$&KJ4qH6pPOK;yU7w)YKWx~u%AYUj+I#lZ#QN=mi*g>
zifV4puLTr0`db;#O6ea=vl(K1=L|&PK&iZAh?t{x-IH&~v@~s*hiSb`OZk>y;cr<k
z;aj;3JF%r{yTMP*4o==KrN?@c^coF~-ROF7c=mR(c=`^%cQ|)~a!2_c2a?tDu-V-t
z3!5$e(DoQibL%g}HvDSOp>zUQRCM@nVn|^$-NY*YvBbTva-|PR(MYeKi^@4h-G*w;
zCAw_j%Hh4{fH{z=pzEKQ1T_v-vje2&1(9^DMo64mR=Y*@1e2GUE<cV<(G*e)gg!fv
z7O|~6Lu6fI5hC;c35Xjke3c&PnB$|uYZ%yP@t@pzWt|vUyDv@iVQ&AaxHZJV+#aF0
zUnpPsD~9<Jvsa~WD4{M4WKDl!^4Gom=IcEt$PNs=jzSy{54SEFF+ZdcYhYY*D0UmW
z>NZuaB3SVHnl)^oiiBd}@658=QipF$i8gu=O-7L&I`q_?F>W#vS}OidyL%t1mTB#{
zeR<mC5rE~HVPMEi+Ygdeqhdu}!OYAoh1laV=?PcPVpZCvheq}XRN3vyo1U=x%cIKf
z{VeFl`zQ*2p5T1dQ(#B-Nt{L8e1ahKt_!vLcHtL&5)x{6Qf#7sAQ7gbm+;IT`_hsw
zpTf2K1D0?xCFG`*R-l6ApQSFBG$3rya*Ov3I6~QZq3#`sB)0*`LLOKv=g*DG?VB5;
z!v=va(+p#ji{_3m1RSM+6YRw*m*Nu&_*fx6koTjew_JFyOTEl28lg6FBu0gq@9VL0
zPAx`GG>xpsOF5)ceJjp`Nv_M_-H!)dcl&N=7oV@{?j2P&`I?*Eo*w4LIt#JA-cn(E
zj7M?o!Sov;I<E(jA?N-JD@rN5;)cTe6{e7PsZ+>XtUQUgP<=m7bTU2U#p5b4Rk<O4
z28RwqkDL7!U5>f?v_Xm2X3pGWO?;w?JL6;MuBC_E?^BMpl&5{6kn%KA@<tKm<$`?G
zu<Jmip?GF;ogJ<Jpz9gu8FC=y%$yYLJGC<Vs4CY2qvkM<ni*2nYxg&qmfHHH^{A1U
znHI$_GKZOVAF7y_{W3wKTaZCkW1U;14>*#YcH-TNxvl-+-FfANvc{l0sY=roM|I9G
zZ|pd|bN-;lj`KU`4{q%EDk7>1PS@dbpJum=Wro3*Kdh9|rl&gg$xUY!z!h%^`Gd}}
zjUBwGpd${Q$gl1AYYy%6jpdV<aHlSYmDYxL<~3%oQeP7r2bG5IpZ&569b6I`Ec}cD
z%il5DBXYtn`a<rS(W!dY&11zH2qgqDLxS`&j|4*+j+K6)Ul!6!YkNty!A&<qMr9kb
zE%Tq;vJtj4JP92ZCm`vp){B^=&0Svw*s84&BTgE=7T%#|Y`gX%De|c!d1YB5kZ*iL
zXt8bEV9=7DYLL4>u5I0GP!+c5$2#Z-3x7mnHXh>v`Zq0V`1sDRmE$`HU+32b;rgPv
z2IHEI3wgXB01T<3arWlm%O7CX9FMXb=cSaEovKs|{-u|TgQfHE#2PkCOAoJSup+_Y
zxg=>#{v-CrA6kQ!mrzFgNbt?i6J~s$U5AO4Kf>uYR59P&`EGefeQr__MXq6UKK_Bu
zHJgLGAHwyuXcA*kPb*#g<NOZlI1J7u=rYa%(O2``gV4~(jcsYldXog{vk8R7_)G3C
z0(m=(0PX$$lDpY*ZqVSloIFVntCL%*)zOV9Z^v77VNB0B`hAV*2D|(N-W$d}5iI<q
zpptyjA<$q(Q+q>LUv?NJgW5e>BQ^%$NYM}YcD+LNMPML*?QCLLv?jP?65;r!j=yBr
zDFohVP3E|uYl5H)1&!FtTrYeZ9%I7ggk838zUpw6mq|;emQUI+tUUXi<yxy5$~4tR
zT-=5(P1cKAI#PG^^^m&c)*)(Eu%d5*up?M3`BQYkTNb!joBA-r<m9%@#!tPSFQVZx
zmRue_)O^HpN5l4cqq2xDZ2tLxs;v4+3Ka2_B3Sqb{IPN#a$~M(ZLPN{5NqIuCvfAW
zzZ7bcTokLTqq^6*O*plZJ_1M?RuUoax1PJssjZ{Om$o&7J<{BoeARi}!7;MdjOxn#
zLrpmSX{hK-U2|)GJve(4t~JF<mn&aVDkxQll_dN8fMiLMWzT2Zn6G;4KW!yXzF~tj
zfn_4t%gj6+ZO)LM+3`7hs44{O(b-#daO{+?>VCP*?9KbPZ}(Ar;faj8pDEJLvt^H-
zaozE~l4~q~iG1E(Mq{7g9@FK)fpPw>P&+BH)`}JTyxz8*S0l#SzY0=yvPG`y)c_KI
zP&8%6nzZj5U`M~I+9loOlYW$YuA9wWEbX7V`;<<M6$UfxY$tVook~O%K#}u>p#=Po
zQnbv@Y$ZQCiPrMJ#TKlO09Q0hc_#48d(ne1c}I+eM~nS_Qz@YMp2LCDQeDTnhV<!0
zff8FA80CsB*r0-W!a*N4PaP{wG#g`iZ1yeTUKRV+XsU@(Q7W$zcPt%<rNeWI=Q6|3
zrh#M=2C4&$<2Z6;@cJBs$kEDdn?sONcKVc4P}y-?zuB4Pgy{+PW+usfqcc=DDE=|X
z;poixQz#b)b}5z<ocUFg+Pz*GVok4hY*vZ$eTh5>AskYiuX_=+L3NAYRdx2AeS7Wo
z_=Remhp`Y<Q{b&qjNt?&eS^X?>k;bZ{-nZt`WIeA(5eOsR|?f<+rTaws9Jgzux87U
z7R;NBc@;&lpR9xv3-znxqd~N7@sWseM(eEy_r$X4{ara4$x5D$R4P8YQHh2RjBhT)
z+il4H@rm{AdZhkFHR@L1?2pIT=Y|a`h>-GC7ju(KkXcDOwb{NvW)uF1DBwZrjXLJw
zv$X&p#b!EA2;tM`EAqfstOx!cR1t%Be9BU6Lq&|HY?deNH1^QBprqz*^`%&IGnS@A
z;+3zu-_mgmM)3knoyw916J@!#FHnQ5E|S1}T}oG<`h{V6Yn`TwuCUs+L;e!fx>S7{
zl4HKDi>15USgN8;nfSO^!>i0a^OooI>ItnYE?Fw@sbgt}i|{EsGP%JNqt{bM)5zSF
zR_1t^8HdFm0jpctZjNnj_@~WaHxupr@wv>{6RkYWIzQ_vZv;h<rQ;DR8RX$M_peQ`
zB5_`NWgE@P+(Fm0=qg~A0{&}AF<^-T{y>V{S1HSsvcP}Zf9r8ppN5W^pph<V|Ec8C
zUb8ZHrq9(-?7hohf4t?_)bKN@B>%@*5-fi-y-IkPIZ*|sR|(-Vr>O(!RYHo)K1!Hg
zrNPhGW@N!y8(<oEC?&J@WF{W19Zj)%;8mjg5*#!c)=%$ebxth2nx*Yc>U=0FCP7cO
z=T>!%$3L89p?Wy$^VbRuudXbbGB;aoyjQ6R?s+KtyvoeyhikT6U76{?!J?V@8IJ^&
zwx}mu&zQrkSEV>y_pdZ-Rv7QsyW(`I`@NzI`F*^Q%}uAedo8|jeZJ&9p{w0{LeLxk
zp3n(*73huL6LRzh`%?#$(wip~;OLDK?LcoV-q9Py??7+#C=vALInkR_Dn<MKqePr5
zd9zN1`IxVJd+E*}CCa|VWx(QyVh=s>K!i>Y>d-@QGK#*#a{d1(in^;o-E*=BAmuJ*
z2Os<M3*oysSCPl~1;dZ1n1&DWzS;?@xt~RNk0zfW0yMGb*?3>=1Wss`E^`_Vp~<47
zgeJDW75fvucl3P9+ScXht<(wKI;yp-xboKBt7HT5L$k%>$A4P9;m7pwjp~-!UycaH
ziV%_%tU9(}-2i%i%NR$`-9Xmpb*b4~3&;r_t<+d@Yd&9hH1(7OKvg%Y&_f(QB6>1|
z!k~xB?rU=NV530s7R;>Z;=CgTlJLE>%(^y#jJZkQvBTAmhj6v=%<PJ5!m8~(IMwwE
zWLm}6T5&VYJ}B09{Ttotzpe9yM;yZb4_NP?fP`ti@7MprT3^y#`d?^7_|VM2{#U#H
zD?9yHO(p%`i^q?w|3|p~hvqPt&n;;l9!yPTy7tAVwx+&P*)n^J2*8+UisKhc+;^bo
zkEV$~I)D>QIl`6Y_C|xfvc;PIApYnSyGr+o0lZPk)ciuSbZUaerRAMVd2UhM5KAL8
zu~qRYG^`u`K;PtTDXfZy-;BwoBZ_TsX<Yv|sNWxF`=SAxcewSx&F&+dMZXd8UdjhX
z|MZ9*Tk!Dhw#C{u6nj6j2g&(sW+Ux#UNc6Tp09e`(uDj<k>4lfTW|*$nX9;rqeNL^
zXb%=X%Peb2@ecETn5z6@B$oUmiqY-G8d{nzh;$qR0`gdWOA|WG|4;_Aypyl`8`E6!
z{w;*HHqG4B!SgBKSQ)1LWl75QKBX2iQf{%7o5Pg7B`I(4DVMsG+dB@R%#2GJ|9V(+
zhoy@DM@#bWXvDNMY*nl2(fPsRY3vH{^%50L(W|Chd=fouNzFyOxNbZdi@lrK)6z6A
z(!qYo_b*;;HN4KI0HoVXWR(Iso*wfmawk9Q{c|gRekWd;Rr<KJcnvl(2*8GnTqG8H
zvNp6^Y)`9u#u%ECyAgN8XPCXX$LeITnaRP@KjeT<x=X521-7|B6-PQdL2P$H#|>9z
z_WWb>RcAwhL`*v=0ZO#X_AKb$u|4nnxY(ZWe|jhFS$gpMYtNO+?Ar4X1fkF#cRv{r
z{bm<X%5@c5HC<weAwRvjya1x1J8ROvF!?WdycdYFZG|QsZ%y*1^|RaDj4N-@j4L98
z@k_gb-=tzox2S$K_SLJ3jXhiS4IIyw_u1I-#l|L~KSlV7f1^<m5Ir@~KRDIStED_R
zbvX}C$$Y7F<re}q2B6}21j#L^%&;j4x=t3=^X~|vg_N&4egRF?jBQp-a#(Bfavq$b
ztkke22k?Z^RNk8!L=?COLx(=cQw!cItK_|@154h-?)=ll&WAgfoLf7>Uwrt|0%#bo
zO&wPHBKA|oXQM_Ga_l|H?vUq>DZYnIy5d_?C7JdvWC|vk)gQgo8cUszhyan%Q)phz
zo7hs0`qyp3`hG8M#XG`IBRb4iP3qLR$hcU1ZY+r+$@x|e`-arSY3Yh%V!SaEEoZB1
zFIl~wuWANcIG0Y?V^+L<?T=$HM)YL2gI{+aguWPj)FO?TKi$9*&(D?2nKQe#7`lh0
z%2&NcY+-yE+NkI^c!OPw-8^x8Q!8aM!Pv^6kC3mriPC7|!1wWr{Lb${jh57*@T#@+
z_gu+V1UR%a=AGP9{#LN?njHZ*U2lB*6H6dB?CP)|aTo}m6qj_y%F0zJCD0oeqvZl0
zVlB)YbDjnE8t_66spK)R>$<}7I+hpV@*1If3+!q84xEoPI@Rxewg<uCqP@uC4kcfA
zD>23OZspiR*g5^`M-aFM_PGzol5f}^;Zp#Dg`1sL5E-Q7jb?4SxO_bBh!d8KDvJ-*
zi^93K2XrOE%<Sc>o=ebfO`DJDT#2*BjhY-~GdDJiv1OnW8;3{J+*V?$-1}Sd<*VLi
z6^<p3ifx=q7%WSlDpkCM&6Rw0z#Neup+m2Br9OX@0|m7xqxZV)5)P3ln<2u$5p>tv
zmUgLiKpH?Q!)&UlL-a;<#L}m8zzIIJp+k-3LnRrxthV01T9A-1Slx_WqdZDsq)R2$
z_+-tBY4kC04=rv5s#brrsV0bcgQJycWtlm=mRc<CEUm2(U`Z3PFYO4MD1TVMW)?J^
zE!F5~sWFI5SKei{eF~<G<@V(ig|E>k9o(+OqsDF0mkKnP@~bTQXZVWT$f{igc0$)&
zMGa1gBAUM4Anz^<a)_@J`pKGB42caDLt;fRBy-5kVL|5Y1$<GxP&`k^O;?R18;e)k
zDLq06#7EcjRZ9()4IHYK!g7u(P{CGnzG}0`1?T)4l9trXZZzzcQqXmn>O}`ZC=;ys
zOl6C2G?(JOPqy602hNw0v^p{fR=^eV!X$!q7!xRmaK?4U2?}+fCD2IYRuT~n%pAdM
zD_wKOJb~91Jnr@-aPnZ`0%ZxHtV{r<l$=?$Cb!3uPiIDan-YuQs-uE|V2Y+an50-_
zkdjsrjqsN^9jHPeQ|Znj)jbHl?*UzI^ON>4k$p|t%cNP!8FRl$o1Q<sC3VD^B1nGX
z-Fqx~c?l$zs;Je=KuqIU@_^b{0?N!uMm4kD#^9noqa{}~5efq>ZmN2_r`%MH&R(yr
z4x+Td>_VyqQx7rgkscdKPbp{q=XCEY-C8~~d8+R0nm3yK*v#Z4OusMM&NQQ#vgPHN
z+wQ)Gx-~S~3<cd+nvZisTjsxFzVMb~zN+_1j(^W45dA&$NG{gg0vl0!z*;3X`<QIf
zOSij8Y90mORU6eDLXx;|6f`#ER1EJBQW#ebYlISp&5<dT)ymaVPkX=)O$Oa5!r4wP
zOg<3}VRh~rx!at(QSKV&W}ZVooV!i#PAVjCyW9~MK1c2{b0;hsuVet&VC~Td?-u9n
z_1?|SyWD&GoYy`iw%~|80-(ITE_RDPc&*4tq8YH;`xTMIR$`*F9f7n#_0tP$p=}yt
z&8YBEib%>e+6?dpksDms?sQPNt&L9Tp^A3*wRb1*+rtxl?R5#hxAnUCo0jwC35z~`
z8Xzn#_|DBPc#9AAskVBrGLuPoqf9<=#Cxr*$f_FewM>y!joxcTM(!)G_hoewPJ`|%
zA4|YwYeN_kRg!wpMBkA<3n_(6N@(H4xBGYt$6w?9Vg5GnR}HFZmcHb-aME{bTqxhd
ziJ#%)tz6<8eSQlkeu<B_dWbLc@fJ?}d>?Q5h>!Sq3n%_oA8+}H-{R}HaN@7`@s^Kx
zVTamh;lyw9@s^MHJ|A!4#IN-6mXG+&KHkEK&-i%DM|`i3w{YU0^6{3B_~ky{!im>u
zfZ*rybvb{et9-lV^VrV{-(&fFIPrQDseu0@mpVV;)jqt_(l2v<!lOQXj=m#rbbi9e
z`tWuOzuEZ-pXI|fWrC5nJ3rx?QL4Au!tZi^!k74Pq2}aZqz@oszK;+J6S33<5OJ%I
zh`5MlE`W&ZeMFgyxX}VY>!szJT*%GdLE4or<aY0fEGy5rkh{zgMD8koiU9FQJ%T6=
zGk@g9@=B<u!h3zV`6*z#PruxUo1d!cE&Wn^)Jpv@f8^$JW0C4H7j5a6I)CK$@~BV0
z#fO`pPK>p1Fww%9tN2+U%V+7!ioRStBbebhBF|~2j16#!f_mO41cfbuP)->d#@C8p
zvCN7WN-3Q9PCCS4`!`TUb@Lq0NjxL-4U8|iTjGkXk*AF|$<roJyZ1E9Q{z2z<Z1Mt
zc6rL2XSHD{{)qP*2IAiWCQ{~V!+iW(y}y^Q^7ncFX7ATm=@qW{Uhh{v`ImeD7Vq!z
ze$}h^PVZN{<QK-PJT+SWcJEh@<QIl3zRmlay}#M}h0%(i<NY<>-|qdwU&Z%$f0_4p
z;@2ZT%iY%=)xrP0&G<=wcc1(IV5|FnZ;Sgb^5y;5mve`&|60{+_{y-7e^E1jF<nR+
z^^<giA0h#-__UE=OrIY9`2V>36F8}=Gyfm&7Ss+d)fhXridrU(=~j$Q;?f;4X$0h!
zRx5EOaY<*Q1mZ@ZOG(^-u2w2VO-RPf_)XN1#Baulnvl^%<J!p5s4-%U1~m#UNR<VG
zE4X0&-k;~3TXm}em&yER{=Z-Ql3VxOv!7=_&w0*88)ZJxl`K-Q%68K;7ezIueJ++x
z7Zt~LvJ@##95lFc51C%{;w9ny8*5|+TA4p%rJn2aXNNh81z+YwOR4C01P%!3R43aE
z3T*bS`B8}>qtP6KGWYH8Ntu%kz1V3ncf4G<+eKb3ywb+J4P~yosq4<OnZ#1V=cy;i
z92E4ALCSHOoCL)4Bu`7LMknv$h7_sg&G~1z0bPMuyU-2fEGsXYW_b>v*$^*XI?fCi
zk(4mr9in|&k)UTxeeI;!g(OXiT|uy6oaxFHBT08=Ud?|-QKYTr?rDWnsoL8gse5t~
zk@!aXCIz7^^vgg+FIzPwIM8xtnf0a5=V^WA`xACN^AxrrYvsAoCyqWPpSVITEhe~<
z8%Kef%Z}wpigS23A>N)hIIr<6x|HS9;XT{{aokXt1$Tb`K7py9{(tHA)4!*tr%EOd
z6=}`=Vtu8<6H5)hn_&_teNf<p%#~B^Q;I&0lVIK&3g*Y)5xp>2_}pODWmkNmx_8Bx
zd-tw=>SpGKU6-kQxd6fY=A|>JA~ylS`&0z)w7sgLOu#YD;@7eIa<Lh!5v~{dEbAiI
zNO=Qkb&&b5ZJJ4qlVVf*j_202%NMG9GqjaYjU)T`1RWl!M(KpTbDF^3!5jf@6mv8r
zKR+)_H_VC5*rS%>?YmX*KZjy?nQ2cKH>nQAsylL@X&{<6Vszf8e)x*_q8ihOt}(bD
zpbu5%e&U_CQK;1LMe0dp_KR9DP#gsF&C(uP1wXhz>(~;Y-;w_dmrV;~CIb2*KLY&@
zL4B8GX|Gm#3S(|PfFVBh<aA+soKkK&zH_y~-~dw*Hdwndl$V<XV)LWVqY>Yro$JBK
zHA8?olm6=jk^oh`m@I$<Dh(jhBKc~dD~T*GdhgWgv+?20p(+*kjcU|e=8WK1hma`{
zGEI<mgt@80Id<qdX^U4drx7|c8}dI-Rr)I<tGoa{yuZEQlU^GqzhB1_zvI{OdHOCF
zgl*u^#5)znu+%Uu<<KVqQSYNjGINeYon$8NPzPsXA{k-aTU_6nxpeVlVM%A^w#5Qo
zVaaGlI3$rxTY^e~C&e+QT*5879A&dLhPr7cSXnUFU0F;9&r?w81vs|$U7+W}$y<8f
zM*;T9sfG!Wq4!%#)%wUb&g^eWX7^2IkFVphh|b;zh>+fwq#vB66NLshpacL?dN4E6
znfnU->yc#U$)o}*t{FtMnT?n)|3ZrP%U$%6r{x5$a4h~5ud5}<3?uZz{lIyDZHhY~
z@8|sDJ492tnVI74J<8|4N4$!#j-Gdjr$Qw%+q!w7D^^MFd*yg4+;Q>_@c_1wjcve6
zZ7$HkmbLjT@?7tT{kVUNUL()ZJK7<j%GZD=9VlXNQDIczmp;;ed@EDNWX96BGrG}l
zEv!xL%8U`7qc+u6_@&Zfw;wlzQ_Pyi`%9hKYaf!)q}+kZ<OdmS$CT@ys*F|ZXLTg9
zbFC;o%iA14?Dp?sc=;M<rmub5qSZXWaB7LAZ!Uw;w%~L<_rK5AQtIa#C}cy6nEf83
z{Vv)%L3tG3M>ZD;3mJ^0FypvRf@Dvvw+rApfR~A|&#8P4V4f2?V2BgAsa*aT|K0G`
z$5av$<{yGLU&n{RTRGbY!&^Dqw&BgPe86)3&%m2{@n3|u4;w%f-YoC`XW&i3#y<*g
zzK#!rw{o@*hPQIIZNr;o`Co@O_2Rz>Zyz>*D7;zT|1Ef{RTQ=p@Pp@S`O$aPfnl93
z4<*{!zh9n+9Zd+CO@pWHH#YmJ(RZ*Dg*3q#od-CTuyES2;vs|(Dkz4A-Ma(}4!=!r
zI68LwupP!`7WO?iD0u9J#3!Cg^eo#h(cU+Gx1(c!7`(&izEy+x8a%ct@rnD#W*#8h
z%;(w?k3FB<>9n?F=Cn3CaM33cwT~t<Cv@Nlmp!31Ir33F89690zA;g|B3QU+m*mJr
ziG_V}T!!L7Eob5v)(0aOChS*3awLr6gx0`v4h=@aZNJ_eD0gOjymRF8WM(`!Q;hGR
z^EJtqr$%QU9ZhJ2WXppzJpFuYk6YVmOw~sMvLv_{c46Nx$7YA^n;f}3vGD$QF!D*)
zW<6~tYPm9XVMC&}k6c5OL?)m~dY%}`1T3nf@@e;|UknksU_6rb_&A($@U%US$qwH4
zPR%g$9`r23`DWR)PZpaIaOCF`CQaYt*xcZ~Vz&?8A@itBE%VnG^gOs-vi-s7pG?#~
zrrF)M@A*L-r`O!FCgYh;&7spDBl-mA0pv}P*__N?UeBg0Z*O$Aa3*6_uyE6$;GUa)
z?f!z;Z}UtD995g~%WO|MFCnXb`q@EkF*bX(dYv2m365hCy<^3l+A-7(K^vcs&3r(=
zxvmcZu`ZTocL<MVKq7Z&f*=Jo=DLR#$9*+jUdp|aEQ!oG{y&qg=QHcI^E{5~cRrmB
zmSv$oQ106(E4Am-Z8Qw7vBIOlxvt@n^rb3ye;9d{U-a~E(oj{}A``UDm+GZ+TrW%r
zcgb0#uTsNNlO&s#8iw1G-6gqjZ5XC;;y=8DIhL3|$+qYBau$4ZvSo83vo^8tJw}zX
z@rCXUtL(P3>0Qa%7h<!Y);v{w9PBDWo6+ZDGZhbpjT=9sa+{J8T0NUz`nsRZnS9>L
zY%Y9(3ywhv#9&T;zs&fi;0|AVPINxqCcL>qhW_f+^Hv)E*?;<gx%|o5)`!&0=sdnj
zqUP}#d-{2t$VQyzv1|K*4mus?&+Pme<=>FVyk`!sWw(%ucf(bhh{}{{YwIi3-VH5h
z(INBF=<fVz-VKa5^lB&#-;0yI6(@$f1x8j`>efo?r~L5V=c`;kIwJlF2$EnJ@t3Y3
z#`*Yqx{K0!fQyGv?;fZ#>riOgH^<U{)o{>ZbY@Mfg)__9s!tz#9_FLMr*pS1GVICw
zp!clFZ@2c{Qo1j7fl#83&<M@R_V;5wlI0be7Nw26gD?igh7LYR77s%Aq<&ZYR#ZA4
z3+->;JpDUc)cvcX)xDc)3d=rT94UYO+Gi{=i^^}OGHD!j39Q@@^jwCr-Fq<lM-k#N
zxQQsIeTkO-&J5(H8Ur~ZefmM1EZ2#8d`ecHsp%u}EK4NiVN0RCD*QrXhj?9BZ($Z@
zziCs3oi3R@2bTz9THOQtu5l5TLjOoEDZV1eo>YI_kte^giR-qqM;@2$euFcn8@m&w
zhFw`dW|}|)o4XIklnA|(rl74(Ms!?u>>H$vsUO2_6>r3bqWJOkxD2UwOWzo#_6^iz
zrpTtLQ73f%nR&i=sw@)p>wL}nbmHBN!)bNr^XXkpvbMnC*=5Y?1_HcZ)>|FmmF4|{
zKzV1}sW+LU&gjw;<jphbC9UAfPNpCOA?%4pvgd&HQ9nA67`hE>zoDtDEVA=1o9OMQ
zbxRo*u}im$)gOzdbYeW#A|p<VEHR8Y9^?+&n`&f-F+ZeusbOz$KHb-yAesRsd(GyO
zJL>j#2G!ilxocY7ixw3|g);Gb1?B|B=Df}6^uydfh7S5ZjgA_0@z7D*rA{mEv~-Y9
zxM;l&0X9OwMa)Z%q=!cpMAox9s&Ffi5I~e0Bc4DF*OOQTV5nGI->i(?(=pNCePvZ%
zRF}UHb=At|d-V&Fv#!P&rtL&}UH*a{T=El^?EKZoNBz+!VoUS><_FT|qIo)$$$<zR
zOTuj%PX@q8=i(~iYD&Xvl+)YuBIg%4m@(e+AJ>^ZB)O%lv+<LG{>~$q(PJb2&Ub6$
z$Dh4%{?4wyAK>r&oijeb-}yZ1`?&tjE40Yr`5*I%j`%wlnNl&!p3*z=cR$I_G+Yta
zgpK1qnO3l@EofO5;-}`XA;`&6aZ)Q31uD`ma7w+z0Tj7Ea9w=Jj!F%`0;<4_4%HS=
z+XQNxNNp8(kJdL~V10q=tDFfry)^t3DnwK&yURQO{GR*r3~{>@#&$6T-KX|${ujHt
zQ5%G>^j``i01)||G9B(ielJoq0khxN1PnNz;SRr*hClN)1Cb6!<Ia2d^Pb`PjeElH
z;O_*r-lWzm=N<Rs45iF>A^1tc>TrPCFpIMEXG3*Id!UW#Xzng`G@k~pDw*=<@Kv3D
zc(XbknU9m?yvQ20YaM%PfZ;FeG)byO8!tgNU>oBrv0&qq!Tt{hwSOxiPz(xsI$#ML
zY3RA4uBKbZTEeV7Z`U~qFg709zJmxs%UPmWka;55_-wHMQWj+KSF8QE%j1`4-bWli
zRWMAAKcCYiWbe`jxnSng98s-deFO*G$X+>0r&TTuAFq;r$(gI--jNAANl_+ztw*TV
zS&OVzh)NxwG<oyhtDZd3lft>|z(wZMk4Mu;e;RelY9Np=oM=EE4>N3m1@kS#n8{j~
zquiogGTBz;5T+X5vz1jLw_6tFWL;uuH#K8sP)jU*w?<^kd&vyd6zl!9&73*qY`sGA
z**dEL6{ao)BxhP7n*XqsE;T%TnnoF(Gfo{_{8qW|A71!+EA0B-J5~nIa!p&DSdLKU
zhDj>dbJrbov!?q%3OO7qb#qHl`Rwv;&Oz3}0q0+=jH3erik%H8E}4;kj*~q=#5L5F
zU;Q?}XDw32Vl$rtTLlr9zf%nn?!1m@;`hhb!4ijz+OB&CJ5$9q#h1VVzbxleu|lYN
zg%y6;vBDcqHNdE^a6&6u8vX-5&?_s>ajY2xWeIc~>j(T$H#WYlZWw=o2LW(>I&(Yl
zyk3G@7Df2g`ys#jqC0OlC>fr&>%SB(y5CF&i&)w{%piDYgzsTqV$o4KgrSwG=R!5j
zAC;?+sq*evY51e3MEO$%SE~BE<@v#%P;628Jk?-10aob40TKGR*FgQyA^X=TA3=6j
zPlQpcH<=Khnzp`8)vIUnfsWE`U-<D)OC@(6-_Pfk=NI2O+4>hb?-b7G7Uvf)zNBhC
z|Nr6q;wXAwUZV(u8~{I+1uYH#ga#b)Gr|po=lxziiS#nRubwXvX)j+rsBH7X@}3_K
z@*i(;b#$=CRq~lUr+k+0Tls<d!qyH{c99eOV4AlU|G++mbZHA}5*ctqqsto7kgdi)
zuwy*s_y?E-v|%+M{sH#5pSOttyZ8sFEF=6mXgf{+)$dyHgS5~MJ!cs4&4_;>$+ZIS
z`>=gCA`}P)#y|L*PB~N7^Lv8ortZ+@q&m`JoUu>W$|l*m8W{fIFxUSH$|co^68fE-
za#t4*&AviI@`aHZKA@g-wyf?xs}qk2x_Lg_FVfB7(x4iN)zBLDbzn@1#dgl<Ce`e_
z+nM{7y;0kJ9Dd~rwc=00-cM9EsG0Si&MA091tc0Srm|%2E}2{D_)M2MnLBvL8Sk1j
z%1$OzZ=ZckhNqFghvk_o;xQz0qlV>g#zdzd;d#SR>VlJfxw<*ETq+FY`pOx;Ck+r`
zI<bIP2bT@6aq_1#ckdih64~qRG37Vc@Fv}2UKnp+!1>I>I7F%QnODxMuD7C(H2j2m
z$)J`r1>d9c`TA{v7&sVBcnS1-YzEtizks9l2gYBp?;XMsi_Z{9Oo_%{fXFZ5JoI{<
zhraSg-;2Ex*?YrYL`2e8POv$+gIsje9#ej^j5ql&MJYZ**=qcSH#tRW^U>!U^7E|n
zexAQi8;R^6R#*naJ9@HQzbo3qWXo~o2498xnztNL?XBTxS5KW66EQH}Ya(MrT5K*;
z#xqO9cOyT1B$9@@FqU&P5vbXLBWcAQ708SaK^SadMR!Ng@(jr7j+MUP;i`H*0Q<=V
z4-8?>Wk%oH-s;i`)9*_55IPtBk4EF$9uY$9PXxj3>$*D>*g@1IjJ+@uFgJd8hl6R6
zh)Vp0p{^n<8vVX4r%4}a@eNSC!x#)-1H~;GUIOic)jM#D{<pnh{nuJm#anRaW7W9z
zUYqyS5iQ<f@UXX!vH(E|<CXkhsstV~Rz<KOtl~dxM4DrxGr3W%;VfJ&y*ZMo!R9Yi
zE#a~x@a5;!S0|RCcBVnUeF0(x%vvN!@$o7qzh>i6iqBYH56w|Le_FUAh=-HOmA`05
zTF>1zN56l<e2HoR2QEOwlQ`V*TUe3bN8R)RA{M@C>1rlF4gjJP28ck!Qa(vS*>^*=
zgrfax^t9|1t-@Pr7i|Nzi*F{4`GL+Z!-Rnuj&>Qk!VHrKX4v0lKyfH_?~U9%Q<FYG
zQQv%=TDfbUeKJ$Yt&)?KP5QS}b5ZvmCttPxy%l+B3;A>Wv?_V&ACy18qCRli-_HF;
zL>;4_6?p<RTyC?@gflJ3?#zMe7R)$;B*(HBD`1ha>|cE+j8`OkE(gY0vwt#xx~tDm
zi8%JbAs74z9QzMyG02W)uzlU18NjHW9P5VwO}hM8qe%$5VH#lz(EUdpynyDDwd?be
zCKByyyAMya5bkr>!5Rf8+p%x4zv1vzNt}7tpnz}Uu`H!P>Ji0bAwbBerhKbEXnV~%
zgF?q|WFHH4TNidj2At5Yu{wc}SHW=nY0RF6S<Knfkjb1qEh1+PU!X!!ds<bzgK8EM
z#yc1g@8S3B9sj6`cTi>?;q+O&hofmNlCYI{50j}3WK{7j<2@V)u@+VCS*uBz7dU<4
z_t{Wi(0e>GY65UgWz^-6S;OxSG)1AjT!BCBC&&X3XCsavU05%=Ky)l~kEzTkyG@-f
zZ%F>ysHI%T$=!kSR~_<KTL^gr<*%`{p3GItU$?6%)%Ilu4nP-?zvKi~4UEcUteDBG
z+JSp@yiI5%&43YN%(lg-wva-<hR7p=8zu_;@(;hlx><}OOl(GzWvV}dX%Fc$*@sa_
zls+$8YwM#9`HbE^De7FG|D&zY#{6?HR})Wz-^%$~c5Xf!O!@kNcp8fNyC=;_USk)g
zGj~IiWU_pkN{i2j>TX=->qvCB2t1XBKX=R)09IK))sL{bMg6y}v-&d@Q{=RQgR%X#
z7y(501Qv$9Zkbpm|A9~5zIqyFnJW8gmE|$COpc*<5e(IQ$S11R_zG31?)Lk;zm>!@
zl+%hw-F04c2Lu1OV^IaTzdifKSpCs;<{Aoaw?!O1IdC9<EZoxZ-WDGeQ}C99zhTs+
z>=^2J5TAq80<#@5hW%tvTo?)K#+0^t^T)h#Hlgk{(s$|WQG3RJCEm!*h$m6|`zQxn
zlDa=?ypdPOM)?cGGg{x;Vi~|ca=ej=EI%M(eV8@S{(i3E=*IjYLLWkZD)eK*%qvD?
z*Lzh|J+m1-JI-3Nqec|a*J86DQ*!&bMy^}o7ncdtCu`qgC%%<XwU=&xB<ImbYmztN
z{5xM+bK^z@nZZr-$O5pR-wF@e4y#Ws+xYPWA--GIPT##Vdl|bs<6Ik0O-~fRGijcs
zwXdAk8uV=DjuP9h%w9%gYl0&IjP$=!d5}F6XLfd}FN7G$Iyp-%mMfZeV4}T$+VI4n
zGwap4gO9X>y@SI3rKiBKl$(9<_~@CJjV4~Aq6lU-5Eef~L?7dW&mA@0Ll`bYK8Kq;
z!(WP<{ov@O<3`s)O*;pr>WlYLB`yd{6D^AwV@>h57PP>E9Z!JUVl?;sZ^MA|?5`ai
zrRNpfU1|6VzIb{AhP4IRv+DooNG-k;?EL>94LifFfQyrm6R~~UT8Hcq_fs%$H!IbV
z%aSrAakG-%ou1*2FG#H?-a{kF9CdtM4J5fe05t(N<S*uGwU4+_#>KjVU%%@_UpZQ6
z6R%FVsxu)yi`yhpz$X{wrxDy#XFL|!Zeji;$-MB0>}oFzNWx$@R`T4*q9AU3qUxb%
z!v~Eo3DOK0-+z$w;p0;SA2Pmc{{5qj??(q#jqi0dP>t`V7q>A!m^16AX?EkAI^EW;
zpG|+Q-2r~>2o*YY3}bV?1Pztc2TA2fjaxn>O;)eY%tZuZw_WlKe3XsoCPz5Yz_dJW
zRgAaVs{Fl0y{_<+3jX`^G|B9w`aeo^k>8J?EN?x2H<4N5p=_A%6JflU0-<z1mVS^-
zP_E(*qwS;mg-_F={@l6tVFhFL<f2~lffjg?)T|^4Wv3>ltW~pIikUl`NbcE#{|Kj<
z2jt?Dl0S@yktkp$k-5$hNA)G0)}FOg?;<Us?)WF)0tXfFFyO95vt*e-Vxa&O{2ga-
z3;aIdAV&V4W=&6JfTu7(JE&BtQ{dc~Z~751f|tcyTlV$&+n%>&kI++rv^=S7$rYAX
zllf_|3nvAz!Y{i+SpcWh@Lf@;GRj)g6C{;E8jk_PN;%P2?u#v7EK6|cD~QwlCv!B{
zjm72?)L2<+qd$r4p(8r8=Z&bh+n^M7dRUNo-8@z-8toe$g1u*jwgBa%PKhv0vM44+
za1Rhwk(L}}hT*GrUNfF1=QZPRu~a?|jR_>X<dJ7Lag5--)Q^jUjI0vB*TlADW~vbj
zbF}t^!jsub^Q&n-wp0G_&uSUOpR3?gDx$$>mwtHoY!s{2u`<r2Yzd)F8jm1!6Ga$R
zaeH%Vr2kukO~DFd8vvWJbT5Sy3t!y+xZH@d@yT%znmcU2&%IaW&5k_f;1#C~{607t
zk+wr9v7uuoh)&MnM~8m2=^$93U>6f(^=EL-Xz1yj%Rh;!ISzjuc1Ra>IoFyc^HaB2
zrxZ!LSu?s$zYu}84$qpQh*FndH@q62d%vvtm4c>`TBQ!2PyT^}=kqv+C(FT$E4P5>
zS!=HmSrC1YNE^=o%QmrFrw_mSlArxQX#%V118#_t5D83ysYoCdG9jhMwFprlcLYN1
zIs(xFfw%_bbn{KTl_Rk3&FWVMAE%;1Ae86{gaw~_$hQEE3JC<n+05H4jk_HJrsgQb
zH587{=uexfXY>mUu}mT8HkF#IOMbh5W=7>GlV2wL9A_HmJ!^AXb|xsxpAr5iq3t8_
zzoTqsxj9h`!T9@skW?lX^k02pY6tLlHSi()Z`1W3iT`~@6H(^xUwFpzzh|oWUj=_B
zpqwVXUdqkgAfU$InOUD`S>JtTLMNqG=FdcpiRhykGzK?)(00J@+og{F(xf71w@l=I
z<7A|j`30*4%P$mvIzXz^fl}2QG5`HoDtjeOLPGvK6qjyEc5lX0h}y%w9nj^DnEsqR
z!yvFhst5URJd2#^jE1Sat^eP*T>r}az%PJ8POe^vV{Aqs3q`{SIIcd(?1(51&Vzh6
zPA~uwL!C0SOU>~A@p$(IN6p8G7@J)bIN<OWWY4U_9+_xAvo5v2yg`%gYhr16z`-~<
zlvZjO3A~6h{s(D^_UktANFCIfyGJ!9vi7htb0cLok8)*ZxH2m+M_QTX{Gf~;R%T+P
z%mcp6SXZVG`=*t-gCCU9!^$*8%KX@usaKg<OEfeI=q>r+sGn(=S2ZET8~m^&U)uI~
zA2#H0;~nkm{3B`9sbN|G;Y4Pg7!+GQ3uY=!k<$og#w^aCs`n}HFVLfQjcD%+1NbSy
z!n^kd0+j{N0SQanb?;Ja4(&5=LV5pDkn41&JzDq`87fuiyxB>0i6c*`OR<S^BtF13
z@;p4F)Nu8YnrLo&S7A!_7B4jZEquukfVuxhDw5WMyjXLnT<}u6nZ{u$uYAFr@<z#^
zfvwvCRqq0A8jX?hz{;A0vDk8^p77cVV#t5GvWrch$(~XtFHI0AYM$YcEW1ZDsU^yv
zd)7AF3DmCxzhBjKIQZ=`@|)Q)iRWVWT%cHxjIfXKj|)wXt%Wc2mzJZ%Br=b~dALQX
z)Nlc#mjs-7f;iyG_Lrx{6YYz+6_r{cb%D(KNF!6f=z#GR`jK=F9wrS*7!9&L3-mCP
zz|I}GoX67tsRR+lWbNA~l9+=Yj7Iujkl7i61VA1_kU6(M;JZnD`A^YJLP7@Qjnhq#
z*>uW&IuLgAuXJ<zP-f=f%JOPIKnDMyy&oq)-|IUeS)kq3eZ@fwYFU4p{X?G=$DV$C
zA|8qLepmWw&-)zwqpJ$QZ)?cWUM9BpW~{`LX;-i$(JiGA-pck2A}->;kBSkrzb2pZ
z*mxBA4f5MJkK@dP$(DC8)J#7!QQIGzeZ1BSmwhy6q6coeQ{ZeeD=zz==eGnbO`-52
znDVMVW5P0X9>JdQ-){AcUQV}(%ntbU)^+L_L1sm=WmW7-!?`JsSh+#FW}Y3}g3j`M
zu<<WJ?NdR|OFMQC$HQx634G|EWjLgEW-WAB)lcB@_fxAAEjq!t<FxbnaL3N{ujK{H
z--<aJa>-%xS*wu7{m*&qn)sg`sGj~O`yt`a`MBr!RPC?1pSAXwwQ#1~$$A!TO8t!K
zk%Mws1aPMVOjcfYm>YEOPOMl(XW0L6@!?X#C+r!82IRw!y*_8z`W!M~eWXT)>+{LT
z`mEACln+!y7HHHVet{k*$5s|dy0$b36;5n*g@)M*1^u+9xmnoAAy`|Owc)~?!it37
z`$wybtjXwB{|x-I%Rgth=d5{p^2hRtF6oa2?$bjH@S6`<fbkGM3HQARRV~1LlC=PH
z>=|8v0s6!pY9#ZzkOYzURhjOfxw~@|vwI&5m8F@N)|Yk(V&fhxn)(_idre_yK!htI
zv(p1fcU>6B@;fTBDlBBG2t=y{e9pW}iQsg4ye5`@Qme;zjHHCkbEi%D-f^Gi$N;C*
za0z7B6qUi$uY6q+h$m~dC7Vt#vDAV_pt$m7s{5jR8F##XvP#wITfM#!Nej>IFvb;5
z-KZAzs2KIA8ZGXk8wJ{%sjMwTG*FMbq}lM#rA-~hR%fruQn`0c4{%NA$Shqsd6{{*
zci`Z@OdQIhN<f+Ow_vWcQEa4I%_BF2M(1%m&0Kh;GD7kF`G<Pk+)=BaJ9-_NJ6Qm?
zHh1!%uMdtyDUS7?#`5F$AsOGF#U@&BEl&J){s<c6%q~*E|C#EHn5~24<OZ+f6~cFD
zN024(WgRa@&UPJPi;-$5PO0GalOrv$`&657_()yhSqMj>e+QN0+%SfhW9o`~X$9h>
zShvjxBja{xBAc~XP*)}=XD%u=tfJzm(ZRh(f#c7X!^_$o`P-j@k?&UAMF|MaZGVwm
zX)kN?r?1dltjvGL607YI0Y_$Jrw7=_YFk}I9RU#L2E?5KJZc~w9*ZGGzrem~MKaB?
z=IswUXAlncQqDqvhMn722ZhZBg=}=x+k%c(P*bg^U8rK-Faoc5aaU&#Jw7u+v6~T)
zO8EtlY+D=pq;pK2?JuRij^yOlbulT&<!Gd`s_L$pRc_Re%o5p=jzCZ6AVzsLk^SIL
zN9oi8wv`cuACR>|65zjsn+g|)<ipIhuR2oM4L%Jf<mulF6ZtHa5o6lf5~n15!<##F
z^h4!?3=NvXMXZ@!gZ@Dt9?<sd9H$N<>unmZ)l_PDiKhI@Ths16x(t7{9IP#H<yQOH
z<$kpzT>|r7@auk%ect;1AnX4(wiYYHpENJgzA=_g*%H6bMoTO`MZa^?8)sfpU(@|u
zkUdB~8{7b{B~~=-?DP%y)iZ}4OcsC6CN`Fy<iVsBFu~MQ2dLD1(}4=Y9>h*n7^slL
zfeNZNvnD^#PZd^BrQ~_FK}sy$PlELU;oSPLTE5T@fVh3WE_FpGx4S`m+};F`LFnTp
z2rqd8g1ZB9!gt$1AV>zw$0cjr52~xzaQTTq$aAHJeVc6*+HPu2?Nj)EI6l*>pF6nn
zv3r_2FS`kFpdYWgfHNal=<d2Y2gyK6IE>zQktT-E$Spz$7kg%wxyTr`f)#~M6zzx&
z#ofJUaTHKW4gIuSCJY$$-FtNUe{VTF>MwZ2p?>q9y$X)JQKetbkm)gdOaLZyp8(_2
zeobm0A{zyCg4rHjlWLoJ2|FGKAgtqXTvx<>ybn4tCJ;$kzFPQ+6Hj0FP#~#zkk5rn
zOltR_e_UlO<LU}~!^W15(f-KB<e=${nh-3}o@X72jinFp{4So%U^1Q|!0GS$C^W_~
zIGC2sV^wjtGhng<4lZdUQ8(4gGzo<moap(JVKUzC%t4D?s3!P3HgiUN6GVwqxc$1E
z+#uF6#nSVcBqNxgGFX4p%?(W28GL^CqNZPVQ*@YE+HIsgE(GhnOC>WD5V%TSb0-s*
za6C58jfNF)72C8a1`~g%Le-#32=D2`9m3hQzIL;E1)ZgDNNAv74d=1GQIoomM^_Cy
z($FhNuxyCKs`HmWB-)?p?%@2_H)<0&opA$rtI-DCjV@3xJP)s%G|#g`Vqrh%NNV?2
z4V^Qu6c&;}wrSQ{yS5JK6?i9u34<DV8cPIK#_@k1aGw#Oiz?-cmKy#{-DSY1E%zP;
zpSvwblrDb$p)y^xKA5?DP5!5Ua!Bz>`yAzmv)0bh41)%A8msTd{MSFN*|$jHE!;OB
z<i^C=Z;tD{a%?QO^Et(Ga$|7NWIS><4=&icGOHLbtDrx~UP7r-_n63uCcpm&@_h93
zOivuZV!QK9vGl3({feAva`IWEz6k^N?~zbN(f3ukikIVT>MRT)4I^CcxDGbZI|Q;^
zE8LA!_GktNjas;Au<8BWZrtAo1e6R?CFudN{`hg;Sno#A*As=t3UJ)w2x@9bp`Y*N
zJ;%7n03;aOZ<k4`t>6NK5_5sB>PNFNg{Tw@E+g)K9Bi-18o0S67Onx?AE_%2GyVb~
zg5zz%@ivib@EjS<t~8G4&x#8mgu=1(aJq)BFCpaHBHqjrH&Tj`#l~%Is*sGkka%Tq
z?IO#gvGjE|HvAn9I+huIdvMUd#HO<UetXm|o5s1s`-zlNI}PxA97daJNM=@>yb<d2
z;=V=QLq3zrlC`U2v(KhqP7d0Vd<53#rILe2i^@f~9QroY<FNgWdZfNskVc6xKCnx%
z9&L{ozQsS4)m$ks)SSGd5wTE;uB8qYZZVv%h(;(5z`bPiMjgPD-ol#d2%fhWQ4RjW
zcAig~L{A@^#_m8L{JpzL5L<Pk@2{VsY3MdnTk1YWHBMEHGot=0<@%;>QQzc&^`)&o
z@nfix<HJxTh!K}SGoT1PipptUVgjP{$i3%(u=D$+;u^WXE-8Lm(lku+pnlPt_4!{e
zb>wJCL`;+5n;&8sIG?@DW&B>4u~>k9NBH%uwae&{9dZ908;NyzHcdZF<SKg%r2HaG
zjPQ4aAg)5_-Zhz<jCgu3GFn?r>Pt>1I|xaLLeriWHcg<enneHLraGQZSwZ;HCeAF2
z>lGQfFAc3h$6ttYH`iTpo8dj<6v`mypS<5lg_!b=-e2Q!L1uaV>DuAUs}P&Un;`<q
z^XH!tji1C;CAI;9B>D<S?NF*fm{jgYx7c!}hCAbefOOMLrIQPGFLKbrkfdKvr~y@h
zRzXFV+E+fQ*g&4nYrCLl!9o6BUY$wrUu5_f8?(YFOJq+zHZw<01*5G7{VFc|1V%pY
zClKhML+s@~WeIo6C+z4=0*)w+W9K=@&TX1$CE0GKH&eBn#PB|p;IUw_o|l+}${Yl_
zU4}2-4$U-=e~er2AzE)+>!DgLztGPYZc#xxJzq_4xklITSG7hPU*5_Z9eDjmTcZ+3
zG(T`vEOb4W-CsjrFlO5FNX6IMXyW5ScvN_Vg;=lIX0z8e^{L|r`HQu+sb6M4D{y^_
zr6rmNy7oi+96=<$LsZFsMBfw=!(Y_Rgh=V`ZpM=FCO;^6XrfFTE#AnmVQz7U6@J2Z
zzxXWri;iH%(mg7ckradCFB^uzg*alC#N5so`DkL^G{RP{Oe5@zo8s8MxoSC2y?;Bl
zYIOUrV8T#S69gmTA8#!{<T?uzW&XfAhzwV#-$_qGT@l#RfJzO&w?wflqb=7zh+$w@
zaSxv`HJ>9vRH@;9FC58dq0K1I%6v^Fab^DXg~}1$7sh7PM481Z^g=p667&HC#yqBO
z5&<t4$=bKDIJo<Z78|oQf<{v>M~bS<;e25*IE5tW=g(rDwidT{NCU?-)w<(#1=$RQ
z<PaLEOH58P<1}385ItzjpQ~+EH&=2#su)&!7Ecrnlb1`WAxD#Cg3T6*d)KsR{6>Kp
zzYRGm4p-R+Z3>7o@`mKYHua@Ww3EZ<LCdSbo#k*iguo%PjZ`=m&v_U0yxlmBi)J2A
zEL=C(`+qoT$<EPcmQ>~@y`RlZEd6V%+8qsXTl~lxOapSeCZw_#K5|`W`+MC<1*_~J
zLc}EqSd}5n!!T`*G58-WW;;=25G#d9W`}bufTS;}?QCC@Vi&{ewh*xrVd1S-qOEEN
z+)u0b)F?H4fewdYn85|ey=!lO4~c=5It?H<Ul4ABFGBW_V?p*l!Pz$L6YT$(ed@*M
z1-Q;W)eTW2%&F>bi|PQuzJBh0Y*f#LNQ6tXJ)}?kC@Li9Xkif$CCpSi8cj0M(QJ!c
zGaQPJ@@0(|8@zt#WJgV-WJitZ2<xm98zuB<C#!vR>YI{wJCNv<H#S>)k=qj7erKgj
za65dfg4?BgIQn!@LFBZu;G#YQq_vUzICL{pg+yDVF(8E@6uu-zNv90mLKTf!{l_g?
z!)UaOaA<7qJ-S*$EC(o9wq(t`r%aT}T>?D|_d1&O4f|Xfs>wSQf5HDg`c&g+|9=mC
zdMNWz=+nBrBhv+aa_^o#U4wogqTO}3p-Pp%NR@mj$t#S4gowxmiS6rRJ=Y0cvS-Dy
z!8XrRNaXfKQaQ5=42_OQM0DHKT<a$o&TwD$Llm6$*TOf+F<`!ZmPF4njkO$=REvJs
z`TGspV@}Pj>^je|lvwXYK-s-)&>^ufw14ucU4lJ`LaQurnWyrzfBe1?@(v*&>YYS`
z76}OmbzKN`E2%&P46fmXFbNLqt2mh>Y8~&`%hQ2b(sYH+BGyj4L=1BRoWw9M96Cv?
zgTYz@ttx_r!hC;3b159xN7=6V|9ISp>raiVbMz3cMcXAEGN!cpLQdY2c?qHOJk%ZP
zGB$=7Xha;g#}6aqb;WP1fiCLbmN>3Sj)>#ZQk^5bNf}rB0hyo?j;JDQ)FB}j@fTr8
z#U;rjU0Ci|&tDi&r@|?5`fF~}d|Hsw!`+Cxv#NrOGF0r&zM?gmS(Ir1^RyL(arPA!
z#4S`F0D{cjCf1c2(x24H%?r4rCiNrdLx5}|5>;xL!lyKwb7ox^I0WTS$NNub7);#V
zG*e%pP%On$`6>S*zz79zgAG5-D0rB3$tbrD9wLiDI~*H_c1c-T#qHJZkQUZH=D0+#
zvXjuL4#-|y!*}gL^o(k%>29%{{#1dq(E7?2QE{jv$ioWnQq~x{Z3^G&2z4y|qN+5=
z$_#5N9AUknLrRKUz5FnKYZi|{ma_@c6%Ba1C~UwPclWDlITINNMnnyxp2G6*JWO?s
zz8(*puI}Q^ma0{CEl{2NA~+e)rQ)1zXQl(zeRaLm(9BTFG#^pGy+<+gQ<lS|QMbtX
z_wGYN{kFKkIsCKjmbUB`sxRJ~a>rV<m0oYNCMZsQ{+N3lMcwuGGRIk&uZ_OE@rTHl
zHPM%+>?O3voDyVKSN8CGUPOIfJD;^muo;ng--Kf*Mq})>zr==~%JCK~ASNDnNM!Ca
zWAg}gf1)O`)uPM?mI1Pib)Y7dEK`R<M)k@ih%v;$CqW#UI%-q<2^g`JlpyRVQFcai
zCp#ijYWT%&E?c~&`!<ua<1Ti+S~XIKmBfs~2P*~iA=&bExqc*iE~~3e9bo>!{I0J_
z4a2MD2*1raDYm}v_0h2_j;Sli@;CD7u!9|?hQ=5zV>m{S_cp^Zi?GN<74C?V5S#fj
z6*zONpmIicXg`E$oWDC&p=%E*{GLo@-MT|EU?54Akp%T_cxVl#T2BCV4QI&ZFeT97
zDm&udEC@glG;=eVYm)5zavwm`Onw(zLi?cAe{3e%8a8k=mojiWrZxnYf_;By0xlfK
zp@;fTEi^m3r)+(tKQDVBomdz;8fn3~=m9M!T<+5g)9H4F>4wwEdVg2b>DC)U<ky>(
z_v_u@*ZV)~qY;rD6vfi}P^%cGv8}FwYadJR#`mqSzjT8Z2Lzvw06{ZeM}AqQmdB2k
zKA!p#+p~pb(6$gissLigT?PUKr7ESn@3-KV3z>W;7jL;;|9|;L$OxcBHq9pO?H-pq
z^z5?kPH6p7L)Xp@SQ-m+$nHroK-4TuK<`Wm9&nsXX5C5`_MpQe7+wqx*>Q15BoW-e
zBM`9EDT*MgonVfm0ZzPQHro*7&RG#*(ot(+J?)n1BK>gh`EP96jI~fy3;^{C`?@<F
zVM_gHNPfWej{HTF-Ypf!D;HwmSHo|WHk`J<fWpN+i!J1fblfU9j0&XcKI}!whOmxe
zp#p1y_bPdE8Pn(F$)uu5UclZg^5mm{ijyagN4v^bm$!3x4@tiK7bjny3S?L0%Rc1G
z9d!9`dmj1nDr$-r$9|d2P3EqF&zXFg$R6JswAW6{R12E>@8sl&3nf+#ri&(4?&MRy
zs?@Tu`Q{LpcZ>-Z6=Aa>TNXCGED_3^Mh&MTZ@x~=6^oV=>73;bkyA2cl(9W5+>}L}
z>qX&6qO4JobH3_=K-pDM{PxDbe^BH^poi>vgC=cuRm-5V2z@LWbSee5C4&kSBH+D+
z3_73h-Vex2=Mj6?7BZ;17VCMQ<@Yk^He}B|E3#+u$lJ`uHSMv2oQWl4DvT&XD57B>
z^(EU|r~R@@B3(dgso}Lc(@W-*rBRpsv?a%S&kx~6(y05?=RcijK;z81Woh*3IZhg#
zPvx5YnLKr_W1gNZVxW*{!Oy|;@&n;VM8wOa&zUqh?7v$kJ#9xv2nWif`-u(<TB~JJ
z4%r|XZy{+Z$w`MMRF!4Ysf^fo#<peBzW;TZ^lErPnf4-+y7wsR&bAyzf!$K)C;$F`
zLni&t|8%7PdpC!qA6kEY^rb8Ma#Hl=7<(B&zp+<xIHwUtiBG>R6<4CbtFjl>!(QLw
zY*-)LId?<}a0dd$!r<7RQLlqw7u9yZn#^3pX|Ba^$4TfWE!utjhRmNR?W-ipCER{t
zGBzfEXFYAe4=k+rc3zarChEj-JM83W5*ih+u;c#&Z8j+UJD8FL$l?;Tnu{phJJwN`
znNY{q6=w3eBJs%<iU<Wj1}4dUsFY{p-`9}Q+z>D=C3^bqu+B`H=VoGXUns9IsH*X2
z+suXhQTn5K2(mNkg7#NZGdeS??L?Lnf#hbSvvc1_)V>*;{hTIy8~#U2^o<E@w*3f9
z4Belv^69Y6ho23ynelT%=G1|O>op_zqod95Z*ypSP^WxiK+f*(O1Lr7k}1d+DVZ5n
zM}u{BvfL0rS<}(G1C&j1Io|ZfKXYF)qX$b%+<6ml?3jsB145{AUa{Kp8+Fe(gkE?g
zlVI9bYB<<Z@|Uki#93Wg@=sZ^mt%hTA7wyalOKGOgZ@h`u>zB2-HLtBWcF|uik?6O
z<p|%&_D$0#CUt-LFZ{H7HNGk+`jvb$SHictPuF}~<Zl6)xpyA2oy}tRNm8k+FE!V(
zpq;tYoGl59vt7%T0&4~%hPnIA%Pf)j-_Q|1Qs~Uxp7h>QN!k;(A~)n(dv5K#M4N8z
z%6>iWV<ik<+0PYPNY(olgAhKstv=qFxv-gMYa(-Do8mtll;HY<#E~bob?+bKMq?Kk
zk0Gj7sMWh8a9^2B!B2L-gbog*buB}X8`G7@>}XbRJAzR!drSKl70kPvi;oH2kfkcF
z06q>8ccV@`z}yrJRH~><bm%#Tx7sfNG0Dsxg83B%3s)0E{+UG9V)@3>lEAE=+3{_*
zS)Zl~x&U=B|CdDOwASc${Y#1L#X^!;`V(Tq6@Qh#fE<N4#j237w1kXld<WWC2X!T5
zV>fm0O*{3>M`QO;KOev|a>7@_vny@oWjnJf`~&i5mHb=B>?JaPGA~KI!ign*5nA5u
zToTvw&X9}0$MKcMMDEa6*w(8jdKb_B#-QcpVBzzFN)7LBk0C5`=_?ouDd5h{z5)rE
z>~l`_IoX}TpUG#QJZW^#F+-rL<1{X2co53uIG}wDt2z!<^Za<BM5n}vS&_4)`wo)0
z+2%I4+10tPkAentrG_J@)+p?YHjsYY3-!k>UqiI`Gq|L_yXj<qzuVWqO(aT4HPUM$
zd!>wa`rXU`F5s%Aac_&VBytx8iQE<S$z0Pqwhd7#utjimgSg%*pZmjnijiTmK5(Fv
z54C)lG`jzoAv+)~3~u83u<=~AbUGVP@9uE%d7ZgQLlU_Qn80HwqwTxfcW3|f&}XQJ
zo!wUmLiCJQIjCJ9v^?eJ_Gg0`SJnwC&oCLQT_Gx`TPrAmR@q<Yv)crpPl@8?Iw8^1
z$F+b^$lMsl1Ig=I@^<WYV%MDq`=M1ElWTRkhNo7!(c}3+$?WiEDgg(Qndi!lFAK6G
znqs$~V%=#}>n!my--G4BK_`oBP?$w#dwgsY9=FUu&$t>}V^+lqg7@Q)kyC&vE2x#$
z5Ad67w)p|Fk8AGCT-FL)v}sy8Gv{=O)6QBf2#o-9bn$-;p2T*lg6BNBb!|&{tA~L3
zGy`T`^~EyE0%@d<Uv;soZl*0XJ<^^LIs@y6cv$DzA9oWxn3>s?wrplriG`yQCl6sP
z&`kYmv{pDaehATZ`c!3Z)FDLiS<cU}3g&0Ih6;$M4^bYy#Pza_7qDV{1uL8x9<%^j
zJzAU@FB~I@Ba3dy7N<Vw$HeG8p9eZ3A4?xb&aGg=ZB3#`cF89Us?>1o4vZ;QKYpr7
z_58X@wqm_>F(5#g23nK3uD5kZM$aoVgWM(94^|u91NPf2BFXktlE~fOs)^6tWdq|I
zIL2|c0@w*&j0Z0!jm><Ms3Ma%G5;Pzz@`<u%2-zJ1lrjdtou3$@>`XU-9D69nF;72
zcQ|~3Gpk=<De99g&jV+JvA@@P)HpUXnDcc2__3L>Ux0#ey!Q4_CUS#6$LxR37vYed
zN^ugc)Nq_H*hv1v=<{GQ_0<*T(`1l&60y*Cq`Qf;a@gB?7J@gA1~@!pt811ss|Y^i
zpX=2QJxF_&^o<>*{`o=6gK8z2J#0;lz~l*eNz*fg3T~QE7n#a~!Y<0j(xK*$%Z)lf
z#nnmhh|76gPYsWN6OF`mQvHbsnYu|mgR0PKf<vpz46P;#txSIxNsZg)k$$zR2cYG+
z4zMd=w8Ab7@4_zOOBB1N^6p7%lA*9|9q}K%<HmhBeS03>l|jp5w$R`j&IpVUE=1!>
zMa;d-A_x+@>i0Cn^)-z_Zp7)})mo2NJo}q<gN|)7?2ZxjR_+H7gT~0eHVzc-NT<iH
z6<1M(Qy$W3%0zC&&I)%$_gGzi_D_`=f@-ELcc(2mL-}ngvZL@it;i&EYt6SnTX2ht
zm^T8%s!QW&=@?M9ejL!x`ISV5ox{v;=F?1J3ICX7NoPR~{*_-p+M<{J_Psycv7KLU
z71Oc@uNNxjZfjc3_dEY;S1l|ebO(z30{Wo(rqTg#auLEM$lOfS^dQG2=_;gAl^!1#
zyZzE8xW|QWD}#&*LP8mHjg04Z?+7xZno12<(4KP49I705X`X^9kGq*MQ~FuzP<EHo
zcz}`22Pm027cS)u;u8#9g!>&bwaswz=tod`lz>KXv(1LN%@<$RnLAItIs@{TOE+0-
z8DnhYFmH`I-{!e?J?Q%`C_<EcNe%hRiZ9&E^oe-leJkvJ7k7=?qwyblmqlmZr#x&u
z&x%bBgE5a9!h$QQ@NZhdj4oUmGP<Y#ZL;^1#Tq22U^2_Ci@8Hr2D6sx1WQ;C@CX#1
z&lHa0Q~y+bigxGo(e5NN>6MeoL63lr^h#CadSy6>&ntBe8_JpDYjlD>H;SMA8x)w5
zDnnp=mh++Sm4R`k2gawsD1gye;|{Elv4B=tS35J4425Bn#~5b>v5#rhl5_|}<B8nm
z5FJdj4lEkxQInPqzIo+5<|Wa8<uyF?m&jZ%NS3{J)?y)S6uotgq(|@b>7N3QRLg@i
z1USO%Crlf;Kxlo6=buK;4sD8Ebq1MGQyN*{&88C9z5;~SvecU!=>fqMb<);k#J{~e
zyyk>V_hw=9DMM6XvgLS1nWqlO{A)5FmpNneWX<;wbZ-QyaYJIaFDIbgW^qZvF{+%{
zDvfyY(#|DcNKs8l-Eo<;Wwk1T_9d~a=8`*e|JasyxbQi#ak(xg>v?`q_oqj`<^0pd
zEV4Vlp3JmN%6u0clC9_V*HVR`ma{gS22F$2&Ry517L{QNEP3ua>r193$eqH4%3rZ0
z>r<u$&*m^?g)2j*K}te79n9%t#c#8yl_GadjSkA_H-dCid}LqY2ZPm;oeQvVC1<m5
z=6OC|uttf3=-s%7zvC&<g%p(9IZyybcKIh!E1>6WyB`-R2AT%lkRX=ry@qZYeS_4b
zhIHmGe+N0$1jp7yF2#vYk(&{3mL*{ryK2b&e!dFkxIBTL!ySF<CaX>%eEaxyY;N~A
zO~}lwr;rw?73wq2h|icI*d2l_0G0j)Sx5IQ-EMTxOM~DbgQo8?vTxG3-nUYd3s>=p
z12w#d`XRgdi&S@z*>h5c;Geu|J$TLOersl$6fFlSL2kl!VUpGZhL0?;XSho3{i)xn
z9ky9EKD({@a~;|Qt4*zusY%jH?5eXsfCOPGI&+ty?Bx2av7IH@8;q|?Kpuq-7?Aqw
zoZy0Veb|GWhD$imG}Lov(rSkk?Cz{V5?B+->oYYf(-z1OWTmkmO5IBp7*cK2dsOh{
zgaoTKCoE~_kYxMAv8y)H<FT0s$F@A*nOOxEbk^dk2^Nf?2FnUQjeN`ejdDAK4}*y%
z)2v&M2jT;#O{uD)aC4q6oA&rYfyp34+T#blr=2WFU`Y-?nsKfUQyhLM6ZoNqmJCj|
zKag5bIF1H7;Xz1WCmDl^`{6DNG9#ex=QX|K$GzOs8Rqtajg`5Dqr9*pEZiIx9#AHn
zV`XlQ-9E<XO=gV9O=N~4JvPHD2F&oWne+?um|+z(Dx)ZUxd|mEn7gERNVYuZh)l5Y
zsT_h(EyU^WVjp?nLpaFpHz|XK2QW;L@9ja;POnVpJiyoG6nsw+G#5R5hxA5C9>6^$
zE5+bjAU}ZKXb%_~BBcS8htOai6!S$Q6kp_5hknKN3;u(BQud)%Wp2BJrGTU8*dN>e
zi^UzH>_qB<XD9o<<=Dx9{WV1!v+xn93tmd(W^EZ4f{bFN(VCelB{Me0uKE`$!~}s>
z{km*X@bY0!Y`lP7HFHh`Q$`8mlP#}FTrM@F-W-lRd)_d{WXjdpVbaEQeYXnFTB=F6
zLbLky)0azTj~YcmVr{5c9Hu`^U-iQ9)5A35RD+!4*bqMejN@{{-hlCI8mN+={j%Iv
z_>fh{h6#fP1>aCUSBZhhzfh+b(QBQV4G~7v0wanzyw#NX(f-@yM{6afCo^O)ezaB%
z@fyMhENZPfMv{jQrOYX30^h3m5n@)B^E!+jl`eoMabI)?#+Rw_kq;Dh++G!#;mcG{
zK*_P83HL3hM!)>OeciL6b=zP=5{6CtTuh--!y`i1^05Xd3k#YgfOauwh?mLS`R^oi
zm!W*V6e^#cgnmRV6vv@^uMzKnY9#g!&_2;pUxOxm+tCDNxRJUsX-fLjuiWnI99zQ2
z076ifh{t9wfh%$TR$S>?)~jd9c0H>HC3;GOrtb_7;=Iz?1r3A9@y3$I3TEamvPvub
zNb6C}j|@(#`H|LRAU|3HKf=gPXpm>B_+7Mq_>m0VsWmJFGWjM}h1h;q{hI1JVe&}i
zbDR3;qN!neafOk#9bTA_jD;7z!-aB#5wRzOT<a1jw*d9$f`b4D!>qkuV@&~y*5fjR
z$q9DBkG>>{P$<kh?B~$7MC}rJLHkm2#?Bu6+^a$@OirLySh(2=Cz)A?5>dQTMx=~G
zH+Y`LGs4rTry8eVYf0ckeC-fW&G?!}s*tZ8>hV)6F%Z8({ubXlf74z~1tE>Ud3>XQ
z@i&ie@d$tO_!h75H;-@11inT2+a+3foA>}Z3-T*gmB>7-70_;W9V^4NRkkwk5G70?
z&v1_LR)$i;><yKLA){NEL+VtG%Cq-%=pmg1G{vUSp{2yI4K^ex<(Zxq#R_UsRIr-+
zjcp19BrFKV#HC_^Jo~Fypj!~Q;JY1+rpyKB19upUV1$ro<AZM-A3P8~7|K@_e&|r~
zqwvEr{5yW=@hhZv;(i{%JiSwj;n!C9p(d<N%x<DK*f^F6<<r5u%mimVf%ZAu2|rqc
z%)}0|1%G6eU{oDUa6kafC>7juy_jGHcubzE*eCC3+!y=Fh+WKnlE^#~WZsqwGx#vh
z8&1#x%tUD>2yw{RRX?O<PUea$!hSB21-D+aES(Dn0c^+3_KME6A=I$pZfCus)&5&T
zm<20;CJwcghCX!cGol0Ih9su^SsFE}RSPVwkycn|ewtxLb(M8ls_|A8Q)Ib;awwF+
zDyi1d-pr$3IvwrJ4fZplqfv{1Gw$IvZJFKBrKQOhxE1C&Y~)*Ie)s|Une^I-erEls
z*3YazRr=W`S7r-&siL2a_v+brgr<w*iT)kwV@=_AFhu-7(0QC*HaTR7UH5hDU1o^a
zuk{S^-z@u9^|A+r$1tZ=tizp$Qr1+n-UYN0WK8w1@14(!m?Fy9??d~L<=5hopBX$K
zR+%zZNuE1Y7@dvXS+{#(CZbE5COV}pVjoIO`J3txGo9c*Hqr&hBsHH=CRs;@P;qlS
zl3lA0=8vyL`J>fW;g4FMYW}F@8KAFeeFpN!rQ6_-(fT9&QO2wcq)Ky$EycX;rzV;4
zIW|jv<~0kD$RN9YJNU~H92x3eDO&~=H4}NOjC1A5XM0pE4%wLN3W#2YUid4p2%QiX
z+$)4qX)e9#b-i=;u^}hqnl6&cC+vl)OYLinpl+$*1|3m^JON*$r6#VCaZDHMu8HEU
zXcocdv5Zx$V->802BY_Xjha|ELtZ?{f-KTOso`W%h5-f^4P%@9*YtLHzeCwjr!-`a
zU3EN@w>1VVyS=9eD3%qHIBDL8>6h;@bJ6@#C^dtokUIU+;dhmO>F_(MUpoBWihlW1
z8c5`hH{KhFb!ka7oQYZ&Z#!gp-bqY(!ePknO}0{@>2O&{XG;wm^HqzLUgJ%NtXF!C
zOozrAS<MLn)=YNKhO$F6&~SJV4A+xegk6aD&#5(}x{Chi7Eb4jw`A24!X!6|O-pX7
zuxV3m*z8EZzJTfTJlZdt?5L)$dN%#4vFXpirsq}ov%&30(pSs)=lHY7?<jxv2;SrD
zW8%+--&^I+=QT}c;~%1Xp(!O@Z1<z5%3Q_1zacVwY<!$OSd5|(BrY|~D54K!er6`o
z%x|v&Hlf-qH^8$A)-C=U)n6m@`m8mf{#y3Oz|VaqMa^RYM_7<@8umAEND5NR;HHs(
znb}qw`?vccwI>>(kT4enIiosI8%}?3*b}=jRDgbN|HiE%E;^ow`F)}~MdFSe;89|i
z5+}Pv6(wn^k|gPnPtiJ%?I)BPu77?w8nWVvvk?V}V3$MA2y|?NVuiM^m_DvEvo=xt
z_t@+^t*C+oEyjCim3bP>R2s6Kc~Y~@TWV-nrEXaSkW00fpgs4xBKuqt0NK5wCq$1_
z^hcB`_Q~?2b}JwE8jriD2^E~aQ3PWwX}kKGIS{wg3v|`yU9FbqeUXoSO?02{t`6Hy
zr7NkAkt#2eyX+~OCT_jQh>dC<@}rEQuFM~LW$0XE$-{l}KILRe)%(OcOLX?$lm3VA
z?;XsFMd_K{bhG7sK!fd|4fj7iH#~aVNO&I*PG%o)zxI3;3gb;M<^DcyfMhBc301|H
z7~Wmoz`OzXONRaEbX9iLg!c{q^(L)5_mJSv!sW1t7y~XJ;cg{v3~rztj#PTFOKo}<
z0h=rHzhb*i2S+bYYt^Fj5!Qc$HuNg@H|`f?w|SrQ?*y~62Hxj<D^Mm?l+#`O%I_{q
zL^)Ib$E2wPn|rD|FfY*kL(J60ex{f^cg|q=u{5)2US+*>F%j!fxtOR$8N&X*C}D~_
zNN7hwl$(MA6vsMM{*ZT`+Z*%Ut|Q@nt(7~XwsQaRO2(UY0e0x=mbZY<w+#PpzyJ7I
zjq<Mfn!w&t>SNx2Y=!>|_aCd=$G!j9%9KI8a{uwqb+?qi|9G74Lay9@{09iR!T+pk
z@Z<htf1mjc8g~W$4~W43Hty^F^)u>wxgQna%S-xHYxM(KbLV|9J&RIT?xXz%6>V`J
zE#aAUAMzkH&JItT+LiA^@6-FFx|O{o5XBO-+F7mWo%OH%-7<8A872=PQ4No}3^SBr
zTleYRVtMYG=b(i<9kN@$Pp_AJRrl!`K3@T{f581}6DU-sryqJh*{78|Vz2uL@0)t;
zX;oJ?30Ld~6D-29PTh%xW!v&Yzh!=mJ1(d#Bqi(M`)qOw(|_Z9Kp@D@T%ZRRpdzGn
zAbt`wU6zvAY#rfDW)8&{^c5}?>EjIpyV)xe?binguBrV43!%O~mfqc<iD>nNP=5tV
zBft8cNlUb!bz^EcTfbe2?B(;5?PT3#)w-;UeAX9LdHY#)sn2=`AL1xm=7%Dg|J7%<
z=!NZPO-?nFIj%;smv>q2>ms=)``mKUBr>>$L=^l!%dv`$c!s33;HWG3H+EGE;~}Yo
zN0MkV*dPg35KAklo#p`J*dA0E@=wK&2ly2~etq|WI21E*3}>*teK5SznboPM3r|_g
zVU<Pv--t7KCg-P8aoOt<wa*4wEO?R{n=5N6{L{`nek(njzI@Tyfg*&TgqzU%{J3+p
zma*PeJEB1N!0btQrLE5&?9<)tZqwtWv)j5p-{8}0T>e(lvEHxGZ$29~-Lt3z|JEND
zUf^^>qW#(KLn>W>-<R8bl)P&5ZXIHPQIG7?O~}vs_~)?j@?D9M@*e<?v#h@E|4Dc}
z3u5yT;qePT>qmme9en1G29GPC0P4km8$4b`h5tA_dH@^%mLClsfB#QghsW!D`apQ>
z_2~oQ@qE%hDm;$%b^KT1(cD%no{FQ7uYSYmV*@vGkJV`ovC1+?Bg=jWwH#5VmNg<K
z9BNm{<ynhFXNWT5*C*M2Ym{D=VrhlDlm$jRRQEpRAY&(`wNJk>b$~XoyWo%WlkMbv
z%V?I%`y-$Cd8M^auM-Wtxk;^YQ-bAQ7Ri0K&wZQAJ((k{<QB=K@-EA+5a(e>4)fW2
zNy7$V<S}<spXJEQcWKt5D9JnkT1k>frhH>@t{i<E*D|c*P5}`d%|&*f=bjv1GcVbm
zs!KIEdRgjj@$EfUA(!h?e=l67Lgng2E(v}&04}#iF2`yBTcwu`T@F6u1L)=Eue)?&
zNTIG&=;dmkZr7k@r<dvF!=#tt^Dzh^<Ah`q`jX#HUMkbepZhv)_ViNJa#i8yyls^}
zVnDcNut4R{IuA+!2{SulL4b%KE?Z(8rtR(h_m>(D`YSk(PoPp`^>dqA?Rj-mhn~bO
z*V4vX=31=tSWCL8hWGEMn<nr%JGbd8JTflMMeO#uO{efWiT4{=;P20EI*r#kbDMs}
z+o;`Rz0J*n5_acw`oVWZ7DYlFJoCi=STBC@S$ffPq(x{TY{hqkB81>|cV<}U=;SpM
z1ksh7Ul3vjg*U%gz!WZqn6=2RVaXmm;crNm?Kia{dlTh1+h$mBGh+uT%|+>PQR$zO
zKrTT}3g&;SNLgq5`?2(oEGMonk<6D{=5y;(abo{ku1mL)YqG0y1AVnB^Zc;P+ATs7
zud4D;WzO|jpYgPBS;zo%-%Bv-ZFkj+g;1WgsFh(P+h6GZGFz$_u`JGh5wu4;vtE-n
zp#G;dWA6S}il_b@<c|9Kg@bDDog`$J#i-P<^3mZng|jvPKmoR;$&J6O1zN5qN6>Q_
zaMt^RoKbsbH1l%>KksW+r3NyC+U}*ZY~p{PO45B+Lo9u(^7lKBR<gRYZ9dYWgS5IJ
z*YL9|S)dT$a<?_jC+Fxplz-gF2lBsb*o@!hKZF5TS}Wk6Y&toF{bbXr0(@+6jKZ}W
zWUqGKxV}H7h9Caf^-h>2%c3wbKjL3y_edMsVYl>1JQ^#YL&4Zk!aa;`WC#`P9XdL`
zbad;^V5j^%=Zrogc6+*MFhB8FJB+&2KxXtv_2fp%q5s5sFQ99MXPUG`w`%2CK|Q#L
zf$cdUln^)mPT%@5b||Tp0I`kQ8|p}A&uva-zuC&kHw&cJeH1v<Q5CfI_tfqpPsGx?
z5y1R5>{$65tfC#EQ3tRD7BAK^uA+zf8=JjJJ*4))&ebVwmwneq{`k;kA6h6Ni{%8L
zI>S=0w^Roe?!zyovDvphnO!^{ujb+Jc)Z&tCdk~}RHt%0>+MMppXUi`pZ~_7$WpMe
zBXlb-0~Ar69?;?R3F2Vcb0=2K#;r`Vn~m=9ZbzaPyu94c#Myk-Ol<!V`}M$f1Ny}f
ztNO)zI8o`p8DlzkYE_3?w%Vbuh8=qBGas)*ZB-q@yj<xGD@0dpb<*wv_M7I=y{g{)
zg66iIo`)Xs(=+a4_U6~M)zc#rS*1e`IFi{iV5HZGy=HHkuWrTpC&;)^g1c?CTZe|-
z`pu_5-Xu*wfNtR*W3c9tlC3slt-z#05DQP;&f(Cs<<kpc1=G&woqZjQn{zp$uWSzf
z^s$w9kqW`5zIX5(3pC#t=3`LG7liq2kaKNUKrKwr$1eM*(8|;>)#udI>3xo`X}+&X
z`vd_PG0&&hFaT9@4e!~T^2$}8wZc7j_3>8IeV8Kk!2EC3t4Q*Ep7}3-UsLavL`x*x
z7m49`0J)_Y#_D@kkjQBCkUTP<r`on<B^$k;YeyB-fn|K;rm77*aQE%zey*D|sa4=M
zdVhhNMcE(c=@Q!qXFTk|?d7=Y?=OB%bSFNTn)sv6dg`Ih)K`_B=S6>o_59<}R>8^e
zT*J>p61PHuy(22Jcj+C*s67`t-AaA(LnFkQtGrTi_rKHG_`uHoG;W;*UhDWIV|YkG
z=<|(#@_jy>Tu}<Ljjk;Jv@pYWMRQc{$|_!xnH!9x8EEMv^Qm!afs|SO-^6<|+taG#
zp1YcPaBSh~#mQ{8!zHyTDR%Wjz6Scqm?rRyU41_mvx&-sEf8602lm==EaN)sD^vTa
zjk~(^F|z}UZgFKNFjEp@C-O{YZ<@?kT;(Lba#S8KCe1R~U`M4~K(sk?o0gMn&ectK
z@EAMi29qzk_rv|1&W5e+Xsu<Zl7%x$HU7rWo140<y}3=x_#lv<%zL(H6>ki?j|Y%A
zLk||N-uiUcJYEH51fjoaKEMCiYP001hfMK684EXuPg=N96<}NcpkKJl$fboFZa_tG
z{Q(m<x~fw%#*Hi$>UsHK7(3!Kk%g@nGKMfF%(R82UM*~hslrhcGx%-`Th(s&9QwV0
zW)TiFnY!5H^Ni9a2amx6ZTk%SPpP3vL$M9L)Si{p%SnyxH1dJs5%*D?3|m4ZyL*NF
zS#N<HIW{Qef-oUgZ_^w0xx+6>z_Z+Urhg{yBiAAANPg^?vxLj#cv((EqvtF|`Q}BP
z9zAC<Yo=tanLU{RVYHDLjb7+z`=KH}T5Bmn8}ua9ESJV6xlvYMXve<jNnJLHkRqFD
z>Qsl6K2_C4#LXINx^n@AN)4Tm7mZ=Qs%W0;sn^v_efEBB({epQxaC?r2-+%pUfs08
zp4T?j3{p8y8M|W5C*vbR_If3gJ#Npdn_78lU^A&s%i5v$%*{=KrGq<4oWP6N%|xHr
zp~NmryrF5bPXxCZkbl7hm~NV3FFwpS?=!8$%}sNBy2Bip0`D5Cuta^l#=qOFHTzi;
z%~m?!Z{(Q-)0gp7-`%n^75-hzul83cKlN&sRc@7kx0U661Md_Uu9CaPuZ7mYZ5K=7
z%;(PI6~l$*Imlh>CNLDOS^Rpk$Ld4v*RKyttyR<#&*uqzwUP~vJCX;)$aH|i_&tdi
z=>SLYdydxup5wPEEvPq*ob-QDOM@gHR}ZpRTj=&6t1Wkk8B1|;Q)_;YB51)*G_;xv
zfx58s&WP)f>i*9rde*#u9Ooq<C>9SpmNq2{>_M$cPzRno-p_|<9_~5>{Obv{wqKft
zHPf%60w(w8Bmkkc+Y8f9V;4Vl^a;5UZykH&$?NM<M;x0ybbZiHUt(!(BL#|RsUx<`
zUn_ianect3`~ff;lOz@QpUJ0FE1mnl<U5!8H+4Sl75@1&tc%G^<=+n4kj&oDq{JY5
zvrVnB5?5kS<GnlSOJ-%M;olYwugNT2uwD9r)UNk(#NMUOB6V!+56e*S{`Cj+28^>+
z_9_&928m2Q|JYNTO}5ZdMHDI27=VK`A#~Mh5B*9!HZ)N$1*@VcnF1REN(eaJU-NDU
zI2Bxd|L~gPvD-rJu;Eyx@;RehzdyF=RMXPNHl1uL8hDL<=G$_Hn*5;El8u}Pn0Akt
zOZc&X243>X>aDVdUFiigmfx2^$%P&Fz`L^N()ArRsd&(Hx1n@xtoK~g1Uyo+YQ0}m
zf+tt`t97|frMc>H<MPq`!5zpgbRD?vxl#%FNI<DS5BO5?)B9|o1*vRxeDLACCk8oO
z2Esl}*d$RY-PGnr8B5<KEgw9q#+BR5R>gUiJA#a3_F~vZZn&QZ+&4-@L>{4+I6;sb
ze18c4NCE-DM_(mT@puC0peRNX>rIv`Qw9JnGMu@soO&O_V=CusP;!^;uvl@i^vfbb
zK$Jd+KDeGbdZAvm8kYNXy0%>1(M6v<6y&BVyWNT*TYBw66}g702(3~ahXO8xXd<(6
z^vo;1N*B)-7M_PkQ17QGU3h}J*hbsp<J+`ZkPET1CmI@3`i}W(yLyj~AObsvdvuCe
z*qKc+JXX6idp^#}@6v@ny2Ex;IDg6Zo6P<kPh`KG)ZJ#M(nX8i!U_B@FLvhVNlI%!
zm+d-^RCGD(Gg*ahVb<M!*7sDsY)qd`=I&8jW_%{|3)U_d@KWy@FkW=#5to_mIx@#?
zII=yHn^RBas{iP7|6H}rS~63u=1dRaTv4(G*Q_er^MO*?%TsN!RwDLQqBX|SIz__a
za{fQRuJX<AUtU<38pdP<?JK*vqvTl&MR2(9LP7<5`nxP1eBm<nM6+9|W8N04ccis-
zLfoL_bG!g0opKjhxN2~+c7w!~)=2q8cHd6Cx(OtR$*}!}SbB*@t#CRoSx;_;GHB|4
zqhzdcT_WuhQ)nsvwyge7^1<$T*z&rYoA{O>Tma(V=Uh}J<TxLq7iX^EPOyR?qAi7K
zWc2nzFla*2-R@zxyAA5IOtJLwYKY!Xa9Wc3QUPhJJu?j1{=8O>s-dIk7-W5t%PU%A
zy?d}k#o;z}1LrHf94Z!_kDe<!0Co|qp%%jicP*k1yq_O*JE+vNgeq?~6pQsfC$kr%
zzS+plTitt<gW`w~3M0Ay;chW2;XBv|!vmR;+2%y{mNqTZl-_{H2Em@)5Z)(hFuTSU
zO<Oms_*Lnf!Ar9Jm(BDz-0x;j=6w~{{tcmB-e<D3S}!ZD{g;i5JH^(=UG;`gWY$J-
znE6qkd8uXoCN|@6<EB57>n5M;R#)XF9#*CGT6;qCBAGAunJ*<R$lav=+lGktYc#mv
zsQWa;s}6TKW4j@lXShE*^~vI4Ha-x})%<2R+urBYrCtg5YB(n42Dzs-qWckw#rVjl
zi=3NVq?(GK<cCID<N&_8TUmUiTPDy8rn-wqUL7i5#;(8~t+Cmy`i>Xkti=);2h6t#
zDv9=Mo6Jf-T%8GyWIbc)&r(bn(P5qjX(+sAeyA!VyP4}-5&(j2J-Q;BH7(^LU-3oO
zkeX;egDVpOj8QC?>J(90W!WVt$(P~NKKp}~{aVvAQiPhi+iBUZg&VAhDnMAmeR|!!
zu3I`*t_?Sh(5(o=H7mZquYGssjU+STXI580R%^3IvArz+u|775T<gBA_4%%~nR=W#
zEymHOihKKti@Wi|jKiPchpL%0kH8+C*;{7vTPN8-@8(!qW*mG%rYdpDn+r6fwXdMb
zvf%9Bz21Egprurd1kyvdOMMYc<(z7<vwi)vXN%`mmQeL`Fuwe8Vey2@M+a}9WPQ*+
zrY?n-;E}ep-2`5)%-~J;Xa>9YR4sSW8XG0+W3#^_FxwvZ8u>KV;Y4iQ-%Xg+{bI3k
zPuWd4C)$`^405})_CmsP+wZU41g>$jOUSnW%vE|D$0^~JZkOXLZGtso79D)Yy@;Ov
zZjC2)VDy>4Dt=2W{eWI-*H(t0`{{{4%`Na$qcdy*!F%bX!i8uQo?K7SwNw^g{g7Rm
zx9V$o>d7A{w)!Xeh9T7saENAqaUjhmmhaWK(QR5mmuyWPR><#CjWIMDrQevT$2cNy
z1!Czt$nS~x8PeL-LycN3acH2`k#2O0dilKc?#nb69^0NaLir&S_EfZ4bKW7<-y#9C
zQS{G%o+LmMqY#%Q3rPSpF-l_7H>oQkHraQHO-UW3UBY^L5{-BQ$_w(QIK!tArQD%x
z=829;dV_M51P<AAjISeR;oCEiVuRSfHF_O4+KMa?qtcMMo^Y4LPPsRc(UI#!_C80h
z$z0?^nEBH_^WQ8pQUiTNgd*4DkzDUF-2#Gzu1ZI)snQWuGXFf1`4OKvr_8yZmC5xA
zMiM30M;LMF7fnN`6D#BLX|E50kB4<a6(!qf{v?axM<)+}?)@RzCPhrLh6w-W=(2XA
zp8%nYpJCRD`_h`x?|Ob1{oauu)?u}jK*yWlSE540<r^mYC8pjHoBbvukno9=Rj1>j
zvzCa`iT<}=XO!Ffhe1`{0_chh;=KJax&YT1(QZm)?-7wQxzH_u%lvbn*)0HWSNkW-
z?TR{|ut{~<zUQ;uuSspcZUbFUsZK{W$vi)jxzlHM^!XM?o}EwFk|=pT%vNBDBhTw3
zpL95R2{h?GJRG^rKON&bQTc;y)B?Cpt-iyk7z^OZ_v+N+<3_G4#+fY9XRBHCc}Ym0
zEuZM;rA}^XO=cH3GR<MCUug*0`BNEN=alzFi#u!AjKsY9LbCnc?t_v!v;I}+vy27y
z@y&tsnd@F7AGb!IaX5pfbOc9Es7vi78f|ZQ0x-VM;J5Eawx?<_`V7a4&7Kye&+DMi
zIEBCvqxAVxpP<+9oZK$+u7GOfwx2bVN0~nN%+gymeKwjLQt93P$o8*EUy3Zn5#^Y>
zQnq&eKSH0o&~CRypU3hIaeCYI8JYTx-_Y#}ecqEImF{@@RwZBmGD6T}=>jPAQR(w$
zN1qKCon(yE9P7RFoevU=MR7S7@;iD7on8jypiv`6I|W?gbRTK4-tG;mMf*u2+bbnv
zqwUJdD@8^GyEPyx2m(V#aql4Wu&k5|sM|KD=SYK<dxZF-iQH|8?9b*?aUy$_pf%!S
z3Pl%K$7cUUrO6GT!&oNQd40tE7mS|aFe-h@Tr5#4f5axWDD7UVul?M~63L}al5NLG
zwsU>9*HwM{P0M(g{M^S6%j`sQ+%~E6OFpwiaxynlk7bUlLe+eWO3BBQ%tL)<`AtDs
zH3|j3z+2NhlA1eIWJL1LI6MjsW3A^Qy<XpaVp#Pb01AYjqmdaH(F>_39g~(?=-S@?
z76)eO5wxm%4rA$0^Q&-)cy-wsSn%eJGbX&hY<ImE{ve&mnW;kk$qxLbjZd@d;m(ln
ze1y!p^EEoGEH~Q7T}W`5IqtCc&A@v1xuMxZ`vlmUIrKyn%MFR#`1*O0qYwlPG_n&n
zC_L+d$?W-?0+ce$ozG$)$j`6<tFc~DwM5V24aC+YB=LJ2QfxX=m$Cv8&a%>3%jtBS
zQbPWh(5hT&9#&YXh?i2IS{s4Is=HEe6mDug0C{A3{Wuc%jrE>J`K4*|jpEb>`n9Al
zereYO!N~cuH%y`Ug53*Z72&KZa~w`a)LaE8Zp?RzB}V&)blSa_1{BVM4Ny)q%nb2d
z$O~0eYhgn+T;io_g}2$4XZVU8djdEn^OfYSkLm=*M0)S9Rg9$K{xY}eMc%P~d+)E8
zcpJ5Q>d0zeo<>sfQ>1xZhA&L?e2GqC7LN5w0)V2(a(HNM_vFHAe#op^16XRuq~4xa
zdzVA!7&E}Enr>2?-v33N@%}HX_*r;`@-y#tmPyxSdN%1*E0Mq8WX;3Jn-4#Ym1&tz
zwb5z0f%nR^2uS4{B)3iLM|BS_-SdB}2S21IMqbTI-|%w4;Xtrm6OMP(NuP6Z`8Dr?
zJ&E9D+j)x@(FL<XZelB8yjx|Y)|sU?fn#`CPU<E>p(||{C9<LhY(obrc@AAz+R?f@
zKKc|-O)P%<V=uYp(=WLu+AsNheqvI0^>$PLMRp1$?AEitcHL6@oYa)xWW-nZWA<U|
z*8IpOLM+{lI3uHyy5)|0HJnZtT=!zVXY#plp5+ly$wIOS;lWy%9wZu($gIeZL?SM<
zV6-YV><a!AKjk-+*@e)%4l%xUvz~b19emMn(Cq8V#wP7bl8b99PFQ*;8Xx~v_M{)O
zG^0KFJ^qC-<G1JQ^;nSqgdYEq-%gKT<lp@fkDun>(Bta-Iz4jvm-M)@a4axV+`e!i
z54NwYuEH4iqR}kpr)%IPT^dhHJwwV*d4SP>p^{CLlwbT1iTj3$5YqgoPjO{d>GLUE
zF>2Sa7S|SjVGwE;zD&qp%Ow-4xr-&uU$NA^Owh|T|FVkg`Ee@08=WlvMH_87HSlPs
z%N<wl#pHGwU<W?K0-r%0bmQ2UaTIq^HM)1k($u(6D1Wp@px}j8-Y4d^sN!@rv{zU~
zx%5~v`ufzj!^*kf!F0!0w{ImEJ4Kq9oy!^3qjJVKljZ8jsP4VM=3wC-im2%qBYEA(
z7E{1t<fGx~BWFEEG9dVT{*TOEp@)*iGkvl7YI!%^jZ5%sYgB-npGRM;w&KL%=c8H2
zt0r-|;$g)-BPCqZPtr3k*(GL|n^AlcBbDC8SGQij<Cl(|JwP+s{QBXs{)le$4xY;S
z5&WYk+G=3&wWpgy?IEqA|B^xSda^||l_#<oegr%dev4`zzw@^|LmMy%y@+AX*RutG
z6erXJM{H+dvzF^htETzx>*$=RF1ANYV~uJY!Wkz_uo-9&j%2Ce<QtO|-aa_jxoi3T
zAf>A*2~u(8^#YaBJM=C=_BV9`%fs$8+UDBPdEVtg?nGwLSCEAcB9PA}uhJ$^*lm2J
z-K<D<zRtQ6HExgab`#0%n5v{F%$5sg#b|=tzS-kC+yC9{C73~v4B8)wrB4<PYppSG
zTR<RcP;bv9oy=x4IV8wkw}Ih#(}|TEq+xBPoHY8*_HWgtup(Y3NVdHf8glagmJQu$
z1^#^#kCYk`74ilZYv?C@*jhugl}=zuNL1Oj!qJ6+ww0Zr$KC*<4Kp<R=45*@wMXIe
zw8Q*|7L#HuEu=`cW2k@GO%D4-TMRJu=cxGILC-D`XSI4`>1S<HrgsE62ekQTo_vQh
zRnn{KV(C78&0OnT3;|=YZomp2ZQHH<bZ&)W=bCPG<}-f@m*-WpqnrQ=E)?$D(5Wy<
zlX9s`AfW<_J6s5X4&h1Q5<~wmEQd;+=u+?Y^&FPK)i=oDDo|=T{@*3{#d;61joog9
z2aJdDKnEZc(l9prM14TUKO@M3O2#UQ0>C+epHYXvW`8nZ<1BVX=R7h+z0Y9!Df~g5
z<@8K+@_HBPi^9lAK%r$C7;WxJo+Cf-3%KMCE@|Y`J}8oGn+{oJ!{8S)WIS4u55L+}
z&s51i97-W%ZdCZ0L4_*Pp-G*ohIwgKsj2$are8B`?J8>y_6aA0=zfQ=PsXI!?BV*v
z0U2i=1N*S2|6j9@eI$G%vzf>a0ig4$%2~=j6yIzkX9R_0-?A+fVYcpY*%E+b=|7TA
zOB-k)rIzkMr=%roP~}YD-2(7q=~<LxRn2S$n$nb_hNBM8sxqYwk(}fVUbe&@;XYLu
z33>_N)DS56{}X&W|A~JL-|iWMr`|U3?dRtKE(Tl?d^`E5kBx6new%t6zCHU(hi{ML
zQlq5;maFmY4Sm=OzMX%q$G6{+0gb-c6`k^};+s*w=$EbGo4E*jeETXm4Zc~D@J*U5
zJ9__he5(_Y_?Y;X%-%B-c)^b|mUhhWmZ^H5vT=bPwXdjW>niw(b+UW!WbPJy4SMd8
z#IRlWF2&~1p1|$E+NhxnmegsF7UbVhDUCf=d!liVLxf)Rcu;B>#8Me8z#y`#RYCc5
z;cm*4TRb3^{;j>FI?Ck#*~bKqj(Bnyn4D+A-=F5DPr3&%;X~Ck-&T^FK3~FMdWTCl
zGNh{om~W_4e<j|^pZ?_Bl}SZJksqnWu|gx+CYk%;b#B_@A(_)&QN0ABsj}ZWAtN}_
zsqP3UdqNgtz2Dp@!6@y-mq9rFXhJa`il<a2Y+lg5JeF3B-k|4;K=q0BDRvpXECU&@
z-m`BcANQkJe>}wn*OoIC>e5s>==9kXy2MI<UAlEyeQKtjWHzqutg`%9n`mhM3=jR(
z<};SAQ>QZhr4tEbD{pdly3+2pc}(GCleI+o#=!{FCQ*`>=?Hf0%AZ+ve#;MqPy%ND
zj?cP7gmN2XKajaT1tjnvf9gNhyN`706ht)t@pAw1ZC7n8AKS_wzrjc1L2@=bmQIOi
z_AF^FJm$v}x89d0lCw(Uj!XDQmsTGldpJQIwSEISyOVG7`>LpCNqvIbyPgu;uP1@-
zvsq_79c_%V!;Uxz-25$m``X9K;>@Q|d2!}h4Z1Q*(7uah?FLG9YmxTqJmHA51m=0K
z_6Z);v*iEb?p?s6tgik4BqT6EV1hCl6(wrWP*D>rN(3Yk0y7$rdZ}1%Se0t4Ekc6y
zU^S3L8OEvDYHz1r+S=2bwf0yMuOy-YwBGQBwJM^*jN=7S0Y#nP=ezbhGw&q9%Q-)P
z|L6JhJY?Q?@BQw}+H0-7_F8MN4OCn=ZHlUX#S~?Gq?tKS!v_`IoLy^@Q8=D?&q_nV
zU-_k>lCtkmPj`mA^2jgFkZnBL4iE?Jmm(79D5g3AjJJz`PBPGG-yryBI9LWW5TGlX
z`#yuznJO|e8zN238W|kr`3AtS_d@=%z=^zM^{mP_h$5_lOY14B%Uf;#V+PXTB9p)E
z0P=c1C2&K=UiFu5{wteop~kgC`tKW@PW@%2)&9kV`-6y;u$cz@ZY&S@z8T<sbE|zL
zPcS}Eo2Ik}53chSei7Q%gz6@G8Ze<=4M?b`0kvbNFwgdV^C$0{siZ0T1V35d7Mbc0
z8T`i5Jx#taj}$~L+2@Yp@bS4+V(}DeFAC_er|fg|O}=(cHJ;`SGWHksBjW<|db8cF
z0=fQiy2g`ttkkoA1{V!bmH}EKj{xo0zcWa`{ZnM&8`@(m(`vRvY2F!Afg@qyyT_S9
z`9^-DUN=L(^1gXmY36w+_z5W9vG03)g(U~5fj?N`zig&nd{*MOI+^YswPSF&()UfR
z_sv|=fVY$9{^I0058i&$s0VL5gqVZ(`_OnV@E)FP$KW009eBHb0B=d{0Z|Zmoilg-
z&d|>iyW2cp@I!l&p!B*wh0%SY_5Sy_38KBO_t-zR-oK7fe9n`pvHq`BUlw2Fn-XXm
z?XCE-|1d-rd+zk%dp>SMZ#Uv_DPcpmo;$)FpiTVx+E0mKCCYz7gMf$K#IH1z9s2b+
zgZzEWhoV9PUKJQ!MSpXS)YE>}n<MoYQiIDnq8x>fhbEo_gNlpy#;-E<21l5<!(wXm
z-NfqOf09m`yOeX(f-H2V{)7K*ua;leTd#ggYPMJR?YviqsaK}Mc1KtLZ}n=wUVByQ
z@73_LcM7Xt-z>Ltov~siED+K}>+v~<#|O)#CMqNNug`4ZgmMI#Oe8y$yY<&n`@#oj
z@Uc%R4RS0-1APCHOnYKuDU0>%vRcK*&&j4fq14Ao%}IYBXo{r}KKDc^gs1(SmGiIe
zyAv#BoKpUil;oeNI4Li|q=XcEHN6{{l{jLVnsPh(#HqJyF?~6)?~$Iq&Cn+Cled@;
z?c$R^<`1`yN@=H$M^Zj1aUoTl>d(1i^o_fu&i8bBS|StuRHK!Bl&fM@_d`cy>-JiG
z)w|C1FS#65{%bx+?VoKcuGgWdU@DO6OLIjj;J-4fK(xjlwy_}1CYE|t&af)o`j)3J
z42Xk8aa8<=g+`Q8&&1R?p&99JUE+o{PFkK}@?YB#jzU*!+R^#dNuCdDil;9RGft@(
z1Ij}hjF-yb1;v%F;WfuJ!mS<4@lW4Ej`^oU`17qgzLvHi-XhA@bHLSkP)>>|5HpNV
zMk$JuxTNG?P&73pSGn19Cj;PrRNkaobYm?ISf4yiV`F^OYT@sE9LBpXT2teP<18-L
z-59;a<o4jAy{SeXR5^cf$LIb2;<kQOWSpJeLA#EGV&Xy&?9}S=d|xq27a{@Y6Q?SO
zdCM0*Ppf?2yZ|BUo7<I^aU9PsUljh8ukfv2;VZ1Lw|vn+-txsavwYwDhxg41q_MQv
zc;olDVG;FG?&JRDYcD4*X!$}PBPps5n1D=enqO3v+nUB_e8+)*q}KEN!e2bt_O_N?
z&u6^IYxiHIp$16^vbEcYr{K+oVcrETVbUe$IM;m%F2O~++blGDv+xPMmi)wqT>H(x
zI{!6;Ki*3dcU6w_tG^mfBUrYE1k1lVaSdO2)sM!;xv}xhfxd4}^S;?tX<FRy#lJ_*
zIhlykAMTQC;b5=y>q@KrtCQFGz{zX(sUh>zddT<9hd*__`a5Z!Y{rzi5v{igFr{q9
z7um@V4@t4bX^6}O<lw)lX}r(BDpGq^#`BJ@PIJwgFWDlm*`r7U{s!aPO<DNoqzShR
zHxlU~O>m8|pWN!0!cUqGn(E{S+{R79ZvCXFxk{@(rM2+CkUA@eFY>3#=5(eSB61Fe
zNQG7ALv?_>*0L$)M@4Y4y(R3g_=$sDfHzO72rjxn2r3*Ry2(v8Pc0_QWW%({DYAtO
z&vV^tD{~^ow2d9i6BnU@zbN+H`HzgWc;jB0ZRgoN!E66_N~=B3!nK_-6U4a5gv6_T
zMTdGt7r3Gpedu~MlNGJc_LbgvjT_ihSDFJLk@)o$4(VoE-Cy^WUhb71P8uF@8XJ0l
zRc@}+QYc!QFJ2o-F8B~SV+U&{hFElm@r`csJs*dW7AlaZkk8TnzCCU5=FW4B*Xo~0
z1Ne07z2+yAYioFO0t)Pb`yE=%AEHoRR~+Q|guX>$H&*K>{<lBUfVXyIwT(t49%UIc
zTe@GU1F=a@)U~Zaf!+Q>u<c5!uUQ-3_8y*b&4ZJ-YN)j<gKfXpLx!~@iRepW*{qJV
zK3JD);Xqo5#JCPK`WW6AL#@W|xEgWR+Qt>V&n{<8vE^nAR|gd~_iv1k*zmPJ1*v0l
zwY;*}oH>Tu=X>yZB&Kl1d{5y!D9i;sg-t_r-qY1Y@=YXjB9KM2LhIvvTMiOHP=<~Q
z0jJtYuL!pC3yx(a#WHsg(525K9a+&9V~`Lrw(S(^h(6DyH&dgpOs_xr<TR^q;tHgq
zaO;Dn&q4;Xv&JV8r()zzPI#V<hCV*2@?vfekLfgN3tbQ1SzkPhXYutV^?et&RbIi9
zdS4}_zZ2l>Omxc<IY=?T$#cZZxk@N+(%S~YsxthEEHQS@=N;3_lrh<>>mp;XtRpXY
zg+q8xhRC8r<CBQ&#dYEMI8NQKN~A*(=EHP)&!$78ugX2I(X-h7*@tQ(xJc#c9#e4M
zQgywll3C$wg?|bLGAQpXX5JLM2M%SXz@i>(Xyl@ac*%~FbyL#2(@#u1kE12PFOwAf
z)c`-(_7MO|ZsHH{)CyVH9r?kl)p%-cV9KV({vgRl4(hEh^WFmpGdWe-I}rLBN!o$b
zJRrOc$TL82c=+*2)L|!49S~mAnSiet2$Cq18sY7b@>{|7*Lh40y?v<S-?Xjc#Zn*V
zp~sLf`f+y1-AHd&hSuA>@8JA{JB6#$QAT?K8}qw5eS7kaimmij&3AUUL=cQ!>4&z%
zH!-XpC+neat>cOtvfh5(HX6p*!YjmF4k9R8l89QwJ&gAyj<O-}eRylxfwR`Xz9vfV
zPI;4_tP`X=<mOnWirOyYcm$N6p~&KgsJ5W7Frj_B&@vLgQaoPb`xu^Qkfbc3Bd_Os
zuS(AFhx=JgXxg~oVh*6drwJ0u>Tph5j<S#UQT(fV7L{L!Pz|b^93up{0!}_PwxWQ_
zt%Ci06%5u#?C+ki&T)J3eNg-T94E1+$D~7_EHXn<+oSfiuG=i08ZRCSkA=C{1s5Hy
zbXbyAz|jj~Tcf8wCo*A#6`&b0#_7@dDpLE6Kr>FgH8sA&dv;#6_PJo|asgmj@zKF$
zqsE5gmvisTpktf+D5>zM;*m`+@O3$dhGG|&<$pej{_6YrJ-;8&?fWYGzM}W<$MpRE
z;imld$JqDPy??)*(Rb_rlDzL*J0Y2lM$am6<=ZR>Q)^cT+r~3Tp9jW488Di^g#nUN
zWB}6M8UNf%yR|*o*Y?Yi*3Po2wVlmf$tM^k`hCKt*gSWiw9PVIXw5hA(*##%EyC`P
zn%zjAJ#OM#cgY47iM|2)Q{&Y3wN1MzV8{^D*0Y&sw~-EA*eV9&=;VGznL(_ZaoTU|
zXg=Cd@@o0)%NoVXwLpiiyyur4;_nfO9T|z8LVvXLUo_ZRO|B|YWmg#yg=2-_K5qY=
zP4gtQg=16Msh=7QZ+kwx?<3(pT=fU(RQZ}2N;8e9=$Q{fd4l;X;U|rd!cFuMZznpR
z_(fQTlniy?a{N&m0}aQ)1vpGu*D~zP*whozudgRlcixj5bY#IB<PxLDC)H57D$us@
z0k0t?(9jNk@YFBY8CJ2AVEc>205?(N_Myo_?0d2*s8{k$TCZO?-);8mIAk8<mxyA5
z*AF27-WR+Obl)5I|3n~ceKX)Kdf{+9<Kb<~KNGDkqd#nn4|;d%h=S=S)_*hc#Pv=J
z({5zC_})^D!B&ZpaAaPTGebGI>BW=4f@O8@NYOcyv?WMp!8_{^#3oe^lN2_oa-Ucs
zFBr_6AjbX^4Mp<!V%6qiw^)S+6c0F5b`$S@@n#eQGC*b~vbRz9qY!JJU)~(b;G{8C
zed*9{KjQ7H7+tcGL1{cy0t^6JN_(1Yfmy(5;a#Ys-*jm5WjVY$j44#kP2?DczXGD=
z0&x7=dFI2bg(r60@?*C<5#irrW+cfCZ8{o|6Z%J~R+gFe3rJ4Zk8m=Dhq_D!`lAeX
z4bizt)&#?9YSa+?p#M9^cY1^NFG-g>ljdD6`C1->%Ql<KPCE1gggdUVY2>(~<`MWM
zz4dkxg;4R!@K?>!XBNN;?Ky1YfsQa<vby&|lqqogocN%1R^%#Mz%r2stu|mT!V*$e
zXaa7smy%)2oypLab@0G-)(Zd;A9N9+Xr=aBZlyg|%X^33sb#gR<;-I=RKz9q9zSfg
zQ_}xUHzem&<r2MiDLPX{&v&VA+U0myM_j>6sS8XIh8U&@Y+y<Y?}jP%F3}9MQFkeO
z6L}&ci9$E??8vLlBDjjgWC^dJsDGn_Z^6$&_uB{8bf_6oZ1OUwPAta5wtPJ3Z+M65
zkp?n>U;KFRCu-{r53V7-o1}R|1Qd>%q?x)Frt(#goW^XkD(my_0ko}WEECDActK&{
zX`J%)J(1YY4e;%2jR1meUk|{uV^`XsrE&pO%LU2!;YFIIfSy@1ej%X5C#|klff-6f
zf7@Zd&L<*;f0=vAxKw!S{gz<cMPd%-=vmPitKv{x6B4KMyWqMo$T*BTnEQ6|^n_1(
z^~=+<j&$#oZQKc~VcSZURtag#toan43p0a@o>B)fQ`#9K3pV{B^ocminLd_dvEMPc
zcqUSPZCP$Jvu1n&D=v}n2u=M+uchzvO8?u2zo0r(`ubi=U+tB?)s;pJadrQo*V1Qu
zrCU_Gb>&Qr+=hfpS?l(*f>%~cGdA|uF0ngs+kR`d_$+kl!to0qLSFKXA12HA3ErPK
z{t}JfTzJaEwJ$b5mYhUIZr!cZ6wU{#8RnR{kFEF;TvL*}!emeobw{7}PMK!jfyWAI
zm;jFpMO{EdvBmY4j?l!(u74@0TK_+}Fgh;7EKiwr58macxFi3gcZwTMI_9))OWnxH
zq{bU7E7GAu=84CA1*^D@JLO4_@0j#>$Pd+?cat8nB?n|3&+|M&29xjXH=5+7hPSN!
z{Az31qTi9gz<ZzRy>I51L6ig3Y9-x?OrcHS;k+;@`>+E%f=Al{HltF_O-``wW@K2k
zl~2FLxcPKsNw`<CFD=SZwsZ1M?Uj)^#0bK)n4@s^GY{iwsWeC5;g}SEe)>K?0F7h(
z&5^cgEPE&INW2sSoLB)jNElsfQS-(3L4jq?VA!YkU?BmM;TYhznG7~01`!ii{zM`5
zDE=die2Bx8eQQC_vab*pR%Mey&^Rt^UfIrG%HH9Xz0Z{mXUbmJOWCMb_8OIKeQ2f-
zag6*pjHt&#)Y_Yjy-@t_UXQrD!L{x8-H4mJ4Z9pa^^M=PZRhy1<F~fKKcsMu4mLlL
ztfQvf60me<g#PqFxjljiK6Md}g(f1!ZgzYgWU_^!c3so4xe6n#<AxP96OXBBSXm@?
z;V|uBm<u${iG>8ZmG8IvF4*>gmZjE}6$<FKI-@`6qOGB~4gG?;7?C$h&xd3EVgJI6
z;GM@JYhP9QG|x+p?YsD@%4d1f`L*3qOrZUs^*Z4~>wK=MTXZW_5s9zRvT34XI`rTi
zAqIOSa`HAG!kTSB*xPq>(>h(>+&gD#C%v02@DqejPZl_9<yWb7BK{O3P5zBP9F^~V
z?h;Ltb8{zs2J<(H`HRF(A63RAj?(-Ya&Jj=5*gM%e>j#2pP9cz^Xji`-p(rTW!|<j
zVfph`da;`~EzCXUZ362<@B78q=k`8tkCNVP-Zo_BZC&CIta4uvLznyyRP%dfB)4?v
zb<oj2L0`S<@W$PkRVnL5B`je#*>79+=zOqks!FiztX59EIO7*!lx-&c&+rdOj#}?r
zC+f1IMf44i8qPitY+b5L!hFW9?_sQXt2vaERj^SfBrGA=cB)wkPa7l8)o@|T39sO<
zIj@SfPMCLI&dKtfMDZui^Y}NIjx#>1pmyTTk6n7yrB}#ZRq0QA=@+|n^Hf#(y`+Qm
zb?AVuO`fDodG0?Vrt0`{*0J-Q#8R)0gH^2cA;SK=*!*(xMzQiZN@yPhoCPR({Z_JC
zKf$>2572mO%<Ror4zv6TX)Ybwm-8t*x3dwu90$4^n4_Atk!=LtT-)^Bo(n%t6AZ%J
z9#iL|7fE25ib!XcHLGK+)j=2ps_9`_3%36U91_b|Td+?-@;33&+EvXzi?rS+Wg;V(
z<l#-8z~Rh8?FHlouh0R0Nf53?##-3JJoGgk$MJMdyFm__=RfONisMd!H_CO2&-n@8
z4zZ;}laTy+XW4K3pm)+=OL|6UVw{hVib)JaYsWbQ(aDMB7z@H*v2COh=9(PBA0R3K
z^)L_-6-Nf5*BqjhQDkcE$HCTq-PSD+4C7gcdgp+z8aDMb5j{eB1`LYA5Dz^$RtwjM
zQ={vhiKtVqV_z{C_GUQA0sL`Rq4q&~m*05~b$9umiE_gYXXoSP5so!D+y^^1miB7S
zeUju}kY)EKQ2_?s9@fPBppV}6`oAYVA4-2Y%7c;_bWe2l++}}vn#8Ye(FnF}0TVnG
z_B%=02?a7(!M}td?XLyfpX8yJLGQ;>*E?#gzOeT}-$uG`aTIRcQL9m-;8>R!(Ds!s
zjv2>8Olhl``LEoRc6G29`6C4=Bk}vPd^sJu>U<}E>;%a7A)fRO<Z~EAZ<uu)>D_=l
zeM}a}BNPni|B1cw98PC_<v{)#rn{a?LB?JgZ2Rc|?M5zjcFIV+80|sEK-sQI@C=mg
z<yun6n$9m*%U5}?GsG}_hRJs>FqVN~68F`I?bL)b;w%H`nf2vZu-w*{GBZs6{x*+}
z+NQySBC+-kYuBl0tfGa!iY`(`@r(%uGtDsAsoy|(`Ygkjwx#MK;+7bA4=bh4G<=?U
z4Q*MzmGWz5Tr<03l<&LQ*8Y1&zFn|fAsuCxv=0QRZXYb{_Cb|>fFaU8ke7A052knf
zV2pi$<<UOa3e>uNFg)*rZl=bO$a!XJJP@dVVOW@z(Fcf@o~{1r6h9z5Bjc)M2Llo&
zYBMP#z&d_&hT+YhZDW)~XA>Ehq4C{cXAO<trPiGo8vB4XegosgbA=eq6AYyeIWLEg
zdxEqX+`J5;lqxfVwCNn~P<bROwwNs2elF@ajX_l4v+I3-Cw4t(po>N`b^kY<EYHGt
zHn`jvzq#@zfkKAVt%)N>b+a&T$hR;q^q?qw^7UY6mPL9n$=8EwdJv9&re*O}DkefE
zmc@HL%i=H`S}`hK0I_}<qoOAt?G3T_&YxE@1-<d-zi4WDw<rqs;zU!U3CxMVI&6e9
zCoWv*gn%!gi2S4A7IzL^U)G%X9cDjy<d-xjz6khx8|6c!vkG;19&1|aAFg5GSqtLR
zGkN=b&FYsQQ1V7^2pJ~66!hD<1+n<s!WqZKH*0EOzCu{DAl@jHMsKAA5wn&I>Dt87
z@j52<mU#{Q+A|*Fr&x^Sof9$NQH3%dZjtzT7<OyPQ9k3LhegkcL}415d|8atb-(`l
zl5={8@>!(s+;aFEYV}zTZ(r-oY@ca4{BiGv7;n~cc!L%B;+De=|M{7g!>^zHg)E1a
z2WY6>EQgOj?uPUwEr+)m?)^Wp9G-D@&T=SRP8Na*4he1orm`l@_mE&M3|&a((tmA8
z=0}1#RMi`)eT(#N0^eDOP?eLa|1lrt@m0{7)+`gDWHvmAp=Fd$Nn!DF{xe@0D~?+a
zg{tc<9eP8bz6JF~V&c_b)QWR4)7BdRP9?n?uQ~HzuqECo6VCTe7j1p63Fpf*8qb82
z_8frRb&<4pmfFjiaCYrx!a2_JzZ&CBC9E$JyG|Sr{Y|hf0<!hg;pB`rTIi8TZ&G>B
zW@}3BxHI0Etrn&D42lu`iPcF@Lf0{7uKB&*x|?grRG=MatC??RSSL?p&9Gs8<}<@`
z6bCcxElvV5Tg@tU2tH^sk*7x{YW!??b-tnIqr|yMr-$37PcnuY%1-K~>=>`?Bd)A7
z)KIp(m$Ic^S)CE1UT3JG?3+*<eefAeK1!@ls1Hq-pc<QLp*%bjO}%uFwQuDC4z-hK
zlJUS$r)&)rFc9F`Da~o9wU>r2aSahRK~|Z!u*!Ug%G}<Zdb-(MBOLHB6HKE_Fz)g&
zt!A3yNbSFy4nb!>yr7wT6`F?2<}y5M0h85bplfS^EG?97Uh8S<yX$zr;BHdXh{fe`
zpT*_)oW<pMpT(uED~T!iCWE_Q+v)k)IHhlLAJgNuRgPgWimaE^wevuNaVjYb3`SBv
z1imZ$&~{Yvx!h;h+plw*)ePt(-+9Hwr&cd<ez9K6Jvq#JG55-OOy2C(ca!~k&SzE5
z&Azw#xDBVxY)W2zGBkPhsY|I-M5pVm=dLs1D3_tC!`3lV<K3q0XnnboH(PRjh3lxy
zw_e3E>UtGd^Qik!7e1&1e*QC-pWl}FVd^Iws9dnU$Q{v5hYC((ORqzg{l2C{mdP``
z*ZVmge*gZAg7`(>^3o2sB3+pxpN!NOciO8bAK{=lA(P$LO8+AB`nZ*j`b(p09+Jsk
zY}wz<yiUk9f2M1mqmcW0=Pm`@#LKr6wl8S0>m-m?B&J;|UAmL>65seC_$Dow3qqnG
za4#oDeexmak&}N`vLbP(F7hh8Nfqv+Pj)CzdK+?*|E-se`tyqZ$eff^0Pf^k{dtW)
zlu8}%?^Q&-8t-~Vi+6vl7E@zYZl+i6CcaDjeLkI~z%Q+U<!B5`7Wl>xr%bBG|JC=D
z%~$8-zVgO<w#wG0#(AY%)W&$P^k{!+A$nqeFJ~{;z1(S22gzbD`{Nzzy;r3H{i91<
z2R2wv-g#5Euv}Vsei+}b*#SD>-IFw5L2<*nHZiu?h@pLrZVH<oY&**0^E?xdEfqo7
zbwY(t%6VrgU)SHOI^>^)g}i2~dnn7Zf2m^l8<FQu(!u!?2-EgX;=otMxSMxlcPdE?
z=N>W>7srjA6a2u6>buql$`sf|Z8hJKT#8mnB1IS{q=<_mmv=?VI4_Ev7xUc(Ety1Q
zIJqL7Pu%yH2p6E?<$Aa@QhTc}{{B0e@b4~)@#7GlEEd8z3flQaLbc!T4lYtydPOPQ
zWo-VfS6J8=sr|m40zBG+GC$)hb*WdX(^V<si=w~ZzgcAzEBH6Q!pD1sUHttU)b+;b
zc8d|`!c2JArMUR}U2+&}jJ_w^TAkvoj~B2QJ;t#7^JPp3@%J;~-|72C=$B9dx%m4#
z6n}rK;_ttt`1@9Miun6o8hVQO`(4&ywS?JgIvw-fpfWW+DtnOkT-}2pBDcQCyM(?F
z)SU}HbmSHI-{P)LsjxVEoLL=AWr(Q;(`nW(j^9v$N@|47BeJ)q=!k1Vb$i8!d&R}%
zBefTDV+tYoxiLlMoPU|CcH60LURQY4imAJ56KY(=f90!owO9NK(xysDNXL;kI4a60
z{AYC!1vn(>tnSq4CN2U|Xb+~q8@Ac&bw0P;jkO78={hvaTHr>Z%(>im1pn7k`vR%d
zFt5tgt~^-y{Q*3vr#dgmS?k5>EA7;Arn-e>Gb7wiVxzkxC33+#w~^df_!hU3bc_E%
zcpaS|y;TJwt@jI>+?Rsz!Qs)j6=JH}eJR`r;LGe8k3SOoCd1X3Egruj&^icMJpM}j
z?q?XP?WtPobrlI{zazNlT;Wy8tfgQb0zTfUdsS%T*(pEOeR(48{?uT@`;vlexLl+X
zFG*WY!|KLh!xoMN2=QTAr=w7bME|LF5g&2*7C)HDJ|WE&Dy%Z1=<8?~1Ej(bMG9Y*
z>Sm^jR_F-_ar}I}^O%m_WS<URG2Ap9Uk}H)a=@0e6)Z<}cND_Pjtj@;!p2S{TCvuM
z|007_f^p2PAhpV+E_JEHNrfa&9OF{|gH(V~ha~%xRG+##it1WEDQX%}*YY}6*=v}V
zZUec07r`vLtv-EHCByNa>Ns%Mh9X2!7R;S`qQ2x9jgAKvKG*vQC#fR%iP_(SS6l;L
zXKe7UZ{KH?k$25AE{73vFu_K6l9zLj%VCs+jk27hyqw>-97amaD9fqPnq{{5rp3uc
z%9h`^QQBvAG{>%W-$bszLtP8>nIp{B!VScsx?S^eY{qB6rC&ihsfUy5>*;KliuZA|
zub1B<)$8R?Qbo5Hwd^P&7#B^oyjn<@C?q-$<T$4xvamF2rQ#y7vgU7v3CPvjSr}Zj
zK`LFlMyE3zJZ3dU`Mb+BGut)<Te=KC*@`z>=qau%@`qN(MU`uGrcQO(&+TUiB(GOx
zEQ-~snp}+KfhT545MN#esBX4U1svC5Z2r)}hm}$$I<i|4h82PI#8)i}sGItPysIi(
z=$bbuHfN4P92<Tn-1&M*xX^CLfUX&-IFfO-Os!L+<BF$7FD&+|WUT&LMUu9lXU{jk
z7$h91Ks*)*omSC|tJ8wb#<DIIlZt(ByV@D!Ao{aNbaSM&1BlKS@d43DZAWA9m=2CN
zxm&k&G12Md=`v&+Gwz%FWg%+%?{_(0b{r>>b<<o&^YG+oisu4TKk$uAR<La^aumf1
zKx$HvT>vDVNh%6!PA;)aNphkI_azc+F8QulD7W-|&5y6)n2%pv?GR49kNb;uG;gSR
zOT->*53*t;hw=w*;!-}@K}r!Rw-?$K0`u_GwexG4cxi_3k0I-U*R|j)6@JqEN^%<I
z_@L>447~HoU&g&Bls_z6zUBp?cl*A4l{(N3&?j>R+sEVKVv42P3$5UGdZbWm+@#$0
zun^kNOIHUn(baYm5q!%5V5u=L97d<c?v(hVgIgzZYVZlcD*k=MmCeG;NPHM!)>dxj
z{Ce%%!7DB?{mF@e$k>wu&G<i$mEA=5xzwaXV^6U4<3NT$PgZWm|0dnMCUd_?S@Vxm
zqjSycJbYKCk@{d+F_>!o2oC9!{e=4!m|g8*B^fjEVF6-#VxjdysMyX`pF}PSw*7@}
zXK^d}bKdNxCmUoq1~e9LSBdsDQ0)w!?g|J-5JWZA^D`z_BG@Lk2%<=t$Pq7&2oBx_
zjOEFP_|EfBIs=Z?;2psp1;eqBrMRNbJC|)nCeq2H)1@8>wrjf_Hm`UW0p$)az1XG0
zTwMC~UizErUwi?c?k>HZbf7wu#pt@EPV$<&)FSIm3x63*w#`$$I{v8S)|KXszCLwo
z4*DkV#Ey_iFf}#{_r&ib_)M-4Ya-#YDgkwRI`n*4oa`ZJvuT(mX%5&Ye8fEt%F=rM
z0fHY>S*;5j%bWi!fS)h*gJTsSRsQ`H1jIWHidX1;I+wQt&zoZf&_NpAo{&6{4AKa@
z?C9?5kMsN=5z)RH{sBKuZOt(ay(|57rN5Np%6exrc}Qwh>T9X0)B&l=)PAXo)IP);
z-!oO7+Kt#jyQIoegHxrc0eLZmv`)=V9F5zYHjf9qtzDhqm$!e@Zegm7CXKp|>;uIM
zS}x$Tx2g-r4j~9d74z(r*YZ5O^VqEB)_1@0Z%ECZb9#?i<Ooi%F?NTDG8}V3ucQCg
zm2z?gzsMUM*8u#y(VLE!#f+n?j*FKb5UG7k@>RI$j7a>#%FWTYJKrwms^)O(#y(BQ
zhqp=HoWqD&OM_)a+SLVzfHGWiLdoVg8{-#<jH~C4N`1#JqF*ku@mJpbJ6%R~GIeFj
z&KX~`Rq%nP57WhPsKXAU)=AY018^8OEl;Yh&{MUZpq^3Ud3Cf`7p{G@dCk<3A4EFe
zDuxHJ3c}7TFs#N=A?{WMSwrtl&5E==qcOgK6T-!N;V{R_v)z^*i6L5fO5Mt1p($=c
zMz~u&H)3MZS==B*T4e})y<`=&q?*eWPpvxA`FgPsx$4+x@uAbAmmbOriU>+u>QJ1+
zR*4^P!bk%%Difm8wGZ)uzC|-0|CSe9+J(1uyhSH^$jpJ8{lV1e`<lqc*g?2r296zj
z;eOkj4?H&3wBP0kk!HC;2gN5Fz}Gdi$kzH^ZH<8#_f%}5A;$pW{a}~VqNDaZHhSTH
z0bRsxS0>sb_F?n&!T@8BSFSUTndvU+k>D{FUkEu|{f{wlnUWabbXg*3sOr0g^{1pm
zdxMkan^uLzAXwF?*cnd8po0}RsaIV4yq;fh)M+iaty;-(Zg#idf4CEA@oTM^^q#@Q
zV<;MA8=omSBZpkdW*~O1UYlU`wNMg4YUl16iQ??g6<j2rg>dcW=G{;W)_xjXbO7&m
zujHqsHcf;>_W=>=ywxheO3;VfLgz(BcHyucKX~ayGN~MXkWR6ow!ieC?Pi<Ny^E$e
ze!KY<<ea9l>^k}!7aw-HJ{o-*ALV9jX#^i`LhNpBDrM(7%KQFVeGezreLOHeaZ2{l
zmog6P(cyK5cInV}I6)&#vj8H^^Ev?r^a0}cI_MB}V~jSPg1qJeM!A-$m;Fmh7AgO4
z((l4<0sbzcX3qxX<0Pk$nlXV*H>}6^(oW5NFh}OEw#pV&hML#0DHo}3x&oxkRHVAu
zKFzN*$4{s<W6$`E>Hc%kkO^bP<QX(K6=$zJnrFHHaHrdRAL49wnz9x?D3<Bt|2Yo+
z$Q1G&akig>RFliumqjOga|vA-V(%;rWkaM){VuPmy?HGx)9Yz^9h?pw1Q=6&)1jxR
z*A#LH)QQW!gIv`|A~h4BSxGc1Wfx1)y&D&ulP$o=5=ZlD{6FE->e+Wg`OX+aVo#Ov
z<}>lhEcd|&o7{rIM*03O!Wmrj8W!4Eac8)Hzm+-cf**MK*S+rL@7pcEuB9to*YfFs
zm+V;=T&9{@U!~+Z#S6JjExmrpl#<HAl}n}+RTe#wu;1d2L=g{tDgzyfK0Fj#PVmlt
zor&Pe7=MSaT+*-7D^*lk*OBOJ#jTc(L_d3RmG#NxW^1kJNR&{dFjIX|rAz6TNhqu=
z>qrz+q$rb8oT;WT^H7v2Q>@PSvp=rsBA4LWFU;1RX~R|BFH=vUH|j!zL1AW8eR9=%
z{VvY+#p_+MSN9Z3_#uvbJOy&MQ+^X90dj8BqvjF6JZ40}O5gh5`sVpgi^|a|^tWRI
z;FG7ntrLGOvzs@b&|VPAX1AuK_&B!4GYX;7>V~$h!Dvh*rl<?MNn88Tr0Bb?uMDqm
z`E>o<%Fb8%rf@yir|}s@!DV%Yt?MUn<}X)f&cDO8A2oeFxQxa0fx^~}<UZB8zHk4{
zRIqu@L1YrriuUsgB#TL@;Y86#*`jlw>3pTM|LS_;T1(fqHw7Bw-%}^|Z)kfh7;UGM
z5dxc?Kq?)XsE%+9Y*O?U>+Hwt=S0+zNUj~CD0;Pjym?N&b>z=1&3OfqirnXoI#bcy
zJ2mQE{oVU`^V}6)_Z~zetEH`s$QibNYcng!ATl!DSh!<q;X5X&NT989%I^yIQ_kUn
zHU=SC0NvB1==w?QD%s{tEo=xbJFkFI&JRVRkJ<$}`Sc09MpgD?(~0%LWeqH}4;A$?
zc=|-4kD7p3W-9U^FfKfnYMLhGWv33S>7dOV6nh{1gPFmn_OIF6`bxjfS9TF-S2N4e
z2ger_3}NfH3k#z=KQSq~xpn=^tsN^`x9>T37i6d6gPTrDKF2EU^6M9V+5#Bn95@O6
zTWB{H4ECSv?B&CWBMR(;;I*A?oz43sf5TTUq5Wq(*0**&QQ!LMfMDxl-hg4Qp$Pj8
zOmi|Fu!7HMx**Iov*!wTE3_^Kf~`92)G}`Pir|kA*38964cA?I<xMB4P*qYEBimoq
zFZ@{j3og2bzmuY{`#CHe^znLoIhj84vNTyj7u^1v>a99!Om#NjB6d!Pf{X5w03oGi
zF>=I8G(YP&-*R^~Rh#DLS7ci-_ccu%gn3289<ilco#q$|GUG{OS(eaJ9GbjGAV3}Y
zMC<ke!9`L)B-PX0I@Q14iU!+ENeB+IvY*ac&mW*5*a#HzlAF;uk{#?xXf)!bCs@PL
zacr=f0*qw*+VyhgxinA)QwfyQ0&f=vDh#PnegvvS>ta0R`om6fN8>?=9w7fDsxEFs
z&t4sDABqM+jaEo+gK*-heXI{vO=YPj6YM?e5V?8xO<P2{+<nt`8LS9sFX8$pK)}F-
zr^`>(FBX14HqR5Xfz|;>0Rm6LHqHiddQf1vG_JnHi{}|<g&zjOQJqgcsUHI$^gOqQ
z!Z-VA;QhRTH}<R0Ta|%9+ZeNpMHMsO;M-ulwJscO2qf>OP;NFBOvrYn9W{?no_La+
z;J_ZV)a7WY{X_0UP3_$y+atC1AEF3aA*fhW#G_I>EEu!I-x-g`=c8c_sjm%*)A+0E
zya9z7Pn{c1v;hlz$w7q84i0JH%LD@V`99ew9on6`Qv(UDrz>%e1rvh<{Y?jKAnDNN
zqbc^97yMR2$(Y3G51kxx(aVxUavW`Gn2l2ONV@jDmjvzO1L0Lu$_%>E<I8!j&~w+6
zs=}3yUxZ_qnD{$59GhU$Z+gTvbYx|QpXRNH^CQv6b@{o@tL_NbKIX3I+!8D+`Q*hS
z><X`P%7V2eqq87Nz$Xkr`7e?$LNWdkkcMFm1*M&ur<pE0HeOl{vVuf`++b|KxeV>y
z1BETGcGPTb+0jxLytXS`xEY4s{5mlKBO^N`;ZKOfk55mErdv1lVXf^mcVf+2Vzueg
zf%Y31ZnBd<xz=g5c}Y!2_Veb>nzgf7*r(F1_TQ=e!8V9b8%KU>73F%wetOv+!DaQ<
zpSN6p9tsyeQ`u3oc3eyF+6TggZ;)NY`&;AGS!I$yw>pdch1eJuH{Y&nhN^0|=GR|b
z<Nx{%ZP`)9HE+yxvF&P>Rk%WU<Wod?<vG&2y|8&exOE5W^0~@`6B2kG26aCB!9>nY
zGd#{v8RAx{LO7N-#}%f4Jw85eT=>bi2v^S)6UfAkVn1fkIh{2a@n;5rVROb7YDCpc
z_Fd7JjGwcsZ9XZiOHv+!ANQeRc-|50`C-OM?Jdd;tHd;-$@=uu;<dw)Z?Q(?+#_yt
zJeX^{wRE^v-#(_RxQd}YggW-cIlt7hK10j_dEj*RVe#XvkJXWFF9DaWHE)4rq4_Tq
z$u)+)*O9nJ`>hJ?d0{4}OTh)tPYvy!3d_Qg>)gunRArAWQnv(WJRD)IX(Vo{DsHTO
zgzFz|T}jak$xypCw5^@LdpP>Yaq)4(ra}Z)-X<iHU0U&a*EAgyTy`7^nw3SZuS}Q}
zUE8{0czw%9>*tK4uBLIpWn;CLwQib#WYqsdayHL7QaK1NnVi&E-2(AQ?%TN!c5aXu
zg{t+D>}PY=bZ#i^|73miVXq^X9F#h_Cf&NBU+0EhRO(5pk3PH*JH2EIoqL|O)GIn~
zl-L_G&WGXP<PReVhmrWuLnPN-sr#9fAo6JY1eG24JNwFViZYYAo=jc)V=F>{E;9kM
zbI9%R1>u;HRY)R353r6FgIAar$z~5;JDN_Qz-&aZj-q;G-iGL=`qoW=3^5e5AK~yL
z9I2l|8B`-3h4lcnzH?*WhW?LH1Yxuh8KJ6ax*Bo$uT4lb$jlkt?yG9<9rc}?`lfbo
zs98fVd=<=HK}Kmq|4$pD?@Jb~qKEU2PMwT-m~QkVa~D_o(}w;VDTBZzcv?};m9i}R
zM~qnV;U#<EMR>{3hT09y!AR|+!7I{?v}IhNplKIbg{IbSC$uA=OP<ZgUB!XI@K_<5
z5Hr|%K55|KmgHHg87?&|c*yGJq6Oav;ZLeOe^#(+?_Z(@3J!gW#}PO1I4gMi(>%X1
zD;VPc4E|R=xg~h!Gkkz(92}aWz?&q#NCE!O;D6OC6nK?pHt^iJC3t!l@BGeqa7*yi
zl95y@O5QU=$y?CzNt1E@Xk+d?v$D<it!yGxN3H45*Ey7x+CN9^dN=2)!%DP(qs&Ad
zcF5P2nB!D~t&jzK*LoLDob0W4KU&vqy{kW^{+snDoj9F?xwbM9^lb<CrykB(R2}YH
zEs>`1<*9`mYdV~MKYn6iaM{4NHS<Gkrl!`uA8a?5CdtBDZyJ&E5#vvE^txd}^s&~B
z!&^RFKc`k69<@1|gaG@0)bioxIfpBQ&HF$j<5wo6YPD$W$b2|=708*|MWnhT^Ud6U
zc5W=~za{!4?KdBh96{S6@Exri`*m*IMWwd%e>nQ&!jBxKI$5|4tYOKd$8GQP5aA3>
zA$yj?E9=^}&M#;19$~k4l5752ZaiC>A{3)=r1im~Rz|c9YC`3(eoj4=HPu5X#g*hi
zN$V%j_N4v~kh^)#QOcccEhraCOpUKui+(d(0sA&cDAb^}^!?nIbGsm*{vSo3bscIx
zJT*ns_de7E@fZvk`?GFzO$YhOrLMqz(-f+Gw|NK}YcA5*5p16#u2WRgF)JMW{_0u5
zZx8yfXAI8=-D<y8PlC$)p8=kq8d^jexW4yyUEU+0^J>x`2A%mm;}M}a_!<zto>_lZ
zp1P*4U^)t$Rfta?^L1?8LiA15=DTuT$EnCfdG>+UH)l9WC|EY7LU&D}_S2teaV5SI
zPnEj0EWm<!RuL*cHl&h#?eGKJ?}PtL3r+)0qU;FB-W(p%PE*<jB}ggF8qG%TU=Z4Q
zK3pD-Pejdd9L`!}*^<o-goBehxnkIg-9TsAKAi?CqK)s<qf^teoyzZxDdIET*jXR`
z1d&D`GBI|BkJ$6)&nGV~eDfC?gYL}Qv83OmC6^4GwB+*Ax+OmtG-=6q22Wb@gW%#x
zm8Xmw(0ss>iTwvm957&Fpn0#B1;qoJLzAN0Cj~aw1rn12>n8;gM9k?cXp|gKD4qd)
z>1)6s#Df!W<0VOMz>)Nz9R(%@wH-UAD$MOkEZnR~k1Mk}{e;|_Z!7F+t7=&gU|Bqh
zYWY4~WAHZ#NX{zpl3hl*>d)u-v4ZaXh?mUqn$JzL&k005vi|BWCj@wWNvhHB7PhSk
zwqqksw=C#S+p_Sg?Zfz`my>B}QjeA>kQwo|r+SRoSAQGg>`>}fH^LgbM$vdsZWMtY
zb;nC?@v8jNqqs#hT3XX#BWXXv#x#I2-Rq6%>$x$_PFL=H7We<$F)2b%-k9cdLAA!G
znK`^i-SLuj-eI3FJ*IW6xzgfg2XT0A5P$jfGX`;{*P;&<yG_gjs?Hn4?IUx8_(6}l
z<0ZTPPY1E94T7~WGZUk8gV^}VXAI((PktVDEt7YGAG_YJ$_?VrJ?f5^O!KPz(larQ
zmg?H@UdjyO$lM_I?a`2rM4skmif&Ay+f2O6hCgo*BYlH-{p0QcikC#aD!=p~kW4@)
zLN{jyF(x;N(|a`J8$|GP2f=yM{6U<HZ7o9+6+P<a-e2!X*_R%~gQ!m${4-IT8^q6d
zbcdF25XX8g?wlsRL)CdRaU%x7%pgwdQ8)gGkGcFWJ%}{oq*fYt4Poqi#U8hP_M^`j
zK-6n(=L7gJs*NUFI@2v51}>?JCOQ)Y)a4{(=+j5(=sBfJ!i7(!Ux7<~%3xBHYC4kh
zB-eWHhx71^GPnu5<X%1O$HVXRum=xI^uWqra<Lxz@i2pjovwy2sLA}*(1-Y$wP!1y
zVJ(+do&qFxXHy&7%LBxtAAUyFEuUGnmYwUVHu}5+MDWV-tbEaRSzv^^0iy<>C%;J<
z#DN)_f3^-<vHXnXJWn$q7XOVNlN2xc;GbUr6OtdXazvAz$+FJ3%4w`&abxA=y2Te(
zPElJ8;iz|1l9$Qqf^}w!*BLL5WG$n}ZW+vMRDb0QNY;Fr!C7mai=Qf740TZcB0oGC
zi_)TbeRheeoq8OKDJePGR=bj6RFD#eytkbPVaUJqAPni$gD~WedJu+Otp{PqJRWw6
zA$L9UMKI)P#axP){Bzr9)bxYTtSNa7ReZ+WDhh)Jt+~CUM>Fw~J-pgKlgg92?j`!X
z<~Eg`+r_8<52lt)SEf5(XlmDP^+Cp)+FKv?qvOt|Hm<3SZtv<hpleF;0F<)<nl8xO
zkkFIu(IZ!pO-|R8Kw;OEV8N_aQwAX@PT`z&x8ikq<$I|S{qUA>te<Ipx$Abs2m5!6
zpN1MZJ>tqyY{%XGIC;I9B)kn>%p4_$zVG=*w!Rr|nJ}Pvza>-p512Awz?4Aq?k$%i
z!w*?9W#E7*r30o68Zc$>fGNSI?=!uZF-h9Qb-Wk6Y|uA2-ZU$CAsf2OrFx2&%>Td#
zNt2f2CBxSEA?XsOaL5vgB}LbVy>Rcv2O^obJ{Vq!Hd#M8{lIf<)*{@-B!zeEtg<kk
zkOYpcePZrNOp9|a#%zJw(%F!t?9f35PvL=b{$M=cQ$v-Os?4b=wjH2tfE<pRY9rBc
z+`EIGk<ftBXBUr+(8scH;ma0k^CRDuGd*JPL2_j%r>}mkhkMW8Pt|`@x{Xi6vEkv^
zg0ggI)YoW|r~9?R@!U|>Gl|;q$&=w0kRlT6yE(k@eA^&3GmxY2pPnh~dU0lY#4YxX
zcEM-*rg+xU?(N;nBz13Zw!V$ct&&nGNM?n>DIJ<Yde64QJ=(7JwSA&239$*>bW@ht
ztlep>Pp<E{8;;HO{j~Imt^18AIPEk0TiQ#1JNT++zp8um>lc*s0F<?VgqIgTa>NrQ
ztzGAnB>Z1~?$2+V{rt6MLo)9NzcQlk_H%E3JM;ehx32r{Hy1sBp!Y6f!wt0#q^qk-
zuNQnV#x=%{1Y^0EV}v&BO}nytmz$8OC77Mv1R;48eo`ULK_-uq{h6@zh<R1OK@TtT
z;76E(ZuOthd;OnMt<`^h@AWSOGp+td!SKBLjX$ia%<_i}KVgWo%hDsRr{j6$yY=T$
zzU*bZlQZKT)O&vhlWhGtd7p0e`}7U1Z(;`p+Bm(P&nk#5HXRDlf5p$P!Sk!|{YvyM
zBuApJh2sbRwg?>({BT$$p=8XNYKt7lR>}t;-Mq=G;BXpbTFQ5#@Bm-om+!zGGXCHB
z{Pnu-{k8Hx*gIEV-~WMLdf$8S63Gic1kYaJwVN<i`0*n3_ktfUk!<i9K}&h_aUwBU
z;GR1W%%L{y|DRrdNw98lQ)TI0;-tx+@F%)?;iqXrkY6&qGtswlcxeZVcWGVA#tC&T
zkF}`mAlcmuQWsDRUG^oTIuoUp!P50A7Tv6GCX}}DGRXhU;JdU8rbc%rb}8MQDOs8+
z>Hlo7|Fhs-n3RC>*EJs%VU(VwiE?aF2(1-;nu}{XQU~Z{w&~x>(BR-Ocv_$dYwOF2
zAq>G?T|cA``kvMYt4~{*d53E!Y97efB^!PJ{{cRUQ@;>=-o?t9fk$uf8PeGcd_W)M
zTZkxF);Cx-4e#G?0(-Ps!I6#LEQI5u`)+0>7pZB&ShWs-K$w8=%B5fI`vbatzft_k
zzMn1<mj*DpDRJAy1qCyFtAX^hd9UKvJ?-0nALg@fJ9@Jv2xBZqGA0Jn*b67Zt_ify
z0;e@79Gi~ov@MqD5p($5dm*M~mu1flB;Fe$tL(PK3o8t28T&ci?dr7`2dNjVx3XWH
zj0M9M`6>96bu=9{HFkhJO$lOMM@WPC!GAc0+jE^fhQI1C>zDjhhuOkw{;n$tl<;!%
zEBO19+tD;!-^;g+)!(FqEdNT6`1@XB4yV_j(L?<Wyu^-Hmx~>>L3iE6OY(cdx1ZVz
zvS^!vv$-TWlFc8BpZnei-_Hl_?)0n|(Eb8_r$F0se|LneV}5(IzlQBbw*8jN1AUqc
zaTi(@NEX0>ByW&b(0t6SS+nq9DjuOx%7>_Rc>?LQuz6RWHuF>f5MzD1>dFgKyM<S^
zSf+}uYO!2B#`>_fBbFTK=l|QovCEl*v@mBj^SQNYpp%bAjM-CD?z;^hcxwK|bC5^r
zS9wv>j3pEIK!yJe5FCjhaXPx-CB>EF`dm`X%_w7K6-2^3TJxMHm<6-#;pred`Z*n9
zdvXsVrj^q_&u@oi<bIOORzPod2V<RJ+xlP`i$wid=@B<5Kl2J!ud*iQ1rmD`-BF+~
z;WyQX3^CR}qKsqBOl-clxB0-ovbCU)3231UnfckXcOp1|cJm-YFD4W;^|$Hz1`E<k
z=GTW>gEh5&2%5a3PYyLX62QkMmKgy<#EyWuXJY}$J_^1K{LVu&<<BikR1;-UgDrRC
za`Im65}QNh+{**rJkI9(%=o@MJ_SA>pPpm+_TZNuaV#*(4H^H{@+?3Er}E@oY{jzp
z-U~fE@6R`UYnf0qx35h-bB!C>S&SbhH?bS*!>8U@UpjOdM|2_pAcs~S;+&_9920yS
znL_0f&+s5nK6-aPiY(2a&rjd$KA+~F8#^9y2r#BPqYr1_We)^<96P1FsUDNswd2JS
z>sV#NWs&GK?n@XWPoM+Bu^D)Jq|<~W!ZZfD58&i4#<4WMCy+~7WbEYf=7%G(d6v1i
zh$iFS?oh&vg6R=g?Uun2XC-8iR3eHT;0<ldT^gFVe@Taas%3%gN_JlcUzkEAxvBH;
z2?o23vU&0z>yNQ9M<%Z0cw{*`O^4DU)xDsCeW<mvpaOCBC*wX!=US^zKT8RW@+a<M
zWvlPc?r(JF&s)6KFKwA1c9{GCqk!vA>x3e)gdSLR&K6D0(mZN|UxhU{l;)Ci_dU#i
zw{ZL$OxP)`ksUPk!vOpg|E$c?yNmXB86c-e9L8YeeCF1NUhwsY@A~jL3*QAC1`vF+
z!vemWhV}yA9_zs`{q;=`#~@|hIfwD|Vt(kIM${jPkT{RKGBG}PI@=G!ozKTtz@#2|
zHn6wA`X~(qzK$gWp)RM5z+1D5gm2vil*p7uV_rfU4S6ymZ`Vm^Ch<=lPNfl6;&hj&
zx+ph8Ni$v2=u`DELKN3E{+Cwdfg&{6?*-`kMOzo&nNM3bA6iRh)5z(>%v6m|X?BoW
zMnNIr9hpqY<W*3v5en3ERaiO{*XuD$-3Z2z|Bp>>1a<0J*c-v76|VB>N}Q1yL504b
zsigD05&T>qGlIHw=rtIHi<^Srwn~bAM)J31-A4dl2H5eE;`>|+xG&OKEoON@{~5^X
zM&NoaxbO00p^aE@|8!$7aIf)t{dsVIMISr3A7Z`Ek?<G5haF&>*ENR^1F$4#AUmtK
ze*My$s?Y0JB-gK>!C12RFcN4AAI`p`J2XYF4xT43_rnu;Dj%McbDcIU5Ii?Lo`dJD
zulEAaSG+m;ynbJ!j~zT;g7)+2%j;jjn;SRZGAZTF_kSUBb)WCwqUp-Ob#QO}tN()i
zd-t_$|Bl{S{|4RTho6y?p9%EM^-msS@sfspU3nqn#i}3D$YTOG-|Gr|9`H`eb?!HC
zJ3sJ@-cR<#$LI&Bl$`JX+!I*dSm@>jntzz}`?kvj@>HC`woQPU1<(nDazUO_3XheW
z-)qW=_Kif(MA)2HmO30NG<88VvG9`u)YNki&QlG%j%wghR09`Q4!T>kpSlEnTixPO
z)sfc8WreAEM0V|=D8M@AQxxQC7<_kkMFAyqiUQwfC<=0)1@A64tU;3@VkmxtBjz2R
zOnb)4oX&Ql))9I74nxMzCI6aa9WZXQ-yFrWb|n+<<nH&@`|`Ja@7fP*OUjb)nOoxh
zUvXF#@V3OeYMs`WHrJNPGhej6->uKDZ>7fdzo_r_ZuQOWy*{lk6$(Ba#g4!R$@DU1
ziT25+awu~unM$c-%7P<{EAurnmwy1@s){Q)-f9Ym3MpjlRr;9U+|~>KV!fV_IFij*
zjX7Ykf9tjV5708B68fC>(=uA@wEca1Yv1H$PXRB5TO-p(0FA2fs)?RM4~YjNHbi_I
z6-l6pZxh}x9N#;27-AX}li7`>(@*(dQSGjCvh;eR=kD$On`!9L-ko%!M|;NrB-&f>
zziaQp-rAeeTYKN$WbF<7!tHTtM{s!qScpP5h+Gi@{(P&ZJtGe~eeOx#miRp&-xxc(
zF*Yj@`~Gy(h`umzL_zGh=_p0_YF!hE9yeWqO`3zuM_?D#xJp6c3tHC{lLZqp!qn=6
z!1hu)R5C#N(y@)va{|%t@u_yeCg7iuIS(PcmVFEf3H#Wia6~_W`Zm_-5$98x%t+p5
zf}IB2?-3`Env-vHbDbVB#>(f_-yG;xe?}jG(Pt}>D1%Hs(O<q5Nc8y`gA;GwXrn}6
z<d;=4^k-rz;IQ~pei~VmkR#coGt}P#D1`H4<uYw|%+&$ybm%yBqIEm|K)b@J1(|A!
z>uTaqfX?VRes!UA7bme`aXAj7!W%hx9#GZc$C1df`oqH3L;w<YTA{+h<{{ZOjv{KT
z&Q9kaqBk}8ul|_^f2$-Kq>HY>pZ6n+>N)a6D#sT-(U54lBKZMNE2Nt-7R~(;jK+rl
zeJYV2B37~ynIRILvNy*|9^<h-IAjXy$ddnd&;3>iK;9vqX_>DFS+BrD7UMdGOLMF0
zI9E(#zT(3(#a~i^C}RGgp)Y9>4+pyH%F32BRvxi9ynFD@#>&HIMZ+O^!$-qIEV;3A
zH!r=ha;Rl+{(y-rFXE*PKY=}zJ#-dNd-K6=xF8G{j#i{XHEZ#4CCrup1aO0ijs+Ij
zv^=By5pXMPPrmb=`qO|kw@bGP=p-q)3|wN8!>wBi8w<C9_|x6~-#_eMfEvi?t5&fx
zrfaz5dlfUwktE+VG+Pnhj{jr1fI-EtnNDb1;@^MHXX1{K<Dp@9NZxt%u7L(o&|)lg
zTlaP`tb-8Ue&4iVVZU;&WjR=eI<8;Mnq;|fHoCIqp2bRPo)m5!|M$N1uZaWVx6dSv
z19l&lP$nKafd)9wPHt+~aQq&ZIr`sZCjPKkwXExERV|!3<NnZl&gZdD^EtfC3jUx~
zrGr(m+5DKTLq=;njOTt7z*_xNt1H&pqC!JBDf3?Na&JdiH7hu~V;ZF|>)hH|)I2n+
zsu`eptx61fRp43|j>W8w_BFx9(}j}DsY?GY57%~b_|>p9(<?5Rw9>(LlxW~9P4R1#
zgoW#;nq8LLfTPMxE`xwbtz+I^&qk?M3xe%NXC$n$fvVwf-1R8_QvpIJ4`B;(n{|*W
zYO1hq+nBS1Dg~|rLgI)G>GXSQ5gEu%4y_9giOna64zyZ@U_W&gvgyu@y!mX^_*p%G
zW$W-xrUzpj;M5>JC<I0YmwjDntu_kgakT^>@Oow94mLEY;fYV#C#ImL@uBA`L5AU=
zTB<*b&A`NK<hUIa^AbpWfJm1bFTA$bBT~E`k{U^ZZ&=;OMA7QRKovzZih5{U;-x?2
zW51{0x8;loGN1a<T8CKWhShS{D~yOqxzNpe%RTG$Zn*tSpA2qykj6NsA{&F-^I%Zv
z&~kDOw_WDwYBCd#v{OR3ty(<XR(@gAg(M5NpWuz(m{NnMtPPI*sZz}R=b`!KKUJQv
zcr`q?>Fcv1!OK=jy*ARJH?I%E`s>p}38g8G0(!Q=5uE_F1z|e<!h}J{p+IC+U*W2p
z-|YYvxG1z<P4$fU3ZbzfffDo&G}L1_Zhi7j!D3hn$L>)lrB**U9BW;tvQ}3tre{;-
z(1{_La<Olq2wz<!7PGD~`a6Bw7`?}ewzjH;Lfafvd8_}*#M7Je@Zt5>nbo6hR{3ya
zBD7ryA^h+<61!cMB|ae#S-1MZit@w<3AZPI^!ND);p{zjUL_A14Ein0Jxt(45gmui
zX$~DGJW|*V6D;0fJai$eYdUl*xqeJI08~nJw*G&P36trUZ^j99nK#?PDi0aoSp%c6
znP(NB%+aw(bZ}N}=@hVu!?X)i<Xvz~Q?f{oX{<coz1c56c1;;sxOGaPs98GAiY%v+
zro19~^^4uq&FGi$$LN}}FXmy42!}f(0t$c5Wugx+H%kIu1vyIsszRS7VO9a-Yjs{U
zh8zpXpIe^T$VNx};IZH3Pru^_Cx#ck*})Vif_AD&GMjC>js81j-K<%QzNVmHb2#|-
zZ&Y#0Q#r9=l}^LEhJ#anMxur@#w+%|n<KFwgUlS$)AOn;z{E7)7x1WLp6p@<-Oar@
z61AdBCXSKU<|S%Ik%(p9y^bB6VPy?E-QeGkt7`tCLi5D-{s`*MiNxVpDcus|=ZKN5
zH06tt-@-AD^Xj{c!&q}_HwW8I+>iaRF8!1aK$HiU9nUAoJvsrgo<3Qt_yqvK(n>e_
z#^B$7Sk-)eig0_|37VHssTjan6TUKxzEYl+2)tp5Pt(z}T=Q3_Qkh|Ko7yb^Ez3?o
z`@(|eS`C+gtAa)|{x*6scr*>~s>dd?$4;RYj@1%pU#Hb*Jd05*PMZ=(zW@#{e6WL_
zIdKXWUGsOk5f8OKQ(18T5o9Fx_yr0P2D>?N7D@>_`*y-DL=r!fOxACF{ZnsnLce`Y
zUGTcD#8}Ft{zW}EQ-*r}vX**wS3OVuoO(JK=xrov(B+Z^Dm1rxsN$CoN`CbR2L>cu
zWObJ)0O5>^URNd7sn@*HFJ8^b@v6$3^g`kvEz$N7ZFV;YADr^4RDs+}Y<VTKpLFfd
zR14>`=%~`C{^**Wt;G2*G2=7aR@tILM3h?0uge?#k!pci&P<1b#Ul!mubMX`k$b>C
z0=OZq+H-m0mvF_@p1g85Lnf{LH4R}?;;-;&F@f`La!kP4i)2qnPcW069A~pkGMcW1
z>`c*?Tpp(D1S6UlDeIye)1hVZq(-`i=-KutTmllR`58-7^swjx97h0=S_5ILO1cf&
zPlrCn!&dgv=(DLl(1*@W)#(f@sJZuMD8*{p-4-GojbaBEGt>wn6x~6iNW6h1y5t=d
zjF0c&hy4<TS7<W5y~|H@7)1PGe|00e(n8SG5qk}Q)>TlB_Fp6JW;&FB+tzHg$2060
z%**h}bm)f+&Jrukahg%GAE_<?nHf$^kXzEZpkPwv=p~aX`$B+6`a=+eGL8S0c3jKE
zdULG<OU-paT`>L4%@ipEz#|3V43t((C)*p!DxK6|9=;o1WpTx{2V+q5Za$L3Z0=G%
zzk)Ok9?ukN8d6v7O;=qVe0FBeZ2@rI^k*ZGhaZPPbQ~mc+qHZ)&|sG;wNa!>{LL??
zdB|_%I&}_*705#fp%di+HB%?7D5K^dspja0`wvyEAAw@F?g-z;gLf%Tjv~5kO3W1U
z35OC}CD!v)mna2Ug^*8QZ=8SWiP)Qrn}x5euhQ6$7BeFpi4N`0ac-Sh?LJ_>{5;+7
zkT6&;vBk#I_dZQRWAE+=I{I#<jGZ?h>Q;-GmZ;c*I?QDWIakNWKlUes+n*l;Zo@Rf
z`2_n=zzmNC;R9E#A^hD2o@4c%zB%Kt0)a`Sy{CYcYK8uIJM|5sCE;sd(#&H(qz0mt
zsgNGD(=NE*-eh$9hKCizjYgaB7kSE?eqtS{p%}8@Cc)TN2HPf+5L~pDzq+r}0+*Za
zn(xpk5b+@$YL^SK8do%zNc5qk@GBka%L$lRLF@MYg6-l!_4iuiv4fu_9irT16!NOm
zzbdXwC0`vE2Q{2Suw8+ZX$qRMcpZDvRBCWegZu{6rQxde9W>&4g-am`?JLx3`k5H1
zuSBB%rYB9;rTQ7{bn+LL=f$UB_f+3CIZ%LZ;K2ID(*{agFk)7HbXx!V=;TtwX?n&8
zUuZfr(;rjzyvWq1j;p^flRG3YcLlkeU)O0<r0{dK#sbqwbTXn1lfwgsP$r0nvaH08
zCHFy-kIhf$48*QXFI7c(avJ>F(yT^HONSZ&g5Ratz5CJQ>sG?2Wcaogz(>H#KdsRo
zZ2|eIdkw6{wEDR6j`0T)qyFXStLax6`dawrZ2}2y#Bq1`3;R623Aehpf=u9CZ)pRY
zVBv1@GcF!G905kM3-miZ9qJ<tLLD`oXyCt9#R80Q5KiQH8z*a7Gqv#_BOWqaB_J4Y
zk>iDR!mV`5fyH>sU@Ws7iqpVu_|W@Cwd+N=siv&n3hR(GK^5uH8DQvgO>U}Anob^|
zq&}7~!|S1|E7Qrm%4b@0#+Majg=m11o;=pd5Gq_ihv;!!xx!m;2<~suK9bcJJ}BUd
z=@`eml}(RW!`5H8<u>m;bmqJ-mhumzG0#NGCrqXZ9w-y{%8|=G;G`p$=7GtN8A<&L
z4aca43m*Q(y(^4a%NZ^5wsMQ3?DkTM3GdJ%N*%_ZDnY88dz0Q(l@D6TZL#%}w8Zay
zl$J29=hp};D9$p&V);8UL-_GDxP(-_p~E!s(Ul$vb+ClD?qHd|nC5c5F40#OJ2%)i
zg&Zz2vim6L;8AoJ1>Rdkb8=BiW~i~5Vt8SjulV@C!RgYW59vpJS8=5x6c7R;=AAQW
zjDCv0GCs<}zHnjF*_zjxB1tV*)7cpHMMUj+Y?*5jj71726%HJ<i+)y-cflS2bJlxM
zC6%171<s82VZqw!H5!QLaF1_F`q5$4Ioopzm`~cPLzU(sY`mmxwE!W`%=ju`?5r#$
zkKd?u6Y)ri)h>}%mE@#Rmo)l2`q<6cP=Jvdo&)euPSdd3=5&w~Dd3i0eUP~K-@?F6
ziJPBgA+~#1csbAn+Lse&{mhtx&%@3i&zJN1VM6)E_ukG-8Ae=g$D>YH0GQEFDUoj1
ziMUMCVcrN8blK#)v|izd3GlbUydMf)(-Ca>0RUXQGTixU9}DS<zWohNotXdWh8NUi
za-agjMpvZ<!+$M!UHu9*AhCOTI4Ue<hoW}NNChLd27i1955`XQJ&fhT$|^n<5G&Z~
zbz6_ogYQevr^QCCrz7dmg(8!lSd8(&hs6`rRS%1m6Cu8X50ht`OnYb~dKOE=S!KFM
zlpwU+C3<dU^`$><#E-;SzJiV+Fhhhceh%hh{8JFx$N!u;BaWv*_YB5z9_-`{B)n#5
zR#CA0;RABj<>vf&zVxpmY2h!%*-iYWHf8{xv{YKm;=zjNK@QNQF7f-P-P4#v%v&%f
zUMt*Ks`yy3Y31RArV-cl!#?4=|MF+|FC6?EM$O%IW=gancP13l{Hi>DXVc1YlZt<X
z5qz^OjCv^?oep6ZB8IO-n$<tkU)OZx8FYz%nExJL{_&XDhx^7CoJn!{XDshHa^UEt
zKdOJud(XE&o%}X(p&y@}eJF}y3}x8XrUP=6^Ic|MGeCf)-Eyf9k{TT7q86i(fXNs)
zjYDRB)&IecyEefa!MGXB*9;cK&^`}UdK+7R;n`NF7jMwTUqKi|o-kL!Mr>z|weK}g
z<7ylorwA_k9spISuYI_N#gj|eVc~D^T*^p>fKUo|k?Zu0FmfZMeMyc)`xz$IzSKM=
zTcvir$Hyy=Am&(OaN?_?n>HO?@U>v_V6$r>*mjjNqy45vzZ2j(omjs}{LDf^OjVNz
zhRc9Y5ER7*h0O4IIE(pJv@+9f(sKWBthh3XLJa}*7XC^CYs|848_WRLRMTun*6b;e
z%u*-XsBFbqBd2x=gH7lla>@HKSQs4e!7<HS3(}!dCO*8XSc0grB{2;r0cdwB1CAX@
zQ2>)1+@7Na(a8#aQ+N&Dsoy~m<g^YEWQA+Vmhu#qQEAc=FFfIv^!=|f`VfA(-81va
zdAan8eQDU5NQe4)BWQbvG*;RrCGTI4;cc;GhO&}%dbTYTFZZ~Y;z~c_ta`_r*X#M-
z+ON<SP%ZFVreA;YU%28;bDRn8ng{sWncxN@9`Ej%;6k1WZU`p0`mTOOWR=w~KE9tM
z=fOzM$Cn`R4B)pAW1+dT7_1{`rwtj?p_|^+26?+5rv7d$q#JB2eQ@}Jr8xSnJ*BL9
z4|zBeyn86}<3NDSBwyP>bpcKxuDp#<dszxzDtmG5oU-QOVIAr_N?+|h-K?)`0d9{E
zmx{17-=bTjmh;{K1}3exj;kz`aaNlvkingIEMF;qN%lJ`hGW6XtiBls#z=IV#4^M%
zAJ;e>Jo7H<@NtbFlM2_kw~!eDcQah$6bOH6^Z;`Uik=BW*B*f*gib^2-~lCG3(w2g
z^BJ#i_&RUJShoA}Yaas^wa+!}4HPzqqt6;Fx&UwwSa|TZ@*m}w|Ji4hf46x*F>$Yn
z=eY2gYg*Ewb9(v2_<er=1W$Z~mqW7pC;J?c?NHLXj)sx|n%!zsam||45YB78rHv+s
zFDguT8jebmMoeKU9KZaW`pyuA`RbecdG%>%IGh#~EMu<1(I97oanxcFQyTue<ku~}
zM84E*N}-6}`*(XE*zLVE`<~+m1UmwMKDPDMhW~KlYBY$FR_h9zhf0_Xi~1`NX3B*)
zsbeG@gmq+rxkV&(vEd}f*>-&kH}53gL}%00$Cd|NwlSz>7Kn7HzhDb~SBWQ=@lXzr
zR>CkP6!TEYZ>b2Od4Jvl^}GgnDAhx$O0uKnkJ~s6<h@uq92%>S79+!~2YXEv5f?Sd
zMFzcN|LGXwE?0>mI`=v{ELRkh1Y+!(Ydh!m4aZLmq>gV{P*LcPp~-(<{!n*2OcAO)
z0jfMvgHq#dxo&D&i8OE`;vT}k&4q|JIuRLqqKSWKaJadzwrkF}aIX&c!QpqBHs|?!
za`^t4D~YSdas#HdZtvf;Q23TzECd9Ny~noR=HwpR>%49BEqzDc`N^>4W1QsC50<h0
z)8-W_Y`Yb)JraFilIR%O0OAMlHkcs#MvwKB-9vH6n4WQ5+=QPbi!e^otR7QG64PJi
z^KpgE2Ws+dUr?c;+h+yIw|UGlNA-vM&LZr{8w)?p0WwniEP*Vawf!OcEJ(s&xx1ze
zjj2snxbvL~X;R)w?Lk~s*k5c+Yq~%0O;>nUjG7lDYgZ5#n`^o%qFoC&+Nb@WC4}R9
zk^XEn>7eTuim;|{w(KZux`0b~n!hh-RuiAQY+SJUB2wlUVzXoK<;(;e+0IO$?8$S(
z;9Z>yNDdl1wQyVGSjZ;0=suJv$z4UdgvS^cZ2C>AH1Vh3is`<^+fQZRs0woV&q!t@
znF3n=WoW(}#5F++sep~il9DTarscRntMT{rNZ?t7)RN=9=e*VRsLa>q8Y*Fc>Dl>W
zJTO!IJ$m65<br!>-z~_4S#^Wnf;`Auko!BInBd~Z%D!5RNpFN~8!P)qODlz9MX}OK
zl7=V~6?9`|h+6tmoS6lk*dA+(F{Y`;j?_1f<l4H$G#<(9mYTTUhC}y-sG*!x`v?5Z
zbq2o-Rd(6p2IC$>h#g$W1nv=S=pRJaz4xqW!yxj9FK)oZpxp=_1Kwe{GqibmW0_>7
z_o*rc{y@AJgH5de+68)g>>rSc$QB>}Gb_7VWnc8q%rq;2G@jaBBDqk4BZ5z8dxG|4
zxwlOzOML$^XD9rxE5&Ps|2ck({H0*KInL8q_#wm@fcebBrNNYOFD1s|cY}e8LvGDt
zK#jHA=j}rqC@HznC-Le1x*0KRhEM*IF?3Dbqj1T@@^OVt-xR^(Hdf##wdWwU=R8#m
z#)E%m7Py1uJ=FO|MYMC_D<T~1SscEt7TXViXOm^>Hx4s~m2f0>Em&U6vEG_B_tQv0
z>qq^Y*mP~E2={+D+<%LyX*%f*Q#M$gbmBx-tOdMh-Jz+tfSLrH7FCkRud2A5hdAsq
z9YWWrIvQg~G{(M-VDet$$XA0`{F4v3$_gI4xpCzBaP2yAfU>!x8>6pt$69bvjR?=2
zq91}&Cy)!p;{r__3;L0}=bfOn=}`5{%<t}zSOaAFdg@>khS@HsL)+w>-QFSX86oRM
zo{^}q4#iU>dNQ)+MQozRRiQ{Knu9{-M4YOG*?8@I@)BR_v&gomrxv~+DST6lU!bvY
zlP-Vb0D7uKTa12P{or-Pz>Qu6Lw&O`x}kC87D7};f>RJ=o^34LI_H!~?fY}iXoPW(
zd`8`FEZi234+HBTONagd&AQ#PZn}Q=UXTI43NhF=kKYO`FDyp_EbVkt_i}D<o<nr)
z8^ML;RHyC5OopA=o~zgC(3zGZ{5>&(7mjlemPU47dE!{J>mdNydXXOSA2=H4c)rc2
zjCG*<W8CgnuV4o|{KWQ?R}IKb)56gzj6{J+i|5M&uQ&0(tB*<li;we!|LAch`$vhs
zYl0ZAC)zf#+@G=1-^7hHAq-<b9$eOs#ig)`yT`W|H6uh!2`s5A)0G%2W0w~v2VI}P
zU}ev5vOd^{!8XZR`Z(C$p(hU4HO6rZh=-2+1pyzWkh@DhF>J=up(B8=)2qiv|2D4d
zl8G?Y#`yRLk-eoP3fx`n3fHHZ@zYt_<D-*5x01DDzgDCqTf}PZ0K%yWbeWAA<wJGU
z9FC*-yi0YN=Ii%%CL?qO1STCJ6oP`Z;6>h~3Z1f{vVgmu*HAh(r5KDQ41DPDYg{b>
zbBMDKF0m6SqhGtq`g1Ck(enXb&x@_+l(U|%1W}3;kNu}bdFsO;Zg(FQTMrs5`*bU<
zNcV!3yeJl5O|Rpl?^tTh?7|m!_j3awgum5JpC5rpkp~bxDzv|2>yDi1ZSYn=ZSp%J
z0)U-)_GG>C#7muyBOkCR%YV)Pa6ZyY1`~!ECQK71c#%8^=#rj3CfR^w6I?c>(A|sJ
z+QIdB+slGiis=BZ8(RU_ImL^@g-@i{qZ@tg>Y{?XI3r$=lpAd9l4AH3{&P|?uq6Ec
z$C?<fR-okbPpMNnO2z75swe4Wf4WUJc<E&0C5Qe)6P3}kI(vG_2}_*v)vsygbe776
zrC{_<njz#ElDrDZI(XrIg7)Nx;)TGh%!64BWJsQC46@|NwxR-)K4^P@#vxDZ<iBj7
zB?FZCn0tQV$C=FgT*7@yAXrgB(zGV=k{gu3IopCHr~sTw<|`qjge5NFbR`VrIdv)7
zwVCXc;s@=PeFHcp?}FEN$u%N%0&mahjlB<n)p+aBn*t=Ij^OQ&dQ%9cR26USdQ+2l
z6~s#}(3^UcVmeA1^tKysf*Zh-t%PYXFhay7!(gJyVg)Wq-0GhOK&A2g?h5}jxJ0Cp
z+%&kP%ru-1>xr&3<eV?T-b2l@#KaX2HDi|xHM9Ha=^k2MGKAylVp02eEQ%|Vau}MP
zUVf^0Rw@9~O3YxJ7F^chZbbF)^pbsWYM#KAi{PlcYlyy!QQR#YJrzNyq<&G6d)Qsc
znsQ6tGn4!_6r4+bN^hEJD|Dyc1XO#wR&N5hy)Dq2CfMF)<mHXddn?nMCfG`Djq#=l
zwzrq{rU|yUReI9|+uO~0%eJ>zZ`r<_t2a%si|4ETc#qw^i9eYw{=+&L<J*$o4PoSM
z@!8&Mmv1Ya#TV#VADjY&aw-F@fByQu`<eBzU+?PIC#NsTu9t9%y;tZ=kvR7<n4j3k
z7|a1{mB<ptzD?B2{-FI&Jeb+RlV2zNn<Cmc=-wEU<wyVfzg5Gk#4Ut4<({Aw1r=GX
z-;hk{e^44*M$Oi{m1`@-=x13u-LZfQbG-0cc<}|V1>GqEPWN<LahArB>@iI^$F%B%
za~2zu&T&QwbHO2mgP=8-@kw^#u~of^zRZP@>Clbq^i1O9=PC>MYBv_V!Kw%UdRQkF
zm+>1|5eEET$0lVuCI=MRK=M6Nr1vJ|gDM-mxM8^JDrLj4H&q3q4fu%th>dnbmBz0D
z;4#ur-PKT6pn_~+8X97F)il)edEdniQ-~egbTlTr2J?2gY_5L}?)jHNsOc2M8eD*e
zY0ch+OBXrzU6uQ!4k`F~29Nzy5+l+ntJ_;hCmB16$uboBOB9c?{TXLER1Z|xuSf%w
z+E32T{>l6Y&5}~3%o0Cf{?jr%_EV8K_W|r{8GoxWi3V?>{Nz838|Czw@}I<ur7^DS
zxD}x6AkcYdo-8b8Sx=U|KHrapZFumy2iU7*6^&<_elr|9f?F}l5;JkycB-{pe{^`K
z&+LkD3=hHD$HKuW?}nqZD|(@yG0@N745rY}JVPp3O=BewDADNW8KH>iM;CSa=PoV0
z6a9Q@NW@w&`rf~3dR8Sa<g~BR52BWB6o|)>Dg6Sap&t)dCRL6SvapI9woIzrCz~<M
zWt96VDwe6`57s6N#p{Op?}5;{9m#pms~e6w7CxhAsH5s><{ShaC90?dm8<xz;J2LL
zGUW_Y&QSWX4-~Xp%(@lGcBj<q;9$Qq)ecC`V6cz%r#C`EouExK67GEI`Kt<m3BT1!
zo3*NL3^YXBm5|NRbfzNOa8!nrpx=fDTHOsIBC8CN>S_pkRC&C<5>-wm3#yEK7MY#o
zx|t!f*O};@klAm^N{3Dte}K%YePlMq+cH3A-(hvXzmoprrzfc9lUZ)gr_yYW%%<~!
z$A1pD43EsJ6XWmlky&-(rTg5X|FcVc@@PJNJ;DtCU#73HkG}Hu*I`|9+xjEIqPJhf
z5*CU6lTEwypz#KFjST^5Ive8`vEN2bBMGNkf9hI(R9(<?pi~s(yq)+ZCnT85vT=Qa
z?QKA!<wsTM9rmZfu7+wfzppi&dB2u!lr3y<u^S6-@yrMVC6qqS4WkdmWlhv2LsuHv
zdDWxl!2FhYP`m(DG#1(RUs0L#66L0sNL`4$OFt-xNigxBI_WXfHjvndq<X@D)W~9i
zB8p#Rd|a@WoCNznNop(Njm^T5q*#0U=+Mgg#ghY~27ZH%K5)w#1i|prUvWq>9$KJg
zb(lCf4zzhHCbG%}rz(c;E}s>Y=HmC8ffA0s9+ae;6O^2-z4k@tNyd#9k&*w-0N5MY
z18?OZ@MkJ8D~&sTfr6-<n{2t#5{;UiW_r_H=AykUeG--;%C!JOCSd%Cq~w8oKd#8S
zG6#(o8_LhAXiCqD4ksxR{eI?PNb)IZ2l`Nzue-_nNlYBG!gH2B^>-r7b0D|WP|hzt
z#V-qqR9wVGv9%7uJlqN$twQglXd$a~JFSZb*kMiN*Usq(Y-189-RU%Mqnh#;H0j@@
zj;IUA_6fJ@Mu7I10TV=@3(`+Cqz`Mki`oH5U3Wu`6^Z{&*aTLL>(fjix~ih4GrA^L
zqv-C}Ck3z?EBBRNh^77{sW;L5nEFR)yq;8v0lF0I;^e7p9F3LOypKnTG=*q{eL*4_
zC+pniH8B#Uo@pQJek;Hn3qZ0CGS!I%%iMTRoU4H?_2L7decJn7u|i3Ui)~>rJSZvF
zvSO><$>QT$?Q|f`zuFC1YxEdwTVR}CtKE<PsH#>aF8i8W?Icck4DMAX*w%#^R{9}R
zJXo_4n)OyHI&qI`)osYQ&OG;+o=LpyQIq3r6%u*5bx8yRy~qSKl3!bx4mJr7f;m(&
zpWkKq+nEly!<+KXpeI^*JjV`#LwXBSS6zh@8z&y9)>w5Wj-ZjU=)`@yCRVxSX5yjB
zf(cAKn5;l_;z%tw;}Frz{qC~aeo$?E!UoT+ha4J>miz(fI5ni^1q7*BdG?E=LD%!h
zNr&D6T_v_xNY@8WXH*oXhpuSJE;T;@KAEMa%p^Kbe$!Iw!TklA&Z0p@;{7{(3rj_!
z9ds8JjK4S^-E;Bh!1<YWgANM9eYgkI6X#9`yZp<IT=sm2O}0m3SDRxphfTIeR$U1V
zqy=pr?QjK;I?Q8b5a*UmMEQUWtJ5Xy#98#k2m@wss+aFLe;^J1a)v}<1*a>lVCKN_
z=o=w&5gSS^&L^frk27Wtu9)Ukr#x6-4yE-K1S`u3Unf0oGs2x`WXRARE17Y*&J9n3
z<YFZa_MGpfuy5v*X?&tJC@SeCpi22I)30B7xJAe-VQ{z=hdc&t`aiV23wV^(wf~<<
zGBDhHgAy9=sRj-8LZV;^5=kVHH!{(*-k^fgsuZnO3K_xsz$7)pIQ`KcIi)?-a!%V*
z+S;C21<?v5+!DMZqV>`vs7IMNUhq;xyv+ae-TQrK285%(-}C%=9y0H{-hJO|ueJ8t
zYpwn7npZdU<<7$9U}Us^Fj6HNu&JMvm~fc$j25$4#=pS?AL8es2R<j1zLX?ImQ|Rb
zaOP61FC)c|JVukG63Y>G^uqw9^#J8LWP)4v6X_{uC@YP_%$}y$S~H_^n9+-wQ#s5K
z6pzi&L1x@I%pAu0w#+ZjYCnJ6zG0C%Z?4J=B#(Cgx(lpTqf_lXrHAN~rayH;Cm#&e
zJ((xz2(SF15Ss+)ojK()=lPbNTYoEDIs5bf{1X0LQjR0<T@}liOdjmj=R9QX8{fS}
zY8=l42FI0EB$V1Ve=TJF_1>_ElJBo~<fBN5#w(eY)7IL5*{q+^N1#rb($6t<&iB{5
zfsd)7VWHcBJU4#;cz@5$na;c1T6p`H`EFLpcXN|Y9Z$&mZuT%>^%)K{?A4D%4!i_G
z4R!R-X_lcv)<LuNx=iUK^h44r>!pe&*zw`PAF=DRW61U5v<H0|e`RIL^q?@41tW_U
z!<cI*92$5MV+B+FDSwruDmCsuIRag%SLk1lan5AK7_0p~K@l!7xpouxZ_#JzEPt(W
zx89)tFKtt^S|}B=Ykfkss8|3-4$Mi0zN|RDIC3NY31*D`9|xp7e?X@8<_3iO8_i&x
z^1G}MQM0dO8SPSB`*H+^5c0y;v!dw;Pgp%s!&5oFsI|wqEDOKsj+^vwSQCg+Z`$t}
zJDw3*^pz)648eYV7V7d`c#me>vlE_z*v&iz|2fxcHD^eZ?1lI8#C_}VWz&s${cbYT
z6XtuIS<SggrJ#boKM@E>=p^Jw&HgVI^{Ix!$}ln2iEcH`>81HxmAdcGygF%ver9lX
z0T2_Le~n>c=DfxP>o_0vn=5n8{p=aolR!MAMrgYlRN*pavw!&z3x*5drVP?ICq{Gm
z*=>^Z8t6k)&p9DsUw!npl0f7*F{?^-xm>Le$I~2nPThyT<R6_r%hBnxM4wPfY`K5>
zIAbBjA+jCjS?S@(Hy}@<EcVHO*56?|Ty6|gG}h&k0xAiX#N~hTkHYo<uTKiX+Q4bQ
zgNHmD1gCwG{W9lt3E}80kS~!-;n=c3vA(JpECMAS$-ZU?nP-WH?X>r!i|MKAza)=q
z!f2E5idxvDL1J$a-)K_lKF9Rwnn7!vaA$fL!!JvVRB$0y9gfp>gO(zgBqIfL`!75s
zO(QtDfl0}tE4G2{bM}0FtsIVw5SS@_sE6?p<9r{O^dcp}|D0D?fYaAt9{-Pd+=tV4
z_!<6710u%ESw~$+MT#-&H=n^w^^-?Uaxv!fekt5Gj9C^72RcLaS9@;#`xL?JmALaE
z9&<)4gg3Kmgg3kJ=DvZ9N2=qm)?<t<3QEe;pr8nE+E00+S``fgk~b8`7>LK-%2OZx
zk%7;*9Qaq%1j78=_!YOi;rm(vU%>ZDW8Vk1|A*=EW5RYc3g+MKZsL>-=oe0m*t3cH
zkJVOO!}wyjCOxN!YZ$YbOB8glc1+ePT^K4CWhqf!a7T7K3+4LI6zJj3Q}8G9xAd6o
z`2=A$33tza#h4^PVn|6P6p(uQc7rqRZwW%SHpwx4Z}OHu6u-gb*kFakYl{_&BU!At
z(LC-m&2#(=U8bfl!-|Q1a>Id4Y?rZ1_rZ$)D?64i7uSq@Rp!Z8RwBxGt702v_CSN+
z2K%DP09v{)ntZfD5RX8Xq_!-#STXCW96j{+uPs7_I48SCwsuMiosx4A^1f}PY6NPz
z|BMvjNshTu-G{&$sk$70QR<ac-N$%(QuQg!MZQ%1`Fd}XCfG?rk}hmD(Rd_O?}Axi
zYn_ksPxu)=-Di>xCR5+zCx5~u*V6r$f6Y#kj{i^ajE&G9ngBfI*4XHT4$s&KxHUE^
zkN^KBQ_t$6N&Cyx7XaK>rnYl_fOtEV^pXkAlYoaCNS*|IH`_QX0msaSE-L|7ASj3u
zTziF?`>X<7x{LCh0S4Dh7*_i_@hi++8e7GK#b?`&aA5sz4-}s*uwPY%{~n~itB6th
z<@H_vzt;ED@9o<)Q(vBba=}|NGc{&JABfRoXVHq5C3&xLHw!0c4kdK@KR6;xpOVM2
z(F?K;*yU)CiTTnr9pYSC<qW+5zqiS_RTI-2&N&%}{R>K>d;7H>D|5zUwU(~W+oEa(
z%`hHy&VzHuIx8m<+Cl;^Smy;m2v=N>Lhx7}6SX*%q-KA09$VX?{bo{@i!67pk(4A7
zmMDgM@{x+?L3d;a-sGaFH>c#zij?`it74D&{gt`-(iu9PHeW=Wn`v{Skq=tjgcZx7
z-@(?~34;)H+N4W#YkDJB11xSut&N7~BPrd$iz#mM0TTrvQ`(AgJ&V5mAL9A7x$%;M
zYKD8JmGUE~rj#pTb78#hwEc+;_^pv$to&}3EImmYvx$#`<}or<SCN)5wk3>l$)#24
zBR18IEleN3AJ`;zhEAbhE%eK!Uj@j(n&dnQBG)v74?2Is2%}^iZgTB$`ikX-j&$uY
zck#T7ARWK@Uj8w6;)3#~GcPWWT+VqF287tsVS_&~Q~K?0bs>Vz`+_PGR7K7rK_v+|
zNct#J(HTgOS~PKJ{kU_6rjI3!E#!#&LjI8{9byW>0$$hEBKu$*zwiAz``~Yf<|cuo
z_Po%d%S)o4^lLqmXvAipb2)(v7`OAkE<{5Mf}Fl+(%40p)GRt5OgkCBF=%_oG;kUG
z!ktu!Fuootw^THZw^Up%e5?Y?#&%p-Q3F{V7u{P(@7M`W)IzBv8W;OxXb9{l^*f|i
z<98U0nA~*|b}%)>fLF$)ZeV<cJJK?g$m5XTanX+vOegCTB4~(v;dObficKGyKSQv7
zK07O~t*EK)(glu7y6U2zq4f?IWSX3YCv*We-q`$Gr9a?IVBXPqyFoj~qL5g!!9b3X
zqe>x_VZ}fptwV_fhR-@e4E|LBBJYaU^fPww538Kkpoy~C`XguMX&e=DGVpovylP{2
z#a4XT4B^A*2i?HunK#_Txd_hRh7ry|_TK6`4ez^w_h?rL(O2JM-NosV_QI3n4w|^o
zm#4yk9d4i(zwsNY8CvaX-pmaxwi+5${Gv`0*@<n}YKf!wybQE~u_vVay^s_OHV8HH
zus&0oUaKUFTcWp*Wv{Z1&q!H|E-8sW9qs-k`f<Ry<1fI%2|B|LAl6k<oq>AMou1a)
zot1QB9iy<fc-}YHN{zv)_{-%Qg<(H+1CM52<-C-Pb&Nubb|7Tig5@GNF!u-v=GLZf
zauf3@q^DS~r>1{kghf3cmu4XyEOQ|#=1kx!`Egtl%`##}yPJ}?j0;e~Ua_L7>ze}a
zFB%yA_*B+R7$1#yc#QNlcJ!Vd9bY&K;8bkg-{r{7v(FR1scMp^$ewUwxI!;BCkLO_
zDEG{*)tQ-#!|~1T$fv=Yq8q+DIXUbIXXU`^m!cn!a+a)j1Kah`b_@M?R-PN!7v4Gx
zSmA!K3xO5o!5GEjrr7#o%84vVpJ7a;+>v{^L_RzJH7`SC8SIJC@kfkmPF@;_yye{0
z9qkS{D?g6y47elzUT<APw6->yY5cq?@ZLi~JxZyuKo7Cc3tOl1HxQW(!v5tN1S&2j
z?^hokcWUIa`bAS97Ddj_*4<YqqEQGAupF1HE9cVi=zG+}os)x`z}!ORI=yXcWR!B6
zIwHrWk26>Cpp2Sg%H7&JwBC8}&;@%>Jyk2`Ax<$N3))hL!Z<l{evWbx)dGMzWA1BW
zyg{HL)L=|Z_v&Oy|IN&i?{CB`u^HLD=rWdl+e@r^t?5r#_YG#<<D(5Wb_Em`fzIx+
zi=IulzvzJsmv}P-eSx!bPuokaL%1z7O6uxN+e?uTnv&<0;Kso&T`1n$dbP6>Wc5(I
zdX+`-G25pZ6#rK@@V-#I9u#i^#lHoLZzkK**yhoS5Z5W{Tdb=%4e>ijs={>8#PKjD
zy4;V!1p=Bu<J*`R4ib)QN*14nk#u<Eqvp<Q)DaB~<jBW3z%069WOROJRO{sE{Ljtb
z&-m*mr+iAA`QQC%bpEHK*l0(#r17xm;-+&SpWK?KTI)4b_0d}fW=6Tmrc5O5j$Fq*
zk90RZkiVa&i~0MR8~8ixGhkZvECbaP*jsND49%G1js(Yct@3b8q5=4IiNP<->V}+$
zMyIJ}v+%3t)X22@MVEQ_)#>5a7A(a<uXXV)qrt8&Y^LjI6WF!c$F7=FP3gj}Rn{PJ
z$lmYUQiWXu7JO{6Yn8C8SuUNELe25>v1*<NcCirw0Cr&pWDfv_o?nHiG^yMkeVGlD
zymT_9uRSbUkR6{d@Kg3Zi_WRx5Kh4|)ZxB%+5^o+AS?-EQPiS4!0P<*byiM>mld^c
z9oswa$?<4i9wW<m28Yw?w%f>wYs=t@=*Rt>wvYJ20kzZiF%QnlZ@96~ik&;;Nsof8
z<2#@l>gg+rm%D*oSbQetFhiS)`xLGq#}OCXGsU)-fx^_pdcT3FEQSrs#ZnUyvynPW
znso?*csEipCpZ$(VMuvXqS*)sRpxRFE><7;v9oZu_)FkSH$EA%kKEVX_frb@`?qOg
zO=0wAv5a#BT{)3s_&MJgA8b8gd_RwYqgT+ywUYj>r>tCKrC%UNP5L{AsXFcb5%nlA
zfGjkLyVY4vb68Hdv7C0ZoG=R*J(fNfrjcR}_AzAhlOs~9@?{h-A2w*hiRfEcm+ElR
ziVeI5c-}a}ufoY8<EDa6R}}vt9O%vL2pg__6SYsG_6)W6G$qFq#m(}o;l_5^P29vB
z7?$NMlzd?d9Brrr1%8Hdv+0VHDe#F5msP065(BQGK#2iwx`C9aL!a4$>N5nQuS>;9
z&n9U%#*n(PBC5ss7b8IL@ZUJ}(3c_~1Fb59!xdDf9N~;Ldn`mYgg0gtJioY7n*(dF
z(5J=gvsWkPN_$gU`;f5S5TJD3!8<R0>%>aQK}3~<^@w<)??XXw&7z`kpvzULj|))R
zO$50bDv&%UB6&{ElROO;ntcp%D8ob|r977YQ3T5w?~nLxc-@|7*7C9Y^ie$<$)9r+
zVeN~OjW?LB<Mta!FtH&01k7*srL3%EX;BBK$2#^*Z9W%7Mhk+`_j4;XENhtt%may6
zYhLpaINx7n!CMllpbrg;eppi<{fq@}3`s0$sD9gQ;$nLM@1(%`u^XK`v`odGT4(VW
zf%mVx6OB7m-K8tAm%xBLSr&XTvg~SV$P;CctbSXIkHBsljUYQiO1v5Z7eYiSq4g33
zS(#Din!IV^xB|OgFJJ`hdUY0#q~7st=Hw5rb?a))Q`9^EH0!o)0PsGU=$M8@{!kws
zUy&~kquzV9we^6)@SuyuBfnf2J|im(pKOKU5eFBBbKP02MHJ|5s_D7md)jf<iQ+v^
z&`e1bmg1S?p?wro`6Q1u30AUGw<PZ)cjQxMjGcum=(8K=>LwArL4EbSGI)XNxAEuu
zft}y>kx&-xL^Y}6)b)!LK5%@$Ca3Z7NIA*<C3-;AG%^JuGgjhb_FTA+DA5EpU|(>S
zibyw_co0Uk_>m`CyoUhB&ZFDVLV`sc@FTQvT#-4QkQ$xcFlq-w-&ul_S%Md^1an8=
zT(M|&dEy2dJ(eJ`qrD}l^%cS>>3>~+eZ#57theNR4$!(<Z`JtuMC)V5iaQ^^B9VGb
zTNlwmuP7uRQ<Ro%-(U1GSz82wW#xXi&0o3BB(2;`>Gcn2*=ogJWuEf!#ja9qQ~MJe
zcfzPvZKS2$(T>+d(l&?GY|}5SIA23>xX`1Vjc(mc4r=NP3WaAJWU<p?KmG@)=-{iu
zlE^@cvRf-0MJ_~<fl4HTZH5lJJa{ezA_npsp*nl%(*Esv#EaGRfYCK=vf-p?m;(R7
z%W2pH6>_$7<BwD<<F})&qKluIoFsSiOCxbHRR_m;9UNvO!AM)XU;l9By3ic`jaC0@
zvi*C&Yr?Ck)LSUq9;t|`T(6I6^Lp!&ZGu&y>zXB9*L-IrCq_n?@WcwXoC++^Ad8*_
z8%)03bj(~VUSZ<lGycTGKN>UF+~))N%f~-SEg#DrqTIhZU9+8^n(@q&*A$N@(SLVA
zU=!)u{zW7$dGs_8!fc6O>*S#)IF@()<8h4ts2%eI_i18}ZdY=Su*_janG))-PDrTJ
z3uC7(bSM+9T}_rX1?8F)3Ybez6eJFpr4jw_*SW};*;E-$)J`Q`R=z}dA29C->|rp%
z+Q}tb=~MGNREH2JXj2@gy-&FG+6dhBs|QkUx}W45@F{W1Q^vSH*vpSe|96Z_EkV)&
zqbnUr3$h8)=UiG8PDJQhBLj{vVi+I7rta5^CnpD=Di392Ianv|TW&q7Spl54pw8!X
z(*5YA=H$%s=H#urs^8Y<lErRKy7eU8az?DFiMlV4NIuZ6jf6klpvXSEa1}|vnCp`k
z1LZMxTroCk%g32;f>xyG`|_l|m$)M(8I_o1tK_*J22hhC$7fG@Ia<%L>qn7-P@+vE
za4OS;C-1ctdo=zR(M23HS>||5Uqn&3i9P4HDY7{?{w%3FB^#Q(LQD$`h3RuSOBQ?_
zd6y;%;eJF7^T%xd$6w5BCYWdS0SfTRK*k7WD(d8U{(G_QAXW|9D<(@XjDjS`(xue*
z&KCOe<%OGMvhmuVM6;xSH|Eu;qI+O1NIILcBceew$d;P)Q<U=>HyW0D^lq!EUpHCm
z?0xXxOkAa*U-j{SN^O}KrQOLudhrap@$^uY7fSuT4fbIDUz_6Z805K|CN`lTaN2Yj
z%o7}LH%|@mT`_L{G}6jH)r~(bqqj88Xnx!5@ryONDl=<D(+5`m(<?uo^0G&!8Xtol
zpDHu+liEc%UUnH9Bmc-@%gn{b@t^xDD>?W}zdv)a<f67enj&`@IYB{y5!N<3?e!8%
zQE;)_rU6EPJ{1r$VWrlg(_YS-IYAW_<UAG4VfAixvd+1SVaCW(IV-_fC1AD~n@s69
zM7j1oWoFX$uv=g{Yj0yZM^Sp}U+TQ+d=5_T#oqne?=`2S{@A8IQK`S7)K}TmzA3`+
zgpnicYbf>opYZBCM}$%xOgC7O+R?QCfkj=`KXi6=m#!T}q2(rsBQ=;NcL&@%2F80e
z-V8AY8M<);T3<)IH%i>#S$wN7a+4c-<<r(n&E?fBvgLmgI<(PFXjx(^l6%1I(GZfw
zj%;g<dFl-OxE{+M0=2U^_~H+B1jNjw7A#b=U(iwPLk!?-YhKD|q~;0X-)CGkII<9-
z*cLXqzm8d4;@m*Nm!Uc{^l28K2H(gmnA)McB~}9vT>CBcLWjp$s!VY$0vW3cFGSp!
zo?FOlXS4WTQ>#DHcjJJcH_~g8cBF4`HPQz<|5nJNoVdU`I_b}b=w?cP_D4NbfPhC&
z048!&3rz?_Xnt)F2yyaQ<1%m7nB`F@;xbA8fJ|{t@>@KSHXDD({PWGX|5GKhC4Ae=
zf{ac>JXyCVD0%R4`emXPiY$Z2*bkpMHx#*=xEhMS=0%ml7rm)wL)bZchjA)Jt*$5~
zAHAaWqo{MT1gY=X2tz<_+}%1&G?C*f&rTax_4Z|^9j&;vA@g5BqvvupW<^CB*|JEf
z3AYBPXsrslv56((Y4Ak`=DvWrJYnC1X@xe-lpbok7Wp&Qx(4tg0FvUSn&13UxWqub
z^XalwL5F5*XDY<3nV`98oN<u6G?-YtcQ3V*`G<4tWJc*+zI?FYtxCN86mo_ko2}I_
zzeCrn$lVNa3MP*<wMD$1f6h?O%Pc76gGjZ@f=tY5FI5QSBx9LyR3K87TafNgFd)hr
zYeB9LB2|k8&G12_Qt)fan(u>16}6znK8RFHEoiw9B2}jab@?Dt^;*#LK8RF1ENGVx
zBGn!X3Ke@zB~=N}G@{%Gk*d;y#`+*q)mc!B4<gkR3!3GFNHyDnqCSXJ9Tv3I2a#%-
z1$Fu$QmwL}ULQoNEf%!H2azgeL3?}<sS421(fSgp>iDO5EVH0WA4IAu3##)$q;f52
ziVq^y3=5j=gGe>sf;xN<sTNz%G9N^$<rZXAm}&&6x-4i*UaIFUDCL7lwabExX{guw
z5IPazmr;#)_+>#=K8PB}T9E65D67SSX80gd&9b2RK8RFN3tH@hNVU|0mir)5by`rD
z4<c2s1wHSBNVUU)cKIMu?XjRxe@%vMeF@LPFCRpzN(&n6gD9)cf?9kKsis)aEFVOw
z*%lP_L8R)iprt;DRLd-=(+81il?C<sAX06ypdCJlR4EJE<AX>gIxPGWIaY^ARc1kz
zK8RFR7F6ehNab446dy#Y85T6#2a#&N1$Fo!QZ2TiWj=^h%PnY?4<c2U1#R&`q<Y?h
zQa*@OyDX?cj?P}|Lp%$=d=RP1EvU)|QPx-sa(xh~S}bUW4<gkp3!3kPNENl9#Xg8s
zOD$-*4<c2k1$Fr#QuSKU^FD}FJ1l6I4<gkb3kqq6qz;j)glFNG4<c2i1&#GVq^h%^
z79T{aDHb%#2a#&F1x0-jsX8oZsShI6G7IYTL8Mw`LA^eRR9h@)hYuoE%7XUzAW{|J
z$u9hoL%TXesxk|z^g*PmvY<L2L@L*UruZOI&9I=^K8RHFEvUl>k!rC8E%QO7T5dtB
zd=RO+ENF`lBGvO2l=4BO+GRlna;x`RAL3c~<$>JfBNbhIa+AL@JXZ?5oo7q%qz>TW
z#3L2G`kuJAVvBxJmqv)^LtrNDU;A#N2I-p4s*h$0=Ztj;QKQYRtX0|Kde*8qJqxVc
z>ks=kWN_`|J)s8w)dE0GvCLIYtc}7j(&oZxPyTGtF^!DSCMSz;4<|=&Xj-sIl7Yll
z<V@Q{U8;7kX{^qNcVX&EBQHlGDfc6s@?T8-crl^~;#<4UhTS9)*}PBdQa`YtB3A*f
z%7HKRz~=!*61D}cOVtV-TR%fRzAIf#9Msm4e&tr5l&$knuY|#*FKZ&kDDm0xQ2fLl
z`AoRxleyPPK%FIx(rn4@^Esy5@*{-1_?@OFx=cgEF0o(F8hZUB*)Jwa>b|pLhhF)V
z5}bdMu#w{LGWjul$7Z6XsI`CJOqL|U(ei7$;j7g&>i?!DZXJV|HI3YEr&7T=i16jK
zeE?Lm$D!f|H)tl0d0S3{!^sB>%4y&8?dmS9xqh-1^+No&M(Jkt3z)!sEq-rBoBBsK
zbIQZ-Qf2o7kT)d=Jp02?s=I<TlF{V{rX5KOiO7Zh<vVP-zNgR0A(Q#hJ&IVc&-kS*
zf{?P=612!4_}ff0aS4CHG+-g?w26ji*9V2@62<khQzZ6$7i9;yH7#+MT^@wpB*5XF
zW}^B!Xn}3Nk!FeYVob@TT0n0})qnn#wWpe{rlQvXp<Z&@&exliS3j1?rfEX$K23Pp
zG@(vS@T$r-#c3OA%CgPr>&J`sPr1weWP+yAIYcE&Ob@o7Cq$a43l^{Ak+ATXa0S0@
z9*c5vzn^hET$hcCT;F;QcDJIR_U9%o>XIRUyOzfKzEXEqY+~4qY3H348+bI<ofhL|
z;OTu2S6u8o=qCtQTu5Iv-0VkN&<vExLi=KErw{Kq*Em>RI5U2(0?)O?2WszGp1vfj
zUlMI-(C)&L3O8wSNAJB9srL^3@@}XbiHGaudGk@;1wv9@Qm4@+Xp@{Ys#vgxQ<1q`
zg@AMRa+PEG@=dMfay4Qs%dd*V&rgsbMN3UB35L!#gc3!C)dsX8nfxUVShf4$9X#uw
zx6*y^E(;ZS505_B5Dc4I%fJU4Gi?i&y`2v(=UM+KL^>KDT$KZl%>&ovz-}H`{-j<Z
zQ}Vzwa^P8c;MqCw{5)_p2kyuNFV2CN=7E>xz{~T%ojLHTJaAVI+?xm9k^?`V2i}nb
zr}DtNa^O9A;DW+z=R-XDBUq9Hm*s)WbKuH6u+fuH4%09;4_uc^tph>7?3Nsu1DGs$
zMh-kH4?H^uo}UMf=D;0!;Ke!c(me389C&#ixHAV{<$+UYqFfbsJjYFXoQ!2_6-4E9
z(U9YpA;+&B!%K3=Bm9_aZ8N1K4LP=U>D6!dtz(pDF8(6@I*%Q)rC%GHvh?fEJbLu&
zXXfz$^sC5Z{A%>;?{r52Oo-i*4DR{9NLYPnQ$2UXDuzZqcf%Uz<@!>Vds)1Gr~x-r
zoa(_9`$HcZDk|?U>_pZ1DAH3K-S6AWpM3qQp%-h-$c%(hA-j?Q(*JcQc8A&^4tkG3
z-8%`GHhz55f}Sp3!^z)P=y!2b;;0Hq60?aY+6W&*^8)`k=Vw0u_>58XSU>s|XC(@j
z_}~hO3dle&G{w6b<9(^$!>jcPVh3S^$0Q19dX@9w*~GkQs2J_6JX<$Moq-{Z)4rW*
z6~#5Sp`^KHr_+8DcquNl3^*s@cWn$OECcu0x;SJfpBBN%DWpZW$bTzK-ig~??2-5S
zxC6JJ0&zc;_})Y0pmVa~dk=!LSMuB6<)#spBvsLjHl#UGY}t!qVe5-g<}!yY&rX&;
zi`Q4CrIO>bE)x6Ak8R>0)srT$y$YZCfDuTX_9REw#24f6u$(D9gZ7#!#e>&QX_cn5
zGZ24lpH4CyeMfTYpaZ!Uj%tf5(ld1fNKyK7N~x;vC{|RKY6T|_2t&rut%iyq-@d8f
z>iAT^FXXZuN}pQ4XcE4`cuFTG^*0%?u9`H+X5iZplYvO~hnVzIA1>G+JzAbIscg&D
z+rA%ZYI4^uJdfOfHANYpJWr(`gC{^n2m+#@B5gI0HCOT?C28qzO`bL7=Ht)Ji&=aU
z=Odxie{*ty(3IL}ez&JqpSG`xocILU`=l1UwTe=3(lfEjKXtjhJ8>RcgvzjX3Fx?W
z4?_aSHeJ48XId99jP%w7w>m5uAkOL<Gz<!{lePEOGQXuWmw@ldtj;<)r2UVIrWcm#
z+Q0fPj1-U@a*I)Mhmp5gYf;*xstj*V24~OII%nM)bvD$3GJ~(3Eh59L3s}XH1c*Fm
zSiC@WO2<{GRYt)rsf2~~4p9r?{~_@07}|;RRs9Mq2N3agm;$&Jk9}6A^n^RrZi+L<
zD*e?ZVFA@P9BIP=mhe1dMt-|APXLb`OISYHOlQ}g(<Vb}6~~4}y+{Uc`-3f|oac2{
z*-~bx)#4B;rQPeDb@H@DE2}>^a3l?mKJ3#+nxE}s<ShD!DqH<CXFN@b%OIPje^A*F
zni(ce9~m;wFeWqD(A`0CS}Qa9mU>U2zMt@9)=XcVCw~}fkH`(f)XNVr48{9QkKX~P
zAS=pDj|G{XQU27l6h)5k+BuLSjL9zAa?{H6z}!N%3rvWcx4?1){6P54PIIf%wi>*U
zuR=0-O`RQw%KBADnXa)V#e}q*IMzR<N9Hylr~Nb<8irIxl>~ZF7f#k0yTM9PqpC1O
zkZWwFRm?s&Ik=3&rA$+7FT7zo6Y17G?Zk9*u+APhQEsi66;52qmWC%L3SZ{YSoh;Y
zgF8WU{Pm`f{yWzJtRI~w=QmHzZEUW2H5`8$7uUy|lA}3$5xY{^-E#?9{+tsFQUS)2
zCv(**CtF;vQ8(`7Z-T|G{|E=tjn!M5;xDDY)f8CIW4b9Ef5Yy7nrhy6Vua+QpP1>_
zY_jFhhht2u2iii9svdWg)A~%fNOve+SW%K|ALrslO1ba?Xjz!G8l_QTdNR8YyRm`>
zxWx<&7oCMmD09_$$>O0*p*>H<1h^soSYzAfdaSgyYhG;f-(_}?W|@THCgqY?N}Fod
zwU#(PK8bRp;{$7*pL|{IP7Wg|(Yn?%=z0KVbK_}(V32E|*XzYuiEBY@U198v3F#|x
zO*i_0)ddAZ3$T!G{}c5t_)Kq3+rKl{#<qOHXX=i#@M1dmFqJ7qNPtEFN*yS8xEQb-
zd$FL8K=T9`4#(HU-;M1&7B`C>a}HC>N->B!LJg{qy*42|q<d$-0iUPG7?b&R-EZ`3
z81OP_cg-21w2rg#(AcXJ(gV784kndTy*0M8fA`KqNjKp00nf$%NmJV{q9Xhr1AQ`t
zHPf_<2M@V0G_m_-i(G_qPgY<De==7`AKM^X!IwRhdUWoD>dnpZ5Ap}3j^P|V5;T}w
z36h;;@aoT$4PH$fLNB`m6UQBOl&tDopG!A11vaI}vm$dPV6Vcl*hN`fl7%C<bcSi<
z8e5RXrN4)ZMpsaK7JsgwQwDF+CxE2pNt>=Hne;CmqBeEWXk$W~3IdAkBkSY^8}?iM
zaGjNx>Ns)AkIh+T5|te#WQ8{fupyw!1>~h%Upmc;m6B4I%tcnvx%7`I$870`ctzFT
zX&}UQ{-j-nFV4&?%XJ@noPGG|9tt%fvMo#HBC5|DV0z;*4TS)oGP~Lm9`0KvKD1h)
zCS|sGoJsae$VF8kBYbL!X<+TNGsI7a|AclC=VYpyCqusEkfQI4(;F76)yATk0&Por
zG&v+%TViQ#uy?#=nU;@QAOuaTEsu*PeqdN8Oc{?D=tbsP+BLhVb!y*X5Cu`-P~Rau
zQOk*6tcB{zXfe(6Jou~3n^!0e&MUNz?sc2)!IC-RL=VUKqS_Vh4F&2~BmNeIoyKd$
zGmn1%Oj_?WLMz?)ugnHL9Ji`ZZ?Lcv-A1S6Lf`fn579G6;jqJlnB8pRn<Z??vkO|M
z(53kS=f}U**Tk<XqH4u~-1&3Cxjtat^Yx=h^E&|beU~CMD0O`wdr#PUd6<U)EiNtc
zwv1n?Y%NA^_j`K^_+_*|vKf(;yi8ZHXU~*=5aYo6B|8#M+w&?0a#~^%KWg5zF93JU
zCtvND3~oQoPO^lRzelrN+D~WYk0-Ab(r5{=4p_=U0PZIyu7{qP|KPOgLNQ?nGwL$k
zn(yx;X9;MovYR5H?5M2ZVv{^#w4R#fI)geAc~hj*kZ7qfRr+D#|A(LZ1Gwv<0rlJ(
zAt8qt@@pjAg&=|m^g<H4tmR()nieI4hj{IGv+Zx8d1YSvwE!NUX4`KUfJivN-+S%1
z3%~-uxB!GL`{3#9qR5fRO*hqK<q;gr-pJf#mTh`~W`8!j3-6jhE&e>2#HqABSAzVW
zZq4;{DN~(Zm*;(a?2Ve9?Wz9!rg7CE`i{k%)bD0mqo%h{*iW99y&!jB)5JB0(}2u~
z1jw1AP>U5^Eo+FagZ;{VBkHiH$Y2WeG=qX<68#${1et<JgBz>eys*NHs51i?l?;{r
zO0x8tMWVI$^3_Dtu^-2LxPU+mYvGM})ohBX6n5F@{r@(L$D#<je-lwhsh!HiY<?cn
zJj`^RA3i<PnY%Zn*gB@HL@cUA_*D`&==NgFCBau4OUHF?>)zd67#Wr|tQn{^UY<JP
zat++`ZX#xiK&{##rI1Vb2J?@*VS1gm*9FQp3bOI40FqNM)PuT!5+Bq%*Y`7#T&g_c
z`h4_n-WWY;vwLIIS}ym?7UJM&XI=?WHZICG7*F40LcCaQ`-1((@Co|H7@iQ<7|!Br
z{up-hF?F*@Y;Fv_0sLR;`u}@uADxb!vNt{@{`fF0P^DQKGl-GqSpyFuZBWMn^q85@
z;1gKLOiJ=!gbK#2M1(PFM#!K?A!>UwdGtSPp2l4O$-fDZYN7!-500UU`2d}vF;iN?
z+cXmS(X%L)190ku>sUbbDd&2A#(}!$!9^MNr=~#5PoUz|KUpm4a?nVY{slG~kek{*
zjp|<fA;k|$oo;@N{o&5kIoD9oG+xq|q+PQv*}$ZBz=G4~q`wIOG{A};EWnA{G!WFa
zEd)R3r!HpsrjPP6R;7NgjDB>j%G4CPBImo3<M&<MS$iuvVKUa3E6xjL?=r%YXdY{w
z88DIiu{6?VBUxK`3Ss*(;4Z<r`l`gq742_FYGllxpYbd|qsikX9!p|m+R^|fnc}4i
z7$1MPx=R*?XDVDC-e9laF7mov0Y_pRW*G}M1<%tSnT9}?gEuo<dWJB|a2^R|ie6{%
zY09@PZMJ0CGLGON#Cs*klSC-a6=<y4Fj{gw<~I_=7)-8LZK3rN*MeWWB)>q-q;gd9
zE2<x;v?beOERg)Ehd4NpF<Vriyvx#zyqqV`G3IO-%`J<y)2ULrzjh6Zn;3Hu@A(7z
zHl&;uGZR<xCw`@L2B*w7UBkRhC!H(k2f9Iw|LVwJx?lc3`}s}QxR+;v&7(=V7E?*-
zD?SGl-)<+R7J0eAo0u@)jjHkf8`V-Oe3_Q!>y{qY)ak(K4-}zY=)NX%iP{?_f#vn_
zN4)3vae&{(Y#%uxyz3jnHm|);GX)mo)W_=m@{6IEF;XA1dG5A()W?onE#e)aK6;2(
z`x>>Xj~k(vd^bnGXljPt#B-u{BVY5|yqfp?Heck|nQb%kvSXwW!)x==sy{m~x9*p}
z)X%@qy!0`&<WZZq-D2luCdFjuWt7)u7R&>DH}i7jd_8c?HycaD*`df)SxZE7PWWY(
zh;LD4o+aYsFIXaef)Odx+j@4MCE`J>5be^<#)x7_jh*2yG`tXvH9lYu0Bez&UEOz2
zJ?QGb={$8%{D3uB?yc@qPW)=Cd!tseUEOowiZXY+#?+pV!J2=w?vK47zbZz4pLIW=
z;=t>^n>PLL{t@$ydSB;I+4IV9;>2*`dioE+*G;R<T*`;)e{%BV@#a!q;W6>juhg!R
zoliLaT2A;9{nnk+gfTD<jJkaKOso&AAHbHh;z8)u#hZc5<xR$3bVoRV$wbQ6moTN+
zFE<-XT8<aME)yWyjXx3jA9g(EvOhE>cq|zE4OC`kE^9>v62bq3lxs?LC+RPFX5H{X
zo_u#kG=!jI?Lw0V(srN5F)`*Q-kHG=Z)Qp``F0>3%q$$4z|H;!^p_`SnAw1e*hrhA
z(+-#onx8Ree6ftjAW&Z@<Kp}>c6eoIS=~xA#e>e)vhqp6^E9IsJv*deI^Wqb&0H);
zlh6(MTQoQ+{+njCZ8s{=8tZ?+bsssDhsD$hS+!-@jJ8M5GqM`%S$btJ5d2T96ZA|3
zTM*mB>8T!ml?w=u(J-kb(p3qBB3Pg??_Ee{a2g|<d+2=M{a(s!#VrS~_>==xyyJL_
z*k4xh{9MH&s5o6qPu@B|zbF2ZDW^%aG5B1$E!no;0%>?kN?=x8d}ErR$s5y$8gm21
z&sDclGrr5fB_s)5e65D?-PCzU>?^^bAHwU%Dd|sS6>J$UDVHad5tRLCSd?R2$F%V(
zPyOWqFN_ghDyE9nmr-zR!xWtR+te)9%Uj3>vS>~QtGM~w&JOp)c>S}~$Id|T4zF8Q
zwlJOcMHMR)SdfH*3ngi0PTQYC6xit0^HbXp2UQmVU0|V=WYp?0s1d_6Co!2Fx?&u3
zw-O}7rFA!=b|y01p-P!3FyU$1yR7EjX?zM{^ax1@PU99y#Fbh|RYD`4>{k7Fw0?SK
ztb><(q}3IAwRoNT<FR(mrU*F0?;O&&<Z?i>{mzZe4zQbQzTd>V96P>fUO8U(M<D^9
zq;ysSE=m3Ox6F8(t8qkI>TqR}7gL5io6q4;$Obzkf+@jzWIgt5>lc>ZIzWE0t$#@0
z2kCj{xU37vFz8MiHxuId-)yKkqsUCVspH`+=@S@KQ{xSx)S<}Sl8X0U%?DgIydah*
z8ToR1>b0*4)fO9PIdgTm#gF~vIj$Jb14&=GwUwX~ljIN6%Aq3~^Wkw$y<(g2(vnv>
zfJyipgK$ydn;+keDGqjumy6nE_>dn)>~aW@!3&-LNXkzHH=m5Nd;A=QXM4~*_RHsF
zr}`PzQW8P;bPIUT!9yNrM688(R*QtTlsOH)=W0n$#H-aDgF77)%`rIFK2Fpz_<;Dt
zp=%WD%u_f(6;GT?4)G#?9*yox^EiYr`)RrM&LMHKRPm;&(Q{XC&Xk@n86zHC&djkW
zORNJ+e!n)+P|hz^t9O3+fPv(ABI}n?4_;@A*i#e<Qc&4?tcV;1E2(hol1kQwl^{7}
zW0QV3fe^-&X&96|SDevrn9Y$PB%;*b`Z??;mN;nr{Fg^f?V|VA&oxKc^<x*+KI<oc
zNfDblyMD%|hIE?sL)cdn3i?dhidB7y2Jt?O`}P~#dt~otH&E*hzEBVsRvv3~y6AuS
z73yb(?MqIP7g`v+v66iW8k8LJxmcUi*qeDeHIZO4S`S>$5c|Aj-XZAn=W#sy_sod*
zuCE|lzEphv58<v|5%f~U6;lb7IyHA+OJ>9(+Ljw&b6k8Och1C#Zuyad9LDyR%sa}h
zd2!y?Xd>rL^n<8d=1S_!h~EjZb5&V$&rIpd*TMX|tGn7aM^2J^j4q)#uBm2w*qQW+
z5m`7!K?nSO@XN68ezd{f7wi|EU5~o|hMlnbc!XQ?^1M=mXxfvSc3hSj5fGZ>x8X(P
zg<J!U2q!p+kcXoVZ|DJ^U&biTh7F{?`~YIv_&N*TT56W+=lSY0S)};E*@xbb7vQR0
zu#vzGNA^8UVz(!n(yM*c7oH@Q&5&?{pIPho_#0@Q!dyl!MPPVa{2gLgXKv5Rl=f-`
z!e8qUOIsnh#@SgrYekm(rt(G(yPvB9gX@&Brl<AH=!B})Gw#RPd3R)Vy7vC!bol<l
zw0nP1x<U3=1pr2qyi=G@@_`E`%#2)n?fr$3LK@GA3^Jr5Q<?!kIs?&9iV1b}yyDN?
z5xkeF>6lj0-%QWXA@PPDm9dtz;AR-`Sb@bAdotf9e(6hu<9_JMpLfoF;jWUQ3W<l+
zagieZDaWidr__+7;(hWYOK&+EWvgUQ<sa^@dEq-tuDN*O3n#iYyCM)%OgiDTaLifa
zn6p#0tQ3XFr$nj9TTg6CPJ&gPe-Lim&L|w18=pRcG4Z(Z{H%Toio}a#MV_eAs5m4k
z@`QpzrXoBcL_#G}KmCDtCr>zu9zsRppU?(w36p9D#*E+u-r3`J-&j^>8iuNC-nr;d
z*3lixOcrDTQ5REq1zb=jHpZlYGAlJc9L`=z0{QX|t5DcPxEi|jCLP(DP3IY)ef3M)
zgPgvrX@O$(7eug+mhkpL6KwTp2>f5qVb)Z;A#<rgB)UI9mdF!Cfx>rm8cnCJud6%d
zrmo>88WS}k2V86`dO}vE3pQwtc(ed^UF%HHmgDf*VhX8+mr|jVx>-L)0C)kOBM;vm
zmCWtKyIa3cja)(~d2BR-NP0FOIV-3)GtAk^8>!C_In$&3_uZ+t_1>g+GfMZI&nt>^
zUTwsH)LSjEua|6>yLhIW$S-UaKT=|}a3*g_>Oc4@H_b(kh^{Yh=FDYcZ_ylX<6(+W
z#DR-M!6uNq8!yIuE7&^OifbTu*k?kZX*r*6^gh8yg6)l3BK}69Sa_ZchQ0>w0j!hQ
zX3tzOBQhukz?`=<C$2Y$Fhk6+3aeghm1cNMXo9d{mbsc4wr@l=etaGeHV{kD2y2x;
z$Y(^x7qJu&5<%IbGFE$}wR&@BV3*T5<TfY|*w(hiHqbGxrk^w?BqY*93BPLnFNfLI
zmka3W-Y~UwxjQ$$+qSfdmWBvv)gDzAt%xkkOcNY&gya&_oXdnND<8v&k-V^k)bt)r
z3aZZ0aD+v)fXpGU-$Y1(ZBE=T5O?n6uI8Hj?wa**0wDMVuD9M+aQ!}a*Zlf&P2%?S
zFnF>ZPnJ|F4wN>eeq??>N?kp~B8WO;?;jL4(52bfU%isa#EUM?@za)r@eB6R-EN{o
zY=QVqJRgu-=%m=B(Pm-^jJhRt6Sd~>Q>x(>gOPCai$j=fH6+d%CIlaAjuVSv{!G$8
z54Dq|ZBwAu;vlHY+SV!7ScS4Imqy>U$Vv84YN)9wCklK~KZ=bUao6K;3(;NzXCRqE
z)3<1p;b{&eVDOnD0mC5=W~rN52!V854PtJR-kvG#qlq$O=kem1LWGJ6X;nh}*L8x!
zj2o|ztDFY$nHqkm8j@q~I9orE3pf6XIkx``^iKO#vsWlfZErU7nR;-Lov{Ywd2`#)
z6h;hfj&6r{+V7%NaVA6t;kNN1)&f$Q*s$w5_!5GnmJlR$|K01D)#GdnU<NF9{0Qip
zxwwe2WPEirq!?=>X}tDK5aMCR7demF{!G@aB(Gw-V4{mEKvloy#2LheA`F=(re~sA
zb*5#&DuLM$QC`vcBKR{`QyjCw1u+~;Ddo^QX1z3451gH}<eU8ThcT3P$UyP4&b0&f
z<AHX->iqEvC+D$8l0$vF-Gdksc;FFJ?Cpb(Sfa*`SeZ9sH)|@t`e<DVhJ10f=-+SZ
zd=buc(a0e?Q`f=ez^v4Y0k%U70s9XE^cfWbJhlWh>L9DoC{(>QQ~CpDFfZPn;@#@L
zMUchq;otyNff<fiE9&PNZGLwa*%@(8D$xY8Lr#`nMv3XcM&{yew#tv$*tGc>my&T`
zg=8J+CTP9ZnkJPF*N=$}8a&-G0!mNb<|lhTRDV(Zg*xV4PNU2f_L2nRBKwDj6IX{4
zS3?wjH0)rMXi_*~<W{1S;Gph3W{T!arXA11!G*?UX8rl3-=p%uUms$r%Gf?*ne_z<
zru6k|O)k4iU&b;q-q#r4#W<TKe9AOa#I;5dH*2h|Y=-oygwLT`5vJLi?@F0GL@5uN
zQpYOKls?Mn(XwHTd}VCU@lM;}R217YD8fy6wdWo~%aWxxFn(()$dxK)r{oNZ)=nfZ
zNW8<86t3Wc1)0z!hde%1U17OHx9U+}1RWBZmM4xb=aE_Glw7$CJB2=ETFNytkP<~~
zrhijXPklf@jculALrOg_lVot_*+N6lIs_#u6#Guk;?1+BO$Nt(Gk>T(UE|xDb!w^9
z_<Po_Ua3Iy_p@Uj)>LVjGo_>Knoib=?q*8&2tkvz-$AryOl~6Gnvpazwd+%j387oQ
zDe3JX{c5e4B9eQ7?$bJDFN?!YXYJp3%#_|u(fF4Y&f%0bxXNQJ2SOHzxos^K+h(R-
zNvnEjkEt1y#cue!`>qJ9Kg?gOtkO*Bgv-s;v-RP~&7x;Ac<8OU4gXnQOYE@O76)$}
zY{$~J!vclb3}n6zK%)G=+NPnu&pQuX@YYx|HN~GYjO!8Op`*A{RY2Dcp<ABH<LWCJ
zP2((fDFWWwWB8IOJ(-@NI%#IqpcPKrclhK*R_G*w>|~aCzlOkawAaPE{z;Y<j5uBp
zKebk;jII_5=e=VN1x3Q~(G^lm9Yd*^(ys4ONz#VO(q^pm|4i3@zqS8rbviv+xHR9C
z%!6wlyehN>m@mTYa{fXoRMsl3c&nBMXLh!hN2o=D*nDh^vu#^H!)u#qmX~rbXpAFY
zn5bMG)FZ>KD8H@6T)bQDCWf3PA|N&Ce^Vr`VORlt^d1I`hc}JfhNdp;G`uDQ*^y6}
zmK*-pR#8SToS|)ASa$1frS}vi>-Tx@x7Yh!<^3-Aezi$qcvTFwN+SBGjAnYvlYmrR
z%vB@TA1CeBY%NZ(rg1N0MZQ)%KrPjanLsgmUpUeD5ePa{dL1*h8{{f%y+|rP8wcxQ
zE$WAk<4^r6#J&t+jJe-P49#H6WDOQ0UP5U!h!<0AIS(vrqX8REV(pd)m@;NBOK&Y5
z@X_u?VVF?sJvQY%1=oG|>L2=jl3}HKt<-v6=09g=Z#A>$GCRUE&5}~f@lz@NIX3d-
zwMv*gdW1-dB({5n><N!F$Ah04VaBIW!QIAFhh&kfNapKg=vE8mQcjz<h%|=D+RhK5
zk{Utw4!Xt=D)|EUxqyct@5qC(uVZt9w9K&6qa;i)nG)-`1*q|$vbEdOty%B|>_jpA
z(vW7~CDB^%87}VA?nLl@J6}buBT!lryc-!>ZU2?P$swg<^mCz|tyzo}Lu1A?;n})j
zbhwO$t-gvsQvUQ$+-q7&50ThD%AnvN7_0Wy#Jp#k5q5vX>UFQ!$o5+FC%bhqmlm!^
z0|QOJ2QhTbB#KNOg~JRaHCa1%p!ssLzLe`rq4x#WB`iZ?4L)_Ix^H-xk#%S2WfmX)
zQbm<K8_f34y}moZ(of`37!pWE%_@g<Xs>hUUOz&@>yxfapR;vcaj?41K2Tl%41Kk_
z#;7iZrq5pqb+89B1{;Q(G3Z6ESaYJr;B(@4>Pud`9vgR%G5F)C1B}7+uh_13i85NX
znbQ9Ne@$y10+uNqWE$tGD1;iRKOh{WIo9M9K>F0w;ix{OhzMlxdEP&s-@g0FWONxA
zjQTcvABo-HAT50YT8uah)}RITkVu$8rlUk9z*$MD%hW?YL)byHIa4G+^YD=HEw-Uj
zI|ZZv)E=|kmiSL_KqZEZj?N^1)Q}Fm-jbK9(32<>E2O(>#Est|1$5Gl>vQQUEe;=M
z@}6g_Dz_&Il4ng_&dUDgFebLAWZvPdss{ti;}yjVh-^xv=Va+T-qYXV;WnDnC%Vq_
zD{OI%LTj`3x{#01Lpq1(+ipMqM;5Amt&LZlER8DDdF1|~9^iGQgH)HvU7~dVZgV&4
z^I?1*#Y5jh3p|`>n^f^B(l_#Xuf#}`Tj3niGXebrQ2G=eHVb#mw~)S_3+TaYa+y4*
zxjd%y7g><zjQDNI(gj&iP#}WTm3}u1lHg$|@!24jdHDEJGk@imqBEz$;0vUESm<xw
z&0)zd26df^5L?&UEzx&zde*D)I~?+xv04}0+al?!lJpCaeg&xF`H)jomm(pO7k3)v
z9a0~(1zKUs0*$S*Ou$Gt!-8~yuY{7VYHw`AtUTnUz1jP7L16M&KFB`J5}hkeO|`}`
z3oJy`y=y9B$Hv&60rQTFrydeja-H9F&n?xS0nv`Lt{!pSg1%+^u|z^#5Wf2zsu#Ny
z^+4Yfugu>SC;hK?@KvXC#KSgyc0=AJqyKkznQfXFviF!x<{E2^C}zed4}sZ);*&X}
znFyIx$ZCcZOG?7~*Izb$eSTZ7r!^d_X)wG!=X3*MyzKt;kX44YpLt%%-0KOw&cNxN
zNolPp#xH`zI%T4_OS(`{7ZVn*yS&?3+1)e}9}AZJ39NlL!TlQ-lyGh|mj|@;-ES1(
zO>+ZM-%w9$KNPLv#86K|iIxVFR}>)JX3TDEVL4+@6M@@$p&FajpBjD3d>tG?4!KYI
z8BLhsGV%tD4+g=HKEGI)!-{3|b-PLDiPAUFauQ!F%)HhlwyAvofmUgUX#XLXm~^w1
zZuUOuf{d$I^JZJKFVIr6Us#h8#Wt8zZ`Z0`QBMRrM_blVo?RHwRWUpKEJkVp_&YFR
z7{Izhbpw%FnCl(W8!Qxu%`Jd2mDMn<@v1XdSHr>U`uc(D+9opf73$gsckSDv_T}n&
z{`7<PYenS&`Zen-))l3$^!M{By8hr5g%4Cwrr@h}YLr9<&}l4jbRl;6OfoScGh+U?
zfF0W=9L?Xq8OxD>V$T`9F;uYVTLTu=4{R-UR=ywD-PTqANFghx!D)D-dUv{<_?m~b
zZEYP`y}SMqt;_Tw)ud5WOx{VSvzZ3=IVU3mRuwo8!sll~C94-rt2ne{TE*$i_2}W`
zGh!UV21>w!KDqZ$=us4Y)S~)9i@r4^dgI`N$T)5b8OIr0_l^PShBmz3>^Gi{;LC7x
zB9}hJ0vAmk99kcGCi13owr--d0o7Yqb*Y7eY!R{Ey6UYcB#h!zL!{81Wi$~&plh%W
zr-}V&;*m7*DAPpDA+XOu<v1x+-y^~bxs!3Pn<r>K{AuQ+%<)6(2W+Sxu&sW<<LsIW
z8WL9*vq^#g#NTa*ztIqXGgEpyOP{SwYjJ#i`eKS{l1~c^A}5|K&Xm4+5mIp_#zNJw
z=kZR2>xU=>fyXbU#w%qTr3|V!l;Cd?)WZo5sT!oSW8Dt(`h_GaU+}{@5BWw%L&cHk
z8IEdX+_4{`<9#vIKBTU!Tfxa=@aN);NZKdp?6ma?{uZ`2K)4?L6k#P<x(f<#L*74U
z_W!2p>Mm__o`pcFXOm((0>*KHYZ=}6kaH*ynsvBDqT)5*x==d~B|qzYo4hc6ai;WR
z`ja3O`gw&N++>OS_#x?1;@cW1?vnik6;oh>;0!<x0W#2I6YvNi1A&;xDj{>tUiI5@
z+Aqmw8tN5u7$Y$Z=fa{$NqzkCV&;?SEa*FlL128iFJO|n%Y7)`>yrimISj}k809eD
z2OEybtso^H8mJ$qVtCZ|)@LFYMx|bv3Xjpt_SBUh8sRj1K8~4}z3Ww!9vhnz%-|V^
zp85+Ib@DS%_ORYS{|%@!$V7yuJkIuv1;AAha(3PVU=J{X>NQ^j2_a=Xf{87UD5(Ph
zWL8$438mc^R{789sKkgXpoA!Ul~Qo@YR=C$6aRvaR%(aGnXDK2wM0*KQs5yfu>B)H
zBJ3?X1$iS=`U@seN=WVqA=taw2Brt1r04F1%eV}uDQ+Bpj7r^DKOkO7evN-n=d47K
zXZUV!R?F70M({vh(&dhPk&~gUsO}uwfFLsBI~V8MTVzH&%=*YB^6W2A?yh1g<GUDM
zPi?e}cd3oEhtO}-{Gu+^nZXSGY0;lL{efk17X7f2Nc4J_u}2u_Fvjfkw~Dv|bk?dN
zmXSz<z)0x)S}~R`S3itzp40X-K5Hd1cAOqb8E&WAbogQ@uP%LOs)ri{FwjoX<3W~`
za*)O)UB>9*MmpLYKY`ISBWkY%P%raNkYDT%M?gCN1}pPWKBdN|%nmLWMB!g3#ct_1
zqG2F(UP9~3Q-7^h$`;P2zz+!|QS$H053uiNZ(;&LC&$eH9Oqt3|1#KhpQ|9PI&trB
z)H2)UiC%gZi`GO;c`j4BmtKjwP01>N&4^9OlrGg5uuV2*PTRebNt3b?PL8=}NPxk+
zl5u13%7u(2ZU91J_M^N&mCN8SvcIj;??d_%`?$FExU^&adC5{H0Ecag!Ch+{nA`7?
zFkxymMatRf3W0RH7}y=cBe{~01~<-kYaYc4IXRy@Ntj`0WnCb)V?sJ8D*hBCJof6b
zT(PlZ&Tw6WMAWx=WM{MIteg<rIUzl;`_+Ews%qB%lifS|4cJ4{U2~3hYo7G{6qCA?
zmnGz^JS6tYgg%9q>V9?bfGzd$jfQ5{CmTPC?Kx)NQEOWH#Izp&A$0eO;)OVcXLhXl
zA;9$H`q*dFBEg3EJ85V=(Z2?Pn6S)J^Ku#HV1^Lz9pEtygwO5`IIFkB-ao4Q&BECG
z{moTd>EN0<6sB0&=fV^Uod;RPGg;xZu8a;rML4Z%h-0t~8#y_sgoPcAn9mh+k7;8m
z1B|B!RI~5*{Hfj?d$oV}tB0!3TL$#f8*kK4gekEqs*0Vq-<l5boSl=lp8|r?$)|Hv
zi#<-CpdwcQ&#iBrb~X`^*pr%E#K@^9S@Eoe=k^MVWOkD#>;zcg$(dymD$6a94hoGb
z1(HHqRhzv%@rJ)m8L{=4k3`0^UL$vAS2wu&mPo9RtL-yH>XT!x`y_uUY@UR0-JLG<
zViwQJ6AaML>+Czv{xVNr&Q8-)khUxePGjZJfVrGDJUv-T%-UBWDqJI%tT>APx2)Ed
z!X5eFYtN$bW{M>fyn&yzf@#BgBc&)3OdOoSx<#Ti{j8y%ZeTq@rJWld>>EZ#j(=K9
zVtY>DYD!k!rr_%kx_~R1Qm~TG8lkLqRku43|3PvDriY~u6^YV7I5cV{4{7_JDLwBT
z_&6{udQc_t9i?Q`S_vckyS)KTY=s1p!KU@x^n8P>uAS1KuKD)+@i)UYpXt8my$wda
zL)><Cr}d2Nbd{@lVsq$g`^<IEaRKNUp;<7fe<Xcc4qq^+$ldqsPq@K>)GKHQkf)|A
zPX`owFz4j7U$fgHMmGhiE`RdY9!WKZN^_3GoQP`Qk`LSi5Yj61Drnz}U`qNsNDZS{
zQp2^RPLbp_jN(UXTn%fj?&4!PAPJyfSE6A`G=gly`EsJ@LnRW|9HB6J((*NGL~8gM
zhN{Q8LL<0)ZvZuZ-5?%!n8$s*m_CFqYphN(rs%AIx{ylHedPMh-y?6fNh62m11r2f
zb=y!<e?FSx;wF@oVn&_dg_42_m{3yXHk8x}evg6M9+#`forQgefCrKhD#dt8=-6#W
zeS`pRJ64OhWVsXe9wtR_9G>HP)(-P8$E$j=ERaz~<qS&j>Gx~`t5mf>WhGsm(zzBi
zW`QybW8q88jb_RSY2~RCPer5Xn@kT*Ej0vXd#dxz{S}Hj-!cxuovJ$iL4AB5`^M<1
zIQ=VV?O(mM@0-H^_{Qk!4uOn^@bAH{0*w5UE3AWO?Yo4@U@5t@CR4hIuTq(<wjalA
z<zwpZUeUJHrgoJA(M!3p)w6gkid?}9UX<-h?Nlab^YcXy;U%W5M0-?;@DMJ?&C(m1
zs{hqRxGGh2ys6nuBuyC{I(3Xxm&{2F#o;2{?XB``tFTyFZ;*>R_%)-AMt3m;QIn2!
zMzOJpG9Qf#sA&(vq$sf|MwM~i{F0$QDYwV;4;bTQ8<Je2{=4yEp7?3U!??tzT-#Gl
zUJY)@C3dyCo;u^WOy&dUdNn~;D^ry-l#77`yuIC&ha7;xMt~qr+5WcIeQ6`WTdh#U
z6I+V5Nrz~g<g^VWGm&J5t6K>(J#J!!sx&f_ptf&joU{YA1wkFlk$zoW^XfD_iv9=<
z)2_KeM*D_YGo5$4aG16-ta*r%-MCQCHh*WBzc^Vl%XQ{2)68?Z`HR}jo@JRjMYgNA
zLS(UDmA%@64MJ+8OG};cqy{|rU*&eWkx^8i&w41g*@I8NoxkoZ5IHv$e?n_GwY5r?
zTB##X;|Bw)+S7&$%g2KY>0l}dG`j#xQp2?Xq3~usmZXnML-^L`P1ydkh3U=d-|*Kg
zyQ_XXwNka8h)$5QE_QqI0Isqq?_J+n66?vtGC!Pm{C!-!R60E^32OAiZs57h8)DGw
zt2guKK8HV@1J~a-Kre&zC!|09^`}^Wiu5O_KST7VAAbx#MPB}CorsC=|6ufYAhXUB
zeuap<-+990a6JD!p-RKcG}!Zm<0!@`=dRXl#JuwaBQK22jM$(xMF0HvZ4>PK{`(`N
z-;}}S1Q}1A_(gj^?5VH<<l0oLhs=yP`)pHPNXHj>w)Mv|p)@D;C$47Cv+r5c0^GRH
zWk!UQlX%6tYt*O^WHmYB{rU>Lg!j=WUC>e=f380Ic}r`F*%tDci5%A#*7`yoigodS
z#~wG1Xe6(a5Kn!l@UbEOUi1|w`tjg-&zL)7OE3OR(>HjL8+bbNiY}v3SmxNqP~SbY
ziuVTIO(ZU!8}Y)}%>6IZl_C&-G4|^1?lZ5t@lj0!{?5T?|F)OrzsjX|6Xwl|zE+2F
zqh}q9GeZ)-r!Q3D&RSD?VS1upobHqP-^ydZO(UEKy?mHzj0#_2UNE~DMR&UTileXe
zk0LMM@tH*Bt)^eKf0aVzioyTK4SY<$;%|cgiQAA6&M8ZyLcXn>CtWMU=90@sFk96A
zxa|=N2nY5yw(Y(VWzC^k)pGsi)At{LS#dSRpJdmMCpuOLEcz`Xw;RgLNfJk+iCJ~w
z#C#XIppKzrTG{q42FK)R>FEv#Fg(PKpVS;b%i2Y(VNoZM2k=9fs1@KX-%x74QGjeu
z&3^5R{L`MdVf@KlV-QR=-=bR}-gBPpTW%x+af-D<HBWzkick$P=3Muo3op3n+Xde_
zzuDyq;N+07X{;N{1w5!kO5%ogF8_7;t%I&ksl&|7m0T9vFqRHyM#xSqzxcB#-qH`d
zem-E(>$HGyeVXVh7C1q)JtrWn@^7xQ2EzRrpxlCB@19*$Z=Yq45KPj!Zt7V~hxnda
z&97F~MXy?dmA}8XVMqQZ<#;R;aN6I7-8Q2fh(E#QOJPYfVa>{mwrB{kWNt%11{;&#
ze`n!wDvJC)IM5W^&g$KX9nF~x99sT5u@}aG1AD1>rikTM>CX%){`g>y7=o`KsVSEY
z8PFCzVcrtV7^qd5$nN}{`bGV?rwi-1(G}zA&z0id*V-Lo$Z1Q`ENA5wlue>;Q&M|A
zq4V0>NBK~{Mtk%=c!z98xIKy8AX|xo`rR7?k#l5V+SbK4dt;Okjr(wZJx*FK`oq%5
zJYz)g>aFVDGyFk4f;`^9ZE4cp^*yL8$>0MY2MW$k6nFL!L69Q6&X%M(K7!ZErDdN!
zpx8cEtt+UHo>kDCyuoyB{`+}pxFEWE^UTFW`WmjT$DfP60X;zrH@c!}z=wvQY@Po~
zbKpZ1%M9C5Qej{ThDt5B8R7h?x#kTgCZ~j^`0F_28jbHe36!w$H&a{o61U6@k4CHA
zL@$cdMcmCl=ktAhHXrUIyUF`3o2B??y2O2n|4m`A)H^O|=FaarMJ7ALwD+UfPTI?8
zjjnJ9ps?=lU)Q#K{tmZDnm=|wV{tE<Luj%8ZmxOPiQ!C1U0cxt1|*sw*VM0Jl9-m4
z3(}*RIB8`n6-cezAZ!CqT;0ZGwx14JN{{}VIkP?GZ_1QD;UF1|Ud-nD44T1dp1tKT
zZ^!KOyA5Kp`TTFJeZR<!zn=9uXlcd{J^qAMtcnH4pCsH|%B2m^j(#z&I>n2r%dXO#
zb2Ik*tWB#@4afVMVQGdr`YAFya#OfZeUQ~D*2wpNgtET3L+p0y!3llLgpc6=@yx?w
zENsg`Aq0F=TO%hZWHB`D&<2j0JhiBQ-y1v{>Qmz;o42{~TYEk0{&&gJ&bi9cO^N1h
zNaS~|t1EvWUDcbQOB_{M0sdm4zG5B-XW0<HZVMFpmEEwGeT!L60#iV}A>@gRwlp}6
zl+oZcz3Id^YP2vhTdn3{Wc0=Sv;6!<l&yCfpKb4|cbcBP@e1WzNWO6Lx@i2OEva|@
zu_xnR(TgZ_3&pId(<iy7r&j0#tqRAlqjMm*@m_HJf)CKJ8>{Htfb=)&<J5NJiH&U9
zXXpqPazwO78-0*5j@=w8Xl+hkVv@~&A)IXP5?xM2db#;L{$6u@PwHcE5_C9DNh7Cn
z%>yYWmi65L-ZE!z{?p7^^;WO2$l#udvLh<!t0h6|aT=b(hM9}^!3T?f*gI}(vRYD$
zf4#zO<IUH4v~V!;HG^)%al_@~W6&*gL8Xz4_C-6RAJ3ML!LnQm<xrz5r?{T8pFOFE
z1nNL2bto;<$fUlju|>~3BsR7%60#@d=|KsMqaf99&@Hot^OVMj3V8~4_P1J3$guHe
zs3`T^OM7U!X<Pf|8;7U*Q8Xf2a?A(PM4CGhtGmpWAuI2ZUp6Ullr2mRy3;XFkQSGs
z_*0mRZ%JQc_<UohGqQ09|F`hJ%k630#Rya4t(`rMM*ZX_Z|z*8g^SFSnpAC9%E=Nj
z5{<i<uR5oaGAf(9oXU%~IF-|PI72Um<zE2HpG-`lA{@x6Qsx2frTKl#j;Bn(TV(v5
zXk`1w4Uat{Rcvtd*R#TIihVkG4sy*03(opZxasUxR;rHr5S4w>fX=CT3%4K_yWKm`
z<4z8`1G?SrS9qM*&mGX~LHp;Rp&WET4m!|->T2LYO#?QXuy^3==2W=KcKu9==CSpI
z(fxgBi4~28#dbHxQ>h;Ga^kPkMYR)+%ygBy6^>W-;h=!sWTp?BDemO+<~JMC7?oo<
z-n`0?P0*H-*|r4tXdL2=y-Xt_R%2H<dC|6Ta(XXBC4SL{hcrH{qvrT~*A!e6XsQ2p
z{ROGll_j>JO06)F7~^+quN#iv8V$!I9W3=;MryGoM9oY2?c#k|IDXag_AY~uj@!5)
z-q;Dnx%vpoN}9cLYRC(FGG?7#7Q1yDe7t!TGH5b59NiU2P?=`qaC2n=&Ygy;5(-f(
z6(&gpoMb6Ohu`KF`9ac|cmVA;ZOm8cQPdA8Dt&+I!{-smyzxQI0&VBMk5ZRDWHL`z
zcTHz8Mk&s&kL>s%vLUWD$DcG&EFYJ69a-8G|BMRDX>3{S)~W&sh#G~7ss7n9ZQp?$
z_)s115Wo1#59^B^(w5Z2=*DTLf*`fMLeBVfsO0bJXa`yb<(ujJkmzsH1kC82>3o;}
zw>L){7R@MLG$lxJ4U1-R^yzZK-n@+8Luba5Q%q(TAuTCoN5ZX&C-L6P@R^{7&7IDJ
zb!V9gPp(h}EW<AJuaL{skl#taaD8)hrgOuPDim#Kjk?d9>Acj<L+|T6Q2lMa%Tf4B
z;Sr9nw$mPo>gsW)U1mCN{BBeMnfmCbg^B6goc7UzCE5ieL@;h{v6Fx#8Y`K$5_57r
zGj{7T!YqHJ@kw0QITK>fZXRfFMp1ARRt2OzkitcTdbyD{8cx`%6IU^AYKu40%OJj<
z@!ifuWSc+A7yiZ{WjrVo?MkI;BE=1fS>>jt$dQS<%4A0Y&8(FxvU5&vLruy#TZjxt
zTcIpQ{4@jgKPt~QtnW_R4FY|8mpI8sD1jskT&_2@QxLDQ($G)e7W*XAIz;lv=i&JK
zshg4Hs$a6A5V)03YLa8lp%8FBIp(SZmqt;M73r@1#)H_pb@j>S41}qlH!8Dj<EcIV
zvOgsC|KSgb(`I#I?Men7_hKh(GAAw!Au6$$65&v}S5%!X3di<%vW&s<i+lgybH&}l
zt!<35lDhHsa#Eq0(*Rb#^suyS)w@$yJi8}jDSy0ix%Xg{e}>-lG)iV>INz+7TvE`}
zKAS@H<R!hRGq$%-Y~ES;CpH)}W2=SqrJ&93cA<KqG2!YkXrF-0#M|{<=XmWd59S2L
zuXQYd12(0ny_HX<e%l@>Vy-1BtZ`X#Dns>JzeK|^#pnUO6{ka%L6Ko`aHn0Rr_nQc
zH8&(GjtSTNt_-O2<12#nvFLXiAW(~WJ`9mBRklr>-D%SSp#_Ho4tQY2$+6(i-U0mP
zGd48{>485K_!$o@^F5n7E$|~AIF<!(7x;Gu+&a&ud_ka}S<nwG=ox`-x1h@{=qZ7&
zwV(?u=rMt&8j$8Da`h@>w|N$J=4TkGB0XxA*lxOV6}VoI{<^WtOCMn_I!qt73bc`5
zm^OClpt+q+#lTgAQVt$d2I*@H3Xc-uV?y11gJQ1);&%pD3C$9X%Lg@9IqlDo*EZ$`
z_MEB5x9&kL#1e+@IPHJsqhSt-3(JrK!ethz6SsC{Nrjti@1VSv)N#Mg;qyzN82GFY
z26I$iY<{RHa%F66vFYjM&PsQ1toxzJa2|%ly8jv(!owl4?mtC}d2kSB$GeIm9_ubo
zv=k?AlHv<hZ%ra89COZoG;SVTPakdQj!{jgO$CX@N9bPb+0oU)?gFQ6fk<Amm;$?s
zV`Cw`vjNzS|N1RD{>;-BE&gJ=yiBd^Yssd$R%!l=G~P;s7889d((9EU`E6ghNqgO5
zC~_|z^GBC8CBjD^aJ)n^TT<`eog1&U%r0@RPf~9gHzm+b3GJH^bey&XO%hGKZgF%x
zCJAi|)I{QebND{z?eq=d#8s;BC{=jW0V}LD6SN?&!egkgDOr3Jqk$u7_^1*VVu?YE
zq!No%nKzhId%2#H?fQ&-oStBtLIVg;@#?2;@}^?Ogw7*NJmuVxU>A@WToN}bePV0*
z6VQIU_790h2G%fHx*BlLG_2QI_?k2zi6x>m?OW{(yNSC+2_l8@7ezMM8%kKPlkT(+
z1i{4LWMvmy2Ss_cUt-$u$}^{TI<ZN#1?ift(_)S(heMDJ2?Krm+0jY1PoXc`f`G^k
ziL16@Ddtn<X}{9gTIm86Ndf2FB3JuOXtI5e6jh1qx+GBKavzhIdo#IBm=?2tGfeQ;
zBPd*yO50(2)hXV=e5>EsqH8kHMI8<b+^rV62{aEYRFj*iaUc5AAMHP>ls|e!o2c%$
zP@AqWyeRg0nX~ZURBUo$zv|6WKwO71w&nBat4?%XCb~B;FEkUpcVjOTRDz+8b(Mu{
zUYYZczH3dU6&}ay`%n{^95cDk<D_@+(9_rpl+^-jh9}?8`L<1O2f&ks0_uEng_u~b
z%WwS~%&2jxvbVhyDdoF*mizuV-$CGI3<O&?eK#YkEw34}d-)!_^^t<a^rhyjmPRi3
zPt4cl1?H2eP43fNKC#JDi7lF|Y>D6D1My;r(vJfR+Xc1(R3>vV33TK6+II(E?hkmq
z?sKTpd#-+|FTmUVvQvf)`zhWAwUyrRU?2EAK%N<0c6WV`@@6MR`U+-EWC?ntc-@TJ
z=sMvd;3=kmdqIq7YWDGb61p672oJdQ+q1l~=J@;J#PnWvJkG*4vNuYZMgC>lXjM4H
znel;n-<uh`xnDu+rHRv<YCdp&+=*F#IPhFUybBZTx~BMOE)<tvP)0Z0^>2#5*EF(w
zPN`co2@<<$F1CA(tkb&Cxrxysw`fHjjcSUwJ{MveQPLD|c&?<LTXifNtv6`Y?k0yU
zIF6H#GTH;4fWfANxSt&HOEbfrO`f|}Ge>wBXiY<HW|6^7OsD7DH33HcdoT4MwyiXw
ztfxSur~Qr7{sVddZdV!aEDcKpo$uE@Es;gXyn>j?IV!}WqgOh>=>o>g5i+MISD{;B
zm9$+?HB5d(;?LqOjq!ITCr6(_2(Pb`ksV7XO-sG@b#iJl#*rACG|UMm?lhJK1K_p6
zQ+ejFl)}3XM^0{S(TtemWoPBEf$?X$(#6re%jN{5>n}+cMIWo`DAU5+I}pe^K_0E@
zz_v<S3rZ+Vhc?v}j^YUt+Z|}Cc{1|XnLTyIk?;2uoO<O|-`iBzkFF&xUQ5Ai2k!mU
zJMXZMAohVjqHnMXruEXHq~_28bY7jbPPAeEtqhKqOm1-MSf*NQ*@c$-G=fh?o+T#f
zZb)Wl11@z5wkN(kdrjb)f=r}56Di9?N>aPuqg=MT@%4;Y{O>TEhWO4t-A!yo@9P%F
zZe`VC5oVhJ?tAO+k)KmhBC-s<m3je_jcu~pN3%Td=CcXRpP)<<ETxHSMu8-$XEyK2
zgp)G@O(XxoG!aR5#p`S+oW^w6Y1qNySe%;rD0-iG<5F&>D5g}7vbEyO>}ur~mYWF%
zBbK%P07VKdUD_PLVyMSx8(vM-nEczrft@rE)^gF()Cqvj-c)?L>6SMmX3)%5Wyagy
zY^a`>^QL0wu`F8lZ1LN{CDXRmv>s;ZHH~#<nzqy%l<$+?;NAjyO4FL-?=%NqZ;EZ~
zuR|L~3r$(-mlSb!Ps8y=--~>I)Y(17#|u-=O^!d_jrFj@k1W>iDWXK1icdOlga7NT
z{TfUI4DOuaH~2{!Anbu=rUp=!n3&h-lKmR}R~(g1qj#v2W;{D5CyPge)kI~p_5iEC
zH;P8mUX&I6-BqI^bLWh@_UiAs@gg^Qv*Y)yt9MVv>xg6K;{DX00l_%M`Zg689k@5I
zV03L3gFpO!Z)VXl4S&Zuv@EuIHiaNnZP(Z)muOL$5CfP5rtayHP&hvVsz=3!jl!or
zC0hOxTnnV#NwVs#zVvVmPNKf_uu$bC+D*RpuG=oB3}uARn>{@Gm%0@6V`a6o@{{V1
zy3?W4k9ydU)SB)&eIGrOu1c+<cB4%k_?p=%!+NV<I`eL|x0S<ExRyb)tLbO@HU%YG
zp$ce|hc>fmjZGeTn*Pqm!)=8XEvJK!hTwwt=bAR7$udiudqfVttdE7fWS4cv2`s_H
zt=sy(&acRZ#Gx$d$no1Z*-<eL%SCD=HHQ<wGdtVO;lK{pY3jvVbTiT&NqW5`BcPmJ
zV&=NB=ndC7?|t~SD~pf77UF)nPBXmkLo%fDGVJ&&8A6%>8lf5rG*(|$LuFou@~@J?
z&C5{tRWi)V%P`}sWa!At5dA6{mgi+y_Ej?U=4I&m@(eoE=mgn~Q1yEeh>@>&E5(z%
zj2Z<R<u8+u7U!0U)P7mz&OIr~OiNjoMqm4PenCf-f^m?r#zUm=$T!@;lUNQDwa{tU
z<t$l;=+vq2vDLyNmh*p_ycUl}zUl@Z)gj$lZKgT;?b8t~xa+N;6RFmC4zzb6hdS-|
zK)8Jg&y(ql1Phv4{^hCCt|I`U)9&H~+&6_k2g=fSDm#?iT3x-9v=g$$_YL4{UB}-Q
z0AR@$+kPQ+fi{;*3`(1}6G;Vyy%O!Ri9$?^O;n%>+AmRwCNQ?T(j>xlaY=c8qWG=b
z(n0>1@~V_Hv82xYtZ=jG#DATJ=iKDoE&3E+Vt!EI*@QDpLQR5ij1^xo+k9HmVN*m8
zkYce-vD~Iuc7PO}Hbt*Z(RF|nTYy<79>m^o^3N$HMar<2b%_i17~7AP%x^O?;)pd5
z93~tx@`Vwqk3>RMdULZH_haItxCc`+6+<4*H`*)35A-MpMrGs-VFRceMkZ$;tj{g=
z7p1nop+UAgMO<IePwx;(Qgh<586@IOX?c@S-xHg~UzN*&ZgB1~ZXz~cUt{abb^dIc
zR0}{~=Mb*o?&Zuh`m=E2baUvxm7KAgwf)y#Ons~PLf<BQ&Fh<#9rTU76jwHPAc$KH
zYHv&598TOEs*g<wM4H25-3mh_StGH;G)B9Qy|{6i)@(I}Y-mc}UPcR3&521N&LJhn
zAcLpoLiM4fU*oFEP<ptjz|-2Qp2PM7gwZL6<5$3Bih3rNXcSPH#+$bx!?2Ig5PTMN
z7M9R|dgjT9U9H0(*6bNpvdNP~?xl4`GiJ{_jOLv4!u>aS5f(VEQ;ka@9~wwHDDn_a
zv}=`x6G>5t>aOS~=slU?cOfs5WszO$FRs6&C9|TEdCaV+GJiwnZ;AP<)tOnLRhYU@
zqm8LKqkz3mW4Ya}7&_87tuIFowy9umbC{(d*LC#`KuGpU#(rt~-rhx<lVcuykz>Tf
z^r(2VcHR~rnS&*EpZIZ8{Q1-`O1*uTok<C_A8QCD^xw+2>X*E2XkR0x9;C)Ry4H6Y
z?M)S})qzj;JV$4i$l;uNve~$uKxdiOv+FS?Y#pDtd29@U1oa>rN*sPuFT6^3CyrIG
zxl<CDg}dfBJCiz>&+&Df#FqYlw7m;_RMoZkpUDFf9-f4PqD2iFD-o;2`XGXmfef6%
z83Z*-RVuy^d(~o?Ay`2JlaU<9)0?*1a@%?@*4koQuh<quD>eZnK`Zi59?~k{gE@{5
zM1=rC{@=CtnO73f-e3Qp59FLVXP>?IT6^ua)?Rz9wG%hTt{l!OhoS4B%3<y&{umBK
zBLc()2P8G8-eP-~Ew-&NYc|w!CU(p$^<EMG>3cGHWJfJDDCT>Y3yf~e5IqPC$5vvD
z>9CF{PP%b*-j7E8U#}e$=E|h9TJf_oV>b+w?cqyFB)Cq<&%SegdJi}WjXH-G!eQ3O
zhp&(g<>oLb_@)FzY)5fj&u((XM$v4VNpsF`aor=4cOX_(%qw=8>3rr!Y5XVDGObDP
zt)03pxwp16-L&$j%-Ww#oy4>bOTtCy;;d(tHGhIV$Rh`_!b^;YzJni>-#TF0^Jn*i
zVlB06z%Mz8kY7ScL2;mxy%$+f)hx#;MnaVu=V5oSS|U4*$bmv5I+I_#@q6~Qlp4`n
z`Nf_td$_l^MT<uh-tClHYs%Mc_}H_q<>P$o)0UkD<?B3ajOYkT`Xep592^Pxd-t`l
zb+r_9D|n=-YVxOT+TkY}G_n#WnHG<f3BTu{CFFP`9mmz34d-qPl&{4dG2eJ-GnN2f
zjIR#(H|+=%t%@|4c#VPHe7?;0TCLXBvYw5;U(4opOFWOfzU<(_?)$;7<i-E$7d;|J
zN{oh++=q|pheeSi{fvgw+=ow_Er~wP`TR<cL6bLf@VL6OpfCD^!LFVDTt|Pr(w{UG
zq}+2mgzw6Rc&qPqK*@>hAZ+7S><t&eSs@%h{qx$jhfz$722^~)O=MS(;ffqlKxZ_v
zlczLdeX20k45m)bXk)X_TH}qpf2w!h8V~h&=N&nPi?QGjeC4xNds{v%@J8M})f@Tp
zWMje4co@J@pe1pfJ$A2lH(1o_ds=m|T|t+D?dhuFN~}+tcAG_qB5V4k+O_t0TjIT{
ztu>MN4Qm^In~lLG*0yFRPu)I4wjGF~hx+j+{i8_zSfqdS5nnd3nn%`%(`RFFF<mmM
z?b)9S*+vKQMuyJ$FNAB#UlzbW_qKeH7cAevc*EB-aI~T~phHjm|E>qCZJ}ATN(eTW
zKi)h=tb|YG<Wz1oqCcjr5R6b(b@^H%+!ox&BYrNdE_dYT5BRA>4{o7v2CdiPmCv^`
zQ4Zh&=J#w95)EChNE&%HWg)9UF$t)tlcWS0rA&H$NG6<J;NL2~AyFl8?SkvxkYBCN
z{b+(P3u?@)&Y7$x=_`VWNb~2AxAUM3aMxMUOwJH*tdd#b4peuu;&-W8(L-t^0Ki)1
zjkF$iE}&AG9Z#laN6+NTgN}@Zy!>rymJ}vm?spDBHuCcK`emQUk)q_w&z-m2mruyZ
zdhKzHY_D*kK(Sip1H_g+wGXlV1rSMMqigA@jc<udWPi}~!`$wzpuhv=l}Phps!hyL
zg!CJi^dd+4g!RjV^72ac@{cYlMvnA#U+$Ne7pj+!yQIkk45O^P;w(Vwt2a-jiPM1l
zv0<V3*NaF926Zkpy&--B-A7AYE-H)<o^v+8gVsSW@p#qN9@HbH7Fud=mfe@0)shla
z6M_}Q3FQ33K;;qRfxY0H^^E9?S^TD1^PA0(gg3^bLiml4cx0vUn<^M!Gka%{{ImJq
zCv(uUjOgzvYqhjEMUkDjf?)RFl<=0nY_-hWDS5=FMGhEsCwm)vN~%VG<^I|qJG10*
z%HwHT6GdQ&4FJg<9FwFia#w6bFQ@9j2n7=7sz^KAB0KYJZ=SWcy8K|}dSk)2rK85O
zaUGEZo)A%{xuHIh19=4A=?1eepf?vtj_{Nyau5G==~W)RGUo4R5S)L|vb8m`<Nio<
zZ)~;Y2V|1I%+@Dg9SB%8&D6k&>Z?WY;w{Hwb4~o5Wnv~$m<+^f7!~p5*%S2aR@KS^
z#EH7q_Owm6=NpU#GpRPx+!1N-QD<V=zU?*UXfj_A=f=W0TIKxMf9Xp1^62W}X)27~
zyJj2*IwS!+o}PH?pPMbjWHfw%oz!%RCAL(|Jpt=woSlFuXl;ofP_JvCGNa*TT~zUs
z7=A=CwV@W@oKfU=+@m_7DdLgDnndJ%it4s#y-)KmueF!WiAE7|#)7Mndrn@K@Du-^
zc}EJNkh+2M*5p!;*ZSPSe3U^kB);JNydx*`H#EmsP)_UJ$jpB7I4v`UQ>JC+yfrf5
z)}EGlE&<1p_w%d`o8Ctq6)(X}yCeJCmDlX1cRc&qonuR5@YZU(Y&f&5H|JY#ihIiy
z3zb&gkfKfk`;mfUG!DTwGl9k?XAQi;J8!ql7B!{9Y*Bj>7pLS=fE8p*yihqpZQ8Ye
z<KXoHPdgC~FO1DWY{8B7+;gjltSw~v(MKQpa~WJ5aokgS6Y0pS3&HL@ie;uJU{kR2
z3!~v(WJ9&JwYog+tz2y^ctibshn|L^3{ql<cv5TB&GC_c79qv{km&zAL@H^KB|=5y
zlk+Vg$*8}Zv6)5nM;#mb_$8cpL!6QEMs|Cw4c<+=U&KHoWAlDw-<Qh7vT1j<=LmsC
zGC1wk_Q+v;R*)PV+{~)W_joH?jRn240s9hi3s{e6idV*6;qN|(cmG?y%H1>1o7Uv3
zr1?W$WAs1Rqd7-IAOD{}VLkW!(_8+J@Y@2p04e|{zSR`;eC)H{RdQUILcrP{zgtRM
z+p(ah%Ld^Mx3YDw8;z+hu$)qJp>9H!mT?W8JSut;r=@YL_1nfUJaAyp6SVIHVF!<!
z^(U9Y#w97tS~KtcPV{wAXZlhm<4y1E-!youNk;W&|1wU<3ng1|cKv;dxaJ)ZJ40Rn
zVC6rJ=)DY$^SD-_s%2)%o*GVO44HS|Y7b;%G@Oa?Dh*?SVILy#tgE!DN^a(RDNr3V
zzYN44nMj@fc?XxUxHRUUPJPPJxnk{$ch~o<&qP2~PDO?{u<#FnA9Sf_6AF~E?5ayW
zo;N)kxV!$++|;wY)U*85vx3yK9;s(NQ_l)h&x%sddZnKAPCe_Bde%4f?6}l3L!Pl$
zQarCi14i0Bpj;zA{PR{$`~VW)Vj52$F<U-4_x6rY!EyOP>$Of#4uF@Z1uqMPKl(Y`
zWajZs3&T;dRv}5A81t9#z;D;?A<)Q-?A{aLkcoixnc&A*mgiaTX)%^v>G7=eY+y$>
z*ZrO6{?2!Q7r4KBxW9Y4zYE>pMegrj?(g32?>_GDzV7ei+~0=$_D5FY+%G4}9W+pZ
z0U_vFW0oU5_Ii!AK_VVbtJs$wVHNL@f1!LSJ8Gm8sa#q2p|xHS0+?9?Z#?(*W`(Pj
zxO8PdX=&M6T!iyzbtSI)7;9dS`CjiD;o#C?Vpq58-^GGSNujIbqm<wDB5``Z-B+<)
z#kb`fs7(O#lE|{i9N(gx&{@W_4L%`a64yL5R%uGh@{MWML+YXN>{Y%+34Es{pNc#j
zCMDgM6&rE9nPyQ!@6~)-`zStovXoYONBo7S+B>|;K&8JQZ9H4;TO^|TReGvIbE<_?
z(z{Bw?}rI9u~t*+VbzS^HsMWc{Vh9-%$tvR70Gxv?UGoP2EJ$h9u!t#EZEPCoOejg
z^YUt|t!TaVmhP`NGO~{Oy+vlc*UGOmJx5GE>1*GSF5~nuv$wS#CGlYed9}4Ub3Cm*
z8$OP14Yy-Y>5mJ~;I}+$tk1+z<bi}C^vS+g<xXRMSP^$Kaa8R^#{3ib<yEe0O=C$S
z<XhxpBYW1g(blhgqVZNVr(4h<SuFtNmBf0Z2tYB*SB5I=@p{`$p=i_lNqD1gh5B2c
z?%y!@l?@+T2M~}rJ=J}X$n|{Y-M`T{c!OPq;@Vudm==xb+n@#|SbD`IyPKxPx!P|p
z5N3&aq<%RmqF80EP4@>;eTQ!mTgtLCY&6Uj<Uacs)os%@+qI?HOMlz}vT9!U-@F+k
zNt1GOm2pBuF=}eeH|?-|>%A`si)A6FtUu|d)c8~x%hvcSSBHBBtydDY$TM_}aXzqp
z9u(o-->isHr5=Y&T)n-LJ&6T9sM9-dhm1a-;((Ai-#_nwCWhTW#mcoQXb&pl+U&La
z6wPaqsvv<r<0u?t^0CsL)?|IgPNUn`%2hLQ46kYKUGuty&1!Bvo2=tH^><oi<PDIM
zXvx#8{x<|XpP7}bY9085Cs_Hx%ziRuV>OLTsL|4%OyZghb6JzMe!~aRJuW>>>=?Y)
zv(nm}=$(>p75jqLHfl2F??UHG<N+IkW+9uzs4?4^xrN4p$)X)AyJ{j2ETIX(C1m1f
zIR7T;MUG;_^<u=>LgVKx%b|b{V@yj%42KzGTlwlj^~S8+P}|4MyPD)n+!{Y^UX`{F
zO6<crmClEAlz%T9-K)grd7{|&`o~Y<iQ1W+yDqsiE6ZOUGMp7(3Ws;LJ}IVDJ%6+8
zcf`YBaop#RO~&o!vzdccY}V`k*bR8*Y!7|YoOeiYTKi4Yj>t`dgK~Ou7*S#30!eO!
zmnXiCcK$cjplmgbF<bqFHRE!#fCe#0hR*R@s=Qea!Q4P<ptgYLQ@?e2VW9jo^`Mgp
zava|&u%3EVz#<{g>zFUMrAZ=<AEHAv+a>zLl+*h-VXv6aC0i4__cUHCmZcJo!O-^p
zME`hvv0MEFRlOKNIg~3EXp_a?1^>d;Gpc`v&)vF>WUY#l6UWExWYwSjU3xB6GpOB+
zM;89EpALsJ1aMY_#IT*t=EBNbT(`*Uhk7^>wGiuV6=s{oE0x)%7?N`H3`Avr3K!ex
z67|_519`<xS*g0%viD;x71=>}!f<s_dkn40-4E(zmjy>#yIz0X$i-+Fr7W~tBpcW(
z2#shR+a3PMA?${87aI>W_2(md98Q1AN8BG-^<}_%R2qt`kcM(XrKGxT*)h;qR_AGX
zzqn`(tM6PfeC;9kQeNT|iO(K~B}@wBCJT6U0TO{NyO7mP(VkYHtmz~_ooTITqF-Th
za;y-*QBvaK;zbGgP);DG8pr=BDsPQqTVOYeACb-&#gA6WrCfRC8s$^!jdG<|3&tk$
z1}MbD;V)lh%-<%E#g;16p>SC0&V`NLnyFG;%%l(0NI`4qLV6XnC*`tQQ19%?<N$kA
zs;iDE^9mtf9k5l&u~=n1(u$6Genrdsg+621$V$F%=ljw2`Iko49GMn5l4nF#Qg3AL
z!_dN`Viu6_MCCage}!EhXEVTRc}{Ymyt=-Txs5rY@fFR^3SRi_N#eA1kfB$7(O?Nr
zucKLSE)#ViH~u_A1d54i;(ikGP`fZszAOa_5@8k|f|2T>YG3EYHfm)DP;GeQfo2a_
z!GysM@mnrF3ymrM$Zr@NI5xALs4=y9*XnDOF=4_ERkbFYrKwc2bRpGju35BR@+}1i
z;!|Nnj#ne_h#;oANMMmW<{$-%NvecjRjb-MT2CHEsBsCF>^Ajap(Cb(B!7#{T`wzz
zg`5`-#{w-L5v)X51+Dkd16Yj`3w#KB_a^!pB>dUKken?`;i}pR?4gYJiIKur>@9C`
z(V${a#Lvkdu#CwK8paCyunW%p8*y{Z@dqDQsF=tepdbu%)R>Abu;#?(waP=Hve}KQ
z(dbh&+NFUEJlE(3E)^zX7py}Up@H&b0}9t}<v_JwLG^j!j!gdO!=#th{fyf8zoNRo
zgA29K(6ztvYq$H|)Sf88KQ-6fzg=VAZ@t~5?v|t4HfwrBC>aeu7qFmkmH8`jXjI*a
z)z)6}IUqpE=ulL%JTW;rKA<?zsgG=;3*uxgZ4bCo_wgOw$G;OV1_sV_`-t;Z8oj!G
zOjsR}RXs_vU^LEvgcG-=u_5}R(1Q%>(Xq1gWrdZOxqy{xb&E?MJ33a<D3Ew@gz~)^
zuvgWN2gI?R8q5N5hHfxNgXrM84v5umgIOS^ft&qvj>%q*A~c6tk(i!_@vGtU=;l7a
z9~}68sGECZ(b3^^Tk1zkDq~Tg{6NJ%JOL`2HM~YcB|A<Sr&C~)<8D+P8SP}utI7E#
zgT6U&i{Kw*T%Se;`<=_XPOBT}8q?|%-NUVDS|H>*$sT4*D<t7^HMP?43yQoE91-oy
zm}n5eb;7EnxSxk78qtq2lczbt-`Pr1o&~?dE{;OQ7EJ+6Y_WEZG{p&X?mqdN)zU%X
z9+qzr6JPRoKDroe$XSNh(=8zY<!GVMgZjC|EQcxbFo(vK=K;j2^)2NMvW4Xt_~NW}
z6!#^f2op$Jp%!q&s<A7UfxVpydyhy>i7UXKGX8kkk;s_US>!Yr7jLll3>U`t7cAMp
z-WUIkH>$)FXG|ES->BXav4FKQiL)S*xA7`LTV#bai&(wYG#YNB)8a9HD{-X)vf`Q_
zG1CLq&Y*ou8H`oK0q-1DSCSlkwtv*<Pp0ozWsdyPLh4q7pVj@FT2=S=a-sX%3D=?f
z7t(!3W@57ch-Ue^6I*4pr%AUh^-^=##}tP>`fUGfjcV>6TxjkN-CXOV*|Wj5l_1K#
zpN2pUa0-Sj@%Z1m(gnKG6Lh7uoho&0R8%?ujw*QdlA(>Y;%entwN3I;L_dejh~XtR
zA6+~p;+BKzC9F-#zmTC2-kaJXQO?Nq2;S6W6#m;klmEtoOC)7Z4FfVM4Nli-xb-E4
zn&}#fNg$h%_~Wl!)MQP=;1V?y@B<uZviL9jP)$AMrY-~@@h$gAMr3-8EjbjXpCes4
zQB|u5{8)Xe)_r=N3&XX7<RSEF;IaCIFc5zxUjzM^J8^c*Sp!OSP@-@GBl;Y_yEK_0
zB{!^AXn39rO^(-1KJiO6pR~GDV={#agkLZE4vf*6MwL>zKu#t(HB(o+2+pXvPS-qD
z*Su$$C{sIu$5fTW8$_4Vl?$hXiy>OYav+)O;Zrg%l@0mR_#5KjE_~`4*)+DIJLrKB
zsBb+`FCn0nP-GreTW4>zLR)b+U&VBtg2wQX41^G$8!xTo_oK&>-~OUE61S)LSvEh{
z)7iR{U9I;5w(_f0A#DR5TBVRUNP}7csK7b(7s**oxYLJ$*qzJM(mcs8(<0Ak6m3@K
zKw@%a?rPZ1t!-iRSR;3WZZwArBiFQ4HJbRZ?77|Qqfaty;@qa`GCiBn4@IB(Ed@Gr
zX_;2!7sya+HYaYH)+G2~z{#ST<j^S@CopEJHnU{`XZJ1C-TU+}s(S&qdvH2%=#IZD
z<wSmV#s}V5>t)VIPhxlz(*-f|C_FK{6J3e#V2f(~9WEeerfz-R!W43(7S((jLD)v5
zCFQs#8aLF<wxH0J^E5b2Qj*Ma>}|Cf9H^@HN)U5-r@_j?#`o!nxCq&O_v<e0__IRD
z2)cyi%G9RG`J&hj0@LL+h^*PM#N`5gcwDDevN&_ThWevs1@&Cr#MYln6RG*;0!+{v
zQ$ry6;lBpSA}ZIAd|N|uyl&=h)y&s{MA*9`^lMUteoUy&p+yjPf`;mMe^Q9c?H(#&
z3QK?tdFncct`y4+<h=-~D)Qd6&iA+i)(UwFV@s6~3VCqOxZYDtVr9=j742y~5@+b8
zhr~S+q2^q`F10W_wzb>R>!l2a_W&y-`uPJc&|Jqes-M^XERB8PXc&2(FI5u`CkA3(
z_~07Mr16_>!Q#|QF||dC^SR4#y+;P~!)Yw^O~37jv$+fO=H!~*_h3chYPCo%K=vdq
zORaC!_B4;W&W|@)4$<@~y((Jzh?*GnUDvlS&Q^V$g4X!9+T|w<!ioEcTv7b^Hg;2k
z)-KFYEP~f06M%l^HSQ-BvuWJdVh**%q~RyiS25e=vdZ;xKQI=2SgwP-B&RB6v5F8g
z#m*z2axRCy3<2HbuaJabG2bG&nW$e(*O$q3ilN*}r6!>yGPtqeFq}b#Ge)JRtt>?o
zy;qTu>57=IYGOxtNc<#GPL(4g>pP?2`Ft@%G$JTFxN~DeV=ER?CFT~fO$4K&y_f_6
z8PTocO1_U2As~fM#CwC8EA}X*eeM#S`blsjqUus*>N*6wAgWY~h|q{V(Z(H!|0z52
z$>=?zF5)-e#CAoa;9BrZ9<2lM9c+OqB!4c=v`UlEpRJ&^aBZ|^6bG!SctP4?%rY&r
zl-qiJ3+C+E`gRz%GxY6n&{ImmDy~DgieMkc6+Ran&UJDuSY?@0)i@aUSIs8Eu4=lD
z2lO$}l$tEw!)XD6RsK!a3-b%pBBN!&P$_456a#ZEq2nn<fkws7u$oox6jo*6U@R9V
z%I5!-Uuqs{I<?-`io&TsO-~&Z1xYJ}xOepe0A4AoIbOFt1yMvI03>sDjY5-aB=oga
zY)^L=`-`1_9bmKtVt2F@`)!{IyIAgz%r$fTu=~(d(HgLs{1u}cGIL)O5zVKxo3Zmx
z!IFbjQ0NOv*b#pihhx#Z{IMESz7(|hD>v7^M!5pWStv$COrkj5y4uenPaL$Ox;>FP
z1l8bWxsGK-YZ>vVfMLwP5@LoKaA+K4lwo*hY8Ue=78UEK*E#?r0-=3aM1s&SP`a@h
z2DI|3kV*Czi6e%4yd8h-$1=-TRPiOA<$i6;5>u(Rkuq4sRCa4y)JDamCDAo3!eON<
zFj%kWjpb{MMFTvtd=KH+FXln2q(@Jca!WFnA#%}tP0zWN@;YgZQ_KorMgaxD3{jUX
zvOuZotzhWR66aQ&xI41Kl$MR?le%`nS9MI;N~?$3%4%#6c#~BNjjZC*31bRf@yDCK
z5?6^p(ApqcLKg_;>dG%um(CFQRn1ut2vrMpJ7-`RGVKcj(krQ0M}WWXc;tCx?n21>
zx55l!Qx-XXZv13d6w(cGSVY4Yfa?-2!<<34YSFI<Hy+<k7zIiegv%+R>O)PsTWbHF
z2xe6$TH#k#_t4R+lbIlZC2o@L(#k+46k4$9&SCsx2n8YNL(eS43XFSV{9;uj5gN=W
zvJ=*BQ?rf;)z~A8nHj2Bc%n@EVoEx@F?ry_X(eP{N#&L!PWqqYuAUSpJ)RdCrskbe
z#C3^{lwb-t4OA+*xiY$_SPY|jCsVjn7iI1*6jyi=Ow51jWuS6Tc(W)O%zKnzg!&@q
zdg)e*TgfBjhclL^@e}_O$MdBApS?e#eEw_N#6>=Qv)ZhJs~+O;>QYH_d7j_;yJ@ol
zXpy#Bqy!!|gbxPW=oDT@@fjy0z=E$AwS)(9{5W5PHz=U7iKwm7jv73uCB<qgTUgxw
zQD*u$*0*M?hgsQkW{>5}nT}P8i`SiN#wHY+m6sRRo-xaPL9$e&`B?r>9HNSvm6L|d
z>0$g&Gt2sn?Y~q$Iyv6DjZskG$hYHAvf6vr^;Ss`PZzD_7Id3J(~=;B=5|Se7rD1I
zCv;gbR^d0+CB_C~dDTNND}+Cs%JPb-TPO=kD9T<T+(j`vz=cJ`ACjqi?=ZaZ(D1Ju
z;wH?)pb)Fjr<6!f+)T5X?76yYKCK}#+r(KkHlD*$h`hT?DLgOZ$D?*D#St}(H*%QP
zf=$Hu)CUDMQgR>q1eo8R>A=zCx4lFP5cZF5&(7dLRPS<GYMqIf7QU8ZLEd2&tq~jg
z$<BY$%})KpBjhAG38ap7zqG{mr1UHNJ7)pS1!FzEL&t%{aI?Y(k_=g()sy{T?md=4
zU@pv3kp&#6S`lLlF?K(lXJ7bziFvtZ2*lc~j5pGWg`L`0+rnz4ei!YT_E<i@+9a#l
z%mKmJT@z&%_$xyNIpJP@&r1ojNj<cq%SEQi{v>)#6{bc(s_NHsrE+ht(0%+EZD2h0
z#%t)8Qhf&Ti$HA_W=Pa}kjmZ%;#%UeSbV_wd;=xkX1!FY^XR0~LcE@O*4FB4PW@Pt
z2~kdL&enWyY{Ecq?CL?j*w|8uP>hLha8h-Qze$Tsn_^MvW=rcd8SAsvo^&{JaA4gi
z(Am!Fkkp<eO#ZRy`LtuFH!`=d#E6#AzlZ`X&xqy=9mQ<HgWsAk%=w)DD0}^Z8Y3$H
z1TkAs5IN8zRD}Dk&J*OCT-@&<!^Mt-N4oV(+SSfqiDe_*%n%iKsr$g=;1WU%RTpFd
zhKS+&nr5SV1J1mOY00WQp$nj=Yj6XS0_nEf5@S@u;gK#-VZ!y201Z!ktLq1hgjA7*
zZ}_FhKVk~*BJ%+^agJK=U|VXYAT|?p2?k4zoI8%{8JR!S2zz6`!btl$_!c*Trgo4#
zh!#Y{4Ea>(5=l8AUjonf0xpW8Z%H*9ZXMy_X#Of)Lb3OXfVC-Jz`m~^)m5znjOd?f
z-1()dsu{}q4L>E`&1fK(26r!jhAB(%I8eF2Kq9sek_LKkoq(kh>gpjLwg#QjH{2gH
zWj=<={V}M9fC;;gA6eW6|J)QRGVNL%YCa414pfHPim_%<y~<gGgr?&)rPMnlZoZ9t
z5ppY{N2WE9hixe5O5sQD3^yZH13iKRJsyL!o$n3R)#e<WzNPEYm-vmpSY$3o%?;P}
z3t}YINuv@N8$gTqYK<6Zn#ECZ{4m+xT%@QpNG^L(v)+gfMtpHhYGqB^tOgWmNuX1x
zJ4cM8(0qgV03~9oxL4B7hGE}5eM2u7wmp4`Vm_0&xJ=3A*=VQn^B1HTk>*0))^Wpy
zdJ;vdHp!o<{7{4;XGk!VrHiQ$0Unz>MC>`GiLGgZll|77;-1o@d+(GC{|d>!iHwTV
zq+eES;eqfgP7do~<4@myYF&BIdRanyFyX|)q*CcS?T>(ya#C;YA)R#|gI&#Q?byLg
z?kF`DER>BGyWp>?XrJYr6$N)_?ZMJdWmDQkX+&0hOFLM%Rymhq+~hTHnd7V3v-q;7
zv7k;Yo_4`EpYr64zq!w%WF3VR(gHw9Qjf7<1C42<htf#@Os%c@{)3Ag*0XdEvn~Ve
zE22k1J7J~+IknB0U&<zu6PBQ))*hYO%rh1|m~1oj5JN!u$apEA(10kE{1u+bx9a}W
zjQbp{DLm&1EOi`dZpIcS;bFws&F?S#(OW;VD2It7u@od~z*&-;a`w+_Xc_6R048{e
zn71_0N5B;$w3`b>O#9Ik)Tm9)0^K<Q1`D0Mq7Y(wqqLVHQ;mjiGZftj?7<?ik0;VB
zDX{%TYZ7Bo>8fQ|!y{cO?4ntAdGFL6I?P4OU0*{I?<i*?bd|tG|5AIq?;4Gg7{~b~
zx<+TT3txDNzKbCU1wxc1B+5APcsS7{(rW$>2uyO~8b+3monXv@@1uVge6|p{-S_wu
ze7EAvqV<Ynz-P8L17(NOc`DZ89bF}?HFAi{m=<vAJWu~5>zD(nC{31d*w5on;ysPU
zMA$cbnq*sw{8B@!NXdh9{?&z!M^mg&UG^ZSnS&ayEPVVEeE(a<d+r|;KKg<dJ>E6*
zzXm>>m-Tq_mx+9s(`zJ8WttP*2^!!8pDxbe1j#8QejY*^Pf(^aX`o|PI0=bYYwZEY
zNwW<m*^JJGg^rx1(r%~1xC6}^P3c^h>hMv9>LT}-A|}I9o=8B{ze29x^*A%Sts$@O
zI5lBI0aA2LqzLupyY+pUQQtbc>DH%Qd8jz)Q=|NQ3Qf*&qn$jbkV?`Mzu@-@?;k%Y
z+)gXMsj07*^?$EV4n$hvO^O=lMU8*Kk#i$+$3?->38)jlcoYi!x6sce0Kj~Dm5ZjI
z0jX{uV?H?#(!T8T?5o&^-z+g&ZRp>rHG<L5UH?GiiQdQ&cH~vC7iWT~6-aC1R?W}$
zg|E-#XOfH8v~9sE8MI+-KY<$Q>S?L2e*b=rVN(m6<eGvMmUIby34^n8?rPuyiX&?{
z`9$x>JKxp#hqE7b(q_S9Q}Ew{?^l1PfS3X-8sAUcmn4&8;9F!QYkwnB4&I&pLbIat
z7!4bt9SJSn=NP<!iUeeT>)1ji1gB}i$6qD<-`pchg0Y3p1pOR>J}UI=*JY09x2f;n
z13yM325|~#aN(c(HQ;wnqJ5w{R*$p#JNMr;UMK7RKE*}%_lr4SqrZteHS<x{h8u-z
zfJ|38edP&F#?<KC3K^z($}{@SFSvA7CeU1e=r*mkPDGR^*$JxpKy37dPFToVLZV@h
zik;!2m||y&XTr{$iv^jQetHP~bU5R=9EIUtA>7GWRzyWfhN}yA$4!T&3rq8pXmVGv
zc82szSKy`+6a+UNDwTK$e7wBa`6Hx@@Qq%FxOIlJE=Z%~zkj2UwSY^vD7o!kmj#H0
zITIx^V}hQ#;z0QxCm>Tp!}~eS%4Vcf!81)UN~uM`%$L6FQf0hE$wc7KH&B?JC!_+<
znv^;x5}PZB(K-dp#AGcZ7nLLHLyGpgm0rRYsYum>ti0PJx`(K(e4I@sPdu&w?|(GF
z@A_dUz@3m(qvkA-tG)n~EQ?*BZs%4Qg<wMj7OR1^>>rV9(y3IRCRa~q>88KIrHdLb
zE85TQNzQ<M8s`-qFkF<RBspT)z*o&Drb1SJDs5oLUbWieu<13<W=$mQE<zBA!QewV
z&?<s~NKyo&-fMyZ;jf_c&%71@G&s>FYRN`f?XMNeuH(`zt&DK{-DUbX)zszp+)(VC
z29A!RD9jK{>Y@7zMd3dvnWo@>Jf?c}5|?g!^~CH>1DV941OAWJnW<l+GeTc^LSNTq
z^(UbFa{-s`mTAYk-N8)PbwUY_7zR<FoL*VA?pvgwe49)6>QK;nBmR6{if}SafE++!
zZ4Q#&++BvNX}9omR`(S$=Z?wBC?IoDeR3<GWD~@Vx>NtnrCZdW<@P5<5Q$5rMKwDW
zT^_q}QFg(v%6h7!iAV*&Hd>tdpJ6xX-u^!C!yzCLD=zz*gtZc!EoKFbKNw~>mZQ9F
zR;5^d<#-PJf^Yu>>|*@I^uwxrgP7+qUy-RZxSZVtOj&a=Wht|jvy8_1VwQ}uwN=)d
z9qXOnBNm94A~h#&S`9y?i1Q$i*hMrRsN*JSVd3-)W#I}r{~=$n@lZW9xTs>gUSDRK
zcYFMg8t+g3oAGXr?+l9>TpiXUhLL91nwYr&s-n6(hvA$_Ov#i|#W*uxS2MX{<4RRz
zK9-1j1x4Ryenl%u!w1IF#o%U%T6|0ac}!IClw2(9QbC6hgA?V2ULU8*XE9~>17Zq%
zOO)SlgH*+*NuGS8$GKPPXj0(Qrl3F}fGr#r_)C;N`ZoG#F2JM8+^uo&&ydCe#KbP2
zLPO$)G>B54+kbMw)ZLs!ZnrfrepJ=`V=iDf(zRw6!8pV^VvN)Nr}o^1@%^%;WvzDp
z##3QrF1TMN!41uIK|LxDgQ{=LlWbx~AN(TSy}gVM-FtUtw}a16zavAPxaeP;Q-ett
zr0g+W>7nHpN27;3k46s<u$}p@(ZhGL>EUjVGwJKm!`@%2QM*y2<<;7*^pF)#kVOwO
zW!{AYNvwBE6+hAS-^&HG-`TZ(mnvNULs*_8M&%^`A(hF(_?CCI#GiLG`WW*y=;Q9Z
z1V&h4CEH~0al12ELeBqn&M6#$U9v#Y4x`}+9ZGY6x>_dIXA3h%+duD1+2Id=H_gXh
zp>b!W0Kz+7hA&CKds^Q8mUn8)P{J}x(=UG_FD>~n@+CfryU;k*ex$D+6SMejc>JE#
ze$N`eM9^SiKZ}i+Y!kb`@^x)u_g8){CiXdEVt<Nyk|y>><*gDNB4-r6(~9nc0pz5B
zMJHxpT%S!8wr`+E<1k<0Fi}*oUHyJ|Rd>c``j@?bJMY7G0AMF@QIM?A_={so=5#Eq
z$%xaM_3lcL;63*3t{KQ?msl7ff%PiAS^S0>P$zwwg<(tCL}P63Vdg5wh3#OTe|a(^
zz2A6xy?Y=*(89rJH+#zr+oG9QV4GeqUqn{A@zmys^J+($BWeq0lHPh1wQVuWTg{e^
zJnCpC`koE!l>{WcR=YVdfbP+I$k>@7;wQpMbsYB>yP3{%Y@!l%m8)irNBpffM_d`N
zt&;J<dN<<AJu@p%03~hs)#^)*Q!O>^@5TeM8{4x!?qQCYw0<VJL0hQ%75AId_=asB
zf*8mSZ8Yql4`fn<2F?~mo&ZNVbT~F~D)^dvW+uMQ{Q;^A=TPxp<!tn!F;Z}b3PLDT
zKW0qltJ|`^I&hc5GERM}#Ff-Ne!3aEVundo<?GCrBZ3^34eaj6=8^$-vl00SU0ke<
zpfD{xgddtCMi}$k<n4%i3yp{by(9U+^IM&(671t3w9a{qGUVGsh49srXK!J^wsSCp
zDg!4{YA+rP9AXtDuJl~sPi{R9rnC4=5?wuEI*tXzCo1egWXtu26mW>%LM|k0UwDvg
zww6c5Ov6Q7SWR1BaCgFnc$vj4wzT^WyPn*N%M8vxxpD%vIMT(&PIWWaiFDU7b~y6P
z;8m+ip(Lb|I<uS6YYx#bx{%?lujcRE#TadgELD4F0b8}{f{fy@d?KzKpLlCJ!b{>+
zGE9-xrP_O4teFvbJdRzHX%s@hk%?mi_J;q!7xHN!Hl0&sKUX0E6Di3w!=D)^a=qD#
z7l%%tDZX@nS*@l!xi=_?DMtLea-75bktxF-b|JgK#l&PeAFG;XR8bScpv{O*63oYD
z3{zEa<t=A&o@+E*sHn#ru0}xi`}GLzkKcHwP$g75cX_;qdq%C<&Do9ZRPrS;gO)JL
z@s5>lr}|MByWA3Wha)_0mhq8%IA%@t89C=(W{*5uO;q-3Wzqvw{1o0Qs+V~$&TMxs
za<E+BZlL0pg4Sn_gx+C-Q$vpvj&AZmybpL_sLBL?CR>zt-`}5;OlQg1(E~iQ<C`mG
z<4q4IHR5_BE*4BH9FgJ1OT>dm&Z1o^4qf8E1F#G;NpbeXe+W=2Bc?Q}B2y_h+${(2
zQs!#PDBqHx^$z>`jr6Wrk#m~I8PVPVL}T^hIy%+QF{#so9O^m)4B-+ALlUSN@+FE_
zL|=zt3ugkjGh{1RPba>|J7!PNa%6Y&a=p7*tTG)+{GGKq?HZG~580f!nJEry+REX>
zu)VQ`?j-Tz>!QP*vMHEFHR@CwELX<!)YCDUG>0z`k^=TBfR3rT%?gO-IyNOvQp07<
zsFET)f}E9Wj<;h2YZMV48EX{AsJN9!!W|Pk;yb_J-qA!ny%L`0h~sKyfJRIxRDtwK
zeWJ5G5-j63q<vNDHCGr$zu*coq-=0{hsmE(`BTgv9K))H;P5ltEN_uOZ7KV}f71s}
zl|#Kg1yvqV#)w@#jBAsm2$!_4h`iW+Q{hT(tm<-iOP>^yxJ^DG90mVBnaFk1%hyxU
zwX%A$`;OrPhi+|<UylxhQ7J8peL8K}8+5x;*p{o+U`LI33IGvaB)&ylppPjFohRhR
zzTi2jio+)*ajUa~XG#XE(Bpt@<|CCCB6m=_gNq1aJjGa6*s_zr?1>(X8$~a32vRPV
zk0KJQH0LEw<Y%6Kotu2^QLl|<#pHG<T3@l2Ev_)<NzQGIpRnCMcZtyj6~0Bv<g{QP
zeTd9$rc<vN4P)rGD`3$l8;4For5RB3V}*p16%thTTLnE^6<%u_>f|ZYHS}uT5A?VX
zD@?`|Ch@;i^UtHsuFK4%Z0mS#b-c%Zm7RWPykE0S5S7gyueMSqGv`6XW)9Krca-Af
zfgSM|UX)T-4&%-6>^HwwZ+sj~nZqb@Xcg2Ks~Kooy`Wqnvkc1h+uzM)4UA};NXq=0
zMb(^s<+tzg5TtEd2mQF5_zm9yW7(*d-5gEX&p!VIuXUl_{{-^UP2=1&W5G5E0UfVK
zp?CQ<QIA{IL9&87)_#J#flUf|9(Bng9a;ZO>y~buS6F$FY=?~~8JUoexESY;j1$W;
zH>g~XpoEj(CE7E#uP))_UUj@CMq8F;_Y@@VNDpYkf2uy+$%UE&_7f?JhBEb-j(2;8
zFq8FYlA;sk(po{XwTvioW$!3-Tg&wqAtQW^P+1$-Civ5AnOhK^$cLD3QJ}ni=9DNY
z*)mDRh`t8kc)v<vaQBZNseZo11#4nPC-Hp1Wx6^3n_IIf&z*Npqd209ClTk2a%Ens
z)1@x6`w-@@Q70k7eN~+5gGBq0z3m!Ejktu4M1Yx)?!#o=2QL?etM0mSvg*c)=>nqI
zzB(jOaGTmJCp>o<04ok<dGnPxiB#s#x#R1$ztvVaXyJ0y_8+}P(C{_dR~ee8`_)0|
zdxhr$cyyyX-;C)0D0cK(8u;sU<JDZcAAr-lwv3Obf;@2*UIrX8oPo<ey1FkOI$CwF
z-+WX++)lQRVauFU6FPke7$KkcnEnClvVr1ZP}w^3yIqOuhX~y?ObciomOkUCow&Sf
zC!C9@LML)SyBx?k2ko;xqGq&?DV6^C%hwn`GQeoiLs)jeiq~_P^%$}<BA-HM5NU%J
znu-p^-v<Y$%GYKd$1!OhIlV3Xu}b8Rlu{=sq0(D3aoBCET^_LS9YP~Rq!G3DSW!sp
zM#Bg4TSXwM&}Fowx%Kgy=Y$3I6z#gxyjnqVrxwM+YrKe&QZra<3<u+O<c9Bs402@?
z<+t!Nk_M)6bzMy1s+!AD#{Z@+1C|_rXEL>!_Lw0|e(7@(ii&1$JzH$y^PR`(lww{M
z=SPw2(1?DfX);gTDR!~UV|<-&^%TuQeG>|~hctBtZ{Y!9_2^Hie4^7xdx>7k3n!Kv
zl$hPKVHc>zq2rak%UeH()tor&G?V&jPwgjiBV#yUGE+{l`wY<~!Y}Z#QnA%}Fh)a9
z8Dcx=@wbi}M(>$GM{<paCa8h`LI%E#fhS=L55()46jnnz4ZgOwk&m}>i;Vw0j6ZJF
zGX84=c0P%Ln>}j!)X!lbR(*TVAk!XHh{l(ze#&~Te$I#vi1>cb>@RRV8cvt;hu?Ds
zhj?-JIj8nfRMnC4->#qY4Jm&G<^M|8SQ|ied{lf-sp&Z&W?_%G$>pk-tcU9743zTM
zQQq&_Dr-!?RfoNWVBxqi|3ty=4M!P@zU?yEo^m<(NwR{o`{r@!hJbvQ<HWGPz=ppR
zLdb&<^PP)ip}ns&al=UB;blVK<A!%7@P?nsv2Em<)rWYIIIeyK<8UTRQ~cl6*_BGg
zU5rO!mc(h8!iPc_Cn?s<@&<aCDKR&mG4&(MbHX1<cBzl#M1o-X$Hx5M%3|O1s&d6@
zM)NEN7ZRV!dX7WHB;Na0T71bP&R4}8hn3E^u{m)&TKBEMoSa|QQj@Q>E@iI}@g}P-
z{GS&nq=g$nnwE1fd@o~~iMx0WRIa`zoJ6{yI-lk+0&~(wYpRUaR2MPfE7I+26;`XW
zXtFeXhi<rri`(#+bi=N0yWVZFRV9oUVq!tU&RTsXtIeJKgiE<IFm$STUc1829N{fB
zB4?2V(Ts8A?3_LAiT<dD!b{EAY=#u3_G|gvQgJcy7HJt<Mogs`ivLOdjFt*dA-R!a
zE$8P!nbeiR0k8avRHsnV4Uya}87-+(7O*b%o{*|o%Cans-$ff7gLV43?y*wvNp(hw
zUe6whPvAW?Mz3e6URU9;>KaA*5WuC9uQUJx6aqm_%b<l+{*mO^cOCRSvShLQ)<2NK
zee3mI23^x=YH(-&JaJ8OU@tq?!2VQMK8K4tu-{Kto*dZh5ydgdk=!EnNqD9M&tOp)
zaDA)gJdUs*-sqBYS8xXF7N1GC*nV9XaA=}4M2{q{O+qvwtvk5&E8UA_2c+7fmSTN>
z&&7pkVP^d)B`galGZK|mfhWx+AY06V?<3tCnmcobF{C?9j&)@AFxbh5;DQ4X8TMjl
zH}}bjY!5h3cjud37l>}}4qlsrUg29-f3LH#orV#hKE#p)4ZOkSsJh-W>597Qnyz4X
z91^CaJNJmL_C9sVT7tNpo06_GNes?Kvg>XSkl@jPN}lUZ)!-ry`V>RbZ;L^O4KlP<
zP9GxAEFdq-BhzJmSo-uBOAHTUX~3`Bo`7Kp{o9_z>zYNzvL0@aWB2wa^X~%^j4-l~
zv0yt_l8)IYUp5bn+?*dVkwU~NcI;3_(?`L*B){R`yW&}-*7kDXD|I4Aw5Qk!8J=Qn
z3pH$?J<)j-U4nq4QNZ0e)YsINY`;HWjle-JdSyTQyE1Nbv34o8yF~eg;R<G5K~>@w
zrWVsN_EtrKlGLbzEm^hcR%8{ZnsMz0n$hOzW<CTuRxxi))@``BPp-9Ohi(t*NO^n3
z#{Dyktqs<iyzu(in0)f3a$XM))iTKMX}0#rkLtYt=;QU^_^nQmMI%)9ENhce8+~n|
zbA+AAz`#GqDnBbwnZGxDA`Di^>dHBL3&XvuEAQCLcEn>iDy!`XnQR2G+R6+QuX&oU
z#o{SPfWZ6Og$>6DhsqPz|3aRqst5w8wx$>Jb2!aeW`CuKS?ZTFR)4BFs9&^pcKgm}
z&5Z;-jdxJc+6<hArga`*VMD@##t{E;^nrY=UJYag7}f)M&o$WtsRB#1jGX<S3Ex+Z
z*d$%w#atM%v)#%%jTrRMVMH$mXy+P9#*~sw+OjCYaWIt3F@Ut%%*v5_GRI+$9)~@Q
z!->?A90zBXU|Tff$NsP6e-)b5G0Fcw?pIhl#6@Fm%+=XgOObyORUMW5WvVKKj**Gh
z{S?U2O*!`|gl?}%O#%5h)8ru2;Bnbv5YT_4K=;1L<by@N>$N8w=u98N03rv-wxi}h
zZlcM_Z&S%Jp}&*9z<&2}(a`(cUUixLqp2!Mq=JR4$^Uhr&(%#O<|^p_dDXF?_j%rP
zit!!)e;fN%?B^U4`XA62pzq+Kp&#e=stfcIU-thr_W8Q0kLD=o-@fvw(3^HaKF(9F
z`N-*oceujBWaNWn2I)NZ@P>-7<_%HW1=0a2NT;|xNJ6T3gXAr<n(*?4NhHUb#=|j3
z4qaO=JIcbDVY9-^_RlJ|T0GlgW8uy%q&<Zp?=wBVHmgnUtWC}YYBD1SiGcZtFJ*QZ
z4U#~eea!#mqQIKRoBuml|9h_j>r$Z81Ngud*^@U7)^mhrbOuXHc|CD41ySPYlXr}6
z>TE7>!&BUL;D((iuX7FcunNf2BD&?U*tO-9U!&nk#?V+cL3!#K%f{w9zu|#&LXb_<
zi_kHRh9*!#N>9{=8jk2S5%IxA-Um;tU)5262p`2ZA%uNuvCDy}kjsR7gj`mkGZ4pw
z&Y+B9728o9^jae}u@priau7$MamZG_I9q+OhA-GA*drPS%1sdr2I9gzECJNbn1_8d
zOT@rzUg*ISC$@^U&RDnC0yz>-Xd&j!kKJ8pZ3}pIlH0rm8qu_13Ngq%<S>eQOdVOG
zo!R%Ts#1H8vQ3JoyBl4yIyoxB1bXw0I!;sEHT`yVnJjgbARXZyW<*X9RL8u-$H%I7
zv?r&`YXEulalBVxxBK40g>k%kVrn90GGMlK3<gU1;4)AiY`n5zMTi%J!MewpdCWFW
z&~4=CHuhfLZ5vd$Nbg5+f;mBD92RQKuLRzJ=hlTX=G78It~3>AAkAUb$M9Z^9V6E@
z<B+bjc26?#D@GLJu#EX3!LmMZJ7D+8Rk|mcD5%e9ctj=}JCWH+B(ab}VMkXY1CGcb
z_`uP1k27W~tS;rEC*t7=*%MLGYs2<?rlh$j;6r!OnUK#{sUmCYRP|4DVbC6P>+YnA
zARIesQbxl>NcI25F|X83zQaXBG_(^$&r!9G3fo6=x3l>r<1<%<7X+-02_i3%k{pg5
zu*d5qfJB|jI4nDfr6e)CN2+Qs$s$xD=F=vTjVwbT)SEQSPX)8_sTPr<l<#C>C{jW<
zwAD0?uH%ua7p~I1CNfLceFGQpImxZN6F!{>q-wh$d^;V{yBUrgcKKC<b)v33S6BXd
zpj+ziG*aE_ykA4EJr!0+x`ej$C`H}ovgDf5dG~!Cop*|^Z!8xOGrar0!&k+^R6qRO
z@HgE1Bz~?Gxu$cj_@eKI&XgE2ehbG6jF^fwXb5VQzvW%_<@Lk7sY6Kp9f)CR+#he2
z_LKog>W@FePw`i<yRrIA`8Arcdt{af4GGtDj~!JT>~P#S<4siHU6X(6xqf@(sp6^t
zpTWYjRB9Jrh8etf7767N**=SiGj_Bz_s65d=L)SukhxeYmB%MH{#@roJ`n=LVZD3$
zIzFU^CCUXfemXvz1QHWu^SN${BBasBtmxI5s-k6FsAzGgirl>~^ocEW(v%(FGghz?
zS<5egDR6-~lmsSpNfHp{&nfJ^Sm&WmZRH7o`H2zIwa}#%+Y|T67qZo;UGLQfqxu*}
z>(s~UJu*T*Mph^xA-TR%7)tvD>-jC_oV~RQwC!8~?Nxtrek(gpazV@~W&nX7iJavl
z(l%2pDBXiqsFD$0>kY+D@BgHu19L@Wg)BrFrEJshO*=9BY&RON<r?!fLpjmQxee&m
zZqgmE-rbp=yvSYr4yBB{y{wW&R1r3=cCuv;#w~o=V>-K*#8_kED5ZIKJq{OJ$GlKU
zwJ-+6OXR#*Tqua3S8U8(H9KRaC$f5S`4&ie^=^fvr3zPBb{uf_UuKG~oLRK025mgj
z`G^=evny)Q6>Sh~OSpCB&MH++aH~r0=R1GxT7_3vaTb>@RV2<=#2k@U-E>DXGk~DC
z{_1md`YvD5@Eha09d~C$*Y;avSzz~ln+hEn+_ddm`MY)TKN*<ifAX*Sr;zW)4?$V7
zwRCkUmN})YOKuGDHnBJ~;qOeUW*jC5;v@o@U|vZ&OP(hn2~T=S6(@^1=g*2`1Dvh=
z6|?0~w!<WQEo9eH{(PHejucnF$eMxd7mm2J_8fD>eT6dzvrRKljz4feHlEg>P>kFS
z_(zi5d`;XWm>@O-nhLkE4JC=bteto;HRC%W`zR;VMNTk7@M4b;zq0;ivEC3NQ!7Wj
zIy&CaZ!yrL=f%8*escN5yu}t<A!ILY$NeocKM(zj9k-l1JIqR>R&S)#eIquZzj{`A
zdH+<(oum2xOcu7Q_vpojN5AVq_hL6q1*xr3ZDl7;{L(nkBqmw<L``3dekaLm*rCZJ
z0Hx(f9zM3hB!LZy{PfCDWpv(?4v2q=Mc(Y*i5YDD590Qo+YpYbc0Wys|897xbE|0G
zvHUXc(CV_nq{XmaC{k_K48KbeVjCANbc=lms@R+|gcv46Z^u<-I&5B=TIAZ({|daQ
z@*f!uE2y2#Cb)wrz>`#tn!)lT5W8FDsR>q|-6MPg9>we_gs*dAlox#aC@^E9X-6CB
ziDE;koHguFOZSpFYjjshKveKE#6kSAYL_5CM2*HRRc&2K&PZ?UdxfagkwfPg3pQch
zNea~E;J!4ciU-EyIGoj#s%6S@0FWY68TIGoUOkvO>BS-PT)XlW1INI4^Dm$anE~r*
z5MyHG(8*Fuz^JYnqWNdBPPkJl)hzM2l`4(WwAN!rmR&MV1sC4$kK9+BV>G+~2c@t2
zSYvfFnKG@uUr80MzQ4#tJr-R<-OP4xe2vgb69*>ZHaBo|Y)(91a7j9p*u+8Av8qyj
z)dyncMEqV%d&=@FJ7!Fd-}eF#xVd$D1B5qnUtvjjgsve!9@$gU+qaw(JvlfOF+#7z
z{9UhiBEw})2ZNnSoz+6i2i^BL67yPD)h8Y~Fzmj7J?Xi~!845o4*&!#?vLMxz~D2<
zygj%?ass6!mLdPn<9w{ehQ@{40l|jDE?y3*1vExQ>X^>0>ZYF&y@OY(9*$f%i+d4$
zG6z8&e;Gdoh9J-J@*r}cBJ{0!2YQyWVvi1!2XmLRTmLQYR8ip)md81s-=kyI@q9UG
zse$cl4htzY8pKkf8q0S({jq97{D4R=N6s<Gq!?K-FkT>Jhf5PH1yv(xa#|>?n|oG$
z#*2vT**vL!Nk2V~><36d4xMRa{VWfCjY(-LBX3mGL1mmyged3<-=+FZQ{y?$iOGkH
z;E3_8p%bFz$HosgW7RF~BF88@TChQfEN^k*!mb#C>VPyS!FfCd*GyroRNuXY=^>xi
zq_&So+$H&h@JvdaD<tV_Oi`#yu`d0p$1;NIW+FE(tw_xwycz(%VIng?GUzByf{!UI
zLG5T_o0m80loGl!x6x=AN%!2eLyJLoJ<!5DqS6A=S!mUJg&S&_4<8WU=4dk~I2jG6
zfDMSf5A9t{tul#aYH9z>CSg3~QDHB7zU!LNU!+QvyT>tY^`4|XrEUwk+PRe$j0QOr
z65VVeHPFIV>83Cad#SFI@HOEdISaKa^<zqtqEx?AN4+EylQKzSyo|3=Hg_D2t-F!2
zQK{Foyrp7d)-}7pXLT`|a!G}n-hv;AhTn*qeB}(H-iT5u>0t>^B6I)3T~BrQEBNPO
z#rI%l@j%{FGGQPrFpN&<X(hLqKQ<aM(i|G*kM+VmqYAp(u*a-yl?ad-*eLdgk0<vM
z-kd}lNS3C`Nz9y`LfS<2B{fh+P2(bHt(T)-*F8crf<O%zdBCi~fHl2PQ=W-0%{a-t
zbY~NTsE04=1s92XU`;X`g#9YVNX@<xpv}%BjLY+B-mPef`t-aE(qKh%iqzaXKN3<t
zBjY2t^r@<}Td0jf(7!8Ajc8RnJf#f){gp2n4_qU?v2G`;05__BFR3E&pou;~5s|vS
zp@A|<%d}w{Gt2J#JQoyJAp$LmC245<(MwVymj#0ox!zXN^D;^~iSMa;6W8E-yNs_@
z4yJ)(-zrXwQ7wozk!<Gsx|v<KNo$X$nn6*gnG2K6DBFN)#!dGmyfeeGl*yRZhqPK>
zSCUFk*mF6+cFgkN+dziB7`#R@6b^H4qk30A=<FXog!)x6IY9YlesDgR#M@wKmcWk(
z#IghX`6m5<vC#auQmzYwvE%$6vMZumly63<S{xfUmDok>F6?Le2(^@ffSlLxmj}=h
zDy|i*R{|Y5i4jT1zqwYUMQZDidRW`B$;$B}-*PuuIbCFj-e;Mvk3~v3yXpKK8&!N-
z(@@{Sqz1KwA=DbwzFXALK5%PNgIYI2Ed!cev&C}l%al=L4z{zIa=r+r;zh8u#cXjJ
zQ6Z+t+%|~kL4gOiQ&t`9H4k`1H*lZ2s31($2|cJcx{bN^9z4Rurks=TLoa=x2G9`T
zw2_S+8xmoRub~QMcul4gtn<gdr_{7SWm#VMPSdkWd7wqN8|qXc=K<<cJ(0Dl?oChK
zo3{X$x}h?`L`H|!U#y`|b_i!eT$hCcGAK-%m6ntOrScZySlvcNbe*AmLSfe~_|2c;
z6gq9;bEUkY&iEp!U%1C!^<Wi;${7uB$$jKr(XHeNCI(*m78@ff(vGaugQN*S?F_S;
zb8`=N)J=|GFYUM*l7tA$Dra;oe`loq&iezztcJc9X&)E99pzxBC<mb%Pz*xX##9ZF
z_WV!*%1oG$tw)w?s$k^_^Qo5wWPA?}V)Qp)_~MB(BkgyEdR`)mNcfw{1b_V!W0JQJ
z#8Xm*n05jqZbse?hbSC%xCAFcJi{x7_34{5>XDAZ2kM>wl2-MXj?H~4AE?*Ow<g$^
zm4{3Y*TjIR8px80nLE}Dls6j>w4=Nbz#ucz?)&UjG83V`*n}#si~Jn2XZaR0DVIpd
z5>Y{f+c4ddvDZw_#<arFl#XUJ7Sszq?Y_Pnsj=I5<{+KxHl7)~UAOVfbEuII*xVqh
zn9U98m8effLx3-s+ez!zJst<;v%7d^mu$5+!v)ecyYFwfz$J@^EBZy@BCQ4i-HFSO
z8NZxWQ(~&B>2)sDwC1Ahn%o#wd_v{a_cXd#4@rFLMZafsalrqZ2Cr-U@*EemqsA}u
z{+_(V4<Wnk;B`HntljVuzwY6Ax`$<M4_z<$Wbis$Q9>Gt;Z*pwQvy)7(kyD#{;3)9
z%d!Ioc5l7mXyadhwDFe{*t&~fmQ_;s<3Co9e==bUeJAD14}=6VxG(D$g`v#&_JIAA
zupG&os}2l1O?qqh{V^8?^6&+EAl-w5ApEzp&qsrgqvRl&B))x?#IkmZXYO48%I~TA
z|G<U%AMILyc04l*j;t3_{;>2@kxc$#>GRu;n|7ru$&5b=$xOn^nL0BsFG14l^-Q0I
zU<!-dTN;a4KZ(Ur6%@54&K6qeE+K_VbW^Ak-GJ})V!r~vr6y;W6dge0mfB*Mmtx6?
z9OzjWf(Y-CWyZ~Y9>j6CW2ZS!asBXhBKdVcR^ZR(%;r0Jhe!yIO22zd-d)c-e8mC2
z^0n}3>6Z=ia+G`+5hrsY6h)8Z$1M!x-PsiIe4>=vDy7t(?T?|Fb*I!4aFkMN>qV&z
z-R37{t(>%e$kl4K*AWUn38dp+K1f$YCat1HGD*1FY(4ozliDmN_F8Xi@ZLgKb;R2?
z-SJoCkt~=|D`yczb$cOJ;znKkY2GF7?0!<Kyz?@z?*=6h?6q7VsK9rU1goN7&_q6Q
z2`V|Ce5F{UWs*BrX`ynFkRmBFI5;EG7hCzUW3oHVr!0MsP}9GwtlF=NY4M17U~R70
z7#}EoiZ;)l%0wx~N{8)+`Q+N0ud~GcnLt3+8nu3_N6@;f7?)lt@<IH2?w2FA245MU
zISDDa6e7Y1>xQEFWA_!teH2Vw5Wkv>I`DM?MI<7qV@u-XcvbRgUFxa&sF>$U4OZu>
zrjmANLa5@;<?L330vSk1<AL59yRta`d82E*!jpG(;dN719Yz0Ls0N!j9&xvyUnMp(
zYlEDTOB{ur-;Z@ol@PN%dIv{~7nt@$Vl!UzM|ST}?I}OR$SzN{wKlSoO`S(3tHM_>
z_0g44qwy^;En8OF=KgI+MZ%Z8!>Cl&bBO&VL<=su%+Bvc`FgGw^GfVq?yXwx+BXez
zcd`6-K9W^MD&w>O>D;;)|8R_zzhhoW%HIti&?{oM*HW^VKXRb7_7w3j=E;VDXQRJz
zqY?R&z&pZMZ$uVz7vOMDK;7ftzdk5_`g(C6`W7lkqozmHaU%X2OBx5Fp|ju7!hg2F
z+2jhp>xZWr^G{NZzh;*2uh=N(y`EoUEE`nZIH;tm@%&<AS*XNgEW5tg(|CP}r>Zej
z%&$;Mt~|=+QLa4VSEwXU9_8^UPaZL9EAt6t2tVz}k^wH*1Q+z92#M<h4xhB8<(W}j
z-JjFNiv#_47{ynWtT&3UFWEsH=T-8w<a(Z#RP(eXAWtc~hrfOLOVK?>@t_h_l4m7@
z`b)t*MoFI%+O7iH-0-iHvDcv?e3jo%n(0?;6!+)<^~J?})t_f2*Ym6-pZ|g4;$Y=#
zMzj_2=+c{nam?%m>;8dymg9W^bisv{D>|C6ve&FPV^h%E!fgqHCN}szo1H}zs@S(r
zEvhlb{gaOzIaD0`;`>44=}&{6%>io*%529bnA?vA@t(=MKEUzh!OGRzjDYA{qR2x6
zi8=OMkpV$+e!EXUMI0lU<ve8Pz$NmL!vdZyX5|4R@}6|kvo7G-EY(T?2L)RKgb{Iy
ze56%+w-M%H?%zx)@4l8iiKvEV82=LyM?D%n-bO`xLNWTB04Qb`vn;Rn#sD_Qau|=u
zBV$=UW3X({@equ+G5>gDS#^nr2iG63D8}1ZeLNIXU6QMwDUy+AkW6(+o_eNeMxMDe
zvpM_+6k>%^M;0IQLr{TjqS<*h^?)DE{BS9&Nmy-O4XVQ2g<1LPA(``_sla(cJy%@>
zO%-2%5j1rbPfM<srzO?$v?Rb&%0g6q&QnDps^UQxNlA!m5YH&cvywg+L0iyQEA-_K
zaA*kBRY5Bi#eCHNLTThe=&64NZOF5de4dpAE@VxBg{|^sBl<el4-HvZ+*-gfVI-c{
zf|Z|hNDuE^y+J&}6b-y9uu9^JYzDzfZxOO)F^qy3o=iqDKuAh43Qazlj6w}KdkJ$J
zWxS8cA8Ka>NRz2}gPO1ZcK(nUkR=b205PN1!@$2O`6=gLB(T``di>=_0Pz4s&ddo|
zFS8O{9{&K#oY02Qh$K^r9LhB!Pl(h%Pv(uM9iyJ`WNZe`1|GW<Bd&UBUX)T|8M^-;
z`B92qXy$9PqlP^Yw}wLmiokImPnf`NW(gyDifCtE{#0yqn+QLeKx9@id$zFLO5*B8
zY-~wf$$p~0{4Ef=&F^_rg{ws>#L78uwFuP=lR|ocrZruOy|^^SRwCK4BJG8B-$FHd
zxJH!D{CR|m;Us4dxa4Zln657?eC}i_a+HX+2UMq?;>(@m%;yhf5ArQLlbmNGm8g%{
z_RdL6<I%IJM+6k)B(CJqPg9Rd<WUum?n*uCCy&0(qj5Y^m7bM)*I(Y1@UD02k%Wt)
z;&%*aeCTw2Gs@xyBlmTyGS&loNx^Q$>IzvvcAT-a;q<H(PtHU(jLq0JC@pNx-p!?-
zK3b$miVv6;Jw3<horyneGt|Zr7qR2y)R$Hiv5o<wR53NbK<{+ZF1S^C$u?!7iM6tL
zC_SxeoKps#<PpyYQszd8LGDZCX-~Nu!qeVA6R4`ohH?M%TLdu7ol;8`;s*>DJm^+!
z%0t;K;GtAVxykZqs(y6A59MPUn`_5_6CM;WRR3x?itOs7@nb6=v;VEstuG;j)e5(B
z$|if4_uy5>fU$gNVz-^`36Sw(V8FViY={vZt>oDqKoa{^*%IjhXZg$s*rTD%J0vg0
zEoD;!*j}fbu|JkAlJ|C>vt+-Pxy{<+YC0IG+-XFHB9a5Khs%V(0#sEmMPm(RvMyE$
zBft&EkdukVzyB>)o+EOq`{wwK$5+m*4pee%&Nja>`W1YK%C$aXR&JO%B2f9h5&0WL
zN9lY*K~b9Q`#j!@t1keZM?%{Jp8Xh$t;2~MaSVL}mHxXadI?x>rH5Pc$4Gu}*`QDc
zQc1<LhI#?$90fv~+eihK_st1yF!SyxD`hE^st;j5L`u#dqefff%aPnb)ek<TAPvM`
za3N;^17LFM1j08HMH(Kz=e24Q|2M4l8V}=eQ(a~T$V9>><_l%(L6iI_mVoo)gOvwE
zCB_3gIm&M|funyjezcj}@phl#fy$Q9kkK3iJG`o)<DS#yk)T8#Pn92%ag+zSk@rU>
zuENAplG8xI%O(bS9xKce^u7ahSMA!)>!_zuWBxRNQHL>8qEH^x@IXp?a-Pelgc;eE
z<9K-{fwL{vp~yR@R@HaxsQrdCI)Jc{6Qu{<$UCDFeOun?QS?^g0-vl{T3X)kQC;*F
zW%tzfm9n^}7DaZBN))xc(}z+9Suft{+44?5$`!p;w9eX3R~w{p=X4=Tp(;szm!v8o
z(0b_)IBw!P!9IUz&>nPRdWiib|1p*Y6iK~2b0iTe*5UM9u|J*P8$<leGr1Y6=;}7u
zpU_or1;WMo=a}}Lp3s)WSifgW;!>D(`g5TlLPPFO(awW>3(7B59ev2H$fcb({2pY(
z;S|B#1XQM_Cs2R{SlA?)eKNxeo#_B;dRT2dtmjv2gPMmx$i(?1(L3Ndn0)7crM~CW
zfYmNjnRWObWy9r<i74nHgjF0mK2RBlh9Uv!SpCQz(2$qgfM*Zs70yY{uQoR61*I&-
zjAg^B#La@ud?&&)HD6v1^_8S1qO(SJjY<@VqS|KdkL-p7j_jx{!JU^zma(2`_6Py=
zYT4Z*Q6}@Ttz}n_qBkkEN0%Bv{i+m%d0flxK1Bzu&52Va46QA)yJySpep3Em(Ozrw
zyn{lhp);p7*;oH9a<GRn|0=K-IWnvk_tT4w`D4|uDx={NZW7-X3``c_rv@zCIo$d4
ziNO9KJB@?~UkdE^b4$`E_~M_~g%MT?Ut}gQ>7eQlItC1Z?Q8C6MDG;xV}ND^U|@P_
z*Mh6F8F@jC44hF?n91x`oRJ_q;VG3HjL2Hyg7gKu#tSYhe7LMpFzm8I8JtpKrOSCp
z##I0QH_{{qC7ypA>~R0gTTSe9`?mxtKk*x551XxW4s(ZDegt|yE?r)d6@|ttLjHYk
z8O1>rco!Lw-TV-$t}yNIb$Bn%{|<y4+8Ff2i4w<69tZ395;rrxTv_ZVCMW%U0@mhq
z<!bytHX@RBTs84pW)rWcn-FF!O&kfmW<t=V{_?oX-{Ap*HV`v^u=Jk^AYcb97psc=
zf2P>y!(~5KSbE6CmdHP_JT;L4E=B;S+S=r6*a-i`93XO)!5?noIb@0>^8mAQU8vZ2
zU^4+I#OpKce^;R>YeQjU*_^@-VVN^b`|LuKgSSm$<Qtxl?$~|A{CE2i>x24T&GiTC
zjp$E!?6)T!;V3GjLAI&zOY$DBwpQu_;rn@cn3thByzqbNjqL2{ZQ0o)F(VUwRXLjf
zvdQ!T1f}_J=m#sf=SMw%jrnJRmK8#VN#1)R4>a#xp?U8=bDRR6ReY2vi@bMg;#41g
z{>9$N4kOXa$2k{~9ix0WaklK}5qWP^b<s;L@AZi69#!;7!}idR96V5g?&MS1dhk_j
zbRJDosjyceNRib-i<&_HqPVJQ{iUo;p4(vtEL2uVwy|>*&*MjF&>mSX*;q`5u$fZX
z@GAPn|7g$5X|f&0_!S21{>RBpX}~`FIK)Ec2gvV_1D>}+m(s*gX+n|Nj>4Rr%k1+{
zQmOL1Ma*DUw5R&*nH^&;zW!ub;%6bY?DvoYATdg)ceLmWrj_79pz<9fB3Yx=w`2HL
zW&z>}XFa7e<X<Rcx-~GgLBj|R1d0qgtpwL8`m|4e_cDdLG~ab(581RHa@oRfG(l@-
zo@C1+OG3x{D_<2Ez7KHVzsEt032uXS{&8eN_Lsk`Gs|6O_dkarnnOGO=SI;N<UIY+
z`wON$&SNY)w~C|F`pcGy*uT>VM4mx`@aG%Egp@1nw?H`W7CHP4{(M;R=PkmYStYl6
zL?!42p}?Qvx?4n4e?}?ApSOhI&m?uE)O*68cl0S*W&IQW{1GK1J9@V4=qKe@6(y{H
z&cnMJ{v3cm``(VU8@1=#zV(szUbSaS!*55L{}yRKsrFRc_e7-q^t#^gvzFQtrLRU_
zS`#_kQyWCEM;Xy?f^A9MKq@%0t-tDz9L6ZD1lv`jdHqU_&a5%s`up;l=Zr;P-aj5Z
zRjvsg?=_z7alsAOsu7-$8~Jp?G)^ikgH)=|>9AHdG#ibw(vBSTg$-vR6d_d`(Vg5;
zS#GoOP?L<KUGSt^p&=Dsa_s~LAR6XXx~ADTQ;QL0Ckd7iggBA{SFHx95ORS3jAVd!
zplAo}@8t&Vn#0ZnUdgOG6BttjlOhzM5p7&>94rhXlX*mHoOMRS<J8FvIEQGSBi74F
zo}~Dref1GZ>D(YQ*I0J-VQW+UJI(cnU|GVYAo9ch$|FXDlr@&k`ZDr<Pn0XCK~<P)
zAvB?L?cp(|t~qpBX074sRE@HH&#3VXepal-=X~d>i3<s@I*s4lt3w<rHYUCq*<~b-
z2l!lhzRPeB>6qY9A&T}Q=TQQSHo!0OGUUn2g5QQkNH_+mz<6LJ-!Mq|3{nNR3{nrj
z9`(N7d6(XB!?hDQqKOw7Lv*nkqC6gUGenAyCWq(}tey-}K0|cK`9mkXT-pUMEZh{v
zLuY5<<un&Bp}W&KN!$iPW(Y$50}R|C7`XPBAV+H%_-^`(yiJpoM8neGJo@{kcc~{a
z^q5sP90rT97i^)VZM@tb`3=eLxh-J5spcQn3h^+(ZaC{Zl2M`Y4rsLg9uIdnsk>b6
zCUa-nlk!p4zO26|kFIREXN@yjp6<^$4NdGB{>qi1e(1Ou3!6Puc+bbqNtENLN4&7)
z1_AXV5*UW|wv;FJM#{D$zu7y(AYFob!AkN?0Xxm`z99_nmpn^<(iEs{7k)QR^Sd3w
z?*I=U={RywbG-i4CA=)j@z_F4^cL}$7$VD;L);bZQCyFbhe9VA%f2Jx0p2LPoqZ|U
zr@E*a*>buZL$Cv}4(Hp!I;Od3kM+_eit~LZsV^zMS7a;@A9M6r|Ni&!fhozEVOSp{
z&ejvBXha4w{l!T`wid31Kr?YL@1PVnq7Ms-1P6arIJhRs^sz2%aqd?y4~B+jFnYz@
zZx>KcGnSp8*!C^}I3j?}JSlOxEWbLW(9G?L(PG+AZ)z_R9{y&a@`x<Ouqdw)o!zwd
z%XxT__j<Oxr<CvyilCNyTFr4aab&Z~c2t5~Z84&ve<x0m@gvv|u%hKWaPE_Ca$@R6
zmIUPW2}wGh#+CRrdH1~pr}IFVi5@%?ny7yd`wV6d@mH4{9M}01w616Q%Nlr~=qAn7
zCy!B<#d5&i5MLw9oFFrq1<wvFV_PYbVHrzeQ@EX==44RQu<@SRLR3OI{WB@2k0QLp
zb&7zj4NTkmgUCzy?i*?9N%VnBu`7I@&`yV<o%(}nHQOO5JVDk(MJ+q~P{gR%h!)tg
zQ>dk=t!TZqQezKQ^(Cj5$N>A24=0_Tqt0RFe#jNvN9d|)V+YX6tlgmO0P<tFJT8{I
zDp{-yi<fd(ywO|Tn>HH+@lo!BOZHJK;Ys!-PjJ&Q;D)=!KE%)e<tHA=iNU7l)ue{S
z<5pFwGFfUpKiTo^7;t9t$!4CgVCWbyAo*l9PdWzlaDOVbTlDi}52vO;z*@$_Djwp{
z5u>-z9ho3M?ilc)`z7zB@5AB|RiG)ueiiv}Hqj9E_e)x?v#}j&$XU>_3>b%+k10&;
zJP(q0Py~-n(4*{9Y;*H|qU`<%DtT-AS$VL!z-Yw__2GB;P`lqCtS8tbhp@dv!YT2c
zOYtNmO6ZInR>6ifkC71o4hJiDgi0>6&n9i|OSu%d>I@H~o?Zg?3sfEs^)r@DVf9Ep
zspJ}XuuQ?j={4|iZn1EVsA0X63*eJs=iRM-$ySU_6$XB`ELY$qkt4lkVknv;7RNgv
z3~YlU1Hlt3E;Dl2!{SE*6;9)`G4*rK@Su(y&%Ga4012Q&w+K}3Fru=)aL(j~%wN&9
zh6vJ_P`99~1L{fQJU2j!K2Ypdl|xne+y}rmtEV~GEo4I*lKK0L)5$?rHU#(d&#|4!
zvUr#*izf!k_on-*tc|Ll62$N@OTt|+h{Cp!p73#^_asV_{4`Mch4H{tYLdq&&3$Nj
zl2pt#r5b8&Eu%%Lj!v_{XlM>|ZWiC&sJ_dW@ACQX3VxEms;sJGz!{LAi3!s*N09v2
zhz>wBp&>T(<*MQ;^0~R(&OayU*^wfF*~dkWOg9=t0y*yr-^Q5KiecU()S!|m3pE6w
zhMl9Vy^&pr9}FTVnV4kC_XNu0f=o2;luq3XT1b>DFGb-gj<Sp#pH&=TbdgX;|CU{S
ziZ)p5qytg04kZSP)bH7{tDk(jq3F}d0p3VDJB4MzLz*JwSE+Q=X!rz!4+{)PccrKP
zVi`tO7Xc1s+mA}{vAI9Xx>YR--o;f79ka3Ktn@ff19^ICDE)ywpk4?y5eEVuqWJqz
z*2-L2GZYADE7R7&fo@?J54loj1d-hf8H5(oOkvilMK4u}c`&mu!uw)Xc(*J>uoV6i
zBiI?_KSf*A=0ZOEXVGEnlX-_l923F-n5uvFIJFKLZ2#bYmOlxhM-HD<+t>cV-<Gdc
zKTfPW#nT$;FzQZ7_sxj*lo|07<{{QoSjT7Ngid`PdeFp!1ICk=dSHGVzJI#VOjPVh
zvON>N8NIZLSIMCsV?0}ZM$RQSl+l;yD!xD3(0J?bm&tjLs%TAz%yCxKp6<@)rlGvr
zUNW6?o9EOfY(=b_*(%Xz(Ijp_-AH$|lHNG?;&hSqv|OGZKncrwdZIkNymQ$idHO14
zUHQ+PkfS{e>*a>EMkAq9EU3=mfJVNP2Pd<hjT|U5qAlFeR~A_FC<9`?dx<FQtt>?N
z?VUHO?8=E{MneNXq*$moI1u$77h5TPZnAVjR_v4>Ev4V$M^@<zb?Jg+=?!#LN?$RS
z(yRHARk~1@-p*=5_2f0Tbl@sVuk2h}E1w0=BunpbOOKP%n>v^NqhQ@GSdc8eJz2N(
zdtK+!q8U+oiY^^0QhlCS7QQ`eM1s6_9_QQioNE#R)C^RfP#?cNPIm3DQNm|k<o#3Y
z4=8n|IW*2##ufnPSLRC<tG&ead{Iz4P2<?U3&o4uJkb3oI>P?Q<g9jI8$r86X;)@g
zvogZgAJ|iib_|D<^XZLcIm}yij$O<9eTw!92}BRGbaC$F?Vs5!KSGev71SUUk8BVj
zfOsmDbxgzd@BkSWW4@qV`T^-b%Pk1Go|e_ne3vy2%kQ2Sl#P*_WtX#_FJnDVf==G3
z779WqPz|Qw4}?VO?=JwHx49K5o7E^?l17EX3TP^zoBHBnx2emdsaVhF%EA}jTG1wL
z<<pilRl%F8r5?WR>(+n2)DKhZQa|>XR0Be?!19Y^1NSjEbOYxN%WmKn-u&4k-zFP4
z<!b;C)Ad&+>))HM|Dx>rxAG<%fESsTUkSijx`Fp9T?{>+YT!G!WH+#=3jkB3fv*^W
zmnj2+V#)evr0T!mrtJE!?gGGJo_r+$x9bLmB^wx?ZlDtYr|>3w1b!tAd<6hSy8g|>
zT?94aw&0RbCjjo^P4)<k{5k+ErVtpqH`%}?=>|Fha5`_Y0oabk>8k)Rb^U{r^?!z6
zfd=3^odDRzn`{8?mHNMG4(z570Ib0?M9t^LsRqvL)WDB;lMTR0Uju*zy8b(K{h^cG
z`E_0v`9#+<^|Lsem-30bvL1bi4Cxq9aI==>f98u$Qd)SHQlQd|OX_tQ*Gt?YtI2=6
z=CCuWb9;}d$`{|HE0?otI#tdST{(3WkkKIe2+euxNBzzC&lq>kGzwHSE1R8Ki0>_0
zshI6jzEk>*-~Iu6_pAYqqVa`#k+K=CcQO^hF3|w5l@>&7u(jIw8|qONR`WDV$9d@j
z!OKVgA9e2nA61bh{-+^<1OqpWgqH}722E6i2nbOgX$WvzJD5>K92JR>42(!(KM0Nw
zI(8yldU}R=xU;kKSa%-3acAe@JXX+ANhgr-7%{+z2#O#IX<9VENC+tX`<}Y@raPds
z?)>(%|Ifcaxv9E!>v^i`)TvYFoGLe~{zFiqDu#M;R%8>GLKG?3kaZ9L0RAJe_y<9#
z(u8k5ix0q@k6newJYW1m>(|_r^{Z6Yucbn2%d*!)EqfxE#)<%yy+@WkcInXjtW76a
z;FC#XM|mZ6)`{3%RP?hJv!AI1YBBp46`941oj(Lj-88HV3rX6UTzqAJ<c5_|_bScS
zxlRS^R*3#9`Z$z;=&2<<_DB9D(|F*A<q#2px`$1cQY&;Ztb>LmUCg;`gMT2W<{Uyb
zaB6-C223LxLa5>bcq6g~%dz<mMHkB|?7tz|N{Kp3ou0D+P2~9}>KwBaVB@J3E?p?W
z!t92cjXMhysVD2mCfA-<q;maqK6{LhrFX5BnvE3V$j8}{ai^VL5Qkr}$(6Y&Fu+~(
zq4rd^8ljWN(7z76YC|PlL^&~i<$iOx2oo`7RFWaGCG0_F*1c!t5+MfLGRfshyzEJ1
zvgPVFHT7{q|IjZN%>er6Uq6Q2xCctc>{m8HofaRa!GEtwpv311b#fwpZ?{}~lWQV(
zfK}5*vQMe0?4i5ONfu|V?m=bgy7^peL26|v@<dkDfL9Fx+&~l=AKi+ohee*q{r3eX
zQ0}_8C_*UR+ML-_726&%Ymf^6D0Z9(-LjlOmTF(nEwo5Nzl(fXx6nR>#w)u84U~vt
zSEO5LFA1G{Ve-GgYL8#tE#hH<VjC|^{&PYTxsCTpGXs9eQci5TVI*dMS2Iy14~q1P
z99+>#Ze?#t&KC5IL~{OsXtvdVTUqfH_RY<(dbB5R{E%^s*$X!Cj5p-56S;F#nf^Di
zJrLToGKKM{hbJnjFQX-nz?b3;RXe%5D_<q=9yu|pH`xfo3Py?&(z3*@;PeZ#k+4aM
z$I<q?H%*4ylzvl%`?Zio!{omq*ahFAZKL|mxpH1X+ivAwrz19=BA=GaSV%UP^Yo_F
zw-T97NU|YQ!U^d#1^UFOZ!=Vp6|4hbd^hFKegVj(Vy67rIQd}LpN(_IQ_N}kOyv(+
zZOXX)F(MI0t1^B<{l(u+@T?a50226L37*wTVt76Xp8Z5YAlZb<b;#RIYr9&Az=pf2
zwA2^&o05LZ)N*=hIdhQhp6ApG=H`vn3OsrEgsB;s&@{!&HB*lu@|4I8v1rmydN%+S
zi#*>n-Ep$*uR<tOL>cVMOw}8^SgN#3y73R;`6;bFbcVPfDO{DQhpXTa#^m~(0Olhw
z=z@sAOpy=ynkTYIbTG8~5;aX1=jFJK4@w=M`0szkoTWz-x!+$XU~3^-U`{gh1fdKA
z^fv~AHU0fnw}~>9@Hzh~Lrdh<Wd`_Ir60|aR;3Kpjgr02gaJh^rpG`*`4Zh-^nouQ
zMTI=QXtS=(*bEm=dMDFA)GFWzXC;Z;E58D(H&;%hbK=*lN>M}js|*^ms_K(gC-Y5}
zBGW+)bf<94K=~gk)P0GF6Y@zh|B8{a%^NITgMiM>X@1!6KJ2!f_G|9&<UDg+=62qz
znx?8x!eU{_=V<w)5rOKwQU{#gqe_<MZ1*O|#NMG<RVH(0BKLPx){<XT;)`=digmua
z+mP$8urxh~3csdDkEZ*t;$)+pV+}p}A;(e84&k#Q?V70e4V8oLX0h}6mG}w_jD}X_
zrv?16Z_{oQ#04EX()XbjbY6&P@iX+E3owGbU@%WU&m<n5XFksoo|Ss&!ysug1AEBX
zF9#%<ddI%xh}U~c7=7C42%J)7`maz2JDUaGp>tYIma-|p=*Z9=`+XU1<GuK``~$`L
zueACL8P~}m1{qg_l0iQpNV{Z%z*lO_K;SgQobUwEnFnP&pc0wWo98wWZNE!RtYVp1
z%r2S#kqKYBiJY0P;Dxz)&P47tYUK-zbkk>y@mZ1%8#!A4Ufjw_N6nY9xxjUQQ`<UL
z1a)k17g=ysz%KazcdM~3miUjhmGPY;vbL4yJBVk}ciraS60YSFg*~MRmB@86LuE`F
zdlI>CNqeb2!wpQJ(23yC{6y~8`67(^Nm$wO!#us0V}HT<rI=hO(8Ka-JeV2h29AuD
zYXxJ?$ix&RlM8;QnrE>$AtWSX8O$;NWeT7iJ0x=V%78VeZ=cxPMCzJ)Db%xomZDbV
z!EnCOUG$n;oADa?=tg#)f1ow<PA77IJ&$R}?KR``;`vsWy_U#b(NzLgF{Bo<4(eg)
zI)E*!A_rWbC|>#5MD9NeIuRZ2HPW5L;%X()qx9X*sU$~`(9%CwO&Oo(iHyI|Q*_Fs
z%{V0*^L3eoTa{sook-*kqdtPZ>M~TZOmRh}O9ep_@!syp{oIoV&-~uJ!D};q2;io#
zDJklqt<Q+y#|~EIbR(V1r{9s8pN}p@-h5%gLr!NbC&HSNAriOTifg0~@kAc&+0||H
z6S++^UAX;p8yev0P-r6=xzdrvA_4~g{|w@XzG*bg<A`fdia?znmX_twvct6Oupk(<
zKxbM_JCw*Rxl^?(aCPi<5>&3cH8N}rM}2Xp)vaJ<$30flS-;enqUm{gSR8aaxNH#G
zmcapSD&wB^sUs03tSjA8uor;$sB!DY+nm(^@K01%0JI2#L4tUvw@I})!=NWswOBtA
zxxblfR%=Y`5DAj#0Q%)nOtkr}G4W9%_W=;J>KSDPhj9QdyG}YKCh`qxOsLTz$QL}z
z_-07sQ4wb_dKfu`$mphhG>|H9T9UGWBnNm0vr~$yKL;-^8C*sUv`fsAq|wxY1@;<3
z<9SIi$~&`N28i^Z6)RnZCR>yG&Qg%bJ*6;0B6mM-98vS;cz>neC<w>SM#f2I+emg)
z%)>VKSwR;T{=L&RPmq0%@i7XMwdaGh(099AF0j3MMP>lIC#U2rUVBpX_{~0PqEGg!
zNg%|rJ3Q6ul{b-tzrzCcG5KQjavKXWC9n8+7FBrUTuso%2?48*Z*;V+SKf&1hBbUB
z4!%FFIQVL?c+IlBzDfc#j&+D$#cQq`>kiGzam1gf1)gbXHP=Pkvh%d;gObQ-lN_dH
z2YKn6nnS-0f`#G}qHSNwZntA*+c8s<^-E2rZ4fFMrCgS^#%#fb*#fK&Brvoo=N{LB
z`<kq7V7cf!-|FdsP<qMWN`kdZpo^6&`w>o)SUwp*w?TLH()#zlfS$6}+cHt|4Nuj>
z3s~m&`>#r7`LnxZ+H8`wX<#z+Q$n>%EM+@c<=Ox3OXM~)6-$k)6x@vkAUs)6GVKNB
zzgHij+(4FYmTjSl!}rsOb|x(6_Pzp-<DB>5?&HBfw2L-DYao%^hZE}f012~3xzZ*1
ztKdns2Kd2tlR*=#scvRn&MlGjn-vM8JKpJ{TI{+fM#Y&3iQJD#u3eIZgZZ8^|H~4&
zQBYRb`0fU7===Zby;9enXaG52qnS&1l)<*NwDwi(^7WD1;3O1n3-rT`XEvMjrssMz
zJ=e48x%8Ag*Oh4-Tc+#)u{=>w+rlOR+ix2?wDm1hM4G1twAS|urV=yrgtq>B4-dXH
zE$!|mNa*7?NbA0(TE}azaaX3jC^pWaF9D-k+|B(*mwJh@r4rd6%@Z|tS9a{jvk!WW
z!uET#jqR27yH?&<S-*8<5sQ}Fc&k*K4Yi8=z<sx~N)#OSL`Ltvle!5pZ~&u)r3FV!
zOdbESq`I6J75#dmyB!CJM~@_OTYzl*hGdqKEHc_4Cq9#noved8Q%YC%UC6R&UD<P}
zVxRVxL9|iC2|XIi(BXuz=l9(i_IxW-``HQKxWcUvGuD2q=meG<jV($$xwcb9%ng^U
zCgK)7;&%8BJm<K(Np>QDZIv6a3GuG9hGMq~<Op7p4BnB*-KB!<{8Q+q+7F&3DHBm|
zNzW5h?}>O=EF32>L87e1n9{jg|2id|D{J&h`L{%^*78r6f0N{&TEPd4FVno<1v%Sz
zj_k+On8z;e9#~th;5mo?a{l)SOhg+)t9zbeJ=|>O`Xe_9pA`EaA~sw1uPS&R!H)RQ
z<X~6xxo8iv0g-tQ3g9Lt#PtfiqhilW0?80lImrxB6xbmVw9p!YOV(Z`6y8*>Z2Aq%
z6MCbQ-r!I;>foIF2m)k@Y~NVn?raxqUoY~FF_{pl6+oWscuYj3Y<OCv{%dIPOce<S
zl|GqbUHDqAVbLSYegmqVTxHy>M?Z3cM}j=F4ZcL%oZQgDw~d6Xgtjz8K*$m@d8P4a
zwwdG}X#Qw=;CC{buHwowZh;ecgs-E=?c66{qT&({DfGa5Y%?#V{TK+8woEr3`!$!w
zZFabVn_6LLZt_4DsOmfDHQ!K$WY!^>cXf@9Y@s7m@~2D(J0I@{X6K;@pgnaHGd-5i
zKixR;q6{BJ=uTrE3+}DmBtc!H|2`R`r)F7WG?A;9Dr6=DmhEaHcZogywb@o2DAh#n
zNEOXmukV1KPvkzqyo7Kn_KncPH`7rCKJG+LIBNQE8JPd-@QloRFp;JHN2ct$UQo+;
zQh+$6tVC`?VMr=-fN$o;;w6tlGw=^E99h7!ai+NDJ~)_2@D!a~aZ}fP^hDf9Gj4HX
zEWm9|#}U)Rb6025*TF+0^xelW7eLod=LSc2(TSSZ)Wke8v#UX<^OdQxD85Ej?FS0O
zS?z;eW1LArsDh89I;yPEW8-VzO~|>)1_moXElnR86^1RARv2wr;5?lh0BRdwWn0w6
zuOa>N*DAFK`i9yWx!S#b!^+K%R%*FC^P?$cnd{?uAUUw6FWZ}9PD4+!Icry3j+3Kl
zgXms@r*9QtDgM7&FH-W5@>){flk58@;LkFPKDt|N5~3&$=%Kb^Xm6IBE!aX5uxqPt
z;Vbi|D7s?8Iz8fIY&Emp&d{d__R~VL_i%;h{^<gcPyRZ~7R>3IzX;92JW><-kQ2&5
z*Ji#pGol|XF&bQe$OPwDF^w5L0=)s;W}b-X?b^&OvcyN*P~SMIthA`4dm^qg+DuaI
z1V3O|cMqx3*<+LHWJLd@E7eqpCpi}p5}0p$A`hP@Uo+XX&<W;FE4I$`=-Fu<yBsG=
z>)9;H0%_h&K~-p>Iij?X$TGXa{y%}`cW9wYBo@Mf>R0R*bR)kU_ba9+&EZC^Lw;hH
zBZ+KG{J7l*Eq%bu{+tQHW};fzACS8meQ(D56rXP4aON4li0r0spi4&9243YCM9)Nt
zY=1Ur6--&84(7NbW$m7#PWVMpmo}qS2nj6NM7-?1+6mmE&0u^>%=E|;pLmMil!)4l
z^FXd%%JCGn64Dx}Ij_yYc!>b~V#uYEbWEbP)4LE#hc4rium#u3oG+eZy=v;UP`##t
z2YLwdUuaKdmsxIMrIRo{(ItL|{(JVoV6-*ZnFS*SCW~Iw=#BGFTRlKx7qt3kp{z5|
zwKgl*dA)x@uyZE-<<1JNzLDmrTxH3S%kP+~jAS-8k-l#X7Zr{Mp|9WKtFl7sHdbW1
zjd`#lGdA!U#>ilI3#W{X_`4Xj{bxC`!blc=6qvIIg8NzV8Y<VJcR9=vY-$ajqk?Yw
z%w5#rJ;pQ;USCT*po)p=Sv&pXr4r0B|CHMz101fkeS%w^)HE>6EzPnjN0mTa7^H8T
zLCI{}Tf`#1LgtE)UVu)7S<g~q4hDE;Io&O@1gWN3m5pO;7maeT+`ll{Q~9A_)-$4h
zT3iYv>tVTx<=nO0!=Wt81ka83!$sL2?<>nV*R1%<q_%~Lbu3K7itP5u$n+Gw;XURq
zI;%Y?rf38Cg7L3ZcX1qd8E4nY)th4jT*BJOk?3Y(e-!v2mMdM=k|r&&2hV-NVq!ru
zKJ^qFM_94{ihiYRJo1SKdP$4Ffel~LC+_JRUh0UEfAMLy=k-70TTG@8@yIkS{yW)B
zQ^|dy!#(wacRU3jDGPX~ZF&GP&5^f7#y?M#dq<1T)?=fkyR_%`-x3+-gRSyISFlBv
z-*?a*^{H4rB)%D^E37B^SYf1j5c$b;Ptno9zfreRF_>~)p487jh62vILPvWR?zh$x
z0tO6`#6U!fIZN^?+0wd;-U(n-sYCC0hlabg5_VA4um;L<Fr5S|xETDoQotd<*k;8l
zfN!?xf=N`^kb>-?@1ApXe@D`Fm;WxA%Ep<s1A}Kr`$q=PUK`**V;+O9)8WrR3h)Ux
z<2eCXDLylPW%qBR&2OMjzV%j-q@H??T3LT|wY`F$Es^nNZN@<!kh;C0HB!~<h5iiR
z2CwzD%neA7GJV@2pLEULjA;UvOz;8f`Yu6GF{d6L2*QpYb7C;aBQ|%m-+`Qdw*|LB
zmKUPQ1$wO>M}t0^%z~20<Jc-mbO#GIE0CjATYpz(WzTt;p~hkgC?<c-B0!4d&z36s
zu2Y@2$Xe1GnRQT`*=%Ax7AIL|Se&e7=6`o_O4>IN=7`K(!;_aCdE|U3aitb|RHhT%
zdPDKrshkO4>v!^hbl^J7+jC8o|1u7wExiH9Nj<W{5zj4NPiLQX1m15h<^Zoi(mPH9
zK={f<Cy@{)faB+ZGb6XOhC2Jy40Z9}J2xiGup};4{iD9z<cfU#UqgwZzW%OI<G;@|
zcDjnTdaqZ;U-+_-FIuR9w0zyl*JKuz>xij^e$F?#aW8i6Vd0m++IO7OY9EHEqJBMM
zh9ot%xL%MM-hDx3h1%v{F^fsnZ)W5xs<M4up>ut_6XUmA_2cClyMF!5`t5cVZTAk1
zkF_f2yV|VSZpI^De1lb8vP+D2)H+dc?%^L$kDl>#{yTo}Si`aWrZOm6V}2(3JneGQ
zmaW)htQ9XU0G2S+<kaoiJjg5j<{6Gup1>b++$@1g01kN@2~-?C5#xs~rJF$$9+kxK
z$(+#TY8f^8>2iKX-={}h=TV*0LPCbPp|9xve!;2N!dee-Nh4j`$EEsKmT}oFxVXUF
zu}7$9biW=akp3MpGjfLlSsz#EY#(o)?C+Fss4H^EzlP2Z^%b~6P4s8V`G%`#n=jwp
zai|&t4=r@nF6NZ)SMgz_KoNVWFPjwf@jl{t_evEU@eFZ#JcorM)-6a%&hXquF&66M
z*i0?SOBZOc!^)_=&jg(;xer}wf^M*Y#A$(UA;;1Z87v6=Y|w#w?1M`Sbj6ZbPB`F;
zv2#hqIP9N3m~V37ImDr$VRP+5g&8kdfoPuKS&`4zepWTi5@jJGaENu*ntE6&Eg-Ef
zHM4AVa9cnk_f<9;w0M3O{jYBreP~qi9~b}pLmR(IVY6U!qoNR*@H$O=5xwcO#6hdS
zRb{%qH^_HnnY+H5?9#z5Y?T`46t9w-6gxtl!)u1U=vVcfP{eYpFPi*K-O-Ua`r>i|
z<9DJaf3H?23}mRYbvIm@R$`oPdv1ydy$8PTs%3S7J2YMx56GMnXTo@fDwNXWIG#w~
zUm!`R7#pq)WB4Aw`9&|;#-8V&O6*9hDV4;Jn~DE$lS+IXhs1SkV_qC7Q8)aA|0Pge
zH%?V0KU`w8hqgGhm$!sY3}f#fI?>x?o-QQUj~xBdY7V#}PraM*X=2K|y)H@fw(>S&
z0B<8;=6V}>TTu9EB6Oyo_jz&}bv`j7ZOU+f;{PR|3htIq1>PUx->!?l&x&uU)3g%f
zq|wv3gMoM}*PZ%unr95iSX+`eXw8g4+WL~b+)86cuE}QSu8alU*Hf&?$f{Yy{~rD+
z(C27CVX8l{9El{kEfo~pnO?JyVRJnMDyAOSz{yJ-YMwnHZG%k1rts|a7Iu;NTErH4
z+J<{oXibjDD;PT)4)q8g8n*kx&=D;%XDr}pxC^y_KHBuCO!=!Jfgxh=%4{OT9vdE&
zr1*Mn2w1*!Gdsc@_ISgb4e@Py2-TUKloqkSn?1POJGjM|C`G_AE-_{gNcm{5pQ-tE
z&#rP^xLXR5pZ{QqIsYP<%#Hw~NN)c9G6y;3mnkHOv*vCIkf{i&%NHN#EnSoHg%Kuh
zFz25lBEh?i!{iJ!1FcCpUnb>3Gia_zDNJIA!lYaR5O6=3&w;6&mjVi>aLC5$@Yz`K
zv-2cjrgVyUP!^Gy(Dzqgl9G^AkU&LhV<`;WO)XiNj|!*0IFb83$^h|L?FEL&gP3h3
za~kTAhW7o5YN+JJS*-d_Yo+i=-=3<Ko^B!;eSgAzY!V?A&qz)LnXNQY6tWnK<k!qf
zbnTwZ_D+KFuS}3f`X1<S<_9M1JAJr-RaFj5D1dO9ke9=nMDC+gr9mn9lNQl|7L29W
z$}Rj&V=^Ktv+k%m;~7=^?#Nm?9LSjsQlO4ZSSX1p75rK1x&VL6{*YO4u($9k>e;f3
zSiVbc!Ax@(z+l`io+1du+1uuzM~`+j)&NrYx2!-Ob;#FqMfse_FqFifhd3{ubVhr+
zNq4-7$1itd&2U^0xKsksf$SD@t^}qgcZZtN*)F9MEAVuDg2FBc-z5p2b)`i+W!5$%
zrcatYuoN3`0p#kUK{UOe$E2l0FNmr{F_Aifuf<ZH<6Y&6e5Jj#Xm8DmV)iBOR~*(4
zD)^N9g~WOD=YBD0{gTC1uDc~Xte2<ol%TH;NaO9Ek*)g3y|;uty)r$8FhjQM9lIft
zJtKGPBe&~WO##`oVpVbPip_2@QNIItauU)@Hr0h}L>rTtEBZ>fu?0=CF<VhiJds))
zT)5vg>6{5qJbpi6^MPl#!22Z-cy<fCMFN3mS0I2=@FW0uUMosTMZ5er3SLcxUqd?J
zYX}_#d_YXL^(GWOa<Sz$raH$q3z|p`%@JoC4l$p|y{TA+RuUgwG@c#vY%F9?Sql|K
zGWJ}Sih?Y<zyTed9Lr{)HM~<N=Y$s|F~b{7v|LT9BuH(1!Hg4((S3eBtWHQ|T3%G2
zCqAn_59fce`jjW@a{!^MRB}n=w<1&K6CsiN<Yf6)raeC`k^9t*Gy$P0PMz-VwjiXX
zoL{KRwqE1hfb9z0HU9`MeR7jX*{}*sMv_&GYZ~tg%bslr#36XG3^vKioJx2sm0EvD
zqLyNXV)-z(vZZ*E!x7ubYWcEY3NQe9C=NM8MzO~k@7QlrHbP=VV|r#!bWO@0;{!j9
zA0e9y4iQTWcEH(~VA59s#C4irOE5#QELOs9a^_xP&pFtBZ;$7!(<3zwGjBQ1=tR|W
zI5f7W=zZ_gYCEDTaa`4>FyT_W-DG!yZ>i51RiC@f`V6B!!?YDrAN2mDJ|{~Hjum38
zH(4LWRDqnMK6|Op84+)CAeHrws!zaS7E_2oC<HXe8VKta9r8Y1S`;hQW}W10Emm6e
zzP7p_CCb62<3sJq-uPwtVOSwng1NNSX@np=F;Qe<rkDq1N-QFN^Ob3I)-}>M1s|3c
zeORhZ|JWV+Bwd3o#r6w*Bc$iZB+Ow{><=ufc4rjsvLLcG2?5}jj>hysEhL*bVKst<
zxR41G1CC||ms{Ye2`5&t(?L(c78QA_1j@M+wpn_+CZ$jGp^rD23v*gvJHR1&74r#W
z6#kL^6D}aOv08yw1Mq4Uj+f&#B{RLw>=_n;t+1a(3AFxeY%5hi(RGE#ttw+1)jHpc
zq!)ZveLuA8`!5+%-!{9xtt#?2B`~$VE2O>!W_{0k3U*<eCt2Uk)c1Aru<F|;hMc6n
zo8y<PQ#C6*?gnj1eNUS8EiKwcH|#8xj`L8K+{shWDqS}OA^3FF7h32m;2i0n&e(0~
z_z-hBq^`wHcGsPRdyK<+=rHF0e4m&Hp5_tTHaRCTMRm;V>S~CrW|dyBgT14ikjlK2
z#k4ASF?3O-wm;XS+^Wmpdr*!u?!s){^N(o`IdwRScd{nFk1DlgAE*yK?GKM>J;d9=
zm%owCF`koTiyggFpH^zs$LH{Jn3wlC?>Jhi&0{xI1ry{{GapaO$2cz^^0AGNF_m|Q
zWZ0s->Eh*-WtpgNJ*M?ee(7bEx__HhS|_pE$#kn^DkX3Tv;QO+w^$L*Q@|!79FYjy
ziSQRblJ~q<S%u&PH1{y|Lm|htI>o6#0bElJ#Re5#)zEzu!&8-e9YnssZGh=Y*r;c}
zCa|mefXr!D^?oS{sGK@QNgq?v4wa7r>OQ>L3aBx1B({LA>aRq8os@5r^3-8cy=zu_
z9*wEqLSTFg?S5h#a#jA}h)N*JcD2Qiw2WKm+JBtXi{1>hBZBSFTcUEHg-J1SN{zPI
z<%}#*3Jx7&+&sd#ISW@!>FbKd1>*(=lh~oOPFtCN9gKZ*xL`QCDtAIJv)Pv`x9al$
zTxt#%;U_N}q?-0V-s=WQ{~V`jGG3MqQec!1%LXYh0*(Kn@v>}?8ZVnw-fFzOO5QSF
zmJL$l#r&ei3#I<gjF(2nOH0>yL2S<&FMhM3dnny+HuM0MQRC&4bQ5sznXVcyE0_G&
z<Hc_R^#EB8P(Wpz{I|yoriKFPg{R{~J&w*oSm-69PQzB0!xQa4&gw<m1MT1#K`$Z>
z$Lc-FW9VuD_ZSOh?N*!{t^mk~e?8V?RI@E9gUeN{vluX-^fGwd^WhyYghuOj52b}?
z?%FETs{Y@R2Z)VE=1Soo29$&&0uYtc?wK-FBUAQ&30aU!@f;HmS9DG3#KSg7nIU+H
zlU)&c`zU^?IuV}&0R!=eT@$1rIbu12oasa}$UN}vS`QTYlH|XNd>RJaA!(H9dy%~?
zVBnXA2XjIi>DvM8)Dy{lLiLuw3;1W>tVhtU+Nv2_SwIOGmK8jg?tg@9@BNdIwb1HM
z5sr<VOA)S6hl#p2`%T2ISReLj&tGPnZz`o689%XAL@$ku?~3l$W{ZY|8U0$ce*Jd@
zJC6sJi>`{1Ln_R?Jfl51gk&*?RQB`IUWQt)|C(Uu-vaaH4(^jA2%h`aiY2i&d<dr<
zR2kK^(s?o2rUaX+gXhM2_1G3(jP1du5y5lWm`~-qD*JmX*{2(|r+zF+>Ltm!joRuT
zh$pHAJ9}uWBlx8-`3RhP00Vc#b90Zs0|<Ci61Arlwddc7%0)H;v-J2Js!qv0q~t^A
zgPk90^{4G>irnBAEV@pjqTVMM5GsT9`N^RoZ4v4FU9xr?neLWi*^4r`2b<?Nm>_8>
z9xOpI1_hi1@utPj@K1QLPnw2-PUr<#KtvRPaWMX75B8l6WU*x~k<Ch|Hdy0iLk4NF
zm+ho-l8JD@d2C9GPjs_(Yfp;BDyazEX;Ql#h+D73H(zBy@2ACAQLyjI_~SU<m1Z*U
zN-Iemqk8AP50GubUnTTG!A|eJrN&sRG8beg^@)#_6k|#8sjtM!?V8W6fUsed>|!D}
zYrHw(-bm!0N4|{d*wP{kj@q652%e<yPefip&ODrmj*CDU#3x&)oHoVV6j9i<@IN@k
z93sT6wtjBj<(2rd*Urrwv1V>wKZaNUxyeTXfG>yL-<2XBzUI~(*n9mf_FlHI_sA*J
zn9<+dup4x*2-P~ND01&fY8HAPd6zSK<dzdK7TB9>@ELZhmH$IPftGC~<6}82e!<>~
zb6!1pxF`gE6?$+uXZpSUBW1%OH~hXA6XG*9ckl%tb38@6eV1X4WO$~2N%n9LDk-tJ
zEgx$o_Vo@<9-j8d3FNVMdw&?KmW&jBp1F3|Bm}t9{e}GR>AzQmxwQIueAh9^E*AAd
zb9q^tJvDf!A=nwz>hgGvq1*}Hx`$IpY=d$_kv41Xu;HR#=!e~y_*-D%Oqru{AWw$t
zyk0eyyAsH(vJxEB>Q>XmBs#9u%kriY?!iMskkC)@#bge+Kpq5*^<EVdsRq1E&)?!J
z4z_3{2Q@syn@awDJX9atK=q&IC0YIYZ<*gf25<Nt?+W*SIabRDSMcybDc65}e4f!6
zjA9ZY+t-&oADK;XgLhDTniO19R2)2t{j0=>fid#&8mlnhbzK<-)Om*tKOpqvRm}P3
z;>;d$2sD^|X{N)Wyo9AC!%{x?R3^&l-?G1JfBZ<k8ueWaJNN;$AMBMDV)?g0x!+J`
zDP7OW&JjsP2cY-rt``I+x(iNhNaH;@q)1=X?&}qt+<W7y%RStSB3v`J;F$h(Y(aj9
z$R49LuusfxHMltd#mw|G<m92aXT^>5{qv{d<c_}_5sA8nQf=l=SFl|+W({oZf)epL
zBI+3Xlx`G^xH_mjCu$x=I#pXOTExPu?hCs1XRgQ!P9D_o7&D9w&i71PRzf+yYbCCG
zQ#_Gb4vRh|L#h9ujjM8*cIJU5Hzl&i+ZH%1naCFD_bSbl_AKF3>_fN&TvBwBRg^M>
zH4B%rSU58<GcvA~Nrr#E9;s7pm6wHl_$fq*_?PIBZ&+;-V@8Cm<m;wBCdUUX3Qxym
zCTGlMNtFmDE7%NFTwwcn&kUNdp2V?V0Bku-rowf%f#x6#2Gwm{c_}qSnviO$y_Pyd
zf%^cz4RaQVT+l7;2(J12qpXx-os2U-<F(LHW#gk%aXC-8i`xAf@&!3?@X#85cUq|t
z#nM<w7Sb~9-qD33|K>+ENLkpnOiE#h>`c~{DW;Jexm?dQ&)idtPo1G<DK(oC1j^o_
zuh5-oQ_@)Ey!}Y$NP8t+pdUKG5i-g>$dd@?N*Cw~ogm;5u>Wbg=?CoAX{o@x-$*lb
ziS$!70r$Np_+NqC?wz{4pyU(DaLks-rm$<Wk4&TL68_I-v=<o#l7-n*Y?dYM+n1&G
zlo{Bqr_7)UuS#NBV35nbMvWud(I9zP?fAfD`e}zb6Q$-0<tyXHu5yWL%a>=FQ5in=
zfci#WP~~MeBI7?ZQ!A?=8OcZ+np#;iuv=x#pa~mDtnOP)PI&k&8ChqA4Im_INm_S)
z+$6PB{hop7HvX!_=>ayD<5JRN#vmunKinOj<_^!!e9<atUziievcY2AsD{*{MWoDu
zb)AdI+hBbIrc~185qPLGQ?&uuC_zeu{@wVnWLc_yde7_fkePbyI*zW9EggLY@DRpg
zy?Oa0-6$$UPWWzYH({KhqL_mvUr#~YH$c?DGUJ}q98oYL%w6=6cY?AMid}kYgUmld
z{4(;c<Hla(mnD#Mn(GwDs}rPK&q;!;R(e=*Y#a50W8UFnsUma_Q#F1mz^vnQR|Hir
zAm?hHokP<OD|p?8!svcjqVA%%iZSU|oVhuWjeo@w6x)Yye4-o>h*rdxfn#8tSb0%j
z?=!#7L$2Lj@RnBpb(w{<+R7b4jV4F@U!h$%LWd}slp?;Xrk)bjeOV1wVgATwM(I2J
z3!s!Oj~TF!jT(Gg6_x~;O<&c1@Qk#L)s4C9lv$h~T$P#TAM%`I&5X?E8Cd{+FXF=z
z%Or|Qjb_BV3wH${%}NtX+mVcy1sQS~nK)WWyJE|c+gQnMk{<5KRqUsu*nd)B2H)|4
z6Shd-Yi3BvBH1qbh!UF)mP4)ZN>0YB^T~QuFLRc#b>yhXLcZToXIC;W2%Ili$<lya
zC;>}U06B6Nr(b0%+>a6BGCU4urz<gUaO?^}!a2p9`K9MI)1hhMm2*qh7IPe!rse3U
z$CQoLa^@Ff$ax)^vod}Ur(}(ZXykmXSPuTm<jjvrw2*rKGQ+GV68Kz@q4ob!UXUb-
z+=&Q9$=vy^+A2(V8akd-iq)6M9cq32wtPfkjz$B1z9ScHReXh+E`F(*PMVg;eb@SU
zxBAGTW9&*AbVm@IL~C!$6uS@So@3W3I+8t47nh;lEbuG_o_z;P1tJqPakP>X%FYMV
zo31vZ#uiAGE&?Rg{$lM1Ybcm(F*0jniIO!B=IEgrB8D!bLq4aBPRMm+@3@OLlfp85
zACopR`d<dAGTR9Go_He@>dcUKm-cjX*Dwj(Dgyy6AG6LTs00B8xJdSIM6<t$eQ@jy
znz(6MR|m^H&LlJ@5(c{Qy4lZkG9B$q3zy9;Uc2(5j`rlOq|nET*SwS$B$;$EdJ}R4
zD=UI@vQD)ddzzhGCY?N=3#0OuSUp)b%IxO%&F=c`KxrQ-t<QzlXED^TbXysSi8~S9
z*c|&KK^DHg0}AoB%(b&c)Xe_`&=zYu4RX!B>P3`*y83Z~hZ0gi!?nA&!eQ!k1oDE9
zVt#vgDx4w{F6$n9Sog2JQ@$FTi|JXI+#z+9UvfAk@r3}0$|)?-`#DE!KkwESEj%tf
ztL)kIzyyUG>O?}xJiSMXB{JcsNTb*T&WOqg)#_Czg~us77Fy0Mbqb$JPYq5B&zZY+
z9vx*H3SdSqC}we~21EGS;H^~W)Y3^~1=MVm(F~@OF7IJ>k}jP@Pu-ihu&}|zRSisl
zOGP9mGGTx?_5|Siz(j5YfghQvVsu~n$Y~)98w=KM3ep@C1*-K+^dH)eN{<?QnK<0H
zB*!DYWy1M&DbPP%^$?}~1ObpBlYu)ttu8d@9KBnZ+83rI(Bs5bDesXxnkI}tDT}%!
z_eYzVanG^g5c!KTaGfmDX`%D0YBa9$%S%_OV&5UmXh)K#H<COflG=^w#la)fii11Q
zZuIA6sGf)~wFG`r^cmBQ_M|>zMrxW~FA4%q>NBdCwmxG<YO-Fb$$DF~1Qkr=Ud1{j
z<{*k$?6C(yr~Q3n5C_uePSw9)bZD~`PToTZlC8u1Lt@k$BU$Q31gVznucrO~5+s+>
zhP!Exz~hV9$Jm~@q8msSiM)t_Bsp6JzQQ|!d4tiBi5ss5K5Q9taJ45l^P)oB8*aV(
zsY!b_KQ!L`Let0j_kOGKV+`M3ZXi%2@*;9s<v~*j_7Z(*R1zyD4?Ewz$kg^g7Eql9
zJlMDxK>%#@rQcC$luXVL-#y~%tw&aULa~X1A7>y1T=N?+)Z)jk*Vac#y|m%c0T^X!
z>;GWuVmM&yw;~RtNy+Q8Z>cmqBo4K35*sB=)+#5$NibQ{C$quH3`WPU@l4K)UoA{3
za(w)^@qJAEUDpc(Rz>Me4Rospv(LL;kme&JLJ3Ddv`)6fm=f%#tA{DrjlBo>3wtM5
zP&C66`Wf&+yv$<dT#;|d3E5^9u&sc!j8*{m+jtk<!bI*nm#cgxrSw6{dAPNHhQCH;
z)ALb^cB8if+xL21F)*FdJ7}L)gZNhV6dFcCU>LHQR33%e)ZPjr7_viTe()_cHy`1l
zp77T&ko|!>`d&Jc7*|SOELyCC@(*%qI!g*<u3S2xhrc#h$F?eR^s;jbl0SE2$ap~`
zUQS8t<cbU|jA(V=RM7>ivZU(n@I*J_Ue<cMkZ-Q=%(3L}XJ0vU66(z>2^cRJ+ATL9
z3$MY$f7a`lR52`RDA;TDLQPAKWn#={zJG}xF>N)oSL};$9#^mEnStB&Fp<*Y_b11+
zozE>{|3ri)=d$gROS;CXTFORVbb%s$5fLN{&)7_~W5elVC6l45KM~j+n9NP&V@f9G
z3m*>HdxZRC&8Oy&HPn2%)ZG7=S>q?W*O&|Mk~RJ(4k%QOK|iX-_u2aesVA_v>lvmb
zX|`R@`&2@y=RmujS0t;){QIo>4(_V&SgG$Mcj)mnM__^!1;u0+#Vn#I*_<knaMO>2
zi4x6>UzaQZ{!mvRXm#0=qN`Oh>7t^LSd6WR96byb#Cn+M?+$H}Q^I1F$+{hYIewoz
z`hL2*<83Z&>t-rj!JF~KskOfZi3I;F)7a95;|PrxRlwsEE+yQV$qidDF*dc=HTXAT
zU=F=;sHpf&QrFBlO~k=WlnP~!<{yQLDK*lm<!234fBJI{?AJG3Ormm1wEgTA5Ywdt
zWV6KU&(-Tx`}M~i@^$qP`KsEJGM~W=NI$9jozHU;f5lA5o|#4zdu@)H^;_YF_2>54
zYZ)~qTFF7T<IQ+KPvlmI#B#kP3JPeyg$|}e{<)&Zd(=0mosT7_59tT8b8&6Kb}mgr
z^%Wx^0}<yp_MjUQcsM2-lEQ=%jCUJs?cUZAiIC6mo4L|;fg|{C1N6?>AiGiBafTBl
zXa}wUVWZ|~)SjQ!Bd?)w|76~gdE3o9B{ZiKmY5tY*1p#wo8{2v^uQlH#%|HV$&<Td
z&HXO|83T!UTt(chJ3f+q9$e$V5w~NjyP(q@n(7GLEx2cF34#VPr=*|qOSzT0)cB;d
z;4j)!LYlZvH)LX$LVOT-zjp-B_Vo8Kc9s^r20>US$2M|0RQCWLI*w63IQF0nPvccr
zEoul*w?j*eBV1eUbR#{TD0AAh<h4*k+%DlCVSkf76{F)AILnUHn>fkO#c0=@k1sS1
z)KVS9cf(jg61y8?F(`X+{@bB`B!BGXm}Q&!GwqxyCH#U|$p~V79{HVptj{Ui_ryV0
z%dEMA+g;7G<~x$*e_qjLU#RG7h~-*4XZ~}JV5h)zi%irON|_8ie}y}fk@GUHG62F0
z)}mPScD6Co9PXVTsbHoT>y9#!;R?^18#)7VDYh$23lA~jIvdd`ineq{W4+L{4Q_2%
z11HnAYvFncjGPt|-t`m_Cf8OA6F(Zu4j$5iTMtT9xRa7{T5xNS*S=QDey*2jK$_aP
z$sG<-FRt6&`9Z016uT2~E<`^HnxS^EAZckz?JU*y*t5ynX{!;Kr`Ti-Gp%y6TraB{
zit<b}_NCy~cDqhg(XLbXD)zIIYOa?UK&;H0*(D^B*wmzFMak_`->|OU2d8lYWo}XZ
z2V(~1nFGzAYsbM7LYY&x9il=fgX?npOSi!#F}RB;WnlSbq+&10T8~Hb(W;dPYB^g*
z@!*T=rx(4gg^*(I%1D{dvub!Cc9gcMKEu9AN`Ju{NbRpI3mAP|FH3*LZ|nl1ikJjq
zR`+y$taO*SUQPv~jbDVxhjg89NEZZvAE$RReOV3;#ywphnAfmL_Nfnn30Aw+m9)tw
zLr<IiaaC6`xn0-F?cIwwYNC{qOwIb+4c}v|i9^Uw%qwA8p|Bc<hI>PxpSs*gQCA`~
zg<O_-bJrX(83j5StarR#hyYp#ERodQOJu#3t6WCZ?O%zC0oKSi!}|OK@QiJve<)w{
zn{vAG{m;fxogr?ivCY`Wr2@fo2ff?|y3Icj-v3Zh9%adx23?EAP`OV44Njt}gMhuk
zbM4+-iF*a)nu=>hRrd+BV#bRK1SX)v2-@9m-6y~qL2K4tqiKqHO7IQ3JJ|?T<2nw9
z(mVy7x}(!=a6wh4R-ebrh?Nr+60=mu&IR~IV9n`{%t_2N+POK0Ri{(dwOx?##0dn{
z)x%r~B?1J9>3ZZEYrZ8*Q}>;7&z?h8wBxL3tX3>Sud^cUlI4u$?HHeBdFxuCUMGN(
zqO!hqMG~2Sz#l2ppI?|VgC+m;qSVyKh{^hPCV)W_tj)BR3h{wDuND%ErP81~-H~}T
z=mhIN#hmTwyH%{Sp-&ED<EPS-jr=obJO@7{62=bpX;1jM9rc738bc75zhSL>lzcSW
zV<T|6!G5iR!mFNwk5z^ye@J^C%dxjOsA6)h<|LQJp0ixF*z*~c5xx^*F6J%T^V6wX
zqd>r3^|2?$0{?qz>F45vB!p@IO+?!&(8TD>cC-1Nfuo*+Q?9izyhP|A&04KJj;6Y;
zqF>#^e+d$f7-xGM$=XY0XSfsQ5y#v+<6=q6Xi6?7C3&)%DCuTvNl_x2iuYqLDVL`r
z?BtT75O#d&XW*vKT}v*+O)6p%H}&m~o014#;U>2!kB|bK5onIfaCpaenHy5mDK_(9
zYAFnF;gkb{p}IZ^?ID&)73*@G-qIv1hDQ?E=bK6xAdXI5S0Z&%V&gl7p;ASo1Vb_Z
z>l-{`%s`vjF0-rtr|ct=IfybDr9y6`q)Z%C>k~>YFc?`j+z=%#i9@Na6MUrhyJnmu
z+fA7fyl}s(RC+(?XKi_{_N<*<mY3ep)`Q)1P)3Tp=QOmXr@lKI+A{2S(dXbKN^#9B
zO*pX;xDAMTjBzI0jY%Qm7)pp=$%DAD8)M3XD6Js)igp?%q{p~<jaWyUq38qcdo%hA
zYfedWfKN?nl1ZsWDosDnhp<y1Gc#qsodY^k8}Gr=1h@*%ACQ@8ooSi7aZ%X89(G@`
ztkS)nka!DdUY(?cn(TtN^RwWcvcA~-_1y?`3rmdM%-89w>G`i*K}HsZ-~o;5#;`nP
zwr-euStfjPp>eq<QiRkM*BwUoVCipl!|-hmmIfpnl$Cbp%1b!8iQj4B6K-Dh_h&Jf
z%_R+75P6V=BOwb6QCMS2j2PEmx#XV6%SHI2?n+P-N*cnJVVOC|?V5?0+?Av5z+x*S
zn(xA>n^a<a*tQUHo)T)t22~7=KL=Ft!3v<VT(H5bpn-*IKPS*#BHM;CIZB)l!K4@L
z)1Lehd2^`dAEe)WFQ!g&xUiQHIZo5Q8N?@75e@d-yqIrX=DVB_F2lZxkBcOs<CGqL
z91zZAfIwnFKxp-s@PS!7newial8dF}v3OMfuDv(UgKnh5f7dIbhljU^e=`3uHPFa=
zuqlCTjka1TI=%w*k%z>HPT$J6C~Z-CEo$q3Oivtq<#E1%39o=(u1@vi^o2PdSPm)c
zI-^;wrv7TXf~tG{bupm;|Jd^t(cg<7R<xb114y#`-Q1q3Mf9;obEx^Q$!Gzd(7A<O
zPIW=nO7b0I@Q*$6x5t0^#~!adDw+Hwb%GbC{aJ>#tM=0%j(7N<0fxM(<NO@)aG?L^
zbOQCze(qGF1~RZ9G2vmrka8Dn!UV1dYY+85ldXRh>t#uvNAD?cgdBo#4(BYsL&QwD
zK2(Gc8W=t8GAz6U7(xDF$@`8NJ8@0jj3!4Q&E!{jJoSFGHi8wDB(+xm3nIw*YF({V
z52^|=khuR!kq#NYan)r|SJoy=>@ohBlQ^yy+i%t%i(v(C>tSY1_)&(#42FY+Uk89+
zFFLsDiWM$)s=0Sj6j<_7f%q@vOnIS<oNDoviI3xckuI^=YBCwB+j_mlQ6mh5Vn%$c
z7_&j61LQlZvUhj$&&A#8O_+qKnDG_iV44G^zgidaQ%>8$<D{sZwm3@+b<2VDR|n*S
zrQfJlcFEesd05vRy@MlhxeRQk8sVW&d-!h+eaiU$xeSHiri3equE*+s;!Q1{;D$}^
zMJ4r&hBnuq?7__rEIvfqQ+V9ow+6D}iz`ii3!Bz9>-wFTh`W>+ou)1;^~t_?9K*s%
zV0W2u%(`~Q^`{=L{J+H4<C>%RH?BWflj3J~<}7kf1re5p6hNRj-F12izAw{-A(0;L
z9mibE6FH7>??5paUWRy@>}vb5tF=x{eoT-}fs9V2K+>%(i*;JE(mc(YBWtMBXr7-q
zWKty8rtX%~yHge!Ru)}{C-#n0#Y++-8QqiF1|{vo6QwQBILDmJwTy7i3s8o{TpdfD
zFPrlkJ(Av{m_uUB-;w4UFJYmEgZh+%AS*2-Q%8HguD2-9>*4RCyMe@3<BCTy0Mt|O
zxtb(t@wphaBu%?19_Cx3J^zi~IT=I*$E(vF(7u?s3V)yDW0JS}?$E>Ek|mR%d>lwf
z1PvQk%(QZKs!trW{j6R44*Ftn*_I!@BJD+~672iPl$E^2hvQi-!KxB0W>dZ`!JHmU
zc?OSa^Dj9DN>xuY*Yh%wE-QB#XI;@_TqZqiUSWf<z%Z;bxMb2m3|{mI6mcOi7g5mq
zQar1b<yFTP3=4_;r2q2bNs}oMUCa}4Z|dkN;pmLLCl-_r1b!{NRHxAHcc3q+t$*V=
zMAV8A*Hv0dh1>|Z@=_GUjE;h{kL1M*ZG5j6z2?6@bYxZZh+H842&-(gM;38bYU80J
zw+1%Gdzqpgc_Q3l>M2I1Ty<F3jyVd6fheE|6S-@_6_z{)-T#+N1&VcLwahK5c}<G0
z{+cuNMWpXe90d3}J24HMPtz@3{jrh)1^qE83i|!we38O~LyE&VDGK^+{|rvQyD75T
z)S%DTzTXh}meQc_?4x}@>Wms^lB)LF(+!dDD=qx9eYNj5IvbtaBCC~-{&2WS#oG6q
zBde7H{~;9k$*DHcj$Xg^ooKPM-MPit+FhNnI1NM@ney8ESER+h1pcpFXTHaI?~(F;
zg7=e<z?JK26Vss2YOaB!rRGE5Q!qNT=f`s{em<jy(U9>gk)jBvWB%%AXBdyzYE<Ub
z?x2hpQ9A?f#pkb(VP>BHkddjFZ`5R>m7w)k#`<u+A#<t!?8kVP@!ZSf;hD^H9nUbH
z>?Y2GyJTx5bwQmHCJ{F%=?hpn<ljR1S0?|8<)3M+TYTz#N$CC4fdTO`w10dZro%W`
z!5SEw&&yeLuU>Hs7@a#!{iU1LOnLlMX@V}2%&>A>GQ}L=Gki?sj#IKUUBWymM^zTT
z{)|}E7ZZLDx+7(orIG9nj9CnwuyP4M0wZk&%>YwdF$!$cCp0N7Fgdg`JuPr!XeDRc
zW7%ovgjQxVoQiY&JL68QwD(BPDdyX2e$5qnEK`I+-0A+006#X0$}CHOAFCms62DC3
zWka3Vh!hOtiOd!OhjcG@nU4P!OzShL#=&GhhMvey3si-kpelEVo}gNHho+_lz9PF{
zw${p|U2{7?(`sHPIil9hfno7!R&JRHP;qm3sytliiBHl3BZ&Hm$>?qm9FOOS7Znq(
zHH?dOUVyv>)`0fp;{two3eW*!Q!PWsn1yUjqDL|?Z4^C}f!=cT-Hd`13pjeD3{rq7
zVr}lMn1k~T49{IpD;pBp&$eOR(DzoCJ<%~ATYa3!{n0t;U<EZy;U{umN*8<pu28$O
z->Nr(2UVd%H62^NMXzBgxs$HV$2bR8x@NdG08$t<srs7J!=7(ucI=$q)3XMI^_|8N
zM^yf2?t<!XoNf?Wij`AXJl@yqcKN@g8<XyCvih#btU_eUhQA5+x?LgbJCSEG?Wt;^
zg%qcBXT+vohFr<P2%ZFN5w#ew8bGFlkFjrQs%fCw%3$i`?Ne$Q_N>n|JbwV(#15TL
zi2eNr|8<3@lVio4uPXh!q-ZHwuXcc>U^!~`zAptjnmKqFVcveO!-z5q5b<<?o-U_1
z9dE+O8R0T^ml#`JyW<?4&t(5`saY?f`%8>_*R#ybV}Y43d!P~SqEp`dc#(-ON{s04
zcf-Th8*h_-_wlUPjb)rdM^+?^eZ=#jpfm@Aj-6Mp*u$Ky0#NY+NwRo#X1ph5d5l5Q
zVX_h^>zuEjvX;j8@L1CuLs~!SRMR^$<$XJt^}!B%gs?>JZiU1sWS?ZQ2~SKsDYo<!
zypUI+xbuCrCp~I@6=!<FnMs(gbE~-*W~mldk?WSofCzY&qb9Khh)8A>%R<`_HWt=b
zwy#ihx|=X4r`10TsA8@BOJ*kHk<k|0NvOR(n!+&!+uV`KUjk8a-7Xm<ldN-vFLj0Q
zN!OR|dfL~hW5>&7T&gU3E!}Pg>~tBoVx~3bbcOH8OpV4HmcLx#TeJ10Ta$4y*BWz{
zM#NkzEWl^P_}yrC^xYnXT-U>T?+OpNIhl*uOiYUrNOa8H1r7iPthUOytY`P6ri2J;
zdkp4m^C<;OuDFuD%4s!hde;nAjbu+06S~XP-i}Q(Cxbh5@C+6w&oGIx4GR=o9L8C7
zg+=Ei-#}C+Gy1$Lx*b(ppmGA<*pGmndHf5z)l`W_a;z%jy}zhfxgVJB78|}OfbK<q
z@o$ZI8c>$~8ybYw`|&)0fN=Gj@(ESg>aE>A3D++(fQ|26{xRKdx2Rl4S*?|t_hgSs
z?L2u_?X+LE2~rFkB(I&4=@u)~>IS>?Rw-1<+KEEy-$+-zjgacrKD?1-b)$TjWYPBt
zL38zqMnT4dJO#}u;~_HOJAwiN9WG;+Ck#K~3`+wmI>WO8tNfAbOza2On?tnAelW(b
zOztcega^P5uiqM2851F3=@U5;v-DP9^Pq;UE(BpR*AWg{=og-sjy<q#7zZ)1v>kKu
zg3+sO#ym#dF(+4%m|u4qa~N<jXLvz20sCN`8VeX}EP#;}=2-ia%pi=iC0oOK8qR*j
z%3W-65Z%arMFs&FHgFikqtU{vYi3S2?hSGl&!xHs3MLBSdIarnwrBaWk1YJa0*yUh
z77A;1fR7Hou%pdPMuUjFOGWEepKko9HUQu@KD7uJnao1CG+6F)mivt5uCv^raxW%q
zEV@Dq?O@)NM($(({)Vp%1_o;+=ewTB<d+3umvW{oObx;y%1ge7g;y~dgT(M;lp;j?
zhi-e%BPYzI#sOh8z_n9n%(1UA4)n-ul^<{)@K3y`j0Tg@ODZGDQZgF<vXv1BpmOq_
zAHT|6KMD?DhoIE4Nz4ec1|whK(WbM6icGE~)eBB?tn-ZM*6&wrjxB;D9B*oMf1-4c
zv3XW_z*D7>V#xWXPe2SHf88Ni=5?hdEn@9bS!zrJC_HubWjqKyr>%aPtY(DgPRX1d
z9#-UWV3|UVISU=lFa{LCtz#{0aFiCE4{QgA*KhU6k+l+k*XnK*6wO9^FoHl%)e^~d
zk${I#F>U{h;dvI3V0Z(uEFv=xdf-&9b2~QOD#AlFT{b-Q5sanjv=P7D9Hj1E0TT2^
zX+g)FNcz7a{VsQ;WAa__C+tIP8EADsR_%oKzjt<cz)!%pz#|Gg8i2<=COq5)J5WR)
zrep*P(M(eJrCIGKb$HlRS2%l;+rgD9zuSk_I-(?QtaH1JVbBa_>t&X_3Sl}^6wqB(
zqosK?daq<vvr5`HNg7;YJZ83daBL7Uli(8meX*jBJqA}Pd<n{`)Oehhw88h0DUiZt
zVHw@^LDx#m6dG`{Yo;ORt%x#@<0wj;)Ui1czr^EsmlwzfA#$et)=ta)80=ZFr<9y;
zP-;kyP8HG{9X+N9m#|n8wGmKD<T~)eW_9$pBRON&!O3DoiYlVe<KrDd?G`J-_a;RI
zkEbVdgeVp?1U;SyS*3=)ef}U;*?UtOG<k2K$&1tdaV9(#ZlC&R+Ai)I)19@Fmsv~X
z-+cL}%fCtTFJJy~@lgL+(2SU)w-TCKE`*3wnEaQt@W#}CNlnkF|B{};s{SL{!z~Og
z*a?uW4E=Eh8yjdn%Q&;K`8fv@KHbL8$S2u1n;<a%JP1uLu!5R)!_0)5)<VcN!|?qh
zmfeJxEu1HZ>k?3gOYnv}JRlF<4KNX-oNK8B_Ist|$N&YUb+QIt>%Z0&UN$J*RkV!T
zI3l-y;*a@Yeg%ogvV)#u4dY1(+*Ym&d?=*#SKP*%F687eERB)Z?=&z`6&2m63Z)o_
zf2<<D;h*lp@CMnh&g^*I)pJ>0ruLmC$Lqw-+~+cQrAHuN&v^ILq1>_Ezg)m`8UQ%_
znyATftBK9dQW@?(=*lX2K2ufepim(~N^*gdWnb4K)xUYhq95OG>)KJ=!qT8bphg}O
z`tiHart0+=Q4+az>Q(q99sc2ELLV@sGp#-4dcaN(ar{VWvYkr~(9hU@6!^xfO`(Zz
zf!1LEu&`%pdXZ-m&|UQj<L|o-X$|QKEH=F}xZCz{58_y<3?N(H8YWjWdt5n|u<LXy
zQRUz#r7l8$ihOq4`d<qL+a<64g6Jo;{q$FMU@HHxn{CY#f&R=iN1(S0i<W8e*%0#%
zWmVIqvXJ~S?C-w<BMG6F)=;94Z-ki2#K;tP7@QSLnFl3hk9c3p0H(?aS#HxbCWl7W
z`4mTUT$90FXV#HeWWt}Z)%apx>d7&Nod3YK6bbn(hPyiYnb7mcvOUiDHN7PoDIn+^
zC2^g|HR#yjV?<pG4)@=vltQl2!|8b!Xod7RBIABS=leLeP&}ncNum})-*TGR-TYy3
zT9<zIMK!)wYMf=)nA00F67`Gzs>*}i5iVMbOz1}}s(twpCN6xz?dItyUp#q(l_5+N
zm|TfB<Yb6Ne8MqQjfs9lID#sQ6ktZ7iT$OCIsS>NiPs9|&%B_G!=-VN3Aq=yF~@47
z(>^LR=|AD$1Sx~PnP@fSX!Yo^u!?HWI<@)<pcYH2y3>@Z{+=E3Ia1Z*sDE;D$a;^}
zVv(;F4gm7i&8B>{vZ?lW<*PsGlCOqACi2ytrhN4Yk*_|l<g1&z$yaY#T(Co1zXRds
z-yywa%U81(75Qpm=wxZ%lEqF)CXXpVohS}Ak3~&jaw2w2HM+MaQkNIR%P!7dKg4))
zTe?VfVIsJHFnU*9OE$1_U2yAI*BU*+!q0=<5X3zG5-&~3CmGqq2f{gtab4KtKHf{y
zC&v3<@I9OCic_-N8hCZ1)W}otnqHfz#pnAPZ5(~rlJI_kr7bN!6RwDWMT>}TPOP6$
z3XzQe1FP9;>Um_vt3_5EXm*zs|8qlkS@Cnn8G5ywf@BLJE>0r%Bej;B^|w!P+t+H+
zN?ALF!(y*j#<t+QT0<;7h{4@UgN=7}Z(wm+a2pLQ>uMnSTNkzO3ffotZfg5<q46Iu
zD<%cn^}0*dD;0uN-O}RvV)eVA1HN$mesk!e`ZYrPSO;l#{nod4N9Qshy6PAH9QZLh
z0O1#eA3MFzgkRr_>vzS)^&9m6T)+PcexFyrhYnr@zb9dOUjV-vwPb%z|AM1Z2B1Cu
zL}fk+!TvG=yU*9|<B#)>z+Wz$U@`#z^3FvSJOtfvK?V09RndLDPWJB?tlz|ctbW&B
zTtC;v^}F%n`h`B=)b*tH{2*5P#a=GfZj59HBiUOx+$(;5v9YE2^pSi-sL^=MtwazR
zyfGcTk$2UGJSLv8E#7CtRd|ADvugT-Td-c);0QL3T{AbGtCGMuH;~4|KJqFOmYE4h
z5kFNs#r={6T1z{{hyhp5I3W*``aC7tMy<ry(Sd;{&xsf1VAxdb@m8uA*M_?Xt>1|n
zPa|hJ$pOOoK|8yt22l3srDtTVF;2ioTG~0HKK^C+Poo}uXK}%sEG?5Ctu!7RAWA&h
zx1xtLfMdAZKQVQ9jOLmb<2{UaWDw3Q_M*r0IqS@X*%VFsIcEA$qrJ}5U>k3`tTEgV
z-;imoF#|H=!vN2vq_Mt;`i`JvDSP^P7`+J97i&LgP6gHQKO<*h>hLTQ!Y8x|9iC)!
z!6&x<Q%U%<!S&Vd;QB7Q^WD<_FT!gOW&d~Kb(q7w&w<xxfa{|dy1+GFD5#6TRZN%~
z|KUNdKdV7?RtAZ8k@;qis=mu8*4*!Np|bWn&e}d2y|hD(r&jK8SlVumrw>OxxMOj_
z78ykkbDyYZ*r!6ZxbT(?OTZKOr1q>(EymfJ4UDKaV0<PPd&g+&8!x0>wrT6PG2uSu
zM3cO3QF*aOHZi0cnWxM(cVtEaZp1L=+VnL8hQ%*uFf|ih!i4xx(@m92%x=nH`!;l+
zZbKnOt?33o!yZ5XZT&g7)K%!a|8@Pj*E%dH{UiEw-ytyrN>uDVUw`hG9H1+?CTs2;
zea{|D>$<iqrWWfZK;gv<u#;`i-ju(~XSd)9Pjm&RA~F=`vobqq3+F^8Tmdi9+`Y(d
z$J{$$PmT=)ansmD3{jg1Cu8Dg&6JJg3tI+J9?ISS4)1WT#Ke<a=dIO+Nb*MqTDCP^
zI|8(8l3LWg-lQ<-cG+4H>&q%NXEcsLK6wm5>YUhYB~p^K?(LQYMeFY0UrhOKG_7Ip
zq9hm*Q^5?e-AofgH)FuaRE<?)EDJ7>Ux8^FTgk=u$@RN~{mWyLzfiV`QCA`=ki=NP
zzqj^0;}`9<tN7o;e-r<E2IgGQFORT`F*j!iFZi-VzHn4ek6rL($e;L<`B`69|BWwZ
zFI($7ODHu7&%xwFPQbl3=X8|qQax$4=eGqr7i&*$!yidEBH1VvT(q$Er4CG3wXlx1
z7S`BLNwJo(*+o+;dfSMy^+3K<b|06@?xWj=0eZFj{)7H~H9k5e6QeaxYdDt9ZX<);
zM$dKK_ZM}$0tYq*DL7?&QO%&+!HJ=o0Ot0>bJ3cgX|DO1YR#Vtcx25VO`Aj^HE;BW
z3)lQRfo<xHdioHf*c42&iRHBjD98yf!gLeGguf8|qec-g+56xdbADaSKTuuNwHyBo
z{y~+hWQJ!i1>5|C-n2ZC>t;rM5&l8r>uPWPf;eB8f8aKn+z7`ruU8CX?1)FNUkqce
zHZFeaTg`i(g11z-?%33nN>RFuGjb9n#(#g;;8L4WC$|F0VVV>B=x?|kjU{~Kq=rx~
zkvk@#ja(EYSCK>yIz3r(cc6U4Xz5ALbv%w;9!F!B{4V?=*z4>`&rH+Fz3@%F5aTe7
z`jDtd@?~xDUoSl(Uoo;CJ%`h*7q;jHE&33+!@ZcCdf`63aIf4fJ!Bs``<JBF9)6mY
zx1&+-Pxg&^p`CF)MO#@O&<o$;GAn%uH>U2Fk#TXBHhwtWSR8P|v%K2a89GFj&&U;b
zyN`72<B($aM|u{*V`rPhe^gFR&NfL5<7CplrAx^ta!6hrKqB_cOitA<<AA#3O<_^&
zJ|Z%|yz0B#^sIJ$x1?`X?~njzr(yp<rEfRWOX7ShaU=EUN=!XkxS5gso6O8GS0pPr
z?{XqHiD75A2YO_%61xGx${fmU8_HJ;-_GTP2(DBL#b@!;=VGIC8}~$E`yYKBIf=bl
z4&N%|WV&uE8Eh!#-=F25pYywy(abwFO*9?lrAZI9Pb+8&otswkgc7DBRlqM|_H_?}
zbIC}nJAp^6?HqJ>oDfruEyaQu(_(k12o%z)Jm^m&h=-6E^lp8tRwq_zl10m@(C3#v
zb;Te#)9hVpI7^NB+{X4Ehb*zBlEW(UEZ8e{fo^i6CF-f)qSeJ%!BVr{s<M7l8Ww7D
zUC=gTZ^vHa&CsD$$XR=|-=INyK<AE;gR2lvJ{>Jalz0z@v`-t+QtcOq-Mim=wiv^2
z+}b<y2rxo8;vMcZbA--00&~O$`)N6TsXs35zm{4QHVCZhN8ycK%|B_yr2?$I?v9gg
zEWEp0h-$*m4B8|u`xa44j86;RCPOT9L)CL<TAHr?d=J)Uf4<LAs{Q=1!=1Ig)bXA>
zYm>~nj#fDk>)0vx7xd?9urt$)sNA7|z}(0;JR_0GVV<5hbBM;Lh7Ox~z}vrLP9(2f
z3<q>@51MIve2b?)A`P9>j4g7Hfbp8jVyj-TjVvIW!QjUJ&}KB(#eO&q_Rmlmd!%Z1
zPP^4*3frxm+#|QSM{e~LZ1W7+L$y@>OS4Yd_1{7}RR=3mpVgV&zsG_UsfOB9c<iAD
zoJ0rmtCFstXXHV*!99QG&_g7_;h!U;e5_l0X={9p#OdQ1xtH-H+-4bUz4)>%p7BC4
zS-N+}OO3b4Fg`@RmukOxi?G55`k#(I?7<K|<J)8Glj8$*IiKJz!53NWTHSw;1qkYd
zfJ_-LZ`b>8(F^%Q%IM|SUX&rqFxnY9IW5%4fO?rLeWuAVPRTach9DnZ1zY~C#xWYs
zX9ll$fd51M0sas5*SI2jC4&=jO1Ji#D0T_myN^**vu0RApSk-5!2%@(boVM<`vpku
zs5xv~7`Eq-Rm*D8o{oC55L$bUwIMzV6w>s<;A9#>e=0>uOT37VJOdv;VVuRNwU|NA
z;v@*8@}btWjz-d?BbDp|9KjPk1#3APf;46K!7PT{ht68K<`}a*JgBw_cUmos$Ka|_
ziNvb3toAG}#9rQzx+4YOoACQJsqB@*fzZ}Ty+630zZPKC@`43E0a{4r<I9cUB+jC^
z+0zDJgG<G76`*l`W`Y9XjS7Gh6#(4|fM)?9Ds)_Q+GYZfZe^*Q+4RE1BrvpJob3W2
z+c^_}ZzupVJ(MAR6Mz$vX;J}rJpeqb0C<Ltn@pc9WQrO9;4a3%iw7ra-;K`X5Lw`-
z{ifAb8%^}2^=eiL@br;8+_i^9nb;jYG+uv!3C2%T_vvPxpcgAK3La%iW<O@bPnn1N
zOi1lv$bs>-lAW#>gJkb2*kvNjR_-<%yrP`{L;QaJ5B0BbMQ$+%+8N-~?lw-icgG5M
znd3|Z(YIOSjI~t8+4(LoakKf%vog*)6qurFobBi~&Quz}WFpj(4mHlsf95#b(`}qJ
z+T-lB8fQnc_Cya3g1Qb)gK7+}sy(6x7nbmsH=FiKWIle6mVWlgNr8to@mjm!@wwwh
zCf*4dl``=JAOZ}A#;)$;CIujTOaX{YJSYYWAl=7}WCwxxMqI|t=K+Lq^RA2=mo}a0
zCgbL0h8i`aWSl^`bsHx;^{l8lNDv!pHcr$Y5=a#`ya-g%xWpIOd9RMf2FWQ_LoGX^
zCsqt8Y+#W5ph550tE*_l4C<kMX-!5)?NI@7?Q4X{R%&2P&W3?}F4%&k9`}hh#77v3
zQ1ojI3R(Ud++7$5C^3I$B9$uRv}3PlNTa&X613!QRs1_@`9!nAo3Zicn73*vCpgRs
z?^SxF)`9$zs^m~5`TLo*)HkYGBGZI!8VSbYZj3B6h|i3x>Azu|Rb6O4sqf{XXz3TK
zEfa_9H|^>&-$V=xNbOqrWn-raRSTT1RB%pPkrh2QqGOl7sIiG#u?2W+@GRhIN#H^9
zwKf^8q3AW>PZJ)1qj1*-s+(4SdS$iUbygt@Qwv$OA}9Lch>kt_qGr9NQCi<*&V^bo
zDYDAypDgP`>4f$sE{igI>NM}#FN6+N<Bw}XxZSf!`hy07T36n0W2E*~`bZIP9B=o@
zOg-{@vro=XTfrUf$ENADm8PWL{S6}ul*ghFIzO(a?~AGjwh5)())b2N?P{;|ztv!X
zz4D3FLRn3dg)Y`3-!=<9yK2RkSZXMAkJWH#SZdjv-$~i+@WRH`XsKmGSzCSo+3nZz
z;b^yT?W>j_jc1<Hax%OuXvk2(HSmtW$SnKw5soc8&z#ck-ukS=pN<<vqKWJ7Y7W;Y
zRyvwU(|0OqPH79akVy(LF8u0ByMSK!D1pl<GOB%DC5$%Cq;6l4_qWSCX_bfDy*zU0
zdp$Xvq&&&9TY+*Ojd{m;C{DTVbQ`a`=6WKd^hd8qyA#`k;@;sYcptT}=%<KUevsMr
zv9|+3&Ex*z_I?A~0BBp3h>6GnZ<)rn;{lYwMIhG}qi9-}tn(>WeaT5;;7yzBU0Si&
z>92D7mUx#ge^7ko&SmA^uU2@Si^{9Z7cKQa;`1&Vvux=D<;#{;EgIu3uepCk#iHxI
zG)aC=^}owqL@Y8~cw4o9Y1Q(ZZVD`~@s?NT7c6vEEhp!NbE=kCEOf3YUlypavRzc=
ztr%0KqLZne{`LxAV445I^vj(KXL`L>dQ~t)c(-5AZf|L67rr~K?{>JI-gfP9JDUsN
zKQBGo9QC^}{)O)srXS-C`235;+)!RVe$n_F7ga7^Jn@DbD~cwLyK(HI8zzn$KWW^A
z^73&L3MW)dS~O|Gq%o;L^DSGtsA9}RRf~a}+Rjmfisg&%FJHXaJJ$M@`+OB%=?Z6M
z`BHl3Cg;NZWfhfv=aeZ<@6xX>@fR%Y<8(?0Ulv~1#|#wzP0ppu=^JmwBEPey%Db3I
z%fISh;w<;`VR6Muvn4j%RO9(~VS6upH&Z3!NqZhDU%I?&JlPpt;4ThS)7o->h4aCR
zN1T;aUaJy!cuJi!s+O;ykrm#t*B4$t)_U_f<x?eX_AS3(>hD{=Jn+!yszCK<^)@H)
z&;yL|s!C^7z+W9O+vxN8%e{UDK+`*Gsn_Rs3P3A-K4<=tik0PyD;6z%sC=2TW+}j+
z9^#UPbL>iIwYQ>j>B@o%I>A%^-%ls?y1!=WV*ipF@s3vBWIZ2P>i0RTsq;e>4^?>|
zQJq5PE-hbn{{!XAAN1W}zKm8c$z)b+6$;Rt605>jSY7UwscNMyvtR$K)ONh3%YoVb
z0^UmbcfD`fLv9I5LcI%;&gE5pr!P=lT}2-)c0N+!w+HFPUy>lW_}l$5B>rE=o1NZv
zFC3p2zB{dPXonX&`=}5*z4iH`ac_s)^U_Ix`0ae`^tNk<+vzTRm-O<p!|incDBdx#
zfuQ>u?^0$}&628R70w3&m6a7<X4gaIe&&<2!t1T_29{T>tOg6vcT1OpxtA_>-Z^*H
z=t<5+Rf{W})m2NE`^~z^e-ZhTpItv2pZ}xlfonNauiWRnHQ@Cxxz2e<)k77sgqVf!
zpJk+)>EJ8(RxGdh>Lbg*hRe&nRf~NU{zo2IT;aFtVY?Ro^!XQ$SyaXNUnIEEH)ct>
zZ^;;c`2&n(ua5>*c$YK9Rr7ChR>(W84=krDi<U?%)pmP*bXI|WDwkE&{JqQ{Dz7H%
zi_x*KVp-+&X34&#U$4k7a891$TwYOgzbv#;!bJ!?<>U2BefL*a)l_)zud2M?UsFZu
z#~w>fEogr1#aVpOH6YoKHo)!i_j&J5>w_K7hP&<B;a@bp&kxKWaxP}j2^v{cwcO8Y
zAq0dy4EyxGi9+rCKQG@4%O#2W+2MA2+qJ{3XkGKpes@|PJ6`I#%vu5MLT^K>RC#Yw
z7{kujPH(6Cy!Q+9UsS$a+F!nCkt{^z&bgjDOe)H`H~``HRauG3D`n0uWqtNJ7gqqe
zsz)jo|Kpv1lgec2@^VE!lrLZG^i>7Ciz=Lo?(jL6l&`3uV+3O`LoD*Zq6+^%?++W^
z|0sS;?ax#?>!{Unw)?*gUb|hNH*PK*R~L>WJH72*82`fe&rAP54OhE8W4u*W{xR1t
zVh2(+##`~#r3~Xo6xI7x=&Zm4*DtDiXmnx4qD42}P*k+|fuf2<lWrI{Ca`>|EJh~9
zG+M~O2`Y`kt3IJE|BV9Vk^97cjw_G&e~J67<^L6~JQ6N9`^Y2y=WsdiRDRK@6!wdR
zBlncH(egLr$|K>exbleq4O|Ytl^>%#X@@L78_+a)Bu*RdG0Xn}uAEFrcss5<;y;Od
z%JL)fkapJce}XHI#F3*LdBiUk57mR8iwD#r;i7sbkN7Xcl}G$n;mYBM_~lSU9`P6A
zj<fueaOIJ3Q3srE`Acx+k#HUNR?9C|+2oP%+i~x({FS(0wfqm_$|G@h;L0QZR$O_+
zzYA9$@&6T99`WzNl}G%0ape*JK3sXk{}!%1;{USsh`-!=#J|aU#NT2);@`@%ok#qy
zT95eUtV|y9@8#KV`QOHsN5bE+9`VcKQDsf6Z{z+OkA(jW_uno5?{TA+zX^A%<#(hL
zS03W$;L1&@;{P(PJmL@G8a(p*HjLModE~bdS04FAaT_iFCfv=IzXeww_3M?Emcb*x
z9NeLne;BSj^1BuHe#>8tE06s4;J$77-@$#)@*l-*v;4<!k6V5XuBbfn>yIms{Kn$m
zV)_3M?sJwuj(f`T4}_2&BE&Sm%W$u>{G)KMw)_RSqb>j4xc6B8zvA`~xdMJS;mRYw
z$++^!&xNa7{!(0d<o9LVyDa|$xQi@*Ev`KBdkI$_`9*OzS^igX<&odJxQ8vjgY85Q
z9{Ekil}COq-07BoHm+{@Z^bRO{9neEM}F0~4_p2Kt~~Oq#eLH9zl1A~{Gzy<Eq@E{
z7R&!Ct~~O47x%E`KZ~2N{EkZ)cRcc&j4O})rs2vXKNoI^<uApRM}G5g<&ob5xQi_R
zleqH8uK`yc`MruOkNSz2k39UQ;uc%}S-868zXi9{^52O&&+<QjyU6m_;>shxmvH5g
z-$q<{<kyTVkNp0E`>N%C7x%E`m(7mD+VI?rJK6HPa7!$IDXu*7djNNl<==)YkNkGw
z{?+pD!IejTh5gJ&{NwT8#3R4ixN|K3?{Vdk-=A<_u>60<eaZ4~!F|>857wAFJo1}>
zE06pp;>shxB3yao_b~1gmOqGFXZfGPU2XXzxZk(@Kfry-@;BqkBfrr(%xxa|-GDpM
z@)zOWWcjDyPPP2=aqqVL3vd@&{)ch>mj6jydE{4*`;_I6;L0PvALGiSe*M8+JUzgf
z3vm-X^1JU+!g=KPr9o+F19;?j1MYase>?6Smfwr(v;2R;{ZGrk9`|L--;67d{I=rm
zw)}77$|Ju^IN<FkhrImiai6mM|Bfq<{QfU{?*R}+@2-!|&Qcc`5K(OCswh}!ij5+o
zfT9Qpc17xfNR^^s0~GAN_uhN&h`kGny<+c*U6I|L`(z3t>iK=2o_o&!{;$!8=bcQF
znPf9bCX@G#yfQ`A0*JE!TMBX`FadEbz>b1!T7{x20mM}W6A;%GOh8<Ba34Vq0uvAy
z0wy3%0ge{rMDP$nP6HDVw;6mukg2NZ<^baC!34xL1v?0`6PSRw)?fnSqQHrQoDR+q
z<fY&hg1j2MMv&KmHwf}$FadE-!OsNw6_|jyLhxHbZdeWD8GyK^;AVn+9-J@8m%w)g
z`9AomAin|=5cdI0K-?E_ksu#5gA5Q?3}yvcPmcZ$AkIk6gY@0yAy)*5TnSuRkgI{s
z1X&KQCCKJr3qh_Awg!l^mGdC!G=kh1AaWBh0g)ZS1VnBLCLnSUI1C^zT#m5{KwOfX
z2MLn~nSjU{;7mbY4<;b~=fQ6P;-ocs5Pwa`1Vq*a6A-yPn1IL?!30FE39co`b-@J0
zzX6zl$o}BYg4_$-N05WSQGy%~P8H-aU;+|%GI)+4?*{J?<a{sz33CZdK;$Q20wPnj
zco3O}ECq<H4b~B4Jum_BHv|(9xg3~)$Q8f@M6LoRAhH=)F37dP1jN4%n1IL@;D&;1
z4JIJ|_TXlM>;!fe<aS^J62=QmKx98K0g;2i!GatHju7O2;3z?k1;+{UaPSC09tj>L
z$TPqMB+WTs0wS*f6A(EEOh9DpdCh^yRUlUdXvp=z*dvaUpMhTr@*6M#3G*IIK;$5E
zJo^Ai=LNV!9bWbYCkk>pc#<Gb1<w%V#o#4^ybQcXkhg-j3Gz<xE<xT8&KBf@;6s9Z
z9DGuc&wvTY{p5l#2=aaKBS9_%6Ob?}uo@tF(X2~RS^)9a1rrdN0UHXk3Ah44!dC+m
zkTBK31VnBHCLnTaFaeR<f&Brl+`z$te<)ZX$PwUvf*cKw5#%^90ZAtfOhD3^1|}f#
zLhvGhgjoV6ApUE?>jXI)d_a(Mzyu`xQSdRr|2X)Z;GYX7AnD|RFADybzy!qqGWee0
z{{T!t(tHYjCdkjh1SI?m@LR$E9r(TA{{c)u;(i1Zkno?tMS}lVFahx|1}g=B6_|kd
ztHG?`uW5nb6(IgHu$~}Wf(eMfGnjx}*9%NQ{Jp^hMD_=F5#(-Q0^&aaoCc7%Gr+S1
z|IJ_m5{9V$5)ip+1JoIS$i83#B6k535V<S32SCy+Y>2V~h)c8LLFBuTS%A27Ydr4&
zi8~McUXUpp{5Ambe*-QSWXcxLIY9jDgRKDKtide>e^>BKL7oGi3lKLC%nJURc8CLz
zbnL(r1$i=fuOJ@;KM>?M;OdR|@N#flL2d{30Z4v*!D_*uYK(I0$cLxADQf(3UY-m-
zF352!u@(j(E(ttTkQag%3Gy58TS2B*BMpE!EieIbdSC+L>VWGC@=@?HLB0!qE68=%
zpxglB+JZX?au9e3K*}T?JY4YK1|}eGCwPw_?*|hQ_XtctT)nj@TYxw_a3eu(0&XhE
zZNLP?d4UOt8v-UEZZnvGxUJyrg1ig7TaXWca|HPin1HyK;8%kD2~0rTqjfxp{1h?)
zaj(DxoLi51maD>VcNcZ$3;+94MUcPp{?&_79{|o_0?m+2qQMz~D+8nq<zO4Z-xlmA
z_;&_}3vyp@lpwQU0^%er`X_*-a~J$rkc+^@0C6fX0jYZ`OxzI=cNYry1jG%1?SVl6
zaT1w?k^;nOg0%!$A8aVd&A|?W>;fhr?h*L0AWLATkbt=6U=Kk~17`^GHt<eC-UHq%
z$k|{5&S8>~28go&HxOhiu)QEBf(eLA2WJTKPVfOiJ`FxA$Tr3j$_^mT9!x-7Q*bju
zZV4tJt^iCx+yn4)K_(NP5`Z`-FadF`zy!pFgQEpG9-Jh|%}r2l0CBCsZi4IqCLnGb
zc()+$1rrdL13oCohrve#d20m;wF4k-KR8>EbHE1$`4;%LAUB3d7zbh&2F@8wK%5J>
zl_0MJ6A-rnOhDXb@D4%V1tuWQ47-@t0Envvt|Q16;0A&$se*b15T^^4336j_b3t|l
zw-n^IU;^Sgfx8NF4{$F*9t)l+$g{z71lhKl1n*;f+~#0sL3RNX5H}UPN|4urHw*Gs
z@HRo-0p2OdcG%{lDcR}+&H+q7oD<ktkX^v;g4`BNK-`;t66ym$oGm7(o03UtxJhvm
zYAQh7UGP1CJl9mbgnBtjkVi|XcVh*4vxKU?g_q;O#anrK!F~y~5Fl<bc$pwaT#!(a
z0C9=n;ewn69w*3a!5aj*bw27Oz_}Z^Pk=Z_aI_#Ng9(Vs1QQT954=c_mw-13GIbZf
zJ3yQcxRM}O1=keh+F)}*t_!X&$mgF*s4D<*ZqV^)PxL(CG~P%!kh02yOu&`fThuFn
zw0lNiD?zpeM+$O0c!D5L1QU?BlfaV&|0&?Pg8w}5dcmK1hp+@BeXye-w*t2lWM6P6
zK@I{d1etm-q2vIGYXxp1$j!h*1bG;EnjkL*pBCgi@I^ts3w|TWAHW18%`f1VA9%SH
zn1J}V1}g=b1v`J_{X2lY1=$xIA;^Qk1SIYZ@JvBo4kjS}#bBRLyqpd`Cdg;O1SHIP
zaK0eF0KXLE58y9?Y*d7M21xi;U@t-T1xE>TI(U{K9|RL{>4P5&GI~SwcQogZw`j;x
zPL@y%ML?V!oF>Q=tS%P<yfZ|2L$1!?SA}fE$)SI^_V8b<iNQU7@1)-!B1hjlxo{}@
zm%Ua}Uvc#f7Mg?wCk6jce^?go?@#k3#ur)4uUHyokIR;e7!TEpb7jMqJuVynSKsZ!
zoxiXNz#w2aFcz2!%mo$$tAQ=RUf>9D7Ptsp2krsSf%iZWAlw>9zqx+%r|XaSB|@cB
z$GbV!Va3EJk%d~Q-l56SWC<jxEC~v-Y%&ZBKDdR5!B~kgATklFK(L~5kRl=Ozgmm*
zccD|+#jbz+Jd5>K<g)d&>~Yz8TWW0?cQ2&=YXCZc5g-Rz0qFpm&R?7$S1%Ql93l~z
zkYZtco-GDG1BE~VkOQOv+{vGwC=-($A`zr2xHoBY=MeYIMf54l#)5~)GF>+;+)9m0
z#wym}Sh>ZYw%KBNi`Ok%&Sj6~LO{`9y#C+y=KpTJIa!5G7NlXxb0SuM$z;CV3h7?%
z-ksh30^~OGUViSKyZCtra4i>B?M22WE3B=pW&d<>rGwlxK3<O1Kgn2s9u}uaEWIFD
z?i!ownh@dOfMuQy(HvsI8~z7l{c1$b-&;Wx8XX*O)yTSWBWqi3<xp^Zys)y~Sx%<6
z{<NNn@kJKv->>Rz*?MYa<$*y#G*;l2UYlwy_l?HtSh5^7HZhWP23U+uRs(WHfj)w)
zxh5<2`z9sDCpy^Jd|O0i6BQB_OLEEOJR#90GBFX0X`Nb<AL;vt)TPWZ`XaK@+rmOv
zaY(wO#N-gH%!(na1T8E|wFVu7Q$rN(Qset7V!INh5Ak{X-Sxm?`TeTg%9d-{atxNc
zMJC2a2dBy-W8$L~F{r!z`o;uBQgT8p2485ExOKl+?klc)j!qRXNBw4h&ndZ}GTX#+
z3#-4WJN#*W#P}kY&41bBvgIMhBfSQ3Wy6;}mUE%Lh5MuOD5bw*t%x3A9iM2|R}mfW
z5gi<X71fDYnf*Ug>5(U~9E9xs>v9m|i(Izc${v?3$5Iba=kFgUtjxy)PRa#cW@2J+
z1jc`H80~Sj*viVPFL{6i$$4Ka1cr(T7c?@KU&W6y9KZz-3RDOq9HBWW2_~H38dLE?
z7*3Lhn@bVnN+L%@4p2aeq~vk8Osx0qLHVVEfU{VxhJqmS{)a{Ev}Z-^ibp&zd0NCq
z;JEwqBDS*Nr}Mao?f9gKJ$LqOOYT<Wa=BQ}V!CC^x9oA*^8Vd+;E(G2|Ao)L%&MW>
z%F0>(Kl7k+z0=^>q4Hje*Z~gmfd2!Y+g@Rc@L-~<D3|wwQUW^TL?Xt=B_>7^MG;=r
z(LwIx+u75{+uuRv;pN&EB$K)N5%%xWx{XiAj;`Kr#IuXPYg>1R!7gp$lB0Qz2dJA7
zHJha12zhL9j3NXoIDFHX92*rIHxQ~2{9$l1)X<=-!+Y{a!68sgEAb)+(Q&a6R=hW9
zNibnzg_YKcSU(*OJ<xD8yotOjW+E~WNf!PGM`K(d_U(zBih&h*2uqSBN(Y=zhyrbi
z;=7ZjyoT~ms@TtnEIy~=^DMIHFOC=f!T9`-Rawa$3ZFPjSiDb>G3rbvg9h)oB#*e{
z*s!jA=?jAjMVNRVT8QE3-jd4B^ZXZjR$Kvz`R7aPTR;1&W4UlbEU({e*M3{Q1Y;zq
z0Y=9K;{iZT;>w1M#l3^QOHai>_0k44xlwp@644+IC%RC0br|rosOXa-W1*AwtMjOi
zu|z{H`d0zS^vAEx;l9G-1C!#!3uA}}buy^0pi_<G6`wgN5$Q*xZ2$E45aWw1{!ah&
z_f$X!H%t*&l4l3*H7GbVDH->dO8Q~GEX4GGm2TPV%7uWUzZhR+(f?QJ{VKlroc!DP
z;&uM0e=Rkh{FdJD=#%{LHi$OT2Gu(ddXb@h6$wP6gm=F^KPTgq!#M3r^1{X+VPJ=u
zL847e27x8d6W+9h2Q)+>Pfo;33ODD6K1Ak$AsV!S6{SaVa;VG*x{DU5+(b2u3nGl*
z;xLR$kV9=Ulxy@$E|Z9{BpP-;Ut&EF%kkg-o??8Fe>eW`)~B-9{oU)6IXL3}ZF~#7
zeD_a|#H5HkSWwgp!Ot2?evg6BXC?a3(dcqzGCqCre)*$+e?2k2$p7|!#d!Z)<=s$D
z<`W_lV=XXWK?)4Bgxt`H)AhHokm>$7qzXXUiTC~g*K!l{|GV{6jISva;P2KOt>28#
zHFVzwn4}Wm@gTJTh9}}8VxbZpR%ZGM^Gh<BXE-;B9HPKO1T|DLp^OL$yqv<C37HQR
zUtysv%uVNDnh>ob#-|t~$C4J8YeFsL7BZO?Ciuj1_*;+o68PPE@V`}$#NSW*H|ycg
zs+~-x%TIkceXF2}-2CXTyIuYTj;qz-urCldkW@9HE5O{MFhWk0LuX$hOrXaNz|3u!
z!*@N#w+lAJq;?XF=kVPIKjqHHkjdnp-`Qgz{R&JTh^892NMhe#a%IFKV++1*<)1c8
z;`1qzi6sjQ{)$i|7al}@7L=P+j!or968uZ8Oji1yi3T_^dcr52DBd>)sq%p(SCGk&
zZ``JM<6J^`U&fmwdGt&A%<mH6ew&gc_&Z4Ii+S3(*iZ$3oif9t7`%{2VtQAe6p3~K
zS?1o=N{XLrW%@>j_WeGKim--cti*RhxHEJ?Xg#>rgxDRxo6fg(LacA%b0YSeB8&cF
zdm^&vZ*l)Cd+NbgmI6Y6g*d+b_$!<I^eemm$yb&EcL4vm3?K%#1rrgl##8zQtF(@K
zsWE9kSm!_{@VkDqcEPuNh%ax6!6X`32ZxTX-Gv+c&G9#0MqnF?yNPdOW0K@=rpM2h
z|71MhLAXynfw7#Kb0UlVpvYpsBr^G)N}R}+mU8n3;mNVQ9gtqIxbbK9tHgT2U*+GA
z<9_q~{eQjxk_|;`(A&boLGEA~U?J~~NkKW^7RoSNiwQAq+AE-LT|DDS&bIPi!hBeO
zyqA>~{*cMAfd83EL~?6R{AD?kJGBhpZ_?@8WL!&muWttdxPM`qZHSZj%kpd@9E$v>
z^#|XG{)4>}{({1i`#=8Ot*r39?|-J;om%44aK|v%-6FG)uE|MpB}MrqtwiL7bm2H1
zOYb=+^6!1!{c9hBtgj@?(FuqwK|{p>ayiHZ#J@b4fXKu)1Obu%+K1rF;jeuN{(1as
zAA&E3zxE;ca`<Z>f-i@^_96Ik7>N)3f9*p+&keR7{@RB?oq+v?zxE+0>aTqWzJ2&>
zAA%oG{<ROmm&0HC5PUiOwGYATN&mGE!I#5d`w)CN{Iw6k_nUw1L-6JB*FFR$=HUL?
zhv3WMuYCx<9RAve;LG8!eF(lB{@RD&ZA<*M55e1D`2Vwg2rMke@^60p@H^`&9OQUM
z<D-}S71wi!9%YXag>$067++-3UkLWYI#aoDLJU`W%?B2j^7~APk-`7n>n(mWJ$^k1
zzfYKO%cZ@3EPZSVB&=%T71GE~7TmhMAA|nq1u%d55gz3z{yt*Sisk>SW4Ulb4EMY1
zIDWIde^@W`Kl4fd_rAveu(}>v$lP+P;H0=xOY6B3{eSxkrPfNJ*8B_m8c_5~Q2YbU
zM{Z>aY&%y|vD1MCz)D~vumji!90AS(`M`DH9`GD^4=4dmGZo7K6@eOnC13|Q0BrzI
zz#Hfc^aO%|en0{+2pA5G1ttS?fTh4XU^|cv90z#25ke*AD!;gbs${7YXIX+u7s3dp
zC`v+6t;7?;qf-(Ps|PsON?<XHoI4g5Vo_xdiO~zrl?33g&`R*;tYYvoxu9^-Qn$zZ
zh!+=<7pWw6NpfO9F(L6TdGj0Gg+wp$j>KD(b7%Pi;f-k!qZ)9;UIu4%gD_`$gA<4?
z4&LwvcbG>065AZS%Mk@GcBz0|G@KLzh*1i-2*iE|=L)#LC5Ob=$M-&b0y%;=XAOjx
z$pwXrmbyLON4z*&z=sv6Bz6w({Vn@qLgHQWW=FVCqL+A&;w_44rXdtxq;FihaPG1T
zZ)ao=EDPAS0o;Wm7l`-~XX`HheB#e3s8>)T>+=D{Z3IN?QY9?@rXv4$wa4VX#CsyQ
zAl|2NJ3sXMVm~6DmkWaEuh&S$ngdoqQ@{mi2Xq3=8>`qczz4{+>{V<7z#ec0JOCfy
z7U0@M#a8XbC+rx*^Pk>V<K~Wy9Ff$YrX$7|S<JUk3_p~YTsR?y6XS_xF8cq|_{c{S
z$Hv%(vvHHg_Kh1iZq(SWv8_GH9R4(Mv~OnL)V_(my?tZ*M)r30wpDxC#!&r+sMtnB
z(Ix{vKoHO$7!FJWmH?Z8Y~T!V9e4tK1f;`MY&qaGa1SU1z5rTjD%J$31=s>D0WY8@
z&=(j0WCBxx#lS`&W`T-b18fCEIdYMT-3?>`Gl5A!uf-~M8!!}@4U7lsFT*_p9)K?p
z4P>rB9#*Q@Jphpv;5<MHd;rd_LcRcf;0w?IxC3kf)N7E=S`}LbXaJZ4<<=n|KvjUq
zH39K=36944$FNj+2zDOD#&%&?cpb}c(uakku=WB~P3%a^t(*@h`nUc`VUe+3aiLN2
z!E$SBxu9h%rY51F2Z}8@zlDe1u6J^DXGKB`+1L#Fy4cziey#(sJ1W`O&zGEm>ULbL
zn<5taS^h~0kua=465&+z#2paD_4Iyf6&nG>10#X?zzSd^a1=NPTnAnPETF?8-+(pX
z3UmgV>#NzvdTREIfW|l$<^L{zUn+euP2#uSM9ppivVolf6S*w*34SDe>2n9l9FucL
ze&Sa;jwqk}hvCHV|F`mEl*73)Ws#5LtEK#Im6Gp4z7CLD{x4sy#K$Wpnb?3U^_czP
zviCo3@5NWPf1v08y$PgWZ_oK%(R|ys`k$By5ZjMGe4qZm(B8+7ujBuGFHuseV!tew
z@W1Vs#rPus+xVd+hBeT$U`;=ECMH@YMDr;)At5;Ro4p2NgCLSvTZ|9J?t%>kqfkHQ
z-xn4;0{uOEy31=~uT^ZD?I8cfB#pRvtt+(2JHU1$(d>@`dt$O9JUKer28BXwe6)s!
zwjX*y7?p@}gXUN3xUf`WXTbwu$X3+x3Pl1bKM!oY40}?2Nsrmir=xpC_>p%M?18Ir
z4J8|ea$VMM+jfAaIk6@QjdTYG{wfX*p~=`0JT?g%%|geL(?$~wo$$Ml5)(muSc^nC
zbb?^Aj94?pW}%7l5NwS7ZDUfQkccHrK7wFxjqExOV`hn@t4G-<MBxVTGms3!iQ~DB
zilktYF!IW2vGW_FDo|z#?y=DHbi%cx6k#nzyMr+66=nnFuGVoWPB0$VlE0+fqBB=|
zo?#diaD_$6v~y~_qB9i7!hDiT?0k6Qt}tYXh~{ogk>I8nfNJCI5Bnb>Fd!D=Pqw=z
z7f*>yYJ>8}w#bS2>B7YK2=U#K&js4;$OxELagdYixhWDuVdpNEY;XQ8!*c9292)_3
z)^C#x(WR<q1ok^lAk`DP4gHhFLYI5GImpRI;qk$!)QXh8!Ps72fgQz39pMbf$YWsp
zjQns!rHyQ*%QdHwD4JMQFL_96k^&nbm--2~(kF^=$+6_-zC9ojiX?1}JRmY5E|yqC
zfyy5CA}1zqf=d0g2mpn!T3j6{Q8N@SO;qD?QSO@GlI8cKCiRHljT$9DVt*?ITr`Z-
zOPIP-@U{%%68Wby4!fiC*4(&EB_ziq?|gd1CJ0dmM9gH^BILFENV=lTZD>yF8y-MB
zkKd9S$h8>ISwVf`2cKdmsz^a)NDN7c!wGqOWIT$P-zT0FZ?HI`6g^1^!c-z(@?=c=
z-QX5BdC2bQD4B1=-Ed;+0a+3Tq<D15h}0)hRBg5t^DVFU{WFed3Re?022Sjo43iQA
zQM*d-AdDcy%*1~RgDKduVT4~Qo){Y=N}<GNMM9`ebYuv5lq2J8$kpTUqk|Fs+YgK1
zEBgC=#xdq5>e~Nc4{~b<YwJ>1A*~*{!nf-trpAV1NAK7$)IyvQruF#LNjnxy>U$Vx
z(db)6<y642ZMGc4Aw>$>%QEQ^{Zf+H4_k2a&qQ6he`nXu?tvX${X3A2w*9(zdwY7f
z^+7B=F9<^f((n;uG?8)1iDbY<+CZ^!`0jd%fy97fT&zuSQXpzpQXmWz{`BH_+VQ-j
zvvKqBc1L|uIB?sd6V+c7C>|<k7Nf0#;b7>qqFLefJ%jwZ_;(I$?b@b8XFu0A?#`sc
z3F7o_VQvA97%?&z5*!+plz^7QT86vFJ5`B?gG}xOMKRKf;_f-qR=g^3%fP?{G%<l8
z*s3=+FcBuGAdAU-e@R=Y0b0q022kw3#rCjlKQ8)<?Y$UJ3@64HS@aj<iT?j7z8Jo2
ze9`}R<Cjg3+&}39M1Lp2epX9f^AJS?hx6inL*$$oUOX1hi!2vTh~ebK+NU-5*O%*p
zxLyq}$B}4QuopRbNB()W<NJs}ViEAC)h^VUe<!!BM|PbjhD<E${rF@MyRc*&6pp4f
zn$$kh=<=;IHbNJBT?_89h(o=D=_tJAW7Be&L?Km9);opEk(fU*-(vp6W06b$K4e~2
z4EL?s;l4YOjuI_YNzLTP6fp|e#YvS5A@I&mx)r_)l=BJTXCfoAu$C75Fc3ouQouw>
zo`3TEe)W9W1^v8pL~AG5Zj{4FtN5f?i$%i?Hpx{6_C@1Jl-|iWj<mDf89afcqrmYm
zW027*MwJnzgOXW{*a)sFph=EPXoE*KE~ZO~fm8Rma35k7$dg!?<-5&p2{6Ic6CI(T
zs_%v$R1iI5Vg9un=@wg)UeT4Gvcbp)y<uyvH}pkkNM=?%W4k0OyyGw;;<`0Om>{62
zUHK00n+M+f6k<S}_fv4)U#V`Nx6sO41`vuTITrR6(APzX)j@n8CS6ftY9iSfJjJG@
zlx;}khR`+<p`n3fTX5XkH#@M3u<suXJ~HVx_&()lXTwP<KRXe}oq#egDegen<wet+
z{M`p544)FvoW{k7Psh)aAt7)Dn=r)yn`A!tx0;PHO04|nr?}x>=~F*Vd?5MxkbD9s
zU}TsQ8Iv4?iMC*3N*J$77}Y6KLKO<wrx3z$36p4Yeq6+VgC@hnFvKD!_?|<2wtseA
zE<~Uh0@weRrILpg)*XVQQ5i8w2b(T@+wilr_!b3e2sPk8h57C8eZNjP5V;PH#x49T
z2;NU{=EruDAOBmTO$v2z@b_%%>*?#>kTg;JVW4MQ?|P&m{pRED=hua+?%ZR%jaIYO
zrE0bva0D_rJ_@-s^5AC#zpel|KLXqh=naGe0|0T}<#+8dlQx%t*jFHJ@3)_lt0@>&
zg>q9(-x(;QY)HFilc<Oew?PQu5U-Y;HyPIpUUj1J(iYMWgJqjwYm8T^@7nNh@A5Dh
z7>1f!axFBn<l&$~qcN<ZN}hjGnhC*Z@qe%<&Q~K;qBP`zd|dJZJb-*#HG3L34D1EA
z0&9V#Ku<5v)>JIoa|P^<;}HmtBhP`mmq)2vp-SBq$(Z=sj8H#2MYaJD%^q<np^GGw
z(LWC>+Nb71;;VXM;t%1-@KZF^iT9>Ryab>>p~y`p3iIlugClQ6r1L`)6QQ82N#AB2
z5u0osk{lTwW)&Gmk)uE^qp&X?MOnwihw+J|#)QO0!#pW@@q_UK2q@*)s4@w1F}bk?
zWzEY7gbVR<a7YM7$l?)q4~gOt(xj{hm5whQ@CgV9VhX~cn1pah(n#cQ6e2nR{7zwt
zl<)7+COI*Iyv3l^#LsC{l64#5P6V={$^@js(ViuddLUeaFN+^*0%{YSfiGjkR5CO&
zh-YjWTVoxAAV$s@8B<I;(~9vm)-dSKRAMM&6N40{In&Bm-=HsJ$;gd$n9)o-CdimJ
z=**Zf)eMadk{ElYxv|V3j4@{_8EY_^j2qM4Sj(U{Q;pFvu4piXabnsTGX~L2L&nlr
zpBc}1F@23C27Zh&Q^l~HK?2i=u{YK=2w`e5CdM=~oN3K;Hr6!g$y8x9j4K!nVjLJZ
zV*`VJOnt`OSjLQH+B0FsQiHBcMW(u8d4mB=Q^v_y&mf$s%TzPgVn#9^OmAatgFZ}k
zM&H=fU>MVq@iI0vh-IvqhQ<stk@04tjVXgpOgW}9^537aV;Uj<!AwoY*jU13Fs_Ur
z^5280%+SbxD${~#jr>P4^_W`5y382HlL<loyD$|PGvq&+X~H-l{|crKQ^i=5$zt4@
zp2&XyW5&pk|DlXC(;oScVXT<?#s<s;rX$l2`S)kaGgXoQM5Zy*6!{NjYBLp$rOXJX
z4bv6*@5NMQw2=S7j3eWL{6{ejn7YP#%s8e46OR0MV@#PE$p1j58PgK^k6<jA>c-m4
zD5fpb2l)?VYA_7)pT@W_-pGF(W5ZY*8#0p^A12m#GChT!N>8Jw(=+Iq^elQdJ%^r4
z&!gwl3+RRPB6=~sgkDN7qnFbw=#}&;dNsX<UQ4f|*V7y5jr1mZGrfi0N^hgL(>v&$
z^e%cgy@%dQ@1ytA+4KQAhdxLjq7TzY=%e&8`Z#@pK1rXVPt#}Uv-CMSm(HWl(--J`
z`XYUazD!@CuhQ4(>+}u!CVh*(P2Zsl=)3ei`ab=Den>x}AJb3hr}Q)WIsJluNx!0B
z(}naK`YrvAeoud(KhmG*&-53%i2h0!(@I)Jt7&ZLq+_I`qf<#oL&ro%U#FT5tz)bs
z)2X7PrBhLd(W$N@(J7~+t5aD=Q>TKCfsUDuRHwX-o=#OAZ5>k`L!BBrf8+muy!_C_
z&9v1X*f5xRy|<I@oXSUIv?qP&7vE$>=(A-r!WK3feUn+f`&Mf8XP57ezMem;f!9vm
z>>*o*X<O}nGQ})sa+uLBvv=~%{o3{4^Zt(Ofy|+oZd7^k@ODh69hW|w$htV9>+I<A
z2Ukah4Jryzy*#BD>(g6eay?orG}PJf>qi5f2`A;Tj(v<Gy&k#-T~6p9vGl@2sZ-la
z8XZ(w2KiAtWGlX|-q9p__SV){PVKwds%ZcE2hrCWCHF3H&oj7ktB3Q2b?a@f*L9%o
zbV~1Z^<>51^Eo>{Y_D1S=(etNX6(%~T#>zd;cnVeXS8PE*6aGm&7bLQ88sx%rkq#b
z?(58g4>?<f@0{#<Yk*e&o09$V{Mq%5E*Fl;+S0$qj-6U79_B1+d};U7rKhx0?29PF
ziK}&IR+`P++h@=(&B{4OXI6CB6iM&U#~(UHMTG=MSG#7b$nvH_-o2Wk6+L)`r0Ss$
zI>WmiHT-z|`eudivt7o|cOMuxWb__of!Xa4Ppcah-VeDrUg34AxO?!{j=7z7I3!W~
zm)*DBcgb}{LHnySt~tjXy|BFa!<CEuo<+7%UXQi+7#*?U{O+I|iB=kJkIbZv1HEKx
zPYp4+?bKh>cdaXJVPvFtV5D6CRGl4tyKT#glj~jz-?Qjpa4u7Hr_bzD*Xz}qeSY)y
z)mKlLI&bTdVX)oWv3K^a4bgiK%17*ewR2m}T>bkyrE~MQB(-RJ`T3@S`3ox4y{R#x
z;;lquz0e1lj$zYV_KPuC-Lu~yy*%dO0#<jL#YRfDWuf*^w`qoN@|Wq1>ibSoU42+9
zGN4<?=Q9zC^!`nwD?ibSiXBk(lKO6gi(`5Yx?yy-{q2ajf;~k=g$E|KIk3z0^2E(S
zPnTV}GHlv~B}WfmYwq{1z~^nmz6%lE_OHCHwZo-D)2;1pG%&d4RaLg>Q+sLCpg|h0
zM+$=qx)emLE}R%^mwF)5WBj(@GgU@}?_ZoBSEuRyzJ4<X>YtUi)!VnHB3;X-u4b15
zj(d+;>Sb@8+H-pYjegsDuVSwrw#z%eW8A{)4b3**>9zTA*u1*$LSN2b)-PE$ErwpB
zr90oHDf1#LLOY>+H%fDO`<xjjgLdEF*kH@x=2ds<&zqP()!@M8N4pAd4XIghQ}0s#
z#gVP=UwZpx+wH!wBW~0<SMfkbuey6a-5a<$ZeZJ8l^*xh86DrxkUj0F72aD<QjT4y
zm=w7&<jX}iD%d?Qx?;+G+2Ysv23I?e(C|LIP1+*3Zp5n36@$)qY#Zr$b6{-C_Wdqw
zyw&r{^>Dp{R&N}yHS^!Nf6cLl`|hOWZEgFE-C<kpU3T`^!+THLPTS_ca@lrs&8Fw~
zPSd)2u3oo0opU0t*R~!MzHN8=;G=Zaz5&x4#MN(hKyUk!iTX#X7HIaIP)J)5v)OT>
z6bAnsQzpJ@*0$5XLlWXF15W>gxUUfAl|SBb0@SQ=XEi$#*a;j4a)BFwe-|~Y0+t~h
zL9?zn2AX$6T)?wC-i3hOKuixcn+jO<M0|vO1<vWkr%$d?78h|Y3NY)fX0QA&z#I2S
zPzm|4?W1Osf&Bs#ncyMt1^G1scLC-LOk{$iK=)8JI~q6%R0`vn$OI`kZl?ePy8)eW
zo{3D5g5!!2YPJ!O0(c8dWP&K*@GvzSo1tb80sDtz4ao?+w`OA9!$cnKv(#)FARf<!
zyaDG<j8wBTM&madt7h*)zBgXYnoLl$odCijRzg<K!11hqkDyZV7SB|(XMx{I=f8^c
z5Z5@mP|bb->=&uoB!IApOOTf@R<oA?^CdVB5Ek(e^5mshuLFDlP6|w9f=9r2FOP2B
zT>U)6%^@iM2<xTz8CR+fHq45Z<1Z#N>x5DK>l0o8!!ZZ<{cDl<eT)x+58`+m#ne!k
z0%-<%`1o}U#4A<&_i=u5BV<)S^_{=?U5r?u<UWUD($mYmwOym;a&c-1udevW)YLvO
z2~lB?l)Uo&^d^&Ii9K!Z3mP8?`wfI(3QK%@7BdkBgWRE5WRBgRxEDZ_0hgu_9McaG
z`2Gi@uVey@`ggHPf^)C=LW)1Xz^{U$L|r>`CMW~BL@-&E5DD|I3j9DQWmx@(ebPvL
zXdz}w1q1H*XiR>Q@7~|V8~;zSDADjG|K6YY)3S|DR4AfIgC0h4H%0bI;J))v$!pc@
z5@0Qm4V(ua0G|LBFkYu-1H1UO3G{IF^y=d0&dF_jygPe(cfo;oH&1Uj&d<{uAJV+M
z0?9e|?wvWmcGwZc%iRxEtcwuJ9qi)~h@fpca6!CL`&_-?;p594d$=N%K;L$*{_b{x
zm@f12E9>2;w6~9+J7(De-MhDO=k{g^Y~$LcZ9D$z-adhT?ymkm-hVnjCdU5<>zcUf
zfj?Sr{M~vZqOJ6wzbA>`OSp^Uk6aK$fAKqv$fCa(zU*<?_`;khr=P;l6=OQoIy!nl
zjJ3OUU{CL!-hudQ?(b`E-Wu@pFgN$=Y;N8b@FK^)<_->l=GLw1*L7-XS<k$Uc|-H$
zW(xCR=E;q0&E@#p%-q5}xpA1evw3op5c6L68)hDWFd^oH@i)wTD9(nMJ0fI=c?0}y
zWL`_Wcfx;C-r+Gx!kQKAFD_(UEGO|AWy`1Ru@J4~yOkJU<g($*9+!>()AAN?rW6a|
zxKSF}ktLAV)d~&9!V$8-R&0WU$tPm$dcl9{PY6aU{GT??E6m9z7fPq_0V#nfbzyA_
zHmi+IijPiCBwv);#Kot2VHT3CvuV>eIDs@Pq#15azJ}pDiI*ZgDY<z{qeuX354Hz4
z2RG-lV1%Y9HZrlVBCKz4D*wU3l3Td~!_xfbF&(krWTId2KyO6^_XWY1+s<f!f-DR{
z8z1c>e0wBw_oM;!5;##2oIrN?5Vt=H#b>ZU9C+dW63MQUWLS$C_%2usLlzi8A%Sxu
zbBi+JBQp6NOXJ>0O{z4Yo%-Fsdib)1uR3H=8kwgIA_^1y6}Z3Yq`W#Oq<SR8#c<yN
z+_>$bx+I0$HRX<<yg)nr9OEPb7C08=|1N&`lQfCnO`sTP_)^U_1zG_sYP0Mspq@F)
zJ_Mf!V(YT(3g8Ct5SRjpdHnH9i9+5IRfx<l!%np)+UwF)y!5_8!O;=u9h3UTkgq{b
ztJl@5XT9@oT~EEe*KhS7A6IpvrBUaJn>sAr(#Ygl|C@1|n-;CNvlw&w_}mkw>iBg-
zQ!@4}aPD};`^B4S!#&<))vEiddF}4etJcO@YB!8+d*QTuYUa)5XNNn_nx!z#O<Sfv
zRHdGIDDbS$t^Eg-TL!XQben#5&Re^v`gm!w!H5|r>cqL_pMNl@XyCDaBSLat&bvIo
z-Mm=x^zhhAU0<crOW$90>uNvV)qS@9l_=N3DP0dtI&-{SRMVHQTDVkuK`-4lUB~Ca
ziV<V)?m1nn_ayTT-Jc$qG3R>I=w?%_i`hwTZL@Y16|vhY%z1p@NtrfzLyhwjIutMZ
zFx$dyi`mx`c4>AqZu=>#r4_auIyS=bVV`vqt8H*?zo2Q?t)bWYde^$2?9*}-eSd9F
z{|5$ZM$GMEXW6^c#i{9+tIxS^oVoMv*l>1|>57N5ty-~(0l5>?s*O(T`!zjbQSE+<
z=oU+SMy+>i+h)|MT5GOWsBH4Ac*m)g8z!yqzo7OIqdD75bB{Kd*EwzR0?DW1yVHF#
z=|giIDh~>+)5h-L=tbT4zn<p&W=H6*CdotU&RphHXT;R1oA;d=_qz7LTJxU=nkEkz
zJ7dYzW&y?~ufBTj%KA{T$LiE-k1lrK*i84V-6WmDIazux>aC~xQ4zVh*#!q$2T`s|
zu8fQEPiZy9^Xx{?zB4C(?3H%IO44Ug>YPcVQ!_qZyPCFb?bUmY^3DYYU9NjBZOL87
z-dXVn3r<~Yzis9C&E1p}&4SK%%iS4}YV0)pRfhQvQ`0j`BbUZ3y?txw8L6JGUWLv9
z>ia7n)t%7!>%zH4i{dvw+kO1drQ_qPnMZv2;-<VhWk9QW&AJwMY&zZO@X-c??zP!7
z{avqKFQZStpFhhk!9pk7HZ%Kxw_W>}PLEzTyU=H2c@M+snOUFa%r-5*=TY6HgTroj
zd*U;@UGuo-Gbe{0=&7Z*V*hq!%-a(kb6?!ce)wtro1n%MUM;Xc+OS3X=Dx>VKMriW
z_*QUL&!V*rAC74eGH=)AW&!I@I1I0ICM)S`c3A(<3oou7`7*oXj*&Y4t0SzIgseUt
zksq{wx$~Mk=_68J7)<c57`(h|c&GTMy;9G8Drn@<|9VvVhgmtZ&gG3<{ATDT)xi;~
zPeun+b>6Z(|7%zkyW_7{9+|HS${x6O@`oc%d)8ODy#4KmWADdVX_hmcv+K?46pzcj
za~`d)Z#r9MUud{~5VL4x`i%13D(8EwzPtD8`b8tV=g)qob+&frfg{){IynvNbqPz`
zdHVIh#D2~-9=7~ge{{&mX%i=IZBoBDqWM<48b>}9WgNeg_P(gOQ#q$`f$`1Tj;o-z
zalm-3%CB!sxPIDndETYfUq<aWn;?~4{IsTlB0lr%sH97dF30l=E}hJj<qbSxDl1-b
z_HdUy3(ltI9h`G{+Wi{qGi<3d&2L(mE_FJn(#n53|8xi2?9m?9ZYrCW11h|n-+tlV
za~G>vxZOTh@6hObwlg|^-kb7qe9PO@=RUpC$abQM!=a_)UG{I8Gy3hLU8^b>27R1)
zXGOW2#=E!f?`n8uifMSki<zhD?8{vgHLcjOF!JyykKJEoQ5xIob$@*8@!|W1RX$Ie
zwm9+Tw7Va+?H=u$zq``AyNO*AMkM;o8h`$|cbISO>`j>~LWY`0ufLhFDj;{}kq%>g
z%6-fjvVGyYWnB`M&I=xSWn}UwcZsU}$R~c!X1Xe8uUfKdnX;2(+J$579y^!MDjfdl
zMxa6W@O8_!UD##x+GXZh`SC~7pXKdiFU>Ply$!y+=+tokA+dW;pBNn4x2h~MyU40#
z%}y(WE6(3NA@Y&o*Q!VAzCChh+L!z9cMoug>U}e2cDRY|$i{wS4y5%M7jbZ9gV%3N
zceQHX?&kEDw;%d?R59KgUZMJ<tBYqo4LaATaHM&kDZA6zwW~Mm*zq_h=dy9-+7Bkr
zpLJ|q;l~NvN2qqrj7r?H<l+9XAs**%KV&`~Fle}R?82$rtjq0czrlTA(4fm<3$Bf8
zKO|Z+Fl3Z<z`PU3KRK*PwI80EvVF|Ovq5h=oH1&e$?kqtT|K?cik22@Ryq%wo;zxH
zz0u)kt7WXIYhOQ|4PD}Id&oYB-G8d@khiYQT^cG6y=q!-#Hx7<?ABzy51m3E8+uXk
zW`C15pRAX=RGcY!KF47~-n`<Bu!E!Hj|?BQbm*Hdb@xsgpXELC#U{(0g>~=mdvtT_
zvUQtpJdZo&;}Ny-<kU0!9++y~7_{ra+FJ`oP44k%*Yh=pJAdsqDNND%{j)Dt+p>q%
zi#H!wRM51r^6>%Bi^pk1Egop{=<CK~S)*t4Sh(lLJpW|XXL|eS;j8nNJEZs4F7?wM
zvdnGH<rUL1tsb9F%bK+N(e6dr1uM7Kt+7gb!>seRDTyb|&-NMa*md$(tF%u`Pe<9O
z7FFMVCVOPY)m?R$sGEM+{J7C>^F?lU0gGK8zdAmBXwvAsz%^fn=C<2$?`Gt@YV^EX
zH~icVFFWkIZgRxscPlIFM(qtcHp?*RjOMf5JG09-Z`rnXg!wD|2P5?d9Bev0Z{F%j
z)8gIs963BSargKcPxkI{Z1;X(_GHV|?W?@G{BnCEzuWR?J<I!n{$r=t*6uN(+0*r@
zFWYU}>|U$VY>TQlZ$(uw%=z+0XYBDC`LCN=jaxr(%BZ!OUp8EQv3L4&zkO#%u6WjB
zg~ju<)rMiCCvJJTD1S`L3PrD9FB{QdV$WS`pO0U@)6P!OrOxJa#yKqmyO>T)zY@#r
zs=r{%;_<Tluw;!pCv7HZ9hjO`q1d_7(Vc@6U(N4WJ$ZT0^Oi^NDyDYquhID9`n194
zkKcEhGb?azX3EV;IYU1mT+uZ@v2f$u*%kvrSI_8iXxJA2A;$YQ_rJ5CZ`G^M80~c-
zHT&0{df{Z3eUS#6cWOB{sDIR`_rnJoz2*)YyJupx<8ND4eigBGSu^V?flnm`$M5go
z>u47|E~RSpnz2J$Z0uU=g#W8sC$1+a_wH=+yxQoCQxhZSn47O1J@EXI9IFkNcC-(<
zG0W*?X2|WY=d(LltlT@jh5Lr;Tk<|C+jMBSEjOc)(xlJlz}8D!I?iqK@pJxZ<}@|p
z-HuVJcEj#Y*>xdl;mrlz2h`CrKHllr>x&yl&HU`|nCy1W<iK2uu~TPIb7Kx|Y4~|>
zI(6!8;ouudzKhLfy{J-dYM9QW{VRfJ>>S#@`b+Hqv#AqbPo3tueR<PHYX|P`b+6;m
z1Jh?bzP^65!{;GplMS!+)@^dje0zCjdxzHLt?!*3?Hi|icK>*Gt@#-}_Qj^0%dfI?
z)sJt^TCu&UYhe5sRc>%*xq)Zb?QcEk(dFqmS9V55Z_><eHnMhR+p2BXA6wN>QTcv%
z(_I%F3w$QbiZvb~ySgmi8Go=>FXx1DUAn-F1wJY8SDstV=h^oN&*mREPM<lOWBL9A
z99u@c=D3KSLAcefHhT#ht+@1*aQ!ElQ$Xn-<d1iN7u&4~d;r$SIaPHc_?Y$nrCSgS
zEuG#Sih4RmqxOlh6cw`m*o%}6RQe#(U3ITsqb9G9ZIm){6t%sZ%%x)AHPn(<XLG9_
zzPLEkq*ZXI9+@XsRGz$NMcfJpL-_}bNoR61b*FzxY2lLbNN-QmtJ;&66nIByoICaI
z)XZ8L?yZKzDHraDZ?Jm9u?3nByqX$UZg%WM)w@T!7G!?vT`t;Tre68E+bU?E8k{@p
zp!{aLeN_%;zxgoQV2AIV0W<Ah_}*XcVzOUV=TVi3K9ye_XqI<=_l3f#8#Sex7RT4^
zs(hl&@y)wtK8o-Cd~j}~VUxzce^_OBPQbP}+l5O)Y?|D4zeBHB;9PV3)fsIV%?b53
zc@4hQ$>YuY8%F2M-!~X=ZFFbqb>Yrw%(}km&(<w(o`2c(P5&3+q06%TqP<tPa?)QF
zu6;kxw?p3f#cr=Mj3;FbKRKgst*h^9E_2vNzZf6){ESY&BX#2S9;w}H%{8rS;j`$<
z+Vlm5Z)%+wfB9}^gAFgf49wDR?C3RZ-sP2ftY?js!{a6&Nvmd2@qIUk8+rY&y_)s%
z<oPxey`N=U6d%20w>0!sQMF?8K=(e=n>}ptdgqnoJ#GOf*MxapeA2<e?D+x1hm&uQ
zUcP)|d9xiA)}8A(w|m(AS7R5)2kja*VfBWS<C`n)Y&O3Bb<;?7h1=^+D6LF#tj5kP
z8r<T#^`7<0&o@R*8ua9<>c-RUbJo8ZnO&}St%FzBuWoo{UH#1l*Ya;F)>WCPb7F*_
zOV=e^PVZiBk+)8_kLvNclwiH%J^O4<ztUpjz_-b_7JHrSe>rAa`BQ-ox$Qkux)%?A
zcre$hgXw~~X8l_inFSn`C=8|zR3v?r2R_}`FQ@OEX9Mo{b1yucv&>}Pv5M=q6+V8M
z?)bX>`584VgHNvsaNB2*P~>EiT;X~5CskKAjO;ko`rgvKfk*D{95iR#kuD!*KYZ!Z
zZ0?TP1rwhb9-|%%o3-_x|EGiV`ZyQFe3;X{X0MUsM)yCs@!8vmjn5~<R|$J9xv{nT
z$jNGZ*U<&9SJ}55-f8X3=NAs0yZ`9Y!bY{{9Nb`-<-tbf*v|1^Y07#O4oQ2O7aKUf
z!bYFB8SMua&YiO?W@)u9>m=#=x@SV`SELvFoKX$C(NS`=+@gimJ1vnkx#DqLu|l`?
z;c?eK2Wopn_UQIxZnH77j@Vc&Ig}MObo<~G-FJ;cbA3C$aGymfB`f6NrrFfs*14-)
z0$$!7|1AAf+r85&y{Ua~-}TkItG|rCUf<~A<7wp|o~ZJ?&E$cVZl^AJ*m?VmKAo?f
zGV6EGY@fZwLcjatA3l?8aeq=}b3j;YGt(tCZ|xoCnXpk~#+b-EH<=smU)M>mOr7d`
z^~;sR$L95#I<nWu#=C~UYufkSDmJY4CO5k9LX8>&UiAxZGUCa~i>r_Ap_eb2tW&;O
zU+FnT&qq<UYSv0uZ@!}ywWj`J=YW|fkNGz_IpM=Thh3{%f4!EnBQs%5<b3Ap{W^K&
zGml&t->dL&CB+A6^EsDOZE|L7jAYw)FMfR>D<UVrdhgoT+ZNCI+IxHb8FxoJw}6t$
zUeg!j+g{jX{H)M;_t{$8*G*Y#`Z%q@l8QTLEGP&Z;5q-n(8Di^pKWlRSZ&+mL1C5i
zw>$`3JSTgR$DP-X8tGSRza0C#y{7zZ!&MuWFVM1NKO0>iRZAn4ox66FWdrwaIj%F-
zyi2ZVWi$2b#a+7ALjvXv$*eQJ#ZCLe^H$gtY8xNkO6Lvz=+<G+rr?ZQjVdl&Rdw%@
zX*u(<rYyBQowA93(&Wrm<+=^Qn<Y7g3o2F~RPFG_sAIhs&0dx;_xPtdp)M;&$(`n=
zJLOGUV|nJ_BE2K;FTPW~aeLAu<>;=3Gb;qg&)lK#*xxf%Us;Ro_Tt)^QMZ%Xiqmor
zJnQVAb8FXdYxDY+g%=-{ThO&iYVz_)UEE#<U7b2%TT~Z|785?l-wmCyyUp&o9^?1z
zUD-L@wfm-ik>{V~bh5sA-?i2|)A!2Jz4F(-zHQ^Q?%l{P{VqG|UFnvT9HP)Xkri{n
zc;A8J%~zewx*8e#MeD+XZFOn)UdxAP25oL#F`?tK6)C+h&dZgb&7Il!WNW$}>)KMD
z9l0cR(S?qE8y?l|e!?Soc(W$@)<tKBY-zpZ#Qu5en*r0t6s<d~_G|Lx#pkZ?3;b&i
ze&4g=>?^CE_1OHj>H+=oVe!>oFMaiNT+8DZE@e%>XPw(jtNp4ybN3!PHmX{=r;API
z+`P0!HsxfGG~@PtI__|=tugD?j>Y%Qhb7)w(|`Gd4FN`7O(q&_shm7LYR+5V+qS2i
z9<Ve0#ttslyOrbgWPQ)C%*8^zn%7c#KYNh8%4F2cZ4Y|;U%0+{$l_}DtKE$*dOw^Z
zAJgFZh~R*oeWP|hT)yYSgVtIP&2m4a<USj*F+bhTwDm*tp4v-P^Zm>=+IpUHa$B|h
z`jC0WE5|<7(y?}3;Im<=&e+r`N0)U!Gxp`x9UsF@bFRE!Ic1K^?bx%MjXvc}nm(4j
zHT`|z_4zw%$eh2-FmhYI%FAoOK9epJE(8|%KX2IO%l&y#NmB>*+j(>N$a1?XXfB^x
z`|0I}RwGtAR@|aF=}Ya&r+b;5*!sDlefHLeDFs#Lx7t}aaoxC@N6s%>moRhVv-d~G
zcQtgn(Z5o$>C7>T(G%|!Ehv65Y^`0_l&r5St6wf?5;d*2W#g=FQjgt<@6uK_%<Q((
zsIbQQ`CC6l^!r$Tc$>fvl4I{?FD*Z?f9nA@E@!S?GPvkp%&4_jJPkDoIJM9-_x_L`
z+Xo-NnNjst+>$C^>e)?s_Gr1$yu_g&Lu=$-I&}WlJEv8W_V4J^rXzJ+V`mNDzhG7S
z3!d4_8f0}^;6DGQhvR#{;p^^AGnH+A5>oNT?gjeumlV%4dUAi1#C>RRzsWbBxz4;*
zl)1fASpGi$<}2@Q8y4Ed{(<&{pg#NiNp5*={+t|jOyb}B*1me7Rqt)vGp61L$B^rC
z%k}nePwzFX*XZiOD+eyE>5(=ve*9}s6WbcA$J_MlU0GQ-e|Ny)>yrYykEr{x(fRjD
z*309zx*WANb~u-nw`x$I4sPiYM><t*+NaB6SNoNVj_l}nveThSqwGVozUE)sbBXFR
zZN9e8Q{9XvyN{d-3GuqudgX@$L$mYFK6^6T>h^kRtA{mnQcPxR_y#<GeMY~4_8a6k
zL!CEs#N$e<_Nqn<F_#zkJ{y*Qu42--{3&OO^NRC}FBe}gzExaM{Gj-8@w4Jr#czt=
z7k?`LTC6Ijlp0EHrA)~v%PCEim6TPL)s?lBb(EIMhDsY{BV|)%3#F5?m9mY}L)l*0
zQR%Dftn8-jsSHpCE5no#$|z;5vcED}nW7x5Oj8b5W+}%g$15i(rzvMD=O`B_7b}-3
zS1H#jHz>C#w<~uk_bLx44=Il-Pb$wSbCvnZ%gSrYTgn3EedS~2Gv!O=8|8cDC*@bA
zN=d0SRN5+;icytQnW!qMs;a81YO3m}EL9CuHmXLdCaM-HCzXq;jmksisp_cmRr#yB
zsd}mcRKcn+RfH-^6|3s6N>-()2CIgthO4qvqgCTolT=exGgWg`^Hqyg%Ty~>YgHRm
zn^oIYyHtBs2ULetM^z_PXH>bWeAQ*uHPua3f$F~Mk?NW1rK(W%UiC>;q*AFUwN$OG
zmZ=TY<<ur>Q*~8!b#+a39kr#pf!aphNZmx;LhYn>QMXoms6EwQYG1X#x~saUIzSzy
z4pT>{`>A8q{nbh86!l>BF!gYCmU^^$yn2#)s(Pk+j(Wa&k$RbWrFxBegL<=in|hae
zuR2?ONPSd&LVZS^tG=MVtiGncsV-38S3goeQ@>Ofs^6<Wsf*MqHN{F<Emp=Futuy2
zYsyw(tFtv(bJmh=01Fh2*d}aq)`@jtTeBXlC+o%fvi@vWwkI3F2C<=R1lx~|Vf(X5
z>_B!fJB-a>v)Iw>ICc^{m7T%PVdt}p*k$ZWb`86M-OO%dcd>ifZ1xa)ls&<oW^>sK
z>?QUZdy~Dx-e(`NPuZ8S7W9t&#1^qi%=b#MW?V)Yz!H-QWlB|{s#7&7bIO8hKv`3E
zR1>N><w&_ut+5*06RWX(D1WLe)q@J4f~Zg`g6c=bQ2nVSY9KY38b)PMnbc@%95s=e
zO3k2VQ}d}s)KY3CwT4<xZKk$SJE^@?Hg%9XN}ZriQ@PXy>JoL0x=G!k?o*Gbr_>9o
zka|abq>3mdX6~gDEs3tgKw=~*FEN!=k(fzpO3Wn|k_HlMiJhd0q`AaV;v#7+ahJ4{
zcu9ODev+<|9+KXYAW5hsT+&YxBZ-$JNd`&=Nrp)>B$<-Yl5vuWlBtpzlG&2^l0}lG
zl9iG*lJ$~Jl5LWml0A}a$wA2x$qC76$vMdd$tB5E$xX=}$vw#<$y3P-NulJO<fEiW
zqLi=_DXm58()zR!U7oH;SE0>lIc-i`(Di9++K#rTo70YTOS(1fPPe1IXdl{-?n?Kd
zd(%O5C>>5m(lK;Aok$O)2hl_63_6n@MUSH=Vnyl<tV5lL)u&6b>U0g(nr^}h)16pZ
znvM0ON3e?YG**wE$C}ZrSSxx5D?}e+UFZv}2YrWCpkJ`|lci~?mQ+`&FEx^umsXTk
zk(x>6Qgf+=w7%3zYA3aqHj_F^TS{G}?$UPB4pJYfpR|j#hqSjeP#P)?mqtosr18>3
z=|Jfq=}>8gG*dcCI!-!KIz>8NI$JtVx=^}Qx<a~Ix?Z|Tx>dTf)JL#?@-g7YZwe{a
z(2)+r7MKx9eWA+kByVc}tAy}{fqYL8-G3eI$14$CWh<h-0!st<6xP&UOi18grH4;)
z;Y9tD5BA1|XY*D(_u#qJB%Vhf;kn-zj?*)(T`9Qp#-SW%UY*6U;@mmH^1#J(Yw*(n
z?V1r@I=xB^xYeWiwoAd2s~_Ee1#DmUW0ZayD*bM=)FZBKsKwW^y4eqCL!I=Fh&i;b
z4dpx~=wbJJZCZ`rkz%%~f}3yQ{VNZvba0z`xuaIzn{>C3$cVtCxWMpu2dE#2dJ560
z4YBY7%40+ef@oxy*e~I}510O!Bj*3Rh58}TND51IfPn#M^WiHQQlVOY|BYLY3~}xt
z{-U1zs(g99oFMMo93O%ITdHbt9%YZ^LSWHfA{>h>`U~DA-*v@fxgdz)!to)Gte^=@
z2o8%(frdnq1GJH`jV|`JMp<!L<+K^(LA@F^ls9e~5QO@~nLgr@60a+!FQ)seV=fX-
zis8zZ4__|W@=vOvsim!>E7Q|AU<{4Q8J9PyP|>tf<tkOHnN_bLuUV_Md7Zizmi6j4
zXlP|^V{6x_v3--K&6>AxaCCBR>C!4VBs5GB9?>_lUsQBVY+QW*gv6xe0RvM~2leV5
z&?hkH*XIWh89FR2J!ANY%&d{4MvoagZv2FalO|7@I&J!lnX_iknLBU(f`y9~FIl>5
z`HGdRR<BvRZvBRhn>KIRx^4T8ox67L*}HFl_JN#(hYlY(dhGa#lc!FfIeRWQ@BD@Q
zi<d56xq9vTjhnY_-zm6z@BV{_j~+jH`t13Om#<zIzIprZ{fCdAK7T3tTC7y5S!?Uo
zoc$^8lPWKEOitpCgo6Fkau?%^EdCz<^mh~E(L#iO8y{98@EDQ@NmvP$C>NKi{H`k4
z_jXS>vnnMfJ&3l=cWab5&2!%L3e=AHmRK;w!ru_rWOD1%xI0BV${l>C*e`_S47eo6
z6GH-`3M03#F)5nT^&5|w4J-!`twOY{lK*8V{?fnC^ndB3Wt;|ar7l*sWcVk)7qt8X
z$WjWSUXV6cSX;)ozC=qbh|~5b{Tb=rEJ>nbeH1V7Z|kENU*zA7|GUpa+3Wt>>x+7Q
z!NhD!0?gN;r-G)TBQ)E|DVT%6ChzikT<QHSuW$85tdak=ylqn&$_LBjvZ3;!mh~FS
z8p?YGa8<8#t^T$?%d(zWFH4^nb_KQxiHnO4#7awI>w}U=H8r)gq}p0KI=ba#)$}Us
zn-~}~6%93vq{hbObt_6tH7n7TrB$@6(Pokw73I<fS`BF{J!^@r)Q)aMw6!$W=|Ce&
zQ>CGnvbq~mQpZhLYTK>*xbc&#ncZd#J9rf<t!-R-2L$f8pE+UTl&NdB?A>?l_^H!(
z9zJ3zjdI5I?ChI4I68Z_56GN|liT<1JAOJh@8Kg#!+_z=Iyky}c((5orpTN!Z^5bD
zJcDxe+&#O6DJD!=gTTj56+C?OM#G?-yJwgpJtK4L{sTFeufBOZB5UNBapPw%UcPem
zn)Q1R<QzMZn|I@8yV=?2j_2lidi!+i(I;@s#7SFr?#elI{KVCA6-|5f{`6VRrW?fc
zzf-^%)`*R(W)?Vf*v3u!_J6HtTD^uxTW_E4J$v^VmbT;ArOUV8y#1JvI4LQ4=B!h!
zO<-MXn^l{3<($a7S}?cOtl74cYT$j)+oxwQZ5=}+3!B%4v2o3uU0S<Oo`U815y>Y{
zoxgDH`V*M6lLyusUZ64DO{c1cR=JGzO!~Se)hndml~&e~XxM1jYiLU)+FIJ>WWI*R
z+Ff*LjcPJosg6`zN~5*Y*U*&eX-Sw0nhw%(+FF`MI$gDC?Ft6I8g1|vBGD+PWvK6<
zVOGaL%S#@k(XUSWNzLJ#rB$?stE4@&E9jZ(n&_M8_tTPTRnh99-9Xbr)=)!VLn5`)
zYp790OHZ1<9;a%!dTCfmlXRS<hEgZ(<~sGYhO^}=>DZLBlFE&08m5oe7(T1AUWL)q
zHElE<wP~i3Zu%y>B>nU&RrEE}S<UpFn&$fRj?40GjWQ=lo9SlsHc8*DlfKuviH1z8
zxsHd9zE+Z6b!ktH9=hoxDpiwJ)b)_1kJVbYT;Ei~Ziz<5jk?<Unwse=%4NhDrC8S2
z^3q73ppkw+T2*RjKxs)N$R&-6OUpF%Xd_8E4P(vn<xJ=bv?*Q|t7)3)m`nOeqo6E!
zfxe`FS(hjP-jLkYd`iETztJet(6?}G>FqOV;lf2)+PY1hTXuba{(^={rKZigcFS&(
zn|IfE)R>72OR6EMh2B14ik`i9?y6cXGfTJG<SDDQWsWVwBPUIb3w&MJGi2^O3(GDG
z7B5-0eAVg=d-osJ($lYC=HTMqY2~W3=N4;Mu2QScvEv%@+I8w$Hg4|FuDzG9f0wSL
zQU!%7!lM#XhNg{OzIM~*gXdlPCk*aWYp|vig|E<%*jT3zH<Q{KR?{%ot*+TX(@le^
zpT1VhT*F+$Qpa9Tl0G@3nQldyPWtQ?(oh{;+lrbsrByX0t(t3e(6rHzY3pjYl3Qr#
z>o%1-XjakI(AW0$Y}VMIv9`62ETe9X^bAX#`spjZHL4r7VJd6OwA$)g=qBsAxYpNl
z)Rbv;(voNzNj1~Q1=eh*BTHY|r<S{(Ov|8ra~)aJh8jlc2c5$F^(7fpI~{+s78%+e
zGBasg&t_6aN2b+6Tb9wZa)$PZx#7ur=|{)z&$O9zVR+jmdxp2ruCGA{)s=b3EH%py
z-`q>#u4iLZt`%K<);nhS`xOQmH9BRCAEObaX&}|rHkuZc{z;ao6Km>`KG#IQn{MUw
zQ5kKeS*;B#WcfB2bvgZNy$+f(4SGa5w~P)>S`v*enpN%T45pz*n0{B8fwZ@Va|<(r
zh8nu4pjzp3M_kr3kjk`@^m|z7Yaka|mO9n_^fe-+^$cWMQUlu{CTptLeiA+?tkyfo
zzTukfgRGJ}eUQ}_m{X%qJIJ!=R@suKon;M69U-Wit-(j&dtXdeNyW4gk4udBabdVW
zqWl(qWMw4FJ}G^c_rlJzf>Vm?3UMd6b}1)M$AMZ(;TldQ-dyS|Z&#DQ5-(GjhvM_W
z`{Lz@#K8*^iBGH_lyc;ai85d)yfab8<;e+?3gj=0^O;rxSEedd;dVo%IB%*N{t;J=
zGONxB6kjI1jJI`iuFN&WbKsh_N*(;4B$8XMUHXR1OCJ!q4pq0T7pDLI+*t}G%BNJX
z{tqcO_`&Djd!%!94fUCKk`jaBNDA5yTxBDFXmNl;CMpCc)MD}!sfkxQk$Cq7Pgm)R
zYRh7-lym$e5`<uP`JniV&~PL+p8}T}=f^*g!qbNMY4E*E{!o}_<sC^^5V<FsmGX}x
ze|N$?3IX{1u-qewXf?#AkGnHIb&4$}Pla&6#S@=7gp%MAoGX=Agb|Fy7gnc)mVlI}
zQb=DSG$-&YaG|I->=!AY2L2YZ1@~}MYPN7u5p2#Md$6cS`es8)YV>*(IgU9psxsY&
zJh!iNU~OLY>OoFb359~K{+bK_>cOJQ2N9m8UY>BiQt1SH<b+uUch7|du+yw!9~77c
zX_Fs<KQ1K4tqd_^%^joJDF}Fzj`PZwY#Iu(*d{GK5T&Uv=14nD&Lv09tn)^_@g?gR
zD5u^KAO2@VIgzZ_P@{R{B|fxRu4zR?dU6P**@{9PVA&iw`TK1T0oFOqne*ZPl7lqv
zkY#yq9E>7qlHXW30djE>N}Tsv#9dsw<opR%!WNJ^Eug?ah?|FBFkLidSt>n*C$1y~
z7jiC*HRRfTT&@Nm))2lzI}M2(5tk-5|LNR)60btGP^kUnh<#6Sl|P3>zRSrj!WEy8
zyis@JI7&x_A$cQF@OLdCBC~8k;H?^YhHQ;nsIkP+=_n0O&Q#j8^v!19-)$q5kNCrI
z;STcAaam6Ie|S3|_%`bL|EI}qD^N<208<Jp5M@Z6-N?31s_P(ZL&~TSWJ-|&K?YPA
z5^zA>iVHBMvhpSBkou)SfT2~Y1ew?`6bUe-NR@nLNOk>6kO@^L#Qxvz_k4fuE=?|%
zZbSUtqv`YVy3gnRd4K-g=RWtj%iX%H|E$hhQ=)XUPIO(YvWu-V7YVJ*pbxOJ+w+-O
zY#+!f`{4lzBvrpor7=T=H&R1KQ(lUy0xs5Pq4M$q^=;kGjnZqV!WmVHS-LIyujHi)
zRxIlAlgjYKDph)_o@R)RSt=II$<^X=ZP#7R#`kqDeX*pmE@6Dv*G+S|s&&1_wRY`V
z@~6~cRm-x9*8*uR>qcbFtlPzEUHP=mH8P;@T6e)~O0xdRCL@BWs8o%0l`EA8tedT2
zyA@HD3Z*tfK0T-t6BEYqQ_Wb)6o)Zu>2}M!rKZUgN!h`grsglT!!>gTQ*+O%s5n}J
zvmA3Q;h4{?_?Y{+*_upg^8FL;IhrODo8{Vxgz;<h7f4v9IQ>HAIW;CaWwloR<xa&c
z(YOfXcAp|!_HN0I?{=TOchL%l%Ge7O4D$bVgXNFktDRc5blGIuZpv=?X`i*W|A%;b
zmfecU#3$EeySGk-I%85TyyjkUX5o!&ao2zDth0k+@0`z{yYdTPoH8&Q&)Y))3^lmV
z&kw|0dPc0f@S@E6zOJa8JO8`bS>Ahf8bSBp`{4T+GPIB3Rq#vRZ~1(=Kty>F&N`h-
z;ESaPHT!9+*HS&DsFp6rE2|GS4m=XnHNZdPSStS)^Pxlij1|x9Bh}&4IEIQ936rr)
z|4s5b-xo8CVbpND`p!XyFYA;c6?UN!j-#@KV(GbZ=R0(%%5@1lOFj}_4pFkgcNT1`
zj~qjcLyjEjWihs^V~chCnbo2~8{5rZozR5j|7sOunT$rgM*ML$++DlwfAlBKW4sDy
zjPGQ;cH@BL^H=7P@)5(VneJlAn{wXpLtl6B<n}kM<CKxI<*RbD#R&f<@r|{YbiG2N
zG6rN>x6a6(c+Y1y$9Qp5Ul)IYFi%RDbvKwLAQn_PtAdeGQsU+TOq~#mU6l@=ip~*m
zz&y}#(r3jO(N!@1i6Nz0gD3MFno<8VsHY<R6ba8*#|X+w=+FAw@0j17d~>^OxZ#2c
zl_8}r=0D$Lq`+r8;Ij_MM}o;l({ZHH*C_K@k_gL211_=uz1_q6N8bA0kG?lN{3U%{
zKj<HPREv^UWi$``q7Yb6kmSFrR#~GIWa$}y$7tfE#&_%g2qrT-j+Yy1)G3xZzh8e8
zXYdS%YNs2)%WhsITaI--akPxWT@z-wzN0F7R6O%EthR`FvY73o=c!LOX4`EGR2kn*
z_g9+fxLlD2Bch7^?u-^ATk4z3_3jZy>r-Ee+F>TYd)@W{eK*;dRcnS+7})h?_;eAi
zKUCqWFgFbtl;Mng$c6fd+O@cL_dyl1#%(cbX_WtFDz_AAlwHeyYJ;nG-5aw;?l#u-
zbw)Mz9j@{}!Wj}9YECjk-e=}==Sv8~`mUqPto~q}+j7hW@2#D@#SBkkvQf6EK*rgo
zSrsTP3=yeVwN3r=xB|=vG_qdBhnCO+Ts?$pF&m1pTW?hpCKa+#mbG8zabRlA^yY_8
zsVrC3DzSpPW~r5b;)%5{@m2Oox5}(+bXX`4hPK9%aU3VO;_XtGy!lzd!Mr>`E_=(&
z4Hv#utsH5_;TpJFJKA-Oi=m^ee@qGg|Nb2}J1?!wWsbZpg@ye25!VToF4rdt$B->t
z^LGp|*HO(8=ebVI`JVH|Ki}n=KY#v$9P#~ssgS7B7>uQ7##eW$wOizWqgrKV0rr?}
z+}x$iUdv^+_%+j|eYU(a%ZyQMHm#m@asbOLEic!y-ZDa9b5B`W#IDja%ZlgH8_f1<
z#2LN+z)WO`S<{8DSp_@t;H2+tpZ%nS9_TjvW_F(GyTvir$aO8QwMPFru`aWd@-$N-
zaNL^siUeX=8&?+8`hDuZ@o%QNZuz+mUzB0d8_kWbj;CjgyeVnd7(JBe(g)DTb0}kB
zpD4o_nKfN!9yg39s#3-ob5<M`!~BP#BKLpjdc0?^>}u2YDp<ilnL__ec6)QVDkN*>
z2N<*3>t)U8Lr?w6>hN{ytMM=U`lQ?s#eG!99ccNtmVNcgi_}dj`w%6>!(({TdQFAD
zD&OAGA$hR7+?F-_`1%XKcJ(DZ4P4#wa*p-bpwo=^W(33vj~u90Th*&HF1Thjw|iZp
z9(K*m9930SbF1c6@y5KW`Be+57FJbPEt*?3ckbMIb5ES>pF4l<g1HOlR?l5DuWH`h
zdGqF-IL|+C{=5bA7S5}lx9G$wUbQ!mSMK?F_1*$r!B>6aB7YSx*_+49_WZnbZvijg
ztM)INUp0U3{CV?FobQ+ZV*bMU)$<oEs9G?0!Mp`0F7PjyzhJ?Fg$t?|ELvE#aPGo+
z3r}3=UpRl^f`tngRxeysT~$4|dS3O3)&A=F)eEW@R##UqT7-*>NPZEf7ZGg{lFDG+
zh1YQh1gpIA;#%WPH0<}Tmc>O!cus1g`}`b7lIVAa^nTV8w+-o?Ftu?=*O+JywGHWh
z7=cYN2|J<h_91-`2B1cF>-#?2VE{&88YZB36Lz5=reO-!(Kl;%4(TE2h0V|hqc8wF
zg+IXV9MXs7FarHB4a3lT*O1-{Q?MUu?bwHLSocYE7=mfo3=><1^rU=;gE02XA>Bt$
z75^3XV5)mak3sE!hV*V2ffMrmi6Om)gMt?Zp&vHE(36Cd?@tj92B3EyI`qTfv-k(Y
zFb1PA0pqYACSV$-U<t<)?{oMA!!QKXuvPS}#D_lE4P(y}U%tOU`EWC43I<@XcSvuL
z?=O-LO#Bvm9E-v)p+kS)klqf1Fb=)HBYhb8J=-~2#bFpGVJnQjOg)JHD*0MSIsB3Q
zLmzB{QP>INFablaQBRERBG3=De!@c^Y=S`;5&jAPVHl=i6qYO^{-5y!Mqn7mVJl3*
zm~dc7Pr=y#Q6Hbe?q9GA1FusqF!~05GA`8Kr2L>4HbWnb!T{`qL70I49n>34yiNIW
zJV*=@4#xgT`+%W;p?{imhwvNvhABT7gZ(fL(=Z83=rdE$2h*?y21dv~^p0W|`e3K%
zFae{xsK3Revzv5a3Pxa<`^(#*#&|Xk<FFqlU>c@iNi8fI)@z{V8P*%17lxq^w!$Ec
z!GJcbr(g(9z&NZ~g5NL*<NFWm-SQnKVG0gH?SNrjJDKgU0VZKsSTd~l!W2wF?Lh28
zAM~C={$U7uONaGln1D$bFC!dGL2m&64j$I)U<ig_7&gNQjKV1Fgx*7l4`W{9L*Jpp
zdikluhkh7=bubP?Fnk#K7S6;!=>IVJSV}su97drZCLoV6ccnfutT#ceoN|M{BS{wq
zjv}8hG>h_pkqXLv8S##$JYX7zVf+~C3HpvDynOdze>v$KM}A;(HsuS`upfqx$IfY_
z_i^e0Mqx7yEg+xJw`f?e{4DwV6zM?Ur?C%XFbU&u5T>AZI_2{j@&yCX4-+s9ldu&A
z7vq<Fhb47z3HgS>li3a<Fa`ss4C@IPhW#)G(=ZXBzRn=MQ?U=VWwaaUgH6y6BQSj$
z{)t{Utov4Ae+7OB&m<j~uBSd=;w<ugCVm8|XBa+*crdz>eAiPB=iwiWG~gHXo=^F~
z7)%N;Apg*JF?K#j_)D+@Q<tH`;FZIA;4F050K+g0eXGeI^uvDWy^4IDP57_TZlLd4
z>RtGC+8In<haW-myB0rSxP|h7@o$puIc$ePn1)R-zMgV`;hV4z{kKqFpJ)39@(;bY
zp+g@`!^B4XJQqK2$A1|7KIH?wcM)$T@nIbd!4QnXW*CQ2(c38x7=eQ@2DL9>7nZ}o
z4~Y*$Fa%RD0%QM8IlxGa^8O-rVF1Qq15CqK;RCcAs6B{Z&<7`A0D8|OpRf|9U=s{&
zrkr2|cEjL9w6_N0{|LJ<03$F2+hG*OVGQ=d1WdscoPgmUlaKQ$hfc~HhJJ#57=_(1
z0h2KNQ~dZ6c3=ReVMM+^OnD2tD9;Os|1;VF^!}XmVfYcs4JP8)Z=^n95T;=h)E>nS
z^ucx*gmK|7DCY~Y2g{-FG4cmfPq1CSC&>3j@I`d!hhZ3ituP2<FbTV13MOG14npm>
z*uNM*VL9|cKlH;o7=R%dgv~Gnqc9D7<@-yNBh+4|o<gLvjqor9n_(J8q4p~69eQB`
z`d~i{z%&fPl1s1$eJ~7bU<3wX6!Mx2R}4mA9Ja$GjKehSh1wtS2YTTI^g-{J$q%fA
z0T_Tm*Z@N?3=^;wYOhgVFbex&45p#~&y>fdr1KZjg~`8Be$f9mey+mbLE=N--|++b
zVG4#|$z|jNR>Bwzz$9#d+CNAi#$jA^*bDvd5bttySOb$V2-C0$hIf)4^#7CaFaT4s
z9r~}p?z{L4eJ}(=Fe*$_|1btin#ecw!Qj8}1BPKMOu=5!hY0r-bm)VDVZy;QOhE4l
z<s>>x!w@X_D&+@#Fb->A5(Z%!HbL(w^$7j2UB2tI!z=L%`e2CJ-T+L)DD=5U^a&V*
z-qn;Rtb~5gh#rAK*e*JZ!z4`0cWp$ky9zt72}Y)k=$$YL6T;~udimEVuNfn{ABKvt
z2O}jTdJ@JD9MOGOQ%<l3reF~I4jR#8Fj_`BQ2P-6hAD?b@E3*;!#<20f&FVp=Sb3r
z@nc8ye&{=a^sdG4O45U=Irt5upCq5qJCAg}j=lhYVfqIny0#Ymhv+bPH#&^}1brQT
zKRTi}Kz}znjP;D@DPbRex8Toq(z%iEe;?7q-^AX#BYH0k{tG|WV`rH1gP}3<1HHQ_
zw+R01CZ8}iV^mK=Z^@`0xQTSiM)fEReP~oq!Y~|!5vbivcvub-&<|6v4tft6)k81<
zn_(D6MfYL{2H~LSP`d>`VE~2?9o54y3R|J~uu;7iCZTTw@eU^(^dC8@cfv627tX?u
zZxIjrp|4_8kH7$IhjG{slQ0cqM`P#P_zfFi3WlL}4Cz82jKMJMhW=xT4?{35+kNEo
zR_wtT)ILf$7=#n@{bQqguoWJMpU@8zFn0VX&t}HYPmJnKFb*Ry0o!2;#%22_DVN)@
zUxgi*z7RVwd^!3?wqJ$cFusQH^8II{dPy7M9w9u8KTCKReu40}!`~Agre4Nh=uP4e
z^ud0ZgysLm_CMek48DRtFbVr%bQ}4C-aiuV4$2k!VH$>^_ch85Mqw|E!4you37CT3
zDB)ox^!8K!FbX3u2|HovPlT86u;#n?@n_l(48tgl!cG{637CNWFa^^v4NJa9xo@Yv
zKp(6T4v;SxOVR#d{0+i=pYMOAox=1^>JKLWiM|QGOZ~#sd*loHhR6?04`cUEwvVwL
zM%`n24Ekn_=@T$<@R%O_0p)Y(m>z}6!^iXl41IV^AB4Um#`N;LXb(q^>0#(SVNCCZ
z!B39qzIMJZ8q=F$?9*d<5+;`r{)cQoWlV2?Y1j(A0n&wj*bNh~<iGJ3`d}K?z~pK8
z0i!EOABMj$rU&jO{KaE>JJc>ghv6?1z5~BkVIM{=8`Jw?45p!W`Izp%2mfIm48Raf
z!Z=L9UZ`C$rl+6}PQV!S-;4iWA-^#BRmwxSnta_yxa-hiI!1gLN#TEt@2~;J-@s4k
z`z!uHKTN{_EV&>3Z}<U&uo=c-H%!7LOv6E_y)~w54-g)fLqGJx0IU=JZTx_-LGlAb
zf5#t~`UmMe$o6;e3x;3~jKQGjJBbJVuvNCh7>vSh7=uX|hl4N$watY4C-nd$umJ|%
zC7+_hIE=xRFipA-5g*pTz`saGzQbOagejPY6S94Xa6cly!`Ov>7=|I(3L`KE<FFeh
zU=k+bAdHRR-;c2e%VA)Ya)MD<2Sa1nfngYv?c<~`I-C$4dONW<L3o&kAsE?BzF-{o
zLZ41LKVdrzK+QF-H^3xp7rMvw1Wdtxn1*Q>(#G|=pYna$xZVtt)5rA~Ou=r^VG?RH
z#`Qtyh1$cU2g{)!`e6Xp!5|F55Nw8F7=;no38OFpW3V5_VHzf2Nf+ruA56g-n1(^9
z6_4vp&<i6l2D@P#CSiJi;{A+pCF6P+rb@^4IP@Qkzdz@@m-2vV7>3%R<9aLf!Wi_y
zZs><e7=(i`1hq%V2P}sX=!a2Q2V*b<<FFYfU=*fcC)5rjzt9W&p%12^AC|-^H|T>w
zSOY^a2*a=mCSe4oU_103PQIWY_QC*6!Nifof0Xb?kv@!7pu@;9`27pQ`LGMqA0^*V
zn~h&EdHlFO0VAIvACF;oE_PvL0e)>Ey+y=>iIeaHhCW03FampF6sBO{Ow#`)_RhgR
zOv4!Tex7oLewdW+4TO6fyD$i2FbWf}6Q*DSYUfj4FbOMvg$@JI_a*#<0oV)^uv@mn
zB-AdT-k=X^-Nc6t(AP-$$#<9*UP%4@58*Gu9`wOx7`d2yL2rnB!5Ex?!AmHQCrAg@
zz{I7rBj{a4enp49P`iwHqQeQ8zLtDG39qBvp!N;?>Y;wukuR9Kk?k-TA$=IQnR0`%
zTWB9o5pM(O!1%X_54Br~|7*gv5)X#IL%qN#Y=;RL7v4tvr`f)dbYKED!4!-@t&Q+7
z0(<5A?UWl#z{&*W0|UZ42oHl%>IH^jKh(ZUxMwIg7=Te2fic()6EH6N_we^w{D<W*
z3H>k)>!A1hlt1*tX5oKRezF~E&*9(Q<P*j_sArghN$9-?e_;X!wqh4HK<!@23x@B*
zPw0=4-t*Xjbue&0^(B0ObYT2Jw*Q9sunwkR2qrdD4>0x+;b7oL)c*_Q=g0U7Q=OC>
z4E+?nm+%jx!&n!7%J-j9{x6bl9KWFV7qo8}e+<8&|Cf~CZz;cS%1!tL{tA2W=Owm3
zjh`_29O=VgFYT@mzDRhO_$}dKx{vU`gTEtv7=DHFfq{O~|2^gL7xDv>Dg1)*H)xkI
z@Fw|v8Nc45zF_$8_yvRiB%LJr7$$uf-%UC&G<`y^{9ob~Pw34s0o!33#-VS&3B4Bv
zVG4%f1Wdx3KcMeFp*O)WjKC;the_BgESb<tUcvr>6M7vC!4QnVX3<Lt55q7HW3U&d
zVG2eLp3wc<$d4EMFm~94o`i{0@cUK5or?}b|Aqc1{Ov&hGk!gQpD+x)+wlulLT&Se
z9)LdB08>9DUFdz7bfF)nVDeG&H$b>8_z43r3PZnSJB%jq>;EW6SO-%u1hr=f4}CBS
z{jd`TU;+kVKTN|37=M;@{zCZYCiF0j!cLfkz0kjPLf2j=J}iep=!YR#2g5J~Bd{5!
zU^fgrk9`<~-W1_rB}~F582k<Sh9TGsBQOP{a014l_YLy%!h{}#zFzFZz>5=l3`Sr#
zOu!^e!9kdY+FvQp-{LO}!v+|IVd#5_a)5r=4+Ag_gRtaH!b2ZS!VpZuW~lX1o-hRC
zFbaF+`|t2`2k~GfjKKhm!v>gyVd(!o@n8`4%62#i6Hxmb{=;&py-fMS2n@p*Y=v<c
zgTW-_Bimv5TlfL}Q2SrfgI*Yhe%J~FFb1Qr8^&Q0reGRse<0s)6CV0t3f95cE7TJV
zY@>a{H0*@YS1CW}|0CrGlQ1pc`^o<x;b8y<VFQf8FigW%+5RW|fpORi6EFq+f5wl$
z6CTz;?{?Cc?=S{^1B8PCI01vu`wz+;R>BAjz!+>0{dMX~zQeeD|10rfWC!_thkX8x
z`i0)Ns9zX?-J<^;`!Kwda@a|F|HOZoe2;v?;J?T(Ob@gDpOoJi{y{(Nh9Q`QVK@jQ
zP<xkhgXJ&={V)ORU~ruDp>G%Q<@;{ZhY{#~k8*;QFa_&i8aBZY_jATz7<R)5Ou{G}
zgbApn2@lJm&$UbULqDv85!eKiuob3Z3~EKY^ls>dN$7)v&=0kLK{xTC*RxA+hOy~{
zgNYftbng&;?YB!0!3d1NC~Swm{dej8FbLD~y=0eOIZV7#!b5Kv>A(;y86n@W5++~(
z1`okc`3~bS1(Q(o5)Z}?Bm5|K58tH+g&*0acfvGGLGO{f^zt#j&m!M2c`Vyu3MS<H
z$MAog@3Zko_;LJ(!4udH6L1hFKe0=%nIM022nQ2Y_#>Q4{$S`t%4rwj=HoX^FWRL?
zVeHfR0sWsLf4kvg{DnanfFalbBQPvHd6(V`!vXx(v3DxlVQd+G!{~XW!<{+dFOgrE
zyomaPDcB7|my(~NB3A@f!oU^y3u8@$gK^j`-&f<0yU3-5*$#uS875#9hOWgA7=|er
zffFzay&l5BO6Xlfd>Dce7`zVqFbtD04%09J`BAzncs==n2^bZwrTk#31$)!*=SJEY
z48jl$!Dg6*?J)XH?83x)%3(U+BeZXrfOXJ+6X9V9MqywB`H<}}1%n%@#~JtsgD?S`
zp}&ptg^}B_52J8U^#3BAV(i^PJg7x!M=<<7{DBb|hp9Ws-+o2R590^)-9<R)hY=Wn
z?J&|#eqj`*Vd`$$!T!X94KQ{e_F&*aw!<JSIe>D6KA3<t(7T!Pfj-y_{V)mxuoK4M
zAdEw;gz|&sF!&?VfhpJyBR{5mU>Z(9@5A_iAa-F0`e8GS!A=<e8U91>&+)62_|Oj%
zumOf1A-}>n`H=08QtmJYwSy?Pmk197eT0W8*b24Z(LRL(lt1*P2wz4xSPnzb596=_
zCSVvw-XI=K!Cn~nE9C}5I^}gR`GP?h;1`Zf@*PHDVmj}&gDKcAJZ!gK@*&baa<^Us
zqsI~+#$g0{m+sc%&<}fI5T;;c8SmUXgmADDMtQGe15Cm&4Duew7)<a!#w3jK&PC13
zcIbn_i+Afm7~oxnVHkp~FbZQZ4!dFS65>Pe8sZ&_zuzVt)NUml^uliFhe?=(gD?fP
z!_ayEU^xsxKMcY;=;d97ahTk=Tc3bh6n_rK58nIN3L`KE)36_UdB<QHCZT^O_F)}N
z!w}SXk6|;EcM3*f5O%^i?1kY?l=FuPcPH^-{4UBDdfN#Hqp%moU<#(-glzvI<@^!+
zhm|l0126;|pw_|rA>}*o8|;OF`^fJRgoAz<f^{$ro1iyFx-bmeq3?dmLHHo~grUu(
z3scZrPCQr%y$_Kt^uq=i{}JT`LqDdRU>J782u#8#9E5SG9Z5TY<uD2TFa_&ixRde|
z9X7+zPbfbagPqX#Q`##GcTxUO`x)hU6!xJH#$XLhz#xn~jz6*;cFT5{gx)9cV;0|`
zAEtUJ59oc0@_>P7C=VEfaTtD%@D=FKV;@Fg1Jqu?FBpSK81KcOqe&lDLjQ~83#MU6
zzW<hd!2pax?Iq&FAWXnWALRt2P&<ZlfaNfj#6KAQBk91<cKkS&@GuAyun8t%1g2m+
zOv5<z4N#vj1WSB`gMOHXbug789Ms;R-N4{q@&BXv`zG6kJFqYO8+M_W_fvI4A54l4
z2VnqeAHz>r4wKLiBX3h)&^yTf4TFEjj%<hBFwD=F24Unq{5uZ6h6oR1qm&O!!UXh>
zkq;Px6EF<RXOkYRf!a9b0pqY)^a<j_#BThAA)R&uHST=&9*=$KhXH;G9fT<uh7q@}
zN1=~jRCL0irt3-3r*S(rj850}@{ePeUwQ>#3N}FRe#C=5*a-tL0TZxa^aF@5I`p0Z
zKf<qbVH`%F*JUh4*PrDoT2oeZM9GZewxStjqL=e23k~TXH^T^=!!!P4n}qMWXh`pq
zfTd+iOJ{!epaZ^M+~QjNk&`}tqVXQRN;U=fY{Twa33qa7*^<(kOG+!&dv0^PPnXrQ
zlS_*cWUERq3};_5q<&YXME*%yvJ_okU#C2uao01?9_>29@ZWe!hxk-RycJM8)>V|7
zR>(?fX=z2kTDOu_Px%NDuY&k>68{|rfjPcjWW{leFXdEO#Lf9Ozr|)ZpKA1%r(yR#
z?5Zr!Jh`;u<kHzEmsTw)tqzpdub<I6{X5fc(>8i;c6+vaN~@QYR;lfTA}pm=ytK4F
z;G{1pt(WvWNx$pz+;XcyuR-5}{t)ZhEk?euDRrRT=Go|WQ#2$%Es!-T$5=OtM(k>C
z>f?$by@GXX5xpF}3Vo&}!XO{<qZ<8T*0mEd>5<<hrL)P^`f063x}TG;X7*I-Re@ZE
zz@}|Uua)%L9Q=r(Z$jVC3@ecE-DdddHa&^Hf$&zFlFj0G$PACiloKZhsvyjI62GUn
zPWz7G`D&@S9M8#GwqkiMegr&}M^kRSh~9u+YtyB^2JvG#`eowBEW?k<eP-Pr+hH8L
zYlxp+FVd!a(Ob};Wqpdg-JhG2rP4ri@+Q&6|8k9gU&$}WPSPnxSM`4dCuNy({5R{L
z^cu1269?Fb1mZ^weGR%2L}Ur_@uROsfBp!{ad^UMzgt$?acIttcfZ$p2kSUgnN{g|
z*^hT@nDpbK(qhj04L@Ap8q)7)UAr>VerVzW8jsO%Zp_)ks(5m>%hfOb6Yl`(U0X&x
zr~YAej+;Ei%%Oi+Qo36D+e-YazIBN6QtTa<X+MF|)vC{Z(`rBjSNTav_}1L^BJD7Y
zUW<N%<YzcjkL1V5%$ZqT#kJNtT?oNde;Ox#3-OyJ{?qyK>#aCgw8xivZDz;qA%1qf
ziXKJZf_^yb)*|KDX@=*p?OcYreQc>?8JY$q{}b5j_|A~NHOHRShRvS(@uI9Qi$2<n
zFMig{pnv3d9+=52<*WtKXQLk_Ds>&8K;7r69$vNEK_bZZw`mvJeG|@k=_<-;5HC3%
zFqV{diSI1pPcP~A+%cpdq7>tw_>)54itgl(#M8)>Z2yo%!QXmvDY`s%st?^vLbfX1
zZ-&qAe<XaJ8Qv!W&HY!(IfT9gJ7<edUoqL&oo_W&TGhE(>(;6<4v7)JILhxDCgTT6
zYgJpn%nB*#_Y$s=aM}46J%zpsJv$##E)!<>t7Jo<w9(U4l&N3ILpcYWp6{}M$aYna
zjqBZ>aFJ1yXe^Sy0O4kSe@K5+1j4D~c|~qJayR5QqwM2Hg!r3?f3d_jmk?}6--#YE
z(>Ls9jVT&)n#d`R?R`mU<4UK##7w6FYWw5=okRLI(K7yL(pf@TXN_IlKX5WfAjf3<
znCzGQVLv8my~kvtalFX%Gwv^Ebrj+Qi<E0SewF=z-=~OB=ooWdR=FBu3<<5;X+QDX
zh(Ajy#y_#!guV&==d5d28~#kTNf|AvLXgo?-au07rBlj_-%VXey=bQpKflau<30C7
zPGvU5a8LQ)egNau_96W^!*%sv+H)Me8a+E-<><ZWwdhtmT<>;w%9u}vmg0Aa?E`H0
z(*I~b9&z?Nw@vME>~@xxHWnDCHcI)5ADiwS((75*9weQdeSU>iywv~at@TsQ(*u?7
zXo<_UnfTfH6T3e2F7%7U?s;~*S6Q~4s!iD)B>n*LD~N9`K~|d4cc82B%t40T+<o}{
zjb|GUq(1J;J?=_9h0&Lzhs6on4)sLKW##hHVyWLK+c&da!di>yo#<WY$6F#4|7*~<
zqN{Q3#asl)>?`cU|Hinsyp-`(EVmxS4?p@En_h=rhu(tzEbCMFu-D_ycI>(C&o75K
zdNI0B(lHnDs~5cjJ-d9Q-87(Aqo-wmy_kz9IqlK&P|*}EN6J_H7<phwe}r}IBqP3K
z`#3AFFDiJxQ;DrKb{iiY(ytM_!~e4R<yKvioVCf$A?52ki25fy)1}<^N%;JJ$KF@3
zb?SErq}ojwdo7!X^iyP9`nsdN00WHd&foJ)frE@S4iP_t4CvPUXh^@@`M72C(NkQ&
zWG$xDejCHyrXS~yv!uSe(c93;MrIK`iM|1SW=1va44UB?wq_PTYt3f(S6J5$FzSK&
zrGJtkwK1;0GG|=BTFrUHiC5J*q~FB(koIOetIc!lUsgI$WSt0mPIl+Ej3sO|T#)jL
z987sVJfzd}IMt~*k$wDq#<@;cD}zD)*I{pV*O2~a4Zm){ul#nhthB|QZPas-=4`cv
zwjqnyjbXPdKBPY>`CaU2H?O_y=Xd~_9Jk8;If31o{I2*KY1e0BH`9Mnj*QDP#W+8E
zEUvoDMlbOb3|v?Ka>#g~3`gGU8O4d+AbJaWGwa#`8M~Qr$DYnl${9%Z5I=i-FX{Qw
zx1ihGSDhK&tXe`E?Ji`7XSkVJ#7;AM7j{k-6~Dh>`dxy)1N|9f?Sl90<xy{yhx=xG
ztEyM~OOp6&9?w6o8bn`>o_$^=<s^Pc_|Hmv@sOU;UR3*UE0P_68LL;^)*irUVo7P6
znMsM?P5cc{nEq~mcc1)~_!GpR$?w6hk^DZAiJz$_CLUFbAlZuRtabA|RMkKKRuX?B
z@hL~OBZ%J5zdrPDW$ALvXhL7!Go;_cx^||K9-VEVw53Q+DkQWj$MQpoPdIk-%p!LE
z=v&dV%drwYA?cxWCd_@gS$2){^2e>ijGUL36Q&tE9sJ&%%S$fTveKTS>!f6RRLM#@
z?XvyX%p0(7EuzQKH#z9N=xyj~yvRwX#F6rCK;Ml1f2?bF{L`u*N^@Ch+cdL-+hSF(
z+OOKIK2p;29Y*;+ojVQ?yW&S9`U<gox?y*696jYQT9t1zc30c%hOkwFz6M>*r|LVc
z_Nb=cKFImh3DViga{;o)nUY^G6+42iDuVB_h+c^<;VVQimmuuMj)Z@hb?p)S&F;Ts
z{PjNPL)%HOp63-vTd@{NPyASkuEu-kW~cY>jrU5VL;FpBzJ2H;q-QUu8Z&&hu8#lc
z#n}0v#(^>HZNQ$r9Q^2Q=&IbWeCGoxcj+IzAEy7s?px9T=nEO2$JF@T!zs4eiA#H^
zAzWAQkbVs7*5YR+h`tqlm54cG&Fd$-fC`R2s-Kl!&1he(#B;qkq+9!*M3;18=p)#(
z>)q%(9rPsn4x29d8blvJpK3ls<^Lm$mwEohO=kY(5bXA>Ey|wvkh-WLT*pg=&tn?c
z?&5hFV$)hAKVkHl=-K0R(Oc20&_8MghSJZJqc2DQIqTY8f47zC)aUCGU;Nlgd^P^R
z!XAI>@xSEL$NcgJp6l@_>t=h%oL7tA0k+S6IX|Bb=(Xtfe1_3iqGzAiOFFIStI?f~
z2eQ3WwkL;lF3TIoi?x%-3)$W)+y8e+=Q6*sodJb)Jdy2#vi%Q*<ChR<^(%$rSIYKn
z&f8_buaoVs4(XpV+l_6$%0BM*Igb0WBa4)4JN6p?IHaGT6yskFh@-DTx9TJJT+Eoa
zooc=<P5cq!+vnR#j-<ck`78g)`L+Q54~qZ&JO_oLhW6fDx&0R7fa%r&!_%2}-q2$X
zMx`9O@waUIkpAhM^3I)i^n5aV%*@cuC`L8@n2`7bX1}WXxi4n6%XlVgZePo~_AC4(
z3>Q>1`or^8U$BHPrad+OA$%kDA`*V_V0QS6?cv4$G~s&)-zMRY{fAW!YFyH#nd6d6
zbH*iIR(e6=_?gfy<9RkR-=v*D|F8N}^Ln0f-E~=M*Yuq8oG<S0e4f)~maEup#qNf|
zA-zZH=K@E&YOI)bQs#Nsu`w@UNQprfDW4Q}cmBh?ZgY}xyi(&%hwC=thnEBE&UZMD
ziXX=o@Ph$*wjVCHbN;OHI!%vzIGGQBw{XAht)RbTdkJB!MfS(a3hE2pXNges0Qxp`
zdq3BJz7yTvpAV9L@q6ZZ*~aX8H|l&(=Vfv1E+@X#7H~lwC&Z6h^y~Sqosw^tna9j|
zg#CJyw8seXTZn&+#6KuM{#5575<fxw9^$Lx%xn90oRRq2(WK9FlWvgp=ZyHqJcLm$
zQ(cdfdgvv75Ap5Cl@$6mbgRG2o)?yQ8UvU$Jg3QCf92?H=yrR4^v&pnjx#~oK3sTv
zShn+gC#U0>_!E`wqq*l-qIaTqp_j34Ep@CU%<#W-^CiCzkl{=AF4Ez+i<kz*p7&VB
zClefZ_Riji_GB-Fy%C;QRke5a4xh@NltUbQ+w>uQ%=B3h<P$*e;rUj#)8}Y!zU@>N
zbl)>_3S(J;eyd}KVO;FCW4G8ntUoPwpDbXvP0O)+SpmCk=1wbi)7WkC4C@}sMZ2Yd
z-M-=+ySEpx+h-owWIw8-gQ}i3tl!DH_7ZlDF}Pf$=k)&a$#Hj8=3Wcya-1s1R^o3W
zeuanlcRTu(*Z-gHSZR~}e>uK1(GfNl59`mE?SMfw2Y7~PG-xRgjqPPTCrr)nI+uri
ze$Bnzxx2TfV^#m0!tOTg-b5PK;$>w5y`JZg*>&&7=>O5jsBdeL{h|`Rt8`euigIz-
z&+Oy7^BkxCOoOWaNq^wrVg1um{}&HB*<=<qw_W|ZK>ZJ7wW~VupXZ)6qiG8Z*lo+5
z|NOb5v&?fzU9pJ2G3@R<d|3bLH0+w=8`~InS!rLc-6smntM-|8r5+-5u*F9X=gl*=
zOUH{&a+yWyA&x#$KCIs>syd=M-otcb?p-~F@AJ`Sb3Q^k2W3)WY{hz%bn4MxVO@L0
z*pH0kQQ>)U@h^zI5#pUF?Z>G<W}YppLw3LI+=kWADS(M`?Cm&eSbtvj$BQ$5FdxKN
zSIuOb6D-VA+Gj+q`D^iO5Id`n8U8@#*~MNB2h56NhxLc0E}in(k&{o4zd#?+K{-kL
z(y-U^(P8}rX}1p=<Ly1Quiq80X|*r$Glkui#}Dh5I{RtA7U0$k)Q3cu`sl>oniGcg
z1qj-)w)2+&Q^T3_7d`vr!<bk!`xI&S%^#;eJ~6B_{hwJxkD{+}(B-+RE$EMDLL22)
zgFbuCu)YP`+HnQ?Yuk0Ks|xfZR>vvzA%3)d(zN^fTh4X-KI{%+ccf}q|AqK_cLBS$
zwsU0xf2HlnBJ~_Nf#b`(Vf`c0Kb?nNTi-zE<e9w3(etX7cjw;{LMU_UxKUooe9Xe(
zock^%9eIB3Z1nGn|EJ`qqng0vy_Dk)$ylc&%I^v6t*JKc9scjzOXBy|MZ@~*(sAbR
zm$dhTvil#;L(>X0csfMMukRC_FY)}xUpOE4^2SuR7C4s3m`d7r7<=1J9?qLjZABkI
z_YuZgBzz2g1fAV3vxwe}UUtfG&izhm{DVFd{UO3=Z||_$0q51`IrSdy2lme4{FnGL
zX0aAYuM)k@mY(PV^iAk89c(RB0l)QQeh^)qPpvonn7lradwpB%$n%JI5<YuAS$v40
zkD!OeIQ5x*zl7wshV3f@!^ZsJae3)Xc_AW1{AS{BBfh%cF#M)do3Y)`^ZxGNZu%t0
z)6eD}&n4dx^yTOktXqqepVtik8P>Je@XHv-N<A`;&AoR<${|4bM(n8b&&TZHr=I5&
zKT4`Np4H|1C(n7FiC#e%Ymx9ZX87#-5<Q4MoA4ZNGmH3_!oOPd%UIVwY4<NP7I(aV
z$4{J2?5-yMI<cBl7L$Ye?8p*K{7DgS3-Pl3l>J(sPu+w5tOT_6m6QFXd#~<S5qouW
z$=?|t%(zVYfOhP4U~iu3-{ih?iFFR6@|Pgo7Q)HCVl9&Ie)Jyn?0OJAjlK;%dt51c
z2?_O~XP1-cK6DA6txH-p=mY5AV%^*?Tde!dWP1bK>sJgr&O69{Cw}Z?J3nV({_YK@
z{myny;lA6cr(RlGTi|xITBH8)W6PQO{ptjIA9{Ab8pJPo?)VP$hgsJiNoBPS#+(1f
z^}MDNX&?2&IrAy9Ux*(o(N{=%=Njov*7cO#ml`+LV0RVqmA}V+F#bw8M6uh0U0wWo
z=k=^|c>mWKCBK8>@8^c~C&lh#*>)*kxwF^0UixkOXuekcE-CJ(eu)1Q;+y?|x*7OE
z^&1xvjpKGd;Z~nDtbb9)NcrOc+kG{jC5}TZWzDcxIiK<8*~9v0_s-tjsqA^N+bs5i
z!#VR=qDRr!pmUiwvxweVAbi3Me@G^@(eL$};g8MIrJs`L)^EaoTJ-#KvF~%wIqh=<
zlGtkh3M}CGb<S|keF{>~Nz$oBe}Z-Gz5lb?kDA}l+;{NZocaCCeFs6YjolvN$7c}V
zLp#a$l^Ymxf8X(s0_Q_*hhmUL>^5O{_W8qlt&Ed57O>lsdmbMya30?yCq*n$t_kdx
zT|~JSn|5u-6vp2(CXXwgduBKcjQhx|EK=X?3(5cG!}|V8G5(1jN8f_(vFW|&T@HE*
zeKUGk!ZVT)h@A=avMciKc&nL@aL_B!UFg%rfVqgB0Q!hSx((<%(f6|gLkS;7-{GLQ
zq7OLOiJ@;pKfq?E8@<n_`w5do--_NQ;b}86@h3k;l>4CRzE@Z)O=`t3Dt^g(6e`Hy
zDv>BB_r;~fm8`a7Zw>mL6u5TFUzE+8-KQKleT9stJy&`7jpdS(>17g4+CdOIJHE>E
zgbSU2^yJP9+*IKFqlbP*{F3)KtO^h7G^@-adN+C_y1jgp=qu3=%7ixT45HUNgx5aB
z{_CKZqt~JzX0zir!yjnV>&)=>b{Rsi#*RIFGkO)e-OnicYzMs)y~06HpwD#B`_aqL
z?f$3D@OHiABxn0Rbg^&lnkv^){_-9*v2XW3h+gavz6srhZm+Kh`pDJ!dOP|~bi4gH
z`VRC9Y~|mJF6AkGueJDDNuf)7*w_7`97A2i%Wii;?8$pTHls&m{^zmn&i%5jjqh+g
z7+QBH82e2t=?z>vtp7|Sk^H_sP->eK+2q(K8#$N#upfK%Hw^24kPa)~9#`6P`}mE8
z_CxY1_9{P(e>V>6E1i%3atB||yh4p*o+tfl#@^0v7Mv%wABW$V>NqTQ-YfpCAJ)4h
ziA;X2F{^oBMD{(SMt`UrlJ+d`VX2SgwsRl4yq9G;I;Y9jc*{Ho<%c^eonm!AL7f@@
zBN7gMy?bTmegd)IWNx1&+s#Gv2>MFwOIp?<dOP}R^z8Au<g*fe1NuX(Yj6HJYh1B+
z^BZa6j}X7yN(_o!@xyf!&vggdeTLo1ad;-L*{7J41A$rOIFTTJ1@W(8UAxjAKYzZX
zc`^ATyuCc4=xfktieYmRUpvuT(8Hps@}2zMi1;t>!5Lut&so>T|75GHsqd4L@-C_6
zcye>@d7-p>ANor4ds(02Jo(1Gz1|SU-WFRrl71_C7kUNj)*|IvUTcJ>c)9Lk&sY9D
zNFCv~Vn@w`9AOVX^*o55G`ve_U%YpO;<S}v_TvmL&a{0ACjQqEuZ?&WBAAPmUkH5@
z`i-L5#)OmOL3iWcmR}ru+psswOhcgRAAJD*BED-U_1k=(`u9;1KSKPnZ<+HmGwkuF
zo}W?qKbi3Y@w5F>`A1)l{z1*N#Id&(d-qDl3zz3!w@2+1#v9+x?GGeB<>*!Dvn3sK
z5#5iz96fvgRQX4*M?cOA3`LjsIjus^E*H_|{Z6YL>_pMmIE3#+Z$U4&*-xNvK(ENs
zL#zkU+tAg#<|%*7Iwo-b{sBFgLVO7X81J+do(GcmQ>|h9qvD^@Z)NVEl=cx}`^?)v
znEgZYE$_uzi9I#1^zf@r`L-Wh-`BiS&8hVF|CN8-3Zhq|XCJqM_?5!1dh~}`*B0Ve
zrtMnC==b+K!vyJV#%|vEKYAB>c6*flya|0P`U>&m>20=tV$btUoy6Z}<zu4}-?&cs
z{_`R2NZub-b;q!N3F~G%X|U!K#cv<mTiE_h*0mGte!G`h9kSB_TJ|@24_P1aL1vM9
zX+|iHn)6(*zmioi?|+_4(rZ{o`D527snPBQ(%$90XIs$=j3aGr({u6^!$@P^0ejoN
zJFFk78R^)r8QbT%CLAwMiE}LCpLaR!=}!8+BEI0a&7R%A4^8EtltT!68-9>K&()0H
zf}Y)OCH<%wzIyM{KW3`*#a;?~YwqH_e(&s^wI_T2(>R{<p0E$fUIcqvemJau5c#bn
zzw#cu&Ag}V7!P0QV;IA7&2zfUk$SuyYcF9Ni)#N8{vPUQ8vE7R|LauedFM)-9nZZu
zpK}{_rQGHHdyNn9ekjrM+mZd6TA@?Kda>BV$0znS59`~-&nJ^kHkl7B$vFp0J67hY
z1oM2vaX;XepAyoNa*2{&-%p11D`t@1O9j&F%DtBSc!6`sF7qT_%0=EUxFbHS^Efr9
zJlOUx_wK3A`zkS!z~0tJdC!%UvvEw3^E36sRnIrw)?Ke`<XFuoP59YcjPoalda<W}
zhg14eK5^`{Vdop9tDWmuK6&@aol#(ZwnfT<MeNFZ7PmY;tiMQqrX60uu5B*hhXvYW
zhh=v<{SbDmo*dSTLfC!%WmWcS9xpiAWZZw7<8nVX$JGeFJx4ALUq8oHKgV_Y9M`pT
zTr20ef@=M=Ij&XK3gX#wT$ih_bxL=?I>)tcj%$tj?_NL0b*3`NM)#9*Twj^v`m*}(
z{+5vz!lj0=X^zX|Dl(GB0Ev>&YHP(v0_F2oT5ci`NDTkk3gtd|j_blXt`#aSMlMmN
z$pxO{s_|!7c7Jb<>xwz93y4l6@^`TcWdwBJqTF&XW9w~v2x}yDzFN6X<-)WRo#R3k
zBW^N75{6D8He`LpZb*G)g<x(<jX(F=Ij*bbxXxmYe7S$13SCSYIryB4vDC=q0|X!;
zrxMI6(ti@_JABTuJa&JBZ&>^)xQNde)GEGE?CuT99zIKze^aH_#M(8g{G?<hR#@eP
z%<xBviG?rCah<3B+<#X^;ijPZwFMi$t_qSOz$gC5mE@Lkq&CDAq8YV-73$Pjr;WKu
z_tZJAD_MI;W#4_LO7Pq{E;9q}A+_0aILS!SJw3;D?wm5u0!j6Ud}>uu;-j0?)rTBj
ztK#tAO-sVbFB&y|ol1<V;E$pvrxXnhfb1Dx-BA_L_(C-_tG11|^>fO^l%z(jd9IYy
zDeJGXULxz5qC&-kTlm~$l-Om;zGPo=`UoGgiWRfo*hyr!%dOcRh?E{lx}W7k%V#^^
zq^2ko!!ruiP{l3kNj7rF2*s1}oI;>FP0!gAC<M<D;wdh>m+&F5=WYawg37@nEBs-N
zQj)x7K_cHqSSf$n6rd$gZiI6Gf)Djf5xS`aX=;QZ=duH39CC1&qR4hudFqk|b%wRU
z9*H1yKt{%ws@kK5ta5O<sqL#(rrlVeq04T$*1Swn$Rq`at7IEbsUz~UT>VF31%=A~
zY}Ox&@ke+9e^q%)a_6g%tPsogpRdMW_9hhUWHx255R61osBQjOF(Ml4ng2$ZOhht|
zf<Lr$@=oF6-UUWw&=Zp%+5lNaWi#QVB^!pRGQ$`dHIgNCCUKNZQXHpbk>h#bY>wyU
zBl^rj;~d*>bl!3tlNi6LSI0l>Z8?hf7|L<=mESv!5!5YqS@+O-{x*e8@l))|dwM%6
zM)dPbvAfaHF29$`ofH4qflfz%p5GvOWf8mG*xk(g9yiN4>5&3<TXO9#oZ)P@#k4Es
z>J{S)M)apRc5Cagn>k-L&dazte80*0GtY|Y4%br$_QM8?pHB#TEj1(h6*8_k+pwp`
z#@q`oW8+zxH8#$@@4KCNTWUx2_ZY)z3k&4W_WOrJ3zVDn`-cGI5_unTWBrK!tklQF
zh3tAJ2PZeXjjo1WoeoxxT(no?&rO4sPB}+lkN%qKo>-wDW!pJ(xEi|2v$C|qb6RPe
zM~=N;Q2Pe$T6!<f3DPYRRyr-rx$nw089<=F#+vcxrsr{=<6Mz#9`T5-!8mMOsP@L3
z?{0QU+~YsJ=h<`0&c`u+QD`_uGW5iBC33`I2V^%ic1h!Z=IbE!TJw4Kzw<}*Dk;ZH
zf9JHna9)s8jvSmQ#8qVY8p$yI4|Y9`9@QgYoPL2qaQ}qQ?FMgP`)4I=t@4*+9NjZs
zOL3lUdHs8~Q$?!^6^R@bI5?1Btgo0;c0pE_$*1&DKU4iLmBImmKy*2{!yhZM&}3Yd
z=Q4i3Vnjbv&V!!rbI$KT?zO0Nf${NxIX-4c>?&EweAem_{cPucjN2D-Y`QOX%I2wr
z@;v3(8;SptPMCCNe(gV-j+9f7bjrf?OVW?N@RCzG*?&*txvaqXN%no=o!DJ<t!ekx
z56-T<f4pbSh<+_~qMcsAuI;>MsbfjA8=3Vg{b&liJFersy3!ZspNHG))$>HLQ^j&`
zI5x$e|BLkZ-yG2|q#t##mv?MBszBS5o500h1bbU=9w|J3mHS-JodwR@)jWaB6DF~@
z>Dwdv@n$=gi3ayI>Sm8qOY1%VU1Z(>Qg7W7QeST=YQA3H&%U8`B=5c~d0%^rgC0O%
zgKnSSZ!p8p#3yU<vJy7!S6Ctxy%oI;J3gB(?}gute!NYW_r&+0pOB?X{_D`Up?{Zk
zZQ+a7aWgX~z(lD!l5#Ulh1^DLd|}p<@ZyKJf%)t2j2QQw@?93uE72R#%avmMlk~)o
zRp`yEYp?X?r8m{@c`J!CA^9V|x^8-(5r6W!t6QyF&p{JE<h}PJgwHN-@gsolx^2Yx
z{p_XreoXcI*&tCP#IGg(FIm@4%)~c-XOw;4=Y_fVCGyLvg3oy?$5!Zk@`v3p>$1OO
z-@h*X;RNXxZyYhM)4cS8^FEck5A5^v!=;?XkCy0&uCAlLKsr?XWI5+wM~xD`jqvI^
z>Vx+1Q(s4wdTRI**E_y9l5<_E4n2&%68%Qj?PI#h@!Z~D4^3ci6ZY)wA&B0Aei6xN
z`fqIco%(vH_+Nej^M5wG;=dn#8~U@XPvQSw-8U}jM6kE=`?>p-=<Vo@==T02j=l<g
zmZWbk622FGwS%5QUxR+K6&OmpoIvkFce*a8^501PZOZL;g2d}2-YRsppFHw>RvFl?
z|LntlB6c;>>%;EDvVP?hcK7kQ@+s`jzH=n+I#?LJ7JY@JcZiYR<o>Yd>tJ!>*Arj)
zyM1fna@Yrdr5s8wq`$zfE`HsWZTH{19yN&F`X89b7y2R0tK+Z64zddULi2cOyWV4;
zr{Ax@5J??>#s6N?+0Z_s|AXrf+W2!${n@h8ow?_Oa|#^PcZyFeUOt`pS<x|)cVBb@
zeKxwvkP2;t?>ECAVrl}}f7538pA_*We>`NH|MpZC7-H2DTiFX-On&d7Uv;*ZHwXSv
zM}uO`7~hv*Z_T|U`XT&2LVKNFCf`TSXL5fR{pb<SV>au2Q|cvz-P)H&^fkrU{XXr=
z$*!$lo|*1!*Qyt>+l}2-uZ`%3$@%|%1?<}HwL7$c-5$4;f>91$4vtlSG3`F~!P#xX
z?#PZ2{ncvxeW8%u-11G&cP@t>&G0t>64-4ydQ|^BdC<-?jyJ}>M8BBxJkV+G+!4g&
z^FXCMOSk~O>DW>Immk8;iP&+fCtG>`Pgw!~vdS}rUDtw9{ZV`_Xt(2l?D+=Iv;t%I
zjsuK*tNO?8s!xsT@5wyPu?76iJ$Lk6TcG~s977f<Pw$sGe_JxDUxKFWX6AoXd1BG}
z-FJ17y*w>Da-2(Hr~2ek{b(^vS=O1)T#&C`KH8<+&%^fpL}0t1hEF+qEqbR2*=c8w
z1+TKFTqU7ZzmO!|F5;{AKHR|ZCBGi+*XE~u??Wg4tPW5fl0eSb&HdTQnX3xfs{9WU
zzKif{_^zE`KfYx@hkK0`-8cy#yp&t{D(+7uemCplJ9iMu)5PVQ+Frx<wo^ydb6dGz
zzR`WJ6l|l~F6G)F@t2O~ou3TiSMjn@<NnRN+5e2P&77aeor+2-@V=TjcGnO;yI+_3
z3ZS>3H?yvtmv48f^APd3<TB2uh_BiK-(?ZqhrR`UmQsv=qSu(=?c=i``c}eEvxRRm
z!&hYK;`ao8OL%qu^YC+d<uTQBhkV3OV7GYr=#;+`l;hqY;VKAsqoki{&v|2ty}A!k
z{ElO<5qp5&=NNuZj-RH!Ur^$wiP%Q`8zlZq&ssiZ+QC%kYf}E*mor`@emU#bB6<>i
z8@jz-2GIx5v)he?*REiG1l>M<C`Xs@hg-&>g!dN+UuTB5+X<nIKiTP4Vkd3-lV)8z
z!pJ}6XFjLK{WEK)q`Oh`W}VpSI*s;C|LxG1<lTQ>;@EdD<u>(m3mhzXKN_aJO|-`|
zMs>IJ#hG?OpPTh8X7@X}{a%ou3H<9=F{;1Cx_0q1PCnYlLhc8hJ!z4oWf8mO_)~r6
zsDA4H*q!BQ*FL}NS+$?D;Wm#ltNP~&>{fkYRDV?@r@lGooZI~iXN&d9ptR?@uh4&B
zZ?`Df<;GQ&%(2S7Be&pGY@@%{h~M(XQGI_huWd|NHrO9ju^A5{|6R`S<#Ng?K>Ygi
zM)evQe_TNP{5(-kx#RA~9mk@R*FPj*zOPdL=a1^o+S^0UvsbRpI|jGlhxAYV__g&*
zqq@A8OMC5Ul`q;k&rO(o-m=uQMmjAQGCrBX`rCwa^1mx*9^Z3TfpJ8aS<hm(0lPa^
zjq2ZFzbR<fHlF%xf%B2<@o5~p6<-<Ezc20b<pTcNo?moWfp$57Z?Z^vmt4ts>g%KW
z)#O2Y6T3!Rq8-qXJm!5p)t;P&VC7f(l{(^YzJ63+FXjE1;g`Cw=l0aQ&6!T?`kmB|
zwwmL|HwZ8FOPO<WR>ZTZt}9Yu(OAT8CE-@D9n~K<+kvV>g37hC&LXR~Qo+@Jo5T-S
z%cwqMI%zB}P(HT${CJ`Jrzi_qq&~%uEjNwo+xElm!UA>&a@$F?z?}9#mfZ+;Yd4PS
z@?J6Rf&zBQZ}xT9I}5avol-_D;%`58XWucZKOz2}RKTvy-|P3nU;kAcKikcAeQ^Q1
z``E4n_}hxztsSHKN2MH2$8K(4#u=hD?!L*B+nFulv|e&;wBsapx?&vPDGOCk+3i?8
zSAL`0Gp{JO9h>DQ?XCT5j34hG)uUpNcDbI(Y6h5P?lTq6$Qs70<8m+I8z0CY52Vmn
zp=bZzuMU$F=&R9h6#JPxzQ6I17ZY_?lV9xF#~mT`E$F3^j=4y?NRz&VPf9u8<ye3A
z<E7_~0`1K@5Qtszqx#3A`jcY!yuGvAw-<I}*zI_DRR4qYcV|1=&AU&uvp|2B-H%RS
zclP6>dcD{^v4Gu<+~d}X1?+a1?N91A7^Z(tjH>4mYlk@6wLKfs{hsqNzEO=AV%RHt
zW>mje+Vktbb~--U?0JqVaCmJL|I*m2dUn)!uHpgsXKRCM*pPXSlBcT3;r@m$bAJ(g
z0Zt&go*UH{iGQ!)-_-Va?@ASeI`vrn%mpFKo)>%N*HYhGbN44XK6R4LX7nKI+Ik}$
zjs-Gq=TI>9@8ra87`t1EZ$F=EMejqeAdIz0zGCRx&_AgCG>yHP&*z_?m3*E0MYr$2
zK6D9RVL1i;d}`1u(ASAhSx=Th;pfpv`GtwMig=r)?lN^mRV<l&SAb`eZ8#-qut<4S
z5`WuoM)m8Zp3i*BxgF-bGsbgpfp)lB>aZDm#l55Yzr@}l1?(|`%|7m3U%;T%e#CAP
zyIn7i>Sq*V_vIcZKh>}#+wSFs?3(+v*sWYc`}^Nf{kJDz_g4k%_T?V`*B|G+XZLw9
z$Rc(l*sUlU({Egi-R+L$z?e1ndD1<fa<<#Sm`4^rpU`z&->Dtb83x$f$$8eODf>4o
z5=`2Omw0W&`#I~{%lYTW+<;MVo<!mYiC?zFNLPC>bAD;=r*5VdIGFNOzU;KwNKE5A
zxBPm>L&QHoDaJo9@S|7TbSb|C=~ba`r>?Y9NKcu^#R`t8*6+=1?dV^H>YKJGi=-DL
zy)CDV8P{*J-fPm0-iLm+1kBn0_WWK+u{%Nhoy0#x;+u=;UM3_)9P~<=s0fVZ%?||%
zgl{MiK5T|(IG9;{thJ(xKYtWe=F^^3^Jz=fe>0@itN5`QKdzDebs^`&*?maXIl8C7
z`;yYc-*M`g-Xk_;JoQ9rvDl5Ew=Fg8zL(f%yLHXf$Fecwce7kIlJ_u4d4|wO9Q0=N
zisiZC%LyMvUydGT-5B>x{?1wK#o4}@?dC2fp^Wh#dI!3crL{=-6#5qQ<1G=2K7rnc
zZZ<WwRdnw+I6gV(mFPX_A5|fZe>I>RJKN9!&q>N0$7MfL=j?l$cZ^_n=4oR&$3w9z
zepH~V{r^70Zq_ko$_tc|kAC8J5Wj+TYpG<V34JsAXIR&+w%g6W51^g!TL`c2131$j
ze$V#-gw`@&dwOm;%W<q3eKq=x;#{T;zrXRflve<IUD&&bb?r&}xMa`Q`%5^G4-ntp
zANbIBpl6Q@B)vH4?L=Q8>78d!Z_4UX^XJVnaHtzAc>TSd?Hz2lx92$e7Ib@i?nUoI
zpM_a#QSBdn8~SmU2vz$>--*uQIkTwt-$H&J^h)#r^xsNo={I_f_f-baH=QwN++V<c
zFYhrEI}PZ44tf~9ctvh_DNhZ(7M&iA-~Bw5)g~Al$yI3UxnSAPuuxBxHQsyHOZ-0K
zml0q5TY(>9SNzy&*_ClfrmgLrT^|i}<(Xr7^T0Lejp!;p(vii_CuoL0r-(1cF_6AM
zrgiBKc$M0Ri>y=L$p>&qd9@O+r9QX)sqruR2J{;z?PVWR?boZP6*#2Ul7y<4H1@WB
zZY=M;MJ3;)e$iJ+z?|c0;rA9v`F3M(=2>RFz4YWhmv4l0HxvIrNtg0E-K;k+dWU8A
z)_t=p`%FLatIjt1EwQUkPTiijin8Xlq};Xjw8wMu$2sNbE}I@i>cs9yaLl+aISapx
zI?k?>yz^k^myu8YUQ+sH@uTeXWBSe1v-ai_%C7o-+Ue48JQo&aJ!eYt*G>4<=Z>l8
zbF1+}cm8-m@|Pmq?3MZZ`2>0ediFR(!h0jsC;CCGTZ`zG=w%M!1L(yLdIP!(UDc~;
zNbH2sNATNYY68()(RVuNG4vhic01kZ0}kPn=-V9hLG(U!rk68|q^sS;{(x@JZ#jAo
zx_zACN8f^OFSk1ME(bk?z8T$~-)8g<bo=-^ioVG~??i7yFUfds^fw9g4d`v6(-!yk
zd1n*Elk&^%|E0faMVInh?51q4?9SSsjbk&nGEAGiPtS9J+hHDIV4C5i*z3pM)-R0d
z)1+N5#9sFP!Z|OO5!7?>%qJB6I@g@)BU`LGlm4diX7c+*+P(NU{wvEr)yKA3^NNqS
ztxh)Qx#Qwb6Y*!CKc=54@n6WqH}+rU4<{*;^DeulnkNZjuUqV0Fs8?-VC^pKW#`X0
z@5#G1x46K3TMuO<i?qx3TR0wElv_Wd$I;iI+uL6+`f7B0J5HgmatJ?x-sqrvH?Z5H
zA102Ni=<nLF5&I_VZaP;*Bj9532$%rVf5wbc0XIuYaR3$dbNYzjb7!TC(&o4+x;Ij
z!`pT3Th8{&(Zzn={*Ny9?fI%huRxz+6&jRs3!%?+2;YoehQ6OId=$OdLGMI&p`U9D
zpFnpi&wg|%PuXXzMf^#luR^!?J0;&X>bKYm41;{y2`}y8Dhfh-XNz<D?#P{Qxud{!
zoDQ?l#IE?!vWoIm$2&*6_W5s4iL2Q|)qFyQy0?m1H?9e^n7fUdAFCrD)t8OwPl?@!
zZFY%mJ)hp_Z#<XU_HSjd%{1tj{9|v+<zxD*V($j*8Dk@5My`F`nz{C6{DzMxY8;r9
z@@yK@e<|^<$d5<D<_t`3ypmfv-hE|Ee@Nn;mmlxk0`UUGYrK;EQ~I@K`SG4C5U-hd
z)mM$_FG_j~^W&{^h!-M{HLV;^zc!}dBXyeJ=h^4N!;W3v($dC&Q=Lj7vPe2H(wTYf
ze>NRyj}g*oylzZConu#CyRrK5w%q4E>|darx0#(=rR3o|>_2PA^zTwHE_bb(C|*{&
z$+&QO8qa4?WoPVl5<W`!tu1>WK0)~E^<(-SVt-Ap`7?9P8{>b%Z@ww_Ji|-WlG_-+
zpzp`JwMe<No8j-{L`NHc%&D$9zUA)!50yGqD&t*q|F6StGwHd$H>Pip4mQ92<lWQp
ze4(<&rug5Bz1nt%^I!Dk=;eg5770IrUT+I8?X4AkCAxZU)-8_twciuH&%eiz^qV)b
z|J;*1FCu+)3HnxaF0;^YkiK!gnwd|U>V7b>n<Remy}9!~q7R~%q0eI7T13|vIL@@`
zQa|PB73j}O;LJI5-u%p7|IVQadmY#_hlXNR&4WbHH=+AQpdGB|S-te>Wfz(A2r;&A
zVS9G{Njdq^d(fL%*UtQf<zuFt_B8J{L44PJx$`<w9^Tt2KXiLJRic;K^dRB8u`?6>
zVe#YTM=d`XPv&0Jaqq+L03?6n$7<}Z5W5=<yGx|EP}kX}o?jBbg2ZpJ{5tQ0@k{J>
zVs{&Mb@A))Y`b}FV|DKJ#r$_raX7|`vH!OI7yib~`7Y|;(qrhG&}WKZ>e4>D(L2x!
zJm1|uFA{K^7ZIB*Qtu^q(Er^(mh--N(S7K%AIQ~x=y6FO{T|k}PsUZfQ$K3V!ngp{
zup5&259Y@Av#lAu16{@yll!<iPsFVe*A(TP!l;50f8xYj{!sq>Suc7E`cs6N++S^N
zaJ~JGjmh#aiPFA*lt0hqL!XJRDnx9v1o?;`5`N%7@_+UtPJQ?pr8}4ATsQnef#1dN
zT&m2v8bFlvHa#|`k4h0z-^M-kYRtz4>uOFHr{&l@v#4~#w3B(2{b_9RT;N#E3=vhg
zBkd-Q{p!aVzdMgx@{VOs7x=-89LuB~1is6BM)#QhRnuP?__#fny0fO4RJbO>)jqlB
za8bf-cxun#x(V0!^w^Z|DVO6}1K~D3W9%o|>pycUQ`_;({if5=dueIC<4|o0kCc~m
z5~S1iEbUUpksJ3aotO7D9qAY2-(#5b+?a7+dgi!fYv<SHwsU$OVj9=a)5ISk{u#30
z<+m?eS$GaC(4guqdx7s`Z|j)8ppd=X_m38u3Tza6m3&IDx8wOSy;92Y%C5<N#o;}{
zUcx6N{BQD)SN-Ta(T^9y<|6xT6MFFrX8(PhVL!8v(IHRHeYp3!|1QUF-6r}^?A|YF
zQLg;XwLSa!jVaQt?H$vl;Ix-GT2gnD$FuC;BjjF#5_6KzPVCncU(&J`m4Eb=HeJdw
zh~9{P4eQz!_VjXpS1dM5?!<q>hsC(zznVKLyWF@w8pB@Mi{|yX<MQlHc|aCFo3P(T
z{Os|MwC4%zZa`Pp*S7!ERxVRtUz7MX*j@h8m~kKdV@7=HGcyj_(|z>X4@jT*71**C
z=_kw4+t6<mF|(iL9pm@v_W~;a*z3by_P9#rAOE+ZUqmvR$DaQ^U$;wOx418NUR2WS
zM|YuTr>FXVGyDfNt_|Ep`H@Zq$ytk}-+<nRKGPDR=wb9tHort~MejhDwrDM)$Iv(1
z!b^YaNAE&UbN-~g(&^ln<@P-*3;ZO&`5c@d^N26LcG}k~&etiWJOgas!S)ZLok+e)
zus3_#nDPAHuRG?;Hnw|z?}eHmot>oPBTZ|O^7j6a_Vj9gzZoNZ1-csN>p#xgCv3-_
zeHiCUdJ)oFgWVF#3GsnXJNjz$<Fa%qpGx!%=oiZI;a2?E<1x(r(7qmLgQOEBowh%Y
z>5S~SpJ$5vo|Sj3E%-bH$yfNlIbLGd9P*(U_dB(sSG{KRui4|_dgC?<cQk7_ti~c0
z96eOORIJ9M0pfQNU!9jc_@k`)$?LQB`nV?T+jlp|m;N#Ra?0DGtZi-4!+n+297WZ5
zwL%?NjXBC%VjKHE_SXC<f1KTl-hy5x0nMcbmYd;UVO@LYp{#t-?y~OpaX*k-5As_)
ziQho{nSVB}6KYTHdwgF9=ikI<*kn(8@?Blc_Oxpyw5peWNq;-%vC>}8B>nvMY9G_P
z-*qlSV-SyBsh92!j>iLIdYyB<*neADUZ7r9V@mlM5qtkPrmq!0AKUEgXJ77pkjE4-
z+9y7-$bQt{!TH8t#`Lqq?v;h?=A6^G)6V(tv&Ifmul{=&PrYu|>v7o49HaN#E~Naz
z#2+BOdf&Lm(Jx!ucCU4ItJauzznA?l#eBE(d7FJ)-Cp3dN`{BZUOV<G-ei7I$}+#r
z*yop>Uy&=uSfsoLvDdg`Out?1Wy;FlH+brcawjd+6otgEypQ>&zm4f%n>s%4eY4$E
zU1hX`6zRL(9@F2Ud^G(5r#z{j-elhodu@S2+9^J;Nc*b6uT6g+(}&Tt=N#?YucOG1
zdmK9{>q3g^|FK*9&X{@+ymsr}*}Zo!><(gg$4;*QdGPm?0(NcpiQZnI9J;c~ArNEy
z^xl~MLk+t#9PQ>^hb?s+5KX?9NXnrdyE}%*^mStQHO_AG+oJj<Tvolg3p@g@g{oIe
zfd6UimQ9T5@3O8vjonO}RQqqs<ZlLlZtq;JYBK7ds9Ujfsnq|E9sSFDCRd>!np@Ys
zRQ+RWVAq&_w6xb73fRTVtbBX!+e7_Jz6UY2MK|-km@n@$-+roiwQF2oGY$V{IQpla
zx{&SPD+T-;Fx!zI|5~xTY1+8{YpL&HDvA2GKPTFwXTSB$*bfuLtJ;5D?-qYfD&S8`
z?(bN*dBS-=G#iT4L-~XFbI`c{tklB^j&}3vmmm5$+O_Ie`m+h_mVId4`2B094($D*
z`}?`wnK6?h$B!Bg8C}FLa9^7J_`Axn=&>V<*lWe!&O^raKFPb&KGu_4cJ~&@V-NAg
zUO)C$A2zOkiGIe>UPtaTKB^oqQ1UE2+JV@sWa!fJ;c@*>&i2kI9XKgxUwEj1y@8Vq
zd(GG@J91pFn_j>_+ixR}n&P*v;$N@WJ9b<zk{b}5%Fi}$`f>q#GRP8p<qV<wjvv=M
zo$Z}b+E<g4-!(Iw+gu-wP3)!cuWIhN{zvJjZn!sVzc<>P?e|X0igIrRQgbm@e_xKh
zZv5++H|{uJ<7In4+bd2S&pW?MqgSIJPZ(>F@Fkq$)T4jY5~1im^i}ARrnSia6UWYK
zblFF>=k8JYnVip>`gc&3#1TK*h_B|S?y$$tou3jvI`LzG@UvLA7SR*vJJ2gE5sLjF
z`cCxEu&yn(+s~b2ll(*o@A8kE@6ED@-}5|__|Y?e+?dCCuftXzd!EN>?ZjW=+viJS
z=p*PAxMwY@{?T0v#tYs*-Ou(8w%hADjlKo_ILjE6axD1??Hzq-mR`rY550KdxPFs!
zzhoODd#-fsmQ0&sFO0qAi#|Ae3G8h+X>aXa<h+yC8V*WZZpGf#Pmk+|eS&tgkdrs3
zzNBxzoPEFgcxSVH`%T(SVYlt_asA^Iwsv)gv)#7b`v`vWA!oap=Qz+e*Dz(cYVEkb
z`cv2)E?~DOr?2OU!k$m_G~cj#XgdGhYxrEP1Re-3!q@pc&xdD)^T=LAc~JPZe0YTT
z|6}eu;G?Rt|Id3f^X5%?FEg1*NQD4F0t96tU_(VkL`4@d6r}~%b=3uhm9?T9dWX;>
z1PHwa2)#q-EokU1U{E?JMU*yS{@?T7%rFxsy1)JX|NHsB59HnVz2~0W&b{~CbIWMI
zBEXj)Kc`*Vi_6%XKb+J~-C=xAEiyi<9x*mnON=k61xCK`mv6xbEp80PjmEg*SEF_?
zHLg_Esc@Y#;xE_l-TQu8diX~wa3%0d8q>~x2QD-=#EaU!#JD~<;E$~0?qZ!5B)E}T
z#0%e?4_sD^tB&>bH%5xy_oe?ifBJD%G446WKU|T_mqFuJVq`?bZRyBa7yoVi1~=b~
zjQgUI1s!DaK1h%W9*7e0015spYL`B9?0gS2N*IaYwBZ_LWY_Sz9uAQpT<~A<eT@#W
zh@J3%w)W*OIqk<J_=aXNw+xP26u-xRq!AJ6|4?#B5h`6oVTsd%Y6+aRG6`2p<@(_|
zd6oyiza|e{!y)p3ng)TNMz77`T3SOf+$0^S!R|rTXE-TnKN^854EQ6dWosDK>#Jdi
zf}b;vAnY){8@`6M>;~8H^IEZgpcMoX9bCgY=&NCT=#|IczRG(PX+&KHSDWtUo5kUQ
zi^#S6%8~JIV4WCNF~l6qh`L5DA*lLaI1mf|1{`1uFWlXY>#^|<nbjRg5^(&}KS6*C
z&UH8b;wKscZq!;JIJzpW|67dybSd<B1^r0{7!||zf1&f9U+m%gsUkt|{|fOs4Zc@5
z-u2dozGwWn9KQJ>Ixb2IMTSNPS;a+!D7VJ=j}QDliQ~`eN*s(Uz~x{0BFa&mg#VCz
z+-i;rL-(bJ<e#t5C7_&}+Vjz8;Fl6mvVp=y^L|AuBa|A-I#58mgLA~=Wy7V=m$u)1
z;Jj2i@HS!a&cHK(^L=jqhxzmYzH&$C_?`~j4ZHyOGA^&)Fh)OE4-fn%aC!H^<oe>|
z_-=r2%6Axt{E6VW@ZY`+_732|`bRqO9MCrfK8DkArJQt>u~#INqg(s+SJt<BAik`F
zcfHTCUJ;moVeZdsu>LDH>WZOre~|LS>0OKPxrcpvDaz(8?3ZHw;sEg3z}c=Bw#>3Z
zWLLZ$PIM8JA5H&R4tw>HyWToB01wtd+55x8FUIKChimEX4t{NZd{AzN0M7tkMT=Sg
z!}*-f@dJ-4gRcdi8HUdR-~)jBR1Yl_^SSJ!4-!8uJ;oI}e|r#r)-Mx)cLkqZ#$mn0
z0tB|DHOF~e$UdNk@V^RwH0yHfPwX37eg1t2X$aDT`JcY)ea9F6{@ejKoWy7a9db6C
z$vE6ngqw|Un&BF96BMr8^W>bL%LrG3aLj}2vA6hl|MI-X*S-??nY-RL>>tYa`SQ}k
z<=PnGQV@>C!~Zbe4tP=+ygTriF!&JQjxhLi;4*NBpE=%K{%e7Adf#9?B)xxp{+q*l
z5T4WbpM>Z9HC%=M0^!TbSvv5?fV((dzK7%M?4$or;%kiXc?h2Yz8^Es2isv8`?~m6
zxMt1iz5zbjVbX11jsB=ix|u#1csTloKKkJNb3W674*;M4B%jF$&*_+r@J=*T;~U>-
zd2OsV!gi8d+LkIzxU~ILX`stJ`}=g9{?nk#K6m$lbLk%71z~Xa8qBAGM<Ohjb93K5
z)KuVCftT$+8vE#DnBMnrIUE3grf&_maeH<d8GS!olfs@2odKsi2Yemp?|LihkoK4R
z<E6l3fcIo1Fm60xxBIvEWf<3@KL$T^Yk`O3PXOK=c-j1>0dE=xZw9;(@UrDljPx>n
z3-C1V9#^Iues|l9);~`N-}lP!<@Buu-W7OozmNd@fRFx7xb=QcY{7jtKOF7`{AVLv
zWew5)aQo^5ya4znxQ(yq>D2ep1omW#pM<PI<0wf|U=3PZCu08T>yY0I5B3Y4fj0tP
zRgY5p%k+JKw*elU55{wVHwRv}A4&DmzXclOim_$N^Y4EsS2qy;Gw_YoQlS6ga<i|;
zcnZ9{a!ZAO0sNr`1s+akW8f=+2iH5}?R@mXcthZq5&sU*{}XPbK~I11ex*O!-@X)l
z<%^-^!toUXcK{C_$J2f3VESB+Z{C=oHWR9A;XW0pUP=0rJ*<rwtIOTTz~$9&1L_BS
zH96A8Q`W%rN6SC_GvFWGKXU)p9e5kyA2DgjxOM;XBo3bgx?Iqe9aonE&jwzR!}}gB
z|33P%?e(;e{zX4A-c0WSUIaeD^~3pc7hpdY@bdDN2LJPA!ZE*Qz^?-5JaW6^7rToQ
zk9_H_zEAqe(f&M#?33nrjRhEgK(~b5^*{$68WHqk=AQ@uI+yS2_rYOx0g%SOA@G&J
zr{LRY3(ud!Uj|*HpF+bkZrliY41*^CZ~pULFSfh0{-?#424@=ZBfwh;_&^#%`Usrw
zj|=SE4n5!B8R6*agZ*qD;J2<ki01&m3j8?)WBt>AufkH`Dd1BUF9e=Z2Iul`2Rs{i
zC%BEZM)}IM4#v}$eB)^yt$gj9pdW$`(_W2+&*5`;PR9{{_`4&+hED}uGlWmNcGvrN
z4zG_(fjx-$H4pz*9ro4i(>*|+@o&;|xhI1@7xV+*Hugq3%8dg@FF?Z&_cx~z?iRv*
z!GK<0fwR7>SKz3x@96PgLsuM7eJmfzo1xELf3Ux42)q&Svi)|tkG=xO=X;n>=W^)#
zgyGNmb^GYGb-&4w!a#m`X-&IY#?VO&8G*WTJ34@HM{eBpa-HaHD5<yjSFNhGa_4lM
zhyNB4<=9c@i&2dCQ}A)dCq@4Vf(=AmemS5YaPzL$#Poj&qyuHBty2f?<uHsELOW1Q
zmN<Md!ne7Nd4+)R&zA`wJlC!9K=?XbZqv75yt)%QFJ!)Hz_WnA1GkY+zlZdt|Mce~
z-1SzPTy#hH0)%gGK=|W&c)cxa%f@;E?+G+!ZT+bPdEiIW!w|lt^sbkWdKhiN`O<YU
z|2fm4I;XutsB~%k{OhsF;5lR~+7Eg3^Ba&;G*GCXaD1js(*p6Pf^G-sw0IXH-N7=g
zpHnQmH|A71CbkTgksjbD8$8|~Tt6#xe%eL}(a>J-^$-QVe5Zpx5A<z}9__rLaYESm
z%i07C@0ODQzkQ7P8n>Z+OCE0om*<+Wd>>fn9#9Tnf4Q>!oCe=Evd4?%jKIUV2Y6TD
zT08OiFz((Cc?S-$2t16Z0?!PCHwOM0@Ur7{JK)T}EZ!aXd%%PBI!?n7AN?SXHPF`e
zhAw{S??2I{!dsJn&=-NvcU*7Vhx^0$+ht&Ho}udl?Wz%n_aJ<R)#I(jb*snsKv--<
z3(<*q?!^z6N5dT$A8j6ez4Xs2?2-DtKk2~V1O6}*wp1Ogd?&!!8F(h}I*dbe#?J{L
zGnzR?^B)5LEci#Tzb5~<;+5Ta((pge7d~iw(bF5$hlp)M)63~Rjc_Z$*UXH3591!-
z`M`~S5O2oaJ25{9L!Syf7kEvk$8X2A@#VKMaOPhYZwI^xxF&b6-KXyk{CpYyTs}j9
zmjHj6`D^(XoB9iY{qx}Ou!r~ObQi+E5&X;Qg{Ofx1@13PX0PSnM_(3q@4|Q&hCUT|
zoicc1@LCH#DZq*4aQM)&vJ|wB=}>6p1fAR0<RAP?z^9lKsQ2YO@xquS4)J&9sA~4r
z?DT1%&r&?zA>4n@LcHPn!7}@keha%edp{u!!P~tX{j0;{js3lLakFez8ga6;aUmVy
zXFEOK91b5YO`&`8vEMN4R-Fvy$MrrP{BA{hyzvZZa`C2LEVO#u;`0xlmvKIdfnP<q
z!M<?X#3o4_v(Y#BRG#;O@}a4#jhI^Fn@|XOa(P1Lt7-7d1K&2l3%R~u8RD;Rv}HCy
z>4V+O&|$MVhda&baeKVuxPPy%htu>9*rQqT_-Byf;qSluAl!7MqfG@*V4v^%+Mw7&
z`-=vG649@M4tDFv|CPT;fnE=(doVu7c)YJNpw$B(ROS!ezZv|Sm*davtuy>H;UC-&
zar^Ngf1d&8{RPJAsI7p^Xm!Qy$9GkQQ7l_qnJi;?lJUO~{0rhd;q1ci`P&c6(+$wc
z@gCituI1wme>U{~?_1qJSbt@CnvQS|gv;Y}KJ!32GXlx1^*}N+IDMVLH#70~)0Yl9
zJLq<R?l+F-(cpNXSNZjuGVS`MavG7pd|3Y80pG4k7%$;An!z_P#<IGk$*njlM4isi
z#+@84kIE=7PS3eP{`$Eu@0jz=4amFJh?+M;90w5YY88)nKZpAT;R0i9SpBfI_&fR`
zmwz%6o>|S~J;wcA@8I+Y>8s1dkQ|iw<b&n!GQua-@Pyb$IGsI!#{j>~>Fi%ld57L7
z+^?MC?#lcM!Ea?PkJrllJ}!q}XdgJc9DW&GZwW<cAGIM5+~2S~1l5~=9yB6Q{+e3d
zmE|oR;Tk>S(dWGt^mOQVW8I(kGF=bQ4e--Ngs0<trS8Re4mtt(y5B|vG6|hGWbM{)
zCTyk<7LOJ$_+|ac<DJfcKHfp5wDB&--(ET1>7a|L>(TDx3L9@h$a)?&frKAW3Q&F=
z?+x&i(>&h09533x_?^~?cGCVbhKK1A_F+5*-DH*_&}lY!LzWOQ!UJZxYz(?K4Lshz
zak&I!T<g2;&kdUe_X%1ZH3zjeUiLxw0gpi+HUdCA`ZyI-u4VE!qnv$}oIftF1Du|Q
z9`6iR;QtMNNq<mY$@?MC&v?9O!9=)~M1U~^qfQonMn`+Sgx-_;)n=eeYUJ_W(CLZ<
zaVZlN37_hAgwF7%XG8UVZkK(4%fN%j1;%rH^iJl7eDLpiq{Er&qbKeMHU#=3=)!?A
zdtjdQRXKU|kF#8EoR0kGJ>DO<o%Jq<Z)iWzEUbt>t9E6%H~@alU+{R_F~7Ef{!i;S
zG34tV?$nU(%AXvq9^D7fUpMi1cXIeg%SlgYKk{rj>B-=7dk6fkzUc9uae<#9EI)Ll
zF(Lcfn!3Wbr4pafl*_I0LC9}gkN04C{leAI_PHu-U4RiD<~JJrVmf%d9m{JEW%wN~
zr#)Onxw*mbH29^w9Xg-o^5_mc3HUz|kI^tNd|L_Kk76h-Cocc*$#8t>hcMrG*Qa0L
zo1ZlN=X5j&zL@29^8kOJ=l>lb!?_^+FBfU&hvjHG_#JuQ<9(B{Kzr8u7l@HxksVc5
zHPU2B%Rj>3`T+elGxR-N&K}@bfu9QBPdu=<<XG5xdsh3cbuP~>;FtBG$D7Xidj$Cl
zq&28r=7-9{iE;!s-<McU|MbJK-*)qOn{wKrs)*0){mEM3MZo`}<63{p<=hN-%0Kje
z+qk*Eznrx`fhSW}{e#Q>YsWM>u^&PDKYnnYm<)UX@Zj>}bTtH?37o~$|1h2o{4?M+
z{2<<(uFgLGO_)*87+%LWXK;m%;dMAT_p8$pZgzK%_XP%EH+Y?U)uazKot61=I*!2q
zN4SmNe)sbW9g*|9;(mTJ{dwSYdN@7*^yvGkQCEPp_}oWP-oPJappCY#2EHhCd~&!n
z_^*V2@O+EqsTuHm;Alzy{Gm^VoCet^Is{26MnNnwiLZr199S=}9Pqmeet%^kL_c`T
zpCi~d19$T>mG--toQ{-FJl<O@hn4j52+aL7!=8V0QSt-7-&5c#Agvz)pOVip4@SRc
ztRBn<@{Bxb4dnhknLC9r`m4Vkb3JxGhVuE+qu-;9674Ov44HQf@%d|l41bi2W`Ca!
z{5-;O`E#4%7xP;SyaaeB27t2`&s{J-EEnnUuhYZh#qu*5NA(Tg9z(`6eO-dnu@d3*
z`!^6yFMBq+vpC)H7e0nL&7RKbSoxL5i|G;0w?05WKbW57r~7e;)z_Yo-!n)BJ_LAI
z;BUhnTHmk(`St@r@Yz?B!?mE#2YnR{(f@G14*=f*oPTdEOdq687J|-1X#qK1_F}}}
z6Lw%mP?-Em$NwDgI|95X1l~BfPk5gARj44IhRkx#)%kxPisS2n_#6W~`aPYfzjR1L
zGVsyBV}Sn|?m*c$(#pQEzZ|%{)`G4P=sNr8Amf^D(a5J-v=34(nD1rKXM)~;?~67U
zFf<YLl@Vs5m#g~(`kR5C2ktpd1)d9h6ca)k#9^w;<=q%~${^VJxa}Yx{&Z-zkba`*
z@ux$d8ggh&Zh9bG(qNA_n}Lw_E%x;1(_i15-#pM~f&N{tSHDbR1Z1I{c|Sm4+$#os
z(a_NToa?hQ@EySUT$J%&Ve9jO^P=Vb2)4gNZ3w>2P9nZ6%rChdkiI~lqjB?J-hMk=
zcc-=IAqby4!V|Ra+%cqo$b)}A{Db>lmZL4eXP3b_J;gqLjmoA+YXScBoDEHn@28lV
zZ^HLT&q$BHevf(ur0HjAz_WqBhVl#3z8=sU>W9^tn42zdeVE^v2kXfVJPY_#t)9y1
zzj8zMiIL^#6aIdf%cV2;p3jDTlKFCf6_8nN*#>$!3>pUmb_7joi?|H&aJi(FK)=iJ
zJh1NB40t2pZ9(IInEss-=nudx4EoBE+hY&lnZSRqopbo<pqmXkJKX+<@wFwWpD_3V
z;Mu@^N!EgJzBwIPz+1y@+zq)8X>)(PA1n0~<PYIBLD0DB<<S^8r>}w!;}^%*&PV?#
zCqysfAbr4R(tBSBl0OtR2gbwU-3WhmqQ~0{Ze#V}cB<*V0UK_sP!8G>4fhwt2;XQD
z>KX1pf6-j)E&@se?$Kahtv~9+=>>fkd>i-o_J=_i#9_Yn_b|{o^mfqj2c!@5Nd^Q6
z<S(G>K5*9B_y_G^2>2CDd9a?R17BGN=lrb&o)7$8xH*39jPA?#hoSDi`|>;C&GeT!
zy`VRWLG-WQrx(-jU$D>g2|uDgn}+!-+~N3(uY#Wa@UT2L13gXmjo<$Cyy)LvAhu#^
zrt1#6rl5Na?f~ECdC=+_V90bipvwT=*kHOBdK<(c0Wz)Lwt(&k=sdx6LFFJm3;Jj6
z63Z>;>jvm&&+vE?d~&IkTW~pe?$alLKKV4-(@f}r!Th<beEb^w{P!?{Ki|#om#g7j
zF~CsEKj<GT@OWV!y-)v=K9Lg(?(@w7T?yzW1=9uRYfyl#)-M%;zWGLvSF@LJ7(ATc
z)4<yRzpLUST>4I^0Y*&kK7;YR$m5MMmP2na>WO4p{BI2Um;*jN2H*TJ-VS&Y@QNCu
z|4GKHJM#zrB18W4G|}_l!^fG!=YXy`==?Iq<ea{xz?%YJ%78z7aJdW(WJi;?)1W^B
zdaYmf)8CiNKXa6vF8f*NV+ZyAF~HZCF0q-OFpfVBbWK55p}hKT7!^nW)4v1y$A0#B
zd&3>z8!T^~1LRt{jRt)-=wD!Z-^1z416~At3S<6!H1o+#*8TJy09~6a9`6=Y5M8i5
zPA~-`<Z?EigMHwJ$IEX2!|6@{PQPLv6@j-uzF<B-M(B~ko9UZ@zQ|bWeM%~aK1B+l
z?*aM}YpM66^5|b=dcEOt+VVi3<SY#tXE@$1z*B&?s8UY6-R`$P=5qt|ZR&;cVcdQm
z{Y@F1`6mN^5BS67^cRK%{$&yn;$c4NOrKWjP0<kj5A*2^JQMi$OdGB|cgZ1qazJ0_
zsZ#IbW%w)w-Uj%;4CU~#-_I|{dm8k!8<l!Hl~>NqLhHqS0s2vsQty6_*PqVd_O&ID
zOigcX4EpRBOLcpPpZ>YthPOe+@xKHA+3@df4&oOqM;*-phTPwd2K}wqO1-EiEq;B?
zqC}gfaQQBU|BgSGhU_0<ybyR1aBeG{ZhkR-8u)qO@eBmv9^hAjPhi})zp)vd?u)SB
zG%xjTh}7wIJw9k$&kCLEU3Y}Hk!E3>eFrSw0l)KamwLYo&#y86I(qQj@!@jL{N@X9
zhl{8Q!fW{~L_E#^`Cz%62HplZi?9FTa`E`+WBefAjJq%C^rIQ~l?&skz)QeKVI1Yi
zi@%IF27UzibBqV=(`*Oa@kyz!FM^(bkBaHL1DAtv4#wp)1ULa-<7;PS%DwEIO#CKX
zY4BDC{KkBk9R)A&uOu`^6rB-In@>x%-|;ruz9@gLX80^vIn@?zz(RY{@pmcs6nzG{
zH=+;y7x*BL52U%w{N$~$I-qVtWyWdvKl(D-OOH}*-N46Fo7Zc0LQGAPgpdh!9S+Ck
zT8MB(UzO_THW<Xi{7wTu0=zQ=!Sm7}yPViANQp*HnP0+BsK2j6`85Qd20RA%vftx3
zAe5i~+!yohj_}zCZ{hGk?Qsb3EZ}A3bUN?>VeqxUGsEBqfPV(OKJ)iI+^<{)o(r7k
zKOFBr*p90868e0@{xjqo{u|goP)@q7FX&F#`Jwm0FtJbnMfi+=m1_HQnZF2w4qh;v
z2BOjC&)q?{19WqIdUzR`DQllHv?#~!UV?&3M%-J#FQr$hw*w~xQT4_~eva~mpoq2n
zbNWE{xsML_u?JGd^<uw*`3L-YnD9T0Cj(yzT+`Qm9*j2xUILtlUH`*)I`CV-YcbgR
zem~q9xTE)j{QCfx%it_$Ilu|{2rj2UeT3SR4fuhF6toVl4AJ_KA+0^6B1kd9XY?)g
zX0Sko%ykXeX&Y)#Yz7khRmfkzQtu(ANBNbhmuIn6I;fi#2ZrlpK!m`0du#`ONdrnB
z*hkqNcuX0b>t_gX2XMchh`oFv^^*txO!#Z#m==p3&lcbVfVcBu{Nj2j23`bwRuIne
zas&8#1534g%{ZT$-Pq7a@U3fSFgd3u;Tq=8gVBz-JkYO;8#z7A*<0h^5dIlMO1+;k
z!0R#}>-|PL@EyQyjQbu=PiNo-z~lTN-i-J0(FfyPe>uR5K>zXm`t$9FGvF>IU;X)b
zF`q)vCk-p*n@Ix?<EMeI1kP%g|6$w%JRdl#$^M6N_jUBYVenMoxxjfC_diVE*hgQM
ze>)#NhKInz^xc7HgHKs}2=FZ6Lz$ZGs{?%Yf8g?PU;FmirJ2uK;LU++@)9&o9{|1s
z_%k}6M*L#>%fPP!|0e@JK3vYmUoakKm3o`|+8Oqw`D`ABdZNFafp9S9lLq?FMwWW}
zFc1`PGvHUl;O_u`Z`6G~fP*og9>6nzyBL5RqC3*pe|_`?T%ZrOL*8T;)D8``<?szr
z6I71pH258vQ2N0B0uS(_GB}rq`v%Gn_=i6I8vOv5hi(^q)}U=f){KHl`n;zx=;g`2
zdeHkR(DQB)eTl!jf4D~Xlm`CYLH{1;pYZknxGY~4wWj{E_E+D>r@QeNA@uUfL%6O}
z9@KBQ03QIn8VeMU9zObF;JGtOy;f%6dz#^W19&!Yw=e!O{TymEq<puOV^ZzPEYtA6
z@vq3wtWvLLBMs#LMHSmtv;ufHDF6PO1-XCefp9dZRG;Ufp0VFwUt|Q#>CAzD9r%}X
z@2nO<kRWsnF9ro%9NIW}8T^{hE!EFYAwIvHV~JvzCg!MA&X4;y)IaEKzJ5oqe{Gpw
zuh82;8Di#mI6uu0E_Yt3S7kuUPcvWb>HeMJp9TNU0e?Q1i2`e-xAP(JFM<DBpTD@;
z*ZzSI$P2XR!0$@01)dLF)1x>H9yk6U06rVIrpF*1;yRtrW#G-{hwACcpf}zGf8dXB
zenGGAb4n4)t_!7tE^EPq{d!{#54-__qd#cW&DW0G0nZ1%`+hru{WoYH1px`FKSQr_
zbYrf;cfdLi{OT+&_5SFyYy5%SqVIYP+JF|HPd`8fKc{vz^e-nONHoXezJ>8(MX9%t
z+Y`#;fp|jupU=u!>TCW{xcI@6AFih!h$m@nX^6d!@zKCjfNS%9lxKI8C*yg*n*%Rf
z-&=q;4TBd0Z&U{7`o01DG2nIJ4%LeS+hjF+PQq<H{8K(Uy&dRn`eXlb4EDpre4Bxu
z)At?&y1vDIH80NvE+pW5bO&8F=$uUFd$`<(0M7+}`QMb6&&sLB0-;T~lE+ms`aJmt
z;z=n89mm@te)}EB7x3qO?cjlW57}##5iSm#7!&V>^WgrWGx#TMg#Cx}%<b}Rt@Vqa
zqkh?c2>eUnk6}soUvyvp<8dhu{so&#z4zE(FJIp{E$%KeOl$m#L7%m`)Vq)AIllKa
zempzS<jDj7=39LI71QA1`f=ZdJcYqifj0_+HwOL~@RymvC-?RJcEGy=*Yptf!^3jY
z9e6hIDGVT8+P#M&?%Cvf!WqNE>Bs?H($-RMUj{_{up3?+ekq3s-q2T12BV;5EO?^D
z<yj26{B5P)Ot}5!jp+DGlW!0F9osR#@bS4n9vB+v`X$oi(|ed-st5Y_4(Rhne1H+g
z?Ii|Z74dl04E|jUVb3g2ese?ZMuu|aHy7iwHvWNM)_0}e1>wi(GV>9`n_>Gq--LwA
z^D_8d-COE?2ySYk;&Lxt4veMHU-p%1_c)UHqE<o)AV~n;9C#I`*Yb;fpX|oN{te-u
z0sr#GyLP_tE)JlDXAMt(I6Xal{#|?+zqo!!1D_4PQyK90Bl<a*aeg`H_OKRob@rEf
zkND{H{^`EnwKHg#X1<p}Ujq7CzVhU)tf)h`=$rWP#sSWk8x8FI!BTyngSOxGYp!MX
z*8J1p|K6eU{nI)8@A!A;@Q2F}KbphCe>CSyi~nCC@h|1@N5cDaxgOx~@Xz7!m@%Pc
z$y)w_cRgC_t?H9^eVoU&@Imd4>D*rE_s3B0A$0K}bXxs`F7vogPeMEf3GI;M#KU~r
z!M|(qAL|u;IKC61^TITQ&td++we<SsK;H**(=P`Q?{<DS$E)R^`JH@lzIU0^13Zce
zeGk(cNzmvs{UF|)zXaeVpwHlP;Ce8;qIEPZ2pp~<{F6#T?X8^ebl@q#e@}iJgRTeY
z=t^l|f7@{J1vO@v;RQ8msPP3gWr(S%TBo1XRDG<s`Bk-1XKh%4^+VI4{D;Xo9a}g)
z@L{nIe!N~mHk%$N`*TF>wn>kY^GVI!{<I+Xx6ow)Do?Q}50Pnu!IUG@cLviEnevPg
zg;rW)WW!6L6fxFHb7j*anM!2&j!a`Lrd<}wx5x)9w9@h(#%!y++KQDN`Hq#&TmP;l
z0r4qzQ-6W#%b(Lzo&8uuYQ#S%Q;^3CG(e~h6m;>=n9u|N*)&_A$%1L7Kt+OlQJ^D!
zf4QcdPIVvEXv2jsF%bV^d_SRLpEQ~-6vLfqSSCzsK+B9(G4nGz57ws(#&{SSOcRB^
z4QPr~k!XYDTvDHkB*2%Xi9+uNIPwa3rtBP1pH|3#_sJ85o(<@V1@KU-^GX^`vI1UZ
zT`Np!K)>1mkFq=WAWl2r4feG{{|0nd0sM{XoR>y(Rlr--@d6By-$wv0jc^W3qhXGZ
z;B@R0M?6ZuxFk<Kn(me^)}uXcX+b@@<BkBnAWF)sN5`Wg&ex-Z(aP?6G_OL`rUo=K
zHga798XFgVya8>DZ@9eyO-x9HdsU*kydDj#v`e^IpB7Z9HTF@uS9OhX!lP7_V#CMy
z8YXa^T%#`0-Wsv9>XD~LY@d3xrREONTbCx*j=foz*3^CkZto*e-`1r$by|Qv^G}1B
zUshcwK4#W+A~AdGR)%{_Jq7r;^^}r&^iw@6kRfTxq%`^_4NYr7no^KPYuH(oru>jb
zC)jyCP3cpgyzCrZUzu5-rqqXXd3|L^ecH^<BlVSw_32FgzY^_gpd4*LCmZ|;jE6t^
zgkN?n5$)0PIzR6JPNlbq-m?5=pkacz&p=tia8&(dF{Q{rS445MfmRwUaBnm~F@c;p
zAASwLKs!eeuM0F!&@S!Pa5-6glOAfRyQ_(BQFWiYqWA_S>F!6?38u9cx@5=|=3D4j
z$+p6RHlfb5&>s0ub1ZaEhNMlgNPuTqxNUQLdtLpSI$}};x23Cs#C^pQuYKFirmyK~
z)93U&gaQ5uPs*@54n(6A>4Ff4lW_T>yi25&Vhzo|Biid^8SQm4vN+fvPq)%hgM8RZ
z*+$bCnF@^&-&^Rou_qdAu@o`ELJMWnMH#1~<=<pFBDaAeWRcNoJ(h@}R)}!iK`V|T
z%j0b{z%~Rdwe-fC(x@Utgwt*|H6eQ|%^j}I{ZX5BcIWcnDv0Y1v|X65_e|g$k?Q!E
zh6s*H0_6x5eDRu1uaf<JJ>G<fdQ?kq>ru7j(dd}v%>vC7VmAu3L3o3UkJIOP#MF+S
zF?~!Qn7YwNfPuLi%VPy<hP+M}OgO_aM|l1Lp3!c3oRLlm@^mAeH%KFm^s@mqtn(xf
zO2Q-5#a{jeVyq7v25gv6cauN`oM6P0Lid2(6C9T$8YYf{vNy#Pb3me*QY4Vo61(?F
z^)%WFl`aT7Sv+DETPWKS19!gVVLiULTR6s<kygtjGrBzSE<y>7h(?NzZ_G5&@DMyF
z8XfD*^qbLkS)v`L+9xFHE7`u6XsRR~muRkJIV#aI$qwJmk{gtVC5ZYIvkd1Pb95kI
zyrP0rTRTMRDR$S=B?rm5La!6OE`B4>8~@-SoX6<OZj1xd1#zTIYs_ia%yh-v*5?<F
zUJhz2*3Tj#QiHVW)#~a4+j)Wd3*uIma6NuIL9S~+!0PMm!`iaWE`j<A?R;?rk6ZtZ
zvFbmO@o-_vw(IiRffKzIlzYLj$wZ@sokq?!msJAo#p=smNg8XW3zD_3nFg4xqs=tZ
z9QSYeyQvycHQPs2CyM9=TNmPk$J{nFTz;Qw1Ak8b8@;UK@$t3=0zHI*>RH=3G@eAF
z_ibYY>i%avJ>~Ixh;AeOw*~p20W#GZ-M1)R7wM$<1)K&eX7E24xOsEj)xR;?R-0%#
zkH8y@@+1>&H`ay~!YJjK&~&WxO*9WJS*N95Fz)m+$y+5FWCGO+lT>1&b*90HZii$o
z=BCAr!Ph}k(XUJurL`i>_VtqvI*+nEZ<I!w=w~B_ivJN^FSO-e1_}E@2N?8z*Fira
zj-N!Szkz=7#Su+eNMn{s+G@hjWJm=jnq+#>m)HL(eKc}O_%CfR(MXeoV#+o(_3<jN
z?Ei1!a=a~_9@6{B@_1IJM~EJ=trX~q7@`)o<pQ<Gvfco}wp4)N2FB*{!aJxx^4H%a
zEi%zisG@p(tVWrx7A5S@FYuLV`QaCVc9AIU7HLJGj<2DPuNkEYCc5dXV>!y!jFO(!
z_y@b~gnqc5tt~yRk89QHCtMZib#(3@*p72|WW(oZ0pIfl+fjj53i%K;Jdhh)BaHcN
z0&XAb0sk?A4N1uro+LUh*Z`j8P+q~dP^3X3dQdG)R6@;ck(#UrlRjc3oMT0;88E*p
z)f!H-pr==6Sm=as5$$}t?3iMqlXB8X9wMId^Qip#JOlj$x(f9-IN%(|!l?6iP*tL;
z_Aluv+vn62k^;WL^{5c~(+0J31o}&Jf0*dn83jffDh!8o=NKJu=NUDI2pdh@um%fH
z<BWEpkc@0y70`q=zAl2gQr(V*{%p0o0==8ZC4(^5q-whbdSQZAQ1~vd?&PSLm#Fri
zv@nec1JlbkOi@|_=qK1pMH(U0Bw8cb?uxWca1k99Y_~-^Er4K*XuFBR7D2E}wEZg5
zLGc-lPkC{bhs#d6KE>*32zFz_0ExtZwO0k&V7iH-S#D9cqc{|GU^IQB+%gl5h%)tz
zrtB!w?I@ZYWx5tcGowt~E71HXQ)x6UjWXSerZrKfP0_R|%Jh8{?Tj)NMbWoWPs5ZK
ztpNTex;hAVMJpgY9BqaBRCF>?-wF!2jI6+|2jy3r7Ne>ci<WsNIxC83Fy}>Rg@+9(
zeN8mWDBd#CNuvesbH+EhYB)@Jx@^6F$_vrb1WUFF>XKM$q>aJ{MDxUyvqritibsuf
zS6qUcTVSky*hmMB-E@9(u<jS68^~3~HdIa5frH2R^2Rks1G$%gaZR2sP_|G_OKY%x
z9nK%RB$TW_n`W?1Xqt9^{)di+^J?j2f#`jJLB{vp+%`v`wt+ciT)N{&k^Zin7wNNK
zkhM#q0#U!k8k`=!xqYrc?E>@(&1Ia7?kQON8X)=oQ1&AXO0Iz>8T9m4X|A4Oe`UUb
zN(9#$^!&mB@ZD~xfT`w5rqcL2K6YXz@vC4RFQOkv(lBcyd6_^>xlw7~D!ongwr#yg
zT`t|n(qSWzp%b-3W_7wKK4_F~g~q>JaD2xNVxH!u<^S($wm_ewVe7PZdKSaA_!&Ll
zN{i!(H*EtY>TbDiqS=CY*hF)Mp$NP}Ou^7J)F5Ig9B#niPBV?-WD}h>*2MTV%rsJq
zfXnwq8M@z}F_G8#TN=rjk2n3B|JycSP;LpdT7YJ)rKhZaAJK9{q@m*1x_@MmXqjTB
zTPDjiGxd~K`QwTFUQ|bzslQ|yWu`0%CIFqja{Yt>2HGMx(E3jbj*BAw%!>X-G3K~P
zN5v*g#_?9IQFXo<^P+v?VlxewWPJQ8CCoF^G_wTv95dSlxor@4O%sG|!Y?A7648nI
zafks5XOA$@KsR|X(eZNvErAd$5o1TyfXP7KTayY+8-!goDNj}lYfzp=gRCosBQ+^U
zQICKsLM{ZAV}q~*R4#QFsN5P9wNf|)su=Z94H_CJe_MlA#>eE>AWz~Z;aE*7PEuFZ
zq*Ya1n`%&gRrj$PbTv7;cTE~lT^d${Mpc&vf_ZhRXARm@-H8pPCDo-nDRjQN^lJ)T
ztu9?np<C6ZODU9@BArd40V&d{6v|4Gic=^%MLL{9xhcxQ6q=v%KGE13%Iq4nq=pqy
zt*dbaSx4DCL@&aWrHnSBe3WmDG(}W@HPAwFA-qo-sth+$rqMqRwd*gcXJkl_x<RJF
zMs<ozLriLKnZ}#epu7&6O(ilFn@y`_`q9kBql;#fHc`Nc*H5+r$l`5e(`73t7O-=Z
zY(<blxsH~WM{rgLGuT|=5_;mnX0_Bp-<S)*`HaPM3$`hX=@$!STCMx6G|2jnURRDV
zbF|<-s!r{P=eg)NTal3OqMQgDJ}yLjJjX=~oysg1eeawk;A6N;g2xyahDel&1M|BF
z=XgAo?kPGJnrVc10K>x>Q%ts*E=rL=?n&$(Yld!t@QKMk3u7@&GDQuPX}vk-x|xoc
zV}M*WLs`(%Z5wG+rWk3m(WkpczpnnK(jt3okxKhj>ot{5==+wy&z+ir9y%TEeUK1?
zesn5koE*<iHVR-OFFJ13qJsu?Q!UzOiiSI1a{iP`i_GecR5~H62WnA&E4%00)CH+@
z$rc0mP<!m+R2ri=HmA}$Ro$9O6C$F3_jfq*QmM%4%ul84$W$N&F6a4F+UQoVr_xVR
z>UXs;Qn7noj5;Qjev65LJ3BUZTq@<pIcBHQnfTbb@J&bsUX<uOkV=`A`U=0LQcmUA
zqp5VZatz!9s>EidQdU*Rh*a91>>QO!<Eo_sUr;^jY%TgBrP9$_bft!~pceJ2DGg7h
zK{cf{wP<QhX?ZQ0TT@z8ix$_E@@moQn$oOVw5g^vwH6(#DNRJ!n#zP)bgiZ|wiey4
zDUGN_J!?rQnt`=GK+*J0wSwFDRO`%CT9#_vm`WQ`wLw&?_d%%FL52#`3^avjE9GM7
zo-iY*FvUQVeRQ@z?X&c?Qg5rTKL5A2sU+%-bur~0X6OP;4YXN|ydctH(E;QfexHKV
z_V3Vyv$+P(^)asw*jmcYRsS3F?BKQ<tWO|aRmiUE=;i4a!FJ&ICNgftcx@nx>abuM
z#A>TNTBKV7Sa4Z|o0|vQ6vFwVJUUTad^@WDs>b7wY+R0y)QJMRFL||qfmfFwYaP=;
z*u0?w=;^SetFr`pTQh5Lx`K63`Dy6`YTQtZOLoP+K&g5?TV9TW{?PGxX7RgWQl0JT
zsrouiO8ndOe46I2vRp6>GtmiA!Z?53&;sr)#>ZgUGO9yNm}_E=uhAvYddxxAOA<DG
z9+IS=CAubAOC`E1@x+F05x?(`lNs;RtGaIOrVd0MR8+(Y!8$;M*7+BWhn=9r)v~vt
zN70>uXB<5T`-3f0M4y{@jqR{jxR(iU`_km|&k<>)(0GbShXgC!B?12xf;K6!O;D+B
zTtAhXv8HoWkd~>mQ;a>OpqX0X-fd7aBVdSt-bG_2@tU1Vq*&k^%+Zq-n6hNJ`^w@G
zJMEXH?Fyz~w#5qlCPxiYXr@Jid#}X`{I~@=`WP#dPqd<9>AKBUtWc?~3JlHmD8QTS
zZiE@7bVGatRb^oWjaAWIuUD%8_)V<_U_yjmo>d7YpJ+J?dy4~Yyn%JEK#lr>=~jWA
z-(kY3l~IeTPcE@i2MOb0A3@q{p+$lnz&)YnH&!|zzBI_n*1?k&SO?W57FuPBxoV*W
zW(72ZW#=XfWm%kXFSl4hQ((#T%ObQQXh^B*7zeEv)!!nhpFuqrLE|Llij(F^%0(w_
zljJi_`bknsoYd2-jB(N!v(np1x6JBk2VIfX9S%BcQS%&h!vaN<c1M`*IcQ&m>3atq
zjWBI?P)UR-%Ry%%FxuaaP~hz6fTFd~A;WKl1L$st4C4LlJm-)R`ig_g0J0IViQO~8
zw9prGe7!te6h{<iUyO2dVvg{rrnrLM`mEH)OfT+(5NqLW(+zP223oHfp5SjgEK1iz
zv;)@k!hF~3uKr}CzM{I_NTs4W#|XnZTjeGgO)w%&HM;Tpr^}5<=PsiazyTxF7UuKs
z>Z^6CrDeJ3jO|-tjEe?D*zj>6qT4VRjdLnPT(r%ZBjDpkqy&#UkubP{_kW<f!pK0`
z&|RxRCy=*3L>G-ih4l~7AhWu&8U%u&@s^=N;X}0ArXH+DGZeW1Zgr@z_8~gvP`6j3
zADs-{i5x2I0&$eOzZzYMmUma9K`~MDtI@8wp~AOdoS@Esh&EJoY^X;0mE4D`(Yd79
z(rR?KiZrYmjjbvTtVYYKN<FL5o~lk9!YQdL-AShNRi$5(>1tK!YBJrbDqTvZ%w*|o
zG7U(UP9;-TvQ(T**~!x3WXere4kpw5WY%4)S!W=UYF0$Gx>}JgA7RHfv*}5)`|KdU
zGq(MY$C{w^kKl3VzcEJs|1h?_LN5`$q@rUvB}_J4f*x*Ci?Oz4O8V78C8o$;RvId;
z5c*qbi`j;c99aSFdim@17Fuh;n0Ct|1J1N!++n$P5JKa>^qYl#-~|w1pMNLj3A=1`
z*N}!D!f1nYwGpO<;id-bY;?e+%(Kx2lL_vhO=!a7BqyA+B_3N(nA!ca8CF3oW=V5w
zwAU&Pwb4<lbj?aPtkz5$-Lpo*N^7&`*l4^h0rnjmvsz<=0Y*>LlQ1r`fmzwB(iRi{
zDESguU7^xOS)HxYck*TQKx-6f1T=I-x`V+$k$zO@lrjhj;Pk(ENRWR}F=ZVHThTdr
zuz-*2R&~Ehd3JS+N<S+Skb$ZMZll!*xaX->@L#4PVcXSM03|9LDZnfG1si7l%}c;K
zUzAqD3?Q-%QS)=cT8JzQF)-o$DzGl9<B6Cb@EoDeatkKsw~?16W)<#@<{`+7PIJ#n
zKOh@F7}d<}SW-7ljyi_-iUiv)SWnxOVEGxZ-3iVMcnwW_sQ|-LpNfu6_{ysEw~N~Z
zx>?CG3hQr~NzP$-jjims4U&?|jw4$!FR9|#kJphZj!|0#^a75t_!?f-F$`bRsycqf
zYfV+h6$H4Dtlq$D{X@<}01K<{7AAxD_?nJmK+o246e8fgTDI+Y4NSFc!fRxzeH~uk
zraIOl#MxBa3cRkRS{CDVC)GV4uVJ+vv+-J7+pz{*cGY$a#MjB%j^+3o{IF7rOk93A
zY7vrs<q_u{_~q8Ad>%Zf)>X%$407vrUVvA2{pe``*FIe{50oRGvGoCE&NCJ-zGgp@
zbO)~)japp=IObW`ulTz8Y?sSO{M6?wT*cSU=WUnp+S@pBB3}0zH<=A)E1T3F2@+2e
zbu|)k?Zt=o0zChcbQP~YFH2|f%6(Znjn~?jr62G*_p&q^uYy->N5SRfEAn!@ZoeYW
z!fSLhc`9B#Uvn~-A%C_lLjKmg9?cPzv{16)cjXOrE5Pe5Z4(jg&{pyUyk@kLzrkx=
zD|sAVhgv;1l5^Yo`D|omQ5y$;m9!}oau6`Tt!*J_3frbIn%mBC0=$oOxL}-s_r|}*
zErMsy_oErz+u8oz8t5urP6(XEg<U(IMi!TKiy6O8pcCCvF5%VpAGP}8wd~`{9Afz=
z(Yuhwou5aq!E5gq*}_Jo;6#t;aftcaR|?bQ{>#lV=L{6oTVS^o?*$tK+B{fD<XEl_
z7MdIY?j0i3;_o9vg~Wv%(J-O)R?rm>6QCs0tt_F@GLY>WA;cVC3-S>{%2JTc8Y$F2
zgzr;h1Q)XzJx)*uA=o**Z=sd-gDE5*_;|eM;k|5v;FyW`4SY|*dq9q$94SEZ@ZN^^
zz=?u774LDA1oa;H%$O{w$M9Y<S%BS;vZo1kdm(Q>O%rTG!T#1XSY2q+bRnhyL>s3I
z%0?vS5Z0*qd&o>-kig`}X2HtFvCY*pd1|hZI17Zs<_WET1e@>jghpJ}Q|1dPSAp-G
zFT@YUd(8r!e)K{iaR9zIE)-fHLau*UBs|9a7B3c3@_-*(EF|{EyYDjLQ7-JU%Y|Ae
zQ6mTO=0aVtLP)%asy)6!Xgv~i1*?Qe#t*C#oVS4wSuIGX@t(6<$JgPT>+axcL1B?N
zw^}f5M5$cEdm`R<@xF}=_FW^G=HNYOjW7e<)xx!c!fXrI>iOThRzPAXd%e(v;gjnH
zD9Lx%>t!)?gP?HO@f(E7oR>8lgevF>fimZdcr)6wKu|cwVR-ZR47@odiwlGg_&aB#
z0F|QeCOzVjn*>ZncKE&yZeqXnn}ygji2d+p0eca*Y!MXxI*Rut$Z9Fx!;#ZLTbcHk
ztwJ29bm=xBnW?U96O?;+_udZv$jW%U=iohSyYQCY2RmsQq;r`VjeBc%i!+g19k=y2
zN|UiLV`K{@#(+<V_Y#aUM6O7nQ%2{I1nA0fa}#KdJ8ohE-Kx-SRRYW}sqmc|n+q<R
z;-u1e+7suz8&6l`l-u#-jdR|Nr;+i}`FNTeFHK0G#qrA7c-k8;9gU~r_=gd8c!Cvp
zZbB5?%MvhE(c-R3+Yt9QLu6l`HZ6p^zj=b#KLW<7ioGM~n);|tmq6$3SYNeEc?xAJ
z(p*fq6e&xgVTx`Gt1#4*bU>!VCfj_O@@4runO4g1;{1I@h%H6Utwg1QT388tEb1Sv
zh*5HeFryM}aqJL)?Q_|HU2`X{sz`^UCW(NK#V98$((M>!cSY(Ky8{{jHm=)>iZm=i
zSymBtr}YAVR8&AZv7&^~Yb#pe-d6Do?3S*?&RvzDKImy^0>c(e%Wm~h0*#J(bz&mc
zXj0(rSK-xxi8MIoBe-*7qqd{eW7{83pzJtUwrNPBH9L`V6RjH)X>KBP2`xV_5|ove
z>gWX8Ww4D+zydeB``8wXnPB257V$OH)nDk9K$k1H@G&mNRUA*NV_rQKPov|T06!KF
z6F!$s4X6>YzzWYzfk9MUhd56dUz}{E>89y$?=Zi((n`bS0=RX0CvAXxgJ>UNf=r$G
zL)-x~37blqelKE&RBJ8HSi+vPind~`tt9T@4H{NBN9a>+PLsX5_%SsUyV27+eR+1I
z^4E7NYw`Rybmo7{eiWqBhpt2E=?rHR`XigsAK8eiKJ3`WYZl*$yUmm>+3;~sO5I|n
zwPp$KP5w2DenvWrdF)v!{zxY(Fgvz&f=aD=GGL#mu(T6>W3f!_MBiF3DR(kxZd}vz
z8I%{_cvlA9iFeNLNShL)`gfpVl_GAor(=~i2!K{qDKLO`Y;}2k2b!8PUO1XTxi#gx
z9jUbDd+=D7>fG9auGfx&+w-to*pd3xagJ|K<LZouzPKpOIjR$lt?wMxiGF<4c|3y#
zKjtjVpe2tv*JaT0$DH{YG~@~A&mC#e6VBX@w6mc)up{+)YJjk~BOQI(`9lYq+sJvW
z1C7IVVjZaH*#W|&jx_6e=gAJV^7-u$SMLkX%^fJK2`_zaY8tt=1086}_oDV|=3Ll;
z)-`j^>_9h~Ij4Z;HRtvAwEZ>bPwjClggU<iE&B5Sp|}I}dOdPp2g+;Vywsk?r#sKK
zr@iUUQ|)PgOJ{L=8q~^pxIJxb<=ls0t(<$>)1=nU0wArOOWM<xHqHg@spp%{IqhlD
zTh8h2>HJ&H$?a)!Tj!Yebf~Q}t33^E=N#OgmbFs`wx^@*oc-I=<#v`{?dfJa%dod8
zvpxEkJMCpS2X#<#kkt+tYv@Qv`Eo}p>4-kPe}+6EgNA3c!;)l%0y=MoJP@VYNzUy=
zGdleV$nj3fz_;mqCoA07J3$P&-DQk0JYN7yiov?cL1RpbLn0s-)~&GAm?sE;Mq894
zDiv7A3Tqs+-7c4?G)|FW&&gDsn0zc&c|vnlmC<`Ih_J4Upp_AAFcWgf(;bxU$k5{W
zYuCqcjYENuR;r*suq;>5hb8t@Xrjq_*-k&0rVD^>n3Z#O%C(FX?kY6SCXZC;oK0S-
zVBJDFW2Yj!^G7?KvRB1k2gQm(AXkx>DpaJ%rxiM)Jk4Dd=jXo}*C_*G8j1hz@gLDi
z+dN3uK-E3<L)fU?6F;Q05$CLgA=B0GBPxkw^X8<=&YK_6!pg%jhg+ZW@ThLIsYb<|
zkLbsmt_vU1<XRCwd_>bzT?ap+6A#Z6;9XkBb@W4ATizedWL*6SAUEqP1s_p%gT&h(
z(y|7;&|3ItB9I-AsS7@$Q%`&VngdTJ4*ifWH+0?YLf(eF4ms!Pc;FMBab4;{!=J4H
z_snOf0N?&xfq1(sEp8IG^FvzLG;Y<0wC82_*)FuZnfp{1`o7tEL_G0zYu<-+=yeH{
zIW5%XU1`S~5wkud&l_q{S1L^(CmiTTds?YEU8%UWYe-ib)n>HuW>;F(P95+OU1~o`
zSkRT$WXMaqQc;FHzZ+f1SRvq}@a@R_uH^a42L8x<H*#@Ty7}&x2$<Db+SP@!J4>s(
zP;O@l9A|cp#tDqh(u^*&rLz-hJ>1!ev|jA2z<s;30{4I}QdSol)kQ((W_MAJen{)O
z$S9IMU981j=x~?6g29I|$ijgSp<WFB$cjWy{>TdIIUl_XJ3!Ys0CT$bN2%m@Q{Z0L
z%|G@gys6GL($`%#8nGa#Ofb?6g97(r!*mcs=3b{m80QbUn|hMzx2VRjLwz4@xs^<#
zW8z?G+7TPEDwzf+ww+py&L$qi%(<YdvNV}~sp?#;*`($t)7a!U2oqQNmt?w@3<Hxc
z%g=sl&aq%WzzdVG_g%CPw$K)_{&)-BFeq3a%{BEDw#iVP<Y~}>%<>LR2il@-oWCK{
zc^L}}I-eG_8wuSld<kpvHW9YJF@`UXDYVSw*n_qMTZ=+VCC40vR+uBv;C_%DXph%r
zR{KU;BS$OL*QSF0l+A%gdCk^KQvi@}C-LTvB|`kSB7G~cEb8(7Pxng8m7ye5)%Sgb
zwYvrH5eeG+8Eh*H)(e97Lf5Gq-_wOeuNV5c=(uXb$H9osI8{H~sgy?2YUdmQAHPOQ
z@VFa^B~;|gMd(hRmcAFLi-^g|M}0YGz|kARHCk}(hsN#O@B0QiO%$lfS?a<<zV)n&
z4w<lV0|s&D9v5A*Sa-W<gw?szMLVq4?JnA9Jq{l8?TO#HXqWvWigIa$bAcQ7YwKt?
z^>)Avti^?0a56T06bLW-<DSS((J0L@(lleNM)N273};U&tuxU$o~o=8Y%@(XUu-eJ
zgw5#5aQ8NfFghPJHX3I_60xaC=k@w4=2ci@5Y)LU-4WDmSfmVb168_WIwBlU>8u=k
zh`V6dPpo#=g~w6FdS0O)6==3YR4eGmsuhq4)e1H%u<zW*_wkx)rUe}1uE})H<S3SD
zlw{s2)Ay3PT&7-fUEr%^E0E1HR&s90R*>J5BmCjtd+vjsZt{w*Z{0N0RBMYHbXBLh
zX}se4$wfOA*M1jGQPnLj%8hVLb5VZ8NR;%ZNC}qhW07@1Il`qN)J&Ik1AJXb<93%7
zf%du}Tr=I)4Q|SJ|4l19dz0xV?C-p2;#ED=t-bOI18i{j3|!gxe)*}$J2vWVNV;Uh
zepuH58|^gPR@>+s?8CQFro}bLM%%1);XBl3ooPdHA+`lJD@az_Fz5T(W<~g0HZ61D
z_xW>?kc6RP+<FM0DRDgVU`e_cNja+XN+j)7?FS=iN`$&2lJcES&}?=(L37CI1kK<`
z1<3eF1<0I81<3A58T9)jVcYEKl40>5=t2)P(Iu~P(F_;*t&J`j(d~2v%J$(zHA{wl
zHSRYv7Ad06nX$dXf$bIRB^6uxmzk4*Uo=+$O;2qK#bxk$i^xSTnkdFicVU!H%yiLo
zOV!hn)JJt9_C=~|O(d2Y)CG|=*69Sz9H$dBYn@KeTyrWwG9wir!y^?Siy~#vui`YH
zi<Iw1(v?W0xwlK6?4rS(=2<Qo(Jj26=KrlcJ<?N9u|HzIkR=Y2>4G74gPBTA(ciKv
zYz0zihCu&nw)T|CYlhi`^X!b=Ae<GkpHjpRHue+$>6gt)d`W0SWx0V~S^){k6yN*K
zfbF{xdkomn1?l3jDrFF5yjLpF4xt$b1U5$KV~D&L2Me>aFpj*YD)Zv#k{tU>ERC|*
z2F0N)BXN`C7Kigr3>K%VOpT@8ZsmFmU2sb$VyJJFbUTiwL@5VjXk@gqCx-H)rIqlF
zR`O$Lcm-v43@xi5O^l@j6{JxyG&Y9uH8D(I62p8(#9HAyL7U3{7-t2ypW=`cEo~os
zYMvc|?X@-LN6=2ez9NG58r-WQ@UwtjXGYLa*)|}8rpl@PBB+<ebz7zR)|f#NwAI=h
zt!{@Rorg(TQ9yG=k&de98KkW$O;;J&p<2<A6sxf}Rr*!M(5uB~J13Z?ia1x&LjNvr
z?cGWDpdj5d&k@$~2^Vb4_R-S?;1__;w$RA?c-s4kcPi3whpT@jn(DX-o544U&2Lqt
zONr8N73r5m^#ae?p8~R{q6zMO729d)N&A~?Y7}<XxEDszT=P_fD|Ee<8$~&8X;Ksp
zO4&z5(K`3zKyJBBaF@E@)Wfw-ob1MSFn6At2AWv~+#lIuq8kD%O>jei?Ze!3+*K1u
zf42$lA@0U{{zr(8X(F~kq5Edpux&Rwut)MRcjx@=AZ#wje+S0XLf*;?tRYs&VWX1f
zn173<p^^48v9!!(`!N<fXU>3lMszR3jaZr!>pT@pYh#t~AwRLzfn1NRsD)2TsEB3B
z#+82%>7&ZncROCF1i{`erU1R-izE6=#{vU(6@Ge4#D-0IoB{n_BP5CAkI>{kU(o7}
zH40#ur`}%&3)-_;=h2!aXx6qh!kI`qsM_%HZNvvBBdM=bDUPH(=S%?~2O=eS9E*HH
z<K=iU75gbq2!F-?>`mfh8s?^d5d9<Kqyc+UKHQFzJqCRbSHnG`I>154#Usf15>x%&
z4w@k)-iV-0(j<svi6z%C*#YyB1do9cQCM!yjd%gbnTYo^zQ2jv1n2P9wAOf2C~ZaO
zrNrZ{sIPeo!tS&dndY{pQO;B1?AElxT_LA6op4te-<o<yRmg5lbD}DYZA~|$D$Hz6
z^DAr@Ky)+KcDEHBj5AMfP3PjwQ(M#RICE}m8XRw)1Qzk?=+?A7LB83F4ks+*0OKmv
zzTJujR<>?wMH4D316xsEWu;Fm+ELl{ZA+S+;sDL9nvWc9MQdv<<p7zr<5sn#@wMBc
zm#Xb%4i6s{rnRD9>O}2tNx5|^oM}nJ>Lo61Nh{ML;e9ME?qW;2kv18{GwM-wTPrGk
zG<p~!dtBYoiWWW2EY>|Cds|Z0Q{CVm@r=5x6<uhQWyMEUGj&%h+Vkof6F$bjp`d`~
zyb(3MB^A683*_V*61*?G@dn%*(<SgOOqUS)aJm!7Pw5ikxs~3FlYOUUDn{E@3Y<$?
zO+aVKGJ}nO!yw4RB-f6waVBy;+~3+=o4=+>Zr7@>DZhei{nvCM_MkAJ2d$4^jdp&k
zin9M}>RWY`42x|oW$)KCqZStQXhMBu&(}2Q3Hdt&dv>3&<tv)}LNx>%*))F3msIqU
zyz?vi<t2I3SJdxi+l((M>lJyzSG4dId2bKe^olL_OS<w()WEN)PqShaRLN`d(66ay
z^VpkT(ZCi;{#P{h4P`|STKEQbgiujSdGOcdX=(cPE8727QsI~M%UeZA`{qtbr@o{g
zJC%TD^E=91#QP2()F^pBVc=IZ>Vu^HJ!r`XL*ZM{IrdBsI@#HAu?PL!8GEGZQa2^5
z2i@w1CP~M-D<{9A-k(SlzNEpQNMpaGQJ+X7zNFosNd3R0{h!ntg7kkX;n$S2Kb3BN
zLDN2!u6#iYK6PIFf{H$kJop8j`&8QV1zrDC+3^MS`K%JkVdZDi<}YaTXVRQ6=v&Qw
z^fL+gZ=WgC!RK>j@)xxFbLV()_}n?>3%d1r41DvxP}YAzN4`*c_n`S-DjU9}@4i$}
zN~gbM<eKIl)k9g_gI4!Y3VYD@9&h3F*H@hU1z%Mr`c88ee}!)6&Q~0;|JSftXmwwU
zpjSWX9BQOy?t8q!*?}WFLq*341C$G%HY_#7d~2XW11twDD;-{_h>bH}yKo2jSTXvv
zokkjzVmr+-L@ZM%%UJQaLIX{YUQuYj6unxZ5tfR;7h2G@(mtEC)lL^|k?ZW(Goygb
z0=oh}JM79~I~}z1)@m(|3SH$a104`#sF1gW#9;;;17Pi*<4+>=^KT~aG~#@KW3`dS
z8l_1_nqsuhH_|*~eT}9o&Xn-E66c&~jGB!$L}TmEV|${psvC>V`NOR7y`yQ2ntV8l
zR;fudqhJehW=7E*M-f8Zj#PkeaY+~4bkG%f%1zf@k<fXkxTRHYTI+u59_9mX^nsV6
ztT&_R*C;mQBVD77e~Z1;4m(8l7_vIh0;`hQfo9om7#4M;xz5B{?P-Z?wJ^5>x~!xP
z?P*lBv#>oKj7j>j9sL?}6D%&rDOcOmx%f+lQyu7d<;3AIR#o=E<3?52_72oP8N<}>
z<ozbNC)MP=u@_SlkGG@#wI{+o{So7gw)D#*YR|TGtWNCgH|dAE>Yz7ib-fx_-lAXX
z)hKui9Z>A>w`f{@$B%7jUHz0zZRlPD=d?C-@p0GHH!1U}xM}TZ{8LL2<F`*I?`%s;
zpK+~dORE~Wir=Iiuf!g1OIu#8aJDTSf0Y&cpPENbXhYw;9yzKFZF*h0*P6b6UAoYk
zJg-X!TGKZzqz$cURSRiGYuedD8r+(Wwvf=jUT7hmYef^^kiKt4m*0@k@$E{NmY}0f
zR}ka5bZJs6x}GjwZwbqVw6`S<XeljkNuydylUmZOmN^2V-`&c3tQB2sWu1t~T3J`L
zreUqwJ-ao#H?>xfpu?>dB<`~2?%9UjOWM>p*@k{;qx5}~#=mKu`6jJ=Q#t%5ZGBTg
zwlm*S4z;7nZz*fuqP(}BhI>R?Wm;RB)E3&<v9?x3d%Ep&=r`Lj-I8`_F+aDn4nhsJ
z>j+zV`@i?epnV-)$?HfHJED8t*)bWwPaP9joOPMS*!fsxjOu^kv3{6P34{G|p%M<+
z929t(4*5}B(g=b6B=?}lKlg`|Bc-+!gN6tHmQN@+<&+_<#~yw`oM?i59*Nr{$g6Nx
zL}&oNv!VqT$*nNdLO*uRV8dp=Tw}rs6CE|$fuA$F;l68Zg87F@hI6M0W*a?y4(Jz%
zB;;IZILtO&uwglEyucg7k*2cW!RrEL_muvx_In1|>t&n#IJtCNK)Ca#;jn-Ayny9>
z2e!X|9<a?=IytcavKywudVa(44u=KyuVK6RC;?{|eBl!a$1Ct(-6+CF(Hri$Vik;1
zg{*X<Jgrf@O)dVC769MabO)L-f&q4gY+)9f9UkB+B@ynwz6yB>^qJTLx5-2=@;Il_
zBsA%a-f^qom<J<+@H6;qHoOaDj`1PQ|KXQ94K>qxEL=;pRJ31_a02f~P)#%1fiE;_
zTdhnV!u=C2i_m$#l7sbaJIxZ+MRw{VslQ<tjafay)9;=bJ9pVk2ko@iX3DeEahvs;
z4O`wYi@a^K0_bf=F)p=RL9yQMTL-lD64WbvNaz!tzxAIg>^i-LkA3k)<J>Wy;f|eX
zpj?Bz)<Cljtd4UTRDRwz)<9hxIGU4#Od2RpJFr(Q+BX?+Y^ocRX>?Coa2&O*I@o~Q
zCRCjF7$)F)3GAv-@na%e?$05U(ky72ud6tN_OXidCq1=A>Y1X7-fk(AA<inzZMzIu
z9&^CByjgI3Z=n4G7T77vV8`79IR-6KPFo`zHkAL(F@>w&G1)-Vg!v#V6786x7T-@>
z18POo%88cxH#eH-mu?t@7K@JKMo5IC&<Ii-x1`ZV1r*baG3$)Di34Z2w6sK5w~jGV
z4;h;k2Z}B%)#QkIez{4j88OX5&qrV;HXAG8*!w9sac99%A$}Y7Zy9YnaQxrsgnOUl
znropme9o2g_c(@stZNH0Y?^zGwt*HZHaT$5$7K^Npc^Cxc9|WwWIAT<1;S!kxrC{^
zjGob#CY+*z`4+QPKED%-X~|8Ywa@Q8KkvIybXVAi2=|y0e~Y5;B-f!R+HH|GVl=k7
z4n$#(mE|1fd=ajFQB)9V84yjA-IgO!lpm#Rz{nhB)sEJobG;a41%n$=n2ZgMwqmRw
z6OAqn`EbHy0EgK+(@F#7O@a0&$Jt(_YLI5oL}kd>YtchSe}-NS+bZ;4P4ja%m$ApR
zvz#x`zxY)2Anx!GMs`<hLv{7O=aT_K^8O?knB-rQFyWSeO`?1?9_|?t33rlckn72V
zNzf5&r;}iIzJgYHCcf^LB)XiKFr_jLt?1m8MAIrp!o9kpv?Pi8R#Fxv(e_Hp!X)aK
zq|8sEF-eS1NWy@!J?VK64yx>z{r}23YOpOg$j1BsVr{hSJpn2~JN?3m9o>WZXsuTE
zY1sUX<wzkhFCO-6{z2p|#-z#dIK(y(?w_QG_Q%sGa}N5Oh4IR_@w7HRSqtYNUPE6e
zN?S#orGTiQ9x*iqHba!=i#QPJ$9PS>K$LJd!ZsgP-r34OTI&rtL-{*<QOmQjgxJf2
z#=dU2`=h7z{@owF?0omfGCO@|H1)O6_eK*M?pjmC1{>`*^+a|G%@KF4d`%CQDvB)f
zMGMT`rd?Lbx5|gCw9*RIBFiSvwNbGx;wRWi?Qu)6LEbLkv14Zku5R#^{eQ9#^^fi`
z33va;AC;?Zu%Mv5W(#aBM?IGPw&w~q)a*QA8j=owd%j>fD8lxRJv-WWu3(=fVx;it
z>}A8t51}u680!lN`+IkelzYEOP<T1${*qvKxcf>HDm=Hx1k=eASb)OW|Ft-=YqIWU
z6-^(jaaYN1jD3Q9ghv?(8+4{>W=*XO))*vgHrr@;TrZR8rZR5DJR@4KnrNv>I%%TS
zCN_aGZS`3Bn2d{JtXE`ODoY3X1fFTXOnc>8I20mVvn|xmg66=qRr`sK>oUzXi6>+l
zA)Bz8l`Tulco&Zq>sXt#L+YTz8jXyOzON`@A~INPgwR@e+gPFg32Z49s{6h#h*D3!
zjt6F4=FfElTgWN_S}%V)3j_-+Y?DO^gU1Z<IcCGStxPzS1<Vy21-X|IyOgA>JT>*_
zuWX#p^%iWGtT;fTp0uL))V)?HJdQ0^T>s?Yt;!}>rWM<MU3W1On*I-a-vJ*-asB_U
zs7towUMOc{T)=<;$AGX8xnhH{72K#fpQV$nSmn4oVH*Mn9KdvkYP#sA1O%Z6eh5Mh
zO_TtE0HT`~MDOtbzL__BdwY8-#)gD{)*owcW@l%oym@`z^nWyuPRz@`Igf73D*|o2
zKaXW0)rP5w0t^DSqGJ%=^cS3&hX^kPU*|&qntg9B-KhrWp4?&3Fy!WcfZdO|AWp~S
z<zp}ZC3*Q!lU~b%ioSFfb0*U`PQCzv1q$c}cp4Ufo$Ga00iq5RuZDpmtN6iudNHdn
z`tx~K-+S`0leYh9`Se6yHug+@n^%P0A*=JPK9qdw*P$1(E@vPc$6ez#4Lsdb{D2R#
z{BmrSKHZlKW#f6ia{VktmuSOdJ@v6U**EF}&z}we&jh_ZK7J5>pO<~7=dt<l*6#Jt
ze$WZ@f{^x2VXsdX(&}El9$QEk_wIGsLb|!6=mcoi`u2Kb0bSa!*L@4<+kw4~UqCkx
z?)BPyx^M7{;5skZ;ymA){pp!ud;PE<wQW`O+J1E6h+KT(o)JY?%%_vK=HGwYy6C(8
z=(&;oTKA{s?ThZ)pN`(80KXsJCHtlQsb#m}_<hObf`9H$>nCTwwLe`oqvERl>8qK=
zSMN`^?!Eaj3+RS@uJ@s$7w7gzMW4;hUOS&oo|k>bd^&Sp(VyniW%II6o=;EC%SV})
z=4C;;etlln+34B4tPdAb$GohEpp=}K^~Z(u!@R6lpxK<Cb@u{VH-Af%e`r2D9p9Xv
z|NVUW_xvIhIdMTg9-g^i6n;OjARon_Trdp3I~Ht@;#V##LS=th*ayF#Tv&waUt7qZ
z{d{2&K6w0oMfiQuenn_P%YJ*}_m}(4#?GSs%kcBZ{dsk(d4JY3J^1w~>??X2WB6QF
z(Q(*NoIT|2Q81|83~uGYLe5!VH01eF^p6t$eOaH9*GAG~{RVwGiq7v}bo6Mty?+r-
z?)*ppqVGr1C;f}Q9YqfhC^}~peKar+WxgKN_nVRQ!Qer6<10hffg!tY*r2;d(s#o~
zoH~k{hmZbhB%Qw1h;v8Lty_&geH5)5F=EXqdThk#lSk1bTbJBEl3v}q<S!%X*pWro
zkEC-(7F|7(E+1Krks6u*=}7v1WIjG}{3vjyFOC}g`6&8y)GnrPu-w8Hg8%dGNzg03
z5tjqn`PqL>&`W*TK6HA&*|#OAz26o1ee8hgcO>Z10oX1?Ck?sQ|6GD@-QsE_UL7{%
z;yA4uKKi3LT|0cY^WyZuR=@d2oGuwL?4&r|we_~E67<g2O{n6Xk*|6$Owfa4u14ac
zZKkh{(=FQ`4L#(oJC=MIqt|vEeMg*5*lE}&F}h}_r=T$Xwru*{3A%T8$R+fb;Pj&t
z^mXtSjL-GcXa6$>XK~&qf6I*7&&FugOx~^i(q41d$LRXKFU9Y+S<_#M(b@a38u^wv
z)8B~Ew{vbpbFZ8Gsqe!WUA*utByK)nU`vetalq)CV)Xq1<FAd;Uk@66WsKf9XxO<i
z`r+VhAB)k|zgqznVdz!wLkPpSm<i&QmDA6}=c`IyJA|%^jQ;!(dNQ)bzYd`fBVWRb
z^5!8$pB_RVAHpWtZ(>C!#Oe6>yZFsG<OU$|A9Al4O3&x#Uj`S{{QOIX(s2d(V9zcn
z$iHwXG=Br}^!CF1v+%nx|4&2dgTnk%P^KvV_@RKZ{BwrFXDR=Tp)g+OpEQ)N>y>}(
zP<po4%O1RTeBb=@htdmu^S>WLtNZ2S(15E441lfdUjuueHk7^`Sa`xvI&Dzls-bk%
zpu(evQrn>3-wuKA=E!rAKV%$AJ}@Nv%OUjgknGQg&>KVcS8d*%KE+6V>if>~RsoD^
z!=EdFrQ(km)dzC}_ZQIjxxw!W=!AkIJY8GR|2AOYf^7W0r2xameIE2k)}5Y<is=2q
z?DLA~)55JUD5AARSjc!bmF_5n$-i*eB?IWm-UTNPpi4@oK<;_E?^py7`JwML2;==q
zpgnxHA7J*R{`n|zd;feqTi-t)<v!^TEe-0~{3_4Zk6_!mulEOtZII2z(Q9%B!DsNk
z9Bf$E?bzZngq_Hx#}TY37m<{%@gVVP&Ms?n>FivzM%6Q^)l>RP5gqNz|2w;P^}d2V
zOLDP=<?-C?%ZljL{1W_rxiI^ZBKo|r7xc2n7V+=9it-<ZQ%cf*YXD*!a(u(=9}4OD
z!oJ@X(tCyA9Mm^T))p3F7v)uj+4mO0g<>*ib05aPIq)L?(ZlGj%}??C7@$YD$o@7!
z&umeG-*2nm=WJR3J>;K27*3CYVq||2U{;3TJy`7}?R!xPt@rdfw}ig&WuI9BzCZg!
zY((_;KCJ|Spo*?2p{w$XE-Rs%^RaP;Ru#SPSzQ9Jw;6bRXYVY$c5m-8{BA1V2Kg@*
zkHPO%C5!kI{EcFI2T=TuCl@NPk37SBl$YDr8>If|D(cDY<=u^n_3yk<rHJvjFk!x7
zf7W|2qG-_Wtk0fkd{=V&dCO_QR9%l<?&{;6PW^!4P=DUItkoXcZHcMVDKizE=;?D2
zT-;T#HI#Rz)5@>%^nrT+EUUaDT}YUP-Eu2vQb2vbt90)8++`GmLkzxMLhC?O*7?0x
zAOwm30>%<5e|zY=Sm#xM?N-<O3Zd0_(4U3hkNdN*ANg5-5j2<Y__O})rw{xPP1HM^
zL2bbsdvosg(TiR$O!`;(vcRNV=hN#LJ4o^T8BY$xw--G}s&}x*Z!Zey@hnt(M&Z~n
zcCdOjhM=~=|3UEi``VX#M>ZUB`dpI@U1`?3Yy{c)#B)(Lotur9_4jv&k2<1sdI}Nx
z;sh@XRVVuUw16@8XI%>}+CK>SPvI>%eVv(;kI0Ni=k|fq#u>SL>-PsDzzE@g?pqvZ
zaL@~WC}23sgoeEfF-{lyXME|Ww>T0L#%?pZ8l>au>>dA=Lmk<LkLS?3ob3P0!M5Hx
z>iOokLkEZWe%@ZlyfJI$9ULBR=FK^DQ_d`IGS|_IFb{hbyn`4^5O;Lm0J;g^y2;-M
zdupHa_kM@J2yYKnzJyqw{=%Dwh)_RzndIpF{CFR@+#RbxgzL?%>2m}fu6bGLhw;vj
z-rmhnsrhzR^%T>w7~5lgUKo##_bpd>1Lzv$UE}NhHugODvY|P9$`>^CSM>VMOTXhy
z5vpwdZ+m_3rI3{_Im6fMPH4}3MK}4V#kVCF<93vc>UFY@?(+0S=_gf09(jL6!3AF0
z;TTgN0$LVb>w&^mWRPAezF}XGttt(asA~t<kwD!%TRaFiEbp*;vk+%$G-R(eK8D^`
zeBKkX5G9LUwXXN`mIMBN5iP`VMq3~jQ6pF@owoxlRj`YC3Nde&c)eHW&}UxneF)j;
zW!>wW{=%zr5ckY`1p?M&y~zzkJp=FadSA<i7824O;@Ip4pQncv<l!0O*P+yU@7A}#
z9Or|;i@XwodKCYAHD%F<9v)X+PyhM7v1Y264>-%;=T$$z_;==6*@K>3Yz4f+>%ATR
z8s5<`26_vg&Z9Sc+add$tb$7sE;P4aa~^%1n}^?5<mKOpprLttO5FuVd-_Ase71*`
zn`lG+5yk7VwagQf=Y!UG`uq((ZJwumH)PRGS@|$f+?9pTpzKyHp5C8kV^6a8#cVpy
z+XMhSFFWs%Y=jcde}O{{uoS|5o!=XddUyHz9G68;aMO{O_T9q^U*oL_4as)(gYNh&
z)2@Nncn1DCi`rC_qn51vCs^>slIOaH@AaAY)hznJ=e<7*aecg)>f1Pi)|#xHkbR#P
zhET5GIE410;4-W~PZ56I%GxJx-`w6Xjo#+#^O27p@nM;9``Wx&&vQ63`9{Ho9{5Tl
zL<^ROw7=W!+j&;$1Aat%&4CT`pWdQp;p*n~o|%+yLC4?qWnuVM`STH&=M?`z`WqYi
zUIoNGY_0a@JdMDj2zd)2?YkQ2&38B)xcx=11F`tCFVCg7{eytYR%hko_Y>KD{+2`k
z&h~!9c!^c$YjZjOQsy!+9y?+60Q|h!m*&v<Ud-Xw-v0OI03M4Fqv=xrQsB+3{;1)D
z>^=zk^g}jxf#2KwAD&)qFx`5+H~Qfp$)5B7_Km&HPv`k99%tY;9xs;UcOF=RQB5Hf
zBxh$qb<Xc^CNZA8ANk=mc_s?n=+A5SV*@ePD4rKXH3E~DuMq6s<GzV1ucUM!h`_UO
zBlFR7-e!DK*VPq`b3Pw1sqgFAKurBV!{6*|1ZBN7yGH8T9Gjz|5Xjo&nIeQSddl}y
z5j|Iw|5*{-vKV4?J0N~x#67*SP4^7X8mk=z)Au+RDisfKmnv7V*Z$b-dzt4ONh7u-
z`t+f1$#Wcx005`@2~0_M`g*}a@i1FSkXJ;o7W}?9*n*X1=9_MLIyRy=PQQUUQ`M#I
zPF@7MILDJYFLz+puC&>1@($P&_^TDcgm4yHa8OT(&VjgdPHquc-OF>C*4<lp$g2Ky
zQxS_kmlrQQx<7mo3-5z3R-Zz6ZC%}Gz<K@X!9JX`zR!S@`_Zv|Ie%^6Y~<Y1Hygh{
z>&y8k_G?BBx{q~4b<D~fwS(znZooU6hEGw?heE}~?zf{s4PWy_z~6f}hjZ2&-l6*a
z-C%D5*NE^MKDy82gMy;n<ApT%ohKK(#&urbKN0E8n-9aydN0t`1->1S{itue`BtHd
zi<!HGcG0{~?!=;bwAV28?ShAuZmiAVsAA%Nf8rek0rNy3YQq@i?wY%p%6Cz}2ZGh-
z7<9fTv#<_166lHkFVH$JH%#~-A85rL-Xhq-9t6V)0^H}%?B)1d)1HCHcv#g9$3fPX
z7v1WG$_oIX>KL#f`vxBtW;V7Lp6$yA0crNJI*#ivT;JRKw^8(7?{76c4FaZvDck40
zkE6i9?|CT~`|e*s^HH`J9Yu6hFPI2VQK8^CZ`!2N^K<Ae#9KyaVqfXWIdrc->zQl>
z!zz3;8wx7U|1K*FL2XxM55n*Bvw=5m&(69h8**3fW7+igY~TppmVqn1*Jpz#F9Iv{
zg8%QH%Q?>RPWss>L^Fg8;^~JK@r(y!c)Zt(9sBor`?MoSj5inAuXrcvvc<3;uszBP
zOV24DAPlr~Kyc9YUV6%t1+&1JUjBWZQc3c&Sp-8X{^!4zgUGSPV5*ME$_K^1EGy^O
z9C{`zAH@3AtO2l?o|c_`7LXegut&19P`oWW3k9Fg&c*Lnv)Rmx`bH7VNciuCb?{~n
z@AY`a>um>wc>$Z3`Mj_Duv;Nv+IlpeAMF{Yh=^Xl`LhO|1D}CM@Icj<H+vwcQp6gk
z+(@65v|N`RNLOI3U6DH!t~4LyX1!YodcFp|;dT_!V#FTgQK-Vi>AW$3BCHGVYR~hz
zK#z~(8>eO!!~OfBEO1qHe(q@G|1DRsh+M~LvEO-L1F`pR)yDejC-KrXekQFS`L_bW
zJv}R`$Jms;5|P)vTft}XC2y^KcR(l4MsHbkRW6N%i!U^heIdeL;2-cgI9or=bJUUL
z1#9(57W=-SJwpfsm+(S+b?Aq9`i9qw?J#e7PsLO9ycZozbZ}p+-e?m5S@OWO#Jq?V
zkzi)cUhYaiMX|7TURQOONSwI7r^53HKE(VQw+S)n@cHk&V}Xj-`M`9lJmG&4J@O90
z%Lu81&%*)waW9OIK(g|F;idjT4<T^4|8m{O-6bCAkk$FH2qQQdb^(;E!d}p9Z+jj!
z=ZyS1j~>iv#rwzQ^+TBp^0J@Hqf7I6pA3Jy7gZBg7yrdahr)x?<bi*gRg8unbeqYW
z2FeLJ#M29EhHIg{fFOJb;`e>%EqV#S@9T}<_xO6f4EXkY|C|GdlJ`;k{%kMk`w2OL
zYdPZLkzBp*FI-XR{H#%6weHIrChbW7CL%VawWFAxKp&s*^#-5yvW(ww;+T8S`UXGO
z7Zh)GFSuKl<gM#VU-k*!))zDZ)>!q8!d9>MJbcpojUKxJ1XPFr{b4hKod6X-=G#ij
zBH(ZK8wdly>>amx+0p@DO#~hoa7+*tfD5OK@`gVd<d8|2#MaV2uLbGpQV6H?<Zp^E
z2-26k7JW03KHRP7mWgy}+2Xe+(#5-HUpA3icQ1c-BAqv(==h0r^@O5hC(`W`vOb?c
z_e{uoVFKMh;dLHxd~aYwpG&Z2JiW0Qq#3>Sqn&5SGbqI{xW{?+dCm*`2HMu@?T4Sw
z8a^|;Rq;8SA;|W?V>hGE{nI}f3JiNITKsXrZjTS8CkwrQ8OnZZmk)(!v-iZI)Y`Av
zgTxsFhJFR5*uX(=51~5-_Ce8(f!?Qv(7HjddyqJ7NXZpL5XSFM3M9CV1Ly?w_XK}7
zrv0xuB~U#*rrhxP*>Ga}{nNg}@3OJidB90I09nu+`Y}5nzfZ{FVdZk;z|dhUinjoJ
z>LBm02Wb0%t0CQHA*Urf>+Nj1ExQN<{$O_2<Jt6RHpm#>8+4av__?q#`MgcJ;P*cB
zBJo2G2mqcHp5%ef4hs<0VNT~q`+$i$CMly@I++UwdkXt!jq)5+w2W%dB$PK7-h<9%
zZyI2D#IMnxuYJ94@ze4CDXLyXVVQIVj*{?gqx(_}xrt?`Z155PV2Xh{Mx5izT~`2w
zL@qX&Je!q!c>#QAANC>fWd3hqu4yjVQrES{8v`Ob##gWF+NRZeisuz<3G-*YnG3lm
z|8<1b%*kudrKa5M^$4_?oBuY*ZLUJ}_)bZSFB`LQw=W-i4Ig5~hpwlj*_-tR6R>>j
zO~2Kv%wXKE&4fQJ{$nnE@4FU#TbDB*E)n1JCSyD=IM$nsc{s(pT-TE#C#%Z;_ve2j
z@V^oGj~oH4<_)@<HrEKST<)flwOaux;A)1q7+)jQU(k0+LmW`oB%nVo(INRt@sIS-
ztMz;Rburo>pW)vDc$V=sL;Zyqh-5x~H%b0>lK*E(7fSjLNt=G&C262ibp@`~^%h9F
zAMTtpL-GenzOx*+iOV_j_eCB!mb84R-CgtNNq$Vehorjp#&JM=88Y+Ebvg|ys;)N2
z^QRnXXMImQp11F%Yc~A@x38`!%Q(2oS&qfk$~pzUZqVO1^R%s`o%6J2o-S|dGxxw8
zop0_HQZ7^Zaw#8`avk&C>n)Y%rJL(7wI_7BHPSu<f7tItEb}?@S)I<>j1Q&!aPBKE
z)(vrwo%yFp{vTWPco?|5QPKwP?v}J}O?o}BKe*OE5EIN}>iq7$D9`O|QC1$DtBBux
znR|fwJY22vyiM*^P`}zQlSa4IwO*c^d4%(ig46FMKS#>>Z_@Rc{v0i7)Bo!wZTf$w
zq*0x^?w0g8N#BkLqkI|ogCL;BqeX{rr(!8*`q!$o4wyf=XDZhrdastXrlq<flWLde
z?ecxo{vvql@MYRRSkk8bn@QTVzxWpS_LoXNSV46K@Rz?)`;;zk*3UVTHsfyaTnkIV
zxXiei{<ojPSOx3yaDAsE^!){?M?J)!-JaIpG5xBRwCPt&(xzXHk~aN{KI7i6@@IAa
zZt|gaDaZJZuOI-bFYaa?ma?4-*GhTMxelHAW*t5!<(=!$nQzu%-9J+Md!D3Cf3K9Z
znSW<JW*s{7%{p}En{^m?UVqoj=iZWb&gUY@SA&5+YhKXr&5(=>k%SbA7&>}I!WyD3
zYu*>>{FZ8cZ<TxdQk`xyX}NdEJ+MSSFPD3%+$-eXCike^o8-Pm?k#d}mwSiYNxoZZ
z(sD1B{D65b_j0*6n|vw1$lM*{^Nx&<nXmPd9wXyb@=rZ}EJyLRyQFu~Ns38YYx}_?
z2wu5g@=d+Yd71H|u2+v5k@I<rJU8#(=t$orX|t|wku)5K)a9)2e#iUfyUunzAmt3-
z<gDjk^4#Ey&m?W?E0*y!_%!YLOS<0%j(3-|6OJn+U%EqWl7^aEU4H=G8irra{ME?s
zmm#0aw{!efTxLC-gCz5H&hL$WMVB+<?|j}>+WG#P<MarbaWm_!_;49HxtGg5Fa%l=
z+ZA@Sr}zl{o^$>FTGws6;H8j^gMl}MOHiZKA`@lCwe?a>uiE5JFo*NiF6j=Ff0@oN
zm3z6|E9AaN?(K4KlKUFDH_N?M?j3SR#5?u9Vz~!QTAr6mx?Jupa<7nktK7|dQF*WU
zVqI^=D&6l6^_3)F)^etP-YWMFjv<4qP15ZqU+yZ#44#)txnjAubaAhc=jOgh(owlL
z$vq(Va=EXOd$ZhI<lZXxHo3Pup0}N$`>`L+2en^ql1{@5j(iI*xa2E5g8fu{IoDI^
zR6Wko8htl#_-kEfycdnHwDqL7=25Y%BLj!O)^!%RUXMfC`jT;II$PG2z~!%X-OZEr
z0<x;E*V<F*;_H&us{^h=j`Zx;Qp?YAq$?zC_?UJ_{m%97O!u_B^ZmCS-&-K<F><K0
z{K1a)w@bP}#>e^m{Vtw=A<tQs;mi4c-s^h&4A$!-Y16);k~ZAJFi98b>ZlY}0KWE<
z2{QDt?I6iGP~VFsT`qT%cHRS0zEtilj`yAAO}bUenR}b#J(F%X`Eu`&J2~1FkaVfs
zt@kADoHr+&Z0{IH=X2-#gQdKI^JQ=788LF^X_7X4v(Y!UEYmB;$@jsVPS4OveJ>aJ
zdfPY6OzX$(l4gGozP^=oK&6Nd1mDBF_U>=#_n4OP<t#S?<*>b!4w7=%<D)KTxtS<e
zf+s_zTtF8~t8Y5WG0(n2%4KTbo+!udJ44EG8~D0f(#(7F<!r|{$m1S4-}_4!@BJX}
zmA|dWV>HryIqM&dcJauUzN5>{P^FT3-ge11`iCY-YwHy@wW2)t-#K4{*X#OFy}F#w
zcai5tPMa=iGcE^7+Q8ZGByGm`C`p_8o$0Q=_tm?)ecMR;ob@~3-{yT?-n3_|q)mJF
zl(doG4sw+5sz1)}1wPc@V;JOXM@es`lQd7#vn1UtX)_+q^d<7#(3h_I>-_$@k92!X
z|L&Hw8IOA;y`!|p*`F`uxzTs^bUd8nzYUHj;cI94URV7&Sjvy@X8ALuywPV}ENMfZ
zZj$uaZr107_gCb7meKk8MACh9lKda1!dtea4SnsZzXPN^>$vzD;izw<qz%37>G~P#
zXwNQ^HuUzVw%<8kQ>FgNx;xZW|BsXMX8oKaX``=l;-{|abFQcIPxSm4`f-q?4Si#M
zK95C<<WG}!-;V{OVDMA@z7yZJNWRevy(DR~?u@>=L-M6sdhl~ypIQG8N!qN>D;>|D
za-^?tq&p;S+A);lg5h$uqv;q;x0$x_W%#N!*b2heBDpsmsnh1UxtGIvhOd@m^*zAn
zi{r{vzCy}3OZg@^n|D?|D)p_A@@=MkhISVxbbV22uc{n>%(#*~53JJVoN|$o&ws6Q
zP<fN?w^J_uwadZ#3H%#4XqL2DUj<*LuD?P@+PrVz=~8*$(BldzzfcMUaA#Xm$GdvG
z&3ZBSj?Z;|>!<qOEa|m<H79BC(#?`~;w4i~K8LWJ`aRR1iheq6*1NG!MkRlSylC{s
zt&%@Q@|WZFt?}ELe+2TGW)A4D>o@K6N!rlY!yqp3h_(#V6w0*U^uJByhNi=09R8s1
zlN|LPENSz;!OM-3Z}3~Qq)mSfp2dbv>5;yb4$x_5|69({?R4tRey#d3qyLMp)%|wj
zgI}vY%;33K1P&GmbliqJ!*a`cdOVzT;nzwJ483a}sMm#&6U!xS#)sDv^I~0<t3<iM
z-6*#d<;qdcGf00|uYTa0q3-Lm-)1@=uc)h8(gxqHleEF_S3A<?xp}`so}2HQ=jMH9
z`u5FJ+j+O7&G+wdr0;d4|K><P;7C8@NI&98Kk7(7F6r*J|7l10=N<L^(~*A3k$%~c
ze$|nF&5?e?k$%gOen-+qA6q<EYXTR^1Q|L}UZ?4DOTE4?l5~8yo)1HR7D?Jkf3A{z
zLnoe=w3AMl_YHiUzLl=u=*13~v{NtEdZ2E%X|K5lmg)S!@AbV&?wQK3k@77|b@|dR
z$~Q~-Vky_wMfpVwbiJ+8kG-U$#{TTgH+Cks{9$;vZG;{l=5hG?UeZS1&f8i)H|r^I
zu>QU-o#e+$rCnXs*CF*8e#<#upUQKy9zU0~nP<cQWE%fgGd>ySvvi?u|Bz9-Uxpt+
zC`0YPGg{{x|43)K<4}&}NoW3+SOAPyo%z^zN~}wGO6oOm=p2X7<++iQ-@!Y)QkuTe
z?L{@}GWSJWY6vY~t)H9wB1uQ(dGl{{xi%RO(_aJM<$nFELf$j?sHB@rzW5gwSL*K>
zcrf?kEp$DZ+S|0BelJrys9ryJ!oz{v==ms+{#Q%deD`Td8+_q}pSR@s0D1o=02YsH
zo4~PiJX&wp?P!<w24vhal`loa0CgQ8?U(X<Z>!sF^hh@YZUQLi%zs1j50>&nbZs;P
z?c{ee!TBPDGT^IOzV~N&-{3V4iok2eng9C?`K`$3aoK#VZnuHcosh@yzDV--!*9NB
zm$ZS`!tL~XX5BjHp_e>Ich%KZ`Qh8A&U;kSnyW*51piBQG(-B2Zm8=}DR1bi^ZA+b
z-1Kv6yv1YxisYMl_)5|S{|u9~`A*Rex}BP;L7tMd(MRtnX)`XF=Cim~&u6CRO<g?i
zkmnc5_e^_lk~GgDUzzZC`9=EsYvkU7?V5bG-m32^fj?^nZyNmZu+(qt2hU5|%(HX6
zUX<r^q{8yw>G}hbHuXk}^{?g<eb0n9$_3vS%X)U|znc5#_lx_=Jwv&G)RSp^iskv3
zQa#_iF8Df7(uOa=+3G4kp#ElFzb!(CGR=3X;Gay-E2KTq9rgFNm+u{jJHz~+C4URa
z-vM`qQD^>+8S;0|kpCOWe^lyc8G)~lu^<@7zUjzciadtB-aF}b8a{7ZNt<<2hB6GZ
zt0f=XnbpNQ3Vz?2&+T^0=XP`cCsL2myVK74`@GKiT8;l)ZkFVm@8t*{bmsR)zFYae
z8Ojfq{54X)k;kHr?+r&e9>Yf@e=Gdvi|HND;|G#&@X<cV<9W;k7Xg8*=5e~e1}-0!
zw80BTuYv<RQCm`9tW(f;P0+uryYLa2%F{%7)7+)r);&|(@xG*;?I@k0%k8CFLuB|_
zXTITQ-SUUwU1vUmVJQDgw|uwqFJ~yv`CR@mX{R*PN*nx6Gj%^q{|vv{K1fptGrs0t
zJVfWW4A%Enxi?Ea)8#`408W_4SugqK`zCF^AKlCS`!`6wq1S6AZTJO_lFsl}x{rR}
zz~Nj;8#>AFbGbzkUC!il+n5IYQS!|?yIRr)4+Z7@Hb?#><nsvpTk_5Ko$oXJ^Y;VQ
z`uhR==Ied@=l8#o{E?iAE3hQBTq(wp-*1w9)2{zR9<RB;QeA!me)H8VX~RF>3#N?U
zH{+xV;m@r#`aLrbZ6ox2n&<eex?0EUeCPXXf3M#+<(%nqM?cP$^2{Uhb*-e$dVfyR
z1`f@7cYfDdt{32(`<Jy$x5w~X1(F`FzJ~odQorG!w??=4z3rr&8LuglX57h_^Sy25
zy$UI3?6}TyJ4(4GDQECuE<VbAbms4xA%8c?zol09kLR4PR!N(7UnJvg=Hooa^R2Of
zc_yEee2dQPt?R`ws;hLCP8+_Yt9r+vULHqh`_|X#dJJ4ImG2ll(yLxSH}loicNjhM
zciII`%{-d=O6PL#;45>WzPHKU2|vGU(BC!V^uEA_SqC+a=dJQR^Br?<W&;MUOwWrC
z($52OZ<l*i>NoQ?8UsHX^*Hm#A)j&A8Yv&ZZ@xz1Khs}lKGzX&$=?QfZsmF1@fbSm
zVR#O><TJlhivRlh(Xh*sE{vHc|4nyiFR(k_(XV80%#()`8h(b!qqat!CIO%}Helg0
zctIsRc<RAFANc{q9?Hi59LiC!lxLGyq$>4}M(>5{X%TNZ0=3G)s$`;Nze)gSeVCfb
z)vvz+Euw*Dm6(U>&fs8O8ZQl{%{Dib#d`F=AOFQ80J%k>IOqj)03iXu8(#*k{}=b{
zKd0$xNIhPk&*#T~Tv^#U`p5r2f6Z+C@Z*m;{9mR00soIb9`&RCkJ|=Ze*?nZvclBP
z0L<5`ca=Z?<B#83_1$CrGCzFZnP2uhTK3~nUX`O(#gF&gibyCw9?#AFF-J=NK&|pi
z-9Fm#hu7!=j+nw1wd=e73o^mq$tm@huGC2Tc-20lrAO#=lQ2~4abgEwOXN8LUi^TQ
z+`RmP!lGWii%a_S1<D>cXz-Asz`<Jvh7I3p1YcW^95s5(HrtL>3H;e^`yEPm+-c`=
zzZt*FuDg}(K4D^T%RR~`P2Oe7)M<D+or~=`W9D94?mcVEeP++uGI>?}Hu*dK*S>Q{
z%$vVp;ePweqXWhsc+kNkeit$&x!z5G?Xu;j|Hl6pUs#mh%kW~(tE?KaC^DjY$<mq;
zzh72cSKkmlBo<GMXiP8vpPX~(as!vY<Xw%>iV-UhJNyqv@b4p!YC3w$V@9m{<FSVv
zXRYt7th_8N@f_>IV$Ufq$@-OF2F-1%yB!MyD|dN)m64-2uQF|5dSEW0VPA3Wide{l
z){8Hm$Um9UXWTE@xV0j9yt=;X9S9t&@%>)%IC{KJ8~Gr5f==%u&n<Y#%e4^%ubm=z
zt!tR|OZ@<)*m|UQly@{zAQj%ROe4JB9g*D0l-$|t9cO-b^Zpy}c<(Nz?5^J3%+LSb
ze@!C*7J|Do(d!K|9|1OEI+A<-n!5ON_hp9dgEQ6d-68k$4<G;Wd$Y3n{$G9N^sx1r
z^kW@oYyDX1$r>LTrNkM)i>x1Y=3k9G)^a%W-$EYicxOsIM$cO5sP_Y)XvWgc_j@6e
zzxM|zZ|rK_eSa&w&$={cy`1mXkC7Sjw?qC2mwI+UK97yF{&C13<C4$*jcf~WmajuT
z_w8Kir_uIg>Sv~TQ-R!2Pp0RAF7%?UXX$xIbJXR$*E;f-JJLFmZIUvxKMG%_9xp42
zaTV$t%^0em7=8Yk>-6^xyfsPuJ7d>1`dtG@tK~WLDe5xMKmXy!2F~C^!}*fW((Phs
zH+t=*qHz%}fc8B=mp6KRqoHG1v0sL5sYqx|qI`w|(owVj%djEFE;f3IE@1N4uhF%d
zc9)-^(|Qz=ajQ%_OdB9$tNx)j^(wd|m0o|EE&&cmrA@y(B%ObXe*U$j>r4St@kY8A
z$5J$`R;|a$e4j1%E9HKx+#i(tb8>%M?qA3~dow+L1LQtZ?&IZ7r|OYyk$W2(dT_Np
zBqP4Bo~dGlxV2vaDQEI3_$V^lRlJv;@s8WI;-K^d{r;NE^?lJ@`d)Fdey?piJ)_Zm
zQ@>-XH2$ltyUNV7p$1pG(s@7;xZFU1ej|E|uD4>f&hNNT>RqevZAXeiLl?LHw(gc%
zPg}9>f2r7sOHbF&qYLGJj?_CL^*uALrs8sGM?mcO(G|LU^8u;vtzko+?P_tf$HafB
z7^lD6x{WShx}8~JwwLj<rA$9J@k&ZRm2q2SR-i85vbio-F;d@KWj<PCI&Eq#KRETh
zj=lBsHi?5_;<U70pchKZ(Yl?1>H1zQ{)`>lq_(&8aL0GVKe^)`{k^uey1u{w-TscD
zx_tX3G7iSSS>o8V;5a6}nogDWZKdx`F+J}c=L&qz*7?yh^}TqauCG+!BygI}FO~5Q
zu))-J1uoI;Gk%=bqk8?Fa`6+aI6~e-NNK)WZq@MFer_s4DV4ZBYvQT!Y1KbXe=lm_
z>1$n|`EI$aClep7-LWp)PSNEn=Ii!!TqEsyQh%@Q<kb3__yj&&O~2FksEk7!ju24!
zyX$%u$#)mYIID;FQ~X$JeI|bmpCy2+Ro1)NPhy^1_wlLkcL<(pmiZ3II&8T%6)u}k
z*6nJM^=s;D+C%48?4<7|zinOWcPen03}0=dHN2I}Ixp=l=_#r3+rC|DeTxw3pD*K=
z+d4s~qf2$UfUN)4!&ASjUcw(U5ACuZ*X*IcTdJ*WIOI^*({jANcL*LZ?^o36_EiY}
zs4(+BLf6xNihj@R11Mf8<7eoA>=P&z_>IcAm7lKRb&b^9wv$e`Ows+QI85sKqlTwa
zfs10(-=kCEdQqExuYEt=9>n%mU1;y6+iCh!D(h~Iz^7?fK=86D*CO`qX2CPX(w``f
zn&8XC=`rQay-CKg#es)PSLybYeyrQG$c&@l)h3+g!Iz1H)Ui_cBZ?!v>{pAxtI3OQ
zqw6b|`dUQ6UTWx@(A%~@>iU{y=zE*=r{#AtUV>Kx;xAz8Z@xgcn{bW?UoA5JQK@J3
zUa9;>#~58-htScE^L5(n+iR9~@=+*!HJ7K(&l-8(>@QJ;@Mn#z?@|Z9P%e0*Sm?MZ
zpXuK6SN+|<QTkqP;6dUpwce%SuGN9Rngwpx2p(vcewpvI+$i-)`=ZiMLl4T$I*{=#
z7yMQ({;cJ)4qAl{wT%`$Y1X4zPseJwZ<73Gp<`=q)a_m*^|Tz7x;~<kZ`y0_rFZK0
z+JgcI(#|%aD`wxJDc|83|5l-Ei;kA}O+h|K#eNCgEE2fsko6VCfirxS3cs>Q;65Pn
zz{&-`6tC9xmp-NY)$*ObFEa2e-zt^yYq>6!9<JU?OB&7M7cIrDTe;xlMQikTny=OG
zH$AH7wau~a%!}<ZFU8_7Y4Bi$jOUu&^*pxyS=ZC-n1{CAQsKYp2VG8M8Te_7oVDka
zDP@7td(NIeCNOUMUAO;DV5ia@e^WYsr=0_%_l;BqW`q+uf4iN>kD<!iaQ%|Np^;d;
zrlCHt>-MGFmj>uf98aRh`m-HykW!wX!tqcnQavGDTiZ}sRu*4bkH3>*l{4$>Be4nb
zL>1@7LzNA6bq)1pWwA(IV<NJmtZd&%q&^V~*C+Pj^n}WWSfs41GE!U1kE*BOhkm)H
zp{#6iV|8^T7C}|BYU(2kV>Jm=H9y5S__j}Y<>E;49m$=WsA_0T>>FMlR2QvS>!VmC
zTosB(4hik7i`PdIWo0$dva*@cL&r_3s)~)RTpEszZQODE*vi_5cw;Q$ya#E**?y|7
zOH4Shao2-`v;>NT%7*C5P<2ghB!pfqiO{t;3b6(qM^&M!$e}fr5xN7Xk%Z%wk@_k#
zT$K&AwUNpM1~`sxCSnl`LVZIO{?>(K%ObI|vN_A^BUNM5#xWXesEow%($q+GxUn`d
zt^UxxBP(^e>gt-ZvW9plp5XW6a}%+e`Xys!g1Y|V%z6xOeYiGAM?T}H#SJS$)o7RW
zG%t*P#~SKFkyxxDHes}BSXo(PeGR77YM1=5CLR+}(@;?pjl{<Wy8Y6Wr8Tux>ZLKd
zYdq2F%VlNLxB)@h|9Kz96QP>=2AVO`$0Lr0RECjNTT{O*1fUGp(z8qaR2PnNqs_=;
za4;%mWimRdN$vxu9!2U8Eh}3Pj;XJXt*+M{cYR?@V7s91V#-TFs=ERwBr)tI8bW}9
z(DItZQmmbLBz9<+K|n*JHG-=17&gFfkZ!!oPxX-rjk}I*+%-t0H~Z=E!v#2xIAX#`
zEUG{!6O6tCy6Y1SGp&_lUzFA-Q-Mi$!nKb<9s+Cftx4{AMPtSU>4!)C7#ALfh?yNg
z9WVFE4J#&0uLp*hFnSEuFP${mM^%voR!pcm5>8-c#_9c?e3S?;i-eXoG%TZD9uLN8
zMIwY{8*5k+PDH5S06#S>Gc{+1{~6)>s#>cBnaj<_`UHyVy28{YY(f1`7_G6LO>!#U
zuvT#o-kDalBogczQT%rdz^q8P8X!~h15SAh*EcXysI56HGGU}z&(UyVX<1nX{sw8z
z9EQJeZKx{N5CtX)MQg*A5g|zcF`!o_N_>|kYP~$Uv0Bhs8fFUOjCI#~r2z(kn`I8%
z6r|5JHUm1Si-hXqkxF{;F+WuTmO(8;wc(XO28;w`t;=oC+J?o9uOB%$1vzV)+7M;j
z0z#nfx&s;3v>KVTj!@r=gl2{l4Rt(>wJU9eGYo<WG}=(PERta2xnP{3mO(lPXIb$8
zqBD*4%WLYZsAC7OrXSHnjE=;yr19n9s0_8ErEV;NYnNmcY&b))2%6v@H`H|!<egM1
z5TwF?;;dhWf_QDia@|QgqWopK7kUsU@PVd;Dr+O*7~T2vFkb+QPT4EKtzoZdpZsp}
zgN9wG1_z@!#eG2+r`E)<U}y1hfenhJSAvBJ$7IpD!z|r;r-v4=Ohn>LRe4p@s;@m1
zuUP^PCbU$c^cd}c!vvXIQvi+$wSOL8o!kgEBZB3(1u%gd64+44G~csOeqyO&0BY*1
z!N|;0iJAD#po&A|vOv0Ape_SdbzKYUi|#`eq@f`{)qo3Nrh}2$=*BoOVmd#zI9$05
zym=+q(8=cKlm@VcD-s#`u!(=?x+}3l6sC&Q)76(V%d!HW*`^ZwZ6Z*!>)1f!&O3qP
z=l;!4wUK&YvLL;T;A=JYH3?S{z_pK^tam!h<E14LkpBc4uEB@a^c24{_615?8Bav&
z=HYi{6u-@vK8mb}f*~>NfF%GKU}JemWF9T*s43zll@x10MtA}AM5?K&w^rTnp%qnN
zWy8-(f)NHWhy!7Pbt8$&rPLSaqUvJckQPr+01%`%3c(^(SH~k(H*CmsdOfpYngP3h
z5Cok=6QSsG7Q)7lqxm>K6hI4^XF27*=!3WbwrhC^9oGHlexk$O!XPvUM@)l(k2F-%
zAKybe<EoyF(@m@P_nXllJ!Y(i6)ba0HW&{z2LnT5Wi%41sp39R#U(^C+;o`VLt0Lv
zKmFBD(^iBl6LYa5m`lbWVcP|8kpkiLHrUzH{x~VM3Je5<jgX#Hz&wT^07@NbtdEDQ
zBLOS~NL7L1Q-%k?I?K~BV=_?kuOViEV#Yul!7e}`RpK#zm6gp;RPU;!kRa5qR{wPY
zOMZ5zsNF|L@<CnSWHqPq&2t{qC{j<a!ZeJg(Xc6Vl}Lrvy<9Qe8oB6()i>5Lw-t*=
zz?Vu*<u`!(1L7cO2kEyL>Zxk1uUr}dE71)J8BiIiVqVm&w4|0H1IFxBppm6;4REAQ
zz%@f=C<dkx5;`jkk{nMa(e$y|UWL#FcrZvdi8DyI-qc<0M`=U!K)O;Q@KR-Evm5GX
zH$rQo%O%3`Wo2c{As0bu!ZPqe`~-PrLbDWFK`awkRnY)|duS<$f{602q(ktZ>oY8=
z9ZwSclc=e!Rjc>AcL@3rXn-mcbnE+CK9h#^psjT7!!j31g^wC~C(9|&%B5Hj6io*R
z_1Y{5h>g)1;4Q`m3~CHg%|T|Vg{s3)-&7?L7g(DH)F|*eWN&a^D{A72I5lGGViCKT
z;G7q&H^N|V`<2k#Ws#NODxn5SB1b!GnE_-K{J9Ri!5o<dRU>~|q9D!Q5fIr}8v=h-
z!%_iVKO6YmCLPhJQ9cTVVpR}^G(w}tA%Mh}0(6%#hgA(iol*YS9)i5Z!MLJ^K64c}
zZmn+TnpoD)m0KTqVCHdv`t7ef_!!SCR0)aii7qgd897;(Mtb_AJDZUFvfw$aGJ%Ly
zP$R2Kpk{#Fr~$_vLgibIPu_MW&O&2d6{wH`HhK;soSj9h*?Ff-=w$_7wkv^DL%Tz7
zjY5=$4)jq&eI&lLAwdOif@=n?RD?am91x1pn*(~rlO_ktsecU8XMguFNoO9tK3o@}
zBKL)tvM3sA;w-yXsJj|<v$maV)t-&vn4<7lbN#QwsoWqo^upGxFH#E9kQ#bD%34*l
z?hl%{hw8%28I}DB=Xo;%0|if_0CcER-bL6jY6G*&tV>-qvC@U%-MO7P1lE(Q5pswi
zDH0H6ElQz4nV57pN|cd1um4tYR`G_q$b`{~H`KIH0jsFK$1Bx$fS&@Xzd9J0L6c(U
z6hl>wV2K!I^l#N1Uo>13qY_IYM|o{T^$m%d>XjkD6jlCKtHkO07FmwnR~NdHx=ug~
z&Ame-7N-u!IocMMl^>R1Cd|vESS-9UNT2TGp<0L#2`V)zicUUHOD=FQFABx8a5L#%
zA|=CywB$!SfK`O_#kx*l3}y+#wLg_vy!z~P{@-T22vQOFTn5g?;i_snGr^0#c4g?$
z@pQ`nLAg|m=@RX}4_vU~cl8Wtwhr(RH~b)egC52!!_mmp$l}H&Nmb81d!yRQL<H1v
zyWyhejxa+_E5O=W1m}1Fw;jLfVTC}xPb3kp3Mayuu-)^&)!b4Ds=NjmrE0^`DA*~6
zHFst=N#XwiYc^}G)U1H{ZroL==ye}qkEwyV#Pmtwim_ZINPE-(y+co*SPD@!BO=xf
zwy$U?uBU^Mm>P*!CdcPSw4a4E_r?mGDx?;TLt<PESz?)H7nLewUc<6TJy2WXTdt-K
zBVb_?3x+M=PF3S~2D#__!%rIH^RlN$U+{r%i$&;-R868ZFGX*{U7VDFY@!}Al2jDT
zVwb*vD}t^XL!X9F=PJ7fIMZc8YMtdu^yQ;GCJpthi&z+D4lhV$w_-l)gv-;4+$jxp
zQ9wd{BCea`%nj0Q>j;8x2n-yIMRig7;IG;|*8uRRV~hk{0}Eh?*-N@F4P#s5{0nOV
z#|+LgMprdN>D(ctTnPNk5xEMV3i>Ub4A`e3FrmS2OP{U7z%m@H`KM;6YFIo7(&ON$
z1ZnAsO#dW6H3M7q;PtX_m6ncv51z@P&sM$Y3EMR0Dxj$bOy(htz@BV^RaUV(&$4Ox
zoB+8uw9i4h>H#K3Veo2TVhx!ASSyn)l>BVDo!200ks$4!#-iwVT;$@n^L<o@rAzt$
z#$eSfS(*qfJJcwJy5`Y;elxGKkI=a|+7)QYNjGi$cB*s_ZhO#Wm_cRiW;?JFX|xP~
z?Hwu9BPovQK~p86?!_8r#a~helZkM{#6jwFClNT&Xd_I1z&J4KMyLd2E6kL-+msVV
zo}RNI8CDlS9mL_f_qem7trg67_~F1TwMQILR>m3xV_Q~iYmm<PpBWM~4L%-Sx;*@<
z%#fDw9i#)tv8G$h6f9=Y7kM6<IeWpRSu>~7>+peQumOezje8&H#P9%gz}3+6DW(fj
zIk+xRu>@^#9Rr}oen5e{2X@5T99!YKoE0S7M8mn_RnQ6ri%l$X71^)(7>Ld2R2+15
zthQyQlLN~`!tsJ4J(*q#(v|S{s)}F$8o-{0Ya0z~XX!OFYr<3)?XqKLQwxoooOzUN
zjGV<!8DXJ@eVWS3lFPgbjvOl@0P20g(!)!`kMWGd8o(38UOt&INSewj12LMQNpKQb
z2I<nIvR<i9kNRDTyqGo+in7kDjLwC7QMfJ>yVij{J(^u}GnAoH2A{bJKntMr%}d<`
z9`$8+Ixfo9tNz83iq@MgZfJnXdO>|A6*i0|X<TDQA1|~@nL~`6qWs9T-Wv4?20rVX
zq!0`{RFH1E!qE-=K|2&#Fp$Di!(svw1Quj*yo$cxUsbzA8R2QwK(FDI00k`n{2x3J
zn44GThrCPevXKA?7!c;BgLE?FFBslxAVdw_+!aPefn+n!s8P3ZJ5w6tFw;X+xPDL;
zErk_~w)~p(DrW(R4%oSy72EAT%RXg9u}NLm%mV1Hw*p8oyr81657&Tw>9IUO6Scl8
z8j00WVjndoRTGq5M#ebJl9#kEY>)&XYp6>YW)=PVzZ1=!H)-B9dSkHwjN*LOATr@T
zGiTEUtZu5Wg5#vqxY`Y_c3S|XvKLm>#9Z8AE}iEJAPUZUgdJJvUlEE&!^@Ql4~e<_
zTM3TZ=P^jbj>N~}(b}3s{R9?0g0wT#nrttI(@6K%zfr^OnKW<0;}pOV!6HPxVC#*o
z^Uo{1B0kZ;CWMBAW*Zj52D)l585Q;$q(6b`L1hAEgS5gy$bwXSsxMvrnyyddPIc}|
zdex`!P{MpbhYW_2Miha$t%54En-;_%%>*{qz`!b}L<VJ4Ccv1^Jcq{5K^lb(I>4n3
zF*fOe(WU+J)u^y(leSVwK&=jLEUQMuo7KREB_g|{O{)prU*qR_Q%Biob?8-`>BFwa
z;pL&~D%u;mWsE%?z*0N>chV901}#}_%-sl%$JF6fT2p$>p^F+R$|$CWV@Go;NI?q%
zoPHBu+}XK=rOdDZIQZC_fie^kxk)V-c*r2#2UkfYlk1s23cQPgB2iviljRVPQ{ZJQ
zs7KX!r_-fPghe;nlmN?KG7QiTOam-|;bKmXjyVs}q@XxSgXmuve!Ow$XxNn@QA=n1
z+s2XGF^+a#S53ENE49AyShnSBU-zW9vh5MS5~PAHJ<5H82c|I*UJTcE7QvPAW&l($
zZeCh;-pS@hG(853Pmp%{%tL!lo44<z*;D826PiDJ(t=4dXHA+sYZ^75Cpzp5e)-xs
z(KRw%2ka-9pGJPB$Eg!v?M^M*V@DepPO;ou4z(IZ8ZjRZC}Q-b6WuAO=5Vy{RjNa2
zXJpmvoR|j9<y@E~8jS<Jjpx%0E<7)~E&c(?Yvt>SKsGK4Al=qfxk~{Se|2N6L2A4f
zvjt7=fe>UMy}oPEoBEQbxD_xLPKKAQZjk7Z<}$;;Dm?b3v7=Dsmp+m;f=ReesV7KZ
ze($9^F*dkxKf%X&JhXvE@$Z?<-BqBC3PM7MMPdz+D!ThF2s4N93rvWc+*NA^vvlTB
z5~LyDLy}b90zf=H(Dp-{zK`pKb{|1IEvrc`EIIF(k$pGVVJ%3P!3m4sr>`+$p-^SC
zv8D>VLt}k{u7brZ)>t2^g8x;V-hpguHy33V5_-0Tf|<l%?+IQ=@PID8l?N7sDj3H{
zVILb-4EC7Z3ZlvGxAl!t>Ni@AwB^j;rrA<EFDB2!1{zntlni`QXO2qXnM=H+Ry>Wr
z+y_6(Fl>o+@aNRqUJe~cmp{NV!xFfvM6mY=0}0QT+FC}(^s?I<<7tnhy(~(_BcV9B
zJ|KF=p~|2_%MaF+ry3s7?6*oU-L7p5ZYaWae$qj2A$t!hU!-0I@D5_zR-6Vs0&l!}
z_DyZ5g@I3b<A5~No2M&Dtr4#I4fNP$%7dkr#!vUr-qZG<OZV^AO?Wp8&tg)+T~)zN
z0G@052RMSo<2$P?;{-#=xAC^t1Zf@6IQzwS+t#V^rE^C?4I2y}f00+v#@maBPcaGT
zh7?OTKvBh#jM7pi%q9Zt8dJ?x>;@iV{FAP9LE7pK4%Zz^&>cr8={{}=Zr|ec1o5?1
z6=(&Yaib2>CzjzQf_*Ii`KFg63*b-2vKD<Kj0z~3&^b3-$XK<@%VIJ{Ml8*l8V(ob
ztwwV82T9+hYh_u-Vaj3WSQ`7apWvgWeQs5ac3v(6qDp?*>F;B#fo^Lib*B;=qUOY~
zgk;y@*XP?cks4Ldco?c#J05C;`zw9*tZifB^!f>-M{2|q4P%=RJDTFge)ZTiM%#-s
z5PYm?XV^6@qs>O-Wazt=9?L;L1DPG!%N3iM$u%5^nK}^lAl<uB1t5H?yVxTBN>Vp0
z>f*bwVKNDXbo!4VJnZJhyE?Tx^+H(n+4Xz|JP)Id@ueEI*dgBXO8#z|M`^v3dS^<3
z<?zm|+IxQRgxL5cy9QwNri;M`hU<Wckf>tC3@9UZkEPSHq?*)#yp%D1g$I?vumiaX
zwMXjcvnRk{)J7uFP+goJ#7E!|yCJo%{EMG7+c}}OW-)+X@4wYL>9R8PvJu;Hq2Ys5
z#Q1SwD8XujH_fnMZJ5G9gW5P8q(;r;q#1}eRHy=*f9#jM`=h#N26CwJbt97iVcTt-
zqMgsw8Jmwn*H|fukN(l~wf*yHii0%rZNP3rRZVpbB#=`(^ZO8&k50g)0j^G<$BW00
zD=S;E>-Z4gqhd%4!`CO2P-2xVPw&<67Lu)r05rO&%6L*+`@)?_&hpZ<HXU&ZixFcF
zAKq}o9;#}Kk~lP`%(;tCsBta)$)5wg*w0;fcOp%TAj%JmtDMUyFGvr;dCW4K@;0~5
z9o)vMF-@uv_D%ChVy~rInt!;1>Wl42!#v|!#Zp*aSZ9`K!j#<BYIE&KS?X9FSeq|G
z;8Ju}RWku*vP?DizKR(&_Rpp3a?Hesz};!{E~d=jq^^eQC~W(I3If{X<o;6Tgp4}n
zapT_z@2v6KJ1a3BVi@!<bpINg&yOohxd6y-|HrhmM)!5<9>-QWHT_mcY`PfrAbs2q
zz+NcUBX(*~a)Rqdm$WJCYl~-YWGaxIv>gkT%8Us&?*1BV^eghwax8H8Td%-&U~Cql
z@<*A#gYs54gen))+doxx@e}cGQok|lC&n2G(orufvDw|-Q@GV0Y}=vjl9nylcViq1
zB1n~k#iK;8WH#7*3l=vKTN(OE8}Wj$5W-d*SwWv*yO(U@L`F9@v_ZM^9H|yC8lgUy
zXzf8#KLHJP2s(;~Ch~3?cu8<{8Tx)9bE>>4m8QPMd|Kt9h&qDz--DZ#<&a=oW@6>0
zBKXu;x{5d*gN4o}p+lj{4}1<oBD5neQE04%oWeK2QM%JDS*bX{?Ar&e0@Ya6-ECv@
z5hkT`PmEEg=`Qnb#U=zCRpYSF<E)^8Si?@ibj8Og(hx(Cf-YCF*#y)x2SZmqj_QB9
zuMZl80caH6CxYfEdH+MFp{o<6EDT@jX^=ji;wrHi`kq|h?lTCpm)a=l*p1am!!gDO
zL)+q_0aq{CsF)%yT2m3Ek4~_Gr90WdrpALlfee8iFW~S^Z5Er5p#wc_KbjApZR{X|
zLEVImIOA@uG_^iz2(ir|!`r(tafo|VhtM$dRd5ESQ#3-1&BH|HV~U^q%!`GM9hw|f
zWm}`qu@P<6$qb{BB<H8-7#C3a(k*)EJ9CP+#>uQVrPT^~vY^$1mfpouXT6cKxH}OF
zuwe-M(b>9Y_M{JnAp-122HSre+}#qx@t75uY7FZ1YxDjN6pfuiA!eFChetB2Bsvo;
zq0~>q{@OG9W9-lBnSr2_mgz?+ytYv(rVJ$__TaNTR^5eaRn8rA&~v+Zi3RUiBCaAL
z(c1Ss@XAo(t;h$FU)h%#8SVvRvkDiYUB_;A->;`vkR~RUl}+K7%-i^PN1PI9f@K3?
z!(4?BEWN&MDNL$giG^@riRNT>qOaGQ{S%n~B>Se6R@i>aYVMHQkv^#^90l1<7Qv7(
zIh(6I>Xa!iNXy_mrnDHDJtUWaMN-u&`u~t02*&JC(dt2k|JY8NV(r%v%`A>O-(gl!
zPKJ8=Z8TP|dwTS@o#96(5340S0Stb)7@pcSELBd{KiGx|-9No&Xstkg>H-Q<GZY*t
zt{eu7MG-^{A?Dzk!;!%d)dCy$R46U%N&-^D{yX(`?uZO>MrE~e8(Q(GCbQU_2r#7Y
z(c?_|cRNE5E(1ZqB9)yl-XMMTjn+;vOM{)(GB{llGgU6bs@djXSfpSPhRpxgYajp|
zMTghOGVH}p+Z5`Kl5KH%POY@0O1*q6!!Oh>?ksFNzS5f7V9<D+xcXqmKDXjJ=r6fx
zx`Q<O3Yd8smeYHsK5C3&UswcF1MUaplZ}L*d}~z1fSQnYjjp1c$xI2W;x%<uv^-Cd
zUhu4Dax8Z~wc9d%5`I|+56~clt=VVN%-Nwyv*y9|Z_3^j-8b{XbA*<ATsiN+wHy#3
zNXAtOy2Z_kaSTPml}rE2qsC2ksO8)QS!I3Q$i}(9!SzyYt%8+b6X9J3xXzQoYbGM*
ze;&v^+ZllA*at~pcNRm8uZvKImZak$$I2AeyEA{W{rYRKTTmk9Zq=b_ORD2-chPDk
z3}|7<xg7mb8;|Jn--$r1Xts_A^`W><nN6=p^oMJw4hHis4t%Iv#%$PwR_w?_8Y2=l
z@*eOTU8~rm;dp#Gww4tF`-EfINd7+juF;?d7D5%39tRn9Df=omz?I-YfDg;()eW_>
zKfum#**J9NGL@<plp%KTHd=ES(7+g^qp$N*h4zY`b_jh4V_J1BTShc`rUzhuSXmRP
zg-rwa^=xA|v26#u|0wMh&l?z+k-#oykZKu-1MS-5D7NxcSM46y35vs`aTZvL!>lXO
zL8w&Y<C6hgELYTgci@y&rC`Kb+3Cb6X_W!1Q44{H$KPzfccrPB7-N`D#7YC5q<lzj
z#=^712?(gd#>vGIde+*6h=JQHtOkX5mC|PjQURz8aV)$j_9L4o<7u81bA!cD_OxBq
z2Hr>iHUWhYJj?y#&p<`MlSAuLN7lC8j)`~;cHHS9w>@C+gvJ~GB$eStSlSiG5$VRt
z-}VV%&N4P@C((ar-Z#x5n~aKgJ_5$XIVLI`vA=-Mk~Qbb*-tk)ou5s$h4=lOC%9*U
zb!XOrIq0s)V<EThdM=yEa-&M==5NFk-b-YT4YjKU3A;RG2ahF-*wh!8+N8XJ{VNv(
z8e<LNDh`!PlcB)pAr}a9YqTPz8`Y7?8heYeH`1m^f0nMq9-JWwGj{`bu@GuQU6&pB
zUl!`sAi-{f)&Cy>V1JHb3DS4)LR5Aq&}t@jX@;w6TO<c;Hv$;|=}isYAuGnFB1lpm
zg9D_Dp%$M!jGYUWm62#-9ChT&vhPgR`)B8TNF2@(>_-J9N<%D+2)>jJ;V^X#(R?_z
z!TjIJ0@qlH<EhQCd3M^FlMITrPMj6T1|X9{i;W%QF)IYfxi4sqm+G>X%7BSECOqgA
zb~LGc##Kpk%ujJQrJJ$o5X!v?T5HsImLj~^_Jg3?5xVJE5VD5l&}l-4$_xU40EBy+
zb&!*oqSqlJP)(ecyqMDFr0D+3N{uuN2V#X-WklQEg*jIqoJ*KR1M{ik_S0n`jfxvZ
zGy)m%Wa~4`Xpfg)mtbYA5a8Iv%j=9)P_g1Y1aRS4%bF1wI~wc)v>2De+e<6YFdMWh
z_8NeHUP^^<itc%6h5sx<|0dL0_K=bpX|2WFc6Zi#Z2Q2<yxU==*@T9cF=KlWFutb{
z$YJE4{@U6{2Z@g3ebF1>qm74(1kc`3{wf19AN>e(>OdT7*OaV-6l%cCH)BDd!SjHF
zap*-&BrdeZT@cZox3lRA1Y8TF+AK&n;zLifYT2DS#3TXc45kWkIs}`F8R9}LT$){w
z?_#4I7M-zh2pV>T9#WbzY|GI4aHk8HflI@_;S&-XlWm++5zA=_cKrlt^}kX)kd51}
zRQ|!eeu6MZ!`%JMWJEKrl8wrdVn^7fQ!4coq%pHoQhhO<s`iaeDL;c*Kv6v<0=nyc
z)vQ}|Bk2f}aYx0WFvCmWC4=UJ^n4Ek2n6X=0IV%kg#(I?`~-SpiI)pzLbD`x-bI|)
z*we&#jI)C<{LMd1)eYERvbvdK{>r2%U^_U?*%|vhvDYo6qaEEmOYwKkrIQ&JOuy!-
z*x-PHaZj*XX-S-}`9_O7ovesd!4ina60s~%s>fY2c+YJGrhbq8xM3MT7ucq;j;3B=
z({u5TDAtu4;jLSWtn=0@7b>`vLBGeQUS%FMEG!rUWxt-Q?xx}(wSNV0Q%>wUG!dPQ
zy*pt4pfIPA3`5rLU^CQ$h-yKYJJI%8Ty|qU&LOdsJdhC5EoK9YEbrp(dz{VxUaLK{
z6e63}Kv-&4j8&V1d8eCReEReW^+>s6YR2~H-CaS=U}*~iGOmPEFy59iQJ~B*$|;i=
zqzebb0Th-5>;<nylsed=-n{^11snR<Iq6nQQ68k-5?E!%P??HClwDr~s&gcDt_8Al
zR2Zn_R8Pg}zo-ky3II}*pc!oc0ohxO-%oXqW?6O14{MZEtJKLuh|2LUzGH+eP**0a
zbo>`AJn~MJ5Qih=-BENQm;sRxe?mCrQP}4qxXjXzT@4Ma37pac<nbL&POh$rL9~G%
zRCQ=m?u*IXs!V*#beuTO8{84-fo2JhBH?c6+2!En5T$Q1?0+z}&>2Qf?h^a`x=!&?
zIMv#4+%*nXp|gTC=2-ElHF12`z`)I3CKf>T`Fj#n)p~TFC2Fj2#VUHX9fk;nrZnkw
zu4E9hwV(8u(Dodrc77SVD}Vx6t;6;ndLQ<1Ef!bRECF69eqRgn2ERFtbDNsS3Q{#Z
zgIOJ6cO<ZE(?&$!^vyV3S%P7M+C*oE^?2^a+U)^fsx2b*hS+xv_&+zZlT>6pG{SX-
zWCF0H@@0cmM_8-8wlaFOfEcPkSS)WY917>}de}1?BQzX-y!OasOrVcMyhi5Abo~F!
zSimxVI4rv+HkpM~-uM<3CODcTZ|^a%ob0hhZM)A;zX-(}vuqplK&I}GAq@wWZ)8vP
z+EMU*YzRS92rg&o5h{cb^Jp~k9`Jg+ZHCHmHVSB!6-wmxiLQX5#@UG<b#&6g3&3co
zP5(;yMX%uO0N#@MpSuj0KH2wf?g34&Er?8JuK>%;`vf>cHa)3fvDvFESaEV@Ns+T#
zOrx#1iGk9yuh;@f82ePR&LExjp*l=Mx8G{CaaP50#MvgdF(8QgRWtTe%=UWtk_O?%
zz-Q{jRE%kBF+Ka3SGl!`7;brFP2r<aU9qd69Gmtj>5?V-)gHb_AHWxYcie_xumEq2
zNLeh`($3g>tXWi+&LXwObgY<&)PS*ilI#!69^@n={{UjmbBuZBR_IO$PcH7*>78Sj
zabUTV-c}xEth-O5u+%mH)q#(kHD}7CS)sY}rcT>;U)l_D9I7Ifuy)u^io65R%f1;g
z<(#oWLTmMG*Vem^yUy&!#G18XNhg_PIL7)z5xFc?)N*C*^t{-$9X8*S3J!`ky&;B^
z5t6gC`MX9gu_m33CCLK6pNVN)S*JGG-hmiJ>Fyx*Lw19-<svanXg)Fx1=!7R?rR+<
z3|<3<51<1l97v#4Z|!eV+edza6!z7Y`tTm*ISem*oJYl{j2cv&zR0L@LieX$&8RE3
zfCgpT?$`6na~VN;(y2;L68uff;?QEaT5Yg=yKz{?ARXXkEr`RC6{H(p)slu;yhcr)
zcH|+w1;etMNOp6rsi)7dl}3fcp&{-Y_+{2DKRM;aQ|*p7&F3xLu|ac^G{yeJopJQH
z`)%91^byF_wPENt&wMXMGRw^JGta?hY71XjU9%QcDu1a(QdcYpe0d10>z%4rHVvBY
z)#=pA9yX3hzkGpmBeawNGWp_7fHNy${sFdbP?l?>t+k=2Y3$C0em+^(nUA*u6Xr@c
z(oBoYpoyC^5bp^-cb<>wKlG_O%JSUg@r$Z)`k^h?;*_Ru4CP{yr%MvFVxyH35J=xu
zp<G@;1QA0B4{=P2acFxIn^>0ARMBVz_rysha4(_T5WCe1GC?1JZ-n&?_U<4(THIrd
zZ<}Dl<k6#Wer4r{3O2z;h>TXoAQ5nmQB`L2YphE@Ow-czPI@UBuA@^`#?M9#g0yD2
zjV)E&v@90eXz3k1H()Cp;@;HD2qi<r1!?fSPA0>l@nYx3j0&%BFHs6F-u(yXOS*Wf
zxaVoS#cK_4&9}Kqhs|O;9Xuk%e_64y^c1KZWKW=brB`2tL#@<-=c;q|6Ro!RKYUT0
zi(vDKyRz1Ou`wOuP`vYSIHo&yC9J!>oQnu$uO}%h*>i(5+`*$8)5|<<<)Umjsjw@b
zOjl;yZ~2k@M>%f}egcfIF%UG?)5pfEIvxD%$A-QEzi{x#u}CdW);csoWgh|Z{tHeH
zN$S47hr)+x4~{xf{tpUK+hvLj6j_yXCCG+=bpr$}SE94vVBpXZ82}U8-Zw{}oj^pu
z(byQ@SYH*6t)!En3buWQioTLKJu1LyZ@sOyPRXQa?tuMatfZyB9T{S;>HwvxW6JYg
zi#n5FDzeT(u;m}BiYJ$g?Ge8M{0xJSGF7@tj_Nbk*cxSn+8KKpV9y|S8x}Yn`hJ*2
zm3GM{Cp#m61nGlL-R^COwDYiAL8|{AJ?Lr3_@4P{Wd<YI%}=-O&~^p2Anme}kGoRG
zlv*bqK6SWSl<^3x2I>sp3osLEdtK(4FwiFG4EXK~9_{~5fAr+)-meM)q9ceiz(LgE
zqI3S??4*ywpIJLVk0166`&w&Q(d4%qIH$+%aTdpILlWSRaf$|*)Ku38Ys`A^&Zau$
z=09;*f^@<M4t<b)#`OAu=<9UO*>+)fIa=j>6FHTG)vM@{rvdwHux6lVu`)WtLOIar
z!vQglAdmZ`IG=Rta5wT!7KK-c1tnc$Jn~sv_(MzN*!6BB2(o6>5Ykj7!8WD(kRk1!
zq{VL>2u!13(SRdOoig0eY<O-YH<H?C%BCZfkluqWjunbwy@Nl*HI_qmN*b5sAh}Pl
zRk;?MPSjTAN1&@?6(Jv5t;WzkCh<ru4v#J?6LY?DBmct*8l|UmRYu1B_(|a1^q_qf
z9W;X?H5iZlx6g#{bn>tYn)w;YLH6_!JV+fou{N>?>CW&^g4w8Yc@-6bO{qYfHMmIA
zLEkwROd5-DeW#RK%{%atj!WBZHzc^en~)2(IdR{^PZ2kNL5GM0t8NAfNsAYTc4FIG
zxE9;`u`wbZ*Yinv5TXGg+MAWu!lR7sYt|9*Jz+Va=Rxdw_9BO|38zNXSHZcTZEJKI
zqIk=hQ`8@BC!qW0L>W40sZF5Nc8<(kfIE|sLA0_~?H#!YJrRlF*j)PTQ{}=B7h#Ua
z`cDXR?8#3%xoe6#Lpx<y2UgS>)vi>7NQQOr>X<A#R0aB{KciV3tV^xbb1}~#`3(?N
zI7E}X^+~nIY1ho?75W|4mCH)q$ZKmiHw%N?c(^y7uI%rs3$U#WIGZ|lu4pXgzGAS6
z=qfMGnlyJ_X!e|ibl+Vp?PHKdzoa52>>H`hY~qtICv_^BNGBA2aYO+Jgi|PENC=yZ
zV!`7$#{KGKp|o$MBmc73VQW%B``9VY_?8EcQ<~h+p*zyE4>Mg^sXaHl-OF?YZ**Kn
z!DhK6q->na{2tv1|A(YudV|5ttbT_l#B|UwIFH9NYg+b&L(<fm42R_=6)mP%20e>B
zPRfm}W|2(nA$`C{SfYGf08Y<~Q4m2Pk|bD7r#p_Kr+-kyMja2X%BAxhr(egDnn`q&
z9#rEb<rI+;>ggv$knM^HpMTN@hjHO>q0pWMX)f@d2*2Pa^;RQWle>ikAKC~Zeb68Y
z=@U+_5G6$FUHX&@g_trYs?jzyaGt2c27J(S@o{7EtcEmnE%YegMA`+;4OTpZ49mkf
z3MD<f+#SG~R~UwA+yl|Im`uZa!l(otj>rZ#8Kas3I&2io1d5Ol4E8{TeP+ga+fEAS
znTE?#4I)2j7vf!aVR2$rav1V#K3J!|kq#T`N?yz;y5Y9eallx8V3!310a`qN57@r1
zU%`?0%!6t7<^?;rHcdX@G*7ANPz);jM%x4WTLQ7XX_>A1w-Fzp2);+{)Oxi5AP*9v
zYRZ76ic>h#jW##*5cUD5#Z2Pr(HOqX#jRegXY#+RHWP#pa5+L1*x9m_58r@Z5eLjw
zsc<6(ppqoo($l3_C1D^&@Db%N7Q@+Z2!g3AeLRUUl%yn*(>XvGiWN4e;<<1!L29c+
zSX>Aaj{y%l_Puq5ep^#{c}*ehqMw@H<T0X}sdt@o3EIp<hZWqwk;s${l9p%WM4Vu=
z0O4eeDQ!5^yH?PCdy6*6k}Y%E4F^hk7~G?6JCr^032TLMK&?A-AEelQW{WpnqNTK+
zoaZ-mvX7=rnlfV=ZF@6Xz#dlEWI-<?Kt4c#T?2v3=)F%jHIZ<|L!B(po|2AL*ej)M
zl?j-js6JbBPdZee`b^R+$9P>iD)TOwP9lj0X*M(&QMEUQSs|SC&SQ1wGd6{Zs@eve
zCY0<e>y>(wrA@>SO^K?n0#Db)B8LR&)${zMxKV2T!uUgJA8M;!{NU;{f|$jw-1glj
zSCRL04q>NE*_h4atvcq!H;M<<wL2t!<rF5`R%IHW4+lbx0TAfby)q~WPZ7<OGXK-w
zo4e8<Ym5c4n7QkZpuy2F;yAqwC72uypZt>H4%Cqb%m--X<w|C-k$C$fMg7M1q99!>
zYA02n(+dHCp1}YqWu5C_=p9os8rT=dhm+u#B`9WOMD$x~ob;(?>Z5Ek;&IG8%3W0)
zq~qCW#ph0N<bHbXIn9TsI8txwZ3c7(Hq{yD8Z~}){GEv~elcD}1dY{1VQSzFaP%n@
zblAWbiX*f$BLzC^WUUHx1#e+B(pV)w+^KtNmDxB>V%^7#01OF`FvUHpT&F#D?q*3c
zAsa+1H<B-qI_PVwr@)eMkjf2QmSzZ3`AAxeJq+xvOPdi-E^xlZ(nB=XXQEheCO<5H
zvAK+>;Xw>m6g*fJG>hPXm(jNurk_WkTJ2E5CRvo}shom=bkhKvl%9!Wh(KKqCJ50m
zB6QpH9v%IH-UCSji)cuaau&J)I&>8Qo_3$$L+p|e`yQH&U1L>|JHgAdOa>MT)&1!Z
zO;|SpOE*^6sm3Kyi9pib<PR<0Zq{eO51ZKK!F9!ChQgqMwC+m4d(74bV&`dXdI$Jy
zs8*~)G14gx{Iw7Kh3%+XbD&9L*XX(DA=WJsu<HS}uwM_}*;IDa|Da(}nwB6fhYz~t
z*)Mp|=8&Ovqy~D^A6Scy{s6Tz$V@0)jlWu8bt?Qco^s{}>EE*RT`wv*Zw<1sl3)?n
z;Y#dfSsFp~kt*z~SWGAW5m;Y^84<<T+a%7?n$5fK&j5beJ`Ki<kFlh2)sV4S<feOZ
zXg2?9pe<Su#<HfC8(qyu3CC#<9EgynJI|~*m-hDH#0`Y+52eU|2CG}-L!rG{4Gqg0
zqca-f5^TXHScud+23sNY7#K|C&>mZRp+3TP?OF~*RlBKoYj=YFXj>SbGz*<9m8v-n
z(x+WHO{-Te!kgluwEi^ByJ=A%g?7y1BTI2sWspvJfYplntO4cq_|_eSC^xZ2jLu>l
zZHlwnmh#?v%O;UZ0q-l(hrNOKrN6KSIyIPPvSVqYfvhVBoAFSIt2iR1T-9OexL!#f
zuJs4WgVU6>LQ(@s>aHNwUWP3E=v1_XSfn)JK`PPudgTg$KRQV3G^31H6{?|kYF-Tf
za16le{n9L<(AHY*5^+pHe3C8ts?oe;v|>(yqnpv<^@mc3lglY!sx{(7U{mFG^Bd5m
z?rVleI&Z_FT}JhL|C|4O;X-TdE3H|v_Hk*L)3WW<M)<u!9Vse$XQt80^@E@d-#Os!
z1bu#Gw}5wJi4$~*dvFik3x_sB0fkd};m`pHb~76j0SN^#Pm3Wb8DBKR(pWMCE}@8=
z71BGccYwk#)8PSz0HkR4RSO*^pdh`lqbtU-i1=f`z@3Dvk@Fwj4)nuW8|p;Jle)s;
zZkWim2kFbj*lRJAH~nbiT1LCRZ&M1T;NxHhW;0{?F=I15N+PAV(d{n$Io;{j=zL96
zcA^lp8l8+iqg3`~3(~eW^+)<3>8%Ly$C9AdZF>z7wvSjla4m<7OpL|L*Q)5Bsl?zF
zV60#4z~3M>Kp~|p@|5+h{qWWlEN^yPr<hJOHE^Y`L8^g%c5!1(Er@BHu4D^%G*Suw
zRqz#JU2-RT8ZenHX3cGKKYB)PFJP8pkRF8JmI^YW$(;H?>Q>hQh^=Hzmv$u53OrK@
z?fY->vFSma&LnP2SvHK_1lqb5xin2^gSR`g95lw}36N<mVea4^q|bgtG=y;vtHX0(
z*i>84f^_?tn!%GcSk_3jP4Reyrin%(%V@TSN!5q65z|wgmK~%S*u^Hnk@Ntn_tTl~
zFH^MGVlz-$)lRJkD}qq{FpsHE8&Su~ECq*8i(E83spg3c4fzf)!WF^towBqrMmc05
z8>e>4VwxK=ph5LTEElV$)Pr#{uxCM<hK1jArOVH)2^D4qfdV6kG=^*SDe`XvSvq+6
zjJwxfDH4r0goS8r7*S@`fEh|FTSMM~+le|LfdlR965V06EgMdayNlR?>F8dz{wOn+
zYKa1Gg*Sk6lvyB#IH8(T-yBv26@|bMOebpBcHxwuIe&n08V16}ti%jeMGmd0jL-|%
z=co3OWE`e#&W0f#p`o16WJy+KWf>2P!*SvIFt->!N6))&V@w|j;ST7pvrWW$l%c<X
zSTg=qyDrXH=I%?S*-@oDfMMRTMbwD~G!}81Y^?n_wxyGy+N7hEvyvd4b`#TW4OsRK
zkQTa2?{`v&0AJMFg4yD*b!!kcPM!L-p{ns9y?M86s#XX~@27rkBpglv2GwD>Y=&UG
zW<Lv7)W8=#2D+H^h68A1f-<eO3DVLvcA4EaaH&CGlk$7%4e&&0s9TJ4RA~<MD0UR6
zAkB>>PkUf-<TMDOP;0}7t)#b4(Je9HYSHKAurijFEyUj-1^&)s3q=C@zqoM;-SDYB
zwxaXX%rx4<Sd4W+_0CtA#HtoJK`uyDk9auL$lkQFi7g(`&9f~}53uOVD)=ZX4nK;R
z$eEr5srY#85Qd)#0vFTNqjg<6TJ{E3xc+wD9<hXVEEpI*jZU{JRo7rZAw@<>hh>Yy
zrypP7>BV4MD8!nRU)JhGmyY()j5%}mrdI;4!j!;}yHY}JIk@2d4e?)1gH26y(l@x^
zNEQjqgRjvk9QT2PXYPozLu1c4T^6wFtbw(=9S7-B@g(9?1>%T(%FaptQ&SIuW3zHP
zSEY9?s%NGpj(d;}b8s-KcV>TYrd7}z!V(|Uw-en3?mix^g_m>Muvn~5_u2b4j1f+z
zr>Pe@HUk((!OR@*<c1ZIs*M;p;(eU(%vLsi(y}FkrL3E@E@y-Ude8D)&;y+2OADNX
zGgvX2b&=ST?nl4qthOgNgTlFHF&Ju41M+;Uv82tYXP08Yg)$5U0G`5HDh9@>KwMxu
zS1<u3Btjk-$MBgWwa1$>;lF`6h;H;#EAS@8D%0WRmqjPoQwq~-HMZ(3Rkn?R_c2bE
zBPThYUaXg8f);#f^+hq8rb7zfxQ1E}QWKoKI69=5ODdsETF$448t`^iNg|5%lh`O%
z8;L~eh<OUtS%;VYeCr_#4qQF8z}rvu!T8!l!lZDeQA{!o|KQDC(Rn(N(iWH?O~!GO
zprg?^#MS%$D%=S3ntDpiVT$oN2*-AU197VLW0OQDsr}hA&o(Di@S-rY<8V2lD(pFe
z{a$Z3qKP(zTW71%k3d@-5>K-wD#VCGsi{TZPP~dNU%8*?L-ZlGjavu(x-R!1y;fsm
z)tN5r6G?<|WM|l&Ht1;9mfqvfc?xPk(5yi;UMwk#CQ17?2n%4mnN`c^lV=%Dz?uK6
zorO%hCy7OOH}SV=HiU{Ul#^oMaNv)*h<+BXo!77|QjZ?|=6dXD6FolV^Ld08tlPPW
z4D{EP1MCD~gY<=S#4@8edim2H#`@^l&W4^gzNeb9{$KR4`8^A1u<4p_`Bu={%itml
z-mHqw^<wdvu<SMC$BpIx*3umNrhSu&1uT|c3W4yC#GcHgAZhuS!+bHNGZgJclz{Qd
z%Fsx?VO4=!H(*t8ARKmKvMMW^qwX53yDNyXI+o8#C6P|^E#zTy%$krCYuCc7>1XWO
zv_*51hk4TnVWX&omCcUIfsxC~k}k0{<s$Jm)7xD2_KR(Cih`p1IMgd6b=l%<L<q$m
zO}&j98mVYwf^MD&RX`mdY1#nqVmOaO?<Ku(8+At<gH0M%CrC#O_L6psst&ToLTy!(
z!+PMl$2;XY5Kg(Z1q)}Vo7OvN>*p03RXW|S_)MG3t0)bMf%pLue+B;pP24hCg}op;
zUKfs{<iQ8mO~2h6dt++qmr;rG$KP~8vpYeuDVje24`BCnq)nVBs;R9@D62Vewqa$U
zo$++vm`Wcx&cahIaUCqWzSD@e2tq?|<jVr<<|+=-MTjE6N=SiJONXXR2H~y5H5?0-
zra?>CiR~@b?unS7;Y!8~L0W_@F~*{s9OhKN7DEeCS3QmH5RUO@Hq9h4_FjNH`wk@y
z-%QlCvC6=E1|_j&s!HPaf(-iAu4ArhuFj?cRBYi~fLSErrdqYvnAE4bzaONlR&x-h
z`kMGskf$F5Sp*FtT)_|@@|o>%VyW`{QCc(#6oPi~rejE6o)(^5t&25dkwOr3rdD)K
z;Q-2_*u>!;5Zd7U>pY=Hfrv2`%#(eY=Y!1wbu`;x(_KyULSu@M^mUlrSj{_hjjUlK
z7a5t+ntJWTgF~eslFbDht{Xltk9DCyW=cm#%l%&ZeFL29!ry2qqY*LeSOaVvJHB_P
z+^)l#Tu4p>Byj4wr>qs{*o^BcNMu-i=k4P<Ke9w^;;`gcBDX<$KcC<bq-P*5X;U*4
z&+*13;aFso8J#zW-G(_Aj67%<l=@G>j-d4amQsSl4u*_RQ+Is}GR(u`xjiJeEWH8>
z_W36tdyNJzPloGAT_8UxqAaa{8Z-{uFF~sjxWfW88icSOO3$>p%_SB1f-Zti%3=|q
zZUxf_>lM>^v4W)JAv}902qLMJz$y=t7e!Sdx>Sp!4cD=Fti)PI35W*}q;H!1G`)Tf
z4#A|t<q}_u%>(p*6U7v5M|!Kp`k@Aw)_nwhl=6zz!0x)P?E1LjPXlMB$H)1Jpb;y|
z)a{=pHz#rEPXZAD;ofK=ETbya5Nq0>$F7mC>8bq$Mo<~(KLtk$pkOai4FVoai(|n>
zM1>7!5cozYuAEJVV9Helm9L;H-bi}lg4sqT*lq4=2x599<4L*LvJkBgwjs6-*3waX
zvIcTV9m3GWY5zxwqLu8-6slZI<yP2#4R0<rY3{)Oz-Gf+VN(>@7KNRGP<>+jpm3V(
z98P07Qmu}25t1!j=f->3YIbEk-0BHZ9ju3})rKvF)@fPM$sXAG)TuG-GG#U-NT2A#
zg;`bz>CxOX<Cf<X)w+Q!ItI#`cqANyj+q0^8HTuP(QPBSXLK8;{_&2m59(aM4P{S~
zY{zu)=Psxz$zgPhRWG^{3!TlIHhrRvN3cg<z2k9<Ju#!4QgU*`3UzL4270)|gQ6r<
zpJFC-;RIJsB{SocCSCzs0Eljc@~%?FAU*#AS+`vMWoL?>KnL6b1g@OGyqg6&TXsUB
z4Re%oXkw5m{1|j~SfVinLz$h#XfT}zX|LDO94s){AV76+-eHpHA@=<Tie%B%47Pl7
z4ZXWT7E@`TZ32va+4K+cZ;)~aK<-@%TD^>=^J+LxoDU{56WF+t!wl2;|G0Y(_{yrP
zZG6ozAc!DEKrApIAn5oqjbRMq!H@|Mm_{;%e$C|GWWuD8n@j<bCI})`X(G}QP!K_+
z2vP)5K)N7;G*OTuC@3K9|E#t4-e;e4_PO^alTp9__xoOlB=?@P%j)Y{Yi)T!Dxav=
z%9+^S@V)9;Sb(Apig7rBzK==7aWrFRq(WPJ(BFY$ZuBpxBAjMgpjf`MSgx$0u!!sa
zmbUiML-}Y!N#{oN*dL8TE@LX8vxD;=Jr+GD+DmML%tuW-ryi7OQ(1@58ezjUVx;l%
z+$L}NPvR|B|GITc4%vij8iC>}wD-^qO>(6VF`v~uZR5Dk{D-qqS~x`j{@V}%>Y<hi
z|F6WT<B-8$E=xdu_k%BagKq_dnZsVOI~4htSL5WQ&E(y(At>4(&Lww<73sAnl3%b+
zyUZxu&%%@trOuYbl2eT^>p;A(M;bHJHW=sGG^=H9{j7#Y+CmUY?6tbgML3>I54_0R
zS~^XNTqa<jKYDeD5&EHBo*YqdEmpKtSJv@0{Xp?^JSw2!u&QlnM7kW9D8b{FhNuf-
zYoevIZ&&<O>Yp$vqA94!kl3FxMH1s9dl*444EE!=n#5Wz^I7@H_1HUfg8^+;LQ|b?
z!3nca|K>>Y3@Cpz41ntmz&Fs|tTkt#j?8%E(#k~}VDn!t+9>U{>=R#Y(%1k|owcgB
zCe?$<=uiqo_Ucy<eD6n(Nm;O|diSMJ0;_AJXYSu~p}af6=a>A8SEZt%Eo%N){*9;#
zcSFb`x(6CV;zKoPi}Sw14KtA*r8d|=arP%Zy>u`r4_>Hk^N!y-xX|I6lo8$NYSm!C
zg_F?8T)~YB=wY8*=Jk|Y+e;EItf*O>u*?PbM6?TxGgw;Ol#|Oo=ogsPA)wE!O?Ac%
zsCs3<l(f1i(*`nWSS+MMJN{u{F8v?E2EBb{T6_yoo-A^?;oqysO-iT_WgUL2chHqv
zqvOC@F;}%qHAZav!vH^?^i+c~Gor<BD<}x@8|-TX;Jss#Vm`eVF^g0$tE{yc8}@d&
z<}<d%@4C(b7sD=ipV`M+Bb3HmT`4aw(U^$74&(?(3QZjPY5TK%Wn29MkQ>tu*>Mj>
z|4Vt4MMrc1XWQC0Fvv~XG2;ASI1df8=gpei*i196!q?sU;SAwb{{<e}TN^t^^zr*a
zvI-gIu~eRfF$a}8;_a5JdoRfJFxw@kz(;g_H;WQMDAVOH;lvoZc-9j#^Ld(%HJ<=O
zAQihvi<gM*!u809%#uPHc$oR+e5uB!;_A9(Wn!GCwXq$SrHxD<@HEck%U#;s`Z^JP
z=?9><&OZ9`hed37-mHsnC($wX#TmaLq7TEake2=MnN+-cIf#~lB72?mI}EFddxat&
zz!>AfsS-8Oi@5%(QPenVenGI!^$rQgA=ST31lY6G-%T5xpUs}y!fcdg!6acz&6lyw
zrrWI?v$w9?+z9lkCP!$|C|f<iS>p5qbYnA+mWrssy3Uy7+Epm^nmP}$ZNp)hrNM+7
z1a4g&z+4>|0MN|;WE)#X^z_3XaM#eI%V(OOJwG>56VL)#*o`TJ1vC^ac44OMAuJ9N
z;P37mfVa=y=wmbU<M4hNf}<0s(VYqy7KmxYg0V=sy+q^*G};KQ2SshEzd4OTDDFCa
zgD;{lUn;hJfoGD^H!d=Ld*CL(-cuNa=6I!oS$FPO(VCceB5r93_ip4vE|eCw7TYCC
zdy;AVC0zxkF|ZHlwjUD6zJ8|}jnnBw^rJ96g1(@UzJ>khX5WUE4b<}X7(z!t4W`KI
zeevoRvGTR<UWW^mp<F7kMC42FL&g#VJKpd|*94WZo_ZYLK~lp-RfAuMgQ|%yA=?f$
zw9CBu=IQievJej<g&%1oi%NoU9Q`g}lMOKWfD||WPmV0#4hRaa=jm+i!c1*C_a>3t
zj3P8lp9HX^&pM(vf&H^d?BG{m3t2q%l*tgM2ZY1vtO9mM-?w_SeGBuE{+2)IpqjW7
zOSHZ!vCoMw+W!`;Xk^(8D{H*_c5b35SO5hwO+}AXYoBzs+fJ!jnG|La7$FEO4ttKr
z%7xyc8IIqOCvC`^QuLTHM5W3h$G?+v4H~2A$HCfo|4qzuUxsq#7!zfove^S2mXOEl
zSO-^EzF5tdrUV@*OGQrG<lXETZVd!F*OI2KS=w$B8$kbrzZ7uK?9+W3wJ}5#wjT6f
zZl(3VID5xo8AC>K68^WcT50_c9g9>IV{G)vT15y`1CbzrScg4WL|vMQo=paPf;_Fi
z)KXI0W+it*#?SUa-wb3S>4~Hp7t)p{z@mV#21Y0qjg{>?eekBE8kO&<VfNDvgwg`x
zaI!X)W08_D<B(HHSOr%3s9bbmDG`n;2ea0PX+4<!N<{B%3zgJsg3dqL$DwfBTcH#E
z2IJ|jFSOO^@Ln)(2HjG>n?Rt7)Ztx7JfN;lk-6|XFt4Tv=Nkauv|z%|{Dl@l1VdWh
zdoB_yD8%h#V-dOG-oC<;$+R_aYXbK-UA`|oKl`aEGyz_f#1+)e)pzmJ<Coa}<Z}Uv
z>uqo63Zmi1&%U$L^~?x56Yruh*oSi1i*Wj9Sc-7O7D(%J`6FjW5ke`WS(2j^x4=9F
zx#%s;#mSDs{8iykVk5iI_ye#;VOt`LOHYQo+F6a7ghWh78BYfq?uG5h2q8?dL1j`y
zNV*xploWaTuyjRzBZJsjJcXVU+n>R&0i^{W(u=oyO~f<Ohi(<W5iyn0GP-T^e0SO~
z<=<1mC2{7F!O=p6VY3;`mCcbDE`u&mJ5Ad|2}uYm6ni=K1*FnAn}B!Iwg?gk%FG4{
zZbJ?nHnvh$m{5#AVg9i}(MjJ?Eogbh(t!0Kcr-9lC<x=SkV*mVje<#4Ug+f|vrYQD
z)CcW59UFKN0rZg-#4VS|OY`8()~VSVY_`C<i&5LcsceoWq+9oMPoUV=+<hnse#W=&
z^S-pSGI)r9Zpu?y5nT~Z|C@{P;zF785qgDf&SVRP(vFOcYulk`XP|`uFk#YoS8oS`
zBCQLd^XT-Gyn8mz2OQJRW#~S8ocE{fPSE+`5;S6LEia}64eUSTn9z-}(velmW0D!P
zh*rJJTW|J7Qr!G`NGT2k<#^2IkX$g0?HL3vjdCn41Ju8gZrl@*WX+W^+*!&hGXcGw
z!DJR2PD^zJ@WQUe92upzHU<C#UJ4HM0|em$-icXY$k3MP^ZeGfRy2NRyhN>Ppi--P
z?0zPCyzg4yQfQbxXRpG}O*0w`&GoZ(X{6ic1Q#gR<MfRL#3I^qt_2jjKr{^Geba`M
z&)GW(pckYlLK|IRfH4<z%a=KbAJ=h=bPy8jXK`MWf7*AVN7=Q6<{OuF4m2PE5z!js
zN6B<}`cNbTf-!Gnuw+_7!Rn*AM@x}51fq85Xh&2Mla7G`HT_0z#}Hv8<_mp`mX~4i
zbrt%1dk1KXQ_*UOrFa6ieHK8xET`mdg3=oZ-uyqZ#?1fg{K>KA3_d%e2QgL02@*ct
z*!DsEkHzV5N*Cw@<c6j3P_5u%bj!OLk@G2&>1T-wZKXSPZFa__^qCHxl=5wCm#m<J
z<gmMFPlkb;E|0n+e&ERh43(g_lBQ86B9>ztxz^cMe}+Gon~HvGlOVGiX~M)JA`fYg
z`K2~54VPD>`0vwg@u1YE3w7|tR`Fi=Bls-;(-IdlMzr&&(KM%im&QU%)837=E{ql=
z;JCh<xto3;2FSXX#!s|9%3gqEBtU!u)VMflz{&T66q{#?o^>~Pb+Er5p>7^mP0NAe
zMe1a*hrviix@A1KL)yJ@FIoqfMc-qvsvuA>l+h1XH^j!n#&=pemn8=^TO}b5RO1b_
zs<Mhap@y_UaK-trho0C-^N4;l+J+9jJYv#}h-klXZ?mkiQe$f~Kzr_1Y*xJ3w4HGI
zBU*`R2eKEs%XB<Ep{jKb@s&Jz7tEi|g)XH{r&lgymIUZ78^wSOq<xM?q}|qe`4*E4
zPAC}${}fRh8V?<OaA$X4*CB_{rr$TPfI#+<13X|i37FU8zx`s3H-9JyzWAupd2cKM
zE1g<F)n`~5_R@`Lpi{=wGWw;LZwOM9{!(rEd=!j+3c!}Sx>>zFK>K4Dg&0?CH6m7m
zbY@*0^02L43-F&P3Bv!QPXY|cgXJ;Ts(?b)g}q%s^LCX0oJaAlg?v8wke5l#@CKR>
z7Xf;yt838z0B{<Z7>OvuROY5zPJTNd!<jzGG@J_XAnR^}7F{FroQUp3QMXsnoHq9P
zvP_uFj5UhrzDq`P5U|i%Mk#9#y#*pg5J)pg&{^g3a+(-+&v=rEflz!7{X|^zQ7J`-
ziSznO1xW_!DW8&uFmnTrw;7Q0=*58hq3=E%Xci)<{!$w%=zg4o6r!D^rsKM*8SBo&
z&rn_-6%BRM5{#{#xQ6=pZJ=6KnV^=c^e|of@1CU@q;?CQN~J0tN1h5~9dv5%;tIgJ
z=d^y*2B1T3fAHOq3TNx&2gqZ(IUSR)*<mv9#|zd4s~~=XQQG=d!&+7>*VVBp&ZZ8R
z{uw{!_$L*5WS;SfYXzFt*VkF3EBEu<iF6Pu&n9{05J;rno&gjH+2*(#ghLsI8nX_Q
zwJA9!BdXd4I3ha20buZL-DF1KL+}Csb4QLhCn0RJ_w}$=+^tzI=63+{1z#T;=IW$r
z#&Dp#4L|NXU1Gl3u|RQa$TLp_NE|)L2g|exLTeKL&YBe39Q*w0C`}-U!l9@P-{wb{
z=vVuu;2?$qUc;?(L;}qzWb(OvrhhA(BhNdJ)q%*=^mVBSxKIU|lgz}e+|0FQ^H887
zwGJn3mm=y29VDfI<xWlR?}2V8I1##UBS;x3!lT#1;rMim#h6-0#M?v}Ef*jmakIyp
zFvsDGGyc2g(?%deFR%vNTPPqb!01_k=%ikOajU&=ds<gpe#>_~H7}eO+pW_#4hC99
zlLv*r{?aqhlxiVKx7e+cODXQ8({HMQf?KNWxI{!JctSD97XAXFgODpyd+SVc7=4gu
zwzmWR3)o++?qSJ*5X>_3WD}C&1HJ1PFj-7zJezghBAFV?fq*5YqV+>>004n!6rFw@
zAhe5$=$P~OKY_-9rG{NvwEhRZ=v$$Nq_Se#nV7>$H-RvCjWxx!mNv;4Sd6xlRALzf
zXKGFNfMA90<SszRWo;uq!Us3zt?GCtHY;6^uzw>ui}+P*TPJXaLZ(6AJEDUDMlTL_
zFT`X<$VIyOD85|FX<$I;Qma!V8uxRC_u{v`%Yjet8nlghYDf=c6@tZLqkq#eN_9&9
zczmLt(#0B^El#V5hFsYKDWXq2?0GLMiEd)yxq=n)5sj~@mw-2x`6)EG0$;<d5;MU>
z)YG?dPlfQ1auJ-h(lV3R@J978Kg8Qxfk-4q_J%<K31Po7#tD6Zsioz<)}=jkKc+je
z=O>(1aohUGaFeEpev|TW**^0iWGP^VXagG+4b7g_5wjS8Y4OoTDEI;TE&_CIT_{4A
zz+B5K+MXOk$(EFinVC2`TLPQ(sb#A{rGj?ldjz$UIUOhlo!coDAq6`guC8uZ1w}`6
z%(}tvd-YrCPzfryx|0B%!F-VMdGB%TXPLXM6)2uTPgBgJhFC<<pT}I%A{z|ys<`vz
zZEPDn`E!5B2CA^LM~mcQP1Z83ofS8jA4k+FkQC0hRb-RSbGBG)4!uP*-xmFV;PNta
zb9<Y5+PXl}OG-8fOOrkwqyu?X+RQ?r>`!QMQ9=*}iOkZ0(_~U=+aI}78`_>*HW+v3
zY3M>lk((yVIjZmn_kvAKz!^Q-u@&X-?9Fg*8KVKrKQ;ru*3M|L2n|WsActT5r8!So
zj(o4`<F2>Z;Y1L;4ao0Bn1X|FIMPr^S|TdWdn{WSv_eFEPuM#T?mVLHzvWqpV)!Y4
zTbRKdl#X;Fz}4G>_PbqYWZN95g(}yODA({CQo9(%l?X8>+aP&q%?*(Q_GAA-D#2wN
zI@G*VoO8-%1k4}~FTpe!`789;@53mL(!kOZNN(~EIQamKA*Aazp9~Uh*5FYO`2FjX
zD^{Z?y)03?4M<LxGhJ#p2b5~*aO!BJO7KE~-qIg=dRu?5E&5LyXO5TfAGMjNG#A|j
zRJy?~ZPhZ|bywjsT!Ajj6E%R+)B_RUgX*K})&y7{z1-w))s+hxK`<%-{dH(C(b~rU
zs&grThUbx?sMa!R-9j6+L&X_(L$Zj018g3zg?LY2Ye%Ud`ToviHZZd`p+^inwvmmz
z7{CpX$^lUsmchPDhsZ{L*gZ=x&Ok<W%X3_)vaolsr%2y>T^x6G2c~ZzlV>CreGTCr
zQF5LY4G)fktL%uN$@%P_E)=S^KyB6%0b#6A-U+;TEM`9O*!zB3BU{Z`Yl1jO`2A^b
z@rN9^lKusfh)YPfcHEE7^^+zdCR%U*o+Y<5&EzX1r-QzTx}QFvIT20l85xV=R~LXb
z5!gm4NiX*mij9CXk*ppBiV(BRme7U(zO?oB8F$UfQoREE6U_Si#j*3U#)fdrKUNXl
zk7STU;*=axQCt1xP;xx<_9&3u@-qGWO7q}~?pUmiR=WTEa3v!txbLJy3?5KLZft56
ziJub@AI90f{0W@x;6e#eFqDm63wv4mXt#Ve{6vZ+eXA979qHb$Xo>;Vs=rL2x}|<J
zCf>i-q{vjUHB^MKk40{;dI6c?-4GfiqW!OhNitZr0g0eGZIPiRtUl5D4X<1=XA5TT
z$3C?R!XY{(^ab=e<+qv{+<H^GjONl3y(SH)xr}oe(_$pCTJ2+qhC+l`FsU<)zHI9V
zj3$eFw3ka=Fc^6T88>l-5jGviV}ip*O~oe^)`MP)7-tDtf$ac$^3||44JQ=zArsH!
zQ<ZG8TpP@6HPI^hwRglAV+<BMU|E^(e3IJz*E_IOPj`k$%v@C(qU0`POK9lwqCr$&
zBRp{8DW;M+W=|YKMRN<@hLl0m^Dj%CAvc!D+{`exHU@c89%>^uv6AX6^Dj8^uFjlb
zDyD&k9%DBHFP#KCBGC6MD~GFghPdWw(7NB$cLjA(9JE?7!5Yyou}8kwVQlK9O-B>z
zf0xozhdLZ*Z+~Gtor?Iwq5-xmxR`uLn88V3iOt}{lP8iy1<{xkd`fQ9erB%Vwqv0`
za2R(tr3;^BhH<UPV#y=33MFPNxy^`XBY(tIw3e7xcAS>RB&IkGt2xNgSHNx1D3}5B
zuTmv25z`0)n_{;c?q!~@mGvXKd6tEPP%E-5>_H7XnM3<*6!c5wdU;vHL=Vzr?KjQA
zm7K8E;j4Qzs&SbjFv*C^q#L}+BNEeko?62;fdH3SqVXb#9-J|v50Gwdg3^^4h!fU|
zOQkYC!lYA1(_%D>phxi)5%q=%Q>imCYGI;}g;|bXL1Pg$gab8p^M=jYVlaON5Ch%U
zO7OW^%+S1+O6H)X+#@=z!U1?86er;m^jB9Gqa4_gSXPiQG!#7l(83{UczVd}Ux!A8
z1#Rv~AFPUG4Z;9)1R8xX=+tyNI08ciQoI`uPt#vbl-ojD(!8tDee`j3?XLI}4#%|s
zqb%lX&)jCow!>H3P)+9`9cZY$7i|l<-kn><qs<b6)mSWI)vcz<haVDfr&YVEKMU^N
z5Qk`tOg7mXPt|kuQngFP)l<VA>89mU4J|xla<i=iiy(0F-1Jp}eu)R#<%>djqJOTr
zzzQ0BBM>xPeFF$HW_zFsW*b6P^u3QG54i*lt~mAz#P{hx#Lo!-4fGEpa0v$Qqy24%
zKqM{}B5<&yHp=5Uv)@YMQPe0-d2X^s7F)<q^>X}+|H-YjJv$ldu>|boND|Q9qWy-)
z+H<h^iqNNWLEoEn<#%te746}Rid}s7ImnvyVmJg~{~p%>_`e0n6>%9Zl`YW&|29z`
z*EvkC-#*l3w};F@wUe<_X44kQyR{3jM{ENd;ggAI)*50BSHU@FGjOrtolwoq!>oRQ
zynikXgjqr366aCTEdaHPTYv@J_DwJ9F78wsYP~8H(NY;MD7lbxPzcg7*xFw#=xBFo
ziSrp$p(D#%>}?z5j^NT)hsyU`rE7G=j}@1ySvQz-^c#3xsCB|{nvoh+ITe`=5a)ls
zzYcIR25@=~LZ*p60WO3KUQ4uvGB_OiEvPvYJPkU)c?A6uBva-Io&k`QIn~N_|LnRB
z8gm8`H-XrAcjZnu6Lt=}_GUrV)g8+Tzsul{C$g!AK=%VC%~UxJJO(JD*8cw1<w3V<
zC)4yhqU9g8H0}&bD|{mQ%T}Dv=`VKaOl>-W(P!GV9Z5FMoY%aa|FpG`JU%5mUzdj^
zJn{h58rhps!WO*$3*`6%S&u3SVk4O=4mZ42b2li-l%&ly--DM7@HhG{v6|vsr~Ll8
za7<K4&~vj|qye77WKW!s?{x&Z7QS*{QjI%JX|qGdSa7fP?GZhF`J{!(nvZ)5J?DwB
zP7i!PqOzJxJ)HBUFaH`&e{VOc69IDjCJOW7^hnH+N$p^wFPTuAwrssk%Mxhol--nT
z?d$^-1dKhD9K$s4p=nryw2+mXx?#d-;)ZT!j?LQWX)Ave6U4b@5lvvnWT{l@_4j%%
zqk=2d3=D*ef=6#mK^wQgLtDGh%|ixgi>(;PFs{P5#LgbHRYvmm+!r;FQI)-|)|iD7
zQRkMrs|+()CA1|J`rWA9;Z2r1yNmSQSmH2Z_y2$LW;;-UhUGXURonnQ4+asCZv#4%
zE<l2vp=Z(+QLfk1h^_q{P{;N7U*J;>fWNayQ)eRJ3j2l5M(}n>5P%F1*shNznCrzX
zBYGE8t-1Tk%FK4fCh7`C7$aIART5kW;YidP+FmA<ak*k7pq>p#OPLj}?i8JjPL6YT
zZEmceUTB)N^K3fsBG{bbigVtQb0&!vqM!c}8&H{dDHwoVf9cDRzR={KQPXk-Gz-cH
z5XQl>7>Q1o;lZ|AFYWa04q+FzuJ|tzo%#`toXKl*r2L*oVWtmT$_^F$GnA9gsh`!<
zfYN((+ok0m@CL$RWrA-e9IY{qB@+;(@9*ZEeUZ)pn7I`zTtvU;IT2_{R1*9BXvD81
zuWL`WiVOmXEF5{t_p&|Sb8^l6hlWG_a8wbkI+v9Y_CbiJ#MrN+P?Q8-j@urmvR-JD
z^17BSc>%<ft_uGpmf+ulxz<03O0nMFZhDYA6e7!o!WhI1runTwI{OOU{iOpV`syRd
zg4jAcjYxLihXeMyA<KCN+$!tv8VzCd>z@HyR%-u6{|EZPTNGvL<mTw_UBt|VBr-=0
z+ozjH;I^=fI0x<J%emTkzx_~8i_sul%s~YdcCc3?Xv;o2uUb=8J#6pN{Q-{=edwR&
zwjcncQpiZjh^8T(0qs@l2ZGOrMymx*b58TovkgcLHwOOir@bFv`C=D0UZd}g$jVLX
zwkb5)(1Oc@LZhL>24>+FJJIO9bvaG@bAl$t9e-sP#AYQq!$IX94xZ6TDQ|FVpL%<G
z2NsqQVrR<cLqPynAunO+hYA(g5T*w%fI_AIcGT`lPYWlZs|X8yaL}KN==PLtXa$hf
zFiFp~dQ2@YlFp^;Grx?In?AHAC}H7)Ks*jC!f+8C7y2apK879Auh$M5`9m}xF*0G2
z3FDjF^~!m@p3XEAy+I(~Bu7jqgYn7$?Qm5h&EHBHuN(Fo6)|NAzqciKFP)GRyxAGb
zdZ*=pj4ptzx1-fmkxjZp2SSR0eD-Ns7^U2RXt)H5(lO``_h{~oMFFg=N1;^bsAGi*
zi8LAxU0zBi?6yfjUnbJi08)yAF*H<=P7Nr<F?+?v4I<UUj=$0A7SgWa;{w;>)7Ho7
zse1Y%0ThpD38q!r9=xXg*H_<z29*YGfF=QqUftA25TR5YLBoH_Ur5H_Qui6Qv4<-r
z;3FGmX72Ork1|FLtm0=*w~t<do*@7wh$9`*g$IlLlfW5x(M0w!7hx34dWmN-prmFs
zfF2oPt0c>N+245Fhzs7!0a5L2kbEByOnxV(PH9exPC_C~<D<-BRz@-<=j6loj}jA$
z4ZQqBK+c(8ICMnkF4OQqCVW5Q(oto#r?!J{aI#?a)09<26+H-euIVZ%{F^87kwo~f
zwLp*P3$W0N$Qk2y3MxhPj%qj3Zu3J)-F*_A*b`}D$ZsiM^tJ8ure+|zU~8M0Q-LQI
zv87EnVNx0FoZhY_01_|nmRVTi0h+M20!nXm10Wh=$I?1~lY#{4Sr}1=m0W>#Ax3Ve
zLT#Uh*OiP*v&*~yIkvgYdledH%x>JXv4MVxMl~Mi<zHl_Fa%PveaAr>4Ys#q0#K3e
zMC+RPp+>mJISyx}CKImtzC@U^P`h!j(I3hv!H-p3ca9;sy)DNH95&lfiQX(;@mu$q
zR$L;29xJaZlGx)u92JZ17TX_o&s3(s3Mc-MA2LKEy|<Ois_UWd)_ycxk<vQH{lmBD
z><JD%LVtE__`@O8Y>Hid!fIlGD&PUG8;FtR)`waP2nCaBhK15UKxGWAZRg<&$A1@6
z9c}eGOK7veh-tw|roeabP3&#khP|FKRFB(^=w#dS4-&piYbQ-uA#X?0v!&8D&$d1c
zL2AIlMTDG-_@*!k=e{{Rw$)Fdd4YCt(S-L8NJf#ZjqJNt;WxR9bzgypC>;sB5VHFl
zyaWE*bQH+P@nerF;|#}#4n%6Wt&a*X@kGDUVp?>S2_yuW*Xj)b^SnMvLA(zRAfjC>
zMB1?)N2PK>F}5_K6CHRz3+&(SeF-IC)TSL(nw1ln&wR3KHbY!`C2`GiGdwp2LGXo5
z6U;B1s0mYy&rxx09WP>f3mfw<!-r<bj2@N4UrRBE5K+?5U9l)0eH6iT>sOmiCAbRa
zsBjgU{ygA588hMtOVq!@|7TUmu9r62(NhS5WSLcM!e|bR46A7MD@JiI>Fq?A?h|mA
z@n?zo(l>z@(P?V*+9ilLl)5o68L5qjypn5?#h9uAwI_iWF*xP)vs3|^G%|xf#q}??
z8Y(yV>rl=St&5^Ej$9(L1xLL|vuy$+uDU=;&OM_AY8fPoAWvoQQnv*8Xbw$g;vNU>
zALnyiy2N%!xExI<**NG%SAd4Ii4cS+Eagxp{TtG-53J3lE8R5yH>0S&d6x#-aaz#N
z3obD!5p7W?TI6C>iA9vaBGg%Q|0P7p9h(IAV@}t_WMaxl1{blFr^6sLJrQso+PX_T
z6aP-zI{n;E9vrU^H<B3$X8Adz+9UcyTso&AT;qeji0WUN@b@P2Pwe}d`1}2sx2on>
zk#^GyoKLTW103>BU)Fod0C|gl;K7~!h>;GhQO(e1r{)t;kSCoXP~GNeawv^&p?1Lo
z=cgGO@*cu|q)R()y@&BGtnRIuWaz-!E~_FNJ*0GaKKIiNN{>YquluAGA!^-=YqJZ&
zO-y7m7X2($n1e%*F-!=AtU&*Oi2e+hixKLv)G^CW?S4n3nc7;p-X=|jwdI*^+c3z(
z=3x>{ssI_FH4o?8v7=_3@Z|6`9GVB<h(Vbw<fxhkT;c4|M3m6PVpY)chrN#ia_9Od
zb@&PdtLXPo;6BDUM|+?0AXibM?F*gn>p2-G`Xl(9QUT89WoNU6u0T}KZfkNAmNwWW
znqMynSmwMpaH3ogGemy>UujIGXu&mJUa4ISg}#E4$#Qvh!K4d)3mr`37L4dUfpiFp
zaZM=T5zNvSc4d6VBTw7%Y5LI@tCGFfJVlH=nvilNwF!vqB%^R>J}57STI6pRz)B=o
zU`DLeyf)s?ORT92(v!$tK)9iL3Nu|e-0>#tcExqcHu4g=Kn@72DMF84zyMOngC3sF
zG0;n8<g;^fgB%5fDFe*>cTHryTsp8YNu~s<6XrRSOH70YwS&%9vtq~mizB@k7Y&#~
zp|?!!&A`V1d;jyV7;Dv}3HA2WUI=a}Hy85PnyUJ3AO{^<fm;*%(hFx)yAWH11{<jj
zR;Z7vfFjJK|6eni_N;32LbUXtFWf4B^lI!;1hU!{IgVDfUErt{GfS)f4oX^G^iw{W
z&w3(+Aw|*Yin}Eyo5OPzC1muR*5%y%Afol2L=afo<%|8BZvpwPrHOKIel|G^gMLz>
zO2_z1V&RxMvzP-9!$a)-6(|k5?Ly5|4I*o`BLeaIywKg)2u?&3IRG+PUL?%<8%8Je
zET<!-Na4W2PFT$aPNo2R&TW7TQh0KOfAhw|J$R?!JybkK8}8tV1V92I9>D2v5b1>p
zaW`DYH=>6T{c{<ZxU>Rowx1IRv{a<y?f_}F9>j43z{VcgGm~}53gc6Ln~7hCj@Y{M
zRt1^QSVMEtZv%d&L>_`?roS9YWxo?>h}6*)DS0Kb*K;yNW@+Zucs=1i=8CcFu1{F=
zsgRy=+JmtLCuf^xO5}ib>wdQqHO*?8t3!-0K_uH%Ht~H_lN46o(e~)5Jb-T2CZ#hS
z&5#1AQ9aw(0kMaZ7u||mx1hnvrD*8`_My|Du>hI0@zP}dnLIIQpn%$c_CpZefogH5
zKsBncQooF7o3e+hl;+Xlpd)5VBP-%(gnZ%Une?Xd%KLB=OoS?qJ5}=;7JRzGp{l5#
zCq;KFDXew|N>}}E;#(P3Vd-v!JkKXWfAGA&KnT`LfhHd`r=;lRxAay)0Wil=W&w=C
zV2|m@NIhc}jK||1yk9Ru$kVk0$<R>xv@Lt02j~yRPzxunO%lKHK$_@;cT72{a0i`#
zM9^81T5$Q6@HAl7K=SZ8@V}4*2Sd3lMMyl!OT8sh>=ONbc~;e{9d7R%dhf&X>>9ei
zHe)7>^G6*|y7+!FWo1G*?VWXXnf*j`NJ6pXpX~{$>gG7mJ*>7TBW1lsv^UT(3Q_qD
zR27e-$xA@Fgo8UVp@%p|9~0nv=Lskac29Ed;S@UL?4-3g1gakU4s5i{JiV|Cr2B5D
zs6E(kn2%t}kODJ9*O+wp%=~w(OrS81wPuIvv*(5{Ycd^sDufs^BAl_JRq89SZmI^;
zSSAV%s_$>J%(k+@KhS-Pj?$F4?Es&U-Ena=<ZlL|!ecC)^}fy~+$jx#EBXi~U87``
z$H`%g$p<lL)z|X*ty>}*Jym0JY==y~icb;Hzc$-}CUtbe5Ka`?z&bn??Co=~=-FO|
zDlJragsv;;6Y1|#@5&mP;s@%Wj*o`5u&j@1YlK7)y`?H4r$<u$66q7G!QL&kE~YVv
zXdywQ6WV0pmbICx2WkFSqSzWN`ig1qgrNc49*_2^iCV%KycUcNY3-UTC_G>?KQDuH
zy6DT_(W!aLlC{{rojuxb=1J5HBUA#vjvI(vy$iB$PP_}Wk<JC21;bnz-z8)s`XP)s
zyzg?@8m1pL9z)}I3rZJxjORG?B9qeCvm~PPf2@ggYDDyhBRJD^@Mo4@_8FYIA9&}}
zsBujNypmMB)9^uu^h^O+$^H&%e(S%4gKBa~klFh=OWvP*?3?LY<jXxFI?KI1;%+-w
zdRjscy>kPcWMJrJwCR6J?9+*>V&WHwpnw26E!;LpN`^9$X+NRRG~5T&vIl}%&hqwi
z)g2rsL?(c-UGco48=gmr5hsAJ9c52HvG+<TicR3=NeMB%iT~o@0vjjWzLJq?mKU7)
z<+Mc7V3p71m_@rkfrX-evakrpMXSIV<IpZ|P;fKZoVTrKp0KLhSkmd4f%-XaR~XUX
z_f<QhuNMHFHQrRV<nHg91hxkfTfReHzYTm;7wgGdSF}Y#qZx!cXv1}IeNy+S;h7o7
zd+{7k&bXzS|8Qr{qas@Xk{(2j*?vDw+Oq%ErdbjF0$v|?K#|G;E|@of1B|0wga`-A
z;g-(636q++IVhIDU8<y@(sY-(>1WeRI8lf8u+%fOL3$NQE_Noqxq?1phHr9XtVqM7
z(6pmxkQ?@*X>#1Wgt{+5@Dp(#IuxBa@mKD{`R?<H)DH6%M)Uj=qvRQhO22{2zZAu-
z^uqb8&;juHJ$DEb;IE!JOxGYSqLr~mOqoIYop?cZ!Bgm-t!t92!w#;Z3-24uooGc^
z5VSR&wpQ?s=0aEYInXvp3UDNjr>@b3z*Zz}Z+{sn0dHEGl`Wu`k@Zv$kQ)2fc{K>*
z%>46|k)HQ)fJ=gGm-~5}_YY$81QfWk7l5L9&`|Oe_Zcp|0POG`HvC!bFE)KM6IPC`
zt4nIf;F-x)hE?X!bPkfc=cpE3*pDO-&uO93uXWF&*Ka(*=y-M}|JV|wZ(U*vUSy@1
zO>x8^{<u6UA6|6nRFss#Kv9?jt#M!yb?Vfc*h5u2TYFhg+r7ZG!uG(YxlfG|sPew_
zGa~vnBCyiFk$yj*@pjW8;3tSvON=Ug92tcz1}JRYk*}gOA#_V#;-YiPQwh0}5it^L
ziqFn%Syq6VJ4X}lSf>G84Vn|q;2eZ1h_I<ke?_+w9454r<g0GNKnB-KgZ;cQW==vc
zdV*6wS|(PEUMT4fC8<QGejE$~`B~8RxbMM#@ycbDGcB@Neqv3Bcu3sai{817`AF+a
z*?2zY-zsU*^?Mwg)!3AH520#{G&K~&T0}d^anTy4l+yHPjEpLyP}W+lqHMxaeodZ_
zCR)o5ETQp0r~GFk5_&$N;Pg-h*DnwVZbRt{!d&Ad)YX1{s;^w_09JFhv8i9d<T?p`
z%Ee&f;!R8*?92nwy=B2~F28r`%fM0O^o7cMBb~Rit*%9=qEwI~o!c2)$;}X$dd`5R
z59IVbdg%@mLdPt~s@_6p-;yZ>2&q0KgZnGlt|>)d`=QZ&C|5!|>DDe;@R2|rb2f9h
zniK_8C!0YKvW8lMLM|bC9gZ%MN;Rx$2HDbHI%b`kN3AM_8m4P~4Vqfk5?0EzVT@-V
z_O>m9n81KdqrVEPo>hzjaP)s2#Vtp)2^7a&=45#>1OVY9qZp9#<LuY~no@3xiXAmj
zO3VL?P-wqt*5Q{kiUZV%d|ZKt;LSk_TVWltqZ~Ey*rXs+n6u-ip%Pd@q;Nha)tg@j
z;f&+*hS#3}hbW)#Vp#$_dva_TL^hl*fN;?nB*vLK>%-~EgdrHwz*onh2!6SUZu&j?
zqXGY=Kz^>c&o$Fgl6LhNI;hm&3;da17ig>S(RgVPW6gR|2Z1!{!YPyM>XuENQs964
zj8x(ttOZOzIqU_cHFI8yK(ZAnN>0K6$xLmm&+bp6d-E@FoA^7s119JxSS4`zW>&E-
zKy5moN?$yuhi1IwXNi$4WHiWPM3MwETOpP-x7Ur%XxV60T(!V}hG4qOB69@7*AP47
z!3f-Dcl5(vF^D}{JM=!G&^=1h-;bmh{TO1197k|zetku71GZ*k@EM?aOFSHadt3Y%
z8Ce%&$xX}R4^BR<3(~A;pfT<n9{$yUW0~3+bO<iBb+!Xs{2DqKaX4^gCMHKHYs8b}
z&z;Oe71~>ogeb_A>m9xZf1ObYnxW`;+W1{UH@?CdR>~buVd|&>qe|-`PZyA6Y8<<~
z93$p}-e^{Oy0jcUf!VT-Bsi=v&W}zX+fw1hDTfmE-A)vHf?8%z0o3ssQ(q$BczOaz
zlmsmcq%mE85YbJbKOfL8N}&lZdK3F0*^PPd&xpQ^77VE_#7-`a5Z%!CDqT(Lgj6(+
zb!$jC9ViYu#FCqQB1ds<4{suy3<(>MO%F<xy5{BxITp<NTS|_)OIp~{S;uL_Azq}P
zk&9>^rU`*qWe}dxo}K~N!mc4={1_$vv&}0Ims0gk0(S+12ecj0t+o@1Si~&Rv>C_x
zXBdm4;GmTJMj`ULI<ZCgF92{Bq0?=}ZgNquKV?-B?UXFlWwH+67~TFZHXxM`P&$Sd
ztEUqFSLz<XMW!3=x9;F<Q(QxQbzD29W7jkieSd`-0<}ZTT=|IFkA<Eelop6|Cx#@t
zdvUgt1tQ?wBf9i<g9||?nw8-cT7BlSQbWlrMD)$~BuGT(L_vZzH=njyYi>-HXTMIF
zCgO_@fL#f{fNzT)2?re1fz-S`w~L8rD|FB=vhlKbFJ<1|-aZES(bJVYNaZ>Y3^`<d
z^3;_G8fna^`$}oWUR;7$^)Xibt4T`BHXB8==QPf8JtZD&l?X?#j?Od}g%2kNGH>oY
zc9ZH!+@o-*CB(ThJ_K65`$>=@H%UP=r&gMVCkz9lrRUO6!eEHtiRdqf5~jk+#sJ*_
zL(6s>G_IetHbw6aj2QK;<QEheoP%nSt!H=(`US6<i~1H;p=rC(H(=aX6E01dUF2Os
zqZ2PX8JKa2fczR>Z|~v)gsp15ka%q9?c!-saE|IZ!PSW6(hjePLkyqH8rHF+mb1zV
z3!?pyauMf5y23iknHnW}P=<de_?`lSYgzy#53Av5D!ue9Fsyj#+Q=Cr2hK}^+wDti
z>|Ip7!M4laST`lC13K|OqJ|lb^|R*9p{p>gh54wDryigYu5m3Bu>({WRS?%IDcrn_
zhTb0L(uf{M@n5k^e1+mqlv64Zys`z<b3SL-tvc`7c&yoi6j0B42ybw!i_DjXar1lc
zZi8o&={q=nxeztTrd62Od?SK&$%Im7F)Q2J-}aNnfI{rgh|9ZBFDel^xW>ERm{*n|
zoEDe#>yLD483!@YMQc9?*dYuv?(w<sZdgoEwgm(^(2{k)j(+60Z!$Iz(Xoi&YoQy5
z@5i&8<`kJZ%50J%Q7V%y)kv1o<W_6EcP`Qh+;O_IQbk0{z?Q4x&LcBR1FbCY^AlK~
zg-%!Suf`23_|g%5-A)o_qz()vF+GuTzugt^`M;k+r<?+l2jO2y^p-$TCa7$LpmHBz
ztdiEX)SjOaz%Uw5?V}9<ZNnom1-dL!qQJ;3x&v2JS%0qebtn~fXfe<W3W4)7P(P>~
z5X<1faCTgEo3grR8OT|)oQgduge;rIN6;;K26nEKYp{Ue{cC@SW>7FtxJPh_Hu#H$
zLg=$nYMqY!1;`MM_{y};Kdlk||7N=Z1!{hZk&a9;a-X{A90zdM_x!ZKZ#8JpN2(>|
zcKp9dn$JjtsT&9F*jfdhLil{Luo}S81pb3>Klj?POTmER-aq6uJ}WIl1fr*-L_a}+
zI$&UJi(s^%w=Aq4?d>v7n#diG+N<evXE(Rd*~i1U<@AVfq#WQPc0C7}9}Ztn1*H>m
z^f3f<IL1+?na8RV8?@#W@er$1ta6)6;R2Kf7WEd(v}mi^jxPj@G-sTKnmAM>UbWpt
z0G3KiYRou-2n07Ahsc1$O(1)?PP7$xUfSTtyrgbg2kAnv0$tWFUJ6r?bw*WtxcILX
zKT?;<v#fi&=K)XD$hlATabfsao5a?pfT^wf6w!|^LleVZZAlH`hD)Z$F4Huh>?~^*
z;yWkmQ8OGYqRqWk>fxJJ&5*hG#^g-=4(qdliG+8ZH6P=J{_3uvg3Dp4c3_y>yST(u
zc2SGqa`~!Fpqg#CL!1}DVLZ~IebF07{$4|0xOn|{!b=;rpJLfDNZjUVy$GEP24YCs
z^dM=Q?<7utAx2lBCKj2ky1Jd_;=gAi$7RU7s>vQk8s(4>7kYs&?r4@c0_T`S^-=i_
zV~WUL3@DTnu08M}v|}BuwY#}ln)7a4Xdy2WTF}r{y>x856TYDYi}JgnY<3@reXzfu
zbtbwkg9voXLib6-$&#!&JDUyMxL>%`BpGE57Ov9b4+9HQYL2y}yc>F!i{ozzdeXgB
zxJw@YfXf`=p0iWY%dE4fmll4<7rEMsf4Y%#5pA}g#RH2mgH)JYlGXcg4^vY$BAW4r
zASZ!!E<$l4`QD|SS1@+axGsL;!Qr&C43G#KFF__a)cZ4dAvu@)?|O;caJ%=IrB4BZ
zdFatX1U{W;c0SaQ-66Zq5C`k6+YXO$RB(4de#A^<tIQ*Fs~BdNL9kMUIp$tJF_P5*
z_>f&diW{y)%YK)AkPBDQ*<dZxae3&&_*@qQ5Fkb^{T-f4ReaKE4|&NvGt#$8MQTJd
zM~m=agSiV>-6Fk-c3Fw!EBE?f%npZ2>53<$P8=;;k-J??j}Ks72r#%#zfQ@zi!}e?
zZa9X8=LMgC^{S&&2D<PmqU;ioyqbk@1#wGD(R;BC0snp?Tdk%+U~(AcX$H5ik@fx#
znd$}@_^f{cu#7$x1JvBkUMn08aWBq?dlB@k)5ef)U<6%@>#+rRiZGtaogM6d(rO(H
zu|oMyKfOCUsPa<gE$7zcylSxx@L08OssB@>fUBXqArE9~gf?9|%+DvsQ>E$LaKt94
z#^cLNsvRiGYit6>#Sbz|Z;7)occPo1)MO4R_MR1@){3x<X)L*vhmPEGZvJb&F%;G0
zud4$V!v1Grp11)8xR<CfDl|xldkw_!x&Vlk5v@aPKDBbo^w0_HB-bl3bNIPlk+Uh6
zVhnV9k$ws%cL1Y`O7!}^LG2h6waC7F%h$9iRG9jJ5xt!4Ep5H5h<3gUbh~VTHgx@F
zZ6xY*SFj;r;6CuWXv3Y@RYU0=U1QU87>eAD@k(7?Caff?(<BK~4X2j^td}yVa`Ae5
zCrhwd(!;e`+-VzZidBdd6laEoJ^V1P3oWqUgIX)LDF6Kej=4;)-@_6>(4N2xYEq10
zCx*sTD(itS1?7eLl=Zk0zEwo8paq=7(6p#fIohnZSz8F=g<d1j7sIg_yDjUaaja{4
zCjz(ML>&@)85v>|PG@OEAMdm@BzB2BilrH(l?Q!Y@RTBSc(&S@O)G8H8C0(Q299)H
zv@>C#Dn`Vajwah^ALMQ}_zFGcQXBoiZ?P=P$kMTDJv9dSLL<8C2bd{ZqRSB|u`iJC
z`ouL^4f*kySSO$<`pY{SE72&W|52sGv4VK;y7C6Cy!jsDcM<{tr5<Uz!6^m$Jv@Sx
zx#-R#hk_o0=3e;?GII{rv&DvD4E_No9@1M%UfJvNo|<Bp=U+n}s9)#mRala9RGxT5
zYul-Rf1FYr5i^fX;y+>n;P?-OfrMd&2=dIPe%v4ErvoBvQ3(_YDF>Sg7Tqqml_I)X
zvjt^dR{em6rbhDjAJI?Y%<5XC-p-RhvgJluW@8tY+#>~@NVRRDIRQan(HijF(W0m7
z$~il{s~4p8Wu&u4lUcwaJL}`da_e<^1XE=8nAbS3k=94}8aGsZbtCP2-Vw$x$whdv
zF1PWt8Q#JnE^he+yLNS>Rb!&_Ra!)k?J1IJu*cxvKvQ4)mk^uZNWi|@S^DnX$wRMV
z^ktkdbR$nXHaJRc<G9Fc-jtPqdAs@Sr-QOzKJICaX4Hou)ySb4glP+mV%0zlEt7&>
zXw?C@<|C8LeQyjrJ*l7L)Cc|a)1$Z(CcoEdciOP%w46EWw0q%VtpUGU3fPl{?A4wE
zLO;7kFE$PfS|b@F2m$BvKmZ<5vTm0I5scoVDEV8CQM=A8$$637#9%kngU$g)yo_im
z#?#aMKP5{UYVli~{rT*bfdGojT3O>NeXz0ZF)}Hkh(0nJr4<G1XER=~TRK?)#<CXz
zS}P|&YERd3Xr+wxC>vjlH;?c0VYi5TDVEnArchI!oC<K1O@t#v8-GGN96b%u*`=yj
zx8a-rbhv2u`GBu4z%8+NE&5BQ%N1_&Mjx<(%JQ0sqPW*nM87`WgeZ|-z}Ra!EIvqa
zEc0P}9>*k39(;K%f;62)+6tJIpog1}T2Sdb6g-dRXhE-k?pnFHLJ5A6!B42S!ZC6y
z*}=4lN$=XAJ$3@@6VdMnO%^2Q&JUr()(%Q$Ln0|IweeFCBsh}aykS8Abm|GKB>Jq%
zfd}nhjN-UGfH|m`W{{`(#zig{*?r2%T?Nz$2Z{1zj1%4wT>$S5`KPnL0=3&m&zz~U
z(YRI&97D>myj<~PGx$Fd83}oi@tx=$H83R0;;ek15~&5$NTV>*Orq6Sg*rw8gCPL5
z;NNKcrdW8HmLzeenFEunm{;tpj0<`Nbqdm~n9fHcmEoFnG^y3WKA3%~br_wsk+yW=
zfFrzr$Q_|K*K0%2+4fmZFuI2&O&9rGMIWKMVV&-`@fXxSK+%_$#SP*kdY%iRF+8eW
zmS-41l0lNinC8XxY4%acHePBqPX<ye0Yj%%?2CecbccvbF)zFOt{COA2bn>&dNi~s
zjwM!@P4w}LIbqngguZR&ZD50R(i;{J0Z5(aO~q;>k*9t8l(411Hia`M_Ch@-muD!g
zjx3goPJ@0%K%z_f@gl5}=r5-4a^P-sJ#;h3=^6}V=`BxeqX&_&3zWv;G&+}|BzNmo
zXxG`Zch~-_e|~MqnsVe^w?omw2j|GxAjH}dC0wr6_Y;o@@@BD{)ATglO$lDEOw`Iq
zaAKSgdKZa2p14e%w~nC&O*=R4*)+FtI<5VKRcP*vmcoMi-5Z<f8yMr}3-GF`;QTd4
zv?H3H7P!+1eeP`Ve=x8Y7D5p{w^5J)4MX;)3Jl{_B*W>hqQ!jAq;Vtq{g)CG8M(fI
z9!J~>;b^ok>MqeA5*70yIbc1sh|YWgP5?f_?WVY0ri+HuPnJYd>q5)`L~R)z4tXUR
z70l`eI7ad+7p`AvqbYkpe+<_fNA&Fankd0sW%~EnRbxCBrVp0s4}WF71#b?co+lj!
zh69|I!MpV8+4&HMIKdw8YR2JU2H|5AdG;^l^P&frXajco1d_KEE6(Jq+^zd{1QFd>
zalm&tB_ZaiiE+SE^#SKGluFc@M;ZdBQo)(Za8!6)L<C<P;rxfeBoYpmz4%s=+gDPh
z>YGxL{Fr6~(SRifD9*sX!5RRp0eEm*Jt{`SF*0YWr@u0Hd0#2M#Amay4MXJBwfoRY
zVDk5A1FY5Gn6@Xr>&2ku`6;(d4<YqS1cBcEKkmW5tboYjpmg4WtNn+GNG5XH_Z9?6
zGl_)it51p+Iyg~-%cBpx1<rws@6le0BGR9X&`~=5Wq8#X?}YxNg^t!v+7vxLq*?>>
zePWjj--%sVv{7QJ9iYR2^pY{yj2w=0MH2?KK@FPYF9b}3ry0=6h}1xLD^BNH5AtR9
zYSSbwf*`QhXn&hXp6E^Z{0EKHt6!8@M@*8R0U(6YAT;`TnZqMxa%{)ZiPuPU)H@4@
zFev9;bz8-I5b+g*DpLooe~su!R3O4Lo@Rz`VRWmaa5$S5I&MT@qza9GGf{S+j7_H;
ztnIw@D_PSTGfTcabS1D-i<J-A&&J^_o=0UEHttJUI@^sxR=A|~SU9+pGYt8+Bis7g
z5PNP`)@Ab}dhk%Ae&eR=#(GZsiS#J^jUq})xMP#FcL-8Gcx!I(;)GJItd8g{^Z_;K
zj+%w+e>xPD7O^jm4erbq45Xun&a-zV1N;eBq9POEb$oWS%*jI~MBlIcU_q8GAc-P+
z53K<N$zmz1szo|<W&3|y1h;CgDs5{b!JSv~S9-~K-uTWm8OL=I0wNX7A@dT??X^e@
z8iy_xFxa^2iBZ)xBZDG(1_p|YIMsY`O0=QgLBM3jHKmNAYDM9dMSDxnnKyoHLe9a{
z*I%mJC{a6uVnE+sv^2mT!KAr;<|Ddn6f_qP*^m{6ZD7B>F^%~VGdi7*th%Bm<%?bn
zy+wL{N_6-3HB3A2NfRTw@?dNOq0l}Z+Cyu>O)V7qi(NdU9n-|M%?BNMT&=OUSi8Nv
z`YJN&*WW~rgd9~tsCe<xSiYQ5vDm8uiG7;=GKtI7(DStsQtZDRSBkyaKAcfr0>O|;
zHA#Vr^h3F;L0i`#W^e$;Qs9p4?=uQfkAw@RzVy@oNK@A!+sHn`axqGDn5!1j8*&PG
z8;Iu)Fj05wG7}f0mvH<4m25^tv)4t8m}BQxhGXZM`(D{4euHmGu2^6)^75Rx`%@L-
zc(eOTJ+u4R0f%3*+Kn8W!BmB|Zy8^_qrZ2suS|Pffub;Y+3n~(2Yo0Vnzs5atO*uJ
zrbAjT*6Eh5hoaYp+b%3u8(t376vxO!K@0$AhVgd0A+HH}AD^5jlyglum)Lx0-AWsB
zh^9(>Llcp9<{~xrbJl2;upTfO)O__2nmB2DKXg9$%&Q7e$|nMVkMjS>Oq~DM`BTI}
z$^Sq^&CqZ&W;fK&D74I-K6~C=x;C7Zu(1H7`0DC3Gttwz%r)thSMW_h4|`y;835iI
za1?zNP>eizn^iE<HHI#kQ1!Z6N&_>%2R+k~G(yLhr+tesrRtK&^mETk%4ODHc7XWm
zJHyKdGaUul&6&gY-YzpD*Q_)YaF9wE_D!3H5U0%Pxhv<HC%EGPVK|`07~9Q|>wBt;
zMFAp*7>?%^uF~(mV$`rku0jE8CAsW{4vw-8tn29E@n4Iiyw!mn4clCX_GRzZPs`M!
zwG7)!@+mET)ZR;Dfg8&k{gA?tuCvW5v~yE)%iO}8`dLj46rn&mKi{jCqrGd}Cu`a3
zptK>kav53<VW=wFhDAcemRGd#1axkfv2!(g)q>{oB|pX?zraw1hZ%6Do&mZ`N{8`R
zc9(E7_pzj=DM8+|?prn6$arx<8is9f85+c}6HR}75mo_b&oEYFhp`jTg!yAo*5wj6
zhM?O*`P$0)Sv}-X;+17(^~^2ZjPhEbihvK~<`r7Bc=-1apYQF1AYeeE`1+!gPCf>U
z=K%|B`XAFE2UZc~CNknbQZ4taR|MdSLR@s&kDAlrsnn?9SR0MgP+LUjp^$N~*hiBh
zMrcZ}J(#=9x%4gM4QwX?BDB0OW1vAl;`%T+Bmja+1i}9f&^<HFDfzWonIuI_UBj}(
zV*JsH&7y@6oeB)T4g)sF;yK!J=|+TXKJR*Ifd_scbswj542D5Cz{?!qOe|xYC)(1$
z50FRX&?+5xJyfL~s-f<l@-jz%CC@A90uytJ;o}@DHWV&&E9na!R}-57iRYl<d9y7G
zthHMaS~CLJ2QEX3n%!J2g+!H;bxY%`bJUj1WmM2@^o%(IeV7HW%#~g~R%A!?L&OZZ
z#WK}F+Rg4S(#<FrN4?S77Pe;U+`kUb9JV4bV}q!^f<OOR4+@!;Oc0WY=C5I0;r~Yn
z^ddBa;npCIJYj(?t*dLWt){d41XaI*<YbJTsQvEWuIxWqD>2#QBceyI8V#8WVp&Xk
zY@BZfnrpikGlGk~2oE9Eybh35M*j^TNM(+uHuL^Fwx@?z#p2o6KIRw38#heU@&RW&
zwm;+*7z(j_b|{h&+-tVE1eXD+iU9;^OF%PB`U}GS(k>0C;mctu=Rzk^8K3m?9nYEn
zaE`s1;#}X~-?|(GP=Cm1o&{@%CNJzQE=L>MQIeIUZ`3icR!SEew0Z-1UZk|Q-;kpn
zkmVu+F>GA=oBVz?8|k++m~XI*;GoR6d!^fn96-=}_S_~Z4@KUAD+A_m{}V|ZVfO5r
zR{R+fNr!5=D98NC{Nn%s3t(k(hx-J4#*a->KWJC7ylRv9DFS<K?t0w4C1fQoYKhh3
zgBTCqrE)Q8a@%%_Ph1YpiuEoJLED5wE}i|zKnx9K@}Eu}#8J6xk2e;TR-1lmW1vYG
z;iVf7$TIpWR9G&zsE5P+Rz_D>OP@*0##pKtz*AQ@zqMaUBcg}UVy9SIIM~6^4lOK~
zWF@V(1KU5+<ZSYvQRmHZWykzqc||%{p(Jrh$=p^A>3t!G?B-x9MD(w48YN3X0qnXp
z)>k~&649FPg1r1`sfHo)nSG}bZY1zSaBJSA=p6o`4}X{wXFfjA*_sj#NE#XzCA-Jb
z7`r!t>er~{%O;($QnRU}EuqP^yUkiN9#NNwp6p?V4!xJHNJ^;+b6=kQY7#{%D6O%@
zVZknlO3_9}PTo7m814BkY-UY}xj}r5zj+L4vvRsO&n<5rnf`IsK1^;$ZO4d?<66)5
zPHLDP6c^@joQZ%YTNwRnt6%YJ`ccR(Q2j5LB04B*9e7}_Z-fB_S-ux@ePz#1vWSJi
z>(M=QU3Ta&tk$NtQ(5~1@pn5A*GeL5{JC13x;hgkt*b+SB4qugR>zRkdI&;^Hx1gg
z9eF)FsU2N(7^XBG6?uB0*<jQ|2oDPwj^D@yb5076n`L|dO<@fSr>AovLK<IOAI)H-
zO$Y|4F9N(YC&0vJLj15*KN_T%FeftA({`V%@C_dN&KMaSS07r`A#a57dFZ{n2-cXi
z2ViZ*;RlG%h`zQ~@KIS_PTxY<(2S^nM(yp4Nl<<-2)ol^OT?Hmk4@=Ed2~`eQu{q7
zyjQ#L@Ker}!DKA;i8iG*aeXdNmIti%di?(t8Dte{^jTm8IhJgwGbQN4H^VX#jXcnj
z-lo$lI(TW78Cza)Z~?A3gQ;z~xo4K;W+Gg_yNF(E;+FZ^r;yGEwsx?yNDnnhdSeho
z!k5(1)w{5@i{>Kbz_qDp`6+<QqkjvpDA|T6OA&FHH7DNiBsf4LUAj3F8xZUg%5gS9
z3>=Y<PNdCd0{PiCSVmcYp}niMqf8sNCPT>9&;Ym)ONWEw)PeaAXXv)Lib{v`sQx9<
zb5e$x(*X$$+76>^HH&v6c(3s0F&{}95kc1>qJ{Tzi&e-Kv<v~V?^PrV7-i7ihgO-~
zV(JnAHKYR;U4I@jIBsq+8f_NP81iRuVY#lL16TSYF6-cfjchvP5YLjWDJpc{wzzw=
zvSc%ZUa|3!pdz-v#DOL%iwsyI7HQ92f;E@A+ZOfHMSBDVjC~Z7TV363Av;~UF?Ui8
z=Y8}9x?doPB#xrVFbGF_(ml>1#TDCmQhps2WZ0f}a`f}=<`rvsg*;d^Sn@0*x+SdV
z<qJ#}0yjeU!M2pqq!<&JB=CVMh!@|eH<C2l(bfnxeWX@9;HgFdmN1&zBMbV&jbo^=
z3`DbV3H>T8_1)q}L<G@6XpR7)25z%7ZR;8=8B}z?4m^G@^3HV8Wsv`^{R5q-@Zcd|
z@kJ!C$a<++6C<MUBIw*%Ha#L<M;k}@a78GG0}GSrE&S*mjXvDBucXhzI9akcj?L1y
z{TH!3lqR$f@)RGcM}&plbzZO@pK|t}k*AV+g-QYx{WUy;M|lHEG67_)Lk7MhG2*q{
zZ0aI8pQ3ZY4n#t<wF`sPOGTS=`4U8F1w$xTkj4dDd7M)}3iUmMt%#4V1rgNRjh0N1
zWkvLUT`GHLlgaGb{9_~0`<$d+xZG-xZ|8a0--!M(Ge4-8LmA@R-il;CQX*oz<rd71
zlkQx#C2#iGF(}RKKAaZH$toxYQSa9Y0*UF!6IgD<tha)x1=>D^%s_(#`q>}3(z6FD
z_v>(WnK=j1a-J2=)=)TJnAdr+Rw&0|_nf^Y;#Ah<8u@LZdJvfqSc`(Y2Hu&rUX^Gx
zy|L}8RQNE_n)pB7hnTviyQ}dJ8ke<|MA4w<G`_<E!D5H@$IsGWptPvaszoOUAQi3c
zw3e)a&cVRsx1$NAf+i7TR(YbGT8af=i@C86jloAHV3Xx`MI8KdHG+{@rVCc*f5q6k
z3wu~H(8><PX!}mHa5@qn;~uQX;NN_MH0NbVskv?9hChUdb061c{L6sVp20pk03VQ*
zqg)29U(0s$8;r&VVUQJY9+(n<o>-771IuX@Y`nO%wZEO-@DHW(VXuZOIrw1irhLdD
zbSidY4dkE^kh_^9addz>@~U7tq3wg-&P&*W`E_^e@`dnsq;yID_-}m2l@YCrB^!G*
z=Or{2A8GAbPOss6ygE8SmYXRvth`}#zVh`8eF_iZ_9V<_qi`4!BB3MjE(>1i1`S|o
za98NO4}tD5zj^=gn}>F0)Ab>?+BoIN<eUQL{93w^cF5PepBQg=G1eD~hgxjQ6MTe{
z?MH7vv`I2O)@XH*PH7Q+6e}`8Ha-p*A_O2AT5NzCPqi<SeD{*@0c00l@iJg6x~KB;
z_rvm~6pj;oHm)kA;d|hHc>toJoq8|sAJ7LCHU-OTAAqKI29gMQ#TRf!X>7#J;d9My
zR|Uxwtk##`cbHuk2D?fNCrq45m)l>I%`b2pG!6eZnwCGhD$U1#O~(H@#{3+9FeLaz
z{3q8NZi|283&aofz}o!%`|$mXcf->@lAv=xmeaspup`<CpRfQY+RghxTj1)kYFYf8
zQfV;@!R%8^+i~OJgfU6tf+#Ghbxo0TXx+XPN5EcEJeFf$tRJUV?Cb#g>TVn%{}~0(
z==#BpWVG-|EQJ)Sur25&A4GIH%Lm>feG>f40{x44vTfjf`YNJ>3QHyc+0~CyO77^n
zcr6ww2*sEU>aOQ<bYBdR+Rg$YhRs1JA^>$Z_B2@<O~*P~`#HP62VP{)d?=3&9<#0z
zZ8Z7>)?<dPjMc@avLEpsMD$fG!Z)$~-3?>Uf5UkLWs=x&3BSuUEpMps-iC^e7hG^}
zPdwL8tFax9&;`^xJk^=3TxMgmG?XjojKKjnfZG8Mc*ib>j>Q@n(MJ#96Y?aJc>b`@
z0D2;R(hl;FhvQ}7cj-G|{GBww8inU0`M`bCSe9N0S&E2g=Rlc$>C=FD6YqoBvZ<$t
z?ndPr-(xP7iHv)0T?>|yn5b7E{B7(UOvN8T<`%NNwSPHH1C{azQR>0^g41I(8#2bp
zn`a>dO%v@mK)a4&hjaoB;5tq-ORK!Gc#Ko_YvXM27de;+r@>nN5BNYlg?K4`D-20r
z!n&{lF)bFgmKV`BDZw@b1`TpiE~C)uI3_I3Dk5}3!6jN-;W!+f>xIdqZ@*XJT5G*f
zzD2ezTw7$lVf|mn1pS5yqy*d-$sta71|Rk%5|=1Pv@b5$m|H5M?suz4hl#jzjX1hK
zVI~EAkor?p36Q7Y<an~{9}Uy#%H@L?k&Tn|QR<w$X2TJ;ZVJVF+i4k-%m6*iyXk|u
zi$Z%k0c##HIhLdiRB!I4diG{W5TpaA<G`>Wfu8G$y@(arA+ZZUDSDi&u*TB~9|d2*
z7{=hSQa8%4;6B`dmG`q7W5OQ$Vb?u_-E^manRGLLi*~9QG=q-L@Cm2j9MD5}4j%`X
zmC$a6b>YpT>_l7}O97mpH62hPaUwbzPxfAT%Qni$ZbiSrBC#cbOBVXLo_`Rz5-#aa
zaac-5m2Hg0X!{@$FePt~=V1QqVmcGN4P`F;erXj#tNH0)<1<GWP9ERIF+xo&9DsK=
zK^*|V(@$q71S0(rua*NzZO95;$6)W{7R+_>a2?kW2=~RqxPc)7Xu*W?HiCTOYG-%_
zztaOn=kJBRU4^dB#U*+kJ4a_m$W2xP`||=APOb~kgB!BOO;hSQI0)meo&y2JE4c-)
z<)_PuKaXX(OFtS%V#EYt<<_~~7sQNE9_@!e<EChilDmWlmE11|9~g;Y#F3a{p(D8(
zZ&%fdJ<q}qEFMd^7+#WG%woI_{aml9k<j27@Kdz$AHM1p7R|(ueZ6oyQHiClr|kJQ
z{F>iJ&jw$iC*M$u%~6fWKNWnz3YiWUc|w4N;T$MZ0I$?A-V#4BQ(3OJmIDm>2_P@g
zS8_8$*keRngt>AE&!~1z7vlz11}OakvjAFSkvfPF@v;JB{01OoL2KE_&q@3V#+<oX
zdPm`2!B3299moF@(Vl!*91YkO-^Sx4O+&9?KSF{&r{#Mw5#5OgOWuSKF7>qvouaP<
zTOrm8)mg&d13vavtlx@OCIQdq38i0xM%0E<<x0qZOB~^6d}D5|Bp$C;pp$_S{nqf3
z(U@SU$shn`NqWfXaMu=!mAjSBfG^_%5KYMG89(Gmyw>yY55#K4UW|1KK8$*?IQ5^_
zDevJhymN(f6;3zN0&Lm)V7#@6PQ#zDX}StG=j(mecXN%gASaE#(?;XjsU6&WHCot4
z^bP!k+-RwQC_3((T~bY+^DmQPwYjt;%OVloyL<5Vj3@6PAfiB@g&!^zz}l41d<ILC
z41S9lfN}EY`H6j)ttXP_Yx{5{0jVCkYnJ?>3nR_UN>Y9+(ihN@w^dxx5I~7v$3mdO
zdT=`68ClHFae|Ux5Jf3H@o3Cmd^1av4)E49D;*04I(WEZPNhGwDN*ChIdk_aG|!$r
zw=iq=^hR25U)-yBxgXmM8mF_poti!YvAqcAh2B@a(h8Q<;B~NlJT=I~Tvyjv25KIV
z4;jIp5GHYtzL<)<PKihkD3b@CBVd}`zp|Gl-h;XjHc0kHGq{yqf4(0Y(35eM9YeT~
z+c)7u)nsLEy5;72NHp0yY(?2TO<Q2;4jT^R7Gd4t;VBqE?mHgd*k1^mz+i_$DMeZr
z|LNP%vghxEl5k((2BD&V!hn$Wo<-^}BtPzp*PXjs2XgL86jI=RylZsE*GJv%xw<BY
z>HbiWY0@mZ9SF|fq`&H*oQP#;Q=_{c#$|BT(u7YdQ_0!<ZnkJ0-dpTn?^lVyfhslR
z?UA$Dz32Bs^n=GdfF)hpBDcuS`jHSa5-0`IXBub67^na&I{zayufItC9)LXXrStLc
zz~c;LkfR!MML2PAB7?FbdIv<qN-L(|i1xvIofp3Ylee}~qlbcY;cYMuoJ4f`S919u
zsYO0x$C-{Qo`fV3l9e(nIr?kyD<w<(I8KHuM0CWK5JE*Bhl6o1J#;%hBaRb)ME97{
zSvw=m7SZ9LDC^t*2@6d4_J=|fFg3D{kIePcguUY^24=`vR;RK1C$?v7s709Dmr?_8
zBD7vq7v}SaIR~^H^=UQcE`4bHvv<;C?U_lt(%eVqh(`Nj+r`wXtXkIU-|^KTUNjyl
zLO}})Yk4Q_0v!SReFy*KF=UlZ<!&g!JDZ`jIqwBSkyDl)-JwQwLvZc><xOYg_z0*l
zJSFFr^bKM4^|z|)vzyYR^hhTpg?_%S&v^7rSP$09HsmZqqu$Jbnm+;Pv5yP4&~32R
zphnPqpw!O>8hr+G(K8B_h^q+T8##)>m6tGKCQPASz+B!V5`Grc^*GUA7hsW`JaD-M
zkr%5%`az{Z%^o;dqGur9xcJz{A;*AV)22!eLSk~tB)|zKEW-Do6L^g^#Au$un$)_Y
zhaitbK?h$Z?}bH+LnN_v+LASd8RA^9rZnvWA)R)K*^>DxRDCx97hB<s_?%)T*T$F1
z;Q|c~z6cG>B}$zoV04_^OdK`GmpX6^+8~FGx)Ul|kYZR*NBmoYz7d@g)E8MM@<qx8
zu%{)@o?{c-1FHpBK}~iyysQr|bTN)-4!f6<E1<n0?Tsg-d%ir#H8qLZtVD9`X+<$z
z20awl-0{Ntl1k9yLVwSzgJZIC%s;0jGuO1>pv7#SlOu5KTf!n|^(@8dsZPUH2)FW%
z>p>xTIozBp{Rv{0Lhop%CM~RBmpq4OCYW0aJop748X=*t*XN1+^^+QXC^}JzBYiFD
zpS|06uU#Saoi(5iV(yR#S|>=|i=Z8f&1qmdPamMs7EGPANWp<G#glj|bmwm7o>Ual
z7m^27({{6L<Pn`?q-kIqmyXJQ#rlsi4;ek2%JSgv(kA2Wd`sQFJ?~T!_QpAzNKB)8
zSDj~qa>i$9y9Ir3O-C1GX!D#LhPH1BGxURef1Inx+dSqHU?a{2*_zLjH{n&he0&dx
z*u~sOL7fr9;+{vth00yr>j6oJdPb$d^N8pQn9^3^PmNVLodo?@EQts9;QE%_Fr*Uc
zl76}sE@~XAp+A8hdFk{Wb<Z>?c!jazy-m%tBd{?L4v(lTYDF$Ybd%LX`W!0_W-Csb
z4G=VoOwyI!V#CmU0CPnv!w0B|HZbrYxx)%RfLm+KcnI3VJh33EEg(Tu6R;`rzR?SD
zRFe}Wp0|kta6tWNR&}Ey*#l@>r~n}zK5;|6diX=J`Ym%fSsc;#lNag<Y(1kS2aEl$
z@uY;9_#4cgiqea}7$0F}*|iE7f?rF=ttE~qeY3J`v;wWx=O2Pg(&k6lZ93`H4GA&5
zcMt*CM&u=nO*n4J?EJuwOsH501b^7G(a@U{?5kt(MmCJxy;%cZ)e_I;(V@lPt$mel
zf$QQpN@di-qi(ARAY&i8fB|*6G)Wj%8dT&JY~S*h5@+o5rhoPb%~4~HWgy}ySKP}x
zarMbq=WkfCqa7y%YXKM@@sr+!F3YeY$4`s|H~(0?_zfG|Fig5b&WB-er~II5`GqI(
zZtk9v`?eNv5O7<9QJ{nHX$9EitnDSZSGI&4s^#S5UDb5fdF&l?QAE=qbxb5mKdw(+
zL6P%f@*eWf<kv>8fmQ$k9UoF-F&QD%HAE96{;u^HJrRXrW8jNWf20jtp`?K;F4ImB
zR4&8~I^<bVbZbp4C;@TLs5l750RsVJ{u}#6P-`y`s(?aEkYQ7-M~a*2P|!+NqYwRV
ztl*3p&<TZ~!@gh{T&DTh4`U6tg&ea4I)Z}Cy>TiI(_$Haio33w4vViZqPqQ!NLMnA
z|70|cuf^=H&6^W<enRX%OTgvhFo_rn|DB2pqWPdaM&&&U!+@KZ(TC>3_ZXn#g{c9`
zyAp?|R)V&GxD@XR<ysN;9&5x9_K*m^>@6&>iImsyIDqMk_<%IuEz=|Lg0LZzBcpGp
zSV1jSb2wh^Q@mM6{raiguseDb;Vqy^bz0do1%q;E0_&i8xB>$NJdHU=79%E$cxNJk
zugCWnq5hD5gALfY4sU|d0OKLV_>5@&CyW&=kae#!*;%lf40`WgXBXr3^l)mszOaf_
zkVh3B#Rs&wrs{k_H~`{wkiQMEKIsC;CvZnn^wy*%<@qZ`QL0!O`-RAa*L}M8P1&Tf
zoR8aBQ4_^-ReZ8JbbL52QKM_-14BqWmPSbMr2-+A0V4X_#!SQrufi4*ifzNuqzqe+
zjA9b0Y|+k<Xy`HkvcCl`k)Q-!3DII}QgV)}4}2t2LxWCVPm-F-`-Y+VUScm9@<<yB
z>7Tu=#`ns@;*`OX)P)CEG}0`=*Tf>$s&ne$hsn(+U#$$AmHh!v<uYJLJR^`Ehag#D
z69=n}Grkd>2r5Egm~O)T*(6;=f5%Uu_?~k{Q;?IL{qbwp&x3-C)5a2Zp08=_hz6l{
zSeqcyAn<P%PIR5fW7Fm}b2J&s)vJ#&_xOMWKH&3z1j-CZ(esF@aVc#C)0#i6FoKQd
zxahthM2~eTc>VjcFeJoQma$GZgPjB%iW5qhJHl*ZU|BV=-k=`^89jOFeCSwZQk4A|
zi|Yo)!P6S$kKu+7q&;hVq@%by);G6D--YxSKJ@j9EYt;(Je?|m60}-EvSHz1XBW)$
zGMxcW)|7i_hU3@9z5=90fbsOPbw<Xf3%K|lFg7>?tWu-^x+o8JCrmg`M|vAk<G?XK
zQpr%W;y90xIk5%PP6p}vLYgBp*A8a@n`pAG`I#`z^33625)NsaO<V-W6i(-RAv=P8
zKop?LU)4ZD&UQ%BW#dM8A-Xx!M&MN`&Cc}%pGr!)nq+cF9=nw|iry3Ft<smS#Q_)q
z1f!}@X41+fxjF7;8!VopNpj_hD}!x}Xb#rzaf_!z+(JGNLSj^IJGcNMk$$+V=t4lv
z=$|#XPsY|r^ZpA%`KnvXc_1Y|V~O%Shaa+}6xu=^wg9B>nk)?c9vTngezk|jN1^nk
z<1Raqv?*w31l*^DrityA)p0?dR?{e>$kaz5aV_wkt?ZNVNuK4-zN!t3%z}KwCOXic
zXHf}5!1PbBRt`v#Vule7E!0G!!?PNkgio?l6Qt#eheI<qD?}WQLhGxwyyu4?h+#=f
z3kE*R2w!n0A4d4z`cHIk4diO1d79F%fQXdzq4AL50=*;j<skUktIDX#Z9xeP@MnoH
zr1EBs#GknJpv7=8h)zMrhZwtsU8OC+?H+ScKi(%q>tQB6RvU_mGQnz+BtH2L^M(}T
zc`q?yp!${$f|3EqAdbhN+eAlqE4_d#<;v-Kz=p7IUs!~Tp?{=aOm}&vV4eg`7<>c^
z3Adxx!hDeX3L2>aTHhO<SYF;*6^b?0XZtCjr?5B9q0zXkNXwF)le6bSV0yQ2?2o_~
z#32t{QA`gJHG#l9s!2Y@DZZr4cpG`UxR$BZ1u!^UII$4@6jsPs?K_a12gM*BPMwhE
zYFF=E1An=_E&*$4c$VpY03yIcr$3D+RXzxNR~eQqgDAvcDlwFiw#1GM(orljl$~#a
z^$wvY${})&iOM(?=0geb+T}V+F+S31I0&0j5E=8u9k67J3WhSHZqi_i6dFCiA7@ib
zKKpV~`}ic08?>?f>=VmsOt5ivl20sl>Aqp_8N+eiLcF)29y8C$@qg`G?0qKb@+Bq~
zo(|8n!vF6`(93Ad+FOk_N3)xjjnLzf+wo7C98u>~CakuJ?Z6s-6%*I_4_YqL^{g*U
zVaXXA-MGO124j(}pE1FJ6q3OF4Kp_o7CCB^!Tv9tj0JEZdzpdnAU?Ub?sar2`WCKc
zt*a|@+sIw<pDthN{l2BMZ^EQzF54~R@u$6OEG6`ziHlMX_<e{^lsrAN-g8)RfCw^}
z9f$UxyG8o(2L2Ax294o~&MtO)b(01)7Wb()zh;tYD%Y3WIy)CE!uQHZr<Gi)TWGkc
zJgax0k-M%Xe?PCM+}d8+X*s?$muG?EWVSsVJ?fYtigfWWWQCm3LaMHdjy(w@#oOBf
z^_zwX5Wq-J1%~(HKY)RP_5N6lYjaTX3^DbAm!+qOCG7Q6EP*RG>Ed=>0Ti4$1cC5L
zrQ8h0Lhf2xHcrU&S}Y?g;`Fs#7C7w1ypMh|Md@GM)ma{(ebH`=SwPR;XKZ6QN&f)E
zt)GC9Nfy)TS7ZY|#B<h<h(KIiD%4^z7*9QtbZBCVLp2O@ZA9%D57ALVizDtFhS*_8
zFRIatmy21=%ZefNZ#)eFc;KLTTbQG^uGs)SgFwq4jakPhrSmtg{s%WyGi_{kdPbtq
zA}Ef7tZ41Rdyq8hrmO6|)8D~MeP}wyP8|&TE}F!iXXlc_#J=986UNiG@W~#YbemMO
zO&W&4QB~e7sKb~qh5?%FQX~2S^kzeS!>*0f3v*^Kz`NeTsm!87p2V*3DF<hJ0wz-e
zg?_+^+<ZFI@5WoAD*$i6LCxteA!dS8wm0N&rm5_)9oiEdHj2$Q1Jy~$gou7VUCeO|
zMJm&`AwR{W*0YBwe*H*p7|#neRc3o{Cm$CC2Woy0&Sl{@t$or&nMt9`6>fldo(Mjz
ztHb{w9R!guUH+puZmh_DDf1iKIYCER*=h#<8EC>QS&(;jqm>%EJ^-m|S&@!*3u5q*
zMsqHI9Q8^JDQSW2$#)@c?6V`qe=Ja)EJ&)9h#o&e&z7OI`2TL5E#HH_m6<XF{e^yH
zsW2^%mDjF68AWpxr&^FpDzvb0q{BD#xmZM`yYHFYgpx14@j!RmTkXRvwIA4S_09B~
zrbc4U^%&3`*GN1MdTc|<Kkf;%4=~l|I^^Tb8yNvMyKSJgOQqMVm*X*L3)<NRh<Dts
z>kFuufxMt=>zKnJAXxp;KZR#e!49s>Gwi*7uScK5UtZ47r6X{6w$T2=H=0}TDzy*L
zbr2H5Us7ucaB-O)draPL*3CpJy@Z+j44<f2T2Y1MF<nL<(K+=vK&%~&c18I^F`<D!
z%e>z1?%tk4c@f(20ZYO>5z#e&VrA4b!0VSZrB<?UZ0r{AO?<&l0(}uC5Qu=K=yIBS
ztG{ibjRc3&1(0`0*wEbr_#g^iP))o9V2p0sbBlbcY8mLa)YODbK58GHVrh!P8lD)A
zi?l2$0s~C>GNeOFfk?ZkS6{Rj1&64#j6wG@8JgZ+&wqQ;@|if<SUyyMwvpg?f9U|8
zJR?1yy>qF^2A1D2NEv!T#8zww{9)Bm2(TB?nWq6%=7-~A?WH0lqF>zvrHWHCrA04X
zU=}3;i0Zx}<Zhc{(r4dh6BMR91XLflU8JMn*MlCk-$IO6xE}Uf_{BzTh7<`a(_26Q
zqCn=(=AKe(vTj2+PCXZ;{Mi1}pBuzRN^(LI^9J9N!}|^EyBIkKo(1L6Uw<}=x_WyT
zqiNU&MyH7?-e-5rP6See7rP_0t@@6T4vh5M^;|wa1?Ru{!6@68pf|SORFEJ27QTpH
zp2*ysi4A-HimrME%%-&5enRz_Wmap&4_A?i(_<M%b=V~kilI~&dZN6PVI<xEKXB=Y
zPqL(j<#52)A%fALjT?wh+e&X<Y_)#W@hzEvPX4AW2MymV{dMeC{B#dz^I438Sy&d!
z4u%?Jxb{HY_Xu1unmIg%Yk};dLvaPMmBi}C7V;WjE~0S(EeEUNueW1lR%dsSZo!+F
zDj2^*$AD?HHkmeyZ(diPv>4EZ1I^YOAv)9Y1`ltCn8L5o@D<%mw)l?m4U7kP0>~4F
zLkTJubFm?cTH9&0^?fm<*a>v{Kmi-{+jKNwHY}4PpisnZ)tj;2YEW^{?}&F+P!hry
zsv!nFPM<;#=UuwJ?D-Rt*X{j2bJ6$Z5&4wK!?D%^MBdcLzKGzqPy0VTW(-)M$00t&
zkW?ze<xgE5vKV$cx<rDIq&o@UJROcD#=bNjCBF2h;r)9PZ<s2lp+%=;OJUeE<|j4@
zSJ{?@F|T1-JDXUAD@V~THjLjW5q_Eq-6e8ZG}fj45Mt=UPW4IMV`V4%uQjTj?Vxr<
zdzn!MK!;a#9wIv6CXo&1eVL+F&sMrEWruYtc4{U>h#E(#b1jZY74IXbV1L%UgW5o!
z?|xX|I5k7MiQi#X>}lXv?m~VIdaug;TscWm$8X-r7tvlSaE59NYoEzHO*(R!y*ipw
z!KmD+vj=U-P?I(hgz*McG9amK*ao<FJdWSmAoP`hERpZrT7W7rrZj!-Iy`_UE%5Lj
zDqA(JwnI!4PalhG;qYY_hoc92>FnQ`dty4#)=Jgjs=GsXr(iE><(cvStOJl#H|Esy
zBQJL(X+~dDMW53qH5@wg!wGC+50v^4NG}a6#e6av<;<6X!9MO_4FhHxxX2=)3kXhP
zNEikrL3<;{dI6{av5@j|diBvzP{Til3YsV~I0f~(vo_f24_Ts?(5}+*39)#DPWosO
znMIhW=&iLkq_W3(Y-}Sg2dOJ=C;jW&Xt*p0)!B$2p{)!&G{lC`A=D4OLhldIIYYeY
z;YZl^1*0XrDlF-IcxWB{o#jD#Y<r^mmWHOL!i?Dq8k-yHTN(>9>*vs=(?=Q5>!a_$
zL@yV_A}37Uv1XPvV`xvXhfH*vd@`i*l*x4ck6}1M;+ARG>y3AXj3?bXl`S&%-yk_9
zly(wM#zIeDIiXrCLOm?K>#RcpC2bfp=E!rc1m@MCvyXS?^h;P8BN8f0xatwTf|!a;
zIxu})1*uT%1RRJpGabE~F<Gb3j<^?wxULOpE><Ud^H7r3y`XcUQyO3@6=^yGH_~fS
zAp_kA!@x_^{!L}-e-nyNTH6hveBj$IQU^DI?l&eaeG)N%J)5Q%5SRl#_I1RSU9A-Y
z>&BK#T12Yfh7dz>M#2!EgDId_VXJMl2+~CqHa!IHZ(B6jv$#wjd`5M=4$r+7D|ZGe
zA6MeYz5!CSNq1J@vnq(IIC3fyf0JcK;^TpID2|j1meB)ylD=KZj_Ihb4!$)4l`x1K
z@S`-h*c}=X5nIG*ci~`UXInEzU+C*uYf_(+JRmhaAB%;~#O<cg-(Yg~Tbom2940bM
zjn1qA7Z`OeHo8SUaZ9;keX+F<ju?iEKolE%@P1%`JerR^J72Pj8)r#!hzjQAq=HF2
z7R^r$BYPrQBD&wL5bU1EHoXM9nX|5k`)h3wi)G#dI}H22{z1j|Yc=(7L`|#V3bf+O
z4kNuQ!kavx6ruZL*p@*wE@UxH0ZU>a1GWUV{eiVAG!$X)dJbg3plK6xm5sEpyT<v_
zJ%47TtF+^!lMtDfcpF-u6@W3J)^R@ViUm_wH-k$`VF*REN!p%cdrcMK)}GwX#zT*U
z#DbJUwova-h|fDy3?sserNzQjYK9EvhJ^^$iXA)+ha)j^yh|kv{m}531h4+I6q|xk
zP^PEeXMItmSMu*vDCUeUb(<zSN!J;=OGI^iG6V7GTK+oGKOkXBEQynRY>PuvN&J{q
zRYW~gjrO7)j0}fqFzS51^kw`B({_$FtrSx?cVH6>7*${(U>t7*oeZ++Q&%^ucaDZC
zBl-mgJUGN95s!a*kzeci^N?oCp$Mq4HLdcAe!YdiJ(XRJepf7{4q~ALv3E4?3aTE(
z5U$N|2m7HmphKH}LxTl6Rbuc`X11mD^q29T3XZ3>6x3Ck|DX>C7*F5W-d`mk9lZaZ
zS!PrP`cfG+SZLxFZ8ACGLVGAxoZ|$r<NQ-~Agz!EZ3L;ff(g5n;@<^l1Gp=}ndZa?
zAGZr<@(<o69R#T$mrB>Dx2&lRlhx&88jh<xE+?^Z<|`f`b^tGQCO1fzQJ5S(rI}we
zmq?>0`xlZD+YlR9fWk^>x3}?eJd44fBsT9PXZz$xhOgoi5M3sTat;D~-KBE56@b32
z9cinih)Mb~xKUZO>T0lTnn0M6cew}36H>^?BQXvuTZ>lvXx7-Jg{e`bm1GH7#Y{?s
z%w_V>{MH%BfNJ#mudvHtdG(Y!AX1l<X!10V5sZ-=4$*G|t58HJeXxS2SSCO+bSn&T
z_KUuOm9xYaFGw57;~4#8@+#ZM#}TkRdj^d(>#i1CSGx7kDCms1Z|&Wy*vO2=Y`Fjy
z0vAI66K`{1g`?cuONXV)bIzcZClwZ<Y4NIAznw!s$3nNrE+AIvvd{WtEW*9XG}%>i
zZA(xPFh-VW(i+0q;dO{?bXZ*{&rxr%u5PE!j!6@jO&)KKDfqXDzHEp{(I?`FW+>^w
z@&01f7oW*eB+eEKLC-DqV*owVyyixcB#b}7Gla_ZJ<IV$MDs^sd;B0_kbA*h4uhp`
z>G$ESf$#qKXe|~~I{aJBZaSbQy9rlz6<oj|1h%e^2meUqgqfc{G0sNZ`srWbyViwe
zS`Xa1P(nSXp(_$ycKDcB13QeJw4Wz;PpC1d>LAs>{8;u{Fi4d3p?B_8M2&w%9s~sq
zB48@8FciD!h{M@WloVQ_411!B4n{&c5zII5%!KaTa<?%F5vcMegf1D5kmj$4j4_pK
z9LZP$Ade#Kyn;?Q!DNp0+;tWaW{?)?>xdat_>P92r-LlBK1fQ-#KQlDt^FHN8-|@?
z(0Ct=e%1h3!Mm`sIf>YcX+<SXd9vkrKIDNIAFyiC(OFX*AIAbT#Fl{HC04)|qTzqT
z+scwLf(wu`9m{YF%o&k6LZusn!jg9;mwOG2M}X|D$NqwqQ-Xjv1y_=a`6U*^H^LFv
zDl5{@7-Gu}`=O~3#&2SXGCfj(MQ!{P47$Nr!E10fetYF85|_CRr%%@<<drB~kv<Xq
z-$~8};NaK$5T1}&hD7NW%(WBuMY}2PzmrEXNrkD@GW%<4aN_DF(sQ@7ZHujOny2GO
z$*>m7|5XlkpWcoln6{{$=s?W(8Q5e7QQ~K<e3#|noftX2w7rkkhJ6FVFVbVb#2fni
zTbI*D02IxeyYtjS!>;wsg#}I1=k7}H;CG3ersJSPp?G?^!6ncW=<S%JK3~tVRx-lf
zlQF(*r*Td2MGzp@E;RF?jiD4f+m}-Zth-_fJb@!eDHd3Q-i3Ux%y0UZv=dh)Zn_HM
zrjG2{45y>l_c=9<VCMYt!O-oRjElt*t@k-RNI<_1#ekuZ1GH0zJgyREMB+AU9nH7I
zqi_zh{xOs5XV>#rBLvz2BOFc57vi{FI94FbbQPQdZri6Pp+d$wN-#wb<V85wKSW{b
zHNdz2FU@WFb_DPG^DuG|*e=m6t74^$b)W_7`it{&fV<|yHXV2Yg+8BmN2ZPgpVw_c
zPhw;tQm=0V{({dSf)t}Z3qU+`zwFi?Is<qwHiZR4tofp-id+*nd;|qsefp9h5&rIs
zN680^@wg!(HHj7_Z0SD_GE%;!0`j>WY%Fk6m#(THCgXUN<N#rfI62N(7H4@>(;;i8
z6K=esyWtqP*0{e5YE4y2BZyG=X<DdqWa|asuVC>q^a$ed_fHt#Ref&|n9_a5D)ADE
z|FHhL;V?0j9afLSpEW$>)9j!+A1@)Uz|}iI?T9UfOTPn_Ee51K0M*0K22P55L~L#1
z$lP-G?rTj(k7uXTT{T^?67}5KjM?FVV!QGi1-fLz{dn~*xxRwLw8UkYx@?l!Zo*+m
zd;o6t92KxM=Lm5!4=VNd(rK}BWhsTu=e*ScIu-^{E1RWo4NCO(_xXzCCq{_5z!DXM
zRFpP0YBYSNCZdnoDB-8Tjz;OSA#lk%R$=f#(r1L<y6H0bg<il`t~KLq&^%_@6pmQ-
z-)J;pXU`JcMUnPFM$t_e{5f<w0CI3FOET=Ou&A}G9V7Glr~&Sf7H~+s6DgJ*_Qz+v
zIXTP0%n9`_@wd%4QyK)?2Jz=lnje^3NBu<eD-FQib@regY>RO}1s>1@BT@2(aVFS0
z5NUO>ef2wH!RfryJF!Vo#L#hZbGvB<nfU@XijQ)yOTL6#5oHz=#bPAlT-lii>4ssF
z(q}k0Hf-b<l%9?5tAL7A3;J_IE@+Iu8qrUt>cJ{N>3E!-TrMCzoK=7R%26bOR}9g$
zT)cpR=@KwF8zjXqGC`&dOfIKN^VyGpKH)1YHHpqEN5}5iU>`&uS_S_afix4FkWj6>
z?JI@~LWU*e(#c=KUaTLLv~ZohqjAyAR$~AYoEX?{gJpUY(fJg~$0)<c)hIWP;!kbv
zAc1DIDTIrVSdHbTXKeVjAhgiP&#*B_8zUPfY|2#h{L@TDm7%xJC*2u_B5<No)me~x
z)R|CE!#eO7zZS}%C<!X}pwE}z$d(D(4=5N?B1J+UldQ|HUiNLLc-&$j(kj@$1?#N6
ztF@y{4}<zeCerQfytE?pt{?d^SdC?Zcx_!E!}_kiMXdlhbhgoT2vYJM==<aS;}*ly
z!FuK{?Oo8i+@ep=5g(_@SK|=O^6_jH3pF+))dh>b3&B#cw?KMm2OVd7miE#oQ|U0y
zf9?cJ5kyq(T-b%a`&{-zFK_OzPc#t1?R!JJ%+p;iFnUrcK|bJ;B0DoBdl}D3*Z@w1
zH(<_aERHNWPv;z$u8gTr#C$kixz<z*NML8HzF}@-bD?2IeM<{1fX4+BQ=Ohozn8g4
z8DG0z;P))7Pk$Z+QtC!?&whHz>YSLNc1T%ZV&FfMvWBFT_<PlY9Bc~iv$223HPQB_
zP&jNo_A3^EgW!B0R?z2|kouYGPJe^V^UyEh4<;2`&~K6PVl9c(Op=zRj%rq^gogYP
z9b;-IXdWy*-zQ?qwt{H2aAwR1PCcYJ=BYm?gKerSHQa_Ln{DSXP3q4s#-I3o25KMC
zn?V0Kg{mT=Q#{Q-SG8gz8Uw?Ui<lT`)@(B>Y&oYyzlX)V1L8(>GVeIw1#NyJ<+VT%
z?_^x=tq}AD8vT6O>0HDH5!HsW9<~INDfo<y?xgft(0*{ut)x52C-UUdRas4hmBKN~
zkNrbSis(Y4vvC;_?Y^Cozi`pP<IE4thO2_g<ITqWw+yip2kUTw6A=?4ZailS);o?u
z^pABxB6<`VXR(mma7m%&f%jXBpH59w941{6Y&B6fgbAJ2n8;C#4<nJ|K!5Zr_-r_2
zI!m2#oA_Lja-~du2eQl(qDg;7^q$?F*1Pd|RxTV|_%7cL=t_W#*Kr`iWdG@e3O<j7
z`5eq*fy0l{1Ifcko*lbd5iP0dxl9Th9-rki)j(HmsT5=Djp!&)S$k&*{roP3dSPeo
zG?;zBF`b1(K(Zg-r*Jk7Hbb4@Ej3&8$<whH>G*H7)y>DU&DBS*Z*P^(yg73`6x=&M
zmvAM0>L#}QG+5LR(uecqhOeaECu4cfc9940BYiI{`;6%2EF?##nrt!P7fgL6>eY4_
zI~lpOU%))eYZ+knGX87uOwl0_X3qdZknP6&or9%o=WTJAE(uZQ@bb+8%Dmlb)*Nm*
z18gp`)ub6AEsSClA?~FZ#~>`IjvR{xAV`Ze=GS_eG{@d*-tldQh(#N~)@6=~9+fmS
z6W0Y#DxzmzwOoQl{D16y2Yg(`wf@|zT@}k)v>3S?;fARe1`HU*$hN>X#zs_u0b76z
zrr5&9)Bu7ILProF1XBc|g-}HAK?Y+Wl!z8eC?d2342a(0|9xl9?9ROw1OhL4|M%Yg
z{dV{4cc;&pbIzQZJJ;L}mY|Vrs+#CU(6<fmeN28jU~cNZFYW%cWk*nu9cuQD85Hwq
z7St}p76f=IlZQCgmxZ3OcSej?@l=WNT89yf^8pv{Ki|~SRGhaEk9g4n-=)m0pW1UO
z9#^AISz#SY+5F)+oSvQp^T)nZ&OQrv$@+GP*%pjBYrCJyp!mKm{XIN3Tb}2tS$H0i
zg}KFXiJjmr*6y@RQd)&gyNOGwF(YqH(gC9C@;l7QLt!~bwYmAN^Alqs!c4l6o3Nmg
zWMj$a-yyy9K}8ngfaB!BEwglgWoPRV%FUHV{Vta^tG@)Y3&*;hh>4Lq@{kq+>r;4K
zc_VM)&PXRhu6fg??nG}F1k*oT*y6rBYma@4L789I+DL5+F)fN=G#0FP9YWvN4)aE-
zxBO{>Eif3cr@9rK?Ym8d0b-@>emTps%2@OM^DsudZA)ygy0tBXuZ5)vF4UPnen;09
z6rNQRH&RT^nP+Aq;n<;eUs=Pad+&`a^;mPVb%)E_ot2}v&)O2%=J4m?2f|dt8Ut)-
z;Q^R7d}X_tH_%29(J?wI^B8cYC!=Z}*NrlgjC~4m`L$Si%rB$EiE&Wm(S5%d^O`2f
z^1~=ds(Bcqc49ZyOmE}!HVd)A1)DV7e#I$RMUlC-S^qoat1c!#o!5o3_um`{K~m^)
zOm)7$tGved=CGble|Ua0!jS8K`;H#h!3<G)U5koRXZx;z1m^_lz(bqx;!AhX;1A!q
z_acoYE(dyceRsol)uU)L%9CZM`fE7egYN&De*U)oU{fLTpdAWQ?@{=VR(j~Y7?u`%
zfTj_9)zBQ~(!;n4Ag{NY3l(-37DxT9UmqWdG_Wt#Ze6&H&XjqWA6y2O6kRWS%(jMk
zY~8Lpe)!k`_E;{)CKcI|nuEeayxHdGUq)SR=I7Y{0mm3z9$aKvxIbM<@UlMI&GrDh
za+iNz@Xyp*d1Z(m?}4H8;~w*bn-a4~o!3U^>0`~g3uN1qRSE0O;GnjzU#Gg6{v9f!
zu$m;(&0lnHW_Z#x?^l`thA()PHt9a1+NF1HPD{oeB!hJwv-A}-?d<*O8TkeRkL+5Q
zSZ&*VVqPh_-Is)osNfq>yw*aw8d4s8Cr?m{zsq?A)@>4QJUD-5i}_?d_B|(Jb`QXQ
zR=kVW5$k6Loc?fsEyRODc8z;8IN$w)4Vs~!?J;PZpcI}z!W@*BYu{$S<fp_9kn~>E
z?j$}GjT8C*Or3^nT47G>Z5!-FrJ}J%mhI)FcJv6fyD$R89o)1ZyulB{iObW@vRL2H
z?VET;Y6NEd3+<sPSbvFZLw*SM!awuTZix+l`RZ;LvmVTj5c^^kEizl)O>)t`X5mm@
zhf&VPl#rhL(g$;qd3e{GcmrNm1+Shhbrr@M?z=VoSutxG&uEM_hyKDXFn!DGs;`3*
zE^K;JHQa`Fg*=nJzvd$Ec@b>BGE-2|gW*OtiFPjT@m$|~$DqpJ;=uPdLCyFMWm7OO
z(D@g_O$((E_fwbYrt(e9ZgAD@(6Eg?$z@uz6{~i{n&R&eA8yYMt)F+kqckoY4cTkn
zhmdbtjD@pvAr$jG=~Us}5M}wT5<E0)Rcz_ByUXd}T4X-NS=#<17~FaB`>`l8UGXB+
z&1tuT*%$BW4msEk_IUmbnw6c{sJj`Q;xSyG9am~<_A_SnU1;3xjYCq|=Ua|p;)kg8
z4<O69=xhCR6L6U6Oh_(BmU$bRhkDw3@=!rlz*~!<IA$%HGs+x^KG<<80-BFdSXnj}
zk-OdwGRxb40g~jxwv$owP^y`D9F=je>_ZwgS~O<^bH~1jE}Kurcu}FQ^HDcI5f?7T
zjGSeZr#344YB8C>eY5p8A64ZM8fKMU;nKi+BXNo|A6~^Y7%jek6O<xm2RPOktBZ@w
z?nJRbCzX2$by!@e#C8y$kdA!fZY{J3+oMKI$kPWiW8}e%Zz$&<*cglFFIqHb(LB>s
zL+{YR=A!Y&Y`=KV1!i?fS=*em(44!V-=;2@WjZ7AX3aA@Bq%2Jprrmqj3ezl3vKnZ
zYpYqvaaPECb7%9$H%ZBz!)npIMRUv}12r!O48T-2;{%a#7CeB;IsVzaG#?WsXI!vx
zfup$S@y*We0Ry|{lL99cs(Ro&^Eq-S7n_suDp1_9#h5k6?1iSA$;UI%c#Gz+ptnV{
zLzqw3U>LL_i`rF<28QZ{opj(nXuku^!HvAV7%a4C-Ug;2-xutvb!0902sD@|M$E?-
znnmaoB(}jQ+n2vUGo$V{b_T5}ZE1b3J-|5VO&jnsbQ3Czt`#;Jo$qP+`*d$=+k<Vq
z&Aj^0Vpm`9;#wBl*A|(Kfg&FR`BPw647>&A7Z@(WMmGH2i0*|TuatxPEo&i#d6E3U
zB6HC+*#C6c9<FI-A(X)$NJ&LFpH(sIqT>n)^DLPU3LP|yeSI;QRN4+}`q(T!aeHko
zCYUPYAL&f2b20R9A_YOme~8g$JLf<|819CqlmI+tUeS>>Q+6>)OI`{VCR6n+$)`SR
z9@xO_%_+<t^RTnay$WRZ7E+qU`>`~uqb|~s%;^J2t-R1flbT_L)DC1xf6W$JaG=@T
zuY=qf?jw@((d74ec%U3zV)n3YN_Ip(*Zaw$kh@RO60s1s`6(U9I;@LgSrZMrolMJ)
z46G@wi4LuscMurSjDY~2iQ%`m)ay3egb2now?ISC6f`y1t)iPfMAjUt0|N&z?*o=b
zIy0>h`eY}~h0#m$vW~KS<S4I|Sh*Lhcy~PhB0}4OFz%vpKC`fkPCz4a_rgD1G|R3>
zxe;dWMV~oioZPh!3XO_T*5iqF*Q|^7o;Qcn92^Jrv@j4jgA%h5p%)>zc@z==zoR#_
z!)wWA5KwsKE(G&jIRGiMKFcYLjOp^8FxU7b;08U2Lg0$DJ;r4%Ot$tsujY7~#B2?~
zK1iN}h9So+Dn!SK+8L}yQD6uE3<<N)OawX=?N&Km8)_k$;%dm7!V1N)Xe6#sY?8Bz
zPejskh>Lp2{z)j6>qRNpCQvle<ft8VMxhKCOb1q@3}{6I9w-cCwrd^IMyy%0C?W^t
zB@<iuT{KqIVZXIjMb!Hag#y^lTalMdA`>?>JBO<I$T3MP5zV?_QEMYesh3*mXBNjr
znfb~FTxfZ*FN%itT44T$Y8C_!l&_hMg4Cg}*F;}p5^vs(hge{qb8KKfaP1<}b)u7n
zTH+;9#*%X^>~<u)`)#j%4>jc|l-nr9T2%?3(*|JoJp*nYH*3}cvp(8c_{@Ba{w9~~
zFw<{&gkNAbC|53<H3w{RP=4r1yUd&7SCb=bJEVjmgQ>)Ac|n3=Q{m6I!^X^U<IKrv
zdBMfZnJgcf;@Q2J<6;a5M5Mxg6|Fy$TN5DIMwxAYhW_HQCxgJ!zNyFx^a}C{j?8hd
z<tVO~EGpCktk#68(^a@j5`zI-WZ;Mr<v9{&kO+L!6Ksu#@0Jd<<3hOlA*TeH_DmX%
z@E=&W!8K0SX=VGOks(5KJiUaTm1nwU&%_F*=>Z<_2J#`kFsIh&yQzv%8YC>7DQfT=
znldA$8Cb4P!NMu<8#-cvX@QO{j3R;Rpn7aW(h}(nE)mgWFc$(o`v5lYM6@ccj{&$l
zj&kB@sxVf?=5!%C7_hURrlXng%ug8v1jY-7f$+trHu6HV0=K~qSaC63NC#}UJ>=>&
zwSLi1;|18{B4dAlbg20lRV!3RZl7V<>Jac%Q6tL37B~xHNIGpe%YZG5Q005io4dEE
zE{u5*#53|t%YIvqa_p!DnHcAH^Y$h&Prya!SZ~s9t`LKC_5p0ct-wW`Lx&h&Tch^o
zD#!h<dA6EcP!KHha>##F$lySy{Fx50$qzz_aoY-!we}O1b4e^kc@c&B=yjw<KO2ug
zlt;3$N$1mi3%dyAqjXqPeK6B1h)92+umEp)9Epc}cy*0T8Z;>`tcc(mV8DiQP0?Te
zG+i2+@aG^f3{4pt!(K&@e1@<oP0YqO?eXL<KqOzjsn{fkVeBV=g}=qC6&us1wB+u_
zV$=3aktsDL<!>ZSxO2jkmX@BJLChWuw!9=C?CQSBSg>32!6udFgQfb#gDnpOn_BW+
z1S@;wdc4~024iYwB!aScKs4Q`f6fNc=O+87NBgbF8rL591Pw3YyZnK4!gRuSUbAPy
zuyk_S`zt`p{p=vUUwxY&|1)>LR_~)Aw>%!2*YT;@5d}H??a*9_5C8ORzs|;80i6^y
zyq79ARq0|=vwEWZ-HQ^Yr6;l&oJgGkL$`zUkVHDT937{z*m>bjVXE}GB9l!8q%&VU
zTVy`e`>Wvoxc!PUpS>8vjxWmm0^z>VaA+(uZdfvNP#pVZklCm$5e?TCWJbiW+WW)w
zJ%gj+YEMCxc%^rmpD+_{wDsgSN@P+OqDr;4$k{)D9z(+u*IM|5yJnw3Pe!0^Dvn3!
zCVb|O$R2oAB7c|BGIP^g$Dq|WEix6RM`&6RB{M6xeOYL>(LC5}dmWR#<xFFCQwTh2
z_WDJ7jhllAG^RHOMy|(<gxOOAvQn8@_{uJaX)sGsh*_38m4HWEAr6#qQTEffiz3k6
z+T6H5BqC7Nc?fDUUv85yKi9|@OD1dxvp1treXP&Y?1kvdC?s9!L*x3`u8d&Xl@Uz4
z(#Kp^Mljcv;QVE1v<@_B%^HdFJ%58@riD(Ohtk)QUMo?t!N7!R0^Mh6#Tp=6E!iJr
zhb5<gG#Lr7Iml{DUh_o4GzyvP1G2+w@%|4Wr|j)OA6FCt0qILXACiE^q#oetL0UD#
z6RA5uw}T$MN?9s<e!_H-?%yMG4e;Ow%XaMl!H<+>s(Qw-yUNlN%A;7H3U&`Nxe#qp
zl|?2)6BUE*N|<`kW4=rs*fTWEAa}kkNbUHSglPlaFe^wUAl5oTZ*oa##fyECCR-7h
zotCE_16d1l$HT+a4WOGy9~x9_ejl2S^o6NWkDxg~4ww^E3<qs;ff;ymb{yJcrdA+}
z0u5};O^-qSQAD)d)=2Ac4Y?|S9a}Slmq(!iTP4#+pBKZ9vaN&8IvSN~(G*4^1ym?=
z)thK!AKNU*KKWz;>x*#f&XzK{U@T_;n{&saNn1502TK22@P%^z0mZ#raf;h9UuJGa
zCJq`;D6pA0%*(_<UM7EDITI*kdz~&acT33I#h%QqM%zN>3ZplXRz`2Lv@m)XX=U^(
zEOINO*ISZ|-fT%SdYdK5=$)1%qi12bD*w9jNJHcq-Jz^ZETGhn0hQ5fk(OihCeV)2
zTS+UUOK5!gj2^+1(S0n!=pD>N8Qoz2n=*PeNXO`npdF*PfOd@D4q6$#3#4Q8s>%YR
z*ORu4-VD+)dK+kEbXPD|UK!noJVtl0$LK!f7(IeT8QtCT89jn2qdUywK?iv}=%6^G
zI~;n%F}j0b0p=OqVXTghCI@|YCOz9!=|T&_xL5)v|C7h)ooHJc7lWX*s-Wj!TvSl)
z)`OnAv8dZ-l2+YzX<FsTTh*-(<<)H)qNut}-ejeRr*3N%VpFKP^`U~gouC2Bm>t!v
zNc2t?Qzd$~Pl3^ENh_nTr7?X*k6_B^KIRxbP3<;a6QGdC;7?P_%~XuqADBq~CS>Xc
zL@Q_=5FH@hfH2s@?FK|OXg44lLF<5M0qF)rJ86~tU8L=RsKRy&Hz4Xk>ws9SW%34u
z4|xOPbPeeZ2p@6-B7#K+#ATX-KOiEQ4hV;N1HwTbuimVw#RtSwieqx+284rr$?q^P
z69;*jytZ;CJ=<@#9QiS<x}f0$42HoOSlc@$G8bbylDWm+m5!gENS_tM`fU(co!^X3
zs5!vu{5H_q^PM1F&u8&SkL&qb(5~m3Kx@ypf^<FKL0Ws>49NF<HAvU<ji9yX`)NVF
zp7$ZI=SOQuujhTp^?U@2_WTr0!SDG9rakX4uTvc4b;_=qTD<2EQ{3x$2l+kkFfS7a
zd6}HJQYI<R=UUK!HH)ov+74Qkc9$iow5u@V14^Y`Z%HccW=m3Ow+Sgm=UO^xq?jpK
zryD7n1FA~fhtxVXWnVs)Fl#@a;6yJl$zyIVHpRb#n9SN~^72bDsWxVn$CoC|ePq?3
z*B$sVy|AKe0#m#Me5yewTqZ%223F0g#rPU{E@lpY49bd{n%6-TV=l-TQ+eCfq3OaW
zL~_Z;f%InB-5B;)0Rp#b;59L0ENgurG|%D_o*E$Z3_uck2}4(e2;HHf`&A<Jy`7=?
z5}&XSbVqXjnwa*F8HU1)$Jdp&h9-4w&?7A+!B=OB^SjFX-wzD~r7lJkPSq>dKNsdD
zKH<Ee&ujSo>w<&{Cj^z3UJ#n%3xV$v^qGm@vajJfm=fgY<l7^;py6!ve)i=ewvoLy
z#!omQ`*TcG+*J)?Zd#^}4q_^qQ8IP(A?mU$r;hGIQ<=<2nL;|q(`gPOC#X*Ip@L3x
zs7((4dUTy{CC*g*2^y|pEesgqYlX)E4yR-}@paG!fadm<S~!SFs7Cgod@U+3u$gd#
zsAhJMSBokQ<<-K63bh!n0mTrYX6{j|h^+-D^D=#(rm)mv8>xkZq!!k$aFACEAIjHa
zj;7|-!a-gwnlzMG3m+=f;vfx}uSMS$MOcua;hQ3OtH1$aeePB8^{@3N<yKg4`rUkU
zXolSaw%jBL`dxHKXfim}HrzA_`Xhi`l(<2|9f@L7G8A!g!2rEsu#pjWR!J6HChr@h
zp57C4>U$8XUy!|`lhv^oixR$-c@lF-cd-CNJ`U5<%3>I%XQrb0Ykc3!NZAdpa8azy
zzsB>qC8&tI*gzwOnu^E22~9O(tnor>)aAxBlDr_OnED8YBk0Zhr9Q4MGVLIP$HL5;
zpxreIM0s_Pox<~c^%Crr?ARET`Y81RVs;^w)Y?Jr6nHS)#j#NSYPQ*fSnKlFGK*r+
zI5;r+!|&uS1{((lMmmPkfw67hXgKGK$~1T-V~3>H4Kjh3fMDf8=EG|X2@qqVbzY)^
z6}%$Zv1mJYv2vUD&wk!nsHH$_r+4^U6dFELJ0$ZAyeID30z}w9$UYpy;QPs<x7@{G
zeU@g1dpX1FYu32a_FmO8lwzp#UOh<kUW&cf3>v*w!Cq@4{YnLUs}rR5Que-;dx^!4
z^%4h8td|JIdr7cZFA<CPl3?1PkzS(ei1(6Uv0fq;?<K*!UV7W>5)OdPho#r`x`fd1
zW^_qrjricXE6AM|A3dC-(PysLH~0-2=3!Xhk55=-hjlGlGhF>A7}iZp=m!n!R>aU@
z-9b`^wOO7Y*3}^6!+IjB5g*oqMTa#ZWtc{!^51A!Qv$~sMz9#e5Q{U6U>?Kx!#aWR
zv0*JxbXXJ059{<57vZm7<Zy68WT<aRY;bg_6N?RX3q^){4MMr0-hvL$q23PC4fQV2
zZm3t?584j(dXU<4%_L(2`G4S0FF{+yhB~2teW<?*DI7FBfnol1JJkLVJJj3In&Hr&
zV5oO8p&vBVvk&BldM!yE>P?_kgSUc=4|UpW@u4nQbf^<jhUq{mafbOn4UYCPshc>|
z9~2Hq^}g7cYS1+&hnWdaQ6$)lRLxdFy7b;Cw#lAJlfK`R6{QR~B}nc309Hhp(AGh^
zW_dKyfK!X@DhKY9mQ@bW&iUI#I_CUkx^9)j7D;B0W^l~;%W%#oW->4BQOLQNB|~W*
zk742)*=&Ezq5p&cQ-jo5s7@p3en*7jEo&h@Es%ARcF^iG=>q9|CRGo~vVyFW)Pr_D
zlV;HBGid|qd?uZw)n}4@7_{}4)q-?BlP1vrvio=_s;cWGuB`|;pGgFZ`b^v{-)9oR
zep2`Gu1H$fNn9r53F$hC!#tmfgE*Jc#TW-s{Oe+jS&2_;whJ=to>fY=sM#^d?zqH7
zH?p6g&(id&F&3|>4j3k){k8%S4vT6(VlnM!p@{aYMJT8JTG7X<{W?H8?Pne-XuoRG
zR{J%ARAJUa@_)Ye<A{xEKSKYy_B#<g5;SaBTx?FqCmbGRIDd8591!6eKTZo~Wge?3
zV#Ch&*M?cnXWg|Uh&5iwa9-;!fi4KLoZq?&dxfASGo0tTi%?u!ZUZc?Ed`5eOG3(E
z?cFd~Po@%`@Ae=Ro$nHg&!hy4&7_FMXHtT7H<O}q`(I%gv)N*Xu|QG7m{8s@PCW(f
z(1qp!r^rT^sz)J7?g?elwUPAlP<9uzT3QxeJ4rtn%I<>fpD89}cR{Ts>A!8VB>lIo
zmZbl-!;<vhnhr)2|1F9m7t2-f-zsQU2N4TM$n7o|d@(jHAg!AF!qlpu8$k~qRF*0Q
z-9oymM`k+K(%r=YH~87I%$ivCc9&rHl%)s6us)~JI7L@+cR@Qdc_<XE*#%m)X4PW_
ztyvG+tu!=)c3QIyv}(;xkWOo6A1`RlTGCc)Hi2|nvlaBetTnxr23J!;ajhxXe^P7i
zhC;=(=1;Qd8qsjrz;D74Q4L2drr|6U(QsQJl+$n>=nvI!=81xas|M}nca5a2hHC-o
z1Q5yp({N}?dzIs7jhHKk*oc@bXEbb;py51dH(7>QH%Jfk)Cwg=xL%N|#rW((3xm#0
z!45HZVNt}4f1~1M7)8}jg8X}A&4Gh^?+Y^AuI4U6@N=iHzp{WalhsE-N#(dF$6eGO
zdtYuUPRwF2Bh!Ahf=eH*Aj5qtxB${YazceHd_1+%f(LVoEqG|=cCTDDqWpvl9n`Uz
zk@%|MUb#jj9_}l9<N(PfO=<VY`H=3B^C7!OF1x{*4n)g<9RFs9djZ|W%8XA0-@kPc
zzDMgtjD{5}e1e8eSHYGxcK0O;^CsN<rboL1y(Qe1E}Vm<E}I4!7V%yUiZEOikTO2x
zrRU1%V~ztHmgfMd9V8={En=cX7Zt|FmmAJ?cW#O=H++CQvUYZ7kXm$rF)h!aWOoIb
zd*aIt*9Mtyo+-2_OTqPqW4l{#NR7S>DvBvx8|22u{G&s+u2^v?MhI>XomxR7tm;{i
z$I9A5JxKLTG=q%WT9c4#+}08-YHJZvQP+l4;-an_TZ^3;v$Y7tZ7soKwidCtttD7@
zwidm@aa&8Um=ls%+zBbzw>Tl$9Y4_4%Dn2$*r-;pI-K2g^FkLBgF^ZT`qEtr#n%>w
z{#H7#lbvUm7P8M3^ieHnr;nOQTYc0DQag!n5{!2eYZNnxDUxHIL@3@#g2g(CSiF-2
z>#md12psPu!D5|6EZ#|id7boqmlkrv<HO`!q+VD>_!xhJhOJ9=_3>^yTFqb4ZSB#~
zN*@iz-47hC)lBKzM{6T)>u7BuX-8{2NFA+RAmgKTB1#e;t%5~ID<Nfss^?c`g#X}Z
z?az|MRssc!F#@qTBM9a(g1=;tMEKZf6(~A0B9xyQMMmqExDzgoj#gr^(W;O?TKTAk
zj@Ej#wT{+ikj_8S2HK6*PSSR?W?#s65|8ToUocuZj$-~1LgF9!XQQ=P48=<^TEjAY
z?y;k_2@MzC8y&6G6hC~lwlbw}AFUm@t)tbvm>;dxAa%4hf{c$=D$V$46)ZYh3F&BU
zK`L=Z_z#ZO0W4W;v<em*t;FJ^Rj_Xvtv`uwT^1d!sz|@TZf$4hS>4)YJ5QGFtMF8k
z8?E)E?PzTV=?ox}|GVdU|7^5Af%!<#&=Vu|S6~fnh0D+qcGnDI%YWpk&CnutR|8Y*
zcJyXx8M|vLh@n%nzME2@V<TS5tq>~ar6d#|-J*A6yK)4Jj&4HAIGx=v&VO)p|5xea
ze_?c|_J(-Rc3QUJ24QzmW7p^gVIRwH5U%Y+0No(m1X|s8tsvcER|jb4wlgmm+;-KV
z)os@Z(z)$gNb6!(J8A2->jLTAc2$4-5pKKQ25H)df<VbdDDJis>_6$Y+ZBb1x$VXi
z`jLxWvO%~W4d^xqH-lCObDJgUVD7Xe9n9HRBmf=EwU(rVxk<=~gSi;RTiL-(=S9rH
zOvr5zj+lYda3j1ws#u7{%s_>FGq4t+)C_Dz$yBj)fOKY{d9|Qes!3bL(g@ONf0F;F
zSkRL8Vt)?RN!z6*f_)rPvCM;F5f{rtLHZ-A0lixRGJH5lO~u2t?PyHUnOe{ldVeVH
z<B`}DAJXl@{c-wm?wWd^)~I_pH-hOCoe>Q4VLqJeW3++zaBc*1Hc<M{ShGLja$666
z%fq=_!-rM%nl1Jm(2bzSA6=B%1#~OvONvt0LLhdMo)o4IVffeWV*g_;I0ytZ@bpfv
z6q&uW8VMvmz9cMf{}{UvdA|g$hAY#B2kZ~fK&vy*uZptmrC|iyeZA}rF=)4uIX)uo
zViqChZUb`lSWWqrCMM7j;HjOkF4M+5&nQYw2Hgpo`y^^WXWsyQ0-gpvHet^5$~t&<
zkKDyEZ2!QN^9j;g#+l8PwlqDz4`?*1O=iI+YeJCmXKIs?)+Xy9txabBUTCsv(5}f&
zxU2*z*|l`nWR1M<nv74kUaEoU-WY#=QHJ|Jd<^x=u&fbG_k%<*ed^U=Y&EwZ#K+uz
z5c@0zOLJzCti`p1R#Dj{WR{|GJ>{v<NDhLEBGW<a5<nE4QK*6<wCW$cD<X7?rcsOt
z1rfTfqI9lmKp#>On%)^5Q><;&7eT?l(pjr1CaiXJQHBpLKc(0dhP$XJ%LkZ!45j6R
z%rQtbg2t?s!bmk=Q^>1k6q0Jz7pfU{Tg_5M`$)>t9zK-U6kRC))|w^9SolaFkB$2n
z%FoBfqmVo{?nCae@d&0uCW5Ju@i8Z4BA630^lx2ZSsH7x5S33tRLbu9M^#knT@Ik|
z&sJ16qk%w+sO+it2jRXGm2J51MCBm8U&{M>jzI*|T0}6dg^#&fL@-wi5tSEfPOOcH
zN{;nTTT~H`**C#LI@aq+>sW6A&Am_*kL?y0@wlZX=!?fL-nV02*mxfeLykw<5Si%n
z)4hmchwXD8(>{+v(&s+p`aFVZYeg_^Egy5O6~SC<t+Z;fc@JH+cq+bX@fUYz^RVAh
zf7fSxb_|2cH}Pl6KkUOl`{7r#>o$d@jrjqYX=J(T-7Uk^;|HOM-Uj1L3^UKimo_#H
zGmkvScD5G<9hWw4?{;b9hRd*g$CNe=yIb0rhue*~?VP0~)maMCIZHvtCukHgarcX0
z(FqzMHNdLgS=j*VW`fp(3I7|mk^DDuzsR{L^=KY+x152}Oj^%CL37B(L4%PhXP_u#
z1XDB1VZQ8$U^*Hin2rV?bE6@GxzQkJptw6p5R@I63+o(&r;b6Q=yDc{Lq`y^XQ4zO
z`!JOc=|kEMqIA+n!h9(IFqH$bc5L*KFb8pb=-DU^qWb+_54O>ulZUnCY!nxri<Wve
zii0@x^lTI#`qp({IUB`=Wb?VRQG84VUKA36=R;25MX*>GO9#cem{`1v1#?}Ds+ZOm
zq{|ivA5IFhn|MzR5ko0ofb4LWLjI&}Gu+cjTO0UUCvBY|-J~u1Zeh|^OWID_nn0?|
zXeIf7lQ!4Na_WVhwDsExM=go%u`@KxXZSPyZD^Rrf>yZ=v4V!<p;aW<<S-*zMbi>D
z;Z{FVyJV<c+|>Z0do7ctmT}iq5dT3pVMjL{)r}US<cVn^F_kdFe$t2c{yVt|KimqH
z?m{PSWwlT>>0RteT(0-jUQBb6?=HcPFR}+@Igm0%ltVxhKrf0Fq?qfZd83zLd)i~8
z97Y`$PPfNK`B+ReG8i5m<OyKz678qQMn$lgXq0d<(MT*V8U_0n(MU@roDvm{#A2e+
zLjTOEZ<pX+#%Pr#xUH=X*vKxJ`XfhailelJDSf*Q*pAz319p+LHel6zc^j}EWZVXv
zgv!QkK*6FmAR(3K%}6CK&;Ns?@4t}^xU$ln7UirTu5{UXb_uT2cAhN3W#5-hlP70u
zNvqNY>69+X|5Li)T6-1aM?IxoS5nv+W0&B@_S7Y~ZLDrB`h&eIy0zYpT8Hrt#-GgG
z9Olp5A{ZZn7v0)JQ}lIfS}`fs)}mW`Ddg$a2xOPw97Hj%OK?8qMz_NzBA6T95zLNm
zA5zBY@EB)ZEs{67cTk8;p}N(F+`gy?1`*8%<9&=Gnh(ZDFcs1A$n~b0kFQ%Jm@csU
z7!&1#@e!;b_vOL(8JaG;O}E2DAiEvLhw|HDQj0OgHy?lnz!qGByG_%gnsiHWK9*mC
zt41WZ1lI^!m*84Jx+S=F&~6E?3$)ugU-e;r39cTbTY_sQtxIrir0o)1CrGyhm;ETe
z1h-5JnngkNxH2E|&gkjXkX&2SB{&~)OK=e^x&-%$rZ5sIph9vkUj)<V%^XH|sGcO|
zAQn>}1uMDAjz)Hue=gr}#l0ms2aQKiw*==fFB1oOnT%d36Y(q8q5<6!ToY*ZE4Nyb
z4%ZG#(w}UwSq=f{N3OOc{l|?$iof(Pnh8gI!GHX+qB)@IKlY)#W0kYHZ#3*QgblZ~
zip9s&WQjqX%_Xk3tyqhgI-6@j$yBklgLJdGF3@goN7W~J#ZnK_X@8QcSo&zX>>b@V
zxv4_sgscb1hn#$fU@9Mc%*lrc=F5k*HJ>!{aT{<Vn92tqbMhgAdGdk#CWmRd>?Ylb
z<wJ#?SQEW~R<Y1Vl<QP{2MuS`@jOzrzPo6Kx&w0C(28;A(5ko}cMb{mA9D_oYgTd&
z?PjYHaSp9TEb1H*DC!&{^ncDFnOkrL#9dS$u^Es|ykavT!D2HY!D2HYV&rr#v${*L
z0;lIWbua=14V*JZIF)6?6i?iko#fPibpn}ZAb$d>sYfP|g8lz8fuv0$7e^<~vV;X$
zG8C;eGc=XYFTwds=fR0{K+v~U4{G`)EWw~*R~)~@lhMMvDkfmbzWrv9Sa`ewtJoT@
zACjB8nw*y8LnGG8@wB7}gzR$DanSbN-a%1Qt17nPUVvMW%HZq_=%#1&?%GVaI-7Va
zk%u^ID%)F5$aSGSCFvkfN&Z9AVo!-CuJ}g=jK<8yRP;X`i_9RyhvlT;Hjv|Ymy?1!
zLFO%zTk{r4$%R%Uc@~KeS&JmM(M4Dl@j{NDX(|rHu~M~22wCxX-)4|&Tq(!;Zsvtl
z^I?iYTIlQ)wDxqxP<qC^98K#(BYK%^1A?8d!PaE3YjZasm=BE@h$o4Di-%L%q%0|x
zr4!_ksz3_!<jRG4HCh;K=UReQq3v32OHg4>t;vjgxhM~n0UGkxFg*t60=ZzshChz+
zoXw&)ch|^$B(n6TgUFj|S2@V*&HXi^>&@&OFw<fMnFoq8H3m_4zY9Cw55_~U{uaY1
zd~TQ;4d)KMk}4mg`A~OH9WF<TIf&(9m3gFC1jB4f+UA#D8C~1>m~ER=k$sDXq-iyE
zM79Ne>O-)$c#4t_jo1!B2d?!APTYgvHC$?nThJ7x_8i1(aPV2F=~1muPBkHD(7=by
z<&-oBvlsQ0GzYPJ-6?4ij1xq8x_mQDQ<h!qSu2|>L^DKBOY<R|mL^Y^Z=u2J8O%Oi
z9)T{fPnSE4Q%jvR`jDG6I&30>xk+OLvy(<2QlqdQ?d6QZ8CoW9()de-*c56M`j9gU
zBbXY6KIV+V2<97w`)EG?q%nf2QRrjND2!kQRVkCkGc;Xtr%oCpkexL8P=3<b=jxk6
zQ;+c)zFF|<e+<nWG#m$oa1_t&E4OF%G?VFiMo%kXBmUr1_u81y4?44_6EXC7uI%j~
zFR<sf)q>XL<0g=fPf#Ygw#T>Q6NQXmQP&|M=aoV#j!#?+N}Je2R}{@L$2}p(CoZO7
z$|pYN_#}e)eBy3UY`V!q1dHw7XE?_vemE!9fJIK-D+LgH)<&S{vo?hCe3IG`x~>Dw
z0}e<{0B!ET?DO?x<jfv6Rs75zVmz}aH5ZYp83||g90a<_CQ#0YNZUwv+H>SPN&n5h
zFrn&Bp;I?v4@V>ESM8CsEueL}+ipotce^af>2B3s5`fd)dP{P;+bm>c$Ehfo2T(?N
zVFG^Tq9)Smt|B;WROiL;n!U=`-00N{zcsHVvKM2^ox6zb-cR<|IfxN<gF>;}>rjrG
zHxhPx9q9b_x<3}S*SUx^lHK+?AIopAV;tFDm*Hc!?xI$y=}O2Gwm#;buyq(ko_oU9
z$J`UP4rBS{8EXP^)>0EP{;so@T5;c<wba2v>Ki4@-JpN+vzDmX;%6-p6Cc-l*tc1Y
zY<bqw@nk*F?yRL&;(FFn2Wa(unf8M3s~WWPeKmr1zONS0y8XNzr1O1skyhVV)zZB0
zs~)7YG@C*H%cn*RH+kO|D7gqZ-<Lv0u%p<&yyTq}mNaH02<Q8XU_a?uON~hSzhL`0
z=7RAv!G7YimZqWLVJdnO1u;0V{6j@8^sOgRw4smP(g;ZB!OGqvO35ybkk+LUkWLAa
z{NKGa@<R?4H3K@;{JAQm*)ktb@AK5|@VFp#%(*bCp8|biATwDPvLAX=XR<z|Gua5l
znQRwk8sB&}B4)CuBIORGjG62{n926N*bcO{nQ(P>0Omdp8URRVvJUDCNasEd67^!=
z^|Gd>C8`P2Q&UliyV<`W<uR!%PJ*fj8J-!WmVj;oJ-&BQYFP{B>7>^wO7Uel9i;CM
zWR7c|E=Zng&?<Q*YCg<bz3x6_=eW3+-T-Ug2Wnszoq4Zy8TRxcEzmO0Z2>)Wv`j5e
z@zT|K?)lLw<wjv<bCqK2AjP3$U>{(+VY^LHW~*JG-E4K>?`-pWt+cK}`Buu_gxTtC
zic<9JY}G+DMBI$b$Lx%31bS?lM)qc_4)SKJ4)V(KWUMUNFTpU+E699NlviR9jm66A
z5|Ln>t(L_w+I7!jy67k8>^iCPKQtd07o4r~Kne%3ZCGU<ND;x@Y;}cKM%OkzR+z1R
zq9MK6st@UG)rVxZT7D*Gt5wg)2sFifC9Y0apG7e-U2VC<c5D+$8Z__`Lpf!`!R$u&
zB(TF6!JV=Z!8l))X9|~SqSI|`*^+vpV#UCQZY|FgUaC+%A^S{W1hNa74)W%vKIG;c
z4x5O?+?*qV**S*~skm=M>o{@$M=g>!H+@YZR$J#BKIG;c5lrVCKIY~e5zL=+{7Lia
zk9^#mBZBFi!^hm5BZ9@|rtfRI<VBrxL?Aoo@S*&iqu*e>22kdv*Wl#}13GjQ_o^c1
zuf#@ZzHTARhN-0x##L{D?iGrdcOhjUTZg3&shE#I6!X*mT4dhVOxWBI^N%3qMx+ce
ze-Olc$?u69vo`NmXE%h<aF8eF9ps652YEuHx2BaBU=?+^+se$wq%Mbe?O=@tg(6<f
zioAH;NaJ})Z4pgM#OqFqIq^F9dDy^61u2SnZ3OMa>&+`CxjdRA^v|CmUPtKG1Ul$d
zygG=pMJGah%!-g&wA3h#?1@(gdE(VUUiHRnMAuT;>FB7f6jbp#E(UR2JOIa^AB^Jl
zju=K3J{scH50@9Ota5|qlVX*J%hn19Iq}L(@e$04*XbJ9ZyO&gh}T&f(i5*fq~g_w
zta$wz;<bgn+6%A#SRMJOc)c9T6yg<Sma7ThK?ApDMt1s_19tmGY(TI$i1<!_!9=|J
zdoe}4cDvgvvKO-+3C8wf3KV^0+Y_&@B!rxJb=X7@PP|62s7r^zRJ?Yeb)0y0F?uqU
z=)sb#V$7vO$ca}MQ?QszhnN$uemKWQkt6zj@#+E#7IWzkbK=zx=Mn`Lap`#C)dd$Q
z>e3-p5U-2gQ1QA6%(2RwR)ps7_+Vuy`P933faE279X$jbav<JgGv+=0a}dH(*2y(b
zL~$|R#L5`q0b%N_heMP7R3cRz54s+7>Z8mh-hrX>5H*E^{{D&=-ndJ!+tN#(X9?{^
zXGZFvAoF)G7+E59Xb=g<=1(0Nq-S{!m@&kT2{Jc&>2WZmjtw%G$1rwr1B@<rF&rhu
zRxymdF=|>gT%k8oFD%3BQ(0M@wsDddm2>SBI`_yJhU7B$d&w~zlFQs4!}{zSq&JUa
z_FWjMCxLe`&+?#R1;czMUawA&)s}oH3&)uyp9a|?WcEb(!rWB}BIfF%NOe0qOzJ&I
zjdsMtAWBudfd2U$y}LNfBuML3f#3Mn0KtwgO1F4BXBlJM5O|x@r|wlK0#|=!8UIqR
zjaCE5Y|e>cY_}xbf$m~Bv|IX9uZ@^>pSc0PGdVA)h`WQLJAR2_Uhl7WTPU*Qmr(p+
z2*JQReCMyb1OxBzv0`@-Bk%a@-GUVirBtta^cdPTg}04Jmw|?VQ@TvZAJApF7v~o;
zm%;IoN$v9{o~LHV9T=v*Mu(a&U@^@P({C?v#f0hr86F(ky+ybW+P<9@v^rZ`Eh&48
zEGc`7zLWs6x5$#Rw@Ao{vz5koVQ-PknFBq>frRoLXp*fTKpb6(FA+y4K^)b7sDDmb
zSsZNyal{zm31R9Qh@ch}Bs?jsxCnFyXo#ajXkF;_KUW-8eTB;Yo5fK*^Hg!v3>u6>
zanxo>@^+^s$=lhl8Q=%-HqvfB9K#9moH%L*9pc>q{|<44Y<_BSbjp86aa09y)W$Ye
zanvdOB;qLh%@6FdZpG2T5J$C03BxjV3OckIbhqN@R4b0!8TM2wj=H1-a-4OQk#`VM
z9MxNr;;7k@6i02Aq&Vsn@~03-WxxF>H232Zo*xFuTXCR8*;0I^J^^wWWYc+{>7T3d
z=lIV<^CUiU=ejTS5AGC<C>}2vG|Yn38nFXj<ac|R>d_4A4pZLnjxcpQq*g8I%W!lA
z#8wMvSWgwSp4v(O|7<m-XM1M>)9gUa#FFY_&0?Z!ecq2*QpDnxlwdJSidfu|63nxt
zs?aG;bk&1a(ba58imo<GQgn3+84+E5m`C)$^r$5@pc&nYbB8IqD6SeohnI(Pm`Mw0
zJfYv6wG^>LI8$~{?Sqs{u$UzxSj-Y37PmwMbCyVE9SnSTu{z<^VRqxnC<cK&9rI#$
z*;;2d#J(VR$#nOwqVy`>`@)C~e;==Isq#QZ86sw6`dCN=chLe5uL#qhEpdo3n-Tkc
zxUxO>hwmvsS8mzLWTa(T!nlnmSgd6Qi?uAVc*_drS~hBk(!2>{1-DjE#1OSmq>zN-
zg%m7SNWo%-Bo;5EVEIB~e9c|}FFg4Y;%3ceW2zE?>Gx$A;S4Tshu20qgIJ6+EcCB&
z2B!p;Gw?F&G{ifL@wHU|&7jpDZL=g5K&K_C0J2F5Km|~1Nh*LQA%DCANUwiff%}Cm
zug5&LY*PsNxfJwJ3IjTH^EG__5bZ4x?RVi5-V>%)I}ScRlq6ghrtYUfO8T-;CdgIS
z&|Ejhw@4$H74;5c-?<5LjYjn+$PV)-$XjT*F^sDd<f9bxC&)hLCdd&Cyu}H!kCC@H
zL5^T~-V(8%#S@55te>sfQVct>?qf(!Cdd&?#k!9<u^z!Zv0lqO)go;Itzx~^k`(J5
zmZVtc3rE!=eM`&dO^`oTC@R)RH)CT9;yJP21lo!9R?tqY2iMx}rJ%zkSjP3?iix<^
z!&oAij_U}f<J!mExQ<}1?K7J|tk2M#1|oNg_4|iLG1Pi4#JV30o4zU59YldPM8&#~
z<;D7bnnhvoider$VPC9Yr`R}_M#cL3ig9x6q@$0agq)^FArb2il9pAm{*k68;##+=
zM=)*K2&OITW3FW*m}^-p*6Xjc9m@gf3hrZC@F*nR??X<kM=&j91k*zLm@8xi%NG*k
zYazsX2l*1BW<s+utF_r8&q9$Y-pL^g6m#O89O7fjAyG&;#6doX_*kAp4%I9Q90FGm
z<>@zi<7aF_%2SiP4E~$qBmNqi5q5*?%_q@CQSt}eoZL5Qf~wLBvC2QDH)QX9_lM?}
z_>5nxC@35FKxp>CXZ)&AW5o*)yvio<4lIwLPsxL?6`S{#(mh@>$EDRbpH|PV7TYo>
zi|B6sGHKq&XZ*wVO?1KO_AWKRcpS*YL)%6x#@dg6Jdi`%TCWmXHcE9^T3$+5r(xLu
z?xl3ut1Zn#$?8G7jZ!V7b)(d;G+qkv+)L>qn7)+G$J`-gCUr694IM}grK{kJv&}VV
z<y|WbRAx2FDHVKeb|XlAUG|xp9V@G6qxcZdMycRSzgrMR&qTRQqp)T4Oq6>SV#DZ}
zC_W@Fn8q!6;YGU?NnUvIkVd1oNDn^oAwBrShwKY4<b_CGNN4=>fxHl@>RO@Y<v@+3
zpSG{mYXz;_ygER-M;tL*%y09m2JN<aHG<Y{UM(QqHm`Qly3MPLw0*>}>bk;ai+a$y
z*`oCf%Q#t7N;g~hkoSn=of>j5Lh2)qKIFD}MX=~LuNO6ikx0R9^NL`)&C6kZ5l*+G
zIEcm6y&LanY80;iBaW$G+Zyc(T(@~SXgnc3Wz=C_CJyp48K{XBGLhF<HKPH?cLw5y
zYy+)kU#BH$_GPaZlxAP8C296GS(0X7tB_*$P4a8<0LmzPKBp*36|B=YA5u4D>T+(X
zL0aSgW+lN{T4EW=INz2p@%x=(v=0UxnJ}3v;C;SI!F~V{IXfHgsq`^uS-!6F8V$zr
zGvJA`biYSp*yY70Q`IwJuGfHUDh8ZT9>qB9r8G-5pp@`wmZ@w#Cn%Q%L0QE!q1gi;
zoSp_jc_<deRMJwe22~;`_ZyU?pj>U^gc%Q^TbeD|1Ts^|J|Z&@U&olrAy<dyFnq@E
z8kpp}817|zJZH?G@fp8o7!1m)NPQkf2pT^7B5CGOq<$=~=IOi=p}vw=^Hlu-1Kz%x
zr;((6HBT$ZxoLSX&=gHb#L}oV-wWhJd9l=qDEexi=^DioOP4Ez3OljnLxuO=-{i%W
zSM%ifYMvVuMLVFhX5jj8VPq-dze)`}A6!V%1SuXT*#w$LOI`!X{ws|}spcg3iHfl+
z-7%6rrV>0i7FjIUu>BEs{8y%D^O<(|^@W-Y8rJ(NY3l!i9vBm5df$^U7wBElQ=5h9
zr4L830XGLm0^Z>V9BTvm7z3ssTw=^J4LFGT*V*GrUssIfA75*aD>XL=Ejp*#(xP)3
zL95PbA!&6^J4n?z-)LgexpSp+eJJ0#U5KJOr`K7w4ZO~ss1S`9)j2-obdDUlwX22&
zyQ65LdmO|XsqXP1)jd9Bb&s5uS*_`<!se)fTky-<L$miC=#`=%s9fdV&>V`-_?LpR
zH=e@ED7)(@7%azw=;EJ=@E4AFTL1j6C`j^5rLrX$qN_iP+mkR%VHcIZku=4-t^w&)
zS~9V-%xru%?V`#}Uk=RP_>B21=+pK}U^d;S)QtHi=y$=8&^&|Bn93mN_sLeFx%Q96
z3>5Te`i*V9laOlA@P{*DCf@oc)}d||;Vs)v8bPaOI8H-*Li=om*jS<&`rUtdXp&bT
zvkj3xP`O~CA^lsBetHdXle=gYpgYn-&vFRtJ&T#u9K=L|1_sGP9JWEjK-8K;K`wT7
z&~P21zlzV8#f3u??VS}sR||0G&cZV;qb1H7KrdXs$c%Y0$lUI&in5ktUI`-J0;xIF
z#%ksq+i*i9iDjr*zZNVi_h7}hM^7JfX2L8yBf(ZS#m_+eW=pFkpuDR;4zn{bgG~w7
zG#3Lw8w?IgZp6Ri^<P+W5h5(H|4cChqMtj^Yz>gV2^`bP&<b6PU~rTcGm1hpD5a6?
zD$HxEHF>|+9f)CiEyH)vi*HyCd%c10qF$fiJJG8Qk(0eD@m<`j3g0EY*2i~guNr)p
z_1X&GJ$mhk@A6)Fio^8mH6P!pUI*hl-Ro$4XL_B2?`*GM<GZ5r?%#*zBYehOr{(HX
zT0)MKqGn6TyuT<9S#ePmeTtz{`Ecr(u|ee;Q$n*X_8pCB2v%!U-Xcc?4Lkh?y14|&
zO3=x{fNJf6hei6$KrhOjBDf5G3oBah9>!km5oX>5Tl?5rJC~%7Mv^;dxPuUGT}}ov
z$MsK`yMJrDmkN7KS(xny|C5hl9+X}gdItJB8Y=TTgsu+_{BxLo&co0MX5f8cW=$~O
zqnc?svE`vKo{#naEpG4{V9vG0`whw)G~DE>o(t2Tpqc~qZVo}m^a<0$QO!*hOB3rG
z%7kmp^K2^PJ?vr)Cs<`Djq$Ex<n=MVZDaVDHbx9$V?-fo3?Fih;V{23!X>tF9C5BO
ze5}wIty+z(g%2`ev03L$Fi@3!J8H|#DD+_42+wFpX_&!bL3ps6gN6eT^;IzEm=R%K
z(wr!F$S6aygIGT70F!(!IYRlZ0c@OsKq}sL0DM5DCETo7b_K_E$r2b`qu~E59Z@;~
zj|6`MNmhBlm7%#2pQ(d_%7s^j=4O1Ru8o26Xt&WHu+cxe)Y#~QvBhLIK8(KO^3ePi
zABp}DB;m@r566}`<bKd)8vTG5kUKt%KIf&-T!{~(%Ro$i4EwEe(gA_F5}&EnLFL>-
z0`nj~q}z{#*g8sRG(z#=kSp2Jp|?C*4CPG&ap=zhH;L#e9R*{7wKc`V2ID*EKA6q5
z-#K3xa}F%qnvqZ#ZP(duw-TN&$`(8J7KI_L3}20n%Gzri`~(f=NZT1Tdl%*JoG*78
z+#Q(a$zcms<WwGaF;w%{NwfEtLFHbTD*d;h@>(cozQc0w^MlIUx<a!qwmj{<0OuZJ
zVef!XK_86HPj(^(=Q46l#&^(gHjJ+a@tOBY_7<3=?qX%;eVW-N2Jy)%^M^t(YEOBx
zD$6(Jx=SK|mf;I?-9-p5&du<}x$Y7y_5xkOVlU8TjKQ%N=n``;(9J%D)^-=|mwBJ9
z{3gy<zW=)-SAG-cYsL&}RRiff8AVT_$&%=YdEdwbJxlc_i#4w}NG-*LtLjG3WkKpj
z(Dk4Pj7+A!fO*?Y`t)SVK+d$2#w!CpfMhi{L13&1#N2(%OK;#w5CT`@P;$knRe)tu
zi2s&i6~xX6(+|8+l*c68l|g1M`tTzS$L1Y)O_13<hOIueD18pzO6tN%zpf4;ZA9pQ
zsnJEwofBp@g3#}AHWR~G!e`);FgGoR_5U3nDhD=1!%=__JU^7DEPTv*4^ksBjjTlr
z3^+3>)5m@qjV(IhdQ2brO67VVL_oe$*~iEcnGrA<cF=%qg8@sDxerh`hcU(aCrx_p
zRCtUv+&T<*UQ)2r6k{6<xFnhW*`E^T3_s&bAt<HS&-FsiOWU`9{!TGA&b*9$L#dB(
z1o8c^4$F_A)I!Xyo6rLDvO#JjhDjS+<NRWI*K`+X4j;a2da0MId)IUX)1l&HZm6XB
zlGz6|0SI|!W~EtP{IK9bLk7G}3x3{e1$&f1f`+qjhZ1Ps(83)XXT&!eXN{nLt(rhK
z&K<ZTan^~)84c@J@)=3_^d+n$k?2E^m0YXhJ7{<q3XV3?J_}<vh7{?I-^FhH-racE
z<nJH{q;)v%T!PO&?Uk!MmM}H=>_av71$0Odh_xy%T2oeXO=x;N1NnXuoUvu8n?o}e
zpPDU$Ah|P$vPOKJPULUNAjyZ#%TB=8Gx*@yVq{jf9>`tz_pgZ{dC6S}a1*|2pAYyj
zXHa(H(!w8;+?7do-HrKDJ7P3oI&~<BtNG^`Y}I%gMA_^3lJrl;bgJxG#4o!C_m?7Y
z+tWqn1bigsX4tma3m==z%?UFNANjM}K}mBmK8$0^CLujnr?RiG!DGyqNN#ozP>ad6
z4|pJGxDN|}Qmj3K)X<A@qZC!x)B2J$py9BpnHQAv`NnGA-#-v>*GPInAmXkKbY9$*
z1$lAjr{Tn%!+de)Fkjp`%oleKBVRgk=VMOXIjji8>IHG<!vj^^IZVWuiaQ^3;?BpM
zxbrb9?!<lJVEV;tnyldWF>zneHRmpA;sb)zQIHh1Xug_-L5g~}2{a`I6>ckNNQ!bQ
z+78lHG-o7=>47K*1!;;}cd_P-DlfXneV0rl==_WBNyqdw<2m8urxn-J4CjQ85hr&$
zOYw8-<Tm9(i@UUz^fA_5+5}qNrLC5fU7MDaU7J1gtK`*|q`S0H$jH2x`LDcdlXi4$
zw+kV4muA}G`E-}G`7eVkEjo7*>$6nsJ0GHbhpX)Gf5A~_9Euo7WxKm^xd;9%dZx&<
z;Ujnc4nhVg@BIFzgn1nwxii>}Slltm(~)NKJbV@RLdKXXUjq6zM24aM1?o5JatzVZ
z(iFzK80t4X7MiCX49(DEAk~gTfLgnRbdQbl6_8$xvPsFAxgx`8rC#hK5L04r0Hd-4
zlU<}XbP7^h8-qzRzgg^NKl7(t=7~2#b4aIV{uIWfu3yD7?<1Kr8Zytvu0l+Sjm&4h
z9-3S6VdkO}DwiCBcXuC(2Quaam4892)SqGLJ35s9O;C9RT#6C~^a>n8di0Y>p(Uv7
zcpKA?cZ5c3vJHySJQVm>bl~mpomgEnl}8|<oAKFvNKpAvIyApRh|T*3m8WDw^T3c&
zv-w)V5VXBqNCATJ?zwQxz*)6<FH?+ZHPeHe!>;imi~A4}Z8m8=V`h9q$3ZE7>;&Ul
zJPHQ?0`E;(m-CQP{@8o{KF2XR_TFxW9bL*FxhG9Ato9>{Huoy?Pf&`vdl#F{PZ}m@
z{>C2w_MgWasPqMZi^-z!ly~6g0B8XC-p)AMn1|qO7_miA`S>e%lI&H`aA-W(gignF
zYQ)f>GJ{`E4@ayS^trVk)C8(LqE}Ekynkpo_Zl&<;4!O2HbDaqgOcN)T!A>gaQu^Y
z<y7R&sndvUgMxlW!y)D=sLU@rlV-$ZlRT_9s`%GVy!HdhC2~PokvW>CnlZ=mPCLH-
z47X2W72Fx2cW%L^uF8Fj5@wS>7n{VILFMyR2`OY^U@)ld3EOTDqW(d{p|gw4$LAKA
zM6En|_o&{aMVlBeM}_&2K6w{`hQe+1CCb(U-(X^bxE(u4t|n&g+E3ctn4m65ZKe>}
z2X4pQN0=N;RE(-6v6`s}DW7jaDqE&9AnQR62otH>VDC4R#(d!_&~2bGU&vetx=EAZ
z1_{gqGSjavU@XJHD}(gZ7`9rk9!4e%2Ww<sgC4CI4FRV?eavZ4hp|3ZgJu$cOqf$N
zI=#~a&kQq<-4(_5tPQdUqC71cj;83I@1^I)pw()qywdN?#v8l*LY^6xANL5hO|b=3
zKi{PHef{iXPCxf}%Jzv=Os6A0rqhu(pklMPqOp^S^m1hNtR~NTaypXUYdbvFtRNNm
zfZ~Ly;L%vMh?SU9!6UJnLH1cXkVj#)gXB|h71KAsSuYH-b;WY1tg71>L{!!wuZC6=
zCD%Qx*d*87Az=pr2W)a3uzIz!`up6!m>h{2{i>VctL5b)lRO*uch>vc0IZz5PeL9&
zNM3;0KYJQtZVJAR9)g(r21))7s$XH-WG477XqYgk*xug1;_V~AMt34!Qz{3t4dmnr
z<+&w42dr^cM-is2QE>&JF5I5BM(Rj}tiB86PDSaHKxf~!sh2WjQ$psW{S;&OPCG0i
z^HCpj?B%dLd&%ssT4O^ZnQ4b7WOnB;hQ#bHGxv6sQNyu+ru{0BIRG<5AKUhlAkCSf
z!z6BhJnn>WhiY63rTPIu?)GD2*k-tqx%ZNUxluzh_O!hc>6>HN;7SM^X_ZE{%67I@
z_IfwkDx9@8E5^~_>g6zocJ*ra!)d*I%+<?be!cF~xPHANSiW8#YDm9cK4$B66FR<y
z_1dy1UHkilIrSY|uk~4ns-o01+;8Xo0Y#~CWD?MmmlkJs1>IZ2(u+Cy&XV-!;1-8L
zRhY>*)Gs~oA4O(*S0PaZM01v4g}UmGHrdCIg6Ri(@`ho0$$1I0ktR#_nEXDDngG_y
z`(NPcw#yP`XT8rR7~H>H7NH~9TVTubmyl|QjU_3VyODwkC530YNg;yeQ>eDF(kqbK
zyBdpfc5-0L`h{QC;xNrzjW#?7%w%AU+gmZIQwbe2_Oh1I!D}XD@gaFqFvQ)t6-3bR
z&M9_+oE(_Hv8CMD?o_>TlBs+Z(J2{{dj!R=tdpQwayEW8wPxO>jw~&?4&<PLP`Fu>
z<bMCkRX0@OvO_Sa=^wU}usn#2S3tLlkl8l->}|#@)0_L@W^%h6w@vkhvzr&UO(ky=
z=sJZcRFcaCy7es^3QlH|TrSWj8fpTeKjLdpvkLXs;Qb34Za~&7U9vXUe<ogs`GQSB
zgyojG5r8HtL}iiOQg&$6LlA@H+y9zHCRcFE(Pl|bIXW%L9U9r&W%j`-N3D<|zmL*H
z*}a7+$1fG7Us46V4_QH<9S50lj)tU6Ois#d7=y4DpI#%5eF{;L9n^+H$TaeE5;^zM
zwFQXGlAN8JhPbzCsNsb6&F&58MTKY`Cil(k8iNMUFBj*d3r3zC{7{cf<>d)8;YHi9
zGLGuY(>+o#jH3W%;8=9_Z#694-pQ>5DtgIA7ig+9!CneU6Ko?*;6ttnA{d*XVmhTg
zx*}PhnhLTN<hCCdmoG+bI!Hf^a%Vpq6qx5UhgsyqZL^t&Oa$7#UvAx=3G<SMqUbB#
zJU0eV-%eXvf$DQzBSSMtA&TqL9kM;DL$iiL+-Oj`L*^@lauDmZ{>h2VzUL>R*p7+J
zj2Om>au0?dcQ7l8*1T_zgxNx~;es1-zVJ-EmPR2=UrcFjcF<iAwF=D!giTHd_QdME
z2km@YklFDsg<zW^7<XJHFzj78V%SQSeX&mz+i7{`u^5D{Wtkh|*r7PO2o|nOj&p+@
zFU*XBLFGd@Su8s|hUwNb7mO-gx1RZswbrs*BagC|Z3k5`5Bq{^A97pIBG^$j3KaR#
zXq+`Q1<o+s*0TtvThAQE+UN!Y2eFuH>5tab$T0ravmF)R7r1UcbI>G0y7kOqUM3Fm
zGTC#bOe!7)mzz5<wc9yY0oA#)_Be~NegBFTxLb?6+Yb`1KF7PeLsq!@B8A9pJFFsH
zeWgO=>K#@Qu6B^m)e%g&+Q%GMM=+18AJA+tt3x*UGC986b?o14FR@#a+g9|)kZnQ@
zk~_#yo&B0OF8jz(XjA9`L@4bmL%~7bQ1Br)6ddLc1s`)m!N+tc_>db45ln}I!@Qy3
zLvASem<|O8c|*a6yrJ-*Hb4~`K!<`4xuFojqC?>ynu0$RBA5;Zhk0D;AdgEw_WH;l
z3ah?u`))6kQ-^|s#uL(^;4m)}2YHzc*2D_qt>Qe0|27VVbyBB+>;wrOEI$Tx7IPJm
zr~`kGf3^5mx{i#9C%t4!*Od|RvO*%~*UM6<zo`(}zjQs3={~f+a=(u`?vG%?{kff?
zz(3R!hcU&G!uWmPu+1}6Ad}k&mdlZfO#znN!Bm!QlrWd=gjwSCaBirT%oYe5+A)pG
z!k3afHuvb`a65W8lfN>9+V%fpXz!q53<4g(z>kZCwe@>8XEDv56>WXJLNW?p$gO}D
zO1*DGanC`rQ*4eJg=i)uU&)T!Ff`jM#8M?+$!r*dMh`8?q~ch8NoLvM(Ws+uFHH~Z
z5yQBn0os2X_-h+sXeU>QDc1s0y~pjAq$$^BNt$w1?Gk{dT)ib}$~6lqrrd>E=BO!m
zsiHI_)s*ug^&V%hpB9=|H7G?{^0myN(8dm8(~N$+B=hQFg<!;XJ~hZ()ELD^*Y?PK
zut5xaDw%n!Zw$M&IP+Kx8+A!hW?39NGRT~s2qI+}bzqR?9$vqEo6eOrSRWd2IU7T-
z?A@qi*$1}!Ia5o%p1A~h`OxU+i!%pf8O+B<6@_BI^wy|Ma#MJ5jd0y5if+LK-;g2j
zv_kZtCEv)7g^%?Mg}Abqd@DOD24PRn@RcEMgYqNl&Yu{>oj*}XcK-N~+xg=#T3~J)
zROyGdLBs{6+n{_bzw^gdcd7=T$cnrpb$d-Ay79DbKBRSvL9AO0;ufzM#JWWxshbbE
zx;f0R+xuEFc7)s2<YR@pnaag`Ck&lZ$+LpW83$kj#<|$q7@qw<#n;)mvuZ282E$!d
zEIwVN$?Fn;l?`=vMp@iDC~Q@E4R?cvOW?_7?Ba^-V#IY9eT>Dcq;K$^%_TG(rfqIB
zNIrLQDY>|Jw)r5=SM0SBeu{f%ehy!ryC}^1Z69QtVi?+<tmZDdEVMgf5WB-&8j9WF
zE``_~?y`_{hYz{#a2SPzV>O5Q-Qi<icbJM({todE;a1!`btR_Dogi^uLH3BJ3PqqE
zEAA~%`M6{VZBkrna<?5(2uBrI+&fo#Z~?MWv)p{>E(%DrwBHg|X3E|}KNOnKZwVVJ
z(h`KePfPfN&gDR?&=R>Xu{p+FNf5<-vd4IQ#KBuUAl>fq5uxFqqGFYqqmpK8e2TGx
zoqX;!eDP6%<jY{k;cwxK3lt^i1s{PlLz+Lgf`Hm7XqdiFv8;8Jylj$_(buas;_H-U
z2>&5`wWZC}sK(p~a8UEtHsTH_Xwb0AzQtx=d`i9=cq}%$G(QlSlCLwtgD`3|97kx0
z2{J=dQEb3pi_^Vhn5@F4-iM@bV?rh<zlbc3m5>2-WhQeC{`CCDX3rTp0%X5IU?1zV
zH1+fiaPBhBiDi;jBj_!5=#kzB1stZ)$p{0+gH<vYj>U?mq8wNQPASXId^C#T5t3CO
zk3#70@-kp8NZfJ!R+@|~{i|^GG1t$TqwX_iR}DOr6)6g`i#&`yRC0_+5EqQKE;&Uc
zh!0VMnA{Q=9S3T9(%#3I)NhbpI|^5l2r8I%7wHou&7(A^m!=Of&5Dx{rRq<Ja%#md
zka|7IHc^2~up-BchSxFWMs7Fr_KkA8R}i_KI}Nc{(I~uAa#MC!aP%;Rq`0?brp2J)
z<C5u#;Br6M@Si79SEjd-M&?j2xl3%n*_!Ppgl<K+%Mos@hU54zIl*LBJee?)6r-hH
zlC(R}eN0TG;w!=GSlyiae6i>NEMsr{dSJ%C#<k!fh$$CEc+gOZvBSm2l7o6weP)?+
z7mTW)flZiW<E^hS{mp1ZLi;E*jL?lzsnZnl8tEd1q@!#j`H*X*2$pZ8t2HtW7;U66
zI_R~LDzBcLFsx$9$wB3Npt*ota!k-?qpcE#Vx#2OLFKknu$`;44DA<~K`oj9MH05$
zpyreoC4bM7qc72$*D=G7g`pkv2SS#i9po{e50Uw@Y`GgXHSTFBIaM0%4uz-^wH?1u
zXiY-49fy8lJHczm(F%FY=0mO>BUrv2x75g%*>tpRqo6eIF(yahx1(Z|;3Xf+LTmN?
z7#E+&LhB5@OLeI3m-$`<F0}6QaKap>81+KQCs~f-;}yD*(5KR_4w81YgW5q}yZTVR
zUC+_fymq}%A+KFuQpju9(l1wP*M16l?dn6WT_ae&UDwjc`F7=q-M|M=Fv3?gib?%H
zm-;)%<0}Vw_4lEC{kPWCy!vmikXQd-E9BMxPK7+adQ>5={yyaDAHnkVe^Ddn>rW~E
zh7TTND&~MC8p%Xoq!xi}1<7^x8fczQ(pYC73AzgElI!e)L4U4E&_H+V><(k&xOH|P
z%dfKsU)fG3Un8I_gqADTlbCMI^)a^)>M-)ZuCrHQoxQh4r?hnI>^`=quCw>kaBL4<
zXZImpXa550?8E&+Vx66OxSlPb>+GBBeX+N6ADoZ5b@pFqIH{Pfv-_BJS7koLI{Qow
z%DQpAeKN9)U|erMbGwAuQv=fL!}WF;V5OJ_CVTR$FTPeCim&&uBc$}VFs&MO8GHdi
zQ+Xv8xIV(Cbd#X+<B{0vtn|3`6Xr~OO3Q;`^$9W{#4kS$Z_O_@>n$iYrF#r()Emq*
zXxJFw5xg;bP?O#uF9!|B1ALe__7`80yUB``F3jDIDlGOADm^gQ0q4`93Q4F#vPGBT
zc}s;@n$p8EA0w0xaVPLU;utpQJs-!gk$x=9Ko^&#=LWs?W0>2Zm%AS&JWcZ^ua+K$
zeee2zOVPW3LG9SmrRRwEwaqX4xfSKBVV}?wXyfxLxF*pI@|U|+a4n(@q&~LZ2@($1
z6xSZIPX=_gr?}=&3)(%l-UM17TW<yF9$W7qt&gpnr$F1s)~i9fx05u2R)^_rS~!^`
zHHxC}A<tp@l!jatbykO|4>^Zv1Ut$OW?egYQ&Sj;6x`ZD1XG8p!)S%-+JS>S<@LGO
ztiHpvZ_@JT7Kp75(+H#vQ-^t(ILOOnO-+n^=Q8O81I$po7I^99*$v<&^C3*xxJVj<
z=wXXN^t3r>U8IGG^ti>KC%qi)8mUYrT_}Y(m5f20RL3ArC8Ll`C4C4}3wdNMg6VX^
z$J}(nRM0ip0;Y0{x7s=s;)PY-lN9w<d3{J-gNTykuC!J6g8pbTMW$?jh^f6*Os$I<
zQsq;Db$^u2#}xDT2v+<tzN+nxy@hQUTBh>tOdvb<CT$i}HmwqxO&%*Uld#dvU`OGW
z_)HoVR6c^8c{H3S<$}tx0d|+(By44@8x)#P2O`YCpfdMOky-vV;;xRNoxBU#7jIl;
z%p{xH=<AsoSx7FJq7ZQVzy-r(n=`o?xbH67`^_0_2bhC(I6NEBjM7{P`V4%UYq6Q~
zkc2#))Z9C$yywt_xf!44O_}TVYa!P?*T%-TM9JNa#pc)89)dJpnowl^bc-={hhT5)
zy>&%qr)vE975-FAEHc~TQ+Fi(%-pKTwBl2D68>BP;u8Kj4S$ZBQe^JKr|wMrc?`sZ
z{BsWe<hCv{7jKF`=i^TU{`?HbJJ($l6rQgALL}XXr{h&DS0_x}Zb5n;Jn!ye$Jgy1
zq%TED-Nm_W-5$|!NsDD_UUQ+afrr@KAiJ!Li}Lp3gtl(u+(ZxJh}2_9G?2`z^pS8M
zvd{bfW%okyxX-d~W0U5}nY-9`$TofHeoWb36m@m`1t}@Y$APKaKlo>5pxTX<fsm9T
z?U!K))80SG_|+tf)HVIYd0^AL-!=54pq`oCaUhVpXz|o746<)~J~(0+&PVhq^q_?p
zNgO+UHvP;#+gEpPko@`2Fj9}h7x%N&rMV}YyjeC3d@0bO;H1H)+JRfw3x9rgy8d|r
zf%8M?6{H?C+;v*9c>)`+>yFC}c&E@GQqB`9&e|USl@;iYGh`{F5u`3<v{;gYw%w8x
zuw9m<V6A#v!ctz<3;8`Z!c!fnU}N2RiH3N<(&THoSh}EL{U`9UAVtgtVBw%)WJ|I6
z>O_o^i*u_VS!i`CsJd&i>v<4GW8Jms)tU>T2u)sw<9HaZ8D*|(OYwdONZ_euN1;~l
zfc{M)bKwz%cvOOu`zJCRVh@?S1p8T;oHF7t4#COwC9=WG$MS~@<u>yQNK3Wuy4-em
z6%v(keS_FCjVMRmbz;l3fK*$i9i+2mx<ETyrs~~-EmIF#ZJB0}&X#E-t+q@jX=}@5
zy9%~UEoil6T=CgEx(~vKJX^-WTzXPl#)q6O6TzakjJs70!r3wrOl=v5QIx1H;~-%o
z`$i}Sk=51Az#t>fR2HA4!{i=slwiRCe08hitJ|}u4=o7GJ&;J<UFqYzJ|b(bKR(F3
zwOS$A&Wdqe%U$$St-oa;3tJ8&gK%Lh#g`&Bp|ug9f-ggC1^q2AL4=cH8&4f@Jk;Hl
z+s%VS)ZLYv30JARMB4tbq9^=>9Z0(Fo{ByotKJLD{Pi+_`ePv=r&aTh3UZ073K%uc
zLBnO2t4mKHY$wk0WD0k25;%YT$T<~+D4%5=+l6C`&EKek>)7=y!A2?WNood(b?X%O
zBDI0$N;&r+b&{5K>VcnO(Kq`(V`OQtyQ@*slRZKXss*7NBYenhjEG>mF~VW61>7DX
zA95Qbd@MFL#5HW~d>4vPH)Dg%5*r(Y;$uTF9UHmbz2%ZB1m0=6UB&|`*H-wRziD;>
zoyK~R<>qfHCnWjMCU=)~%Y{Y+O)VRE6WO)mBFzV(8@PPP?OJizL=YUWe%}ytyH@;g
zvCd(zc;^WAALyJPFSypwhPdj@LSG0L6I>j-KS*$8dC-izb_Jo6Fb7R0q?0g*{m@Jz
zD`{0oW&UQ7l{7+_O8IMw3i&H(7K*H-5sI&*(YfYUSU}1pm`;g&%uR_R1*9V^RzO0r
z0xIMe&_a;{5{eg4^qn3v;uprPLHn31ps9FpXKV+>II6oRefD2m5NI8c{ji#ny{>nG
zF}SI%Zh3C-u!8!aszMEJhnvJ*bRoeII}*lKD-w>`OqAMoj+g9z3KZKAe2HcFTu}Dj
zX-e;p$2Yi(S*{Ry1Py0kj!`lc`H#ngoUa+v_yNkiMUdL{Ej-OZx>t~U_PRnTHb&gK
zX}LXNhq+74s`?6=+U<-{|Ie&=8cH!Mp3urO37MGG=PsL3$bT>b*41PCJ<ZfEW;fA3
zuvztC-cGF-GD|zvT|WbX_N2Y)t|1np-Rdq2$$Yz6(umlv(fPKEL%ka73qm^IPEC6S
z^K7J5H#taEqkTI`r@L*_@!hv+_M?Amo7OVBDf$pBX!j7TkUy?XJ0y)C-KGT=hKn35
zJn9T(;j4pGTL)YfoJ+O^sYzsK(ua22+&gyP+%1gp?_=S1W_P`9Zu3dLxoa&+7H+mA
zS+~uSWZ6zja;lZZo|YH~{wu5+Z`P^5)@D5<OfCC6PC!LAb%%$kxsVLzGtf_T+pG(^
zZ`NwY`1dtyBeOfg9(djgTDiE>l5Ezh&jn?()?1Rz+H6TSYnzZio?A`v*O+VLftFhQ
z+>Qrqu?YLQBTGvzhx@7b8c7poE6Y|XGW=V26n4tIwjQ1e^*vIR?*bV;64Uk<gR&a<
z0_YT|OJT16^w=WvC_Z(4ae7+i<~VX1pSm}L$_4nnmGnD7<)84oC+YWt%5-g!xs&wA
zLFJ2}pT(!{^Pud?aYg0=eCk$5s>8;^OT|CKkm?5ThVgKpy03$>`Jm}ys|$l5KNsIt
zhT;y;CR9IlkLQl^gmwuyrtXQH@2{e!t$R8Win<Yy?;@fhR`+c7aV(v=iv~{Ja|0K=
z0FHzj-0M_PJO-LzuTuxog;h=Rn8>t*DaRBJA**nB0G+#7(7jH}?fDxA;Iub^OwRW%
zi4uA)Qg~5S&t-kT4^?vA^AWcXAq-XD?PDR}WiO%O#N)UMTsD;-)fAbv*uz@|m3`3-
z+p;V0Q2Lc<eZ`AMO^fkJSq+d8_|!dv9$W_EcK&%De-hginaTLneS<#@AZ~yGP*;R=
zJAQ*dukubQ{(KJN@BGsfe<suynbYv8tH7U2K>V72R>hwcAU53=fBNCiHXwe+KZEe+
z91t(_&k+2XvR#om6Q8<u@W*VA*G}S7w-NsA4&rkD8H+!+gZPMl8u90I5F26pQQgjA
z!68~E>~%IIy*Nbg4blgB(_M<Yx@FxsL?4KT6AlCBvzW|_AMD0c_@|%PQ~0N7S%f?O
z6!jDe_Hfiw_+2cMx8*KF0|X6^p?NO438SwwT16Q}e+x1^a@t*74ynTljoW)pUm8NO
zkwdnQjT}PO;o8F+;=OEoa*!uTxx_Jnvo!O?ybmxA_JLv%A+c{5=?QUK>=$NU^oltF
zG3xdY2Of^$UJC`J!@WsJ8SbqlfAZm;9yPCE7K#sUf9x&(yhTUo;~b$MfXmk=b7NFq
zhTj)0O>17RjfH22!`V6mpSqt#eC|@&@&C+H{w{xaL?Y30ts9>k?+psN4gmSD+n^O(
zw}r`<@N_BRe3b4gmT*Uz{b%2V>YOcZ#(I$IW^4xO+>C9Yotv=}v|BRGzLj?~)`E0y
z#wOD0W^5&G-HaU|-IA$+4>{&ak!e@dl|rZ+R|<U`F;@zqxGP1l?%j+d5j^f@6znIR
ztv4W-*lc|)q1bGl0_g|21S+qD;&7_sKCq~xXTcG49zJByJMsG=>7QZkV6F8q6CKU3
zF~hKBVLZM@+=jPqT^sbExRI-KUA91F$E#og+)rH$o8)L1t2j+%JYxQC1rG%&;eP6|
zZ8%q?PvxN)ws+$*Jrh(G9g;MY@d2&dRNvdO*i?pa<juindN!zh6t_nmiXd4qVR99u
zQ#lx4M}w2655%9BkrdJC1A-(ss8!ZXw6oah!-C57Cn-G~ZresZiRAhsN|zU~KFILX
zhgKZB3}>G#MH0g*4hC5Z5-%^j1@`MgjWQ2a<hxXNLG2@$eN~KuIK$<uV&)*&sTy@E
zF@2Y+!)QLZcd7nH!;K-PuZnq0F|wk2m#UAsSH(myeN~K)@qHD1RZIjs#R>P!J$K?&
zw3^kP%nEM;I{<Tdhiy&_Zvva;Vb#EpY-SfE>%s|!SH^4|!`v%l{BV6{q8pLy9E5FV
zL*tb(CxUJRO|J#WPD?HXnT5L@=+T=cOsyqPPQzbf$!3tPmK@%Rr5GXQMH!<%W(#9a
z06y+jDn6EfQN|V;kb(6*NF+^a+zNc(D=(X=`1FM$Qww_fu*_Q^x6(Mn5n^2bqRhiD
z#;`H=^<pj@J8|5oMEW^|+d<=k1I@S%pgGdbdt%4nr?$BKMv5kT0tQW!2BnW{`mo#)
zF{tWM;JJf#NtoTd*r|_9MGIKCiNzgWaURH4*5acSxw(rZ-f2fJu384#a_@zjlW^NX
zL5kd4&)dqi*ZTMM4Zwd@%;(xwKe5&Dxz@)V*G4eqS|4*<8^NMnTc=t1T<b8OYaQlu
zZ3I)U^)bh_5zOaWHjU$2(2i>@DO`JBfom-(Tx&_;T1yJo3MpKBhE~ewS|7`E?L`_8
z91!K&spQ(_DBjvZMGov%3wrwSOcLb18b`QxzoN`%aZF!|=fVkx>f4i^)VS0*?xlDU
zOkbZ9!SwYxKIUGZ6Tw`^rc3t1!2-(5N#=wt09iKYSDO7=0H+VnQW%tIxGF$!*RgqH
z5Suv$vALsA=J@9e5ZRW(qIZuNhUcxNe=0Onzkhrz-#`5|AQH^?PxczrWUSuc`t9^J
zvo{ZpLZ}JfyyS<%BL~00$zxk;MB19}1x67}dmw^o5BQktfe7Y$0AlZWY;kHL1L2LN
zY}8iJ;BPi&hb7sF2L3b@j4!P^qMJ7Hv3#4H+)bN^_&Qy0P<B9knaY!)@M$?ruL_d<
zt$gLMq*eE;(*l@?HNoPmA$Q;@=>YIR1y3up)<fm$zx#jey$5(5#T7O@dz&PSdw1`(
zeJvRmx#EIt*+vF~!7>6&N49}$z<|IGCKMq`AcQ82>4JzDLI>FdLNy`~N@#)rp(8>I
zH3A$65Q0L0(DT3VnH}xyO1NN?<oo__p65zu-<`HIXU?2yXB<^J-%+z&r@Y$Vna1kE
z(H88GJRRO=ukZ2rp?S$vXRj}(4{d0YfBG<l`KJ$U%s+i-AT}Cv`fwO%al7EJQ@F=B
zVlvy!&xTo&#s5q)lPdMfJ#nf^uh(J^Jr*jRvZ5;wfKEiRyy$See4rm^f{I6cqSXD9
zP#V|V7gt~7H~R=D|Na*^$na%C&ECVwpNRi&k>1<M|KY2I8vHeAY#_b<M@jUyNbP8R
zeSYGNxQqn9l7&uw1ngQHddi=>=;Tv43c$u7?o|AB3VlDr+0|-jT9vmu>VzS=!$BIy
z^@bCBD>?X6$Jax<nKV9O*czBL-qDJio!<!~R9O+W`_9CV6Cz@IwO5CK&|_QpfTdLA
zFUJcEb1_yoGK=3S#cG2}|9L*1ox)FWL@8NFsZ+8t+}YZHxg|a4RQ>}j6%5A-z*ADr
zpcen#l_)i*a4iD9gWoCrvdf=|sn*9GbxOHg32|%uF+t~NvD};JXKifHfvWT?oEPat
z5WH7e=T4O36B51}c2pnq)1hp2Iue<4(Y_4E*6yrGWX^sEyWf0&ED>Pt*8hyFXMK#*
z8pLj29#hZx7{gXv;kaK94`Yn)S?oWs{Y^YvYBPN^;;ci~kdO3Zh^rYi;z)D(z0JqD
z{@w}NtiM-08LYq8lGaudP#t4n(%}O?H=J2Gr98`OYJ{g#%CfAiHj>4%dq_Pcf`;2Q
zD>ccv*E&sd?zLHyoO^B4B<Ef`g_OD1d*iz1Ss1}?$KU%XHFJON+lI_;M-g@vPqS7;
z*wuoB+@r8-6f#X=*9sCnL@6&^?Eu{++|Kk<VYg+}$m9fYQfedofuI_8K}_k((DKuO
zoP^)v*MdpWyAcky@ejd>1i!^k<tAUp`qS<j{9F7-U&3|GqiU)48F+FbgPi1bd~O2Z
zcnE_udbagcfnE<S=8Lq#hIPm+6Ld2$f>U@EF><YMG3uUs$h>D9wfH)1ovNDj&f2z=
z3FU$?)~P}mt?FcH)2fl7lo+Hk9{7RLK!P!l7{@X`*;_829V=x-t&C{5m`mC?bO?gc
zV3u(!jXh_F=41h~W<%VVxOo5YH?B0o%m9><ag+p$3%F2wDTXr4?vAlE@0|0{TVbb)
z+*nji+P`zogrmqcHx`93|IRrZ>)IA3cOf+(w#7F&vInL`r=qX>GeJ0?vl!|Cvt%6W
zeerJ{msvB87_#VcGmUYAMY1Z`Q{f$K<R){uk_k(!E2~MeRB~Uecb6QFKODd>#$Hy%
z>J>Lum~ZN#DMe3<uXNl#CkFXoT=4I{W#yOHc3boc?W7|%6gP74zAod4>3p~+!{(B4
zzd@xj%A+FKtj|l*=K^a-S<bq&msoI9&w@TbnWhD|O3<+27UCH;Ay{w=u{as?J6Svw
zI>XSu%{P;~m4?>V*L<(^$<Q_rON=Va!>b=7r3);`i9I)y9|||vf(xa>mIAwPtN+!Z
ze6uezR^vjc&}v-zy)V!k=~8!JKP9NOqv4f3+lsGD80<L%xp_ZKyjXIR7;4wsGlFgQ
zuiOz9#82JqF&$N=HW8%5nd(`W^>Tk_VQizoGAr&1{4oL?QkNLI1nFI(He3&07D0NC
z7NpJioW*TgkhYPI2vW+TD8mTWB}mmD5o%os(n?13KPN~<Xx1@nzR+w2ZG>hU>4+ry
z{z9{psr+6G&5GwF71dopV&UaKCLmR+33`EYL|Zt!KSltm<UAnHQCrv{hNrhc4cQG(
zZ^xWb!f^OQ-gOGSFuvIizr~4o=;mw@{V52*UY-8IkFCZ3?U20LJ+ZXc_5vcV_jUsL
ziSL8$^0=2=TCOk<)raG@bL8N;jqyAsTt3&Rtr(Xa;v{FUz`mky-^S1c#5pM^$^ZGi
z@rQE#oMJ~hf&7?vbSH2Q*X+<UY=nVC@&-~@;7@7;p#DXPFNittvNL|B<S@yI6P&W~
ze}d&O9L*T<Qzt+DaeZiH#C}fxNZ0_U`R5V!&R{i~O%qY!=M+Yw00(;^2y2pfTNzC#
zzsJdbLfbg`OWyVqn&#w}G-%t>BQ|#Or}(y|M`WFRCurK19#M{{l8bInsnifA?Z^PN
zmSZ_p=3I|a7goa;j&#bVg2rUHS~$)b#vIbIgq^}hyfqG|Ru&E?XN%(mvQzjI^6K&W
zSmP#xSU9TNP|LqY*7#zqywcCJ*Yqe-{Hy(pKh|Pob&SOpS<)k<7sKr(J+h0tz`8n4
zf659e-DY+=c0uHCzC_>uvv55OfA8w{dV?$da_WadJEJA0?!j;2bVna{cn7yWNGVQn
zRIiFEUBUbwr;tuy^DytLGca?zu-g0l!?+sh`($eV<$?xcX616h<kAmdG-DGqF(~Xj
z;G-4xvVUEVtwP|-sj%h#6f7L|f(fXp2RZq#j>5U6pMc)d$*;hF4&kS6=j8hz9aDc9
zRiviw?BwTwUVI7YIZpm;(9e*bi%k}wOO8QU4A%SMe=X@FowD06#l_qBO|5r&wT;tX
zC!AEEEhI61WMJmopMEe9)f}0A;6kK0_SsJ18-!J<C7LDqWm>r8AKW&kru-Rq7+&n;
zhaDSJ-@F3)JSRU7^p*Hcg;ks)j9DdjSC|zVet&+mjbX4JygT(^)Y8>=#ig5@I>;$+
z7^8EI?F2~q;#+hFIJM0C0|d_L{>$NbIknuw-UH=~)&8;NOP!PTsPP$ypL0%$D10_#
z6h0d>3ZIQ>h0lxMjf;K!L|U0hiTfFJI~$_D=fPXs99)d&>wBG~eSNQD*I1Xnx4j>g
zt?%vaW8^N=eH)AoYbd*K(VGtQecJloQ9Xn<SXXG#n@+HN8h!6VJ4RpMyUg-u@?)@Y
zj92?USqDbnyTiw9eeXdZv-Q0vdPv1!;Z&aYeNs>ueeZ@1b-ha}qVIhMeXkZJjZ$|L
zixcW^eyBwVMSbr*aEpyW-}9*N*%*wrP~Ed3U)>wvr^h-9se5f!MyT%nA(2oI`xvW<
z>fX0d_nz=EX4_Zy^w1VrJ|`y{aKdk~^7X#8<`70ckeR0ezEAef=U{H4OW5}Z0JFeJ
zh_W{?W<1(a!c83<oM;-3XI$}XTGtql;=wqP3}Z!DgdlAx%|L8jA}l<nW*p}irjG3?
zZ8gmJArm--Juq{?D?O)H=6^mwPiRifAfjaZL<pO?C}-?S!vIR{gH8+m|C_j7gge7>
zn>zUzF1Mr<&usyr@&x>kegS`YwMEV=VaCM04lKXNUlVExe)+w*@cSy}J@LzJ11$sp
z^Kan~#ZV3tpnJXMCvXrfl$bcM!il_ofV?u9T*mtni5SPK%ni)!is>BV*k_EyVvlSV
zYem)OD%Wc7h1)AATb5gHgv8vzm`AKCX67%_0~6}L{~0B~jDA!XaEv5YnVs7g-NtT6
zY$Hjx8l<~you!*ay6!S<`xK-&au8Bu!VOHgN)m4Q4<%d`+D6Bzh1|xWZFGdn9#A=I
z1;+6+a$~#?E!H3(<i=*kMOmW}tWgdXp`D*LK~G)oj@wZl5Ods>nv|(aP0G}zCS~eU
zlQMNF<Z5giEkjl!+ja^0Q<tIdr7(?rFCly{+GX-Z=%u^pc1c<;x>aTC!+IqzF>yyY
zWzU?dRWo<IQ}(0NwWj6Hcgp6XneptgdndGN-?8|dLIWCim+-nspyL5`S4;IZ;wCUf
zR5!JhTh09I#En1lb3`p=WknhVq3&ua$M1-42W#^gc@sB`cTJ*Vb`IZgIgZu+A&GnY
zHqL&%6uU*C&AU_6%dduK98I4#H<n%sx{~xtE)uKbdt4-T7M3WQNn<6QMbQr0O*&aB
z;2w^*yAwiNPB}3h`5Z#>IjdWWIa?cNk?|JwOmx30ZnDZmH>?7ao6o9|F>~`-GiVx=
z;YE)fpkYu(E_y_~;+Vky|872`K#1OaMr@@wpH;wofw}pt7PPsttP!-i`K*<61>2C^
zeAdArk(<w`H<_EyJXl3A(Nu#rH=i|-UKcl?t>u+s*0F0naD5f6D}P5qxzoC{^WJj(
zJibm`mr%G2O~^RP8+Whn!`H&9cBHa$A`Od>G%S@Hg}DRc*j2iFMa3A$+TC-!u;(1x
zqiYdk3s#lAH4|eCx{I*|ff&;T-RIhr%HD~BKBRlL&*?ea%cBK-cK3oleN|tw@`A34
z7WCOcL7$9*cM8?WL}<&a)W<K^nUX@~$o*yRR;wSN65#$a$jDD5BcdzWh9D#(tJId#
z2pnNFLOp9~(3ZNo%M&Hl^T}u3QoVaspTB0Q-mS{+0c(6o_Gk&#9dUdd6|gfHhek`>
z_8hx&<M0lq61yqP?uXy4Ft<Pmxqn|()>o$1W*fi_9gOA^t-E5W+I?5+t|V7k8yw$7
zYJ*Vs+R&97)?EdAH<yd((eAq;EsM*Y?t3Avk`T45++ZuHFy1Gj*jV@OCo&}kN*r_N
zevzATLm-f-T472mq>xfLx?hGAQbHrCkdk{ESUUe+tD>L&V{G`5Xwplt-qHcGKaNJR
zM!brc+WcLqk!p~BjWm#4WsR(?x<h-@O^w*a&&?%~;%9u3;wL0ZF8=-e!GwAWKlgky
zVMX2^U57s$V7l)I1I$B!<x?2ja|r4F#Zmpo-=l4*xHwwV|N7gtDIhn2YjoL#<p<%<
z0`_IKh?}xD-yeVWXRAUzbTw=(kEsZ{)Buf}!Hg$yo1A4ZL8^5%bYqWUC#;Pq4k?K;
zWeX*7aP4rGo!%+y6u7;HTq|xa{yK%X?$<MTE`lUC=neDOoIp%{1-6A@)Q>Bax~@O1
zFO^)8OQ<JHV`}_nI5+eL9)`j5`003P=#x+tX*_I&hm-pz)MO72+hRH=H4Pg>!qL2e
zDFulp2hW?o9aoF+8$T2eRfs~O8HI;!5rssvA)=9~;r>6q5R>S`l^VY*-XDg6TO1p~
z#>Y{S8zVRJW)dor@r}`62>o8ZahrSf1yJLMS-0M^W}L!xcy;*YMQZ%cSS7jM<ZVCZ
z{hgo)j(z|}`BeU;_52*drquhcpTX%)SBY{g<`m}LlTw4mBA?l=S&Dzki}Uf~1^mYM
z^Tt{%G7c}tm$~mnpdnwz-7N<M+_eF`4H**mrbMvu`+E1?7swWlea0`$y>E#d_J&9A
z7lOziM<0McsGcd;2BEo2Y5YL%vzr2l!fLPinfD?PO-bgGn9?(j-N|0_dx)<8+C&GY
zq;>1ErEkV%<KOrNPMI=wzmJn7!{ldTuMwO0`0?Nsa!r2EtdDGEF+7U~438R^bscJa
z_pbK5p}b&Whe{W`rpE7^W$D&l0mfhbQjNsSDwAj$*DM;PZ(V#4(Ipq5C8e%Fz4^0l
z&tpywl_aGztZuMw<y0D+!k=-jYC~L1c1Ete!GEztUeukh+xi)0GD&%>|8h&bJfmC<
zYw;IRb`j5?W2K6X>WqvU<W=bS$AKN4!pn$eB(8%zV{mp1mSd`6r0k51vP<s8)>4o-
zC)68THd{dQoX`m$U@`@Cp}!-ha@E(4In{EgA1h^_Zz}f$A0k_63q4udxu`@S#Cs=<
zXw;E(bX?6rTxWNW>(Xv<sX^7UZihZVK5=7w#BuzPO>?!_O>(gRk_zt`TjNhM^CwJ7
z_QM}q=$w;xl8?O#;AQ;b&FORcJNdIJ6NXmF-2mq2;Sas<S`1^$c<a+DKf`}OJla@j
zKEEG27yM4$3+0+@L*=G=jg}gI3<5`Pw^RA$XJb<#wkUg#IQh3g_iqCIpp&n~|1(Md
z-pMzf7gP7*=RE|u^_Nl6DBf?5sbl!M)yZ#&|3{MkExeutuMp3a_}9En5mz)1h-^+R
zR;lA4a<FxEKm2=iF#CX_TQ7{MS8(4(G2Wg6pT&BM?ye)ag;k{<Vswcj&I0Q=iZ}@@
zWJ%HKCgxs6=NhuK=wg()cv!FKLW8D@mVwmMS4CYVkto^kOg($$U5F0gQamtrkB0PK
z!~^5^F2+OdEF8|^!zFmA#RJpuF2zF=9+--E86M8~WkNA>?@By8hzBO>U4e%|Ko{`M
zQal_5;vPQSh=&pTCuQ~4JA)m>sAyf4Y<gir9fO~@e=NASzFm0Dy&miL_<8eU-Hg$B
z`@~kI*sW|h(9Pf-;`1d#@;0bI$-D8V-{bhhdoH}U@geczMHG5Uy#!R1JdF>e0QH{6
zyB(lhF@*OzKC=Ipr)!PLt8kpMiCDR(Oz;X$*|S&q^xjTc@0)zO-6{KYxlixuBqyGL
zO4=BIB=S-$7$=)g0(8NNKIGw?@Ag2>!Ott>d)8dZ#dwq;!wG%47(ser>QbQDfRI(~
zAORte&cp!c$dADbH+BhLP7XSS=Z8R~Pwt>E?I>5g=iDd3?8Xrq_E{{m6OIKKCm7ls
zSfGymns&wbhrqlA$2dY${9ABBn12h7jhS0;LYTh~J%suD&~40L2sRLNYWATcPs^=L
zQh0gKW$wTpc;g67`2)0>{4ego-V*Fg_a+BpL~N5mNlm^^n*#K{%^Z7cP!ME0FNujx
zXihB{4R|Rh8-EiLope?Aa(uPta&%{a@r*-8)G&D5)S7!IHu8_upVCrYLlAv0C(U}Q
z1daMBW&PBVX1%z!u`#KaoD;G(MvP;^^e&SzUCZeDIT_xRXdKh>PSAUw+xZ?e_da_=
zVaVUNJyr|a*dA*pt@l2=SxZ&p5+dSuuSU@tM{LN4ac>OlCmTm>`vct3xUAARLPHb1
zGtXFiT?MP)46$+tS;<Itk<2YtGQ^_E5Q`*3D4L95elnlV39>W_e!cab><}nX?f7D>
zd-MgVh6!1XmQ*QZsODMLJXmA5Ai+>ma)<=)#Tk#>Uu_(*u6@=9<bSizx@$p#JmM5?
zMw6DErX^?m9t*+vc}GEr{QeKPqViEZEP;6F+NC!d-{};Nhu9UVbwn&<Pk^wLy=!9W
z?M6DPaU@vax>))xG^JM3KZ&Jp?iW)Xpr<q?(+6V>)!QJZCT$nX^18`t&{Ho-^Ong5
zkX^@`N&Cl|L3SN$9))T4CU3@bK}mZ^eD$m+QYVibYbF#u)-0Gg)|~ms5(ykR;2Tu>
zcx>jXL{_|`W0_jZh8z{+O&W?bpI;i}Z%<-}7nh#02h=)*0i8YwVOmHZS)AVEVay<q
z{vz)7Lyut`IcvbyvCxWwU^qFFe(FgKphlxywu!k_R$-9q2ksrq?Hs|@ze;sC%e7-H
z^9tfIj;s{58%D7eHOocJnB_|U1wCXPGJ=wDTkZ`aWB)N_dBQ#QxIj`6<Be!fLh&(9
z{7voUUO6~|LGDK{Gn(|9cz3&dsp8O9eJLSKq>D@MI2&g(kUQigUGyoo@R7bXk*+-i
z*QSETZV9=7&g6!9z<Y=c-g0Lg+sl;uVVX3G`PbZq{Q1}1g)m%m_tDazY*^4!b_%D=
zx4;<8JqH|N9GP)STf)6|Vi+6H7Rx>HNEqY9PI?a7TE!TA=97smw=>m&o^)fDx2d*(
zoO)P#D1vo>1mDY&Rt2_`4>+zUt)4=^K-yo@Y6i_Et&!G%l?96>EjJCn#&Lok_a<Z>
zwXR|kfBtm{#$OTr`PU)Xn7IzYU@V>?=txi!HfvK68R%b5V7w9oYr|#wLVy`ZQ8?hl
zBKIh(KVXgqoK)m4j9^3ebKE_nSiYA#8siw_7?w8n2ShO6#(w5xD?H~2kPd^UXQD3J
zP>NF?({<4a+OLa>4ZG^17Nn_*M$&#=w30T<i=a^#p#tIBcC<i<^-v&^sS}Gr86{Wy
z8AVA)ulhoJ4p}H<#5i?nTPXA)+W?@3LXw71)BqssCn{+~az!i@66=yQ_hNm-8wW{q
zOf1dIA!|Y7Qa9OI&<NV!S<tFU?kwogBzG2g<HZAa7F27JI|~|wT#cOt?BF6h3kaD*
zQEA>`*n-HspT@GhQLbI5!AlDjR3&7M#_lUM$ug|dB+IT@$n-mq#BCr^R;856RI#FE
zBrPpcM#M}RfpnP_<G4r4yCL?!c*z~-&7vI(vEWlOyF;5WZX5{jM(C^t(5DS&wD}6j
zc3sNNT=>8tQYbeOsG~ddC?J*W|7J>!9X(OcdV6!?!L;}0087R_g9#1%yxrm$s$Pp-
zo}ukpB{u=#y`NqT+S4N#qH(O|^}<6R48Ax@^ISZXHTr|;!FVVvipfHfw;dkN!+?w<
zGjA3ilBfAY^U-*?>~w!<J`oSk;DKAAy{UMJoe@(T;pc6Jho{a$qR(PP{E*|USLe@D
z?*lQ418NwJaOCPe=9Dh0a8&DXgn7b|f$nd8pQBi|PdKGF<9#RJKdImEI)d#~DUNT6
z4ad6RVjrW72IjusE2i%9vH8TFb_Sl0Qmq^jGnR$wgcQp{%_OyDp-w*#lkiueY)G#{
zabw2kzDG(_-;mh9eTZGe{GTiNn97klv%_^JB(r<?7<CL}%w39%9pqzA5&PDWt@{RJ
z65cy{>%NVRgtnLF;%gi7@BP)0Wu#8fSS+P|v>W_5St$PJ{mX}}&$FRmk?r5UM=DiV
zXmxpc;oUwa`FYQg+Y4=sw->rxgMGsHC^htnzJlNtACt8=z2sydD}QhLzO4M&P>{d(
ze2)~x?lSbVyn|rl4Rm31Q2>P~g?*rpP0|<^KNIQ_ALGY)DkckoHYO`ksRNEjGbt|m
z_Jx$%_I_C&c%Uh!wudh5;he(1K-WEv=C{9-A9oHmxZ~%Y>g1Q58&j|0=iw^0zu^C%
zpM(CDlOKuy`;k7tQ5$}U`MFU}anUI+<A$3y#yxKH?NX|VlW=8D$qnbnRQXcO<ZOW1
znm6$<=mG>h4i86yICWbzsY*Qb!ergUGx0DM4@t~QJ<e&rz0lb3UE&r%jyQ!DG&V_k
zD<{1rM$2^=;dwhbu03xebvg<<@aut?CKjDI5o|qhxE^;ircvQ>H~Vih?r!6If85;(
z+Kjs^(45V<yOy*+?zSgmq;ilWdp3qxbT&q?$ZQO;=xmH&k=Yo*BC|2XRyrG#QI@{V
zqDBcQ*Umb5oCR!Wome#Mf<>}UEShz}B3TzKl67K{tcS)Os`TiC5~`816uGl|WNJge
zLOrrpn&gIKycOp||6`Y}Dz#pl-=c9M1q{Cn<^x`xj4xUkb3exb?s@<1Pw^4nfiZWJ
zdlOyQbYL{;|2pOuj6Y&Dc+PnM8ynDE>~ccD#xOD9O~)X{U}F(>w=3OA(4cI{n3T6M
zf5PBpKX;-<X**~(WZ6MWjMDOr_3Td=*pQhp2w`TzK<+H)?ME<Gf3#dhP=N^$a}_}?
zX#XmLA--1%=XsQ}D#NP?cJyJ+D4-}a8`dS%l|IG~02a*7z+wVw<0a0{+yF6kYb-r!
z21bFE;J@4S>`NW!DaA!H`_cm1%)WGh_Ge!zCI+)Fb)@y|OAAOd`_chAGW%i`Ci6~5
z$SO?1@W(1l8#09%!c1X?W?wki!#AkRRFs8rGWGP^SY{gwlQIJ~Hy!w6@p^ZnF#e2*
zlSwF;dt>S6pT{Ty^sov?E)p|waz@EtMl%qDa~ZAsbm?8O9;ZuP+Z_2og!Uech3t`2
zU|>LH+auSlUhI)KB3qFGhYW@uMW~QKq0Wq`Ljr{uqL$GINID;~1&R;ZBRU_lM|2v>
zaCBlEA&gS|$F3>DhXBA7B^YoEGT}o#tj=KQvWhE_*eOIdB@q&Rr2Fd3BUT$&B5h!6
zBz+W<e>@gq6Y`GtWDi+-Y8_|ksaW@#e`ZZ;zIA0a-;Jr(DC&;Yjhd5AUL<O&8xekG
zpA06Y{e0szSA$3GoU#U^(NVxgqSIk}j7}xzK?N-N5&p>1)pPdTG&c^xunlURp1fyc
z?q?X47`F`*e=aug<7r&M>Kc_)3n`<L29oRE-l=Wgc$m&aAhC60xe<AOh1~j551je(
zI_Aumt;TX7^5YabkaXFNNdEO$dRM5#Ehq@@&#{4(pxa3!mt89E2B>7GumQaPm_go&
zrDeGTDw_BAm@IQtg7%j=>NLq^j%Fb<71l}xs|Je_p%o3vTw{Qc@9BtfMT0Ig#}e?^
z!J)kOV(v6#)HqQP-;3p#dE*3oP>C|$#+<$%3n}AdLMW9XWt>=485gWe8Si9FD^bQP
zs_@=d#%n<vWxNrzQN~+I_n?fM9N8Kzv8YBXSVW^G7S(74i)gfhMKoGs5sj9OI#?PF
zDdX(QyD8(+%2B{})`>;4E?6Y%#G+XjERuD>B3UOE$vRmk$huU22P@@o>!SL-DJ!r3
zYQFcYzX7zV{ua=t`rAqWUs(Mp;Qzhq7df>tD#get&_+&aQsk77-9^E7EXRtOt2Tr&
zX0AFxuWb3%<w~$|qM^PU^JGcb2Z^CaWL}KZP$*Ai?dTG*U=U9sfyx#g6{y6z<xxVz
zS}S)9V0ye_6J1g?Fjfm1CB?b)Mon@qy;YN(OYhJm=h87P3BPMQm;QfBDOKZZ$xke$
z2KjO+r4~)Hl-f1PQc{~rF|w2@g<RWG3iOD#q3Ae;Md*=lWv~2kEK_IolX+CC_s>|G
z<K{Y~?0trjA(tFLn=xG*=*XCk{qA?JsE2Ick7WX1#8$Q2nj-o;wR-zV-f$hCEK7DW
z!^Lq~maN?j8TOaLT0wIu>_4*v*?ooFzcU><6~{7;uEG)Hio3l{fom}X{X5eoApQ{3
zBjr+AzMO_H{w5|n0;)-?xGeNHfQ~NoQw54H^b=#U_Fzr2w;BumGLHYwrKJ#8aa{$K
z?%IP%!Ft6*>x0A~(CpEqhC&%66kQ*rFp92y$%jNTDCK-HJVyo`GT!bL4~@4e`yvAl
z4s#&h<o+)daYTA?n5!4~x`w!VjCl`QTHAT3p7rA0$C#OT_f3gzeBBOv-FRqtC10Bj
ze=UW2<ZG?jh4$`W8_X`)Beyk=T5aB~AbXBl#+Z>@uk9E!5?v2fuFIw8F=nKi|AuN#
zV6njK-9t6^?V+0U>$sZpJydhqnpAV;>ehu+^BP56x4KbFHAkXe+iH$P_kF8*qRbnV
z-;`2Zdh+_mGjH!5=w6cX_2Zc*Vbb5Y86dm?JyiX`bzJoW!+Bwc><x?u-M-HHHpu!>
z_<6&^-X-h9d&v5T9<n}i9cO)HI4_d*kyh3dqOtr8*?y4gYa7O8<-nBiB7W((xU3u)
ztQv$_Ij}Laa$sX-<-o?w%7MYCwD>CrHe^-~Y%HP}{jihWq1%qPL^klzvU1Rj#%5Ly
z+CYEjCC0LHVDc|xjB)W$*Ub(S#haPAUcl7sY`ux`(4Jm?sJBsE>=}0=Mbg~UTd_qj
zo~;FK#<Pv2WjveaT23n-8H8&%9iYvoPH%eGvO+aTqk=Yo{tuRP_c{DY@gC>!gZ9=5
zk>wOx!L-~g;_VoBH-8I!>^oWVJ~W=W;FAF3g!2O2+q=xdcx)3`W>ajmFix<mV=8mA
z<&pDN@Tf9}TFShvbQ~H_Ux`f-EhsVX$8ot*s2#L_rI4zQbzLb`3EEsKR0rBzDbx(w
zzqz~(q`6Y4leB-OPz4r`{MDaYkfxd%K}V`-r6UE8dk&4O01?@HODMYfBbZtJQSQl{
zbo1Q={Qu#v6skumkt>CEAmlh6my3*J<64s|h1~5eewl{AUVRVza=hc-W3d61l?AXx
zGSlK0!S2FX|FIrC)<->Nag6sx%cF1`V%*R2DA<=hap3Xbz@J$hDBH=9Z<{NJ>u*Uf
zdL6ryz#v{jJbn5EoJ<G3;IB@o``n#=<GA}0duF^X@k^|7ikp3VWaLPw`+5++0`Y~q
za352pKgMc&H4;RIRGN0J8kqV~@zD8v?zo^qtIR@V-#8vT^^T9b>sc!b(>0dc7oTAq
zIU}-$u(GVXwgn~G5^{RH#}n(NG}G9^+%5@QE8T^exHO*5FNGZ*zP~J<l~WfrF?G;1
zx$wOjq!G{!q$!}Y$71rfMSHsXW9)(kIc-=X{T4pDVk;EU{;@O-denmUCdEQWuvym;
ztC@soo=A-LG$PD8w3bOV(OrN)V(YdQkxv_$5Ch>Ipz&p5Al%y;bi~#zyR@i*aKR!5
z!igEH+ojy0U5&`54NZhB0<pzS+aM9L2*e#_z(f`|FwF3T$l?~zzASDB$zz+lVe^>U
zCXmIIpp7i91MSP=W{^e}w~_W`aVKfL5??Vhkj1s2zqc%=ei)I(grc%ou>Ynk-Wi#S
z$YO!kQWmS6Ex_1J51N*}2yLMeg?iAG^b2STZ6FuGG`(0Q*cMG;OiWn38g#@i)ymp=
z$drKaGkdXI)Zo-XQ@dS|deBsrIp31KXtiwPA=xX7+Ly)Cg|}eUf|<NLo_-XWZvnkv
zvzYsdC7`xo_}Q_68xO_W9^RW<UbiEuZ+RsdUItz1r$s-a=UZMwi}oUrXG3brE<)r;
z+(`Uo*7+HA$b@&b{)}eO(a+ePe*MpAlf3KAm_o{DRBYevGtdB|od_Yl$#LC&#?|r6
z=~k_A&ILVUsMf}4%uT~Mo^i5J`RlmnL@-R@a37^{^oCg~`?6aN0T0DTR`Vk95sSp9
zp-_ApipD29Xe03vi^Qj)P<$GS#<vdghmG63;3)Yh#x$w)hF!<`^=aplr=E(dK~Lk}
z+dAyo90}rRKFq_z2_U{$QKYIC;Gqo%wLF~Os5->K=I$*KjpK+d&Obf?^SX$hHWT_+
zFViP+t6(sr|EE{`52xYb&BwGs->U8LQ2dPla6GJM{A$;v%D3VVH!M`$Y}w0Tt8xlw
z!1y)oWmIkIu#CiU>DnnQh5^rzW%6pgtlGhGpTe;`;}}WRj*i<F!3K1uGMi$zx^bjr
zDKy>xSD;UiNvM~u3HzY!+k31rA>WEE-cUX^0$PPLO5FA<j{T=o7<7mKB}WG~52>Cw
zg@f=VoZl6vp<@84)OPpb8tvku_1{UU`v>z@s-j1R;1K*1*rDqc&Ba|#Bd*5|-BCq1
zqWnJk1aGQ~J{cNQ6L7sxab3}_hr?pSm$<0;jG})x_+)cY=3ZRKObg<zMR|}<FtUas
zZeVEpH~d~y^hd~0AzO;}!C*?rYs+RKD_7uGbsbLsV{b1buR7MrKL(nyR~_%<a~CDl
zoZC{W=1?bpA!sI5)fk-o-B{{v@U7Y+c~wE|GgK5%)_bky#<JXaWY;*3zN_{Qtd@Nw
z(I1HDKm2P-RUMSu%<{}&RrT5RAH#ATQ>;&CKsJMf@w?1lqO1V>uIaO{#!(aPq4Y%1
zouFYI56a;$5pl&_#Bx~rDv-4x2gDNT(ssm18cQ(WBF1*mT!Q(B6+7n;aSF`c^QPcK
zsM!v@-pT9~!D#YimB+;>*`mkAh^^$f*dWV%3p>n#=f~V<?+x-pZ2xN56|(X}QMCU*
zG7BTn;Aw1?nc@S2&^!f(7)zhzSMPxmh^z#0o;$h{M2t%^_DYa^SY#!Lm|h8z>Z?Tb
z1CohQ^)dMYsJ_eytCOG@7?4V+?6#<`I)th^GQAtf7Dj-Yt3zHpNTcTFfUek6*W5P$
zV>LH+o!4C79%^m~zPgqr@PpKxd%`0DvygjOgWY5?YjBcPgIpVB4F=79Hy}>o7BqLt
zysD$UmZ?F!!|}4}7|&j$p*V(CFmyyP9F>91cW*955q#%jSCEe{B_CfRA3H+!Rb7<*
z2N<grVXH1le+#k$Bzf%mKcWxaOY_*}psPVsIy8ee?tei#Y_iUIY^cR!EPP6bJMh&F
zEP)?}$3{W88z-y-9{asj(0nUWV){yX44d}BV{=ij>>#Ty_ja_rbKqBXg*VrND4!zA
zo`yooo`&ExU?QE+RY-{4Z`IQ72`yWf34Mfw*tu6--94de)+(VcJ%;lEPGK9&6m?l8
zy9O_v!e+lsDQbOHH)S{Z6q77qf~w^MHw0NRFQ#Vilidnr9m)N2EAos+J5H<3o|=0Q
z_bM1C&}P}^Z$U%e8v!=Urf$WY49L1)r`N*?iWZRBbDh#@+oSsiJzy(QslTZS;uyhb
zr-e3#>m}gO#&939*YbVH-Wcvf_ENrvLQDCCqD%Q)MUO7!3l>?*Cl;Lj^cGmWcLG0T
zGp`b#Y8)Z3<M8fKISR)(?JNC{ThZ_BgEBg+M9Quf^wzuf${bS~cqKJp%aRPs(>TFc
zuI@Rb0+gdw#1tx5PJ<&m_J(^Ovdh(n>~i%XyIeICDpx|$a;1b{<8lpUnrlIkO#6_X
zX&<sP?L&5^H5AG;q1DOs$~T@M5|wU4@i(#p&nd}n@-+G&&}9##KY~`;0TQW{z75*j
z7xcq1ceJ%1eKlC^4=QMirz5%9)7@TJw=#}UzsnQuMIQ$|K&`9aB}KV;7RI;be^qXo
z74{_Uuk^65(JLZ%{rVP_7Jr8Rfpl3>`VQbNnl5Er?V!t#k#w@pGh20N`_tWBtterb
zPxZS#;jZ^hkR3Mteu-2j^=W`fcChC<bN(j*NU_o{mC7u&FbQ0g%JjAZvmy5@O=Y(J
zSrC@}8?f|4$a5v~)i0YW?Tc@z16|I9hT_3E3d??FsmxPW1f2XKc9oS7cP#bmol3LN
zni*-IloVDQX}_@4enDYXYFY}b4zv`O%VIQ6s-{mWV^<9^U98?)7)%<s3y9e>yc-7x
zdQ&wa&%0G$v?U%1O`7FZS^X}dsb0twiFCyWrb4Dj*hD$>mg8-p#j!sea9~P~xA~AF
zhWTDO-e$1j#Psnt8;UMc(_3U7_=jDj#=MeUU^^jwl%ZW<Re&M|MkrEX92%k=R$XA@
zwZ~9_5sMZWSuRpwgrWsT>_1yzp4};Lh~!aTv=L#PR^LONhY#6u*oSO6>_fI3)=)?e
z6N<{=o;qa?SfU0Qhy|T;_8(AMn$hZJ*JL*PF!+FR@YV0Rn7halQ_pJ5oAs~2AB%pM
z_1#(6M_?QiK+ANuieN*xaojJg?wS6EHkD-l7Qy_*8}HIDf;c(k-lZ(_0S?I<N2q)>
z7Va;xvUnl=<-K#G&}i=sD`;Q(n(BUJ2{%IJ*EpH4EsUCP`GF85xiQwK5Zz^}cf=h*
zR@kxZGBvZY<%`g)&yc&#E#b5S{cY+E?jHyzLbE;h+42CQ@SgO%Be$}H6en2Z+=O6}
za}&fO=O&m<|J;O|vr^s?IFotrvfx7m+ac~=8^MOUy<OXGGkI-jbMMf#=ESgSnEB21
zL41^!LvTP%W$w37Y7s-1K%v(zU57i~JJ|`m5QC+oq^jK?^mQff+ZF>brhYe<ggAg0
zIUv11s=Jke?kp)Ki*%4iPcsN~#eC4{mdUiWnl63!Z_qtJ>z>ADXX$C~EXmM^ai*uq
zZ2e^ba@GmSxkr5!V80=DcZvIk<&PCo{!GGsHi~T;%Uo|^<d<?-JWy``Z-N*n=+K$B
zdj%NFt^CB4dxh0(__n+;l{qhhNmFtkveFTrZcn&(M6oS;$j`;h&jwb0I9XiYp2&1s
z`Jn`0ejc{cW=FvMOo?E+X}e3Hyc<^uqTjtG?r9OM`VTR;!5T2oU-dcI3t%NJl5ruF
zC*^J)+0obUz7n@Gf-%aEcM6i8;YVqIjTNO`wP!Jxw}h)!sw`5qf~{87&P0r0jL`QC
zC3Yf|3%ksx5R8=h2;ZYhA4b+ETmPXX^SLGB$R+(&lw?k|WHkkDzxPWrzpyaj;}1*R
z$1FY`O@E)2xb;@eOC#u=?6F~V_t>vzk0I$QJc1Z)i7Uki3E;kHW#>Y)^M3y-aj(X#
zwsFG76O-;m5sZev?zEVW{)V1clDQ#*X(M0mCRT|_+LMy**eHhT{FhZ?;;&mvZ9qch
z2z|emA<8+njNe2sc7%586?uq`&~ClNbZZH52-!2*_{S29G=5?dJX5-JP-+$QiBhxs
zLcT5ED4DT4L&2_rT@Je_rCYB`hKiCHi_)DPEwrggck3ty5!0<8yNQ@Rm>-0G*(x-4
zE&S>yBNz+P7CZDujlvc?#QcJ^+c|lhQAUGDrB+w)Oqo@XoG&QfB<Uut9!mImvt*{k
z;uXQL>gE2~;y)4K(~_A#MldPJ<E=I)sZ=LJN|OXeW!p*<F<seq@k)!GkxY-m6qL6B
zo!yM&z<;6_t_5BDyh<O8d^Qr_GAW&7E9qeg=^VWu>CUmV`eqDl`7jdJiF#X$iBcsy
zBr~Z9#*dIB+Zk$(PSQIdNU|Dq`K~(22GYY4A?;B*^@#RJEUG;U7SSGw>AIG$XlL}t
zB$Rwb<w890E9{vBO26_wlcA$q#GoIC{Bg3TeBZD?V$`G4Z$nl!Bldn@mZWoFh)$+d
zpA5BI4${kuu^-p!y#y<Xi^ft3HM6`|JadB8<4FakF$n+05{A+=8<O3+&~jkkrwgUt
zTh_e`-IDn|JQ?ajiAB3m!O$z)-!&wNGOAjYAK7!qQ2Hk<mejEfev(Y@3%Sv(>5zby
z^1xwKTR;mI5ztaZBA|O)1;+tRIYQeaO?)1c3W+pgWa5zE<TOY5&(Ja3a!wlehp~(;
z=LFjV+leZyq{lM!hp~_l5RXXO76Qa1X<O8AKAK5~M5ko@A2GMonk3=w)$+f`Lao%K
zVz<(+R7O|=O*|r%^sy-XHWvODvGgIJJ4wG86KPTTW6-b0v``?8oqMd|4$|0e$U$KB
zL7<OGq&fI&290K$=Af^GbW=$w<yPgvnCi>2AJv*T9z_!`rKsxQ(<|7yYRfVa3LP=%
zd7oQ)>reT`N1;2jFwwW~!3uE{`%b0IW)doy<p{lYOk(TXQn2^NGPb@gSdUC{?^-em
zq){grui_9$qpwTSQz4BSK$oACbT_oRDq)|Y@yy^TwkbH*9)E1Y@_<KM=@vdi&uMEg
z5@AFIk%q)tcIQ~h$hYHY%QjJr<zcJ6BbYQi+LFa2ZFkxd;dc!+M7FlE1ct|5yKCiS
zX!!<Vc`GsD!|XW<6T98r5)<~7ey)?TPm1T*wHimMWV+bOL-BrcTpCIpX}^nYBW*e-
z-l)vZsRvnqau2c|*t(YWi`KoYU%V1o-^dR>E$L=09dSRD8n95q7sh%r7SjC%dnOjr
z{fR|&f59TUKQW3}l(elF_hHh{#6mh=1+n&6#uk&(-M|(NbtmH_><clsTVFRU(c@?-
zL!HVv5m&5uH)(Yk+u(Kismag;0mGEv&_hWqU-u=kyoZvw8PYc_lqtabJyGJ;S<{9*
z1<~)Rl2Bnt8yew+3PUh(e@M%cIk*W<NE;(2vz6)1r(lr?Y}4=h5;4cy0U8H=xjyF|
zCM2g;t2N0f)do#+Dz!yOF~{2uGCFn2?q$svnJ{Z^&jK^2vui@Lz%qCUFCqGnJqzqZ
z_AIau*|WeJ3e5r&!l#7FP_UIQ!(vC+mPO#E2CQV?oW2TM_gX;0XnOX-8?YRGIN{v4
z)>1Z?L8>~lN8qhG0&hFB`#*t#CizDCSnR%O0Lk-2hk|Yajj4EhGggY(+%>crix4+s
z4J`R<T(vXEt|9aPoZF2UD<GsdQ)OF`ygCxe|2aJzON5mmnS2@OI?$2irE<f`6O!cf
zNWPgt)+BlEr)y*KZ_0kUPA2c~r>i&$w7;LO7BqLv*t^6yW{BDgka5KMcoE(N#ug%5
zh_Y{D(XbJbRsAFVbBqpKLH5fgOaIadWr;K<I-mOpjo>GsG0`~_bgibfdIeh4EBB+w
zqG-Qdva|!fTj_g*4%wk;30Zx#4w+$6#*ykb6uHZu2!?2Zm#VL1qgul;Apcr=Dwv@5
zrzi#|A)D6JvATG;X|0yDziF)nG>gaHw8ma}oo+W|Ax5_w5?jf3LwnO22iDQ;hQ#)d
zY&RrtMz$Lg^0ym)*QT`&mcS3Qp~&8}CX5u>v?f?|(;693wjFZYsrNI~<~y>hv>GI~
zoyxA#2GGH-(iVDpS6V^cak`piS1IWy9hbXGjhhF8)%}C+F8v<WZSO9X)*0DdN-SF4
zf`xaN68i4lr5V{>>K6seWDTkvzI)mnT3QKd*T#Z&5^CVR5J`2%qcZ*iQ+eg=skNiN
zQuS$QC5h0a$V!r6M>)A^j|3G)Z0bV%$)3^=5uSj^KTW@!a8xzONqwB`0S{yT2=vrF
z(p#X5Z38*rFZ$kebs{+Xvhcm>jPE<{P4B*I_`Du2G5MY?MY@v6#@wJU!RPTlhe~9)
z>NB}oqXDFUokJ@~|7wj+kT^;uHf$<S0_|Vt&`25*jkm?Og9eL-?sgH5j9jfDQsoD^
zT4R-VZ6xW)bsNN@yO~#BXzm1yPdEjP8z(|*{(@1w^l*Pi=(-B3kp6WQ*=E#(*NA%f
zmv_j$VLqI6qx(UGt9j*2l+&Ze=2pV$UUyaxeF1}Z8JiQns72O%zGw#N^F=#I!x!Gk
z0bkUT_W7b2H2LDccjd||`GTtr(OvGu){HNDs_xKrE!4YE-J$DRh;ig*U)Lg7<hmBY
zBG<JL)1x^RVk@rt7`D1%IIe3!4OD%Z{s5bTIziIz#ENSfSUYa6fhh)WS#cmaiG8O@
z25;${fI)}DXVt&G#k+(d?838^eEI@pEBQWTEBP7<Dfxt=;}wymkxg+@g%QPHst{Au
z;$+ZNu?QvcZy7Yzg2ecVnQYV~GuNs~W~xI-88msPfQ2I?4UTuBdrSP$T8Q5yV-E)<
z8|<)s5TH{y2Rm$E#joo2+yIsEGmB0SRMqctH*%=rI}Vlsb@O$1$QS)r-93=Ls*&xg
zdqQs|j(c)nTj%*G0ITlJmFyR!L`4)(H(&RKe9^X0)qUN4-5>HLaoz77w`CALml&#^
z@V-EK8^;k5_`^OJsG-naYz@JySHEEpmeXR0ZZ*SZnUe;V%(}~g|3Ryn16A_qf~4C0
zbERtXj+5W^fTX$<zpCFjU7N2bqWYb}uW$%$9=)Y=M`LTYaqLuUdS_`fqY`J|YWm1A
z?K+VDG3{oM=9qRHXk#*?6SO&|U2#U&G3{EA=9qRPY5$mZD`|a9y8|T0m?P0Hyfe`l
z{*%|${WnZz9D_2B9Mj%`&{`hT&hb)T<ElZ_l;wt55ZAYB$_6G=XuK%qn*P~$aFKn3
zkeLf{QqVYR4mAUu%mp|yXq@oHz#gzcxJ?4l7{^vrGuX-1ergb$UIbZnt8yQ=&XaIv
zuV$2!OWYXbneyZ4k)hdMfo7}BG0TG_C{t>1O$4oC7)O6KJ3Bp?jq4%o>>k3-S<SG8
z9>UJ;F>Lqz?XzlsQuO<-roa7G)8GE9>2G1r{-)#pMB_MLRdbNzPQTV5SQY`9UFLX`
zBiN`hxl3Vo+&Fq0H5`A^TVf2{LAE;#%00FnRGb9?aBiyf9nicr8I~%PyNk7dm@EPh
zq0@bW@!rBrzBphZazxF+j(hG-0mhEA=4X!AY~_y_PIUd;${(RovoTxzOKY8&Jte~C
zer@p|F<iv6+WwYV@lm^Ae3w}95o3I|KWRo0f5dnJP_EKy)D?_yP^g`A?Ym}>*R9${
zuT`yic5|cNQ8T88*5=u_<FdvhwrB_icO~IL9A~x>oh_`WBi4-Z?0OVvY^WLuMXHey
zt1%Rm$<~B}5{d*RBtcuO{c=(h+qhAEqIzU}b(I2@{S&swH-fQicF58`Mk~nNW?~+r
z1Ef1);2elD@9b`N7$|-t1xQF2plt@0;?JEBF_a;)WVddHGHQ1724Vr(IPtZ!>qQ{6
zL3jDmu(zm%7zQ00u@FN{uRp7SuO5Y-247V(D|;5&K!YY}Gr0vM^kW(WZr3DDCaWev
zX$-hhlQafgr%4(EZWc1MhQaC)qodyM;K4X{5vbg<2;^TsC>d)*Tr~yBSf?h%m@_WR
z@-tSeNwMXuNwMXuNwMXuNwMX8E`x>A`#u@VO*}352Jo<|*+Um1qOX~!3sI9&h?1x-
zL`_N|{yZo|O-dnZQVLPXA0V$gdv?1KNmm(aH-w_?Mhm}?BJRsWa5GgE<G2;JW@3)!
zos5%KJt=o`RQ^x$R#@jzB;XbvZ8RB2C^y|xy#fV-lZ<O;iU}ge77|=6syR3$BM5;@
zY-=PMiUgIS3kO|EF@?k?2MbW_o}Gh9L)3H4!C4Mwyk_!5C@-?RFq{_+p)Y5U+BFZ-
zxJE&g_b@VPTov<uaA+W>WqYVhbq-heJ8&_bH7;Do(P;@2${lA$BBiXMP>pMd-|gLG
z6~I-x0PeD&U+DNA9uyQ)y@oEd<_NbJ$UVz~$Sec)D$dv|6@p!kT~=533!>Xnd-N`j
zU}blN&dYNw4!*U|%X2t@Z?!LD(khi0hi(;42#FY`Z*G6}R#@o`*D+<E4zi^om-mPo
zM+lQ7r8G#;f!Nn@McGRX4#$POe{PklPSG3GJrjTGAroA2@L<n+4Ksn3#S`My2pJI!
zTC)qWiH7ji`Q@;w@)hl>G&}h?Y^~JN-bzz2oc|aqfm3L^Go`j0=%|`yIeV-`uCHnJ
z`j-Zhj)tvjZW)+@g`Eau#kXtKBBU6EY9|@CYsFqYqKFV$6N6BpY*E_Q-0F?AvQ<my
zwt+chOZ}oNTa`jew(3a!2eNg$H_6J@PR!OF0|y~n%|W)>f^2pEFxk5OS3!40UZ}Y{
zq=3tK_nsaUaFu&78uGsGAs_82WOr{*uAaBISI^sDdh})w7-VGsUdXg8`*^TfX7~jl
ze8=)2>*Z|Q4l+UU;Xri_#*<6X!amHUK^jM?Tl1lN7WY~BjxTHCju#zhR(;U(I8%nL
zwTwEYhpmmE&9Jo<^qLJ@Lq>IFHl)Z|<(Km#`Q`3%YfLG9ezD_iWc7A__x_GG%rxD*
zOXa}0Nh}0}wWmD&p3<Ih^rN#i7ZcrD1kKs0QY2t>n`Z7hSjxqYC?b{Tud(jZutq@!
zG8Zip1X)NO0%KZb#bVN|0V}`gw^EPoom9n%imh<iV920>u%D%ds-iDo(rPgfl;u#T
z$bmtuv;C)7Q3_AL@SoyEE}kydPij1a6(`2iKmO5UaUw+@#R*AsAE>E`L~x7PMqpT{
zFcP-Uj>WGk>0}x#MV6z%sy<HU9?Lu}d8uk-*l03^b=3yl4dYftZsn3$_c2H^HTVG(
zLqe>9Ex|V?lvo23vRJHv3F)a+=HR5NEH3)|Vw9DXSJAg1rRd7?#}$%lQ|x-Fdd<mC
z*ej_%y99Q?Ryg^Cj!3F|@T+>?QTfMqgW<Q`@$iw8tlAIsruZX9;GVHeh8!vdv4V>k
zcwO~$miMQ&aH{>8G_OtV07?7bye`#Stmmj{TDuxFjGT*U?FP_h0=k8?o`7zr7k>g;
zo!V^zn(ZO7VT#Z?y0KGM&MJ|rF<xFrdK)Lp6|-j0-?>tjo%|zc`S5`fxR!$Lw3zDu
zbu4?{@R+IwUG;3{G!%?+G#$V+xKh`E*IcQyS8Cayk#1<ImVCpdTCu9$!a#n;+ChJ3
z#zO0LR12&A7+SB>nqp|Z&WG&vIt_)^>j*`c%GhT_m&%BlW7xTBl#+29fT(&Fe^P^g
zEN!|B0y5mDw+EuzbRJ%2`A@N;&o+l`Y5incaf&|tb}LpC6Dmb-;ig<N2ELLnf^Vx~
zGEpVB#iEN?NlbE;M%zo=AJj!C=b9>5MLc$ZqaUU_fqg*sc}{`Th8(<#(~zE-Oj7rg
zxXNaMlDNJKLUYQ}DM)XS->hD@u9{n%{CbD^^leW5bwl5Qn7A@D!cRvvOXxAsFz>{#
zX1+>p@@!m{%s<i(d?mjt)!7zT>m`bI!0~2nQnKhKAfqWf5+%v@xY`-NnsZ=7vIWF5
zW6<%OiHCRbuo0rG`IU7&_&1W`ws)lzQ>wWbcS2h_*<N^CbEPwI7bs=z5ZuNz>jfmW
zX;zZ!TvrU4W*w$8k=fjujHOsW#_(4quN#Om`3!#`9Ph77sg_qE<6+>^#VzzdQ)=d~
zo&1#ESTe)+&D`3_pT9m<*bXXIGs~gn4~nVJ2gcOQsZRdcZ{z9_{ANyf26YVKC`zdV
zpv*gk#TTU1XE(vuSeZ7uZK!?;{!=q22vjl5f+h;oWJ8k$`qYN10z*^>;X9ndeMn`S
zzDQ-Zc$W0>M^Y)|)NkZt1*L8>bDp==@}Rk~dzv{fvvC9(JR7r}7smpBY_Butxp^x#
zN+ayt4@F08=02h52r)X0t*$|YZC^WT=6;!>RzwtG*no?_`CHCUs4wuF={dRq^274;
zF3@+R&fLezZ}3Z>-j4y2_oA((Hm*==TV02Lk~%C(1Nj7`Q(ZI`<j^-!vzz3foRN?k
zJlS>fuR-RNe2eBW)5*^|AfbMN-^qtN`M2>uw?e6t4{-AL{xqRpJq&n1Cx7&@33WSu
zCm)P-lXY9f)cA)+A_q?Lq>0!PdItWKT#Ij9iUt$+7Hx=EN}UH(C7+tCRNoH#8Jxn$
z48VJNi9bhg#P_tvT6Wk4+5~I%MyLN-6JzSR94wHZ3t6-CCNXsne%YTpPMKHZKV0XO
zEdgCL97#S9Snb>inR5zvw5D|UYqRhD4iiPS2z_mOW31gYf}C}J(tRsBZ@hdxw_?4Z
zx>+Sd%VL?D(l93T#_lY{WLyh<BJ@^KtiCj~<%c@Y&?kDiEmq1oVmp<(^R2Mt(V>Tx
zX5MTJ(hzJp1_+_hRH}#W91hJe(a?hR9D0{E2%Tom+faT(Yu6x@d-gTKcSufZOGBk9
z*ayABpC$z}C!EYm3kFMew3Oe;?A@}Sn98r1CF7k^E*sR6rm1`}JKxBs->fHQ=i9U|
zF*~o&O4o(i`OM)~eR6lk(3{s&>H1VcRU-wm-@i@?3WeW=)}Q$>QsJ9p5CzxOmyXAS
zQ}~i{BR^-onBqMe*(xXh;Lw=*2Y%TGr(_oNDmKUL6=;Qv@IYg`*<ZtSF^Q6i8=%j@
zFMB5t5+z^Y&&lW~(1s9i$?mvB>{R@+k0ShaXyeaT<Ka(uxB|p8e0U2F<F|^beeuhF
zg?LDmyoNu!{0KHni(*bmerrF{uMug<$1`!E=C<(s4|pa~a_e^f`;Ynl_U&Wp1N^cT
zh<W+zarHWW*};hC=Hn9TP5iPS;7vbt+B5OX4vRU1Dn{#WqgtB#5jUsQwfJTC%5_eN
zsnh(IR6eqYWWNEVc0v4y2#ZvLG}pJ*fyR(nSfrV>Tz50@i~Ydp62eQs`0)LHeB1z$
zJ;Zwh8oPn20qy>X7=yAQ>?RT0Mj^~M24%3Z2<qE5vLPt>9(S48n7`ZPAwM5kg!Gkt
z8?u!BPTwabgnuc34Vg;;LYRLkKyL3BU?bTN&#C|2AHl&R{1-P#%KNt{>$h3nXL%gq
z7<UqgY}5a{=4m?0!HkqT$!-3Cqyoa}I|n4WUG@z`0?Rww6k4bzzh|36voC}=(-N8p
z=MI|elF&pr`?APHI2XqO*|)rFC^R8XM$;4G)Fj1G;dTn|q4KA_g0^@`lK;B4Z5=Fc
z2ch@fAHVFS-Y>92-8gAJm$^4{JGt+w@qbEF(mgl{zVcl){!iL2=5b(b9I>gFgv^Bz
zikb_vniSrOBV?MC4=G}i4O~`}GQQ;F&*xL<&LgWy8J~nqlL}$xo{h{$b-_26!VA9H
z8oRIqa0(45vE?kaE7XL#F<QKF3e_o8-I7u-?v6L>$4aKYnNU=xvJ)X6Z+bhS-p4OH
zJ?3!sP~0}sME6ISPQDryb1Uu%N_PhQWJkx`T4-X%O(a$o^L_#)(KzNQKRI(Ni~t%(
zXyl8SxmXnSw^61o>JR5SyT>=B$M{s}mNI^F7B^|9@A)UL^g(xt+@`NYci94(r__2?
z##B4#&EJ)q%+wq-u%?6-?WA{0Nbg?<x=XZ^7SWE#-EmfNT*K7H#4`Kb5j4JCiJ_;1
zVmfCGl<TUUVQJo)`GS%@J}zo>{T5Ei*AwDu^UAoY-x*sOcLFg5K>bghk^^vq&NBS!
z=b-btV2ikV8o&C@;A>8GT%C_!{aa4{SNQ)j=}xC)zZtMvk6-=P2=O6^WqjBUA->%*
zE_!(V-<<rJTgBDxl}gpW;gtM+r??u0?A0d_q7lUJ_)v_8AK$38`}*~qU>W92VU5>u
z<5}P3DOJCXT(eP&uD5>Y9_GEfiJ!>oiV;7``~1UzOW0`ZYjZPh2nv)hD=t%^xqA+$
z>UUdJs+<#uq)LcFPvu_RJ4j-<j&5mP0I~hn@8-?z8!-PigbJa2(3iVxRr%njM)J}1
z^`U%FZ*`Zc+}wSFjBu}0eIaM(jZ@mlh&_GHMTGjjL+fjVxS6U;yh0y?I2ee!+nx1S
zC-v9J`a584z93Y8tgQNjR<HgJTboov<tFuaSZ=vhe=N%S!$S49HK8MZ$okXl5UxLV
z#z@s>B+1B;|CNj!8R8mB{raDTxP}n8Cge>TW!M{`5OZxP%(X8VYt~E%k$b(EHJ!DP
z={%Wz=TYno1Ha8bH)l`rOY~0-{1|UL$c;}a;Y@FbuF0-ylIwi3E5x{xiD!Fc+>G@l
z)%=nd2Y!pZHc0*?t1UrR+q-9#1BpoUC#1!Yeb<o4iJy1d&Nlz&VQDo?@(_{;RNLxb
z3^CbOgkJftFxe}iyltX0(oI^u7UH{Z(rSqGHopWzy+&#EN$zFK9v|m@>OTu{k?``D
zp&d`-=<ADB-9*nu8>t>bx_ay_h@65!baz`)M#}w*j15WGgn?<7M)ih#$UpEA<DvJ~
zdyZTYr*;IV;~eB5tY1`u_Rk*Ffi!0inn9bh2W_Cu*@I5d{uOZ*J7J0ExR@;c)ROkk
z9yF5HOFyk3&C*W?=!ojdMajt04<Tzbh$nGen)pBAinzJRXXNYwH-tpb9`JM4=(^4$
zKR^iI?ScRG;~Xugc8;m7HeP3a89T16HkLaWbYhna|7;50SvVb%wbDtSgq&0()%uA#
z2Mx@@maEFaO2v@9Ept2OVC&qY7N2v}vDKC;^MZwO+=3ir-m)-h4-=jAlxv}JGlv^H
z-e)%j$_&+mz2;}$i$J{mXJGOR7;`|Fz2?J{p1r0roPTDsxXdxt--1;eb}sq(&+9qt
z`X@2p40<T$9P)cR`7!u^GNfbuizu>u^O*_t0DkqOoRY`zzvwK`KSRq*@?xpvBCHnn
zT{J<djt6ji(@e}Nx1YQrQpSZ?0Q>$9e|8_8RGDq@=1=~ccD{MFBPCPSnH}(^!+#Tp
zN}YGnFc<$5Vd|WG4QQs5*~3W^%g-q2S*y%^EC?U!B-AF);E3xSCqMS2gsgI8F!`K6
z+63#ZC-BS8#^n&4%gzjU%Ko{Jp1sbDaLS&<nDDb#5W{GvZ1nt?x(dI{I9yov%#Se8
zDK7e8$CTRPajxzc{R+tZ0`D%%KM#`T^fFjM%U@+O;W_zzOeWGOpARd{;AQ(yl{zX>
zwC~)wda5m<Vu>QAsdotEe|<$lJ-H&KnjQ}((6>kVIfdV28(#4hc(XKn=;My6z-X~)
zna3Gc<0vJYUUK(|Kp1jm?0wqwrtc`_hVDAX^Mamk1IgVe*5ncgUQVGmlHG$zKPXAJ
zG05-b8dOyT@+BGFRf065yE@Wx4Jwmprl%KVI=4-G%Gi6v*@m!39Dh}Q>2(P;{6=`M
zck(;JeA9XOHQ|=90>&-|-~6^NTBX`1cil+0<X$epaxa3o;V2lVP<xeDo|>F^=8#*1
zvf2!Onqu+HL)H`z`=X{qJpI!r!0Nq`iDX=#Xd``+KG6o!oM;1SdX+ZNrdR0%ZF-f8
zK3%;^ElAU=G?F$a+DQ8++CZ9K#lsrY_wH4y@F9_2g-~=tL@+ZU^4~bowihxL=~cEQ
zw3a8@ROVT$Rw?;VlcAc13?b(3T^n!&N3l&s;o}*^B3rLD1Uwi6z9ee;nP{KeLt-^e
z&UIt7jdGr~{6Mv=X{xZ6ih;E@)d~wpqp*N9tkn$KuvQyr!&;r7jlvQSSgV$_QCLX(
z3JXZXS{<OjH)~ZO?-AA_6lE>JdS)%EnfM_0#`lA=7i_b&yZRfGg4beU(KxD`O<TH`
zMxa^yC)|NnU2u3X>#vE>LL;%EH}?)Li4pS;s7S@(4s6vlT`H~`q+f9jAWg-!fHoD^
z4%$?lN_JITB}gL^>PY()*GyVhTpLJJah;&Qcg2zABNay|T5*E)Tyf~9yH%WEYh7_#
zGwE8<nCnn-{|Frpmy(;_kWQzQoyec1)2YN3C%@CF18F*)X3|}qP8&VxPN!3Q3LQ+6
zI)+s=dx4qE6Frzj%&&J9+R8wdZF(!W#c2V{QJyw+gnY4ln%)c+Yrd6Fd(wQ``=Rh0
z)HQwJ+3Voc?VA1;$|a%bGB`2GrT3u4?<ecPzl}h%J}+@!voKcqtV?^j&sbPrVptTt
z6svp233ga4w0g{5o0po}Yw}WzSUtwH+XHViXWDV>#wg#%#IbS2xX$`QV;IxxteGP|
z4T4i^nRQt&_dN?^8o)CDxGM<GilyyF%tqS!xAgZPb}#Oa0)^p75#w85>9ZZS>%NXn
zr4=}1*Hr3cd3354w13R2QIkA6)v8Gz^Xkwfk4|~L#4nFdRSOwf#-YyB{rp)O(8zf(
zLjC~=$xZ{}YRc&BwCE({IGiTsBo}5@kV!cXr%5@<rAax-CFELXM<v%k$5OXCg|lx&
z>2cdq6O0R<Vs*l7+fCR>+H7G56T?nY+aGHbSm+QmSHYUb^mNELG#$=fH8SNuNTwXR
zZNWl(p>)Y-z(NWE$7f9&I-yxRViAQvL%_Q<&$tvt`89q~Y@g`<IXfp-HL_f@&)FFb
zAo&KA=aTpEhvT)T134-?esk=&J0HrkK*s>;|0$lhfv9Ox%<0PVOyu7wys#8@Klo~7
z%zcLAJ>PL|ylI1&o4+rDO^$ghpmiH3bLbz2W{_kGa7AbaiH*Mg?N!Ynt#o8<&migO
zn1%jV`YS9=+gYEcM^BqB!vGUotD3fmx!1oGWO)X{HBFDX+ghI{*!D5kKKn<kK8-7F
zk%VzveRCIPc8ox{aYcnbm~%gCcStaFzdaewUBFCqRo@}_Ag8bt-zYuigE5g6ty##5
zKg2|Ib%6FomzNWgvZ7j(lobt{q^xMsBxOarkn2EJ{1LMgUD@4SByBGY%|uqb0b9(L
zTo75&5$i51-VFN_S@CA9d*gaLw$2*YD3o&3+dZVQV%?>I#;TfD#6q%%{c6*@v5@Q`
z7Lh#~0^U`$Bcy1TT<sU_=W(}V1(?Hk(vZK5XWp=i+r_)4Jf>?tut0V@O%abWJO*aV
z@Ot|DDjcEI%UAL4_3}-8oz;t!**D>IDQcR&iM#Ki*EUXMxJr2TKu-(oP|<2AG<U8c
ziH8$#;ux<}_yzd(9n1tZofq#a_Fd%7kYDLNj!pN)GcDMsX&koms;2wn!G-QrW}L!R
z@XlS7O%DbUX(eO~>Q7qo%W-MR)tC)vdLu3^xdF7_l3O&%mfWsMwq%tT4{XVmnq*6^
z6LPIvvSg<jaW%cEv(u)Npc2xlNoJ>_pX7nrsnsO2)2K;ir&Y+c&W=iQt-a)Dm=cm6
z?y3Yjy`{gkWX%i_jlVXX@t+cz9jt|5>a<O-BwPjk$+&UEUQ4X1gId`VN5<};q}{w0
zPM0i&G@#p=ROf<l3WweASNv^pl{yF$zWy$U$lO+qc>X7ptv#^>(p2MQF1H%5F#T3e
zAQZM0?-N^6su8oMO>>>}P;_@~&;y(Ha0ZqhjH&}&|7TTN2Cl7GPw*i4wIWlFLU3vr
zO$(j$A($bnrMCl}?vouy<d$2ygOu=5dRd$yj#`xrpaLJ!;|Pf!m*v!4E2H^|jKVuf
z>Y2HUbk``n7Ni-4H-a{!@K(@f6y5>apFZ(2!6>|%v_A@OAgxE?Eg;P(ydCuS9)(ZE
zmqbS4grcKx!T!UeaPNlmkrUs|!~Y**W-heDfU7d#hwClY<!Pg)qpbc+^WI(HJ*u)z
zM?2}ooSk)1@5l7Wdk^%?dzB2a_PkfeXf*G&kkq`_4$_|iQeMD&m7opp)qys=*9_X{
zy*7|$2B?#?&wCY6*L>cq1!;J%5%mA#J<X$36W3&|F}&Wt65i_)$>WiNQ}`OZw+|Kx
zn=W@EZ)Re+bSK|D6bz)a7+-=n+*{T(IOe`&4Ujm@YO08Z4r8+8sh<%Z^0IFMwl<<N
zH00&iB0l_0<*?!(>Qwp<2C_eXO??v%bvJR_;IC7l?if-QrE7t**roVvCH`K9z9K!*
zhKbDQR&(aar)iw!y%b%ZQ`jH9G5hVNrHOPinsWz~fu^exJ#{5ly&h<<qDJYiq@rw{
zH0N4IqnmRxN!^^=K>E$O6Qt=%Dq!!{H0N5-ra3o)_M3AnNYk7<Nc+v%>)+L!t3jIP
z+yMIj`sTbNcp%c12(-3~JgStdJS`|fuudjvEtqq29<YE(^%OuSxbD+A;JPmo-G}>M
zCjR$_`zm=DG$DO7Yr9dfp^M*sRcIf{H*vmMaE^<_#qrlEIKND(!|*$^(Dj1zDo){8
z^I~4)#b3>f{Sa*%n!7~XCHQo-g$q;am<to?tYLxR<79|acpPsY!`lB@3!Tgv6+zQw
zxU&wlR8pOdsTZZxvQc<-Fib>R-YFB$!lXu*n4utX3b(-f$ct0ztgm93%E3YGlv==|
z-lxFp_4NLA58l7-=KU^s9dQY~f765aZ@PIO2d|gX`?o!K|JL#jk%zor4X=-%7gJ{q
zif4|V9OPX}W>7rHyDpjZrG7!~7SFsEEt%aJC^-|Of2kezgyJ~Ta0)*|&|P8e<?KCk
zvn>;?EW)$*3YH?Y=l9|H-!Kz%_P)7&qMqvl&s&Jx-t)4QnsZx9oqcfjAb9S?vB|R!
z>23$ML3HzqZ(vsDa9JU%1?daaMvz9Jwt_YSwF9&fs2)~He1TdG(g@TB(!M}#A+2@u
zc92G(s((A*U!ZcN64A{GMRjw*{+qh_{>W5Bpw1w)mI5_o`H{?0b6m*sBcZ6hPGS*z
zodOL99x}s5W~(_NWL%MRAT=k3>@pI<43}+QlaLr!w5?uU$e@cn+v?Ss64bM;ULB~R
zRam{^tWnhJm0(e;S6ge3A*)x!B37@swH)7ITfJh7jvV%3d0-NUhkYu+vj|`t9preo
zN2^!t*$|U$^-4n_t5<}K)vG$Th=^TsDsfTU2gH2a2O+ChLv)I^)hi#etzK!!wXI$e
zVkT(ys=0?uP-aInLChFn2-`V37jGgpemo$Qg<a!&YRInfX#$1poUL|^W5Xa>BUIzW
z*0#pme$X24?4hvNq{fHpLbPk#hwK{HP^iWUnHsN9&}`R??I2xbjTIql7KwSvMv!PE
zoKI}kB<B-5G|Bly&k+xtPplR))QZ^by05WvT`khw2<he)GA=k7FnI0<v<Apw9$476
z|Hvi)$llnkq0r>ChTwG_=MGoZ%%QrX9o2MH1q~fFNb#<2wj@Z)ng?m`9)znCs4m-t
zl!hdWU78OW+$lT({lvqLg|kofw%XefAN<48I{P$tOa!Vr)XDr9x~g%Mx>edwSG-yo
z+X{WbN%)<8f3E)>LA-o<b{qaA%dxN`n_rWIK#iV^Kd*MgRqs(H@ojyx3)=xx`TLJb
zDthTX9QHbXl2oHe*EspjLH`85-u)fia5#=xQEC~~Jg0EpT`AR$U++YA?kA3_yC9}|
zmt=PY*-UZ=?@Ofgjvs^pdymfSinD(PVlGGS3$ten5X2j=qoxwmdqQr5+Z{F5hbR_%
zPxL-SZ1a4GI(_e|%s9kmLn9jz8#h;cRjFg6S&!bE;!5kcV(L&oY!$KDnF~G%Aa;5S
zu=8sfu#>G+fn_#@jvK<R#)jIP;qf%zBZmU;s0Qwa)8}pc^4ZyvWlD9DoRhxj<Cv=c
zWlT-`eJuUL1RNv*y`T_F({OSNXm3nR)^0oe=*TecBw4$)A+Ftuh2?gHaVN+cz$bnX
za>{&tV5V|{{&4Ey{#>;U1;-pF`yRPaM@!2pJ#-o3xeytBIF{}Ux)L<5?@AYgt|ML1
zOD<k1_d~M!hQ3_lj>gnU2=gyqu`&PR6;=AtQgpgZ<iS{mhhet&BV!#;dnA_G9~#sy
zJ{HrM9H3}pm?vVQw0DB`mG+8@f?1GS&_-!*1Z|Y|R?xoE-T~4m?J(FvrQMtUa6%pD
zr?>%9^pDxw5R`a1W^ZHu?1+J=T>1wqY{)uT;rc8|2KSYD8#2m#2n#Fo!~Gb>A_jb@
z>{AS3{&qKmF(rQ<(m>4S`nTs6qslh&V<V@me+T}co8v@#HOd90dnYzQHjwm{_g$>)
z`;i*Rige%Zk>*~Un^4dC1w0k0^q%9TcTK3dK13PVdsokiKz>(a`|_o27-GI5;(i5j
zr8oKC3hF#;<?mCE4f~t;GVbpH^M`$+)b057x!%bSgK-^h$?tQ#lV5g%-jd&^!O3rW
zBG&8h>vOr2KNtU>Bi-oa-@yMNCxKq#<gYqDsXoN7&tzv%<3!!wE)$8k0@85Y?+|Mt
z>mZ>PlwY5D*$+QZsvYE>L$cRB1g5?Or03oN^gKWGA^3#!D9795u2>kmD|6{<@h*r%
zj`Y!vdjPz(`ayRhcB~`*3`XggKGDf6D2}PSe1Dq~TjaR6A-;e57>ho=*l~Xy!DgK5
zxCP9++Wuy=I_~xn3>Um-CSik*?XUVAHd{LP!Fyt=*Cbs&^8uvCIqu<z!eG_JN*#BB
zg;fIMz43b>TH{Z!b7Jm}5v&YzGt;9O`V&Tb0Pso_G~&;m1-cG2hczIZHF*TcHcg(q
z8P*v!*_6RD<E7%a5oE0<M|NO|SV(uHH{)s#|D*V6!|sh|dZQb%v5_C+R7eHD1AULo
z(l8h*F)r=>O{rEym>%n7KgWv>(0gXx4?rI3hZzaaGuDs0PrebsHpNDVmjjHIIAc;G
z^9uYO<A-HRGbTfvXBziUsOvV;bwIX2jJT8LZ*jH6_sZ^O&us352vqU3%H|NGcNsF4
zbCV!nu`_l^-2EboouM;k{7EK;CEZhy*$@1%6iG8iB;BK<7&xw~H4*j)jvE!h$Z-!2
z4g2fjxJ=RfgnGpPSav8g4#5Yop1sMs1jg`Va~|uvzYkRaf~;Y^M<CXJ1R@`VA@>Zd
zl^cjvL4N4hD}rG$SQuxxpQz0^HrB;B<9&~au#0iL<@l0<|AO82o_X(fl!Xo9ORhw<
zgdwScd453Z3Ny-d4TLbi211x$12$%AAcS?bdEuFA@=QPBnL0n!5lq$RnGojljKPFO
zeV%FX!`eI(!u%YEFh9pOW^x?DOpb+TTI~h`p2=N+*6>R|d1h(PegjX0S?UJ)FfRwu
zevAK>TR`{h=Z*e*JPZx-&RU!ZK^2$fuD&mT$SddWAkf`@T<a0q8Godv|KOt;rcfp|
zZ9{%dhastH8!|N=!u)azVSc&Um?^gqX37njQn?RsQNas-HaYg$bBM|*n0Hv=W0Wm@
z=H-t0!ciaj5ZSNK-m=^IAivZ%A%y-xFCY9Kg-dIXefk7Te%rx^Q+OW3Yi|PLGHzQ2
z%;##kbmu#X{sugx9yt-FEQ^bl;4mGv0az-08VD^C_Q@cM<ocguKhCyTNbNfX!|5$y
zxvB4;p)geY3PUx(k`JKJ(;{KtF))%b^!S826u-V@c=#uXDNq}*Fc~Z~Yz~R%6o%fD
zQir4w=m00P$*n=wsAKm%(8<_)zd1bV`{N$4h90n^d%&9bDUWW1SYE=Py>a|4WHE2?
z6c)wH*f@)#poPlc_LrhK6Ps!t!LRS`PQDL>(@yyHJvTVlSBY#pg=x@aSYUm}W}kl^
z3tHg*zT<LxVot+2OY<`jr9RZjT(?ixCLE17`SMEd{e;mLv<b$(liYLh5ynjf(f3lP
zyK$KRkg*x%Ewr}KlEsn1=@IBV?}yI)%lbMB?7ka?cK%BlY?4b`19!HVzMFUVRoxw$
znf)D9=5|)fuGu}=*<UVd%Oj|tN+ElkbMpRZ)gMJ`WXg$<OgRk$A+8_(I)#V949?v!
z2D5k96vV~yq8GqZX5z&)IoqbWe8~;nvwgklikN)l6t+ZovS#0#BQJi67q>FSTU1Hw
z2}vbvei01Z{0$G2(U|)V^37h7NjbGFZhbTfr*I^)dnbN<YqK*RP^u0E(sx#NJf?A)
zL8eNxb0A3CK=yHSvu_PJnxEh2itNF7+sU`f2JQ>8;tG)G<5h0Q4+6hr^;E`NF)M&L
z37c{~iYns>L0H>@i%>*xF|IxoT%r1*!k=<O^+-rh33e41S<5NhjiRF9?0XkP!c_Dn
zsU0B_VEKFL>nZir`fT@dvRABodPRMa!_#-;G2vo&Oj2zRzxhX?-gs}~baf?87Waqj
zSZU~sbm);L^fwq1%|z8ObXRR$FL}Fp38txDN~!#GG3MOyCC(#Phm1LMGQk*g_P%mR
zueLGg(EY6JE@4A0bU!Px@3f^Bx}TM$o39DkdnSbXv+rm1A^Uz-AF}N|Yba#znGhzT
zLsy=%=A#qR%y4uGf>^Kwaf@~12p4wpTZa~Q$dSmjeVqw46+o+P#Z4t&_zTv5-o>Bs
z?>K6YOkjO^6ryqp99?$tAiu&XRD%Cb!EcXBmAtkb;^=1lAu%rr(~mEscUp))H{mz0
z3~}EFg6O=yPOtV+T16is5z$t-bnGj9m@nsLWWp4bQXArjOG4nyyA^+o<DhBYgdAs?
zj3YH~KuAkqX6G^MTIJY(Iu6?7H~(0tY~#}cdg>Wnbk}!M8^r$THtdg<5M3{rL2SwD
zdeLQxQ-_#|^H*Jv_PZ}27>h?VA2X_xo%|Um#MG_$%|Fx0zjtCle|S<rA8=|wFJWf!
zW7s9kEPkMq<x62U;Zw|YZFq4^9RPEA`AUrN{g{(az2<Mp$X_%V_Tlh!VhKzFR3y}>
z!$FUL)vyK7Zb*-D@^fLQb1TxQuzVkQ+6BK8XG3{<1)P!JWV?jA7-pOoA&MhF(-icg
z^_~1l+b7hcFvPql@8mDo0j3#>OVlC{p{P&gw}4`G41V)>L=>m`TGssO2!?}OrUZ6s
z4(N&p1Nyed1Nu(rCC2|rum@r2H(?Xp(7%Bla6_Mh4F!gN9Ok}#dPHTF=Dxk877w})
zn?LZIKew{kf1zdUZ2;fni_5?}rSB$HYW`@5?Bd~fJPmst&>@S}aIXF}kSs2~9xB$q
zspzNn+JF)F>`ilF^6<-xRO+Ln&}j5!4ZZL=$ds_?fW|Y(MwlpLG=+O#NXjPs!vDwK
zd%#y!r0?TrZc8rV-g6TXFo1?4AVy3gUPV!Y1+gHp?X?>uc2{FTT(QKiC>Rxci@j^?
zU1P(pv8-!BjjkO_T+7<`|2*%^+%xAS?#f!$-{=3G&*vuZd8WTJ@60<rulyZx$=;F1
zmg-nx73CiSuNI@fRi~9mV;aIzrE)XA#V8Zz5%WO}Lo_$0No;feqIZ55#-eAfyyXq$
zF{y<axNUizx6H>1D$v#o;_Gmzlo_6+?miNUT3v|>S#?x#MiP$1{Im+Gmq)~r4ssH-
z>I}neKrn@kl?2~H+63Rec)@#>2kacvnVAYTzRhrP4x&_r)ZdcY3iEASfX7!G+j`g*
zW+|U{y}B4?o8_`s7c-Z=x)5fc<z~tdW@e!+wmhORv(PSNXQ5rp%tE)D#Btfq%tE`6
zGYh@YxTG#?W}#ik&O(Q<;w*HACD28N&r(tlxub)Es3&a-q8YTABwl19bjtZV1F_1P
znP;w{h&d2{RiV=|{{kg(wlVBB9cQN#r*}*cXAS7Z+I3spI>zop6>fSd=~aJ-ihWtI
zo0jXZs*rry*jyX6*~Qx28rV>i!FDrib6;SiLtFI~6WW5P&H2{miNHpO_AhJmT-2uN
zRTJ9FfsKym32W08*yzym3yq)m0vqk;GHdfm)W(0!`1vww^A~Fqj}<wpL;KL$^pD!C
z_qqvfNYv(PYcnEhQ}KrJvwUEq^K+E7sf(qrIVIs;bShtLz=_f%o84tm9%5MCRN<uO
zlioe}6^>rE-l>PG@G`)X7sR3=WU)5DeY8cRvEblF71{uH(&C9?9NHp__IXYGV9^}%
zu`R$8#R3ic-fZ13T!c>K9P|-r^?Bs*umluxZ(#p%m^#O=?yNxTs*p%`7yui|5B}83
zSmzb&y)Qox9y?FLZMbKb=h6Ior{WUaJwhrp706XT3BQK|hq~1-ziMY}RS-|v%b+n>
zGX+E?6|9PhyU?*V93|DA9c;qe1m92yKh%%o)IFTL5~;CfG#x)8>ufGGejUH=sUS$Y
zvMrqJEV2t(G~>q5B!no&9Gt-vIivgQSzuP~7AGxWxmWi}?rg02Swm?22L9X#H2A!P
ze?@KB+2D>?#S;s{*ueWGpyHr7iBBkqV8uJ5OT4-dbN4&Z(`((L+yH1Z){q)MEqniy
zVQ4Vczn$BTj=+a1EJUbBosCd`D1Qo}Hlw)eek}hEp|!E(HqUrqXeY?QPvS){gqQ<c
zhJ2)Ygg)eiSm?O{$`LR>;}i%R>>;PbvX8z;!O?~-<&dkC@6L))!5DHKUeI=?MTq_6
zw20Sp_;Y5=U)h<KkU~BuR<Use8+5VfPl{ke&Wru$+As_0QH3K>8!|70aSdQg9d6^>
z8D-uAdi++IHIegnkb~dRoa-j%&i&b(>&c~)dl}{ZM%gTOp1SV!Lz9x8g|-8?8oc9F
zKHAoecD62e2v;_P^V9LGE2zw8a9(p7oNcMf_XBepL66@*vlYlzkb@76`EK21h=bRS
zg{qfesJxk{Q2)B<X>u=xyIt>v`>rDe{Sf$&je6nYVr<^Z_HpKh2Qt8^sKRBlrX{?p
z(~&fct1txn;heZvcP@TcW4jCf@2ly7br<NHo9p&d{kLt4dl#H1ZU%0M;niymDX;Ej
zRe2a50eglbxdbMr?#0LF_#q%Kbqv)wC5`%4Xi#y#!4Fen-l3nsdP+?7X+4obg4cBD
zs&L6tSRtAPXXhE1jeT7_R`Kxkgm<yQxIQo*P5j^v15k;>8%iH1y$k+=^3KPyM<R%a
zj4g$_ZWZ(vod(!LobyU`xkLR;1J~1?xkKH>%pK}3WcN#0j9E0Asteh6+{H{g{;rAC
z(NtZ?(NrtuY6dx)stZ|7HH2ABb#T4$%pg?ZC2;7F9l@ckV_8lOSX<%HHZgBdgK^F_
zSQWA;BVK%0H#^WYG^;1V=3tiKQL#adp(suOIvg8*>gLAMC3nWX3Ha3=6<3veOiFk^
zyrR6iSPTlur|4}e$6@qXG6GCLG_KO)uLkihBHItk3J>CAuX6w#g2B~t*BEDbVybeV
zYw<)6esveaPkd+P#c{D<T@4~w5$_spawTfu0N8xHhw{p3vmrhfTx33;cNQu1#K{#9
zc=0q}`Ol*6SwjZYorWV{QS4CVpX{_H;%<Lc;l8&<Z2T_x<5ylyTAQKx#}Jd1K`g|E
zE{gjL&yBbn7|%Wv!G_70*Q@MzARa?uHkXd8J~gHmEsKC~?0p&3=uwE%!km4qJ6HK1
zAx;-#oJ@y{)h(mb5yDJ5T+F1y8{BB(9xHK|eq<PVk&-0LFt#I@go||&T+AlH#cUEn
zm`Q?*6_bFl#ptp;(I(-_Udj@k^)D++^3WP7ON1CLOPhg^yPq!0Vt=(FJYb{^>6DVi
z8f1^Uc*C!mekl}$=%!yVQwMDN1&gGgm??l_`u`;9zZas<8IijAG5;h-b>_<+b*II0
z>)w;F0ei&8U*JE4c@b*};oM0`8D_h>!bf`3nRQ1jq6|BYsC7k18qw_Gjv%r1TH#}A
zl)<t7VfavmLq0W$zdC5^s1ai>w>#<WIRn{B#rrgywr-5rkbNS%79I|`&hX2{gkOEy
zLY`TlqyQ`|o=pLSFcYAQ=>izsX+m5<lJf`>D)nbsE#203BvUm~OLqt}0lSzExHx{*
zL#-*FCB0YitGg{e$eX8oBi*6A3v@qh@~L|;UU@jQfe-Mjn~%nL)7=s}E$5)k{{Eqa
zZnJNQtNx!2hVK43yljkONbdY5hJCG1aqdtwgguw$++q5*vpw%?{A!oOgB=S8VxuYA
z;o3<EYbJ>CSmvtba}P^Rh<O|0N1Nh^N9(wJ3^O$9V}hfvU{awkzJl3!j5yHGbAtY<
zg_6NF$7>eg5mQu;FEHrNcO|{rMwOu+-N9g{D^aAoL0d(-=GZ`yUekoY%FiJPhZdU}
zEJe&H&089b=^SE|=0<}_oi}3x7qer7*~XoWA<Wpo#k7WzsiSs_q}A@IGBSVyJvf$-
z5mXmxGlHr*4oUb($;jwZHwk8BWHCv;85vz~+?6o-W@O}Ic4TBRW^?FJHnTD^y484h
zbN_%FwaLAU+1zh3hmj&6{Oric#dPld6)}i?$BAZeG9i<}A?!w6H@wT#g!hqgD4KmL
z;bk~7XaHYoXDB^10Bwf`S(5;FXb{4RLj!s;LxUPO)n;hmV$2<f1_v5<?$E$u!Ywm2
zINZ1^BNrCLWc}2|xQr%4gA<Lz$k5<;B#lFZVtcRz0#b$bQQccu<xf(TAMYCTM(qX>
ze9zIXE*8l+9!@xSQ~QkaXAcj0PxjWeohsV`_F2P-Yd?UR#yOh?#0v+R+jhoqOVefJ
zaBWg2Xqkg4$~ss4RDpqqLSv~jv|<OPwbqA_pb|7VwLd6-k@HXz*;D(Y%H9{jwwQ-}
z6!Xpsr3!=Ke;bC;5cCt;W>26O)W*HqLM(mhu?cV2H?ew)hAF+|wpb6wj~`xYz$i9$
zRkx3bc|-Ls6ude8{z%VT2&5E!t19^dU!UqPFGVXfj-5yfH|La=dShvyE7eMLx)0Q3
zs>-#^F;%%g2x`=|vtnxC8kd@n?^Jr-4!xVGcITK%vQX0RqtFf?4yVr|RYivC0#1Y3
z{`W|MHOyh{fwAnfXjQEdY#)3l8DqL+FB9H8==Vj&e<d~HGO$LHbz&^*UdOpAgPj}G
zPZG@mJujx8BqD8}Bm!N$Ka{jQNfdgDl2smFfBqeu*<0@ls$Q+}eY<l-<*o+1I)d?H
z&W9b03N|n1>~RSvZqam~a7@G9PhP_5fBOY<pbcH}4$cRiJ2;8)4$h-cEY=X~<qpmi
zVBW#Gu$MbH|K=nd70uki*|R`!1iD!1GjOL0Kcf7o0@a=otNdu+n3u=eS1sm9ip5+f
z&h~!GIBSb#_8f)N?<~fPVi_ua-K77K$WY^}IzcqO45vLCKtsbT=j(kfpd*@{OumJu
zIb{I_vr=A2vm*zMW>-v=R!d(%s;HLM-ik}&BKl_SZL!}+-z=s{b86n-4X1|T_AsQW
z9XYQZ9?v`rx{DlnTCWr4P6WMEXkJgUuTL%@%VL;!y?zuaw`<<kO9i!4gX_y!wN;_w
z9V3yO#zPzN)`D#<ZeSSfok02ayyZoJo8eq|xLsUMq0}Q?wcE$#6iPE_a|)#mq&+&`
z3EG}Q@#bR2{gTphJ_1<-+MGgZ1Zhv9w30SQ$2&;tqvPEmF^eMAqiSBUdX$^gIn~33
zoY|8Vj7v08cAd|K?CePhv$H4q!u3r|2ppu@(<ULzoHnr-XTVLFS;#4~=_a(G%sjc)
zsm0)p@NJHcTWC!}=JbihmJA}XkP}I3k4XHZFxA&(VCifd<Fb{<#jq=eTX`Z7xAKG`
z(Lr3uZsoBUtB&2u^RbDvjF{0uT&%d2r?@MGMTKRk<?-nKf%{|c#)pvIo#H`b^N84|
z-ZeFNpLmvTtwG=D)$ZF%t=`|c-7h0Slw;$9ggzJJ8e{s3&7rV)8^79<0~@kj6+Q$i
zUD=s|NNp-Mqdw5Xui94<(xG*pgoM1R-`L|z>$XFy0c|_9M$*!uiI-M7GhR9zFWrup
zs*|mk(6o`1>8pv*v=K2G&=p&s-6f?*Af=oft9@Umv;jfZexOs@LfUk_?TpGi^x9R7
zR#KWfCGb*D+IVROZN0RS*1h!y&KP_Q(tz0fD<ar1e+l2cyR{Ef-@1hFUfxO!2LQ7-
zUKRA;l%%0`r~ujf9F)~<*r`-!=tqq14%jjI(WwaZOg;LB-)}CWSUfs~FQIs(vHd#X
zGqu)mf}|EV<NUD_?+tG=yJYr6`c&cBgY+($+SiBMgl{PpE6g?)Ult|(K(Xi#wWcV4
za|Alwy2U2e)T}D-KrbNNSDoYn!nl`}w<~_N4`6op3`{C7#}UY8303(7J~+!<du$?D
zFxE;fA2}{^dOL|`+WSfGB>ZYWi1*w(xhVd#_f8h8*k}osk8O&SG@!?_&uq4kwt@xP
zN=X-Kk&+;FI+%-*GOlOT-lxSh#|EWCi)lS+D|4W2Xl<l*XhoK?HCBZ;5ZY3xS+&n4
zywv%FV|*>AIH>SSZh=Pl+5OxfU-U;2Q-z_>A-2b_cD0}>)C}DN=*6^|f}1cGp`}KM
zT)Mvxg9Plc<+iYou%)duR}2wxAjEypa^H$yZA%a$#T5_e08O#kJ%&Op+xJp8ERTb5
zrB(0Oy5prY0p=m|2oU3?XYg-*^A#)k8@?LMSG?qPd=<=BqU3#iZLhz)6a%T(OgM!Y
zMpg`|zH}^uz(4w}FHO;tad!ld4U`5O7}t|z9|hl)eUFWMlkm%r#`q_7HNsxCwB%@v
zIK_`wauz~)o6!X9AYWAB{Z&%l_1H_7Zx42qz%6W+Sv94Dyd5DjwWCX`x)H?C=TJ}z
zO?ycj9B#A{0u?@7iGMqouUN?)_&UUV#Y-08tJQoZN^Zc{#pWwnazDQA*I!<WL5|j3
zF}Y1K+z=$SMQjIpDaK=LC0$4>BMW)(Qj9SKg~DJ8!eR8EaY9@cpYr!2z!4no=qBJi
zEZgDz^Y5<3j+X0C3vNrP^m15m+8n?9CZ($K_A_GMhxp}h!N;m+VVmuEINPNJqvO+X
z01wv!=l=$qDOl{RKN00M4K}mzaTR{~W$<x4mOUTFM*jR2_&6EsoeS{G-<l4l7=0<8
zNf<`^<M78C>JIr4C4MG~HI(=d%?{j^(cPV;vIJ-Svcl)5s_YQwnp+O$fYC{@;nGp(
zCgY~p_mISViO*zMBO$L+5=xa|kyHux%TpEftvXp`#(&H`8_S=Qd&3d9E;g@6<3klH
zqp?h8h`WY)yx6h$=Y7T)wV`C@cQ46irw6=cX~?q`eOjJilZp$?@Kc42ZE}t^uq5Y7
zog9m~$+4JQ<nxT*Vx}{<F*ye)FMnl8cE+AD?_=Yln2f=>Cv`HukYuclD)IS6sHlI{
z6>xyD-2}Gzzv<Li%uS8O+|(>>{1#Iqg}SRjH*`X@m>Z(S+z|JUhM0Ny$GBI+{Qa#Y
zJ7y+cbu%s`f9Ipp7pweTlD`9yziaTze;yXFwV0YOere&mBD?jk5n}c^<j)!rw=YV9
zEM;J)3U?qoi<qT!X-H}&F#&x_Lv04R5tSNF|3=%4aFN*rjP4~wx5%tJx5y$G^y^KW
z_r9?>BWZjeTkWm+1f_;_XO_Y<HH|FV<y2-cB&ZeiCg-Y50*6C8h;JLKSk95GIs|~H
zt`WmX=Yg9nfIJ=naWP@!7?rsdi`?A|X?c}d3n5j_QnHZlF1W8w|NUbbuF^GV`wSP_
zTR>xxu8a%p?V$CN7h_-jUqO*kw2+se$gtG_MfMen>%QwDWg|*`3cfYeC-cjOi_vWd
zth>c#x-ad3@m|hYOnYEMEVc)kNvLsM$Pm(zITq80RR=10`~6E4Q6uOz-t%8`HY89B
z&u^yuv+fSYQpB(_pK~`P5Zj<BG_WM3*_Qbhw|KT8@cecv^D*cy(8I=NGhLvo{sQ{J
zOy+sejik5DWERjp=|}r!?f~6M`mnOh1)#lyKwnzs_q`-Y5vgH^mt{+i511|3qv&nL
zR}Fn#wz$3;>Fe^v@a0Piks2DPE8egx{#)NvW`<o8_RV#oXg&pFK9SQ$v0bN?X?~(_
z<}T13q|Mm8oAe-5Etx#8nvJg~`^t-t4Wx~$7SeiXfUPMx$f7ljC%=Qrz3YshX<Kz}
zXo`UlDo3a$5Gx9hf2kutBC3#xHPE(OLkwMLcH?N<xGWi3Z1A@cQ5y*rtnU=Gj%)TJ
zY7_tWqSg+6<|k@V>jsS(`f`d|&A~lHjmuO~Q6m-=HDVD_Bjku$GXl4w)(+Z=S~qDU
zYBh&|Hlo%{+K5^kX(MW#q!(M%yhGt@u|=(hzWyH*wMM4dh*~RYBSamfi=x)eFC%JI
zhXt-0NdLB?cB3O|(pNzu8XQq0Mp4_w5jEouHkFUw8229Ku%@IWm{@&N<nB+9yCXRK
z*`hR4H!0?|AT#+tm1ekKvYm8kNoEgh@96@K?ULosVp2cXqP+2E%X{4QAnincGimca
z14uiO-w8Uh&cmK9@*X!KXCfb8VmQ)>+yP6-PULGxXyAz1iTv!RjX@(MooH!^m$?`3
z3VVkmLxs}JMw{YtGSb&2{A<}286zyaDUlm;T^JkoK{gkGmKlu}*e`Jw-f{>ee^bJ5
zfckEYUCVRFdBorjzTL5$=s))*LSs3>B4athB4athA|p&Tu~BW2nKC2H(8ho9-x1#U
zPb|9epV+|r(ebQ@%F#mpJ(ei{0sA96LDyYVz7dxAtBye3*gG?90q)TPiGq@iCLN?_
zm&itw+>xNoMw3R+cB2VG7bCSJvIU=d&oAGCAKGr;pFu{p+Y=kKSljKhOFkIX6?UzI
z4=o8TRWjwKYGyVA-`bGl{F8=npbg)=ql$d10crWxNZRnNmGqO!=Me{M8bN@6p}pwr
zrGL&*hu@CR|M959Z^wIoe`leAoB;3rT_V`9=}PYOgS8mZYx?(*JN-hKxzo?Z%$<Ir
zGA1XB%}=1&+yqz^jzjBuA6wXcOMSMm)--^~?^o)xrL|@vvC<ORsP1BRqq>Wkjp{CB
zH>z7~c@So!x(nHj>Mr)bZ=thKu!S~8CfD|N24tF-&w!69YKbTI!pph;$4lGWWnYT&
za$adLvBp}a3Y-K9O*$<0Xq6ts=uMcT?9`ZrWgg<C@XUq`6e4{U#V^`d84NbXfdU0a
z75bz2k7gB6Y5$);1T|(H1Bs=xyX_vdj$?r}-Gf#+62`jle+a`^GVLdRjD*p@moTvF
zGYCV^e$Ipc2N=e3>1??Z2HX4mm~_<nGjRGZI-iivE**8ghU0vF$z^)|l(#B=`7P7_
z@{aSB82VP}?1lRVxm<y{JO#Q-F_+vgqY9JYe=mlyZ<teD4$tow&LuS;aw@Z114f(Z
zX!84~<@#suXx@e{*FV>5lGi`CXp+}Iw`-EuKX+-8*FWcu>2ZlV86#J?<nDA1vvF}L
zau*LFeb<YVrLO?0!c1i6_!BYPe^NM0HL%UMhO;yV7_;QRfZfT~tfn3MGaTia<yrZ-
z@|Suys0qXnpugP0FxGT^+@G=xG-qSzuIc(jh5PyivD|~=AhX<l39lZ!Kv<cXU~Mz#
z%6Ie=pzXpVVQsf2$=aG@h2dmvqbAAPR!x$%9YTg~$N8^V8&ns~+l#^5O7ixaUU+-$
zPw@85C~vP#`v>&G+rClW!rkB~Z_kYT6QaC5qZi&j5b(Ae%*bD>d0TZ{z}rU9rrNe?
zlDzHGBzc=VUL26O^_nDan}z%pc$<FXE<A&HH-=nXv08Fc!doA|{L@%tx&Q<ht@E$K
zW<FGA?slg$FZDHAM{^?jQJijen(RH1WmVv~CBwr<4g0|VO?vmTFav+sVsd-?FB;Kg
zIHGCMp@&8?Y#_KR(H+T{;ZkHIBjcOMNJg;8NJg;8NJg-q(K}F}dmG6}7Zw@G5Q~mv
zh;bz2b0lMpOt3$esNjgk8e(<Vcs@0EYuG+PgAchQ26sUpdoBP~*ck=pU+4@+g=Oz1
z{LirfYmH!kP5O&a53CXF_EhL(5V5*T@Q!Q5U0vjqnz-9v<=j(h#K!L;yWMRRw!Y|Z
zpX+Sa><%K2RJ!XVYZLobm)+Q1MVH-J0c6=NG(Z)Ozn}0&I~#eKqrrE@Dn5@)V>Z0t
z{rnT`m22T}>z8LkOm9f2^gj6DY1jO<*jv)~{J1wBzdQ~T7duw8HYn9q)=GKJ_~o<7
zo`vft|9FL);o?O*r5dSo3w0wFfmyr+DMn=IXUHJykI0}bUUo6`$YKShR2Sw}kOOPB
zqQ51QJ{vP@1iLOFZCh^N-?DA1*P;Jk+lGtx!2M|3CR0I?wv8CuHqU2sX3d!(^0{6F
z;1A!rakLU`-6j+JRa>`_3^B5)p!e2I`knu>bz_Lp&W#v5HyqRW<^r5h;lyvBWYCE1
zfkIS;!_a`;&PHrpFJ-v$AFvS%t-x-A+~tu<w=t6*>X$ZVS$73iCQ+{}@%)vYd37q=
zh`M6A2!^}EL%jiuAwNFMNWmgqy<m~9o>;W27cA1%3l{0>iAB14HpJ$ZGf*<O-^_M!
zwWQ4Lw}G~E`<<Z8+`hM;%<YG+u&ILo$cz%9=!_Dv-*-ld7X(?uJ^A_7lk)0D4Kk5m
zGnrYwfMs#gYbE_X?+FHkQp9Cp<%`&s^TNlniA769ut<pr7P%sTm|PKn|1x*p%7jcz
z%G`MeXfp@g4bse=SM49n0XL8~bHFX6&D?oA=-+Sd{C_y78=7mS_}TgNJy7Uf;6lD$
z^D;NH$jf?=b{ztwolkEgZFt#9Ix?R=9iekRedM)46=96gYl8l7?i@@JLp5;NuQPX!
z_kRMebBQ3oZZbDAf<-Q+r89GqMUsO*268W@)lleCT0-_Di}lI8*pn<4lae+kSzN4m
zk|o$5JPh`@)Mk6^4}JliZWhPm^V=m=<<cN{S#$nC3^KmMS}d>H;UFWu+)Z(BI)3b*
z)5n9jpC2{&cnYKZ@9?8Db5&-^2wbUIK)THVQ8kFC=X-<n?U^>Ur^%qDYIVIKKabmt
z++LH3&bQ#OoU>(hv4;TJv(FAn4i_PNc^o7zj+!o$1Z=RTNx(XBpHs!wY{3Lfj)xL8
znpkA!c(D`Z`IkGX$}&~!#{E@i1X1sWXvSTj{HvVJpfectfpLHDBZC~R3k;JV72Nu5
z4Y4)eGhdZEU#w5x<}bjl1?yg?59#J#K;d7E50+ehL0Y9-chpzd<Uhwr;hT2B3FvD|
zu*VS}cj7)9p3;$zRo9PsSK^mH0RhA|(6@EwPs7KTXXyK2@?WG?l3ShA?_$sM;lmOB
z?j_hL{np`exo;uAMNIX7><IHQN2O0Y($M=NvXAh=yCWD`|Mb!3V~!f!eiw(;o_7g;
zs;~`qq>HorRCd~Qj3ABe*|5!b;11ip;FUM><l&XxXr9MU6&{0Ev00!pbKtdRTex~e
z<vN`$X^bjAC;MOo8hRPUu>UnU6(9`h5%yZ+Q`+V!m3bFoH!|#}RYf$Q{2cTY2ujRU
z{8fdk;g$CZ<yVfCu`pZdHSbha?QE6RjI#;aSqGi1;hbC9T0*-M&ZKA$ily(uVF2M3
z`FsCyhA;R?-ZK|7fzRQOlu{xNaen#~K=0#^Ksi9%f-Hue4UWT2FbSv&4ozsA?ba|h
z<AW1vIyE1{Mp9EB&pzVp)1*F_-ze@?W=@ZL&sU&*ndKa>)1iI}*%ZF)74}Qp{NC|k
zTI*m*9%U#)p=m@FhOlHPEN!46Btyv8PS7G8MgD7#2TV+P7sGS@(75>bc7^}LwEue0
z)_*f-?Z5p&T_cx(G^)bq@Gn`I6VF_ZJhsvQ3GuSiaLrXW>6>F&p^Y!8VmBkP+u(lb
zn%&@FZoKTd@A0My>62oaDL=%$Hbc)qCb~c~5iekVE(ej6M99|tEgsSdk!>DV#eHtk
zyUJjF$);=KKDX+*81@lmbLT}c?kCC~4d&fre9My9wQ)&fJ>tx_#wA@Xq>)CZs{^!6
zmxtS~BwexrupVFZu|48x1#R~(b&=+-B%OCW-km>LhucWngxd<*hT8#Jhs(Tm8z0P5
z)t@EY4D-@JdQcz#I=We)c|w65_EcJq<cF|((%H4k!tMr^V=WCP`#OqY$wzbmJiC~m
zAD4ZPEr=k0eq8oFwmT7b>4>w8cx4kYn`lIgzv4Bw7rb7kz1D*UFC@*)qzCm8uZNl_
z1FzoTPJ>;FjHtq{^`?^EV=5U#y;oPVPSU25eP?`8y$9xHCZUpfd&5CTJhSi`Eai~C
zBvy72YG*U(p<m(V3R-OSsLr;C*Ojr%#_-rq$JfPt*3<>Y{xF7oPAtnBYcZKEI4S0{
z=DuRw?Ll|ISW^}nY&T#i*$UQV7n2eOzxF^`b}`Neblu4{3%|-(#`UCGcch-)_?S*D
zIhKD=*VAUW$iEbql)Y~3MGA~ewbS0zv2M_|j#XirP|FmH|IEjo;$Il|nWhg6##)kp
zD(<shyO@=!5XQ8M?{Vhbg!q0z`*tzwJA}#JJ*pRC{(--$a3?Of@VTAcnkEqW?s#@C
zUNf?Wsn2f}^SRaCnqkBuTiz>yVat2=EXS{Kb9yYhvJ(eG$>VbFP{aoj{GB2W`b*7)
zMGyt)#=nV&(j?6I_J75U-znlKGj^C{^bRl4lNl=UKdKqOQ^Wx?E=GOC;Y~0@dg5UT
z|C0}c>c0<b>xhIu8%>cldxF3^K+auaB8DRh?nq=EK+!qapSxW|q-iQt{Qr2ci><XR
zO5lHzOF!xF@JAG}n>f_sS-|wYSOpU3N+{Ju9fk}0s_+OVO?hBDzfUr|jWdpsr0$yx
zoU<iRg-zBr&JRvzIW)9JCaDf_oO6*&6+VG;(c+%yWm@*h@NA+qKatr)!6LJX#G-Ro
zf<@-81dGfj5{t|xvao~MME^Qxd6PYH{>fzaHfM=aut)H>$j1t}QiZkG!HZ$IW+wku
zGJAu=7%n&Dabrr+IXR^Y7r{9%oXfAA@{e{dCK7!tpYnO>wKXi`y3^vn&mGu4XQ8Z-
zm`{&~)`kVU1}-YUK>B5n@TsGL9}OE-h^=eJS`$*CS!D7*zeehhx26~pUD;BERJxN0
zKUZ|6(-YC{u~7bp&$p;Nk$f-qJcUnP!<r3rd1qbKL(Zo{18}i1bk_~u6~*K#AgZu6
z>XG!=Q+ugL8~@Sk(FEoSsdVen;`6gdJ^I7vd!t_?-_fdY52}L9plsetRoLSHiK>89
z{>oM151((T3cobpUXq8y)9PZQ#=HbICdrem>BsO#G@E5h0rA9Lx)w9i0!<{u?Um_`
zZZlA88W48{rhmBIK-U7IOp4LdM^phqeZCBA(dQ4&J;e^pzTnh}Erz1pyqor4I4j{T
zVQi%je=jYnM5V!~HjLS_M1pm(JXMLHs*k{jDy+1D3Hal*e}<!bh?4b5+P^6Y)zBDX
zbw|f5-b4bdVFJeUoNF;-=i&non;~PNj!qh=FVnxUR=QfRl=m+UG2n+z_nF{_^a3S)
zdM3ZL&##^QUm9XG`ClXX(sE^cNxuK9C;yj*=nbkdm6nxV6{c)xW>c5!GZ=sv&Ty&1
z?bc>^AOF&ggI<3CZ1W><00nn`S|ix)sqEkgwl9uSIRbDfK2%{(Ty*j-FFTpir>FV|
z?2otK&|L!B8+l;LUAY)dEV2Z&*ea#NCw)et+wy5zpU@(dqyX4&kb>gWzP?g!m#L<y
zy0TBvhUzm0mayRkb@}!_mCMxYOSJP7`>5ft6*CD1uL|!RX9Ad0^uI5xRbjp3jm5sf
zWmt2>W<Hv+qT@FOI@>z_Jh+EwOR@QvwHcTw`k5v+O>;~HC#Nd!#l~e>F<7;aN?-eO
z!dv<kELLK@%3Ff>0_EFFJf-^a8Y8dYU8^8@{T{;KSii^c7v0dlSjV~yzx;a6MZ$Un
zydG{yIsm`?5-L0O%Ak#wab!Q`^=-RD_bCeUgXeAFw4KgJ=!+uiah}{>6wwTtPY>{-
zh@4rxS^+7t7e%ybd$}m06STc3!ozxxJ?Ab{J@Gqrl)KaOa!RIpEJhnU3E0QDlgeu*
z0hcfsyB9kNSZ6SqwlI@`c^AVZpqHw}G7_$$;=7h_t-!V3l5f$gAApI|(p(9-w?3K%
zwQ9-oaMy<ATQ$DqvSXDdS4&R-x*vY|fw(s95D>TWV+1~qJRS?p_~kFgee2JH$j!mW
zS@<{t#9jQrwZ4NJ@79@~D13eb>&JWIN~QeMF=2_doz3jyaaYcZT1=+%&AjM=CKT3U
zJ1^Q|FxD^2l5-3u!$HH6^IdEwJy&|6i-AqD-t(#pcE&QJFp1vHMZ0HXvJ0qcJJ3tT
zWjgyi<5qN(L3+)hf%Z%5g@YE*b`hnWG#6}iG$ZcO9FZb_KIV@@G_?lX5W<;%Atq7$
z>0a$lq8O#;wf8U>_Y>sD=$UC3voq5nOy;$@tgwZN<um$TRxdAfG0|pup=x_)d7;%f
zmgvp$LL(g5<%Qdf{oxGEEH7A$+akD>z~zOfjJrJy#^r@)47M9EyS(6HYrF>wnsgsr
zw<T9@y@HChK0f#?YyS3_>f2^m@g1D0f`_%vHSx>87t3CbZ37n?Ti&*ue?KP6SFKF_
zBE1muq_LMmFv|^{v^UEQxgCP#h6d1*B7LI<z7UG6EOmhf%Vl|}rcp{+mb5m%PZu2}
z(=KU+FteoPVs=SOE{5LH1R#6XKZ?o4&^sE8ox8mlI)p7k70dEk>4S|+k%Et6*_*+T
z;|<1nr2Ho_xeR+B*WDt08MccJ8yJ(7Hy6{%On03W_m*viAb){!nE>J-ew@m3F@atn
z{mjNF6Rut7V{wV{Mq?{{PsC-h&&6z%E+$d>TV0&+?l8WuVkY2wBL_R5Y}u<!HeGcX
zcdWa^p6KHrgVnxHgHd#bO)bmZjP<k@mf7BAWn@r0XoQK$U%GzJxaKV5u#L6rF2{9l
zy6gHo*Yz~*x*jfU*v-~;hGDnSra`;vbX<AZ*C8noS2g$=wwZR-NZO>6yFbL0=f8zF
zAPOD2s&NvD**_H#xERFCtkZSSV@j{nbu&P7KSdSxUdTF~Kk@LGcZdm(6N>rLc!n3e
zG;nvuS22AR5@_^>`YI&)<Qqf&M(}xw@yYfWu4RS1i$3Sa%C<m5kZTe;dmrfAj9aOV
z^D#VPG%p!Y`m=w=<RTdtvlq#@n2w&lKQz9j?fF*wb}{SQ#Z33yxBh<3#9gG5IvI7A
zn=A5}xX)&DV`KX=Gv@1Nv!0nT&1MVe;;QV?#<AOMcF?g|mA%~9&tzbx*}T?ZqMVp!
z^HziHOm}8g_I86c0kh4fi<xFqnyGHanbVz7)lO2{dgYz8S$SXOfu7A&2s6!;ixr!x
zw@}emcLG3UBF!#lrP;-_H17<_ooIYZ=bwv<<XViZfaGTOgS!?c`7kZn4aN_fHrgKz
z`*zynVwy)F(OWqw;@wD;Y!^c+ArAD_MPIm>hQ4;_#g~f(zH&Rm7cQouubq1F<znK?
zKl8GLw}<QUiZW?bL)bTcbfW4RJT8f1@Ux63mXXbhi|OE*m9vaXY3^`I6n%#<!w44>
z-=6;|nvhG4cj;Kb=Ti`*i%AnATUG8iE;$IvSLm%OE`}z>=hA-&GnMUe<5wCgv&|!f
znabv3#mdH(=}i-W>}TkwTc&34%eG8ypl!?4Nj?@^ri9tZ!xePfGI`isWLu^hO-su(
zz}@s?Tc*4L-ImG4Y}?{uLCZA7_;y<+7qh-y%(P7DJI{!Fub+UV-W0>p&XL&Y2VI^w
z=6-N6k9JnB31wOo>c)65USmDLNRZpN(sM3BYl|O7HY$C`6>;xl{PLS%OBspurq`MY
zxos8tiR5~ayHqp&BoYz}wi|lLbn1kj(9J!eOtpCIL`Y>&D-*$t3=3TqO14OOOFs=A
z?%0Gs1P-j>h`jo^ME2{CDc0H$TN#~W5C)g@RAC~*_~z{rulmA-zlswEN59n<CHyfC
zMwNTzom6(W`&n?>u*X?hyU{NSzHpk}T3J0>sev`8n~!hsY}Dn3E~sGi%z#v3#f?+)
zhE??q!%eW>YGUy?EconI^(~wr6tgk@s=~F?Qu5MEbw_UEgdjCs3<k8J1A(pFi~NnV
zW7$9-_kb!685nR;yJDQVf)k#JBIyUQ{u)ut=o!V{4)iNT;T3s{5&{dS;@MEn`&K{9
zL9iIML%7UgPAu3yt)X;JXc(a6Wq-m{^_CCmI$tf@D6j2+7z};HKttlrQvEVuE}jb7
z#KepD(2jCy*B6MqdQ|w;fO=pnZ>apI9u2rHHEtv2cSNwk-Kp$q&jjvB$%=TU5|<fP
zov6H(;p=bcKCB@{&HwJc5ll4y+G7HA99*u<<xnbPVrZud&m%8<e66}V*b=I3_SrP$
z4gDu<YJx4HXma3Zz-A`@({QqWK@bP~rRq)My&eY+ITX<>gdH*%$!sx!?0xXa$mT|X
z-VG9{i}VKANb!FhB(P2V?2jfvY;H{WCp!f+AGXyuB{FO#8pzH=RH%7i2BOUaQz6Ym
z=!p~7=9LduAxwN93Jz5+^-|n>b?<~%?PJ^ao-dn^HB~SthK3k<t1G0uWALk9CsoX~
zo)de(%!yU+6`d^`a)QYlDo<+td*j~iy7|8gV^!y3n=K@Qiy<K|<5%4j%TC77)EY9o
zdZ$>X>PydSJ6@44|6u?gU<bYF{@HGj)-YEC<jtVsr1SQGRN?OkciXQK&O5Q}4Y-fO
z8n%1YxR;^m{3LO{Bq|z(tvVJj6X$afZ9JYCzdv>~YC8Mf3FM15WALvMx^@r_mXQ$c
z6of+wtsbPqX{6u5@yuj|(`x7}R+c(J!@ocBlpxH>2(x-fJX8HPx)t=H)nk*H&u>8d
zpsO07K!9!pUH?cda|N!|XeB*2mc0eEHKYbYJ%Gu0H)0E|35Sh%H{FknhgxrTy^+@2
zKyK@;p-}6sA;#lnpGM}a83v+yMO;AgfRn0~2o8ydx)P3S5wqKsu>XrB#z1ajG!#mV
zhTuEgm6#~puH@H<!tF{-6mD1YD@4JZc&URQjC&&zCEH)2yzQ^2dQ##+FL~zgaWB!g
z<T><{tD&MK`ju>t5$&ZU2Uq@MLEKyQSyaCjoTIP1NzHr~t<J`su=*~MnT_CD(85%I
zpU56Vg~=FFYoDy-{iAl+uYHP=_m8?joA-}$b5-&Eqk7Qx{i9~k_Wh$a(B}Q4PLTHf
zBX3@CZDI{+eQjbRNPBH!E9l4(O0H5yu1zG=%e9GBfFsu?5{h1%DA-|aIB5LC`vwxY
zA^`jTk=WvoVCMZJi&0rxoHwiV`$yLIwjj*=M;2O(ka_>eVv8Gz|4=%}3Hz|MPg51^
zIT)4I8As%9V?SdI`}!G2W=Gu`G`@sZ8-VZZvd%R(>;Mp+)7~*O%wwX>d}a)!JD1EJ
zhgxL~Q&Nph?-T|x)A3go*xX6`)`5by?OQi!+rCwu6tr&*r02%U*uJ%ZcH6afeA7SM
zwJy5*t=qK`NI%=PV!zQY8Cn7PA4h@PBI%!YeUSfc==@K~P?-z>w)T}OQ~(@kL<)eA
z6o8j~Z~H(tS?LjC_6rAN>jNxE)EEpyRG|@xI+vZ<K}lhDt`*Fhtvi!?(3aWFplxT;
zM%pmD6ST{0?_}+t%&r0bTQECw23oL2Ms#R0Q;D9d6*Lo?VK2r=(d)g6n$S%e34I!L
z)hR(jWADVh27J^1IQVG+P5+}nw}YntFX5+)H2l90I(KT||E&u>uO8pkhbJ=!UFv!5
zpeJk@%lsL1)qK!9s%+_lL3vQZChVp%8_vUtD%u~QGB08H*$KKjr^*k`C@%+zsaU<-
z>x1jrLHa9(%AS+uk+LTwWuJ4OiDFxYW1{XWQH1bHlvmNmsSZq>&-N<&kR#)CI^kfI
z-SG?%#!x(oxf!D1Px!NbBDV#pov^o(n@c-D+tb(H>2mrybn_;au|N3Dn;eQqZ#^Y8
zXt8cR^#?o<6h9~0Cp3reASE^!O=;+QRAK8rDsvb#;(D-e!oDgq>>}K{1$yv#smzj~
z+dvOnI$c%@x|4Jj+fDJ}ogq~#%V&J8Vbe>m45kM5Hkd}x2qwc|T1i*+>3QSl%edbS
zr<1H<Si^q$#!sZ81JCMpFcn9u@-5Esyl&6~?=RyOuvKRQuF<VtcFLcFP=_GY>LZf4
zcqhPEx2sP~hGq(gLF04PI}L@@I}O2U=2Hl110t<HI+>Xd!R%lHAf(5Ft~m>IL`d0a
zQb@Oikham@2x%AS>WNxNtIjS8X(P!0R!G@wM}(BnZz!a#NUaspPS93JbLaFFQr5!%
z{|PAzAS$H9{;iNUfPGd-TR>asY6oqFw2O2gq`7mYYW<{;*2CTg(+t`QX&dQZO-MVL
z3L~W6c|{?u0okjNR)G`M$0U7s@FG*25g{cO5mF6>gj7Rt8XD71VI1?c8q$b_Se>sG
zv{geoKwCAWo3v3wIFIkDAr1JpI$sOu-$D%ujb(>2@zD9QYKNd1<LnM{l+8Mr=wZm^
z;6BQ0XDW|R=H{dSw`L@WifK7lLFW{We^)R1ImWQA*HQG^@N>OZOoFy!4Q0M!(~4#%
zA+)U6tS7WZZVYr3YnG#{ttwVPZmhv*)0;6blni!JGv@V@gOHL#?I5D$5E3P)BC4j$
zIH@A4rOY_V%Z+yuG8LXHwy79`iEnGzg;nfT;m*cW=c(8$>~nKsJNze~tj6$J@#1y?
zBiXN4Y!xb&YC_wF_(6ptQlcz@8An7)bTqv-hP;xMKjqc!8>w?v%nFGep@H{%p)Qnj
zGZANYx~A;zEuliQiq1)9-D!7*gWlP%bSCYqh|N#Ri@6}hRN*fg1NWX04TbI*Ar!r5
zgq)4uGa^{zo)Kc^o{>;$xHTr48e);uXeg8#LebQ)XcjXyn38#HJM2hH$fJ_0Ud1Vy
z;>0K!tO|Q!?)iNDs?Q9jgY`i95}+^A=AOVt`*|H`29w3rZ{gaqdb6jNEecj)Fo=7R
z1Gy)XwE)C0;i~W|&?M(()2ZT!R0mfER7T{3Qd#e|K!RyoJs5wJqj0T2>N_+*=1P^z
zmg3xOaiqShL@@eNjMQ(3P5n){y`xcO&Z$&hGw87sRE7;%8|htt*$l%#XNF-VM2qn7
zx0sUgl9H8?lI+7si8X9L;w>uMJTnkcwokyk%2>aI_hebji|>HR?UnHH2<FS;hpOPN
zj*H<`6`E(Hyf3F?!}$3s!@PDfn-?g_vUhWk<r>g7%Z;RelPvqpq&5ARmkZR-&T}yQ
zpCVbi6j}RlIk4a|m3a<)Yh`vWSDCv|f}PC5x+-^AEZ`k$)YvipW`hG3v(EDH>N?j2
z&WMd2n_VRWEwd?8-qYpEKjE_M;5Y`}w@8wrDSrbgpNNC0@#|FP4Wzu0&aPLPN09P1
z&|}wExf7j~v#A(c@9*TKoYkBu-#(JevFl_vi9pNjDk<;ba)Y06S#~^9-ldZSG5QpI
zOR}nse6<U!bXTCz?okSpJR?`apO2CJ_`PZ!PWn_nkD)hLeB!Su)&FhC`O{VSn4~IS
zMCGi(*^YRf3ZC9v9bQ!7fh(}hD1BW}E#Tjam#f@TV1_k<ee1Jitsyjaxo`;!pMJLz
z_Oj(*lr>VD%ORP|V=TDR0^~L42;(F;Q-vQOh==b8VH~J3%y(Nmn75S5F#BDk%T+nE
zox1__w^EVoK}NIr`&Q)Mvl+BrdCA(Gt5A$fI>pGv;P^1*k95jRu$b~$&#fUgc7^{~
z->szfsKvj$zW0*BVJOG@%Q5S~Iy<ySIi83z%t40ZcomTuZ)SPnEkowNgY+<!k$m3>
zI;Q2i9yIb<PPuL&9hT?cJ%2#~PDTl+!i$%qBRu#TY`A2iS5oDDQAk~+Un!e`9w^6t
za5&4Y*byHr9tVLDBJ|@`b~C47cZ6+xHRm{)c76}y$&Qb@d)>Jui7J{ZY~F-k9|tDl
zgJZ=AHxQe<U?UL@jb+z7CXm2Y8R4*)Hyr=POv7JQ*mkaQKF>={Kr>~u0XAHv-oVPb
zxb8>KQv>Irm6C4s<)D$;L&9hVU&{XlA2rv3A?J&d&<Jwu5?V=UCH<T9m_;RF4M_+K
zNJ^%I3DG6f&B$3Y#l0<;h}(zI+DO;`Svk{Rg=zcvKO`3oBy}!YK-yfilm1O|QO?@c
zB?*u^mSbaQ>R3H#os(vex{i4RkIZ22D0_Eo`8hp@U5V^3mBMbT0sT=M^|RKQEAS|J
zpqz3zqzX%+eoTaq_>$;Ul7qg+AxG)McuU`a6d1}rO!dbNeewDh4sblLFVF#N;m<92
z6<iIV)vm^B1A15v#|{riy;55za1YxZ|5S1hn;M@`$=jF4`N_wZG4^l6K6&A5=qCqO
z8K?_Tu?Al*DSYSAq|{*bVIre$hsa@{fLfIB>u(LZK~62Iu0&>D7dm6wzn$=pTNu=K
zb^^n{ie(4%iC}#ZM%fAPVq@>0w6AqPXXBy`)dq%itJ6}`Kjt9(??(i&6N9_#v&fh=
z#A^4E@67cGv!3B2g^wYuX3z*D^TUeh)eO!He>y?i$L+lWreMwH<{Hv+H4g&Kb~zi&
z8UcV8ffUanP}pmhmSXioaVVn2`(bO5g|`1PwtJN7oftcUSJ;WsF`Jdb^X4Jls<0^-
z&uXByN@QBzk9)1y1%@)soX&<DG_&wJvfNF4n?!c`dlKI3CIpsY?OH0c2=-No8?<bv
z`PSH@o_MvBmF&B*7*%*~r^&pHO??gYG+C8jR2uVIKyO!B(SR9h|6rX$7SgsHT;uKB
zof6)shiI6S6i5mtg&SE@;7>Is{E4W->l=@p{8g2S+)5E_^q7isuvN%)HhKgG;Pa*?
zyuTQ~($<bl<XYj^#qes&N$~4Jqc=r7na6(wcbJGB6Xh?wfF82J^G01&u{GY;IL1lO
zpj#`BLf%ey@;2x;uY5y9(<nZMT#n#dL5}W+%?yBVGftV`QP)>+U!@C;hCF1RFO7R0
z@S|qv$a9-`-sB@C^0;AF4&F`VOBjfZMdZ29p7Fe83`R{6KF>vi<3dv^yow*-Y!&0I
zl+KRzGCRM9MGZuzwohc3>t@iytCYmNNza(4hhs(^XgE}t=KTmz6<SaYZ@^C-pYSQ)
z))r$`Pqk_}cQGsHA&heF@A_uk+scG3GTWNSPKV;{Vk7%wn+l`Z%Qz%M6!v7YIdL%?
zO$cK&nR`*{ZOs2gx|+>2A+b3bwNR>=3!$2oAN4P^`0z67wM^aRkSx@mQFvB$>QgbV
z5%k2$%vUuy*#=TQ8_RqMx(jq!jVj;pZd}i|8R);4uL-gqWai7vYjDv_a(PuT_w~3p
z-z0(a++}a)S^(W+AhNpb9e=+FH0fyN4{A?@oK0$1el~((jyAi=Qek(Pt3{w-cmXN8
z$i%~zD6@j{6#@uhWy=5J`Y^^o*Fm7JI~yp1$*l<<J!HaVt1)p<?%S?-7+OBNIf~Z0
zVkwR^yUEJ>H(_-R++nfai2YMfn4s7w5qrHVjB!r+D-^2hZs7g?C<x*+#;cU=JxbaE
z7aP4M!u0$%Ad7!BPAN_5;)I{>^t_i1#zL5!i&b0!5p%IA?AVI^Aq5O4ry&cR%Tc#z
zc>pLzD(bD_evg=~sK%Km7%Qq*c^tZ9cFF4Ri9m^?W~d76X+vEsPcqsrwv)_@bg}<7
zD(PZ9Ot#Y3Z`H-tFnrU+HiEWYY^%Z9#dd(UU2HdK+r?HvX()EFtOsH^+)@Q98lqV=
z^rBh(=WMqaUv9Rg?TTm?tOHTaf>>0uAZ9d+%F>}YB?tvdy#c)`byOR6E0mTHSP?1>
zPRX*KY>bk`DcRj1fWy!LmJTdwfXvKAeJ-skxdaug6_vBJ#!H<D8u~ydlw)dkrCz!(
zo{$#}U<qn!Z@z;+Q<lYyXE**-Y0aT}p+xjNkQR_?V9DPtxm4*CApasaQ;Ss08?Ajj
z5b;qJ_!wIHy77^|?tA5ZhhJtUw*0sJpuCsx%N#<L_JIKj`!>|-uZ3gJ1!0w!7GSAk
z&wYf!h>rcrh>y{MkL5}qHa^m0-d5f${3P~D<a=NIbnI_DhuLKv)&#VfU~)0<q1d;C
zrNrL1V-|}H+{aH93J)i}`S@jyQ~u4!t+i!`l$opi%Oe;Y;sP2e*Bu+;4I&uZ%({)k
z?o6BMFFh^cJ!DeB7A13r%IyrdE;jJC+#EoU8)q2%aT5K|p3uHMp~F{?dMrON3ngG}
zhEd)EvRRWO(XqA(DgCL9jCmh^Ph8aV5Qb*TABRf&v`H0PKssCkO}mSY#CGs(6~KkY
zA>4VxQJO{5x7*k>0aAs3q6Ee*2ui`)G6Gu)E@n$1gqc!sF<S~DOm~NwF(`#jWFFiv
ze*sMN)&YBNEB^>&4axh<yFfN-@(GN|S~dAMkR6(w1I@8pNO_rU*#mXWqGD>_2?UvX
z1$7jIJ|3}IZFxB^|JAj)Et_O%sjZml@8N3d^GMHdOh6t2ViSIRuKF+gqUY_4U*;P#
z8XVrRkB*1~Kvj6+0X-tiJTn~MVwS{TRaoIcWAUPwDuc|KG(1sVOv76wON)Zme>b?g
z6+cAPx5Y&A5c(!nI2mERg&$Jq-?j*?i?Q7gF=a-p+*WsBVBlhRWY2-<Scu1@G6yJs
zXE?jeIGalBFG}25jQPqOs<KTOXIyXGaXWbC2rZr;7>uo0<|r+mE@mr62s0JK#cah0
zVMb4ag75$|C2wEN<Qa?#n$kXyaEsLwgQnEvU^T!HtiKiOlJP6p+?c;n1RJ=A%1(@8
zS|7@=C1{%<;g_=s=md?*NYVG!5RxKaqe+T-qb4cht(v5WcW9C#-Yuj^?lhAyS8`pf
zD7o7khsab&ax;mK(AhwZf-YPBHAK1r^w#D6B9JqTpONr0X;9pM5^Zh>TP>b##aRZ6
zu@EQKC9<!;-JgwLwh@z7LRPaaJ0`pZ`{^>^UxbLq5kHE1#~Y{A+_o;SI3xn$xtrWY
z;Lv>IjDEK+&z&BD(3)O@cwJXeB9BD!TxinT3IBj7hAv=bsLdgFsAHoe80**r!@}+Y
zwYj_kvA2+U6@C)r%P#ZwjQih2vEwxJtUF=U@T8>pL*tiXKWW*dq&S3`6o)XAVi&V1
z4q;X*vL!QchTRlMk}>Ux0%2Xu84%hHa+717tTa#+AaI&>GXk-WMj+PJFeKfQg;-r|
zw-mx`w=}{;>Q-(SD^~8Y#vuYMR_@$&$VtIiP$As9f9_V4o(mx-7ob?ekd(l-#v>}O
zH))_Qfe>a&AcUC`a4}l~A<UM5Cv~Qsb!LFnnMM=qP{wNNOb9b|#$qByrq1kX{JM1}
zgqakFFq2{zvndW?HpNnBo-#2>?5Hypr$J&*F(Auo>j6U!{RhU-lCkpPXkc;^iI!i2
zsjYgFLo$b>ZZv~bo9Q9dxyHX#idXeiVhCfUm;_zrGAE+paJU-O5*Hi!9P6?t#oun+
zO3N}(ir<Ay@rNO4(JUlF*<TCgO-{tNN`x@O;1FgQ>|&O|A<QxuDNnCF8S_{8iQ@1n
zh&lX#;&AGEMLOLD+B!-Pn3eQ)#g9I`)VmlA7}cPkzRic~$?_yiiz9&k<6@W-#*eB&
z!~QHwOi+tzu<b)h?^^t*8eD>zj_r-@K5#+R;8l!xLYP(!EF?1#Pz~OPv%`$n26{EB
zfyG$TRy8=mxN}v5hYcp~jB4OwRy7D=;5RjQ7bCx^xreYKzca5vA8JEIq)KoCye>4+
zuE^v;B{(#KAvpgL1n0U#FW}!9!K_N)x*KRz0;;E-jI&IMe(Kd1_0t+nQa^3fB=yr)
zA#>DEYi8=Q;)H>D&w8SP*vb|4)XbRWF#3T%bnLn9aB=n&<BHR|WiR-bB3~|qoq_(D
z5sZ0FLalb)A+Oo5k$#IYHD<?Pc{zs!lO*^A$VL;R=nu9zb1~bT8O-eh_c55;oP{tW
zZ6VA^n~Pa#3t_hOv-8je{?o){yTEetzD9CUPTn_yguX`Jw+bm^gU5|8&P?gY#w)<6
zHx0@<TlRu9I4)!woG>K)jSJbvC4`ymhA@*|7qi(7VK%!+RNuw}boJR%aTJikI4%Au
z8UZ8fdl=ij;M9tG2-Bi&A=W{T0x0Sy8n5msz+#Njiu!5Boh$0k7|a!Q7qg-s!i=c9
z7;{fi4`IdJi>P;?2(75UYoc{U-Njh_De582h`NheQ4e8`sCP3?BkEOa6-B*4ldNtn
znq+lr7g9uhH8ZAmM16e&g+)CNQSX93>hP4o+}fyqojzr7Q{#cHvQ;TUn2|w?xiYwe
z@yiy&s-YpwRLT%$Dy56rN*Tgzv4{+wWnyAQ5jB(z)}I{^xnYClLbkzjF_st`tPo}z
zEEh8kR*o{ezllaB?>j|iUC7967!sLvAuF>X%&;ef8TPoCWlspR>;Xg4H-3VpXDy|w
z|8XEn`0=?)$3Ax~Hp7Rtc;Jhex5Sqs*DC$~H^E2$hnjJwReSGWzE8rtfgSzl&>HUk
zEQS`LWSGJbkhlF|p5q?O1R6zRA8g6STpSgN<4Bekr~lGb0~6jp_=&pm28fybfVwhf
zP{NyqALlu|^tcyz@du*ljH%S}%VDuiPo<7{UuOB99Orp^;G&t*fvl-wmcU<CI2O}L
zGD*5ru$_>T6smA5Y-DzJyz&o1Jl1eRU#+Hc$2eF&U?@p<r>%jq*}$iP+>N#x3T<sA
z6y4g&io4ibTZ7F4W0>T^yT}mvpc<T=D(i~Xb<aTkt$`+OjZgTXSjC%|yRnAY)<e9q
z?{F-y3jSaptZuNQQiUOpB)tXLKd0Ja+40c+tP$G_9p@v&`37))0DkJjSauBdH&`Ri
z7dg&XK@sDrUpSo#MIBofGV3Dr1}36Uydrwmb;)xp+?yyco#8EcZtgZbSY!<~_9f5o
zw~9bG*^~9I4xF*I8d@jWsGO9Ed3)lg{=zFI&D7m?aG?rUAYC_cjdP!PhMa6+y7r9=
zL#@mH2+A_l#VkWR3`6~mF$g)%1kYru1LE2BFbHw6kq4V)&a;d|CRxpn%lOyD?CMbn
z0|)gor#D%A$!hwACM2@nEOWY$UFK|n7qiUSM)G{U%-IdvEOXYchd|9TXDevC%-KO&
zFLQQ-G|QY-Q>0swWzG(h1ZgStGUp-#iNd3oIbDbyH<vj>7@ELr1Y;A(Wlq<fom!D)
z&L>SgGPp3yoFU9CbGjG<<uYdo3))p#=KRuxn*>+QGG_?V%bXTsbqg(XHh?=UR@RA%
zzm&ilYdrX=gLR#7v0|O5F%G3poT%%Bi`hC6!lX`Ii>0I%MtNeq;uNfDuV+GHx+Xtf
zeg~}EVLkZ?e;Xud11CX~*N90XU2No}q*UAxhKh^9^UKe8-gM)g(lz<XidL+hy3my6
zyow8uh8e~g{Y`$VoNLEjOv6*<Tr<wC558(9?rIz|+nR~8Qd|!g$d7CaIKpwF=4#Hk
znB`0eBWEOU#~9xtlyh|fxLC0OE-(%$O6q7Gjf>f6LYPFuEe@Bui99+kTO3@BTO4FB
z;Drb23b87qIYwUsG}LU+fjAPAweY7+fEyD#MX!as7^X2tf~(IPXZ3J4>TWI8&1CNg
zy?cRtG-BNe+KRQeK~b!0KpL@bBx!apyk`PtEi$_oN=?$qO0#>xg{)YIFeBD3X2m*$
z83`1z{?<fI4b$#k2w_I7UCfGg2y?{xV^q5@Ot>uJiOXhJK=bTEBU{j2$p(Y|CZlvX
z%4{%jG1*|?bGmb|aVh--N{REGE(Yy_^POQx+ItJJ;@kPo5QeHHllfI93br728P3Iu
z^POXiLzb9XhAZx37y(QbI?>}L*yCLq@7Zx*77x?{9%WaBesH=joj<2L$W~Mj^}OyN
z5uTVn_-i{z1IfN!+d+2H4>S&uMe9Ih5zqIrgS3WNQ5G#o=BQV-EV`JL#SkWqA@>30
zHWXjdL0T75lzJbK3)v2`5nfCO*-p}Qklse9DS97J14t`LZJ@0rb&}Q{q=!+ik)#@u
zMv`oN84yO2EW}J3Npc}8Ng>Qgl8aeM3Sq7!S&JbctR#gnBS|i1B`JhClEk*$8mEH{
zLAq_X5DPifK{kRrELL`q*06f3h2c6utoJ&BTh-mIrXoa<t)_xWomhY#u$56Rif7qD
zTEoaEpQ<wKAv<9|dA^b^(%Lh6+eNyV?IJ^%bdlM2&_!C)7sTY#RF?grHPRoRt}?<z
zH0_g5SJETafHpm%bsBK3?0oE<YJ>}9Kzc;$gq2!-6lMjnsCWog?5eD95w4GPSLI^T
zRk@mYJ#5vdx?8diD~NrjyCoMJcz>4Nk~OUJ=$6o~a(kaOlJ2fwl<uydNVmJ)es#pB
z-t2kL9x&-*ZE{#p(Yz3g<c0mV<ONgW9gy5qpXG|TRxZ7a^02Hm^h7+qj$hLm2~~MA
z2tH@ibiK3DE62DBgBPMjoB%)8uo;D?ikb+Pd%!t`r~NKRzf&Ua5JykH4?5e}wBIAX
zPI~v8j3hmq@HdYJ@oX<aJcM+mJ{Voh=X7{-Zs#ORRAC8(I*XxVKk|M~s4Qk+LAS#F
zEx4Ht&iAA9*@^67j&t^*O$Vcvqz~Bu`v>rAIzOdSSD^PWmx|6@QMmjGkfZT*P}6(P
zxt9|q>~`!)c@4j&Q<Xm-uC4hq!-jZwI=3*fdgRJt<)013F_P19K6qZ%J)upZg|%1C
zGnTnCXg`FPIMtI3U*1Hi{)I=Yv(aPDj5^?)&fUAnS-;PbyBn2%VKjF)DSu%!cez-3
zVi-<~O6q&&E*C2+hjkmQb2*dK&LF4WnZHj?5p|H$lfX+=SQ@$9fI0oE@~?Apx+iR#
zUc}t8lhch@P$OdHBaoFECb^e#T-M~SQS7B0TYsC}{kUt;&Q<A@IU@W3s-!9$@fs%K
zjzzXQkcOuBRrX2DVp@}@r+6$>T9mU~GA74;yWuC7i2bMI{_MOWb&`<2P|U4t0~vNA
zmi_y7K^oY)1M|vu+dbh`oh6A3ifA|3;-mtKr-endM9ja-DWVauZCWyx{SjWRSsFwR
z0-f!4A}Kcxe{e9W{O}wc{W=){_V2xgHt$g<lD+6|^_c&KQxC9%#>;IQD_;fmpaE&_
ztsdZrtjKeV*h@WVC;2<bGotp=e|{224)AN5fgP4tK9%rZz^`dGPDsywCgFX16xzJi
z@Gin(Gn3vG_|ch{Y{26x{hRRT@ZreytC*JE`(RvkrFV@!S{FJqPNu3tU)-zdvy-ug
zie}T9xQ5kfZv~6=ImFoK1O=c2T#5m*=dngSUmp*3L>deCA`&1vqM-J$u~dbz|4e#c
zy@EEpBc6Q)S+It623X*n0N#~^^B>8bXXDv-9p_Y%nx2aX$<@=tBaz(fKOA=w>}T=p
zse1&KQj+^w55FtX?~hTx{SrO>;!JySfW@hCRX7RBT>2y=vo4Y8vy$@a&qnfAN|awP
z-}9P5=Ps379NR#eTO2z<Zh42wZ1Exzc8*+nm`Px!y#}<s#jz2zxy7*+q`k$lgY;ii
z`9!>h)J<C7;)oY*inlm6fc~#<aa<m}joji$D0+*dV7=esNUP{Aj)FyQapZFDe}9W3
zHk3qfaTF+Wi{oNP5-M=kE0m;Hxd)1OI*a(QxT-u4gy?%`;^RqtXnhYK-{WH!jGCId
z@v%Z{%v*@_T}|B5y%a(cvpfE(!old%Dd0_iD`&UR07azfRp}gBNJct`I{1lp4iqTc
zIkdyiFYFu;z$3c_QX-P`YIYV{U~33fK8^}6rxpiUShV`W9CQgKBarfGu|BzZ?6^Em
zHX)~H{sV2uU(ty7Gw>w9O@)}x3;J9vHzp>x?o}Cg48&aM<wCsBE5{rCRx<9W<N7OB
zY=%C;LQJY@+}AL!m`u|#x{$sHhnM)RZ5)<KaQM@w(I7e>mogu3As<Z!mVE3O^N&M5
zTr5|o^U-YFNj`Rw+XG#wn2#fkJIP0r<ikQvKIR%%PCi^H$j7P1q2!|p`6xD4Oo%GH
zf|6=SsW#!#=TDu!Roc`hXBlTbaX#h??A|^O6?NB`|GndU71%cI7S>l-S90sd{Jtn1
zYnUrw6+1Xxwv#RE%*mDuX}x8DbH^gHh47qgVF-_G9f)-DQthU_Vp7{|C{jv$>)PgG
zwzgT!sckM)EF}v%war3{nVry;k;U3pEG3<tzal&7AE65T1y3(IY?tgDq${0`pO~$5
z7IP|{3-z8IUFod5U!0v@D&4p*O{F`ymr4h%rkHzO=}v`nsdO#jN{97Ouj%mrVWlg!
zdSsF+%>61Um*6+;8Qd}d73!uc+y|9F+Qab)|6lI};y`~*t0%Jkp(a=(SWDdVslQnx
zD)EFwNSzZbqRt5xQRj$>I_Fb?vxXwpv_>MN&j}XM=QI}9=ZNK~&-v7`tdZVvVj`q+
zv0G}2s9cgps9ZjkENjGbeIlfDiRXyUC7z*kWm>U6qXn8x)7pvhm4;w*3~21d8U?aT
zlY>C!&J%P)koB6J2(np|*J0mQn~<_^%O-`n)BCpWgad0R>1I=%3z<!IlAKP2Ws~Eb
zUrbJoCYhW@O)@#Hnq+c1G|A+23;F9Lr|N<rISrr<cUm;b<g{y&$?4K0lap%`w@gmG
zkiR%NUh?@0Jd?5gsb=)@9yFk$j9&tFV#fyNgXpN~-Gu+Auh{!&GaLV!-b?r^e;U-4
z3BYh(FT3=fLGjdTclcWjm=zS4c70<+Z}((oD{Ob^KzvPmCNpb6<hn_xlm1H1v?QC#
z+-T)L`C1S-F;1sWbuKXwtS=IknTC+6E)`$d?iGV%rWw*9`m%ur+Jojv$QID{BxE~i
zdlIsXw7zV>cb|{v^eI#1zMo4h|JS6yXsIAR!ER6a&qlDiOXB`RQS4CVpNvwlhJNez
zS2_2E4r1eX2|dt3mdLvs;xFrs3u5OE6QmMt!kW&unM$BddnI#q5sXV>Jt21w4t>Iv
zy9dWW?j9Tsh4$bOitfSTq{rg#!3j3uFyA<t`z_`yIj^{HGSc$z@||h<2b2znQ!&%<
zR~5dQtuKUVIw)eX(ZR;zrijJG)}kX~@vXIZtY|Su;@J2Q6I5sA_Rl7?-t(uJs=Njt
zqBTs9VY=WUOyK4ca>(>mnZRA9-ROo(ODLydV_2U~1Ce2>a1o&FYE{a6-oWHT)1`3N
z6>@hs-K__Ae|O#8;dJCWyl!;l$08X`@5Zv5!?`sQ?0X2dI~44T40bx)eeMSPEhmOf
zqWGB&6@|y>ZZEit8(6|Ccjgat^uy6VpTX#B<JsBK=<DD-XZ(9enksAq=QYn_c4DV^
zCS8N+VayRV?HtdJfc`n&xa5Yf+{4Ph0sG<hHyG<i?h#cn4D*c^ivvS#z7w~_%ree6
z<%TBtP&Bi-vq?%bd$_S>Kd1W^nJzoYz$|&DfzxHThcT~m4a_NVKU~wPDEw>jAsX-{
zm`ZvbA2Q=K9RtyiG20~70`H(!F7q@VfEx-wIoNE9k9lO!H>fbxA7grcw9*qy!_me$
zmlFO7$xsD0r_zo#x53Y^(vG$vB(x$w*^YM7-n66Mg+V)71KPHujih^NM_CD??I^Km
zJ1SVD9VHfRM+J+tqk=`+QDXl^J6i0=RzV}H3IoxP$$H0_WM*5GMk{jJw0tjpSMB2T
zU0l}aKuEdTUv_n5kGbnQmHiG+JX#}t;W&K@RX5{X>6gXVWA1t-6`H$d--S3r3o0_l
zT^n}C`5@%o%yC~NEDbb>HDId>>x1($*)uhnz06TLhQYRJW9PXCy=pNV&L3V6&Blym
zW;Ya614C^}iki>@I#(TL4Vi>09jfv&^=?#$cKR_@z6-Qf9dZ{3Rlc6IuJW1d2jHF~
zd?TLB9!V_hfUa9VR{rcjJlO<#{MnhCKzf%16NfdV&GRoHi_gD+j!YbKA~^E=3!z?~
zf1y4QnK&dAoj4S%IC1Dzu8Swd`Pev`6ZBc5vABv0UU{7QaWvT2pM2moDgESl@YEIM
zOBIem=PZri!zIPeS=-zK8+vPcHLw{fem;cFnQZ+2S<)AP7~VpK&9Laux5TgMUnQAw
z*j1Xl429^GX1;I4+8<~<x|qp~1EWFbzf5Ny!sJ~W={rm1vF}dOQ&o0|Gxw1|_`q=9
zl|HShA^IicqfD+}z8vwSO3Qffa=oT~j&7`xVN$v@$6<~&#L%};p|^&;2Oui;)=&b`
z$56qyMnn9{JPKv3h4H0J^=JyT9ZhLcMpIV^Dx)b)GPq_<%4kZ+pD|w0X%0CgWJXhd
zrNf{@fj9Lj^<Abl0L$-M;*;&xloGqMw0D;K=V8EU&2YNhy(F8R9{5fH!$qY~UtM;y
z4Q^T@%x+>4cAFA#*{w?;#BL42w<j+;b%Iw-eM@C6z`L@z7ElAyt_3uLwl6xhg0^b`
z9iYuxKsQLc7EpCnAkqz_wMe&sv?AROIwH~>*hWN}P%k3Q#xf$(grXuXSW%?^2QNBp
zi9|(SbXt?pFI@}p(jVM}y|Xu?b-FvL(&Zr5;>YXw*a^fb{CFg#(l>y3g&)|ukp2q9
z(zoE_<Pt37%|8t9NMexhrP^+ed8_KHB4#WtM<{+k73~LUgU&S{L*Z*)!I_6#=^L${
zTxZgMB96!&gWsqtRR7Ozih1J^z^GTyO0Mk}Pj&Vl(owJCewcJA4{z{dl>XOdW8QWZ
z;=BKZ%9wX20zjyGDnEVqVV<{a3%0rZ8OxKeKjL}oJ!(D%zU6uI@f&p~Y~IGIq<qlX
zw)e)gAKI+=0D{DC)Q$M4L9QeK*d#dz7G5u4Wl@FcJLnP2s8i8Ada0>8LzjSFOCMAH
z4y<Vs))aG*-WIMT<>w(K=@H0Jfq8lkkzTt*%zF#JQ7<Z$`VxG?SrvwML66WZchl2u
zG2CTnshvN?HD3R&aL(+K!g;UK-gL9eH#k}G?|j^>eJr(%_R;@@ujAfx_^~+q!t<2x
zL9;kd!iP!kuKH|^lY8queK%Z*cgejE&ucLN=Ke_#3T$WYz2qIGxN&f!TjYkJ;#EXm
z3D(!Wp<5&{)M0Zd20TVtDBfLyQN--|gBv?b#NsWKiYgoli#zd~y`}PJV$<HC#+C}e
z>>X70CT!$%v5{EKlrt6e*D7yztCBMnoyHTYVR6f-i`gxsE$|~-M!8*mz_U6XoF1Qj
zmXa-lE@t=Qg)r{L^SRNy#`tC!voBF{JDJ7cMs_7ihNc^b<iqUCb%tDw8Irw$>l=q`
zCui@c)8k?`Jt2(g$@bqAvu?&WyPVm_pz0p8W5T-+zuD{HI+!OxD4ac={Z~|l?=dvT
zl}EfB^a7mR!7;1XfV_%Ksay%C%kCM<6IWWMk~gEImu@sy)_cf>D%7C7>KB6j3x|wC
z04=yBfA+%MIFS1rcaqtK{>&ROfOQ}qq1!craZ~8uHVM1aM={E;e8%%Sbl@vsQScBG
z(u&Apdhgs7kA<OZF2|c8tt+xIySePtbs=*xWC%k0k>kaX7n=yu^jeU6AzcWH4)29@
zA-NaQ%dL(RXV)0dlbE{Z+}p^~O$J&GP`^WRFL<#Kg#La-cnrDfFV|vPh-~b4HU4<z
z-N>4EHOh6L@-6Se94g4fn6l5Wf~EwrVVd%H0^I*;U8fUp+_0&txag<|mPb~}rAp&)
z88}R=AY5`G!=(^JE}ewJ+thfa=8+id9}$62p8gNWyz7i-xVs&UiPT3Th3}0fMAqHJ
zio$mnGJJO-@;&#;qqrNzcrB&ZRs8P0VQBEHsqEh)*g(#3l)tn9)AVHGDrHZugeh{6
zgV#xW6&o!|c<-1%*#;%Xm-pEeJC&}X)AD!Vs{!P|`!o041mzaw;5q3G18WDp?&f{6
z3~h^NbTP0YV5nYZYoJ})b#B4)32%4f!ckdg8Hik<%Id!iKc^Y6KSP?E&T%ru#c)>R
z6wJK15T+^1jsccKV`rx)&o{wv1UtmM#o=P+Ee<c&g$q8fHjXK0iPc4&b|Irq7so@o
zvwawC0z2Z_H>$x6&*|)MD=qvGT*Z7Q?tz_syMC;A<>$36$HB8ZRM`(GpAI(Wk1D?u
z_uSoVd~*;t`*G!8i3;XoY(&nDV61d2qL^HFtaQU1jKXBj;g&6lc)A%U!sq#or%aqI
zu-Q*2Il$p!JisBRGF~zc2hicuN={|C7-V`R=KaHvY$&%7qp+tkLKvp~<y6LNCJI(*
zdn&`lil;K(GY;X-p2`?bnugk{D*Wq2Qz$!msqMjLrAoHIzxAQAId_heF{*F^iiwu9
ze?+MzuN(r6=_~w!&cK24Gwc$)66%<8>tJdBouL+;i{Io&ROOHOKjWp8H+gkT3%2)*
zd7t7p`6N7Ezr!GX<>2JQRpnhnV&2#IP4;7||K3n1F2#@DkN+|5Ex>Q`DzV_+%2|>s
z-g+x{?KYqvFxTC}LW~S3^j*6aVpi;Rw-#eNWv;t*A$#4e#mH`4cS{vQ3_Af;;7y-$
zwWmQnN~gWr)5UnTXT<N<^t)uIbp?jf@2atin{l+w8e&t1I)1AGr~(fT{K69hy8o_x
zFRMiSChrgn9{<)d8#fB_<c3%z>09(c^iQGtwMLTO7^^rcn)KCC_pGC7AXMQDQ|TuA
zUTQNags60#$gi$+s9MjQh(GJ#o|n{7ZBoCeh^&e2BB)<4z)lpA(qJ>wbrR}aJbCjV
zelwRY=ZV^?3zRprYOzizH^K{*zw%4oLeo$G%gBAkogjys`;2W)e!6OT<sWceuMOTu
z$o)Xpi-@baAIQb@{XnS=(aM<Hxy#?=?cBx9TFXlQ9!K7C=i)H?3c0VGg+uav=2(9f
zc(H~M*A4f@?20vlaosT251OqtoPL7mk_a^NA(h?BIUmL5cqFdl^g=Ncommr#nIT7G
z7K|~YdOsY^W3g841Z!3JA_rj><(cf8T*e!H8$t2}PbhA-kuxWU;+AGJl54>v*D)v;
z){wC?*Uw$DL>NNLJk?<=U7_=I87slzHcFSVHVSE(Z47S9>|({1*@EKxH7Sr{aUTjs
zt3qbWl=mn6W^N=5X(dCZ3PU<9L)<)#K!`K92<3@TBu^Up@AAZ=vb~K>KCyq3CwW<+
zn<?K|URJ2Ou=uh<1IV%FeTWv)zsbuAxySLcf;AYzcr&NvCOfZdP-%*<?XNW$EH{SG
z*rdwkqu36)d+!Y@j5yn+;zQ@?Kl_6NriUPo91qx;A?MD&Ch*Mij!&w1ECLOE0BR@S
zf@lXrW^O8PL3EL2<}HZaMa8!u>OtzaAbN_$)Sl)0^Ti@ug|rO(PsL*3v@i5)_A}Qt
zGe!MpVY2)vY#^Ljj$%vx_%=F<O3bsGOM1KCkP&MI5Z-)Rnj233({Oo16?TG9aiU??
z?EXXHX3<6|Z`QY}|JI=A<2UO<Rg^@9%A*SB!NaQ0!sguaZOSn}1J=(vuVNZVYe>zy
zqx`xh<6awW@5nv|J;@rXsk1i5^RkD)-Ws+Lv+fFo!X|pwg7TH_#8q4jWkH4kdKW8i
zldn>t5E(W@^vY96MGaicdPI7iMvya?2=zLwmG)LTkYb4GUMG|QNz)U#dL+Oa=q%o>
zC$f?dgVA!6LfR{5W8KQQUyv56gK_I7yBlPWCY$~uO*WxucOh7hCY$0GX|f4Lnl}xF
zs=ovmX|in;|6P;KGBih=L)?=}@QGA{s!PC?Ps&&c8c3q3au48L7He3+X8kkNSpV-O
zE$4P8f5;SqYpGhyAz{Rk#J}&y%828&?G0J#rC#jD!z-n73;J3Z!a!f_1BXeuA4n#y
z#80kdjrWb8fhB9efoPtqmaGl(1c)52N#7J?mfmWDiQgmt5%=~x7RL>tuzINt;38K#
z;<l$#-Yyc=h=Y;7W|C%Ntg;*)I9oPrs&iJ5Q$2W33T+C9yt5{#o|3(07^99bYoc=j
z4_A~`fifBLD-{q`tvK%11BErW(nGviTcN>7T@4PI5nEp>V_q?Tn0*$zs@?m?y`lO-
z_+ehj7RcvSK+rf0Qzh?@#X!t_#Y+CZDDJ&wzTze4;GLQu^_Q2TH^f7|{zhoixSq)_
z19&M0V(iNP9<gJP#;z%9#|VtwJrO%Exg8=*eS$xj4R_|7xuP)|8O1&Ib6~lSD4<SS
zu90+BZ9gE$bE4!FfF}WAo|7f#<Eu@7)s<Y1j~n!dm!i9zn=?8M0d#JXyw?B6-J8Hy
zQDp7I)pyIigu4a2h9z(b$|@ufByPljQ4qHv>J?GAfVc}$K~NBa%c!G5+*cHF+_$*z
z8rK08jpB-1R1nuOIx67$Jx^72cXcPu=s2(M|NZ*+>w8Z>RejE>Q%j$!uC9`%aYf_N
zHLV|VggVz(7kr0=UsjCbYv#x=7==hhvp;&YI~)a~Ct^Z7rO)>2LPQv%rP11$JL4Mt
zUuhCK67>OnkAv~I^i9b*a_%Sci8}c0h-g6f099!|5Y@FWI2EKC4n`{8fs&C$SRM_j
z_!#u^E=)ziG{k8pSsiVK{(J)zJrbIdaddwW6e=R~@r#AGSc~(rKo)ERWF8!UC^QPB
ztjMW?JwfX23?_mkgJ{;}%<D_RSw!x}nq4RZb+1RoSAzYhf^C4vDqbwx0LeS$+$ti=
zabLM=Q?v?40g+_1;8>eX6;Liy5G{6YmMM~QMffY);a$Y3u9oF~HKU4xdyr2nrAeYh
z<Q4&gUqdue9r+Q=b?p5R#T%Q5j4i^SqHxH9QX7>8<tV)WL1ZU$Qf}52yZMwYxD@N)
zN~862vusSka-cF#%L{G?DR+k0#w{vH3B@fz5DF7p+KZVRcnN?!n(wbbJybNdb2=I=
zpTb?1Q8UyVNSTDWQCBS?x29;pA_blXq71LW^3j52sP8i0_Lqs?uA9^%_K%?Wv^&UD
z!OC^$Bb9*67Hk7oO_r1~1s!nr(-v~R)=g6+h`V%Z_E2xPm>Nk&oheU?WW%})4d$CT
z=YC`*uQj@joZ&h5W6Sd-r%MSZ#Oz9H$m~ig=s$BeAi#Dv60aFvC0qNspBWRHj|5=l
z-iP8{4}kI;F$>8beN#Kw&sOp#7|TBBtj-Mvk`pn0Y9GWnrn;vO<CyBBhJhH5W2$!;
z7}d1LRPTeFdiX=&k9zvEYRzxO-=54Z?5lw?q;f<=wwL*p{SF!JK8w--`!T=ev#2Mo
zw%1pIf-+p~sjftX5s}+``n+9;_;3vv+Y1fmEhz;3f`2qYEKMDsmzuozVMLXt;)1bo
zg=E3Xx}`}CoH@@~HC9#%t8;w&g!>~-2uIVc+#-Z<v&Ive+z{Hu%6*KGwd=#;gs0q)
z-ZEs&M9u9vH-v1h+)W6P+}5}uid*LcHMe#CkU0oBW+^oI+znCQ!OsYhT7T<?AQ6yr
z@IhKm(4D_DScV*bmcD0)fRoZ)WXNheWVAn|LXY{Ka3JzNy!}RaW!!d<iIs=4;meRo
zZBDGB11gUL@oVKSpQHmWE9$f*Q>zZ}5+`1P!ZZ#Hk-Nk2L6~;@b^;<vWN>H`x{y)X
z))WaAA9ov^Y{5o5V!0!8B+3n5VnQZ6iYJaw?}WP=QF2e*R}M9|g4El(*_!<Nc%a<Y
zEqg8RklVV|g0#1Fv+wQ?LT~G4LfqCZ%>nLu+;idtDZ3fue>Tj`!3f_lH=$n{=5~i4
zAC=aa4r{O%eBvqTy<iP-9W*-iw=Q#ZGVZ9x9eSCgdXiVF1;d&^>t&9_^%#GBDUjrL
zXZA4`1eQBWaoaQdkl2SQZhvMUg!J-9)!^b^{)pq8zU7bLj`){9BIIBGNMgR_kBIT5
zG}i~T4~ez6{1I!2fB7Sc`IbK-My6aJ&^{#gUt9jDWFt1Jt%G$=JT?6}3e_@_XBRav
zH}yeEFWc9GP`zxQ9g6z;JJ%$V%l6r~OXh0XJ`>`yeM=1;n0&o#Uka0h^s;@`AbpDz
zF(OA9@WN823^9<L0k^sKBX#1rDZXa04?d$#JkRseMb-=7OBY!&dZG3`hiBO`a=tJ<
z0B%Y%NW9vW%M9I!LabN4D+jGty~~5N*Xn8jZLihUL|QLq3DRE75-+X%g_X+s3M<w5
zGuG<jn=pT2m6)%v67v^Ui5Z2JZ%yrkLtA>)I}>tOy)#jJ)jJbY+v<tPe!sx4G+!4L
z9|q($oG0GJk`P{n{>o<4F=^oubXqzr$GWd|i}<7y;%tCU3(umArI6|(Vjr9x8dGl=
zuR!=>qr)AECV0K}A>V);iff01>VzMTyO)#0gQ<0X4iCwN7(E<L$D*9O#oYo*0UaI|
zJ*p#ANQe({V#7Z${Dw@QOwapHh*nI=>F`vVb7ixyS>hBmRkjwS{b`*d<)?Lul%Liq
zQhr+Zx{ND7t&^mDW&gew%FL0k>{I;kaJ@#2c?Tw>-|Y)gQC^^Q<^&PEt~dt!xZ>>a
zT<U8WVu%iurhHz`(K4YvHQEr{=y=i)t3>#igF~WAtp@Qh2j>j9^6aoaRgG!Q<8|Nw
z1a|nO=omnUX^1|=0_fePK?6*gl`F-~JUe_*v^!#(fgM^!mt{KgnKE)YBJ%9;O=^Ec
zzC#BdMQNK-n;|<^YiKm34VF6D5KVDXFR7CWK_|JUzz_OP8s((k$=z=W2@}F+(TO`T
zUB|{~6S<VIR67kPmIudfPudbcUCK2w9T!%v3QF_r@KfqwC|;=p_d{TZU!;~f4Y9kk
zpu5!412M;aUfEzER&Kw?mGjl%RD_36dN;cZDeZ^%)`dHug3Z+xtSXBTR=tP&1x4Wq
zgf!`p%McQ|5I-2pSb;$0(ML-~!I-*$_zVcrHniYs3}1Y$F2rDlq@odG+HK#ap1wI$
znAICUi}2I`9Q<$`qVVZhuvl+NeJL=JIU}Mz`Yc>+W&Vz@O&Gnf*~%P?)y5_Lkkw;Z
zM`coeq=+5jU_2S}h+GQ#a~-%nxD`GsYhV3)Xu=;;6V*Z56V(+dC#ttdR8CY^q@1X(
zNI6kmlCt(45m&;!wXaU2M(r~pUHjxa+y)(0`Zg=&J6sd8-{IOA9TfQvw}{KsE!Q`5
zG_vs76x)^$G?XRuT#ED2zt#|)Tl8`{``-sK)jo)+-=J^gb4$<u_d>vtuO~bzL?EH;
zFcd)H3b|RX4N+`(TREk!w~ocqAKqR_g@<X3lduX`NQHMWqG^SF5Eb@8RM-p2`SV@~
zGI)eHq8vpEw-6j+;<T5crE-}0#djk@t{WeXeRr(-9IkK@=ESZzE+j(mBMPTt%vf!-
z&db=&vve^$1bFv4^g?-Tg-4i`8+KeoG~q0qX~pjth@q+XQS9oh_+=ksRD|>)R(vJ!
zM$p;8!9?w=*n~%O;8UsaP%E+Va^$hbh7dap)04O){ihmaBY>OblJs9|j9(SPYWy75
z2k~=QAH>gLy^#DI)`aZOVQq}<o;}~}2Q8B&#GY?vV)lG91SdCO+@UzFOa#l*7|Bl!
zOuNp>p5xtk+I3D885nDd8jFZez$Cs_+VU7|&4?Lo*$*sx6`-B9B%?>SuZDtPfXPE5
zIUTnjqCut#Y>Gxhl8Ftv9uxAG=}4;($;v&8TwT#SDhg+*oUMh_!r3Zk>q+aJZ31oQ
z?8BOanX|8G%#*XlMan{E&So`c<g5>3&iWwctQV3wYeII;+L)QM{k2RpXHCq=Sr{dJ
z{jm`d*%H}`R-P5=29$EVl~~m+EOui5PF9+Z%QVxe(vBC-iipm$QA2LDl9d=jwL>}1
zR(O+@Oy32kUEe{BgI6IR#=)zp$TBk?2e0-uFxh+^O1~1m4NDC3=w@AFK6FaVeOi=J
zV*ainyTphAsZJ_;O2N#^Z2|3<G6i>ldw3fpKQcktfMZslpDLepGU?1td2smA%2gh(
z8;2jQ<Ul0JKIoSg{$wS4_%J4OK9Xb~jK^foG%)6#9;0Kmkq4E<@(7S73#>p^gx?sB
zpY7m#Y&Hr%H(`sN`0ZAQL|)w?TGk<4WNI)`h>_yU(c<-m4;S7}{@C};!Ux*&zBBCm
z4xytbGOxWZ)B_lnEq-=2Mnr%YzGrm}y@F|`NJ3$m<-VKWSGJYo@X)TuSvW=Ron8m;
zws5LieH^6S4{Ii@_f8jYfL8sma**+F<+9&e6~P?$cYq}3>i`k+cYq`&J3vWp$8I0;
zcI<e?J=pDo*#A&}PKrn$+AKt#DLpiO#GUwR7i4|^6hEJ^4`%wJ-KA%4Lj2gE=w#et
z9~{D5v?r?PabRg5Y)=Z0NF8s)BUE4Qxs|TXqS@#~f4(;+@KT$jQybCP+D9)C@D7Ss
zyAZiZC&%e$!Q)0jJQI2R0P}gV%;#1zTO#v0`=*=EwV>^Mt|zVXxe?_5kMp^ODZN1E
za|$2w{MYmO;@_IjqQ^4b#lVm%GVMuZ7=87^WoZuSRYSSL8`2!ft0Sp0XBkMHIdAE^
zWsT8WYIrbR2~EtdgdWVTgddqKbtN=0T?tLd9s%@VdIZqKD48RG9?Tg3I2z9FS6ci-
zD8z-grk11r*%0er_~OJW3^JIItbfB+VA-0OdR}bKcvq&neTBE08ahEj$scYOVwi@e
z1HyNtsSTKqW@DVY6TT{WUeACB!Z*apzP@NfudtGz<BL4=R>lkau%SJJ$+s~F)r>c^
zIGA|Rhm{K1nMBp+3M|dY;_$U;x$+8D5JkU<E@rtR>44-FNyno>lJSr59;OK-KUG)*
zx|Q_Pfn<NQ6^nJ6Sxju#(Zn1FLt5h)9h)sn_-bhl6SA#gVzxC*%(jM!+1Bu2+8QS2
zSOcx-?I;4*YL#RWxIVE4MZkpmY(#rlG9(Ny44+UH-jTZVw2)Y>?_rx-cvtc|AJo6M
zRdksjdjj%a2UyTS6(#8&-IILI2l3v={21?@iD$teeJ^z_yf?{(dQ51W#|q?1JvPSY
zi(IKE#jT;L^vx7s_@LYw%7pOIT~R4sn(wBg@#eyZ(wB!ZZHg&>C_bt`-hF^X(N0_N
zHyS0JtiBhERqC7Mi=&oMf@{3n7@sHB+EC&wFyBYVV`%}F+!>PxCu>ZO4*|OupSMoY
z81Ka@Psty*@M7fm5~`9JZ^$uli{LQa4xTMg&1wn7SAtjS9jJVzT7sz>G;uD$R0rB#
zM`0Ogd+Cs7(rO(A@+%qupY{Z;59>dS^2+lN^)8IkT=MP=R34D=Z$-KVaGvn$lH(_!
z_Gp+p_%#uJO>P+33KAVVZWuYXP?ZICC-k#-f`-_)me1bw-Mgdgaj@e}xv%o!IzmR?
zBfn_zLHwe{3(1$=Hbjy3)L|2IrVbycC4?FA9hL(j6|YrFQ1N>_N=T>S3BTeT<B-RA
z{8~9abbiN+qvjUa)VFVj99&TwOKH|Z)&#Y&lnL374G-pfal~8g$A%dX4!OMaxT18$
z{jR9Qe6A=l`zdHMm6-i33V)3ibvicbp%IoREG~jx*F2nsTVkvL-q}++R8~POg!9(R
zLGgEuNgMRH65;V^hBQWf3;V-M?9if-TFLi2m|VWUdtbw&8BxE#^I+=zoeAkzA_CoV
zI~%??RZ!W`E2#>wkqstfXM+dR*<fOJHh3^I8zNecnGGIHXM>5^+2FzKY!E}rHA^PI
z$~D0J%b5k0R=;W;GDU{m1@u#f>}n<cHV><b>QHvC3TrJftWg6G$>`rBDu<;CbNGA?
zZRg*0C@WLp0xKaf{pk%8TL`uoKkBWAVEE#u@MKGr)#*-aU&*!>o$OO^7B)aX-FbZl
z`EKQ|N5}O;c3vN|;;dt}=&%(&Wl7Jjp0swmLFznhA*rj@shXF}z_n?1i&ATG)4KR^
zAge(l598dUt&Vh~73bb;%Rs}th4i?ZNt=1~oMve{jvh?sm5JGT<-zQ{lDlPHp}CgP
zKF_PH_(@~Kh`nsZ7qU~d4%)wFr5B?&R1Ug+b2)%qu$d~T)rhgEBE_A;FYK%!)~H3p
z<VN8p#3|Xb12s|KD*Ij#pJ+rWctqdKH<*R*SQ5KXN0iw6*e)9C+@vu%BCyU%T?VyG
ztbW_nFz8}Kbkr6do#+H7#Dv&1OI;q(>||$d26W-@@k$M%)QQ3`P$Ka!j|Ti&xs50s
z9MdTL4g+;4AohW7q$u3reVH#Y@5_8by5QttPrKmQT-eI{-j5oMfgOvG-57YVKhh@i
z6B2)$EHPi3Ow2A|ws48r1x)nIW>i_2k8mqjHYXx@7Iq9Ixc$v|9Xbl3g=s9of6l^?
zxDRLHKj2GGgKfj*>mwq3B&lQZv-Mp5j0%d5HF)u2%e)d`<P!W~E+q$+1acW-GiNOd
zi<LM#rmV;hw{rHK3|5nVGcO_J@n}qRti&zhd=-`sX{is3Oe=o)hGfZ1V<mBZ24UrH
z#w#MmS+Yec{7A?aFX(hH*}iDg!(OOi92N~Xq9quu))S48KN=mBCHr}z5o$Nu)ZZ5E
z(DtGgEr1>ELndK%38BU-17gV>Nw$!jE6LPVAWx8FHOUhtSx0i7hZAe_l9OcUGKMaY
zWHZTyk`&88o|2}ha+38$@m*X+*qkq^6EbF=!HXo>K=NcsHjzA4lC309lVtX4kf%$s
zmgE^8rKC-d_dpc6WPZvtf`lGO9b(u;LdO)1@j)GTg#T*hH`}@;Pk6Y|Wnc2-Z{+5&
z0o@MU2K7wLQ!-tRB%hXK3(1v|Of3ibyd<khu9B9mBl)t2tF(c(>@o(gmNzw%d_|Jt
z8j!C_vYg~=lFXBQU6KtX-;iVz$u}k0N^*@Pvws8mmLzLQex7~=m7<>H7io5>8$pg8
zU&x+x3rN{#l+jaI_;SgYlB_1#iaL2*OM%GjjcR&eO;ns4Va*od{#)Yb+M)u1MZ07A
zWfSMGg|}vaGj2QA9=EOLT{v2b`rx;Bd5LO}=;dQ2vbmW2hWp~n(V=539&DJc-1aNO
z;;3l_V$u~IlY5VL3+PycPFmVAxzF`(ZD%)Q(ghuh9`#|9Z$$uID|yI1T<%WrEkIi}
z>4A<;$X*Dyaz{fM8FEHP>_1W(5Mxw(H40pf<sp@NROvVC(Dfv6qmd?^-%(j{`~VoM
zQxX%PXMn=WrF<!|^l`k#6J2-tDIn(ItXP6oD^CT{#EV;TanUaU@gmNO$8phFU@9uk
ziVLw5*F+GP@M0D&ZUFHvFWy14U4lXJLjV`m2<aFKN<AuaK?|?Y)uB?q1_^SYI%$xF
zfcO}c$Eo<Wa%Tfd5Vwz+AS!MPCTAOsFDoOkRNZnni-?UKpP1%@)S!hU<Z8sSa+kI%
z<O#2k{uJ_rR|qkm5JEm7gQSoq2#Mc?pVq7;D&7qyt}{}_^i|Bp=3NHHv{W3AUq@RK
zR_>WyeI{Y^QSrU8K&yJE@_GhyrZ<m>inNz6+l7iEW1|%ny&O@GWAwi5MDG`Jwdf_a
zSOrZBscyCxk~0#;=;Cltyn?f0Q_$T(97{Gr<uk!|1$j>jCCy~>DO54pD^Fq<VQnDh
zihV3)#Jo4+9AdsqVwLx25;0#U5mK3ypf&A-_N|x_O0v+|$1q}3y^;qK^OZqqRbLq-
z=95fFOQr?wgAY+iagDqM04vAh@|(+vQ<>-^S~=R;Y2p@3XbrL;QH*T3H6*jHmRWaO
zD7k!3R})S<sAvo&FTd5TOR|9NWhEB-u%7QQIZmslif0A_N|0X_O;{=GoB@2tB^#SY
z)!2M`1x5iGe3oT(9gns}Ha1t|;w`(exd#^?qdCc1C`?#_tLs1zvVBQojostXwluPR
z*#Q@ifRK$1S7`2tmPa;F{fy-_XacOgj1>O%BsrF(S*+aWyBRH&GVZ3fP-J(b@v4wF
zb^?^(-S#1?^lIbl2DVaG?u}GLbV?&%KDRv4d1D3oAvCN!F2Jvq%Ytp3yt8aciUOW{
zWL`l;au6cehh&6J#rDJixqV1%L?H3Dk@>_hBn;<#JKSAM_MHL=Ce}Xat^spf?i2tk
zHyY6$EtQEV-y<->TYUnFNrBGIm69LDw@p^gSOdGCjMocRn?lRYXvYe57-UB!XkapC
zwz+i{ZfoSNr?hkHY3kM{-g+uFBwCAhjnC7H-7P)grRx?b#C&>JU`gn%3+;<raPfwH
zkqld1r=aYPyRkr2V0~z(I^HFfe+<$khqD98dyHJT7@-x5+tKP;)r&%~JVxQS;yPrw
zQv=zIU~%Ij^;ty4MegSctkzcUTsvf`yYR^}8S(@xh^YjNTE(sZi4rU<R<1**i2Rzp
z;;w*Go#=^KITkp_5=yT_5m_4PF>e{=4Hb`j%P28fWPCi{vw5s+hsSfj!lUaBa8L@T
zA(yd8ch~cA5#+_YMqa^Ngwnar5f!u!`@___^?`0>#ri;Uo*#QJki5ZYE@jRCKHzCW
ziS@iRCVq3o#6+Y1$_LK(tnQ8>l&WiNRljUU)vx|{RduR)iL@%M_M21xn<KVsCZ~?j
z>Q?Tc&EV}|FsR}ew~nxFvvThugdY`EbP786s3JWP4wVcU7L;pm#yUsv9tUT|8zC$9
z35dN5aPeKpXy7@e3FFduCd!)rcdsLH3?x>p2o>JHH<~FvjQ{BkKa$}hoO~ML_JL@`
z5+@m+Eki3dgya~D9d8d}8$*dRjd-&4-sFuplJUL|dA)4DX{ZQ<<BhnvnTmnFhKx$p
z>z#{0my_;>9F0@GJgyMSqn0f6zd<dQii%%T%iK131S5vSo^;B3@S-<Od;(Rx5|V>@
zAmt(BJ@3V2yyrsh(~Qp}EB7K=C@1f!oR#|<a*&I2RAj<V8CH(4*cWAZk<lAr(XQwo
zPO<xIAH?7ZvKwq4gp?=Pbt|koC7Zu)VfPuKdJR?=-7=PjlZP3#UkceWoTPO7AjTKE
ze@GdlIZ+y%U~8~dI~tVzk7(dLFjRJIv0qSh9a*T`=4!)6eD!PPzJi9b*&ZEEFs^+_
zhhwa<q`ZngtE-MauAS)n7}2}QzRLzgmrsa^Vd*qCu%I8PXwh5J$#abC?+x(?Pt7)R
zi`dv7lFu4dkx(xylzha8l_onS`#t0q6Au2DF6dOm6))|BMY;AByxo9^I;c>(ki*@E
zAHb+qZqIJIjho``u%b$HGeX|_3Z?nru=DWPP2Q91uG_dH!=BD)DMBlbGK_PbjQ*+}
zeO5R@U&}tGF#7DUzZO-MXzmMLxqC}S585H8ho#fDjFvsqV4xg@${w1*wQiCoNCtP<
zA&-Y?T6vs=Uku_d(2Z{&C*VdI5Ll=KP85+P=zMezWtZ%aY5YA(!Wb68H2$&Z=-mYb
z=ENcq-wzPt8FhtqG7!{R?f<d{?lI=^MHsH3qhSg_&TOxhQr>P!OmgJV$|WhYhj}Xk
zD=zm~o5Lag4(14jc?LO%`8t?{RI^fK`t8h`ipyM$lm~hmG?L>xccj|%w(oAMk*~AO
z_QBuTCg#(Kkk*KOB>RwU?_I7&&mzFeJq(RxSMP;12TbaEpcuR)hfS7|{5``aY4($v
zc~`USEmijf`9IfNsw4Yf=`Fdb<m(bE*NRlip6dD{b2x<6w&K$wcBbq@dcdE!F5WbG
ze?N2>Ww$qECCy<3a<3?`WINSJeK0N)XJ4v?7m;>)m*`Ttl~i@y4hHj!a8{JK>n5s@
zD}gpMWH?&J@MP45NGl3`ch$i^03Ch|0}Z@H2o5xsv4h|1QX#HKl(JiJacDwyqRNiN
z#jChTG8$Ig?qH{u4ZoFJKM_F}Ug;Wvb}5@<rRJaR#mc9r?(zB9<@p3gH*9{axk8On
zxX*ay=B<Jd=Q%?wW0^icjw)<pv7skbdG}1O*s@!#RGnXyLsHc~x#g4Fsse8xhtuXN
zA-iNFq6kZ0ls#;<P4**yFxieDLsMX%bjZ4c8S<)|xhmvQg#3cD>=S=T$6gV!lK1@N
z4;h1yGjW#TU0$RbO`;xHzEl;3oo~=ZVE{6G`x|vp*bNs~+C`x=E*7B}$fB@=Q50w+
zEBEz5?G=UMKWGyt-&Ij~140}~8RHi~zM`;>s<bHzyZ?8KLI=AjOl+qp9QX&5ji=VP
zLS#eP*^~WGxl4f{<@zaii@H)zxvYB1J%i-iPdN=egvtTPvD0LkWl!WW^MO^^K4{Uh
zg>6grAFa?S77qK6LKd_Y@<)q`=xs|NVdb{!iJ>|+TZ@Y`_>*nhJy!AVpgBHNHs77f
zf0n!<j~is+zPgC*i+#{&W!IM63uBdUfk`UYmC$Z^Nfxp6*$1hzzq#d8H5t6mDY9x1
zasCv{eX;LS?e!&)&6d3ELtns42w+2A_Dk^_SdK?FJ}c~jttn{0*;y?+1VbWE*cV6R
zVjk+V4A~zSZ`&8<`npV(mAeQ{0^Q59&E3wm^1aJSbx4UDqCC5m2w~^CY)dzU{*#s4
ztG5mr<c=h%S8LZEWsD?!A|t<w$Wp~U1Ifj(h<)q^qHJ6s!Din+WSKcMkYpooAAAy&
z0c%sy|7e@vrq2o~82d0(+?Aqh0|_=q_90cA5J<A|u@9*tur@0G(YDB=B1=%&1b7Ed
z^~R$dxp5CP_NaXhBj*2KQG3*{sC_xrHVcGQ8>7bmZxjfrHVTC6i>dlDYzsB)P&U`C
z6>6&E#R%b;LD@+G$DP<o=FlcP<kWy?D1gz*{u1zvOAzyoOAu1-y3@d@dU*46bi*G)
zLpL;q_ODOSb=&wl93P|~f-!qWvJbw=D=RY|q*(w~F6xgb6{`gEQD7{Y4-aD1bo*jF
zE=FQLjtm)$iwEtCvBrzW`I7g<E%EIt)vF37H-jAe7!0CpR4_@|_93x-gC3P7234@>
zy%DpNcaIDvnL_)J*zVrDC58kWm1Y1gFb@hhCfhu&b`SpdpI06orD1(KN{l)>^?Dnr
zBCVBd^Vr_E9TorRbK8>%TS0i4FB2rjOrWmvz%u)=VwXNTbEgKA&z!`jQ5_TT2MZ^g
z|LSHBv0V>OCI(*MVti;+VME8A46H_BsY*XKC^h^n_g2nPttu`0z>q-Sv1)K?*+1M^
zLnIU*jT;;KSt5H*pky!bZ311zl9hVEh|JrndKca5gR(CGNBQIDyY|8QS9Vyi=m1O@
zw-3H|>(=fj0G@(IEz1t|=Ay)WjuA0mcS=Iu?i3;2ol34Ya$pjr91%>eGE7Fyp97p}
zP_=`VJk+rEb_z>P^kaik4F<b%Mk_7)vTY7zTiqN$7X+qGjyG;(IY&+uF(>SUn9LCZ
zZB2dDZ#K1AVWe4)Y{%5T3iG>7o!Hx$RLDW+vYA+{9sB0m2S@*ax%GuBNMm&|yS~f`
zCR&W#;<#wp3BkfmGw}ry$|mT<WJ3g}-Ikr?6~TuNFu8F+7Bl3_PW;U_x(nOY*oX8g
zPK1p*dNJ--bA}I-`_;H<V#2N54|bYP3nsoYhE65pzZfP^&#bfi>L%mDVDcm^C}1Bl
z`b9zc;g5-J6N!4Z=w^{oTXc7Qt2`*K8iGelb-?Ov-=jttr!Uk_XI~K>jzvLZWAU>H
zk;*0pEkXBO9#?@IcGkcnijm4D1QWeKw8Jn>0%X|%!FbJm_~3>8fQiBQ*)Uxb=$#)9
z$1erl3cC9vk$6X}Wu4s;^kxO|!#1Md0D9a7;dt{Ym{Ja!U+KIA=eQa4h|R48`v&$Q
zi>dN>lQp%jN%$tSd+&nOm?2&apVJIkZQqPZwjhfi$4j4Qo<+Pq(4k8~e923A9Yp#N
zD}4&+Jm}xEF=C?DP=szr_ihF8>yY3EGVN6mUkzc+r27;k*BaSQRl8qMkbK>Tl}<tb
z*(gtpS9)&DQ^ts?GUgHAPqB=*KxC>fM4np^zXxfmCH=e=zX5au=#tN^<mI64g99xk
z=LM1n7{fqpXG(6e5_|Zto}D|0#ESK9rm#vPV)D>iT!t*8CAV409er4@J%Wi#ZgS(1
zORrvdLSjh?qZYGURdPWf`H~NtT5Y9f8Tu3=-qf!Whx(wNJ5c$=`_o-PQppPfg-0OO
z&9uNJf#lZ4BZ<$~lFI`{d-||$*NEgu17n3KSsL&>&WNc^GUMN~V4+#+zNDb=35Y5u
zeJ?&n_yPfWUMwz1vIf}4G!Wg-DM+#=*vEJfs1Zrl2>a*_0yQJSnqeQrP($$RsSNaJ
zyI<<948(kuK|#QIB-=D}2mYRhPK5Ws(<?F+KbSGaY3)}wvsG}MpxYqB$_?BK1LQY`
zMCIQC$wox54^A4Xyf%;=v(83@AXamNRrKZ^t`X>m)a+TbuTiDh)u^dWbNA}np%%!Z
z(ID-EwwiWw>OM{g(Fc2=(@shBMW)yXq3vkLB6Blo#kuG@<5^XLh&8qNandyg7gp{t
zq^lk;SSue0#2-Pr>Y+*HgMoPIqn2o-R%cixg-2o*G3XiZVTMxd7}QTpFGM7l7v36y
z*EQfZ4sQ=CUkb#Z1+QvGdo_?S?ZEdWHTYzx$<U33ux62!SY=?$;+j*u@mMo}B@Z%M
zEgGQaG%NK5KK!*0Vkj{u6?^T(=2H}&3;pYrVy^y&BgD$R1^t(eh5nIX@^vGR_d#f7
z0iIe$9uuoM+e$I_?1NRmrt-g=i<RK%WZ6!*uyUOTMa18zX4hbHt)V8Ju*z=1#2Ukl
zDXP=}J2*U!l00?=kEeG7kJ4cBD}zUlJbHVRO04F>KRKzpNHtG~nk%X1fMD`xL(Ouk
zIWU;G%SdXRYF=t4^#IAE2|Si>3mzka$-<Wa>7xe!mFTZN`-odih}EE}I@{pO$~0pi
z#&K+@W>WtI#v|aJRL%${iw(wAWIQvNyu)BjtY*2DG>Z!ro>BY9wvaD8+%5K-D}MM@
z)AhR+U$4duE6*}I?4uEE<;D)cfFS(P%I&b|@`t=d9YgU4ER{j^w+~`9zogb0$ssi3
zi=w)?8;kzUjI}9&)#B`f^?JsKMdOVsLT!Dm8Xs@IR*jHq)jAj%q1YkF&4`h>K)Zv)
z#C}E_wo@SatdW?l5lYO|NmhuE^+%LSm`d?6UK4^DoWe0y>h!a1;4$qOc+CG91G7R{
zxkCnO1CMLRz`*_#13PcjSURj+Gj!sJbLBL5AdW-1R&K|^5xG%D<?+Epmt)=f!AD@_
z9Af}qF>0A@4B+oCIXs~|7L}7lWZhuCZIO;aIm(tXyI>RUw{kzDt1}z}JC#?bM<Kix
zowUm3Mb{dYr3ZM{ykE4?D9U{#lztSk8gN6+2Pw0$*ae|8PVlr9>}vjowjzdTzPdz6
z)}@5mR?uezKT)*5p_OduPAKB=zJ0JeH)EdkQJSIXjQRiW>GrQQ@Fa3)a$ev`q?G?(
zY!H7vkqc5Au~58yu!zh!rD&uvbBIv(3X#5w?$-b$e6if(z8vIsKgMTaN1;4OdyD%9
z(DoMhO`z>9?ps0YE$*`eEoY1STGA(2=^dYjD?(arao-5i-r~Lm^zZ4(rFI7|`(V2N
zFKlsN0X=<N+)K!}#XZa5py{4&3tRE_N8u14_lZkk^}`wG$$jFgK?bjkU*6Rcbs+71
z;+B#AFYXgJ1fszYzo{`dxS3H3V8%tMD~!U$Ix=zB#1bFW>pHx_tv7m@^d~3onw(&8
z;}}t|bFI{k#=XQQj`hsGmC?Wsy7+gBn>f1No#Ik&8y!(LwKFbHzGy(?*mGoI;t4;7
z{%V4Y-rEPC(ugQh!P{IT&?5)K?~I#yN6(_d#3z0XeRPq!&)4~$u{<%s2VsF*#51}_
zH0zA(Jl!L^@hf`Dh$oe~K6R79k3P$c>x-sdjDLL)!WMdIx`)jyOpP9|uor^q6_#9z
z1~fH@;pv&1f}&cI@mE%$uz}2;Y{@oc8R0u+8`2C?w;^J%+lG{bw%d?AXuAz*0Il1Q
zCXoBi3&ig#4vSXOx(&&eIc-QSNV^TG2mSy1He^5KgRc#tQ@EY44Ple`d)g4RB5e8_
zVZs>~%WP`_sk1Fr?q*vxXgk~LK-<~247AR+W{`Hai6L&bm6KLYe;%ZrZ4IFR<814U
zbo!cpLfyxP6N`*V&=On7kuDy|Mcg4zA7%JQf|9p<>Q-NgZEvOgFGqftMN>D!p!UJx
z5MQ=Q$d_%ux9Jxp^k<r2!I}>|4i|?{;boa42lW1G)_MjG2>AvM6a>6vQ5^<?!MSp|
zJFQTS4UOm*5%WjD1-vu0=ZA=@4>l&1cO}b>Q3FCXiFQYZMzudOl>PHYhG=YgC?|L}
zQuRU=Qq_{0Xrzk$$IADUuNw|7p_;B%!t4&p7Imbz!^`K{jFEq=!|NaB0zYtdI$tbA
zR_+$4K50j&zJ--I%+Ou-062b+Sn^QOKS%WY8GXE!nB|X-Hr|O&FWkxv>K_qP8U1K0
zQEx=&@KoiDHqj49^oJS!bc`$bqn}|!XS;>(M-lzaYD8aZB`-0eZ%yu3TB%mU@Wg6<
z@bt_H&G^dGGnZN6?U~bm`Y-m(*$JK@b#+XohMC?(Vy+yC#N1^i|7Ij6hZ`#I#<FNe
zVu;n0TAoohVl#I6bB3PWY-axp!))lmFQ@J+tmGYr?sDvDrIm~sLnOp%`dDqoqh^d{
z>D1#f#jTeL@iETw$yRY|9J6>sn1z;i-)c=jOe=Rzz3SMOZ`)hmi=Utj_y7Uwc3;52
zMOgG$@^Y#$n|3RAECSRWskw$X#)iFoa`H$Y)bll~?abLLnE;0^T_;QycjTo`^YJLp
zw`JQk@bB1i?8wT6PIk1t%3#al3vJKyLDaU*htXbb727?*R#_)?i;oAiZNnDY{u{Q+
zwimhDt~S^*tDx;OK8V^r;K#h$Dz+`Iwk^K+(6$X*Xxlzpk=gDtAtvK2Kg0@`-mA-C
zxId`OaQyH+Y1IZR^YVk5-sny&>MQeO6XstRoo~#O;6t=(gFAy|I~gsEsR2cujL86-
zGulQ7eEL4DP5&Bxq^uGwV871;`l7or<+xI^ITmaZmw!q7se?XBRd?en>}mkmaGCLX
z8}azwvZ@5dwCm%gm<`%HD5}aWD@-DG6@H}fArO8vHiM8CnC~1LdW^p4gA40;eK8sr
zKhM<{d*fpJ`TF7@3-dIGZxO_b)cCmyXVoA}ZX1!=tB(c-Tbb1ZupVT81cE*T152gH
zD*7}q-2^GbPo5VP-<_c7<@MOz<RnRpOb9p1n+IW+3Fs$p27M)NlsALE95>3FLB9s&
z<jv?&biJgnPW<*r{QP~O=;`>8>78R`{<2?CtioA!xK{d2T*$z=uw3|Qe9o462|p6L
z5J}y4e;^0rM<O=>nLGi=O#Db>GLY*Jz`kn_;V1KV{7Co#D|0Sha!VRrAP#-W<8Da7
z9%vO2!T42or<Pvi=5!6BR6URyd$tR)GhJ1hI{rcz+Jex7sU!T*<a7mYY}f&leM-~E
zVYW#V$-HOc3EQozeem<!Cj+H#godqTwIaPA1Y}20KwFJg{+dR$@&>6<J;`6wsA$Ib
zZX($TR6UEI%u$nqVkOS1TVUxm2g1mo;71zvpFm!m3gkolNaQCg)AwLa|7>NRwCP{0
z*fp3LDB}cKf)`H1ZGXkj2RN%nTbVl#!$iTu75(uM=)WE*X%Sv~C^DBf#x{bI912k(
zPD8l7=!lCQF;XZm;@}<I9k<J?4hX_a5p|Km#cKN^jf<Hxb;xE^sPs4}Gyp#fa8?bs
zGCM86)}J^*yH8~Fpiq2jhG7*U)aWWKGigpRqgz(h$BKWs6#D02>ONNbL(ui42c@q#
z3uS_2Y5GSr9<3w?$6rT;?EW%xs^CgD2PTu*rqmAzwhsvnPoKFMYcueU(iEFU`=HBH
zHQdus$`)_~%G!ZHy7AbPz{Im!AEYOqr4BRjEg5xiaxxUR4?36sYC09e<uMDt7#&AK
zJvQR|RR1JAzKaFsnS>`X?<Bmf813Iq!s9aoX5}QjdKk%`gx5%e(arwtlkl9REXHkC
zj+5IwNud{y*=%vnW@{n)9jr8Gv85(}_Rd}#z^MOr_L?^L@0q>k__<2QhwPHMi??J-
zRYzO#o+x0|RByDE?gY9{sd|Hv!CKXr0nvZKRL2{Phn-gSNFx@_^{+~Xqw2GWXyvxs
zT34cR?Wnr96|aPP%c$PoR(c@lW~J)ghD5&1gjF*Jq*X09RNYo;pPXaF`pv2?mG%7r
zTh#--s>=F)kQF}=>WKrO>Ooez7IZb~LFpz)tS4ET?hUe$<ly*Dh|r=UCui|SeJr4w
zJ*?DWer$O9LR9$FL^4XzJFyR0ABKB;l~OW+uOd>5Ho6gIW8S-Hwhyvv{5b}`BN+@%
zp7J}4<-8B$*p`(WK3sJhs{ZPJEyg#@n2(4MZt+@mt{bwK3>l!i8daxZ3;HwQJrzd_
zw&{g+9S6y6h<a9r)TXDY%o4g*_|T@R$jUqi=cmJ#Xoh=OneFgDhx7m|(+Pgi7@SpI
ztjt+(WuC>!IN#$RFYslY?ckFfi?eFHm3a^UJ>YXlKKQ58QgxV>nFac8;`6P{0JtfK
z<3t=59(kYxk5o;%FeuX3T!8$=WR9u}(@8v|TS%6sF9w<&CegD%=1JD47lLdiIVb%d
z%v`;-j7x`M8OgbF&TuQqeMI{0O<;j1P}SV{kBD3g603%nd<ME+!nQIZ^H|O`$IqZg
z!fC3y#L6_`pMF)<1y<&HxJ`w0d|;0L_@^&bHOX?^qeIZi!B=-fBZ7Wc)%EFJkh(?+
zx*^?*2_spW-WzDPQld<Lp5!uR1d_@KVjCHkMyMruVVXu*Mp79ewJk_xgnE+7Yic2>
zj8MHDNNt1$(#i-eAZ;U*Z%^1ULdg{PF!jWirRlRZlDr~KU#*3t^3hVRk5=2(M`OLw
zJ{qXZVK9?j%C?3}ISVJvw?DifyJTGqnoeld&8{iWmZq$Sr%9)&>g)79@Z%ckfc-Ol
z`#I1@xn++7O;t&h3Rja{FBPsQsT6J^smvpG1eup*q?)93CS_Xdc&Tn}B&lv~C8=($
zt_JD#{@k>t3$MYvM#lIu{xfD%Hi6_q?p*1kl{6P}myxm~ok+DH?MU^cWu&D@U89Ut
zR1Bu}F_Lz@J+-3&Nq4w0In)Q0_J}37^kZ+vlDBtsx$)N0Ct``^K1|K%6duWJeySR!
z9+_7$6}B_nRc7Hh{GUa-%FVVnWwt$vY@=se^<#YQCCDqLCTOLP0-YTNdUSdt5}7Ai
zn%Z!(SFNfsMUNxYKB(!4^`gy8|EgWn!Bb#!GTAk~3U@St9I;+zW-HO3WjV<11X5*Y
zElHJ`%Sftn&`MHuDnvR7mf0ErW7BU^MUW%b$5~645fzrKrY)pZHO=k}QngiilDe9b
zRMoV47m%u&wvbfv>qmoB)l`fDsjF!nX;n?du9j0x8$cV?G%*j=)IMNv>LoAZ)(=6E
z#b6bzom^)ak<WGRUtoSjBcJtQ?}xI)%KqrL4d9Xa^pK$Fj}8aR$szb(M!L$%)E*ub
zOK=ijh5v#hB+j>u^7sk~vvL;vFm_z3Vpe?FWoQ7Iq|L1K1)v*9k4~rXP;Vw#n(m7{
zOYH`7OnNV%d63An`w_R1Xu?Y00$S`Y?+elUCs~^A#^OVAOu8@7CXl#~%}6WJLQ9pO
zJwWU7LsI2m14(aVAl(FAj#3riZ66#juiCX}7-ZN7Ar$KLj)>MwR%6p68N8>XLOIB)
zxKbfcTB*=LQmN2HQWs&8TC_-=h(cf=GLw53&G13mcS+|UKf4!h9-BTK^7A0=;!d<k
z757%ss<>Czf>g!5fut(#EhJTOZx{zsKbrTJartO&A*qUcemqEB+?z?O;-25fE$*$L
z&EkH>_ilm`NE!4(W4ar3uiqCjcTFD%-5Wvb>}w&KQnpL&2U^*#nxxJ?lFD{1ByHPa
zV*W=kRf>Jf&8+0{MwT%@S%u7RR)|$??yW+^{_tuG;F0;R4pj&vd{y6BncXq|bQZ^;
zP;DN-|97O}t1Uxs+s5Amz1b|_6;@^-=0_cYlku0~{~gkZ-|xhrI20%GrTAY%dVm%C
zVIG_ujPO-;v#iXNlTcrAGSVyfPcKk6KZbuB{~7eKg}~veMFNA6KbD+ZRof*j+oH@i
ziJ&+LXZdstW9^AS@}c<A6R`GK=b3=T%79(vFx{&k;>?_tIt1bN!RCMF?8M+lRSQR$
zP|cgTcE+<i1F>@d0EY+3;oQ`51_!>?n0a1edxL|V?e`8iIGrl>o}*7$MC`g3ILxq;
z^#+R^S<GzvPNPNy{@j_v>XpVcsCicaYGM-gIfj~ieKGUYwy!U0LU>3xNj+Q|>vHf|
z%cNdtB`-60uqMpB$eUDRHL*WAsXIwETcGC0R1;r!TyLm3h-%*4PEzA-liI61f`#P4
z<1s6Fx4}auwW*z?7X7azbvo2MpK88hB_B7`9LS`;YPFpYo-vcE3h=eyvF$kU_{d7W
zVDOLyc)d5N#A>?z$w^fO_*1Akf@=O?CEqgClm+<5c5=0+nbg^`WDFb<5$}`7pg{6t
zgU7)%*Wf_%<&Qz=Ll)rve{xc1LAaGW3Tj@kH`J^QB)>J(oQBYu+h7?2Lrs|@L;qwo
zl{IgLnq$X9%~645;3L~^LP%?3?sXe$ZvQ8%sjT@W)V!W*?h!~P4K<}Tv1UaZYu5b9
zYL1kdJ_I8G-%`!X0?F=%ntZE2^YV5kT2Br9cW1IsHS5c0snfyGY3qHU)BV^m&(MkA
z0L*+KkZkj*z=VKjM#BH{w*u;02xqV?BGYs+(!|N*GclBf*I!3rNH2UGf1G^{zO(l=
zK)5_w-s7XAx4x3!V_LZf&T;lNP}^}|a(zT(cI%<G<DL&6$8j}w#hq5J>-30VocTjj
z6{}!tee8t)`4y=?J_tKm?r1>d#r<NQypz77IwXeuV(#@}+%IN_y}j|O&!NQR{?{|n
z>YxjS9dT0ke&%8vXq!JQ`HsO+4%}kf<7OWQDari|DU1gxiCqnhjP-uNsfF*jV%Y70
zm}7kqciAyTGa9yS@`xtJ1e&5HCKHH29^o6hV5gf8@I&Gt3`%~DL59gV4;q9QPq$#n
z$u3zv2W~M8gIy|~4U4fj^Fz`V_gW&4W;H)l&eCoGnLZ{ybQK0@K-yFFT0!fndc!rR
z6eO4A<z!_OQr}pXjK-)*7SpTJvx{2G0%E?tiPKcm$ESY+RLjug<^F#4AnpDA8bRCp
z`?Zjk`}-Ab_GCz$r<sJwWKMblCW5CXfSem&^*lbG1=)QU^}*=vI%a3;c#!&F)Wo{s
zgHdjk`D8tfiJk=G?H)*Q%S;<%{@Gh+uF&yVi0rL1O-yZ_ndThb25K~~ke@C#f#e4X
zC7*wR4m0uj=^vheT@C<wT3o=!4Iuf=?>`|}Oaya$^BV^qG6kL&ke~9}7%R5@DQ`l@
zV>0Ydc}>jzl-I_XDD^3?OzUR)c9~ZFv29n4Nt@`8ZB2}}<Hxq;Iv%^5_Q$p+rV9cy
zE{~L@Pfc<6(rfiy#kebdMvA+bnh<td<Zh;3NM@A@+1sewn3+{KX#sq7VrP|!IlG+p
zMg(~bz^|3t57ptAhta{G(?#RrC-Aj$^AK<i>&oKv?#R?-NK1Z6az~K%!J3f9mg+m+
zU?X@vLTtH}s_<d`1{7T$@ZQ=F&9g|HveIqBSj^IJ-C1+&gSno*Rqc)0OnZXn-k7Na
z-MUi?+O9hdq-EWSPlB$^xWp~V6<51rWMzbR|Bw#@i)0F{?St{K4s-H0f4o((WVWLl
zk5uU+vBXY=UaUCH8jJRL?G4N+b;vX}S*hhwH;u#&>RME5+|L^hL=lU>x*p?p2O$xU
zTk$$1s2(&|A)pPKi9cb*CsFB1t_{jb(+2UEFp)fuE5_oa@&?fMr1B=xYIbrfNW00)
z;$^sRcCxJgs>#!-5QJ1o_k5Vbj|hCTlL`4}CreDVRf!8fc8djZs><A|g&yfAtvGY3
z9<-gojilx3*i2lDj>W`f^KRnuq*dY?K-!6G0{tH+j;*RMafJMdlbCLZkp&GX;H?mw
zzRij+1zk4<w**4*48FimO$Ci+Fb292G@HR6o83~x*22H^fo$@8OCJ#XpIZ9hokv`K
zm^A;=2gIgUdzU_7+vr>RfRJAL;P34$eefYtT|EuleM=w6r>$@417db-3{oB)@oTrn
z8j|aSs4|)uzL%SbQiOMpgpyN?Dl7|RIF#7Ohw-IHVQ=J49dzq%Ve_0P|L$_)U{M+q
zUrkQLxaf+>iI{wSl3cupdpBR6r0=y-4MtN*4D-{M7)>RietY9b`MJga91@TpKjyEu
z!mEogw`Q-3fSibvzsQQcb&#glf`ikb{~Tn4elr?#-jKgA^~xPU^f3bec`Rmlms<@b
zbbYd;kyJwI#a3dD(MB;T-ABa|JB)P`)t6X}Y+?I+gK>D6Eq_sb9pxP?8?N*kENNN}
zI)8C`X$arYfE;>RdN|gQX#~0LkqPb@Z68ehHvh0h`ldrri&Xe^VOLX5Q0&T<v}DIa
z;b2TBFH!P$(6yi;g3{_0Noh?ohLk1_p)}7zHT*mg(mV^*gn`M0YNQI)@}|VEt5Ams
zwhGHY=P$<n#m{UL5D(+b-{7udIS2t(uJF0A3b`zG#$9fv^haR+vQ#G{QzUdlvf0QK
zLg^(|a)wcA>ArN|E0$Pvt7}D4#kZ*I-k{~7CKc2{KKn`etLWLwV;Fv|9E(Vrg`%0M
zxIQim!=b;e5J(+lA@E6i+?IB0cP&iZD5Xt#UaKLnC+%Nc&8rZa4_Ti52H4%qqj-0-
zS!^j;+z%F<1d;FPPJ&>ywsOC$(gpt<cN2gz8FJhU+WL#FWY)0tV1(uuTd89na8)6e
zzA^DC9!K^;XxybNA&xG}s-J_ewCee;L=`gbMIG{)mDtLV$fB43+(;BlzLmQT(Pg5(
zwz_UOP*?n@@v;B;s0&!wxml<1!$5M?J#I0gW%6q=MzhkbG7^ghQ$w%{kbMwKY>^n=
zPUUXx;6{_Jq|Dd2^%W}jLdiY;6>E3Ba!X|G1`VmIdV{vBH^_fky;Znbw<?9FdM}c7
zt58;N(2&9KgD30C6@y(`PUo`_pMv4U?ny7{{QU?kecl@sAL>w9mw>$syLhlzFjWP+
zm{?-V<UG``_4-z`e%Tl;WY@2*RZ{}uyEPG!PZ-(6@`0~bppFdsERdXapPNlx5t;|~
zsgX?*O9WFF8Cw<*OY~1tL;D~!{d4R+^E;XV(KUrppp$UslZK9bgj%^GY$_~+z_j>&
zS4Td>^1!Y!^pRLH=+T?1P4DQ{n^>ZM!qi(v`<(fQ9K3Z}KwN_}-#KW7NyMfcte<0F
zqoO-)#Ramkp9BqMY;3u6y`f<ru*!cONPcHnQDU8gsoe~d5lakeTi6eeCCtK3FQfaB
zG5p38DD3qta9;=F4?togX!_tR>@5nHg*|(+Q`qw$|5agMrow-{us2IyLKb#$ij+--
zaLVH({93usU<%pJYz!o`&%!$TD8YaJ`#|cvXWf!QEYTxrmM1z0-BU47fg<KFP;9#V
z&lHvnyUdFYsWViy!w4JHViOc+n^R83qro)WnmlOT#+2yTRE`b=&Az3^=qD-%!g(O6
zy3DMOGjAKnv~w`cJZ&P=f1j7K;gWgjGvE%ZwE?>X+ZwQ2@J};fZ=_ltv+#@6@#m`1
z%lwzlg9SrE2q-&22V7x^Ovml8<ps|C`&O66MJfa4qY&WBCOivI8;OvWMejZo6i@2F
z2zcb5RUQ}~<@x7S6AjXCqCsk(=qr5>^TYOuY)s}G#yGWGCU25H(E%qHAi5A^a7wqV
zh;G>j8f8xbzERODz`oNMi&p+Q5uS)$qchX+vk0che+1{X{1nCO`~Xw5EmFid`E}`q
z=mlpFW32c_y#2|8Oh0EOw?RMU0DaHa;5uX!h8f{3nHZLHNV3;xV%-~}N%kI13|-_D
z*KV+}EcoqvRg$BFCWKxkMs&TH?p;pSniySY6EeEa^*ScYsP0{wklnlVV0P~^{uvC=
z00SVgagH)Hk>15hb9A8<v>sJhs$~QrgQE%<li)zkiyD@LHmlS?jtA2NIVPqDay-x$
zV3^nrPoOUhIq4VGK+d-sqb1TWtAU*C;fm%UMlEQ25VRh&)6XX@2XbVVZFZ_E4g(b%
znPnzsXPJ%h!Kky$gzPLcF`Z>LWMr8M8Ch1Qbzw}MWhP{2nFmu@COd!!=-cVyrC(JY
zKoip)KoepIFnP!3A#td_m+e^kHLIv}%YcK?5ye2_gYl3!N=MsVLg@voL!t%t1m|Lq
zvvnv-Lbnz8Nvu35B;M30M-Wk=MEbzPFhX&JtZ27mgs>K5*B=8#^v}0EP2~o=h57aP
zaoSbxdt&7_hs%9oH7e(DD}FXdt;nX*k`=ZIboxzIVR5HCs_|=AScPExAB0_DP0X&a
zCT8cpjj@#I+&3XR_f70S9u6`ptj$k8XMA7cOUzSYTVVjZ!e)<jD{L+3Ul|636T-Hx
z9x>8uyr$a`!u_Tr<~JQNzv+nmpE6w|&86GA7Q=L@qyB~IJcHJ<(!Jvyw3e7}(3+TU
z&{{%l>pW{3$(!H(W8b{5MNP90KJnA<T5X4l-uul%MY5%^`O%?Ew^*{JurWRdbW34F
z?AHKdOJN@hk}ZY}vBi@uhDQWj8NUd!@rhu=f)>aW5tEQ^+d#`hTGXd;6d^u#s=4#9
zQxKvS&f7mEs!=F7gFeibh`k$mT!CLJSB(a05nYW+?|_4B&@hwUZO|}*5%Et)`~~!=
zrdaVy*`Sg4RMnt0f=++vt(Db~;;)s&{I!ypzg80aKUFJRU;w*Trj7=!J&<b9zuKU+
zt(BOWWWGw0#o!Os%JqM&R(|ELm6#^gW&ro&KTs<_`ES=sQFsQ*eI3k>vMItWuui!@
z52eb=-EEiqsqK{eX(;NM?{^A_UNtD`@4I7HkIOpH38PGt8B!dGUxzx-NI6{siD4_)
zo~T1M1wUHx_4r)81>tGXPa|$>2D;482IBXFt_Gd{2@7fSZ3yX(f%p{||8E4%7c~u_
zTS5PxCv)PlJKTnggK6n_!1Eqax}Ti_alV2tpNVkLbU*W;ZTGVQwC#R2kyh^!*<)zc
zx5)QQb+UfSc>}ei)qAFTkW`;Nf=1B4NBuwe5-q+H-fy%(X1X|#9=rwIwqw{_rU$-&
zR#1}hQ()9Oka&lj>~A#kw2S?|Sm&X7xp%33Rrn3^av5$#UK;J<83?y>JD^PT9)mKm
zLm<8ydE1P5dF(~rrc8WoCCJA<q?7rz6>q>x0&y&OgI<UG%RysFt@sCd@Ff176~BFR
zbaFrsKRX;h5`+Iupoi`nNXvWyz3pZ4-DdVUBU?!8Yys(H3us@qq@a<W&SC3D$nf@U
zn7wD;>pw!aw{J%4Zu@(QFOd%W=mY|3ke80X{IjfD(_zNX#v;k}f%rdRh88HAUld48
zd&j+9R;^xEAy+y}VVodcY87%lvsy*Rxtvu4>E4!H&#DQuUeBr(B%VC+eP6>%lG$?k
zr+5hSv1>uw>si%<*6Ud{g0$DOY9XzcAxj<aShX6YZPhx^|FKoGFo(~og#1>Om~GYn
zjrFV!gi^lstVR*~gX>wv_d?BG1_P!CSm}xqyweAbn%ftom?Oz<Aj=iG8_2vOcLdp>
z$lFkzn<VM+)mS*Cua<hysPBBGth<4r<UvSA<drkvGyoS??mQICXL_M9HU+vj>rP)1
zWzx#shmiMh=3fiMAIGp<D>TTz9!UQcbapQKl%3NHK-Q9+nBs%|eSJUcS7NH1B4R??
z+x9?Pz%VK9+dwYU;u|oY(*%;+Hhc=Y6*RVONQ5!Y`IF|(2Ce(xf_MnSgV_^6mlebp
z;5|+)>8%Um)fm982aOjuCBr~Bg0B4t9jqcSX<?)t3gWBKaHdWKjhFLHY(zox<@~3Q
zghcUQRNprNLH5gV6Pv1EhIiHR=;P{_;U=VChQETB;eB*W<`_A0n$b{=@%e4P*fufM
zKqdEkCM5RJQQ5w9uPR8afx;f_&WMN)fEDYQqUwV9SujU4=$$78;w8Y#=fND;hvSvB
zH0Yf#j>LC|X<A74i4?_e4vEe6`wylDTO`Nl+zkuOM|j^zd@1<lN#nlDk>`z|!B5VB
zd&o#f;$Ycki<6L<(`B1o3({^~mXTI%b_+<mb;&M(0nSd*CU0q8@|mUPqnMD<W^d9l
zlh9VTE+%BRE*?y^E^>}u9x|aJ{euROwtvtB+V&4xNlX7g#K*!G*@eo685FxbXxKJU
zyk|&6wcQGtIU@@aFXJ6sCymi#={~BUa0E);GThU>MwKkUJW_NvN9nlqh7*U%$pR*X
zs?5m(CL|{dq_%(_JLr2^t`ZZI??JQ)ahd|vF){s>r^p0Hg+yPR`KPVOX#5vPv*TaJ
z?w0p-<(K2w!+8k6<AI=OHnd;|T%4pX#9)RLM<c}Wxp^}la4YblggrPBe))xn7($8%
zA#7V#i7yjy*8R<jtymZm8*$d1Y{7pW@n(St_uet2mMO_pf?9+=+d{0-mwEOWeNm3F
z;$<1hU0~TNFx+lVMDVVKne;PQth`~JB^LH5c>rV+$Z2ClI&WcklyI*^{60&(uWx4_
zZ8p$~AC2I0j6rWU$cmo`x{frKzuV@nkoZx@En{44{L9g>^SdeWBZw6!?BebQmQ>g;
zX1q?Yi%5^&gz5tJ3rmZ32KTLs)m^(Gtn)GH@d#}}Xy-Xadn5D_9hzb2mFXi9np%(0
z<t39rR+EGeAkuua*Wqemzx2ECU6+BhSE>YQKiLH)UfFf8oV2QYd60J9YXGh5UR4*R
znc**)kWu$?Iwnh<u6rhA*F6trKiN~;;w{$Qnn5KPEZiz}H(C@EO2p;U#D<CyE3v11
znwXG&ns^{QO=O+=Knq}7mKZ1NlnLoNWkPBKPU;R6@z3<lPg1+`<o6@JP~E9k{L^xb
z#KUxjC02U3hf&l>f0(WUnf=5P@o(erAVw|8fmYEu?*_$AU6pk^fN9~{R6U@RHN+;N
za9#2^AH-SI-5NulXq-iz@L`-qJ+6y4o|-0(QI{MvnyTewA%}C%Eimw4n0x-s?Ou#b
zYrxcuXEOzx)V-*^w`smZ0W2JzIv^1AK(QIAJq(CdZ{F+4+3&ltnDBYK;**~byjUMN
zu{hEVbMPRC4Hs6%&m52EILNN+0_pzU@ZbWC(W2$6Ln5u~9P5nsdwOVy*>C$j;XGb0
zg`WWuZh|gyuD|07QJ$6ScS=OuJ1-zkALmXmp)+sg79->lhV0`H`350RG2{R@L~%Rt
z)QEVMAqV+Go<PXk49UA8N>0DiBH~kqO!J2<K}d2wLJs$bY(PjcLyq!?O#e$n^kK+M
zf5<9?lriL3f5`Ty<MS+r%=U*|gOFVqGS?rHJ|iN&r`GfQA@dOu<~<A87UIj#v+=xM
z4EuyOT`R<q=oyBhc(@HmXt)vK;d}5CX~j>!XhGfUQSrs2c)*G%|9)ZBi5!NgmL<bp
zemo>B5#^r>D+0grXu;`-GVx75w`8;jNJgWx&k{0PY~6~0=(jQ;M*cNm#lCnYAa-~a
z7pDiU*cBkEd2wVAU$(Y<3Fb<RrIK5;MN5j^u}+BPI7i-&#jyBg*VZ55;#7P;dj@V=
zfpg?WaNukP&4ITf9X1CMxfd?BP9rr#n603QU`ZE|YLkx4nxL?v(W_uVCO7uC^#Sou
zoKp2+9|yz+UP#q<0t0O%Mn^jAyF{cb0Ik$4aD?D-J;I7(5#BAIH4n-oS()t3=&a&I
zN@7KK1jODrnM4uk>~i3(1_u%825(k#ABATW!uY4M=Wc}QB)``nlgvLAc2bdZUx&A(
zR_EJVRh(jpQ%}}fZF(vowtZS@RgUj!>ToKp=C~YqD<s<-MC6>!9PWoH?$_Gfv$HYZ
zV3y|I|J{H%94FI!;D-Tm1y05Nbe98f1$Uc+h+J5Lf~kt6`UE=4Kb5W~grP{XD2vBr
z5#XN+JEEtf)w*7iC;wE~s|edh-PcLo$3GR;HS6T=t`LOW<(~>$u!X}@`EgPHsjv&S
zL<6aK?)-_gG5=K9B!r>JQO|?lmSNquu<zU74I_xOyJ1;Zmv3NMLzhg;hv+7*l~p13
zBV3$+;FJ}HZcIH+W!WnPo|#JWHA*Y~DXngUYX*&d6}l%rH$sKBK2_0TYa#*BzW_PK
zI(!(2LA;O^;V=E2WHCBax9<{>VHxyql;9s#82^;uy3LVSD(oCe6VU_kbrr*6EAVC5
zLUhe#QabhwiQRFkqzoM77@yINyF}#NPc6IfKc&L>r=&gknGEwKGYfwJ$?WyH7Tl-R
z635^ixh<0UFo@Z_=!%Oe-@wJhDGl%oh`V{A3@}*O)+HmTWb;Eke%Ucj0^ji<jDJd{
z7Z9cm(4blgyB^0zzmB4bQySnb5YO>~jo%X(HwdI;^-<5)Sjk!;zm*%gSr|HhZK;du
z5L%JXRrAV3w{FE!75fed7pNLJ1mUqIUs>W2oFiuktVk9Kf;vXzK|o~W9vCl->_<mg
z<yT-3naQXRdMzj-mmwNzYN-X^Ox7GUSU)&-7P@z?_un}c(R_CvhZz`J=C*C_bc@-8
zZ#mI!XcNtC^IJc4qTSIZn%jE6j}cZop_|D(3*b-X*)eX|q>K#Xp9-744wX~2Q7Mul
z%0CtMASlgq@6F|X{8M4?;o}rt4*HkLy3aoq)|UlJ8GU;d#y=IdEmo1stFZN5B~SjT
zut^&od0l$SF#gFf5x!s{ytFAWc4Q7MZWU~Pe^`9=233yT_=*r~arRk&$L@F(v`%R4
z`b@&bBku)8Ng^Qne20rrOHh1)eUJM*$*0vI^+X~YRgz=JqGNw2&OTqEP(F_bbw?D7
zJ}=?o)p$U$nS+aK!9ubbfr}kF2gD}wWI-;7p@&b=uZFDHrkz7dsSPaEJ9UxuhSHSN
z5Zey#n4HMTBhAPQ)B|An3kBj~^;ohW9I?*RLSh=uKGRXZj|TA&FaCmyt_O$2VL1Ej
zL?>mjYVRp8CEINg8;GQFc%x5A6m<^7XT0bbLpuT6T|)bPUVv3Vk?;p`_DLbyEF}D1
zoPGM^A`Z*$gtN~EMEhqaG_FW|pCCde!^~IXWVFbRs%TLAJS>jpV~Z|M7OSGcu=y(N
zd^`JNk48h{8=R8;ZLr=toKmH)Fm0?a%q2sfIwB-~z{wCehPSgwydsN4_IvafdMWR(
zG*E!SbW!pl3kZfOFsnrjRu}NGWOT##VJM1JGyeR3QRcljh3LBmt>t}I?6E5XBC-_E
zCB(+|QMVR|fR(KSTU)A-QZG<~N-Zh&T2pMmGW=4C4JffvYa=W+>za_bA7}OoikgN_
zOf-~zi=ujzgt1i>#$lL@Ux0)#9;HO3*2*iD!e}Tu_{@N=TND*lTU`+h8DX)-&jiJ4
zoY}ota!ysEb^$A|s3R0}Eoz=m)X4Tk5rilwEVk&Cpm+wS5_O#tbw?XfuX;p%<P+7c
zJy8T9$_a~|@>)==z$ry_qJ3Y7ILqoxvx&|!%VYQdf|7|dyC2$zu2x7)#;NVll{GfI
zCmKO_=!^Fr0|Z{1DpMz`3vKae^!=>e(n*V}K`?@-22PlWJl;bxzqt+b7fj~w`IuKV
zda_e7CkW<FSgcQBKpc%TyEW2uK1TW8z{xblz6P-^ChIY^nZss=#O*k<pCQwaggcsw
zX1D*ypV&!2oW#yl7b>x-X!J2mOj1oZ6N^U$D-c2G<Ah}%?SYmXAOvM59UK<d;Y4K;
zk?LCtXyL{-LRXtY*P24%_Y5s<$HD|5)Cr57do0q8lSvhkt9r@gbw$hM&C3yNtL(ho
zQ(ZX8o9dCIlSdGeoG=l|NH;h;rw#MV6+c~JZt-!q{U#AHj3@g>QMYdt%i^u-Avm)i
zBQp>08xXhRWSbB>Wl2!{9jCnb{sQA-Jlf5rII~A1+N-&+*m8eZd?7C8O>i$n<P$t2
zFt}U(vEM4=fjCw<SY0Tq6i1^S@V%Cs>3W!#Agtnq#oof3+n&W*)s~$?qJIq(Ito4O
zQOAYEML4rt1(7qw&;bSS?lwBSZtC!{sRIh$s%~Z(&^bd8Iyhmm<M3Fx4<{{@Iqoe>
zJcN_Y_`Ovj5!n$c&?e_%1nDiD(pp>14T)oLswQBj>=<Roq2J*xHnU}i#BO!}qOKeZ
zjll!AjfDuJ^g3Z^1JDP_MzgoK;lA3#eXYqo8;!o};f@{>D;+^_cfv$uZ|Q|*<LJ70
zbuX8F8r^)2R2NQ>FTC9DcpHV1APnn-#kN4l>TsO0QQ4|BfF1`fn7JGNX<VGUAt2ts
zsh*b44wN~4WgCSaHx+u>r;ycNP7{PePFQT*B|&i+PU;{c3((y{nTnzx<xTolvV&!3
z+X!{#q&<fYottgCP!WV-oiGvkdMnv<AJT^VnTnr!E?j0Z2ZM<n%vuBQn7Kv}>2Shg
zFQWh08U09A{9ZyItzR_T>`0212IWKlpQfac?7qPX;<Kq=H2SnB8U2(bf{^5diO8ql
zqb@|VgK)QPB;_*IDt;;%Q%vS4d{2F5mJeO{2!gp2mRW)BSqhyx)V0hg{Qs5oDl7KU
zx0V?69cbx3O-Az2{M>G6pnRIuN~mr(*P1Gz{h4&CX-VDw5QLSTuvpprus8uHYqf~%
zQmNX1bYtzrDp6Ike`}YBz0{RcBKAjbuT6;{2vJU$>d|J-x(E(6&McM$zW7QZHsB;3
zxJrmOXCTcNSZGbuF$aIxUG&kgxc@?^$nh65VA5lFNdC2*fJYIqqYTJY_6mrLaZ<!b
zy#r#`Efig{EFkJ}65st~e6WO*^w+lq#lE*oI+i>wBu>PcJvMA*CY%@+kKjZk5&8LE
z<YXv2>L0L^$IUzhi0fv~QCG@Na5LBJX4*-+nFQgGIbpGq`-GT+Q$Db+-7+XX$C*7V
zU}aYHLC3EzE>K>|@jsXJD(ExwenbytUv8t%cOHET(5ZxWN}p^f`p`sEpR96w2|^zy
zEOr5yzd-?fnkMGKJ~*k5h<xz?Jj76TEckluFhfbwMRTDkw{s}^%t5By&Ppyp$aTVE
zMGp$GA5JMZJvS)!$EoBV`jC|SL>svudE{>J$vt{>J8}s^t`ipf3z$EPQ_7t_ASiCZ
zspK9hM|HB>VW7ZUKMn%ocmgxjh0b<7%LbZHVcn(?L}TEDiO37R@Jc3{y|@kY2TkVB
znaokm`Qq5Ed%Bvdx5;i;?68`EXvCTQJ03o}j1Gvu;*<%TfbZd#;*=L92OAf6qbK<j
zPW7;O_7F={N3&bwLq9v|VcE#;55!6O;p##qy*e6wdx)uBwQ6JuBI!<8W<7Y99g4b-
za=i!sFC>k2aQdYIaT`wg$ee#sP&DC`iau~fPz09ZLO#g0fNKs1`6WX))oguZ>K6W5
zD(Ym*n;127EvK`EAarxWMC5EV#9%%cciRb9%*QEy>H#p-$9z+J%n5?I6Bc^{yki@X
zSm}NDv|yKL_L4S|9x^38?~_!D(XKYhAP7lLn27XYcO#npwhi;*e;WDMUtKsh`Ud0G
zZI}}Tb0;h|2E5N^&qemZ=Vv(*mz@k&UW1)%N;=<^1XuNNPcpPuK@gIhu-N6`{T@zP
z2xh+@5)a^1V)q@2DGAZ+Yi-1CGR1blY)X_?mB8|7^cYXwELR1TAjCRhv5UZa4NfI#
zt1%o^&sKw#H-Xa>b5$Z{nUYXZ*X(Il1zk}ILXr~}8x7tU<D|<iBBe8Brrp#=(kfHZ
zyQU=iP|h0*I;XY|1rU;)u-IVmJ{G4m<>i+J#d|na0<R$)&G!1%pTM1gz<Rn_-%njB
zTV|ut$<9kg%GFK}LFnX!#hwB4cpU^t=cX1EisjjDMBT2KD_b_1lECd)Phrt1B#0C`
zVX?X3{WvAj;|~8V<XniYhMtGQVnwr|@7yFRx2`V`r#ahJU5KsdGa`QUYK%Y1`mhy~
z2t@j)L?PJ;jGYShD{v}v&c;X>(pYE6QZ2~&rmVkdS<*j68ZT-ujRYad35(qY-rwU?
zEy$~Q#|TMl+DQ7zl$6+D)B#Ak4buhMRC0ol<b=icyA#g_oE$E}u>T8EQVm#n>%gIk
zxyrY>K1pxB(T*g7kmQ8Lo&xW}7i~%X)=EjYwUP9aDd_{Br0dtTBZ(j+IbpFo!Fv-<
zm8M_@6(E!?-iS15uTGVT?Sa5=Qfb;<UFcFDiXJ}MbSktHMG&%_uvj1PK7#z&$KHP-
zri<g`^X@79cdQ4E=UqAe=a81p)sW#F=FeVFb(}e6EQrqmackk*>PqQ@hSYsu$s(#7
zQhC1-78?QPr{k2p`2*eziK}rcGgNFZ<@VeJxq6UTb*DxFajM36b>WCT=K{0Gqs0=0
z!JV+!IPkt2r)u8z%F*@8o=Hi{;KMO%Mb(Yl0XjBsQWr`XoV7DOBTjl{Y=W@46BauV
z?61Ws>;H8VLgG`Lvbh_w-n|f!ANEJOLfO>!jv9K<co-1Zo8MVoDJ9^|Q)8prC@)qf
z!w8ENObCkIa7wwqOvFT{1NFt^>BhyKb?!xG-|2Y!ffMCJM7BBv1tgTc&CxF88tE0K
zk}8<%O#M2BqB{&W_3NngBM2ioVX^(e{tBF`sp@ewHoysGyZzvp!WA|Wppzqes|#g}
z;!t$DM_92EMi9cBu*_~?e?CqY{KxShn*o{~m~UoEx#v4_Q?A?xOu5hc<SuScE<wn3
z!eUui_h6hVkrlJB4@W2~esmJ4--7f8;-qkxx=<-Zr{xrs5;wbbr-dLSIboSv@V*2m
zQ+O}_e<qEp-F<dYOv9<FcKVDUM=VaJ2D*wxq%(aj5T}aWt1grV{i4yeLro8&pL+HX
zL=|(wGQIv96o=u&FmkN*;-IL!1hn)op8<-e!$wN=G$`GEGNf*$E_5-EM*q>*EJpfS
zOAu0>u-N<Hz2#Yu#7^R08-n5moXXrC&gHAq>`d^r6RVol^MIg<Ql<AAb)m#smN6xR
z&6s}a<e#n)+Z?>7;8epGBd(M!*PE2&N#Kt_9J9uMmKRDA8qAYD?vie~2qJ+_SY{G<
zUx$+!yMl7A0*#EFa9vO=#VHd$`Sze#jx&1)JdS(s2#W7<X2%6k!Vg*=6zD(AhHzzt
zZFHf#1c;;Cjp{<_RvnFgg1KLAq0{{*g3!$gi_HV?$8b`I%s$tkLgSQ;$DP+osh_ox
zn)t<#+EZOPQkyZey^U0Ykm`hG-UsjgOgUSrxs9?!?*mR=)6Z4Bwaa*>DG5dTK2P=4
zMVcVo5+^M7K9~=nCF#g5ywkl9k)lVDj!^b_%GJ;8kgQ2x0&(gxw@ko=N+6o<ZEmuR
z1nPkpf=Hqhmg#j+SR95^zWKSkNebE;QEWl#K{Y|~)(Jd9T{)5p4{ApeK|IBruuT1n
zcn615nsTF(bX6NkPkJQ1;*<1DtQ|=NIjCZXiAdpkSx0^%cU?zRKR$~$dQLeUqApZ2
zP)AxfHyb})M+l-sIAJ1k*B3yd*#mI5&0HDjB$N4KlQ}Z_?Lw2eZea+5xf2!}zX2^P
zPC1zVG>DEHaUmPFk}sv$m)eN^#uOV4$OP)FL6^jtY{3>rizNuLP8cRk;zc0bu)(<7
zo2I=LKb`T@OzyB)zPs6MYKsv>f}OC~EHHnBZyH&$uTB~loh~#k9>Ilmk=@h1Eg?TP
zXlkR;T8~EGni_FH_!hG*u?K_!LL(<Ewi3)!P(=BHPjr@|1_u3!-wOyzi%xuAT`AK-
z)OB6VvZzH7geWI0_BEIf-%Pt?t3lWoBJw=umZ2bB(?;$yN|JhJyl#pG>xJ#*C_&_?
z6DA^;9v~Biis4jc)n@bt;#7fQ>cUCWq8rUdQKyL@m^)#y2f$lQM4Dvpb_6IS;|NOf
zJdn;YC0%JsLNab>FBt?O$q9>11@D_FiA85N99sKAM5eMo8qL1nMr<f-Byclz;nasa
z+7n9<Vx6$qBJf^;Q`Ni{ycmb1-N4G5z!|2bg+56SwkL@oBspQRpTK*UI+Z{X30@ZB
z@XkGLB)wru`oxq}9*ypMvsn<!mCHmBlAN&2Nbo)br)=mSd`s5%9ua?%Mgnn4$KL8f
z84uO{15a;VS9gLC<b=gmfOp5YAxI9C9ke?p9YwQew2^ePDd}OKq;Ebq%b}J;5R#m*
zSTlHUz6YLNvVq+8|0C~B;BBnF$N&AD`N6&CT*EP4To;khHDn5jRF~4Na6=i=JP0Y3
ziX<YH&_qcxrIJ!<pio3n8a0thBn?V~=HGkmy`OWQbMCD^-`D5+fBk>2|Np#R>pW|%
zz4qQ~Piqg)e)c{!EGt&umx-xb)R(4143VnwNyl%(Y>gKtF{RwxM+y4?VAAwD{UsIR
zbb`vP5aawYP4~w{jsK*)3L#8lO1ZhwL1A?=U<P}&FVrz@C==6Oe@wq-#q?!)F$t5H
zQf}@5!k!D5G~IhK&Y^;$7-_O&4AZOifkSh*M(}Jy+4dBQm8Lco>;A<|iG)dqoN{v?
zB=7@(NmTc-x}fGrRMudav9fIXN>#qs4UsCS2YB_D9<SMg5+;dCxw+#BdlMiAgAHMG
z__!m|oL%(vd@K3ptOJ^{@3R`5&3&>y44BEcbyjSE*}c8kuH?Aiu{o~oINng+Q_*q9
zPgH6>P~*0Wj0q<tQoimnzApQ~)LnN8ulBwMv@iKEav@-R9pEEP8`m=9tB4jO$#Vm@
zDRms6ecdpV*EE3f)sT;ztgrX<E+U<fL|>hd{9Rs?>8JM->GW<eTgFFkw}Jn5gHl~5
z*}&(6>=8mI<mJYxz<V{)Rb}<Z*4Jf|m3kJ?D(&P$ghtamUz_y{a2?mPO|-93OFTVh
z;YQPye7_4O<@A*2=Jsr_)CizP=YSKb#20fmT_sI*AYD@Jzir1XH=X7OO`20;?ia`L
z4cGA|Jhv0bnI6&ce5Hl}5|cY^xKb;C8ao1x{<z2eWHhIQ=EYQvc@f8L%2)0qfEv@-
z)Y#yDrG^7F+OUDM(_>alhzdU_)d#3?1b&|QlQkhgi(OsKQ7;3UXf%{_jR8$m;FW40
zK>L~Un4{hXv`gr5N1XuF$Ys~)<R`3)sIwJ9yNEiUFatUCX)E>=h}KQS{({ghB35g?
zqs|6&(Az;8ZLof3&_cC~`1ue*yNI7I@1Uq8TQnH*o}-omTG5X{n!FFOi5+7H3;8BS
z2ub!|E%>fN5+|V@e|SLM0_c3ZtV2L;0BS5Gt6m)(Q29eFaj-VG=H{~qB7V*SSt^8R
z&~q?rCV+Oi59D(p#O2P-++h#s^vwP)sCEHbgDR|-p8;s%VfsW}3KH~>5J%Dt=l~vI
zAMV$H7OUTkL(u>o+9xF;Q&{4s>B)R<3TQv0&tO~%Xm#EN$sc50UK$osxo1I09?aYn
zQriI`R8qbse-fy%mc`GjXfc96<s{z%kBv3_$9e9t_?6?8S_X*xq1RC_1xNlh@Zbc)
zznABm7XOoH>+22wcAl?Td=yRiz$2Jc{0_KLsapXF^EsaTE#7E~Qa=ig%r5YnQ;p0Z
zo--}}9MAn0FQAe41tgq_JfAUmq~^`3*4V_nKl;`)5(99$570*9g<F}8^4*R$Ey)45
zpcNpYZRGif#Ty|t01*DIJO>MohWE@+>J32neX)M;3J(9W6-q4y;5S+`Fv?t)MH7M2
z@cgjq2-H}coVkh*jREoe3(pp-4L+3T9R{zUeexIAo=ZD17z#5T@O~}`-wpo4EW!I(
z*4JfNm9MEGDwv;<61>7zs~;vC{U+5W3b_EpV^@bw6mkJb7E3Mw$z<sZK>RH40uYZU
zIpN*a@{x_VqVP5Z^idFgo_7IA^2FzrngB>XZQ}W-!BcrtS1bM_o8j{6Cpb5ONH~z9
z8mL?`0@`&aUt4N4zM1~T`-w6QRtIxWWIvPl)4WOn6>r0bo!&17B7#*u&Ey^OeOTod
z_?Y6M!FDZ_Z1I9p!vN8G5zh||USYpYb}6z>X#p)e?^RUYX;j??njk*3p88gZB`QI6
z*3>**bmNm(z<dN+p~SLG2FPiP`p`6w9YN9_LDtVon!?n_D~?D9eWrDllF&gXFIlJ5
z0zj01hv$QWKjlQ4znE%O56I-%3{WoXr~CEP-iPEl>y?@V;Jxk$8#uOt^qx=EpR22X
zV#J1!y4pH+*Q&;c`B+jW`2%CQa$tlfrg`^rIK-^HkeWvV5Xid`e5)j8Wug_8be;_|
zse?=$QkEsPJ4;GxcNR-(cP2~MZa>Sb-5w7mQnh=TRYUV^?e_D$+Km^Lc$p-;U_CT3
zdWT-iX2n-zv53CnVt9(i>@}*lY$#Pl6&tOeXQQp4&M>t})N@MDpcW>y#qhDIciLiP
zusCn)x(!M_1yH!DCRjxW6QEa0EU1!hO_fbrPNe;LKf{W*`y|bh_9D$|6ougZH1B_*
z9X9d;G}d<qRj<keVtpGWY`Tm?CzvCRLqUea128N9CaJAZWF3s5eBuNWI}MfFTeg^J
zn%nrYtV2kDrj#}>9!tu=GcSH#%Di;5F-Tghd8trhd8fd0O2uqwgHc3Xum)qamGBHk
z@(&8F)yulz#A4{*tNc5q?~%xy1(Gd!XRz=yL<f?02L@=KM(fBStouQ=bx3)xuRRaJ
z<L%mWV(*^;6D<Eo6JEUbk`zaYL27)dQ~7$C@z|g6n)ILzEXzrkzSLf_aul(8zdX&#
zI4?+8#$27fNvYX@*qh}x*`|~}6U7!v$`b8Z#CqB~+Oirz!DO;@!FVix!T5Qpf>~#S
z6D3W-Bu{!psfmEUbr@9^O6ypM65h`$;cqaO<!>;C^<Vc#b+=kwnFUhfpGlr9l6<MN
zkqTQtORlk2Wwn+I5tyfik`p#7wGtp%$=y6x3C=(#xkag70Q|`FJniJDr5<wW3D6|d
zIix?V`1*C`=v%dyl>N9tE47|I#ECnx_ulV#5bDrWA4?piTev2hC*8tAy1)_wm2Tl~
z@bQwYl?mw?y<aUIWX9p5QUz^4=}DOisQby~I%_g2p41D|1ygT#`2s)0gp~JMIzGdS
zH-9~oCAPahyq$#Z*={d#>A5`H?dMtBUC-l5&2UO@KQ*M1#cwEeEkH52U%stW!*{@k
z@$PT>y9~bpAu8;&RiMB27!#x4z9wJrS$1F8<iqwwe3qEO$~$B+31xK9@b0`5w{WNc
z=ur)Gekuy85unZ+0eynVJn)J|<^++gf}0aW<U~iVjg+H1l7mdIgJbIGjtrhXy2H=&
zj_%0d-7Iz{E{BrT_Xo+fk#Z7=pJz`Z@w2>>NHTc#BoaT*JBcKNr(-5^`6a&I$=e&N
zfYhR+8s#=;IOt~`G9Fu3`4B8#D=R2j&~P??6utSGf;^379@7b1wy~h)4%?F>-eZvl
zpukh+*mMQ&(_nKKOUu?LixiRjpmMUv5RGQkWUp^f$%^l@-U3JiAJ6kigV*h9wKlfC
zF9A>0fhVqFqR`zs)<I)xj?5iSuq<oBWvrFOlCf46OU7E6EIropv%ImE$CF(28ctsu
zr&KGi;rMy!u~sU}&48tuGy&-syq_JgNWb9y?11GjR@l6sH(;5_WZnDyZw*+Ikq?zR
z5|DzJ%kwRZxBEz`ivZy-<@vG2W80PL3<&>Rp7&UM6VE>lUU!7eAV%?6jMpi^&=Ork
z;&nJM%+!z|=o*7Izm55|Mss`eq2|@rw<NaPut1LPFsM1*&I#xf087BBVsZlDc!SCb
zfXfXkCjjm=sGI<p$knoP0$^8->gu@G#vpA-8&-V+;LDaPWo5@Sepbo?OC9^b$`)u@
zJzLFUNgc~%={n|Td3DU=`Rmwj8-dhoua5b7={lBtVuw<D0ZJrt(#NSjad5g%ywmiF
zbyz~w3&qLSpD1-6Acgn@&%FjuRoDB8mAid0^$F=Dz27hp+TDNKWsaaEye@N|l*)hE
zWo}KEtf%SUcA2$J68v4JVP$lg!t%OISqt%6z8Ac|<@<TIR1zT$weWt8LCCa&zI?Q-
zy1stfu;TCe`fXu}5}V-_m7~PJ^xG<V@29Mh0aD7*&y?x}fTs+2e<E;7$I~>Q)Xg*T
zWkFhP+dJ<l%lgST>NZk2(qRul#m1`~-D6J&w>|b6P_M_{5AOBY1q=*rk6i+4du%V$
z{5^IC&-U1Up4Ve%@X|fDpDh<XOONgSBpTae`&nL(ox!s`wx8$q*crSsJ+|lS>#_YT
z-DAfaFY$OvML`>{b~0``6kd}qS|&Mdmr`p1%F_LYXOqvtWx&;Su!xzt5I0qwMDu;B
z5X)!T(kQ5j_mKgatoZfs2h}lFN~*xoHNx@Bvw0k-cEs{frW~2lB#S4RvW{5&;ib<$
zt59O2X+Shi>AVi;DC6bREZa9;_E=I}s4dra475_db*1rC9&4@7wXRaC##(2MU28Jr
zsW;wA;SUAwA(J9<ys4c@h>f(%OiPT_oO-BdHS@ku>R5n$PgzPc*OKF<6LPM!_p_^*
za=x_pGpx9rGwuC^C7r++A5Ti~e`s!!!}fAA1t5w|x5+ajj`k%e_A-ijY&+sOmk~!M
zE53!da~?~wT$Tu)WyF!e^Oi_v+E}DYd20!NUTVsEuN6ejPFX7~x2yrMoKiWOPLCXy
z>w?rH$DQdi{m=^2rJFLXkQibrc}?woqU5~v$R1k?gxVsbzATpX$eAqNBl}rikL>aM
zg;B@G>$m-Wp4TI%>YS-y(^0T)k@agVZiffMYB+$JVqV)=M{9A#yk@erc}=kV;F;I1
z;NFA?)HAR1z&-Q2Rd72YqRg#%J;#>@?<~U%o;9z2o@ZV&cxm%G(jTNXuYR62uYQ(i
zUNd;sy!v^bdClOJF|R|c0zUKVXQj>S1S=?o>X}zR&zM)Y#h1Lp1mv}7s;g|RE88Xt
z?N3v1V^tWI`8DT(398y8-LmVzsy?N1H*BN#lcrLA3JaR2e52H4fYzFPm*+IWS=)$w
z%Sar6AIaUHvPkEp$8paXi<J5@DY^Z7CVL08mz1h^5f8okQhIfOI`+J8=|b8ZD;$sc
zSfZh<a4g8?$qL7Hq^XGdBg3`Jz=wb{T)WwqRFitW7EVa|CnFOgmbGy2XIauxy`N=C
zOZ9%1B`wwa8J2FTewNo#J)Y!lw%OD?yD06K^IEFPP}-VoztWcFSK6}tN?Vp+X~W7;
zT3G)pN=r%-YkURJ1O~a?{<U<b8CLvTU%w(O;;$$dNl&K~vop&-(U2(QCp?>3DXYdj
zjq3FXR=eJGU(0h!lc$7Kg?W}`y2Tq|<;j}$8mTsG^JJ}hzd>b<x_~~4%6KCiJUoAr
z1nEzz^NuWo=XE>_Yy?uaUdQ9-r8=I+tsrvVB6i(18QN8OD6EbL$UEsFH(E!=sKSyS
zGLxm(L_L;2em^f2|C?pvPu@&RU1wTrYW#2%u{ou0NGCX)*Y71dOa9Yk8SQ2K|J=*+
zvR*_XY?%L@tzp4WDO;?S-6adlZ!1|6Gr!|`kYk7c;&>c=!C}>8<&ui&Iw@Gyhxkhc
z*A~Jl6<hNEc0=^{^IjVK{k)%7zV(pN2zlVQ9+u^|9+u^|9+u^|9)^`+J%p8QJ<3yB
zTBo;M;3+M<l+x+kmwN7$N~QZxt6SunA5*>3t?6Fr71JxFzIIDK^)rV&0CZ%jUMXM4
z_5;oB(1&%C>vwp%YS>A651$3Ilk&^o$dnQbb^*Md)ZlCj_AdoiVW(}8muXexE(yJc
zl)%bSa<YbWz)GBn1m;TClDcZwJXuQ`VNh91nx|2{mQ;19lmnaTfb?2YUCXTo*UnD-
zEHgW)FvLoc7>Ys+rGA~~v9Xk*nV8B<mNuCl%NwhU$;{w+CUcmL#c#6wyp+kh*a{M@
zH&z!^ev&$;bUyQ^%CncHo4K%gkCUALi&EPFnShA6{9M2(Jw_%V$G1$EqOi%4mT!rS
z`56|Q=RAf)z`J`Y%3NJpl4E~WYB?Z7rtLh<8&W6P;<q$DEREM4Z&PAAt1Sd#d?Yrb
ziRUQwh3s8Zmi0tg){-);%C9nD$_z{EpUMCe`5Kv^^qu1+jZwLdHn-Y~={ymvQxU07
z`7MCsl>X5jzp}}|`%&#gWxtiNEWeepEWeepEWed8tPCq7tpCKy{7XwCl;j_jMyua-
ziKP;CE)GuVvs9wI0j=3YL3FgT4YVgkJF(3K8U6FxQ{qi=w?AKV^0TBlxefnPswW`h
z_GAfPDc=A{g`93H!#un=r4?jM@;OCUq~pw4y@F-~nm^Uec@Oq<@E(0C<eov-wcPp?
z1>_#)&1n6!<w>*C_b}&3TGp5l5|WrrRzg~}P1L)V<s~ZTef;bfKR3I1r(pI980OYk
zn=^xfZwaWFxk=#T1z&G2r25H*0V`$V{XEaaS13BuSfu(0a;Lhiumt~NPHEYuwdoh-
z?JP^w@?Mntc};pS)RY(Hovom)M)IP(t7S3I^it_(X$zMsd1K&Yw^Ty*NqIkO;AFp)
z_cN@FeN&!+^Y5F|JkP*+e*Ff{&r2CNk10>{{=C8vU#@Ua{fTHeeF=-1J~m}2SBMO=
zEXgdn?jZRBdmDcM#3&VU%I4VsxSLbaQ7wTQo7{B&cQ~!vDGjh2v7PKlT$`Ben?UB`
z$UwO66X|>yLM+v5hvRu!Jg!ZNhq8HhMk>Ctg6c}u;5wT489w&{!r=;<cu_X*&Pe>R
z@#*-q+@L_>q~)2s&a>jhZ8KS24+$nZ`*^Z6LxTKv%Ch`+%Ch`+%Ch`+%Ch`+%CIu*
zl(4exl+*~XsetOAREX@+knp^wLhbfzZ5nKbb+s(N)|Tbh+Oqsw8&-za!un6N&Mil4
z;ia{PkYDah-%dg)qw00S@uIKNr6qQtdfjmR=<hOlHRn5(`}#^y<Z52QDp3PG@1z!0
zFAP^qf+v`@*8JJYtvDbZ09H$Q8JFbAQdiA`PR6@l;fc!e4d13c_lH@%VYuQm@VZLi
zTx}?~?TrvTC!ja}%mX)RO;(^~90f=do4|9W#e2maH69Rt^Ms?$1i<T#ux<1bqT&4&
zE$tiA+GL%1jCCx;k@_mD&f_ermS*W)8XimP6H>D3Ji$t#7c9L?V=K6|?YCH0=@iYl
zE+IDe?#$T40(&emi!^uHs&ucF@>^g(FJ*xru!44ZQ!Mae%Q8k;=e?h$bxAypD$iNL
zh9*gUD+E(4tIC$wIg!+-%CSQNl_xHDGI+-yNppFL;MQ9~lWB<^sItkjq;Im>;%Av`
zskhTgNlrPX@>(|;%5zi)fWoV=-#W{j!6_Zpo9cJnks<YyW!v1BQL-Wz>~cbpLG>6}
zqk3%Y`H_m}Ehl8~ysqO{8@N~nZ#luwOLZNwVWv|>&Rb4U$;;9FA)|fr8=eg+n<`nt
z^9GA=;`yh=yK$${7(h}h0m-io;FPYDVe(OIxAuN^6{44qWjgNvYV&nMc656`8^!<f
z{_eyuUld{kXhfIzSf<8hq{6cNTgVNo{N)HH3JF^p^qXW}wPj(|6R5E^HQkhE;*?$i
z^AYW!UlDi-H#JGWBFJL-Ex3`&u;9YVw%}4NviqHX8y`moCFNsS{Q=Oz^hEkYGm%~f
z$GoQB&JOy@d^aogrNAcnIO20kmobV>{Kat9V;>8f0pvD@0n<smjAp;bc`LY#W-nkg
zdxQ-^Y5=2I%>8{`2&JYOg$`yE+7+BYs=bLp29;5$3qDV9I|?0W1Mw%(&+|H|WW`#X
z7zg<4dVj6^E}0Px<X~Cv*B69ZvUick;1dhY(i_3H61&|9rZ747y+;wK_ugX&xcA;;
zy5Q!$#~RT8pTAbt8^OF>m71zIf+bhhcGOn@Wm9*AEl|^9cF<a?JgNt%KX(nOE3Bh6
z6{8ubXR`E~sK@dfQ9mzbL?_tbL?b)?_LP$j&?&v64+{*7mr1iWKVh@LP+_|DSs&Ud
zl};@o-PkP4wsRWk#_qH%@#%GAeqO2@yVnZZIgNB<^DN6Zr}49NH<qkg*HOiQzhcXn
zh(?L_i8kHR6<bDabcefr2{J5Z4|56Pt*l^L>tNQON-$%~1e0MhZC~IwnTC~NG7XDB
zGlH{)`Coj*lM$S?@&4fcrv}~4ug4XQfd1(5w+1QWxLF&=*b2t4+9F1duAk+m_xyfk
z3};F#xuK1tegh~YcUl)mJr3w~fya(^)NTNWWRqhZbp{|pbp|@>Xdq+Gww5uVQ~DIm
zVV`LdvwU+l&LNSqy^$pv?}wq{4PV|or1oQbs!z%J9kie}XkNJDLK0CTc(rK7-@j*W
zFL;e;&V>h9J}`L2)8X$2uQ`TL<1Qatd%xKdc4h8&M!JB-)as3*T6zt*NasrM-cPXV
zg|zp)`<c!S;bkPcyoaXKL7BegJ&Rszz!`<!=bISvA*G&l&dB1)r1OSs9(S4UT7kL*
z!=y9k5lJfjFTG9tgdftnNJmk<LpXOkihDn4n>E?Enma37@W^oPXTC{|RHW+gcKLEy
z>Ra_r;oN~grUTRo?i`N)?2DwC$Q>Qd{nE#i4qWClwFjpC%6p9e$$Tc~3IZ%4rPYrO
zS9HOrgG*}S4SX@RmDqcSbCW)vj=fSK_W@t*(ioWpm7PuHm@m|D)<17HmHU7%*<#VF
zA74(E!7Gzx#bI3?*NEmlO?BKaxUG&wyy5ez;}C=E3N{_wR7a_L-cL+Dq2x-1^?t(B
zk}Br{D$5!?%H_A6!S@SJg;~vtLqP%fpg`U-s%8mz=UF-5QM}_p|39^|Ad9!&PdZm7
zEV9_JoOFW9(#TGO%Hl$zzUIoJLRW*zP;`Vwb9Qg0YXZ$4dX~53@gFZ9sCdZN_;gKT
zrQq71(n<?YRtnr>vUpc8u9B9v6`fcq$Y^1@K4-NsYFU{UCW|52D+a>TD+d0CR0>m8
z40J<c>h7%=6bWuu42FPv1JCptx~SrmN=N$Nbe+j&LmV{}kS^mTp1&B}eQc<swgJ+w
zh@H~Ed-!)s&+0>*MLpBmb^~lixDCs)YQCH;mGj*SYziroF?=PQ*MQ3yeoWTOR9TVk
z<O@-%gI<x2`?qHl2zRQRvCw5#+5WFzp36{LY6p4fSK6}vFI%0<k<A(Vr2tvnmt7eJ
z4Mg)C*^N;GD$^?2g)v@mJFOyZ`X>u0*(;X9OVw_bOrGheUI6v6?ixE_HG}u-mvdA;
zKrYGGf}W#vJFsNoWTTb0LqOS&k;RgQluVY{_Fz5whxneD@KQtkH?1JN)H;d#)5Tnq
zJRFrdT*7TU%26i*(r(-jK&oB}!S>bUS(iELZa`YvR-WO@HSTu4lGS%W``80g|0?UF
zpIo^K$Pn)NagN#rXsPMr9rX&J!yR+IqaFrC>h#5qx&zP-tsZjJxqvt%pLA4bK<n7!
z8An|NXrlgRM;#AnqSJ0iT@HwUcj_KTZ2)SFfY=F=<Rar510ik)d0hxeSK@0&^#CMY
zFY-KS@m}AsiU|mRAJ2ks4c_Dc15-fwlX<SPc+VdlH4YGU5Bn3V1nAhdf>ihmLSlP0
z5a5^u4wk_8aGnoX{7;^(Lz?g2#Pc!1r3`k16oetf_ljsheF2E?n%oH9Q*>o>S}}N7
zLVAiz-#F0XfE;Q;aVGa38&GvQPF_4r>J?DW0pO9Z&yu6X^b&{pblZ0xeern#bqOHR
zC##Jn7C-_RG(DhZ0)nrf$Jxe!;Em@8)aiiWf34(Q*3$+LJ<olnfbierne&3dZ|1qq
z;-|hDP&Wc1^YjN?N(TtOac@BV0SMlY>jQ5B1fTp}AoYIv<{#2{OYUen2N0Qqzj96H
zZw7yybA9&!@ZH+Af~p&!bH?cqRBZwA(D|vL8U+Y`#M2xG41h<*td_IubS}NqBDM2)
zbgBNpy~;#8?Qu)i2h~(S*Sak)2h{;U=ibCkLG=tEvF~~_s4Bc=9NexTR|z2%b@$sG
znD>r#=>~GO5K`Wyd{Q<I5M?^;PAOCUa8V}q{-@r=tH-{STY+(F^_l1PhnzKJ64A=I
z-IQ{BO&`vu6L^eq+m&*g!u1r^Uq9`pCv%%j;!_taCU5>BsMZ0J#0ea0vINi-cOOWj
zpKL-N=8(@%0FjETkSYdr3eO6#7!Qa;FvJy0fcAbS$UQ<xKD;F-Ma8sKvKzae#{l9Z
zm)S@gK>IigWUdgBr_E}H)H#4A-sMxY-vKRFoF7ux1KQ=CMz{dFO8mxPq=<1LAty_D
zPP2Hhn01fe#7tvUN<!)}K%1NHr-an`fP|a83uKEBNWF48eGH%@+&Uzreg<?LR}JOH
zGC<<k$Ftx}gBP9~Ql)_SzGGxatpc>~{84;a2j~cwj}EDK0qycVNVCfzNN=R&<qT>}
zDSv*0KD4L`51E#`U2wV{s4<Dxp6+L0E>lt+L{pHngpe!?Ulme^0ovtwkO@La_J2H{
zD}AnmK<R5IhSUl`@VU2z)LVeyyY339ns*!gN}kIszF{_39RecLeGV&BfZ(GR@{R-$
zeD~uaRhw~@;6JRQ60A1(^4GaQ5fFZ5`sCvP!AI;3sf7Tz`#tZfYVHS@-m8>x@3nv?
z?mkE_3+Q~`1yb`D?Ik&i=VFU*_#O2C32H>+uv!Y}+_?GZuv!5~ZX_={FRbndB=Q3n
zhE<b`3_g|T3l@KIR9GDZMCQb6!)gKmuEI$yexwe6%6B(nq)_GpPOLlo$<5-)5wfo3
z#C}=moz;E4tbIAL%NKc!UuCS|#L_2b1(~?PSY6*c3vP-G=ABp^18f5Qib(*BeiWc#
z6f^RH@oAywrI(zA;>7-1>`BC$Xo;mP_!uuW^-GXgys78q!6UT9At}bQ9W*0#tW{)a
z7tNTFl33PNGj90Wi{-cOnz1}3G0`yQk^d&z>TGX7vHMeA_ME60ucf@4HApkQN-^f1
zsTmc#CHlxQ(=}s1i;*VK+wRwlHmPHUCqJecsjC+v;TJU{b$m(Wt}U98`eZ%Q{$tHZ
zeXkekx?3|+pQ1!IeybU&o#2taKWav56JDeVuNX*N>SaRY(E`m#Es{mL-KrV6&Aj~h
zc$Q`~OEJzfjGigRVRN*^sVT<#2Q}lW6r<<EnsI-M@$A{uODC4ToBKq%JQ%6YEfU<K
z8L10JBG=ImAyH7>%Tu{C4943j#?hQK3*(QPp2RS^5*VpYBa+y!8Efc_O}SKR&P2<J
z-A6~G87e&BgNTZ3XNiqd7;{hK$i38Y_sbA%35StwtLWkFmFi~*6%iME=wjAo<@%WW
z%2i2yM0{8wdj!6BF>PANeXmPEwLB`IYW;#$d9SOFsPtAq4Fqb{!eovGc~yv35Vvg$
zsLy~}WAU@;qoAs}J*aBc<^-}eH-%Krw2-Q`5wS&=ht*F&t+qkV;d_x4I8J}uFDXo&
zLMrK~+Fz%T^9x1c4u&#Gw1)_mEYQcp%0u!jt-Vg771BwJ#mWjPeVypgzvTSysuH29
zDiJyEjmLBABp~{^eP6=T0!G<HiISty??stRW!GjXyW6j96LYSo!c23Rq&&2;kME;T
zO_hfg5@xwVZk#PW1A$t-9WreNud2|a(SU3{is4W#Y^Du2l*zQe(W5U4mC-|(emzn`
z?o$J~?e=s}k5<KUw|T)MW%PI>Lyw=z(W5236j8`S=f@<FGI|KJTp{<2UXFSYF!{0j
z6s^Y*1GDp^Kb&-aTx+O|{K(d0;rHd}Axys>DIvF7UnV+$)}u}0ELoLO>VCi}ZLlJ&
z`T@0e1uM6l6jHscYiC@0CG@Lx5mqYzr*s^WkNc#x6Mvrc8tdCgAM!+4^#{DLbIvv~
zd(z`AJxhoED3YK0q+iUEE;z@pxBFyRbppJw2U=Gz?5&nIVGl)emQT9MxtW@H=`hmI
zBl(?A+H>{7_UMPT-g!@j)iHpliRbD`kFar>u!kdgzfXF_-)LgO-il;!<==;$IM1Zx
zHm%77B%kz2msnS;i9VCEk*D6Z#>*Ps%mB3xxU)KAsj#TEzTs%aU#<zL;nza!f>>}J
z)3gcJW#RQ86Rk@>kXM8dKQB)Ts7{lu%laDws^b(({53V8F1^W$b(s@TD*zpI1Ma!L
z6EKl7J-zq=OVnYGIRnsQU;N1A^(X7{;bB2_QZuZ!M0)JuLG>)4iAR_!*6(PEOF(uB
zAxYTPncMHWSeIelf@&L}{hY?_b(;ZAG&`Q#RRHbh^PWM~zn69C{6<hc4rrHp%o1k;
z+RujfgX+i+tjidXeL{$C1&4&x?SS_4HOSD$5aM!Cn~?ehFuGmOx4R71wad22oU3u8
zb(sdDrdXHjZ()W4Xt5)2WrhN1B4<%ZT?c4lBS>e)i8|=XAioJAk>0bE*~decsP;%m
zO#!saHjrL)FPeB3<nTu!B;PK0ETnb-+NCiwfO`P#(r-mb$&N|wvi*sWI{8UU^nNy^
z)&bhZc`l?b2ehB}*M-!HFItzPjr3Z8cKHOP?<VW=@hc(K=T+-63na$sy$&tDg;^4y
ziOH`qEd+D`=QHcr0chfwH@Vjg(8NxVK5tn+Ge9D5TVm-ud{_FeC8}=Y2x~wG{X9tP
z_aJm0fb0-LGV$&&7$q>P(ZsYtVdV^#=84O6kkAka5gT-7SiJ>km!ZSL>K#D4EIB8v
z>YQs`e!MiS&L3@DR3!8v3q`SlQf8c)J@;5R=^kR9p)!UU`by&Tb;Yr-#`=2*JIoL!
zJ%o2}aazc2Ow8wV+K==QZgr4zgpk40WRPt_$lz%)J5GKDYVBn3)Q7Rs0vRtccv6u?
zzi<<4te^@rWvhFuC>2Syg(0ddJwh62D5JU^-$g%W2}8x?p*z_YAn8ul3JH_f)@6m<
z>Rc~-E?@>fBY)Fs%+6M0b%q+BmZQeeMh$srHO?zf4Pl~2St0ieB5wb?r^eElzQM2l
zu&mrT21YtJ&Noy>Zj3c*$m3ttC@bXVxdAm4Fu8Fcf#Hr7EJ>?DIY_B&wtARx>vw)V
zY+V`jmmasuL+deSF`tQ~hJsc|m{h2;Lhf040rdo6Do2FbbpiK(pOwlEt4AL=>56@&
zp-g_*+wXccXB90LlZV!0W`-VCNSNgcxtoZ&W_3@G#rYgE94mObj2<6l=;55LwK96x
zA*sG>K7A2=tYu4<HB<Rvg@lP7-YhgN<bFoXtyx~s<MrFH5?_j?ka^4Op%8${sp_13
zOfwpQ2BsOsOf$O1sAQYbe7}OWg*?G>49!R$I-`z#-fsb{kT9vgWrf^cM0^iWD~wLl
zPxTR37H}Po=W<~~x&V)eo#Z3#|JFxD4)}-}Kcxv3xxbCRWwO&bUJAuFNSz!4CtVkA
zFqA2SA~QYFcfY6ag^x|ecBjk03JH@k@Ggi?3%T2gxy2DSiLK5LsOtequZr9Pn+p0y
z8Kr*AP^#9szKUV%Uba%>LTorpRSYX6OuteoA$OA~)YjAE3NZBOPdu4Dz%?djJ7=2z
zALt=#BW3i^*V_6rCne-QPRxOJ=pj?#J{<#UAz(6RS|_d4H)WKne4f9=+8HXN_1?r1
z0_m2Au9Py-Eu)m3{gxGSKO*KM7?w&y;g&h3`dG8ei6?!FfYhAX8G5|n*TWjBtV;v_
zaTe~~ERYs*>$0|RA)uEAS|05qdXM)Jw{W;!N~}evpt=^&8G7ngpUV}~Lus)U&xBN1
z21~3*a0%4a0d*JUe}0+rhm&p`^9^OP`YzKrCVr}Ik37oBYAa;3x~!1<ATj?0=p?S^
zHB04{=q^hk%X!b@5h^l=1f$_^Wi+gJfnUR843(kb##Xu!$m3r%EGy)0Bj$$8M6^<)
z*KiprAOy{q$q6-MI+149j3+Xbdf%^<tr>%I9Jx+H9_1)yg>1H!6>?u8=ISydlAMb4
z2&z*7qtpnF*+8jA7iO1bF`RT+4mXs^DH~tbML+49Sk9u6cN<Vz$X!Xyp<9ens@YGs
znVVXdl~Lr)3`GuFMVd*I@-Aj=&{~(7JTkMVnXE&3QZ|3eO1V2`2Gn7*tSS-b4xJ_K
zFUl^b)8VAE<T^uTWJz6Cx+y1lWGYflmXsB8I}`I%z!c3dtF#_#M30R1yj>Z3xEE`!
zGW6&smwd!x^7vOh$_lx4S97xgpqC%puk{ffS%;iz*CM%<?IS%7I1>#rhSN6~mFzfR
zsb4|c#m_ebNO@=l|7jdsR>+-A#9snt0D0&>t;XJLH7X4^<z+_oEe&Pz$*Qr*s3DJk
zRimtsJA;Tn1&kUSztiP4f_O5^YnIi+jANhi>tUOc^QG>A<e~NWdb7V<v_iskVzIJ9
zZo&5y5n%L~a8PH*LD9pkbeqvx?MqB{g!Ck*tD!QoBf!!zqceGwqlV2htwwo5?uSI&
z<`>kE5#wpRHTMV=$!i`|1)+jzL~3oH(dkhbG-U2bl$QFop^Q%DU$GmzZmxggWrc)^
z3GiNuq=npmL_8lbtDB#+<GnHSzY!@l?69sKoOIJZ-B1}#s^~NBa|p%cq4P$pNqUfw
zX@biNxdrWm>SDk&?LF9E^q5mdj~6oZ*j0`mbGK?e<ngb1lofKD92-=Z0Y;BH#ritO
z1|zfc<2X3!{J6+aCO^E@Z+0<|ABsmgdRQTAa?1+2R}u5efYIZ<6SN)=mC@t%3_X4*
zM~}Kj4|)8n9%Y5x7AFSPSitDf;YnRCtw)g`878+BPC7rXHdIFan1;>A<jSKQJu>S@
zSs`~cF|P%T9(S$OdORn3*q2pi`tfmw9-&LMRvCKeyHnHms-`>Ka=IXq%~aN1Ma*%=
zQnGlWBDb+Ko~dYe;>jGcoNHpXBmHT9J#5kMFy$hT%qX-Tnf0TrkXwBnSNQ@aKPJ4W
z^?0?69^Yo@QFXL0KWr2S7+6qG<?*k2lofKHB<AQ#=pk?79t8Q#5-QSUqb{T&M4Fj7
z6O9@+a~||7W$QuK&7l8SNZ$3KX(4wkF>eGUbKK1=)754}fh>fnNYO5>)Q_T6Mh&jX
z_KtK7?qaBnnv=5xiC9b?I;R9FW8wZ*$Q?$^s{n2Nn^g&^YXCDhJLgxe)KntPRBBm<
zQg4-`)agq1jPlS*J({tyVzX12XkJ#xt-?Lh!vM2xQPPcFGO>cnmuKtI7EU^I1{%s_
z&fiR+k7HpyojF!WnCOw3)u)8q3B>#wV7j4I$H)$wg4v=+M)Q6?Ll4<sgH}cl+xupZ
z?3_pag=B?<$=%ASkzGp2-9^krJv=?Sv6q8xsE}<tnKk%WIO+Vj&`=qbC3~*=)kMD@
zwp@fsex&BADIxb9VtxiNX67<#8hR`(qsMC*dK@T6kD06Wh+7`zH1ABaTUN+jPRxG*
z#>~7#zKxF+w7McYKl;H*=f_w>nfw@UCbloK-2gKqk8<>|Lbf|BE94d}r@a71j}a?%
zempCBWHjO(8F~b-)LLbf%g(hr%jHpy9+~-3R>-}bm_G%yWx3?(G@&9jUe=B0BqGgJ
z>QbYIHFtOUm9p*PgWh`9FOPDRvO+d<$_lwXiTMt|G@i$D*)$a^*j7f5-!k+lxXPC~
zwlBDb-C5K}d1yTz{lQ;pt&lLw6>>jH5OW@uR_`3RuDaG^F!5yO$Mq&=n;%R513e!5
zu^c^w>DMDA<SwV%{v9xSthkKLVX=ZeqDSi5%4H0yE6R%$#@1%qQDmr$$}(cR?i=M%
zPPt@Oma;<bPGT;)96e<Fi3-2TEr<H;ZTKM3w#bo>5@nZ6?*`1lW6|Lh&ud~3RCH4T
zw?MJ?Czgn|!*R8!RwLP)v5okgRKzhW2wwn9>Oh~?pE*Cu-1Tlm={HC!I&md?k?YXn
z644Qrg9fdN3OflnQrcMW%2~>G7;P=N#1r%^4xD#lDm>*(_R)PyG~rgeBdY06yN$h}
zC|kOVP4(BIQSqv%a)(Yu`<wU%^dv6fJLbrc5)Z}CLhSH}HC%!BRwp*nH;Ad?xlzf5
z{*!F@?ohDrf!=X?>EA%+Ooq4!;-a^Zd>i5rh;B!4a0AeLJtK@O+fs1i(v1bqr5)K5
zN%DGElXq9EP=#!i5N$5p1V^VZ5uM?oHKKDtr?4k4)Fisl;}%381$Ee~<up^_O~jUb
zgTE@oh7P<JdnBs5#-g>_g}f|l;GwZ-OAk#%+k<L@R3m!kuCS3Uh`#Yj#Gp;0T|L>N
z=y4v}-aQrcHlX)uymWjLM74+L&2qCT3O5(+`U1tBT*uw_hNE@@#rKg1liqREOF;2?
zamVf6AV~294UyM`7wmv`na`W{oq#3|C0Q2$#of58^a_e+9Z)<W=D06)HaS|{n!Ik+
zmk+Oi;?5Pgl=}wWbpyrCa~yZ%B)-`a4PHcpuOOOE#sv*jWDi;%AB(>JnN6}vr#=?F
z9>*82rZOj@n<O=~QKxHkhld^=lXBU!I4U=nnBPdUz$qR2d{_-7n&Q@>+|l^=eu5Qu
z4dq-1Z|h;;M~8BP_hN>dDb;&~Q}L&JLTU(jAzJ|B;^6({yUX4aom>&{e!>&MoH_{3
zlMrrjDki|UN(fb472mxyEzP&7A`t(`7lQEW?+fO>p2aIv@_kPHzH8FngD{GVL%D6P
z&f;|@o-%^n%NJDc6t5~Yq~cVhU7QURSEu5*7j_P*dx7Hpw4pYfZ*V41{5iyMkOzd=
z&SvIsDbtczbl(Xy-D|b+Y17Wyh2vAj;fBb3T>vw5og7|3#q9b8y9P&rC1MTb0@rgX
z&6sL<H7Oe*XiP<R*8d0B@X=5DPP)V3P|*A5hE?HxVb!^Z3LjI}c@R!_iu0^w%b24s
z06Ncdk~_LNs(N>Wzd>85@UFp+ozKBGfXMXP9#Rtl!Gj-%R3`vjg?kcB@?`#|0iE|a
zb?4c80_6ZMF8Crk<5KxA#$yjzM>b0$tdfiH^ojKdOaDw#+RO`Em&)z0OBb@|ar#qA
zy$VQ-o=5C5G2Vtp<B}NZ^C(iC_auIqB2~xy46E`?+45<B@`+TJpZQC+dAe)_U2$+q
zzez{%rY{0&xkPaG)O2WumD_+%7rdWrgYHs?R;iMYKT|da>JBmVx<8eKHWSimr#46o
zqkJ(KR_+{M4D?f~OTLbw*>h!M=%`~@l8)gHUknXR3}IgkhE=%=FR#3x?CtJykiX<H
z!-8HZByT(`jW;|yjgL7mjX!ch8V_BR#-I1$cMVVT+gy^yZ@np~UI8faWRp9Yb^(Hi
z?+&W2fZ%^E3960{8hr3GAvGHie&0{|5)uGc;YOppZs80n`d+E*Nt*RF!vo5_Bw&d7
z)q|=<4FVDu)t?V608OlzA5up>V2R<hf?uU2h}gp2X)%TgT~>3U(%&@gSVsmbG9*%w
zdWb3KZ!CZcU-mj%bxvuaM;zsL3VIgS8v)bRB|p0|tWLNptZq4$DiH4aEMHs6Xe4<o
zSnCb0y6`L~In&}76*|ciIxu5<8U6;TGU4?F=+x}t=-;Z&B?nZAzfG9;DF=6gUmp7V
zgqdA<iGESyG$&a)rS&F<)dj$z=Qk?IaJUNQdgD-(;jj&6;f>ly*9?bqU_PcDl6x53
z_27lZq4zn--aJ<dzLxJ^JiO3xl6_d(e;g2@%{-4_ZCix;^VB#(Dsl)Z`n!aaby4yq
zGJ&jP6!iw#cqE-MgHd7U?$LwM4K&y3!Yy#m=NyJbK-2EjoH11c>Or7sOQH#Pem|<h
zk3dGoAkVN#hC-w1K?v**!hJ!|go^wC&MbdCWO{<|70d-%RtDzZK|N$B)k2&Sv54>z
zW>RS;`)GX%5utU6haTD$L~r{rqW;9E(<D0Q{fHR>H;gt%ppdZ&nyf9188l(GXE(r!
z?b$95RW(<Ls#W<9RISZ_P(@DQfwnF1oz}J;%;7pb(Y6cJb(RW5J3`H}R4{rB)Eq;p
zh<M9PLPY##vRX(0iC7EqDL2!qNR<X!X2iCbT4~BA$tNaj1f{dh)1R9}Uq#&P$dA4O
z+MNNMgWtPx9TH3DMM*ld`lK`KG@UIMN@**dSsG=u_IX4deIxl+5Iu~58Zf|#6-86k
zp{t4%!2a91rCW>i9Qr2%EvNLpTNyT5j?z=1(zmJc`BTEG>1okQp3A9PxGmgkjZ5w?
zchfHIub3y&>G7i25vO!AqOV)=Umqv=_Sb}GhIlm?PU+8x9yL|Ro9nX4)%(c^pd9f*
zh%U0?$$t_btwVna(MmU&&_{lq?uE|uLNBpRKcU6jBRbxSpR+5ZPPMK%o;Xka8^^y>
zIv3I1Mm)ZHaa#AYaYgss4z<$B7hZ4&bSihvSNhJhuqp<SkIxyJ*6?N%M*Nm6-r>Uo
zxmyON<)l0gKQ|Enz{iscE4&@P@rssv#7T^poawjdoJ7}0(uFEm(cs+HS*&_@OD$2k
zvcKK?bps(5{!>Ykp|(?cA<0=`ljJr^XN%3n`0owVJh9;|uL$J6Q7?-(QfT+}Ih?yd
zMv*&CRxEE2L(Q8_#?`(lt(J`?cV*3Vh*ImNGO0>KY>Aqx-46eg7MQ{c&t_s~UCUJM
z2Xw;5A^x(Ba$WCqKJvCrm*10Fyw;Bda=&8xv-cB)S}zQg$;H--#3hwJ(;z=1qQh=6
zRrhsYz+PHX;-}%)DLoF+Tdnx2`ssRiEUuFDl=u}|{AonhttRwqd=2BAY;n_$>LYr-
z6`$f0Khui4XWqxz*g(@nEL~97>!@bq?^EM9{?fE`K@Bi|<KxMA@24|9FP3u)Ms5un
zwz<!VpRg$HE?8mhin(noX7TpPc*vKBCqX!+q3Mig05Tx=f-};YBHQ^TQ{1QKb6+3;
zkyhK(;v4XHXMOrr{Eodj9bL*6tjVZKTM++wt_~?Tj}*O<Rh3fa)`VW|wy-(_AoNtp
zOw~GH3wMKY$(=PsDu($<L5R*NaZ~QQ5p6NUBynRo<?gmxz^WC{^hp+nZt;jOeCfT0
zke$*~2xPViD1PBB>GTdV@#YT7=6xaU$>^q(X-^O0|2wNpo$O-u>uxIHuZVV=X>?Ee
z424$--K7h;hpZvG*YMRU({GHz-?P?lExI%B=k*&+3rfxS(6pv?h*p@Dnct?4w1s=E
zamgK1UL84qkyYX{U!IvzpTyrE*01!b-Y)_oW#ul%??C_}UB4vLoYLs+VRaIKQ~X1p
zUkMpr?#|27hQkXlo!=%CM&SQx6Gm=fIlZC##$wK=SyFEN+wfQK4wLx<r>Awd@n??@
zPC#^)5l;;!OjVY~k*Wu#Q+o)(14cOhWL5_z>0Oe=JA6nW_q{XH=@o4b?;nVN?&IlB
z4PKc}?S%jJPOZPRx>S-()vk6Y4Hl51Ikdd0U1aN<$&_;teV@ZdB(+oD38}W$)$0SV
z@$sadwl9swJ8ekIX<j6jTWd?2C;5}VSn5JrITPD5V$;@_*mn5(JukL5d^`!c)h$l^
zrEK1{PW(1mVX{9hH`+;vR^Cr|9nRHCc`Tn&Wx8CVq3U^(rpf$-s$K5NY>2WZ;FJ!7
z`;c*ozwNVR^1V3Om}tE-t%$^$c&qFI?LP%_%R8W5CGPiGQmILJKF~UCT!q#4op5}g
zFH<z{=}6q4dBSV8AefPPnwOP%nwOP%!pq7$Nsuj3u*5Q-l2Xixx5{K`TV~t7;x~Q3
zW^%3S-KK8t^yS>Kh>~;JMbH+}YmIoN5?e1#CBF;qP8-k>RPq7Vwb%yaR$6X56Y1uc
zTh~i*bxQZ*ujOp5M7)?fv(^`~v;wI|9#7g<{zayCdpxfq#UGl*0Tb5qaYitHGs?VW
zd2K}*#t3s{rI&1yF~UuYSQ4@BlBqIA=*}1+gJ;JG+1b$(rDqt$Q*GYV)hFQoZd`Kv
z-AS<aCuO7awTR4>pAoM<C#(hoI5q8RT}=DD7Oov;G#!%RXCp3^?=gOKP^r+G!?k76
zbVP=qF}T=Kt9!~tj+zY+r&D*i{aUdf&CV&U`E*!~1e$KiyAx|u(gdYn%gF~F58D0^
zw_?`^ISEeiW}%!`>v^ppc=J%sZ|hjbKa?U0gmM%Hs6_D1PR@bN_yw=?l@rf_|E`Ts
zT4<daf!vMET|J)UQJtku{M?5L*UCv|)mi4mkILfJKQWkl7wh|;oK%JS4853ed_a_Y
ztaoA8xhoJq;w>)8u{=3lqRyN^<=$Dm+7GDs(eSpNZ%RnZ-5aPpAd6R9#_lTTa4P3=
zNo6>st=sX|o350PM^x^)C-QxtW$IQN38{*$$-kZWYTrUwjS?4_xMC1a=}fYIK1=FN
zw=|L{<YyfA;n2`H6lD15{tR>5d&P$=F6&=6{+-e}IGiS($s3iwnj=w}UrQcM-{f9L
z8;TMB4&k?q@Iiz-Sw~NJe1`CG&xTc_OLWK~n$xr_;jJ0M_aZ#c2qzH!C`;H=Ybc0Q
zdH~_#=Sa+^ysuys&<!+wrJ@|SUIN<bOp;Nz;6jsO#>Y&g_ZlA`<70f<$MTeq>DGsI
zY))zGRbe#+Xu2t}fNDL<Ix=q{uG~YjSnUg3;+&Te=TdyD)mqD6@U=4?XM$H+TFVOK
zFE(0UrQ?*Lu^tQ0u<U^n+ZT-WrY{Mo_W)^%?(xqA)pS4;$2=QUw*W%$hVwC&==8E`
z<=f53^04Vn@)kx;(S}M19(^E<?_7|^FMTkL_jxph*BfumgE8V_xKl$k!!iSw@P+d*
zm{a*<vFn8)5%naJG3CyJvlVDFhvmfWSooTcS)vz<1(N~oa^LMi^&udHii|VCh|2Gq
z^)NZfVlXS+PAobaNBx4491k}tB-?jd74x)dx|CY3Yx;wgr48-3j*Apoxin8ozX<!$
zbg8Z{C~E5qeEl<ld`BR<9hpEpM;nM#y6Nda)}#X&V2aZOatRGlw^9>G!aCYOq)zNl
z2U37fT_;l6dlUjrsWi%Z1@`TfVM%MMHzb24Z6?{6mZ_WaIwv_FT(?y4AHa1(1iyqf
zrrX&%GAsP^92P(?CJ!mJIppUuliTuMTca_3UR9sIveXz`$SS9PHJ~e)d&OlKoy+MC
z*YfJRE{G<o@k)7x5Myu|M42BAGE0buskvM4;|8O75P7_y9zbn)8_>i(XYq;ao`@>E
zxr*cd2{HU^M-`q2F#+U&5J`wG=R0aXP}mXTVUR`_K>SsiFMluOKx7fi#pR*Nj%s!z
z#3FQS19FuRRZ!=CkcLwrHsI0%<N+ZnLmZsPO&s?_BzQ%BF~}YvM9~*E6WSJtn-F^l
z<aZ%teSGBmHng8{`5EG(4{#y0uq=&N8b91rhYbNK$%AW|<*ehy!0?JWIS;dH+n%&v
zQZetbx{jI-9=<p)_^MKCKu@hzxp^gC^IHGXQ^by{+!59`KdYqjeh#Vo$g(Iu73-6z
zP!v#~Tb8`Ij`fNEft1Ip0ITJ+Q2fGsITy-`X<pw@d{7pTm*cteqTDZ6cu?X|mDdl&
z%3fm9Cw)(>Pu_j>cl*&k)-|v0YF^%SP^#naIitCWVhHGI&p0`K-{o}|c<EVAPN*g)
zG=sNa5X;+9g9D|(`)$a11GJzc=i`qJ<g5TM5&TLg?<mF);|0GjrxnA4<)HcJIC+PF
z?*y+iEg@a<G^<epjp_{1J+hx=dgR0jgtf#<Qu$TidGSIzX+JBUqkpfXQDyMPndI`y
z|2h)&iVfj#LLfo$hreWH#?L#_Nxc1bnpYFK=4Wf2JTXzT_EVK7GMfCr`joP+y^=o~
z<wIoXFP48gjE=v@pC%HI)lFEAiNxdiBJo(hNZb)71?fog)=~QsM^b2~RnFTRR5?C1
zPOY8TiEF-PokMh|*44G}7@t(1gsz1rT9(v~K2>xr>}Oe03;R^jwa{bvYheb@)<Qqe
ztA!anUo9MIqsi0J@Tc<hP=G{*FUyl#5XXaZB5`BT<p!0z5O*3>?m$d*(gJb^VpoI8
z9f%_|s;`}S-ew&3+II)yOO`7GaeFC@pJgtE!Od-bOHjQI(DWU5k4KDxICn=V<)Ym4
zS*ZFEC|rd-i5|iibz+@rVN-8~2sOq<Ox4t*1FC8_h-WIX4f=wB>h(!f+pXlIS8}8z
zP&n9eAGw`x27$t>uvE8ma7X?Eh&S=y6hssC2>B_9Rts^dgUeD@ix1&#gC@pu1e#W0
z7-F$!EO8^moe-6HSF5#o{SRK?as->U$z4EJ3V}^dPLI&51ES5~Xi&WmXp8z8$T=|x
zvBD!kG$HBy1!B01i==Z&Mc!9cg18);UJc}OA;iGHlFz9gbs(lAc0S1SLP&peK?~lx
z*M|@@-h(wB9kkfzS0TC%!bO7q6y%7(5YjDu19I&U2<ggh2gzp*N$1pIAd7{N%(;FV
zJLztQIF^Dt3go-nAkKpr39?^^D<L8?g6dYFaBf8>+<RtFxu@}`i+>!>XUww1M2No2
z(k?35Yj%*?B0j%x+)vmo;DzE|u+$g+UWlt7LTWvwKLe!3!w>`6zI7<bTp?b7cojsu
zG|zRy4-8`u!GcF@WE(57kLb@=gX)US2ul|?sWB%SHVK&mX$7JQ$+f2;njeab<XWSq
zA$1X;Gj|q9<-;H(J1znFS_sLG@0#-oE%O!~^ph<^s(mX6DeDptO-Ru1LiB2liv&Fp
z<WC_)ogaAjulw)IaOu~P57YtazmvIVgj9b(s#L2%>~I5gvF!%Acre79c$osC38~=K
zhOh|_&}DcZHvLPW@RyL|)|?wM&21S~>Y3GSbbKC{AjI(>uucFJK13d$^bzA9uiUpl
zc;z0JO^WV<?VPH(1KDMgt<70UdI%_d2cIkUaVX<g5OYvU?k&3uhSp<qOLjZ8VlW^T
z_zI9MLP!PP+%~K_w1be*#t4wLLda-iY{#(r0?;m%j|{6}fOfh3{IL1}D7+m%`#^?V
z03q3W+DHyJ0d%$=1nE8sqA0*9yV}|Extt#Nne%J)jy{c=ao?%^^tjJE#?O8Bey*{c
z&!A;j1-xIR_hM-89q7t=uPnnxjT-M~8Sk>sUxtnDU5xw>0OH;KktT5>EuruS39IQA
z*^;8eYI#^HERCA5ZYb5Nct<z5#duf%7*#q^->mmL4o`X4sPVqfcyG#RQ>$_o9$o;n
z_wWEp-aVhcML=Oe6&V>Xtjt8}yhE7NJis3tA1~rDbg|57lJyEX#RC}p5US68G%C)Q
z;%s)TNB8ew_ESsV-A7Lu8}l}*o?n|SPvXBubUU_33$%}p!<*jh&{dDL&o(1%IY{#8
zHzO)}KMNHHfWc1?Q(I1%EQm!fPsennhsL6^EklQyh+ge+Yp51CfXg<4aN{a$*BRDK
zkMw)-u)3Cj>ixvA<kpJpRcBZ;@FpjD*!v;X@q(BdcqVg7J)O*J9aOIsaDd!#PFSAF
zf;O@x6-F_^tMD}h6duO_BC^&*vK96XOC-NkWP@SJv~WxX!<wL3f3v$NG6mPa-+QFO
zmk_Exdv8xG<eaK&d8n$Jg+Pr<$U5zM=R;9(-PBH8U*q4Y`ab`Gsvq+oteSf$Uldl|
z3m#VC3m)eoNp(kotp$#Jk~X)R^{?2)jym!@h}zfDod8Ep2|CGpsZ-wpN51GJ<-^fa
zfFpmxs0;|Hk-(7~X=EzWa-iPBE!i=P>8NB!w-NHaY*cE*V#`{IrtD>30h!**E_xp@
z0&GH=M3}!?Di9T|bC&Ax3WL$@crP%NY9Zcg#3CYZce3lPGnBu0%3_I6%W5M5h<@AP
z(VV7y6fv7_jH<s-m`<hWO$2Lpmy=%=hdHW>oY@&+*zY*)4iLe(b_e-a?f&GS9pBWO
zc|iSJnb`YwxE(f1>H1Xv5q28K3FdyF{`U|&Kw7YJQvV@{3(s+sL{k4ri0jW|3+VX}
zUqjSkzIQcH-@%Y?W|(y9RET}J%x1&bAv+_g{(}%ZsL`p=Rt;cu<GJ)76Hq$=?dR$%
z0xHP3NfSNq3aB>#O+0sBK%M+xRMqcKXsex|IwnABB%Y4pU|P2uEAaUs!xil^u2N9#
z0JLs>b9`dQwek@QAcB&(g@m?(OiB@bCNgjWbZ9$n@cHRH$tPByU4=^kE%y3OpV;d2
zLrM;L&@Q#7vYv>wu0N1?*3iWr_W~}Gi64OsTVsh=$FbrC)c-Xot?1Ax^lj5Are}cq
z^%zZcXIg#{P@nF@olM3q2ZT`WOP<^bggVBPYaevNgR!Z}+LT-|P@ffuY0TJlDT05G
z5h*x=1b~li7gP@d;L3f*3tfWHt@3U}bve|Kic~1dHRtaPp#G2O)8Es+Kx;1xVcG_C
zr7~j!zF)%3r)q1drd6x+AE?@u|DbL1ua3Z;j8v-L6b2vt@8;G@pxyxb&m|yV2r&cV
z_(M6o9jJE?eft9-UkXu$?rd=LfLaRF`w*9BL7Wy4N8-}FL%;+bp`K0*2Gc=rgouQK
zs@}T<{VPZ+p2w*&DVGz-pH$GdL!^TK0HUxh0dz&{J3vypeGHM(ts$9u5l~M?R`;?Y
z^$VchDil2kaunmudW})E&7TY_fqIu9_DoL5gw`YMxB(Vcb!aD(&zln=6Tn%xRLf(}
zsRVE?E(6$etn=+&Oyyh%ou1brc0lO#R6#6%f=_G+L`rNPL`rOjCnlv(c)ichIS?s7
ziy%BdD)J^>B;BqUTWg~t%Z|ZpInhU-kElN$mO%tn`&MRt?H}eZ5Qxs?VYk)E{=43f
zh7|o^^~UCNHuvaF+@`?vpzELzUGQw<M+8N}C#X97f?JIB$*cfp5FkejT+-A8sG6;|
zauSGe{f-^ZW6D`hAlpnJSEmB$VC5tb;Sxy7(Y^2;rEUYd-b8k<2l+;b4G??ZW%ZMh
zf_8~-BNqVea@^-iT?}ZKD?#Q9A%1S(r_^%*R~NAq#v=3QfDj!HYe3&vHpLV9oDY5W
zF_6>Ch0S&s8aYu`xPC`><`Is12GGIx>xNMWH1Wixj`{%5DxEu;MKVCEwCr+6y$xuw
zr>}C<4nT{YIhN}(04;XdHI6zN&|*`rbJU}N78^LhQ4;|zHhLnjxd1Kp%3??D2eeq;
z5=V6ewAifOj(Qf*F6%+Q5khk4l)a9+0?;mBfaHB?U9S0y1x7%-1XVya1GJy>!U1&)
zpj}=B`AP^0ZFrr4ngwWe?mRZ2UI4m&Lo@1jRX|+;Xks3R7i|PI@#gxVItb{{nr{fQ
zkOm>4je0q#?gDgZFTNF2djTz0@9m&E9?)Xz-{D|PK)cj`H>i37+GX~K+)V)Jc*g$3
z0i1vq+Xa&IvlSb!7(N5q<rR<vLWl-mgm|eDwl2qkj1WRxKB*8=(Tdik9mo(N#O0fs
z9F||px=aCiTnKUbET6G@9qZB$WSkJ<GVrpHx(?79+zYZn2ywY<Oh`QsXqS&cVpmv~
z$FJg?W<b0A2vT>fb-Cf{ka`5r$v*a)kQxqXVkb!KT1#}F!b}&?E+^f?tqOo9o_daB
zDFIFF!&u}s37dG10y$3z(e1i(!)h@g<)gy#wN7~IAKplGCfN4?cOyA2(y9?cn&@7Y
zb#OovgNq#XJfMlngB>*z5JH8Y>cGpRyYcm|_$=hBy{oWeD}WxeAlii;H5%wKFyMrX
zzKbX~;&K=<!2M;8`*C;b|1p-R!r*B*ATBEWWQc$dBZ>(C7oRb`?cu1&fF`azEuh{3
zgi!ABEx9ci&<Y&I0aI51T7k-~9d!~Q3RJ>0>)!^9v{QP|V_~%&=y8FY^V|>y8%#EO
zjCXSuGEChM-ZmM?Iao8G3V2IY|3ENj9XT&w0JLfu%y|-gJa}RCDmhEQmkWM=mH23S
z0PiPDkcHE$#81fL)$b6@eVjPFpRASEZ^a6J?h8I{SbWcvg+G4r+rASi^OI!sxYVtD
zLl&>#HQ(Nf+jSC?kB8NXKo9Q0+DH<2qGpeK+}ue%mE>(?TNQ|J_C?-UcqD%Ya*0N$
z_jNEYTnob>__`eVbZrD^s~W+I^2ypfaPz5Jd8*F*7gbGZT!WgQOKJ3UbKXJKt%TWQ
zh@101Y9*LtiaM1=1#pJFIeSG1@K(Kox&-Ed7smgeDuJ>EaBBIfa{KWq_6(rMa|~b3
z?h{aR0bLbm^<~r#NL6&7=oe7m0lLQ4ugW+R(0-nKfV*jc9#i<NGWZ!U!GRu|X;F48
zS#3U*9XR<%8pT;}a)laj^2~6$e&4DKKcCk@lYx`xSIil=GNcOHDs}P$6>}cOzLW?)
zE1a`(9PdlOi{}M%Zn>H-76or&zJ*lGuX-P9zJ)9SFY_&=RLS1QW_}APy!5w_62fuz
zTSy6^+;1U|`=5LZne!4FD@NAEEkYTeJIZ^9;@Y9O|GP-d>+Hr0Dy3VSV8ta-y}<@l
z|Abc~FD!UQm=PGoO*6yPysR)K(b-`N&xWaTLVJU%2&KvL_)`ohy`Q|xD46TSH;vEa
zb*}DIeuiT5ej?XdZ}w1bt8UB$fRpc{f>kI9s0n~3UZbWRO$9sofv{uj=gd;p)UlE$
zFUAJD8!x23T?BOp*8UEV<i!vN8UFSK*(e0H$gDa3#1g`7Y-2z99%MgeiQ%f#IpSG}
z-U~u%FQAF%_oQ8vyM;R3wHnhXf^l;fa4r*Y@?DH9@)mL!5ODGWh@IaDRmlMesldBH
zG|>k=X0oRHCvfsB)cp>Jhtz|B7F*4C&5c>K)d5`Im+l|X3F*Wt;3_~T<N(Myr4XXQ
z&zOjj_d<Ne%xDpaCWb<MF*l^nzRw1*2jtv&Hh^s)$J`GwoJKkf<Xs^owA~-DF#Mq<
zp55ispxx&_4OT*U8kmpR%=*?}n7Nx?c2vn*PEwr|Py>LHbDZRPJbw}Vb0?XPL0AGH
z<GvFJ8Tp<pN-qg=jyF(p1X)Q=JPed@Doyfkvg9kEq@$Pz{RRFp7*Dq!e|G?9?;{zD
zh6dC=;OvU@(MFppRE3LyvwwAxCBKK%QUIK_nL8;ZzPyrw!rrTyf2f!|^f+6E7qD2R
z14!-h`HGt9ls<{^p0t2h@6RPV-I1=gn{e#8O7DsDYO=7{Nuu|}dAyavvwPyUV#e7M
zmm_=PO6Z2z3s+J0!fh4Y+XI(;(Y^%gd8(7V$K?vE3mhf*Ue-k96;4l*b?;)!=d-^~
ztVzhydrva_v=`ENjS1`^GJeUvrINZ8^0$&d`XBR)^KeSvU&#oI%}*zsrotbL53A&<
z{LKKSAK@hD@qAD460%T*SM9Xf<h}$}?GtuQJWahHSR<ew1~jqcNXi}1#F$aEKR^>F
z9LCZ!aM~;Q`LsFTb@IkZ6X)E=dnn+vn{k=Zl}R(8i6bU+q644<*gi9)TCfjM6UXu1
z`946zP;CoqZjt59^uqiDJj^UM`XJ~x%NTdYk}E;K0M7izalhqRkHv;Fk0Qb@oC-V~
z&_v^cpehA4QN1BcK7b~c^k&ElXky5>^e=!Wp87tdb_1H|@)JW|KnNAdVKqZJ(FQDk
znYl8mp3g$4x0ER#gASS~)4u2|UWw@Q7I^I(o_K(j)zoLL$xHC^E->;<CwchwK_$*3
z7dy$TuMB&*l+TvSIj%ylIyd`-8_<EvJ2=U4Q+dM#T;50*;<F<8ko>(Me;fFV?BuUW
zEZVcCQtQ|1xqjraI{E`bVZB$MQwflIsUAI)k^084!l%8(xci$ng!4Urk+w%@iC@6G
z>&dl>45pP$k42vvYnRzobhU@ZqAz)9BDw`sFR0guzT=_!(T_Z|Ao>}oK0~Ns^h;2^
z4&NmDJ?M~prp86lUp=&aG)$zL+cg^Z(Bq>uJhUWwh=-mQJ={ZwL_2%vdC_A%bVRfd
z=-B2&aRs@gn(g9Tuo_I>H}bSE16~8w(Z!-~gX$HIM07i-KC7v6bSWEjZX^hYac|_!
zrtH87MepEY)<UB5Jv0z~7*uCNDEchuy_80XeDb(8RHVUSyo(4$|M2{%Xbg@HDG<#A
zT`qn?(ORHAm_BiYNu*~HUu6cOZF$%zj|RPl^=F5VQop0-6~&^(Jah)D=qVl=ik|MF
zvFLdoS}8gj)E=iY4)jIIo*L2TK;IX%Ai5RwSwWkq$m8INKy)$>8~bgbn<YQ!t6zOB
zsQv^-W9lRCuZqYD`ZfjzIzv@-hli4kF&InbbX1Y&NIZE^%45|b1VgS?Cb^_~jF(eV
zR!2(qcY2>c)kJmP!hVye(`7Rbv1sR8@Dz?|yAfXBgk0E(g=RrtKJ1*lS+~fa*gL1~
zNFtVc7uWtG7V5XNw}W>a6(kP%T?;s+{nv+7y!yIyH^D0bmER+fyO!X*pXNQqnHpPQ
zPG>Ncf2`R%>j~&Rv1gdQvwmJ}_RjA11tc@5Iwu75UR+O3#%9^q##R*GhRhqog(ug>
z=2oBw@_v$<IwxYT-1V1G%_m1y{;OEWQ%AFx5XgUs@x=^~cZ4`1=v3Hxs*FRGdK_>{
zWowY$4D^X*-w&J3KziTu8cFEbsNT1%h|=4)TmsI%Wt~HwKhdbpO@Z7)9$`FY!;--%
zJiWj9XUmiMowvW)<Dq?OfAb$!PL%ZaH~V?s{$`ISnODEQgrM^@)W@Vw=c(P_oMU-d
z=+ypZKTpa?Hd8gQa{m3zexBJ)6_@?Zb*!kQFn?TB?{m)J$v)?5FY><M3d(3c|JrDL
zG=snr%M%^(96vXUS2)y(56I>vE5r|_*!_MB*SWd*S-cvz>h$ZqT&LQ2s#_&v=+n)w
z&o#)pkMOqdYastm);p)sMy`@}au#)H6eEQ-Kz=df&29|>Y8sG#3`4kk`Bb&aja0Q=
zi0y%Ba~>{N%is>=b0KO{?~cC=KS2I+T<!+>K!|&AIr@Gk3P8RLfA=g5sKeQalRuq!
z&H%Yjh{Kp8L~gH<YTYMn$!^`=rG{>@KG(GX`7$mT1F}*GNzbwdytD+QP1yNrYy|7O
zK>n5Ngz0-J8xVo~<&6EeKFDBiDa1mE#~w9bXXIbV*niO)Hd(E;V(ma465<}jz6R;N
z4&pS#UU-F(<EvJzH^@36L@a>$8U|>w!@uH?ctA(G1LTyit=QurRlc!em3~#~E<RDp
ze}!y0_`6c)vNV?8nt91#f3n~W<lhLfunHG0voxk%_JEvN4MJSb8pNJhK)Y;UjZ6oP
zOUeS0a%_NnVWK}NfzrQP{Cl62SeBCAX7YJW#_+kP5zH7qcYx;&pH*``eAb_ocmau_
z@IEQY;Mw7{`%Y0n9ov!`@HQEDN4tQk&>o@}32J;~KwZ>|YIiG{9m42c1LQZS96$1i
zRrq<G8ECJQacLcO!j<|n|ER&=<3N5_*7DsO2C`8M&=KUH&Sk~(Y{vE<6i{0L9owWc
zc}F@7;tZm0KiBL>%fFcj9--#eosY{#Tux>Cm~0`_<vi+lv$;$Y$5sidH9)>7HI<2|
zCgP}jRxM7k0`eO{yu!Hk$odeH-gjSNfXz-NT?Yq%d?3WPxSSE;ST#V4tzvlFxDkZZ
z+kGd6R6lI8Cgz?@VV+{e7JLb@&$=`Ok^MMYxA8xR)ILD_IfRke4M6_6gf`}au-;Ci
zQ`+QWP7MM?9Zr;Ms9)quU;E(J?AGYrT<Ly=)M1Ut5NVB@nvngxHPo%KF5~y1fNqVE
z9<1}*p1X6I(7cN=-4l^&4Twcjk%cFu{9OE6wg#z<JL{2Zw2U$p4Yr-aLDkF?Or(cV
z?u=Aqj4-kp;~W*O4@VCdVs3lTF;X#}7u%C}HjAxhWHFE&Mzj_^!(~kA9TlZYT3_i6
zMTzu=q8h2YvE8-=GY-hlWtllLyr!Ixs)s8@Z)7LHJJ#C01*u~IZHBwo=JN+2{{||{
zntHqsr^4t?ekiqOp41%a<c}%jR5bC!5JyEiu1dwTr%XnrwiSK3H>3`wj_8a!4rG!L
z5?a&!e8CUsayyw>(kwtn+OjmPT)-5_8R>XtFexIFe8VsAx>L8_*C90+(4kfMmTR{F
z6Iy=`H3W1@hnyZ(_W`1Tifmh*N<zOkvxD|78+GR%;JpK&gMQ~n_JA;pGiCkBH>m)&
zmI)wzvFKAh^~MpY)vuQ+67RNEcNbC(dJ(kLsm&mjPOy=-W_Ecwpd(e`9BM|S2Y*yE
z`NrU{nAY7_VP0l$LLTD{-V%BP)R@rS@s!+rA%nb&7^rM<+^c!MD|ovASFvBr30**)
zj~&+?&N+ubopp4q`#_Fo>{sV1h*2OfOp2;H`%rT>ulRof>MUYyW-nV7+GFtRtap+R
zf5c&`bn|seoaCXl%dc}2J09rDXETJXqd!Y2rt`Il*y#R4BD{V$orsJ7Qfeb0x>g{a
zX9HT-59pXX6f%B7BX=CgM?#3=1@zLF0-|{GBuv{}09|db-FJ#o8-O~m@#ba_W7pJr
z2w6-Yw(g#=YR^Y3b^0jxg_oEEuQ#&p@vpO^0}zkyy*n8ueqxCUd)RISXqOt_bK(x5
ziTKY-jR!Qb7~N$Lh9;WSaMay^5FEhtVk(2?<^4kjd4?&SK~wO#3y=(Ih`Qqdok0)N
zZ@E}3ohQ9O<_aNs@(DJqh$U6YlgP(gQZcWt{tq#GEj=A`@-?MK0uuA1JS#}vP>qs(
z=y@Ih2;ZGT%l`t<#nkk>keUo=m0kv^g(=V~HR=~u*8ozDp5`fLfoha|WB}iK0@Ps@
z8TxTb)i>(?gQ}jfNUJ&ppSu82wF)IS9MGyh{1xkufT(&2X5}?NtLl8ix(uLIy%pqB
zAtd*@pB7eg08#a2o?>%E)n%BQKLD-jz}+cTqjazsv+`T5*EywCy&9j}08#ZXo&%&_
zNv@uaC0Gqeyr1%vu8eq9<fQ$nxb9}l@!!Vfb*t&P7U9$R&crpC=d*%~A^3@Ywr^9y
zm&Uacr0QW1(zr&0yex!dMQg@a69Ap$c|WGqIQ;N`P{Zq*(rUbq&o)09HAeG%U2sYA
zAdYK$3Xmip;3*xM7?<zavVL-1a8d7ekne>M_1e&>O$M}jYv|D8^krJTTa$8up0=Y`
zbomGMJTskE?_GShtWHa%M8@&_Kyb;WBeC1F0j<VYAjK!z3UfEeS3*cG^*@P^VF2CS
z?x8EPYFt<H4{CV5Qc4Zi;gI1WfR1euNRTc{C;B*$*+NKcpV4V`VK|1i$tnj~h6HrX
zOX<UG%-5d$4>5b)St@3hNn~-gMJGBH#ld@hSWFoiQMLP<{bkAPJjPvg0dy;E#qnMz
zd5|tbJl3A+sN^4XKHA|zC;5Mfdk;9Nil%+EPnfVfvopgiu)Dw};*yuVL>I{_upmi9
z#fYyFF<>T$3W!8=1S4Po!z+lQpkhJ=2?{ELV!(_!>wTW;J~L-_G2H+E`|h3Jp0ice
z)z#J2)$#P{^O_eh0Maf}YC5j^>#e#2r(;lri*Vl=Xk2g+4zE+H6E4D2Ur_1+T!c68
zQ0jMFgqy#Mcc5?)J_-L98Tfe2cIM+E{Vx1}-N5%HEVTm{>1R&1)GfFOmz|GeWpNSS
zdkI|TQVlP{e~&)ma!XCaMV?kyr0Cft=B2O%?KJxHZP?_WkIvXn#)~bfDU)W~0uEtA
zB>9mHwxV()jdN~m^xCKJH9cJQ*9&u{2@GoH?5d2U>v>80$&guh{6b4zi>v-a=ovAZ
zxEL36QF1s2Qn(1;GQm|Z;R37zo3JB0_(w>l&Rit>dObZSs}^SYKVbJ-MN16uzQBu-
z4JYC&k<BnoKD?u?X5p&%0#$R@e=$A6__*R&%scCxqjyGEoQII-=U@ZN)p(=fZPcUn
z&tYc@_LElp<UPj8>a`q=^vxJ%1Ta6l9Z0A#kWm=69*m^#z*W%%Gp3eEb{3N^=2X<!
zAXf~=<2~X$&%-ffWFmE*M+VKD=i$+0Ed|q4bZFx<Bp&yMk$Ajc;!u5tLI%x9^k`{`
zSqJUL9+O)`s^U)MtHDXO&ess+YwsEQwCIYbfPDX~tNOz#6=#Iez%PP5u{hu8TF?HW
z$j1RCA3epmDsasdEM6{+VNp{zZ%y?Gi&KnUBV=sY2Tzq`_x_=mD|I!lMnP^G8A+4i
zXj)v>=%Z%@)Lpn5)v{x~At7W!seGf_cKnVUS7jR-o~4tPxUL#4e^ufgB;~Qu)AQHI
z>o3Jn$;6~to1JYXFT<e6Pb=$(&f`Idt8Ex-OWedH)Q)^ZV#P4;iup-=S1hpwQOgV;
zYy!T-^EF9pYLIGOiUbzBDZ!nLj0j{<Fn{rFDELYfAm*rR$A-W}8MLUa;vL^}aJrzj
zDhHE|z?l1fCavi=0Tn9&afo4L5{>fgcynkn%+Ofp8|CXYTR)9!wplwL#HT-3*s4(>
zr)Ldw<Ry#RQLKd^dG!8WJuobflvw!TMA-8I72I1Z<tpRSuJWaJm7ni6FM1q)iBi|%
z5?7gT*7{C>Ue@SKFAJ#WaM4vJL&EhY)N_?dF!N1@)`B^KtDIDg23Of|4;HTsn|2j!
zgR!u!L>rK<()biKz=(O5p&73@38q?VNItLdlUR7k*@(K@@WCkX3Y6xbJ6!dgA$p}b
z1G&hcd8PS+Vf2@#pOz}kErt=Pq)KzUq4`VGPm|J|@-p@*;?kx0MI3u-!=b+}O_mQz
z(<>%C_NbF8&4uaG{8N|ac`&h5{3EWxS(~_|G*=og8v|WY@vlI|$Hmfo01{T2P_Hzf
zjJax!p%pQAD9x4CXeiCsk(9^gE6t}&On+%UXK23Ce9@46rRgW>su<^cWjhR~S9EKj
zat6&Sy0;CZzv%q5RMCB882v@}iJ|$6&QFt~3%_Tpfw*+hU4VY4{O^j6g@K~;%0va1
z!JMYe{wiH`JYyd7`S@znW*1zESA}p%(M>dZb(Es3dwD>O!^NV@&UV!~Ce##N>|OZ(
zMTQp8MHip>j;p5n`Orq?A#MiEv*Bfi(QiXPEoH;GhS6`s1%`&^Ce@hvX=20v4QzD<
zE^WiEu*l!KKdk~Add9&6=dzRyn;;ix{@Cwv9}R4{yjXwYCF{gFcwq>a?)Ru9e&cXi
zqc4R0))^aCLW1}6+@D+cy<bBBbpIb<SMNs}-2YP_$+-WDQp;nKK_6P5L@%E-(@(Xp
zNorb?RIer}R+F^j)wE(-e8wX~k_tCvJ~Cuu`~T*Vp_iqar+mSY4s^<w^om|Aza#l+
zDM#{%{O|RO9?f4F{WNi;A6~+dY%gPFO?t&!n*Bp%q-(&DJP%R9FX0|oqy6iacR$`!
zLJa<sO+&KJB5U{6O7)%#T_4Bb_lo<K`V3bizE<<xTBVvkWkP=1fSLUB1~~(L(`H-}
z=c;{5eSu4mef6;2r@p0;gMPHs?YJ6kg0wa<yg-9XL|=~H|3i)d7*g~IKKP7FLJr?(
zt4DB2$fKJuP}poj)}o;*eBXpz_93>y;F36pyo=Xla7mmk0J`i3!YpJziKSay48eyD
z=BKLKA#goY)easdRn0R?)(zl#3s*)}I~c`<84;>kd(+dL=yP6E)pG6vZ8IDgRjk$x
z3`d)lzpB<8faL_&*P04&yat=@!Q*oQrAhPrf&SlUts_lZ2F+{IJYv`|a(w3fNIS46
z?$S*0F7Kr)n5Ye>pF~y7PiWPX`oD5|f9vU`LYg@J2hgiAi%y*Wk&ob^dJYiNGkms%
z*Nv6}D#<f`8_WUQ-*!}Fg{P-utobY@xJ6p<y;|_Ll;AwDt*iW-Dn!=G%5XZyq%Tr}
z`=<r3)`EY>YLC>k;HJ+VHU97FCRw3zI>tfxwt+FlacRMCX~FC8yi5ze10PwK`FDcJ
z3c;xu*e-=uDEJv}e|5BXxX%aXw4dNBY_b08Ljbz{u&!6?Xk4vN#EdL)8e3zfuyBv+
zG8iXd-GQt1E<66gO(<~_ItZby-?bA5EltztVuRZ!I#eT-wMgEKs_VrhS6O4I-W#u_
zG&bU*jM^do;z~Dz)O)2Bf1(<#@&!9SZEz-E<<)lV93PE!A%BAOe2KZBmz!in!;Xph
z(9lo9gl--*^pnblL&NPzx~qxWk{Wi3-vnuX5?=gBywEsJ!$6qxz6od;JT^^|aid3)
z8j1#j<Hih{S8IEiRM{A?C1C^Mr==Q*{)Q2Jsu3HA#HW~-3^CNYqKz!p_(^6Y`vW*n
zFr0Lf*1Pp&&rc(3bgE&}F0snz68qs2SD8@1OL#P&OZZ8~B{E2KiNSAS!=MpoT;eN~
zfuBT|c)uErF7XHo#?MEWxW`AU?h=blGCr5^lZ;FFN#YW}A?al%s&R>RNX1X0OZ-@w
zrWuzw2QJ~U8JFOk-XnP~!8v^f&2x$SO{#vE@Y7N*@t9#uyM(<BZ%`Sk&n5gM;}S7&
zZZn*Im+;fXCH5PpnMlPN9mS%cX(e)ggG*GxG+yiQtKsyyf}dnuA%jF$*b7&1%{h9;
z73w~OErmW3T_LL)jjpg01>)zUE4<>PRd<Dik?C^<Kgqa)pF~%v)d)#XL`Da9%J~S=
z7XxI`cd6^D0wd8B{a6%zCP@|mJd#)RTmZ<Rc}3sAi1Qb{pOz~6riL+H^jw8)W2nBO
z_mfP~Hw9;3!|5-2KaH$)@5b8gN4Q#J>vw}^EOitv!f(8X&po}b;luY@>Ka_2XMJ*(
z-saMpPX>mbjg7dt7;r28ht2`~Di&k&mfGqZT<n9g#xJvVhlH2a>h8S{uUXtLQR*JP
z5^q=HVtOBJNYe+sf-lhHBK`Y!)AVaF*xZhb$^C%cCeMU$9L~oO`r)~Ftr4%EF~Yp_
zT(uon>wB=5`FvNMjEs=pZlS9t;R1|dVDl#C(29}@xV%+6j(@6l3nD6TGqwo@mf#lL
z*$W*&ICKwSv-_Lm#hey~LyugKg=ua{PRMy7YxE59>@V=l57EL+zQfb*_5k>VwF8d9
z2w#jKo^z3P`9auNTB%gQWZ0_sP^FgODtHvgpu?1EJ{Snho3$xwsj)ehDp-PLxmHj0
zz;wdK=_1hJ2-yi8nt|7s>#e{`(t6W~?1aq@ozf7mrh*zywC;#FD+pqDaSeS`tM-UL
z6_L45yw~R(fVX}W(vPEbBvms;@QH4z5&M%eIj+f6_n8whCO8RscnU-O`+K7LheI^m
zvywvEnBfD&{S}WN$IU^OKd|cFi~kqH1O=~Ibst@TmjmFY1z%cq$KvVFT3iLYu-j=9
zc8+ZZ?808n4-TlSaTOH9UV*wc3h)OcFWY;6^MGZryHKv}LqOh7|3ZpR1#9;+VJ(j{
zKobvW{vF&#a~I2)55hmGlnEa5_AvG?Vfu3ISaTppzPQ9j?Gg<9gX7Z6JqP%rH>Nb0
z!W8Vr^NC;;lEp-ka>jpoAUS_%ISdpzOFTKl`{SX;0LYofO(`e${rBGbjutuhpS@KD
zFB_QB@4)#q`la%j((m#?N}YWO^qa?ghKHu)jQr|A`84)oV5Yr-qp%$U7wwgGHhgR5
z1R&=y(_@DG`%K42$;9Pvs_1ghvhR*i>Zp-OgjICOXpG0k0AUr~1VE~&g|^K(S*h8$
z3N|C;hEuTcaVn5)@W0^Y$E0%GdH;cOYplk=%u>B-Jl2+ug&Zl>?MMIn43_8&{!OWR
z8N`uO$Nzh|?f%hlk9daL2(eR7fbxg1$X7??8Tmi9S<At91CArGqBR?ZFkf@|FBs}Z
z(HcmLfJdvrT1~L`rAFI)Z6BCgx6MECcmv%w|E2y{VOA$?b4veR5WBD`S`_Nv>iR}j
zs?psp$0hu`Mt2-WmKlw%myl|8X+ta3=sxl_9YY%3cPZW9=%!)>zb?hflAeV>#O(R{
z7LTcJq@|_K!X=IFLyg7iY)~q&9|jFmst5Bmx~aG&zvFFvTxfJv@TanWZ`Qx8PoC(o
z=Wba~HOGtPEubGO%BI2ixa<%htXxl3S*mgv5LPaGxTT&M2n3Z2ueBgUreVBW=i|T)
zECVwejQy?91GIr0v=Lc3LoM|SF5TMp>HP0A_?LZpDuby$J<tWmSm2U8-O=AtjRyc>
zp56x_d19ZQdla5W;gUW*cu++ugI9bj1$E#IGB7iPN8p>p{qcH>&eMzCQ*z|X(KUJ^
z)7CIBv#r_F14roggdDUrS?ePKwIYfRRGRA`g#OzK_LtpBO+#H8#I7b>VyLrn@BtBA
zG!#12Ua4#x*c>JsDRZPc8mrP$U*Xc44;zz`BOkE-D|0X~(;TNCfye)2wK-Jqs?q=6
z0)N@`rYw-E3vXEX#E6Ydvn~wD#d(9c#2h{A2GrBIv^h2(nQA=$w(U7k<C#h|)p&Lr
zXQ}15kdO*KKJP#|JMh5v_kZkEQjO=C^HI}q(Yv!Qyb;?dZUWK=9p%fn<J76ek~-d9
z##xEOdLWypvzGsc0~ky#U;N|WR00NORs#EaOj2%uP}cGt>u^l;av)Veu73d^?R*hP
z36Lvaf+CLs=>+5~3~rA?TU)RlLy0i9S$~g9*P<a%q^83k*eEf*@b~0jkDpS-{qWP+
z?FHqegr~h`DQ6Q9whYH%<XZVUkQZQ~X${c<G=eVlilH3?D&7gml?b^3z~Ih6x&ry5
zOF%tU0puDW1G-`}Bd&s;KxPjPs56HE`3T5U09FkJvJ*(Xs({KH24pwwz4+#TpUv`r
z%x0?WN8EygfN&Mu4gF``X{la!0YNXCbt4W~sgD-}CC~4m+{g6<vJ7mm^g@Gk5D*J&
zZ)50wa~~kgbBn$KwHue@`GkHjKz|_h!Pa3QnhacGfa!w*s>>ljU;q{TFH$s~bR{;a
z{pEn1ftjAP{%%XHx(E6;2|~_^OaDQRX@^pBQteP_2`r5lS+$&F9!SYK{FlGchk=>;
z3|eWN*@4S``>^rf{mA}faFIJ3BL$f{{P+HUUzWrFu`E-aS+f<Ex(AoI>}mhSKnU*_
zioqWOaMCIu^td`tT53BkDY3C@@%?X1`J}{V1Bk-!rN}RZ>xpANhB(Iz4``pi2PKwu
z0kXChSHU@WyJOI5OI?kNNO11s|6n^)1}WR6%3$sqOKp4tV(y0R4s8-pZxq8^8(kFa
z_GeN;58Tukp{b@OC3NSrM(Az`?TUv-m$rk@TG)ja>kv@Wi8KcCBb>QcZy=`uxfw3I
zcL0z}fIJB=efv-#bD&7p=9lqe)JBulkN=QO{;4sVlBwW<N3ws}7^fQiRE2!xPpp36
ziI*OUH*x}A-8gWcXeM8&J~1^}?d=BCr~u@!m7P;Npf0EbMBHz6C?)j3;|?P<HSS0W
z-4aGmmu2K+&1#BH5Ldw^a03T#7!SZjB)Ft?Dun~jqD%^@SyU>8WjJc`DV#tn)5NT7
zv@}C-Q7CMZm8G(N#w_I^tX1UI!mC((#hojY@|%XG18els=>gU0GSuhtKx`2fJG>v+
z^11}#*_e)dKdv_Bbq&O_u*Tv22o+$dKQ`RQNMc_1Ky0s1Aa|{hw%<pqM_P|S?3?Ow
zdj{f-e2HMCN#*qp#OnHJ-11WJqZNx_HNyLGxezqj6Xwx`?<cF~UeOzIo@qBs!uiYV
zABfx!xEwHZ6Mx<WFc8aIDsM<2_PCG6WzvGE9b4o}9XrZMtC@OE=3B(nh>sy-WtbFu
zKdPQLFw<mAgfzd&>XSAokTVZcnel`V2}C}GocV<7gd$s^<YvP8p_~C!7%Mt}BOk+b
z<$wz&gBF(%aPbG9pp+OnydP=8$vqkJI~sAV(eJ^lV!!)JkPqJSB1Ro1Rm-SD*r<b1
zL0TO+T}mCml1R>15R1b}R9-R=*#o8L6K<k2fCuq}bp{+ABgPziKSFs8p-9~qKUM0m
z&wyQtP3EWp0@n-RL)O@}P*s9q6ao~ce%Ij2%SL;3c3bEMv%veYMYf~iLX@n&Xs(2f
zFUx+6hC$fa*lxs&3&-Hy3JOqJum1-LV@V{h2>VY<n^|fCE>^az>o7BW8y7=@wXT*f
zjH{{N!OrNk(<e38TnxxM2JBmK<;_QeE$3QlF0Q;wo%E4T>#*a^8eOz5Aj84DhwYr<
z7;u-jh9-~LIsE{SCp^`Ox5enq`yrCbTi_-d`Dn1ID%h0t7r&79sl@v~q@%JyDA*M5
zjmf<C6Ve@4a%AUfwDZ9cAK*))4+wb+-NZGYra4I~*exHd@B|hBFdwY&NK#q!2P-@h
zwbLK0h;{d+5d=AJniHR%kHRv)$22WD?8kJvY{iDwPu%=-n#8ToL-S*wVZ`M9NGfQK
zLltiFiMyJ7brW-|lbR>q^+jbnFtls@E1&U5D!9jr{pO=Ft%8%`-N_a>ipcwkDqRzk
zR;5YI&d{#0E<P@jhW!BTdSd<E`(cex4egdF#-V85kEG#=jF0}Y#<t(~zwyPyIFDoV
zegjN0JeJM-3GGlP&I9tiA8FN(X=4dhKPZp1>IdafO3j1v_#`NGP#*lSr_Vd3MP2A5
z{F}!}!}D+d<}pL^Zyqxw|K>46@^2o~q>RmDBvs!$Mh~vOd5n%;{k#cre)JUP7w?~!
zcI{(9%zM<1_rx<j?<cfHS@Cio?O+7*5#u+5(|kh1BSwG6QVKq^0U`dUkGBN$yft>h
zZ${E!GQSlK$!|qN@>|i6{8lt1zZEqp!-^zTw_=2}4VnF|(Ej4o4zTl=^9ZaspN->V
zcDyAfCEgEbo2tA|!m;H(nskIgH(ueRU4sY(Avd1;YdY>g(tdE_w?)!4j(7^r3&s{y
zqwy5D_-Y?f_qM^<ebs0@N+K2+l9ou<F1Qd!06gbYhrtCuI`LK2X}#=>tO(zYsG;!^
zpW+-^G4=*u+B6~+_kWj~G*Ntab;ilT*p_NEQ9R$LI0t%ET;)ta+UsEaf`}XU_XcdK
z3YNM57u`X|Xp_UFg8SSI4=*C^ez&Gk9&|IxO}e#*+>CM~O|tK|lQ2H!X4uJNR2eQa
zi%G}a_`AL`VpXQgyk4EwEwkK&Z!XKt?{I@m?EhVd%V#Rp9ZnRg=5Ru*=5Ru*;c%TP
zvYNw*YgThO(rP%IS5y2BM_LVs^AuM(thxK?aLG*bbGT65{6ec{excPc|6wM!-~3*+
z@z?iMwei<?VMMj@*LPv8Uf<a!*DybO!s_*1Xw}Rwv>N8eL-`u!_Z0tMsP8KFna{nG
zNIY+UIOk{#$4c4&{xKZ+5pWgYf>Cb#NngYCi3Qq`ZhWzC$k><4zyCkhNJxY5L1rV-
zgh_np#;BI}V|QJ!FSC&lPy8&ikq}R0<L+-HINmDQpV>%|Ccgc%ui+Gl-@CETtI^1q
zQ}zU2HK3L3K=Rw=nW|N7Q#q$X-E|Ci0y!M)?kC*Hm043&Tfmd?MTW{1IGC77QwWHk
z@5>?9tyRI%ncdvuRJ=!KrQv|2dZiIswMrwj8kOc)6Wd>DxF@%ICrO%^$6sm0Jk=_V
z7`%F=k*1$*mcN_p%4GgeTOFATRO{wQtI_H-U@Gk9GTeuyRnXgwM}A9}8}_8Af?jUi
z?*Lvk^gDnw3v{X6XgabmLZ4tYn&{KS*X_!*1Nw;jB+8NG0Jo6tQw7*_o2jG^bj58}
z5^m(ihxz6j;{B7|c;9NYhW)J!^~u+8PF9BhlE#u$N<1;q4&pseoJfS8m_tw8Ozb#U
znrp7ORQEhFVzu5<Xw^JVXf-_V|C{ET)7Ki!wUj}%-co4QnroreXs-KHWHrC_{N#VG
zx%R5eKl^P5>hr(uw^G+Vzb&UX7{8qe*z?=Pq#M88Ot_lgO2=KzZ%M1}w?eDtx1{;}
zwj9|``R#lnHCoU)Y(Yn7wxGArSk+ok$yzl(7Fsnw7FrEI9!iPTrWrCRs5Z?Y?f<+5
zW!olx>~BH2wd{Z26QxW3S1suO51zQ6C2u^jvSZp4rvip2O8>f_a8uoyj_(Axnpgf0
zwx;VS9<3>UG1s^LR0u-e@8S62zQwWeq}f>+qp3ci6@>KHTmj0DP1wI*fy-DkmX<ec
z#W@u5eliBFW5qb~@P1M+rT*0NDLo3oP_Sml`HGz}1?D<=0p7){F}vJs$NXKN)SuVw
z3~jjjS+L!X`&R>nuaTRP6QRMd8EQ-Rs5Z8?7Gaz^1y^1S&-&IC;>+DdSP$k~WhEm6
zY8tM*yfB``72-*KSvYhwp0qB*a-&)Gm1ECJWbb6}(Xv;s#vatHiHOPP{CWHe)b)^F
z3y=5m?gw%V06y!>TbhLwj(rdh*TbO+I4^`kkOC9?nu+Dh60;;$@%M>63?Y)(9x8pF
zK2VHH)&J4^kq)#}?LCRhYWcLI=HL=rd<tOjIv|Z<i}!zb)s1Dy!}TF7l>dk|{+?Kt
z=Gu60N;aO4hC?l9I%*3>MNs>mE3x8Duq3@4o=Rg6*vDYoPM(ET{j4>m7*JpzfvmD`
z#3T2-7P#JrIRb5PUU1#{*etOf*U-3CclxcCdI=Xk`B8W2Z8&EW*HCPC!`^3piahYf
zF6_8_8@F>$!O=apSao~j|Jj7G_g24Z6nWQ#o{MMsBY`}JYa~z2nd<S*u^=(9rvx`S
zMf!Dcblz>LQ5#4{&WxxPYw-Ti6ONkH1fu!?c$&yG##Sy*B6}XA^PYF2UWdXx^YN0E
zZS_3y8XR_~dR~f<fa`X+9w+xA`@+4Hzy;VhxDr5j?%mdB_9EWJka!~qSxyx{zKEZ5
z7f_N_*qwv>J(z^Jt579yR+)17cJ&(6Oo_NfB2M)p?n+0@-i|ZI!7pq-3)@PM&BYfe
zjr>O-zYMj=<tJnU0EE9e7;rYb`8gfa{M<Z#w#QZ_Y<oPhN2b|mp?MzL<V<PP(`>iq
zL0U_5it#~mim_H;d1jP%+Sx|oo{_e2!LVq#Ntn(*%vkO0i*VcvRo0<jWQzDHovKwI
zPKfr-eXj#fNCY6#3PDAl2ODW+K#h%9T+KbUzQR`Gu?<bL(c<ME+o@WbXTkH*Z1rd1
zU`LN_VJ6$HX|^_CyVzrUJd^FYG~25HZwFg&cZqClzYef`XVv%EDy%d3N2ZXh2B{48
zMp}1!X*B`eSN7#;wyUqf0k9t1VVP{B(`;3D+3G8>^&Hv)6+suqg_+zuKvNqxco&{q
zVnaUlHeZ@ewP9i9(%q(mLrUmr5wg!SeUC!yzLoM0bbSVAw7(3#T%Op?VV~>P-UeLN
z-iy0c+rmiPu3dn;Q@b7RZta6{57Zukd$9Hd+(Wf5#ywnn0q)R6^?c((IGQU7S3qc%
zQ$EDF#+HcZjS@OaLa7LU4o|J|x#2mPq1o?b#9f#fIw)0tMe@qb&~Gy1zLpvK!I+G6
zKhF$(Ye+`A+32UTob$aLt+-D4buN?88@y1SnC{C_e+gafh0^VHsQcg>uDUJ;>)yKq
zT{5OgZq`zzdPQO5V{tRZT*E!XSD|jo>#FWfM0_2K3hudYxoRhxJojDz3QuO-@^|o^
zi(KOhFN+S9Lrsayf#H1`?vqd{4wlG?nV~^+$yv@sFD_d^U);tLnu^;Ns19v2lmi+|
z3T99y(})8yosr3O!2y{TWis7%K&I81OurwUQI;HH_$qATn2gZxGDA1*#g`nJJ6$i6
zB^hzMeUK4ao*8;~X6TU2P#&D+lYClcDBCGt=<LkU5p3+zS}m2(eW?-xszZY;18hCt
zjBfaOP|?G<Jk9N0kljr<o_z*ZlU<&%`3B}y?x$cm2@f<XdryE1qfNkYq&H^Jffl?~
z;1)cF6Kb5dZ~UquII^78!;D|G23j-aN>G{d%{Sq6Y{VCr7$-4zcrhm&Fy@6OW+7ts
zZeU_wCozBWVlFvg%tuYkafta8V!9J-M}34jn0wAHS2ZE<#3rTwz>LE8Nq}<Ya=-1>
z_lNw{3axPr12doB6adwEbsGX4(};F!4oJBdqe-g-?q*$q<69vt_(4gkIv)WRw3Pl<
zn}xjt9KorjDYmIK*+xOyQQ+vwk1~hdU=flqZN!5$x$nj|QY<R*EPy~m055^*P5=iV
za|FJLy$V?Gow%W22gfXOFiv{_QbK<qEX%1FZpxMe9-UtaZGe4@S<Z`I=#?!qYJzU_
z_M1?NFjyia4maX<w8@B|-M_+wN`y-#!Wb_C3&xlJEfNYpl%MlX+YE7QGD9~2HD%R!
zAI`mQY_j-XCfny}wo^ZLRH%tz3uC{gujF%q8fpC6M`N%B2jhmaU_~=u0QoOmUO+RP
z7@R3&Oj^jn_qu99Q<K&?nQT+iY!6_c<qD7OW?@_E8Rwof8{3tw9@{gS(q2uo-QU>8
zm&{F~pJcLqmuBN3ukAdx1U6&(>`))5u>(8tLp`=GnQRBA+2&xk(kW$dw6(ikH52^q
zHPH4XFXF_^h!>?JzKw`05K$cC`b@Sv(rm|qZL`PrR3_U?X|^J;eebb-n8~(3&Gs_(
zRpmA}iAJ%#(U<o;peFAegmm!OItbf~Ub*y2vvJJO)ngkgZ2LU66Vq&$VX!p9W1A*y
zDJP$kX5*(&hO{ucEzM+mB+YjE07o4IHeVZ;&_;YGGtS59IBy;5s7pQ3+|23Ab_}S=
z_7g`sYB$(=UN|G9LbjAlyG-sLY3}Eba#Y)v8H$*CabjkiiRm~O033!mZuBfi4F@1;
zT${<iIL*%%;tY@N$xOBv(rlbhP4d|GX0m;mX8WK$J}}|2WtU}`p$<@EhJ|3e-D7K)
z$=1Wi_Nk+u@Yu#=vK^mhiyURCy&l_?Ot#r+w&7sQM?)$GxhIqDp)_00QXJk7Hg^($
zr5^tqnf&ji`8m?8hsSFo_V-M-FjgZ>mN{o=;;}Ub-RB@Y%U83Bkb^Tr2d9N_kbDVd
z{w@=J8i4Rm%H*%YHft@dJI_VdYXGOIo^`Pl8L-^9k*zneJ}yxo$c)Mg;!}i+DNvKv
zz|VODsL9PXGGYcKLcYlq@_U*sh?SVTI8nM4+rIB6kPpiD0Q&HBX_xxNp_bbgSU;?D
z9L#BO?{2`9+X)|HQ=oNchoEy2QZ8TFzODy?7XZlaj$poGt%IYgJ6F9l5>eebvGWj@
z`z&W*)jDYPLT2<^&1Yjt6w4{>b@&<p`k~;>eNv%(qqJJ+WrI_pzPNnrg>lu<sZd{B
zFSO%vsZd|sM|52GD>UwJ%|X7{d7S?$fIfI(XUG<qstw-PbbH`@q7X25EXZp}9s`O?
zGd9DK+%Au$p7|A&n1@@r?o^q7jGCA|0rQnhSL^UStj2n;ZG*@>t@$T>r6l+#Zl*`(
zXx2o2kE38rl=<f7nOH4zgIEY0)zDJi`KD#c_FSJ!nVV~cvl@eit2CO552f$GzExv;
zpM{JKf|p=z%Y^bBBV&7GKN)0>2S@N(ykAw5%`+rD=*(qM@-n>RbRmG?6x@tO%%Z5z
zBEiq^JCHQv4pM{6nvuH=0z;o!s?P>|S=U{Lvub91igZ2$d4-TcagW^TsI6at{M=_a
zlIRBjr8st}?#~8z^A`Yx*xzqkw(2wI8^n0#9Y@Vm_?k&akZ&UST~J&Ljo(3Gkgvwc
zqvdfNPJ3b<`PK%9OGp2iD%mYKNzF<q_uaPmTw@9Nk9i79L=$b*owZq89^W%zRqLx4
zzo5bGal8g_E0}qn>D7+{IQJ^0PJ9~xgVuZs;Inl&5)y|bxQC(yZv^0LPGY+5z6fe?
z<MNO<qOLLP#*)!MtZ}+B#w*_oSJUoDH+10-OAbqgHn{+#%+T;jj*9BI>|agjEDW*n
zg)$d`a`*#2X!i4I_^^a#lu#{({kUNiYHbzVd}fMKLN%j=CejkYn77j5n<KRKtH0wE
z1I;KPY|UfEo3BOQTdYs%e>7elG8(pmOSw_ymf#aJt66z%0J)e#x(C;F)QzO<eBV_+
zlhS@K&Q`{WUvA?9M=itv+Pw;tC*U*gBAlA_8-qRoWiFO~-B%ho>U|ulAoI~aIEmcl
zI4YMxN#&>!KLfZBuYatli;q`a@8A%b?(oTGz}y8OkIMsjG`+ONO02TA0-3-k1g0&+
z9-JcqtmUZmQ~<qjO3B7EQAm^VwB~$m-3zdiZ8FJj21V#r;IYK*N1;eYBG(_Bf|mQp
zY?kvD2eW9H4_|#zU#$<Sp55>fAfo2CZojR&4?aoEat3<6%s`-~m(dgP01M$rP|=J9
zPr(0dEW`yT1Bd_!aak_JWjVJIAZ6iP?Oze5*XOcjeJ)$p=dxveE?d^;vSocPTh`~Y
zWqmGN*5|TieJ<NupOfxw7o=es%hPWk(7)6#q8Ic+9jMfFEDwY#0Y!)6HVxBCJ7!tY
zpFAXPSvmWAAXoTBaap5lA*VU2r=L_r6UMr~gyX+A1(iM8ifskF<u$+uSt0(9kMF7@
zoGvmx1E~#J4^7}RmTH0tJPCpJkXomJRQ?sdqqM%((E!J5@aYf?ror>F;28oYrvtpo
zM2BUuP>P#Md<XIZL#_vcvtBs;B+VH;;+3Fc{%yyyayOeOCGZPtbR{(8WzVUFHcstF
ziuSd&kB0Y@&@XCP$<9!3S~uL71g=2W#1aHwVMq~@DiaOBFw2lITu{N{I`L{Ge3~3u
zGj9LxS{zz96&NUS2OE+vuAijiZb01eh7l`|DsZTXJHe1BG}uDKc_g1WKS{)CUC!{!
z8zPa<s;P^gl-A{9!w8R3fuXgSwJKQ6=rE(E7(dDAz&tfJ&d2dxV2sF_nwHbig!=O0
zCuuoJR`_!bXM%E$$4!N{Z$$<8;#qujZ$EBj&td8ODl5K{g^C~E#)c1^2v1#(E3hb;
zgG9EPK(YjGP0WJecMVAj>^3pddxqrG%1;ullGh?`{VqB!)~vwYi3dPxW=OqBx>xeM
z{|nfyt4Qu>LVc3`B$MCAA?IYnDVi=#(3IyH66SU)aHoha|1w=9HAT<xk&NiqA!o5)
z^j*naAU$YEsG};dOvQGaS{3MQ#fn}Hs^f44rlT=#2P=oe0e<7C9@@jOiuDBLB3!{j
zD^_nqP>sPw_&EGuY~W@1zn^eNEA~77cYj{<^uzx-gqv8g8}a{5Lw^tdi(e2PJPIkV
z&{m!f<*d<9qcnMiM%5aQBAy5fgpNtLP-wK_ql?%_)V&t5{G@P|Q+H-HTJ{Te-C@;f
zSKD>^`e*=^Gl5Mc9{(bl#YoXcUy-}cq<0HKtkFB56R*%IiKD^%mQU%>X|*CS)@DYm
zthEm^6xyQ5iOF{We&*BKeJt4=$^B|bY?9nnxWU=chpNySCAd}YLn4R#7cKU^X!qX7
zWqoYL_jjV6UL$`V%1ejf)2le*#{@EE>*FN5fJ_pERiO@f!j!21y2sd>7B&pR9201S
zvGd3zi5~L#mi&a_rS+`Q<uFeY9jCKCb`?^)dj~<Qpu{kZ7AAHXwWPB^wLupmorQqX
z1q?FGcqpSgix3}wN3VnjwyqUcPDj^@ZUHj!TnLW^tmsKE2h|7+>77nNE4m1NEyzm_
z-lJ{~7aNMp!8_N{=>VQ2a=c~5RwB}exS(FF>BgWs5*Oh)_`hDmDm1S<61HDN(}OGf
zD#$nzzziZ>lMP|8rrb3^6XAM~Ldp6qq{cK*0le$2-UJ1Ig@KJg_Gv`93`vBGn!vdF
zK@vj~VHuy07*^@9=uXHkLQfqYinsJm2k<D7QGB)^+E9YTs~R(M@haH8oupmNQAIa`
z;iAJ*X|z5M?U8k0Ht>h|X&AZ1)}h$=9Tyk2@V+kN9$^(sHKoF;XN_j>ErsPLqrWbg
zZ`d$s0UJwJ*cKbI834q*ug<swteE#56!#%37C`B>$A#2Yh^M<s*~c6dR9{??6OeIy
zbQ#&>riO_Ah;T$dXczKQG<Cr~2<PsFk}3eDqj5vuAJID?8omN798xEv>bYt<xWd*5
z3?ZWGKe!*-+g6w3zxP}GH7d08GAMztn=nHv4uY&vTS2rQcnJzYhEo5j58?wHWCjKS
zz2iNGUWY+RU?I?Mn}I&Kl<3<)KOnl|O`@3GD*4#>iWUgKa|n}&i$H7CXH2A%Byu_!
zC6P{&2;E4;bQUpxdSW_LOvqU<bqc?HXZ0F`e1-=?SflMgdyWDWUWnULs!&16;Z;DF
z?*Q5r--*L>WyJU#9k10xLhl2*i_F~xy%>)4Ezxd7vpzEFV#cq+dl2>$!^SWS_MLwa
zydJ-CxU5lsGBax#6qo~>NoLkcW}X2m7F#P8`w6I6?5RdbJkSQ^Az6J|vU&ngvDnjM
zF=zYRC>=L@JLE?AjBKDiCCbb)tM+si&4)%z)SeNJ;xrG%SoX|Blv!qm?b-R!ao`d9
zoRa7%fPW%=Zdvq&ZH7L-JUZW#v#=t%!h^5r5nTg#2=uhCt5n(e%%sX0kDJ3MML{bz
z3Gm#HFhre{JsDt}nk1O%1hbl;OC*@Bgk&bR1YjuyIu|)FAYY+y>=95}g5n;Pjq~=6
z05WR<%w<A^5>hc7@~HZdy?6G<0BecdM2btr9H^QAgMC4E7+@`*GPJf|89XOa=Tg>f
z*&T$nTC$P@-c<JC2v0r>-dtwB_6a~MRUK2;lE|*BxB=6vYoXVJY6?D#=&x&gq^{}G
zboU$2IS#_DQ6*rvy0-)zxCv6kmAk)76e()o=>8SaAbKzHjUH4r&;zJAWRC<?2u=bj
zp52S0lsmpsyJrOuYgA_@a-<}3t;eX*)j-7okCa5d1S*M)lQIkKMfC7K+)SBg{Q{U}
zVD}FF2{1cCz6kY=NWvkxw}hcw^_$NsgQ3A8eYI5<8{P2eLfL5Rlq0@vO>vofjuouw
zSO`Tb>j}>YyY%fB3C~Qp^zD}j&(3%0+d`jH;?lRr!W7orGMBzB^!ep3eOu%#tZ?bu
z0$<a^rEjk!KYZK9fJ6n>;1<-r9n@tN3U33AK5k92cLK~}>}=*a`zPMAAt1XeZ%j^w
z(J_mU+ZP43kB8ZM(8ryl?0NvT05WR<%x(61-Uz91U+~brPH%e<z=+6|FyT_+6G5eq
zTNl`;2t!(#%YplqnGc*k?%ZZyE3DO$l^pPf{3AR{AJ6d@jy38e6r0<INyHk5wRgI0
zsA+60P!^HfW<AmQK<P(rTUsNw6Da-2Eq@WA@i;om0<>Rldlq-RBTzPxZU;)nvKs!m
z3Qx3Cm1qXit<^8H63zb^9oEeVs6-UINifSvRAe){a=7U1o`Bm#Y@ZvB|G}ehTMu5V
zeduBQ3)x{^VeOZJO+%nP8UprnG=X1Q0M=BqJ^~9K@GJXN%ee>tvne@S1@6PY2s0m`
zyM(l-MD1U|PB*b1!6_yCduWNuc@HGf2_gd@0SSK18=6k5W9St&fNl;cV?c53QC2Jg
zK*bu6Ay$UF9qWv{6YGn+8;j!}h}FkE7;A=mDAo!0aI6pRS+OCwXR8Ra9*-Q35(u5d
zP%B7xVWVqZ6w(eUlyeYhRYa&_WEwaESKyXdNC>^7on_UkwEsw60<L`2WcyE*JKuwq
z<>uZ1q!9xwE1dfvkTyhYE0Mb%NLM0`m7lxaV{@&N++9FKSimaF{m?^#R;%1EJhqTk
zp8Jc3gsln{q}eV9#a<IU4azMcxKY5z2tF_1MuIPdbd8nl4Sxf6>lI;#RXcJl?g5%4
zaw?&TxFs&et%y18YSl^D9jx305GH1K!o%4-59y4&?p|Q)kS@sUl3hXd7~<L$I9S4=
z7l?0ID)IuTbvq(rKI&TTR=EB%<ioDo-2b96l1}#~Na)x_sY4lZ3znoKzcW^Ii8ad-
z>GUys4r0CXfo{(1xrlWLwwX(;`HaO5D^P)3qAzY&BD&qms*`UwwsQN4EQn|d5rcs+
z<90LTW2A?aS%KW6f!u(&c5^G3I|+ysU<;)5%|*7llOZjUQjq>M0m1g;V(E(rz8HA~
z;Q_{oV1-u&n288;8+nE3>$oMbgsRq%dk7U9Xyq;dBE^3Q6uZ$w4uxWO1CbODL-G%J
z$Y5r)0R~-le*~%0o)^t!i!m1zdqGs?vaOkfUcp`%4d=3@8O)3>iY9W|KYYuOYohtN
z8xWa8F8kVON$w^Oxh`6k`!*0U_Vv;7+<idMIib9w6)Lg_iR4L_<W5PlOCp~;9iLA`
zqGWStgp=%&n5H{3kz|rM0ZF;D^ONk7gg&Pv$u4OT>2u4H?2?2&zdXq<N#rc7NU}>3
z_?jL`c1fR*A6*jn$4SrQPKsdTgvuvV0rOwLUap`IXa%%D0i~)SPIi-iCU8{b@Dw|P
zG&{3UAR-8<;3eQ;KNIL3;Y6XHNGV8hso-s(vY&A;h}<a*>7<_m?oaw9;Ou7tw?$qP
z)@sR$zPzc(mk6)VekMYDMW|53Mza@Sa06<_-&|bQsC93`f7)e}r*O3CF@RH#!mELA
zLoK)4XOCm}8^GTq-XWXyq%a4qFkQs%m`xiMa@s^Mu{&i`xxx#8Zy|rD>{tSAfxRHH
zn`r0kT%g4(5xjwTMfO0j7jFgL3XWiR6?IfeWp8wF`28lD?xm(1vqaM$z)DXAE}FKA
z7)@Wv5>00U7foNu5=}n<E=j$b#iR<`VA(=6e=SQiKLNOC{#q6_r>3I#rYxg)z9_ya
zOBBBe+%L?++2314dhyX%X{Zn9wqMscKh*LyGqyEr2&Ab7l?UsLGyrCe`k5Ko8I_Fm
z1gm6ZXH+tB1#ngdgwst5Hv#8}(|$|y2jfQZx1yr>P~f8Y+fgz34ZvAZ?6;$=p2eGi
z-$Q&)l)g}0ABJZQwRelW;)8&*`r7Ymd@^t;gI$7`9*YWPzZYd2p-RU0(b?eZIM%2-
z6q~Rm8#f`EWFuiqHr4{?e9W$8)8`8J0Oy3vPTH(eg%0+;iv4qK$wpJ)l8s!O*-#BF
zraORTXEmxQML`dsIT~fB$c?1{29ZNGsYUW(qKeg2^f*lPXj;aA!J<RcPK1Zp^pB>!
zHO$ye2NNEu=_52ObkVO$^lK`*4HMm(*4+*MVK&?1rsK&!+}@0eQM!?49BFgTQ!2_G
zVN*`&733ME;p+*H(C`w%qc!{x;W0Klu+p`J$J!jVG%Ib_26;bTa^_*@X-q}7Bh|WR
zgS*^bV&xu#iMn(!ccJa4zBHJ9kH24Aim}6OZ()js+G8)b@>Sjmh@I~)OOl^cJokQ;
zJP6Z%7J~a=ILYt5G868~gerTQiY>8?g_mdxZzJ&zu|~7fw}{+hKLZm$TfrU{tXXO2
z*Fwr(EqpAoUF7WG(0Po!4h}u1>8}jv=ur8lVOE5WPP#NYIrJ7?8l4>~Sz3oY-JO#o
zfS;I+wx_Fxskz-l;+B3>g8cS!PA5+Z`Fm<uO6efY!&#o)TNEml3Q(!xU+#d+3K^l6
zS`D%9shhyfN{3U?!4A9r(sBwNA~0H6>Koy(rAbH9=lF9uN9R(i_|-a>BgiyY!{T%E
ze7T&jb151v)EXU6{zW<m69`|UbMOTQJ@&OCr&P4QUc+LQ8#K?E<iAejG%LM`$Q@eH
zWrXh(re>u(FdDNT)-h&bVb6X<n3$uh$fsOixuM@>xk-*JSISLtWNY|7MsQpX`<hDb
zTsK{Y0awaUv<ivPW~GlaLM@4a^wtwQ)o;O5wFM=Ir)sN74o?$(n{H)<(=`2U4U7MX
zPN!?S=y8V6%4cXRe@y;~I^W+DK1;*j&>oYtp~O$l)+HgOa*n{N`R|Aj{LRvqanSl3
zq-j{gGq@ZbnT31aA7GsyZkc=x!@&M%;KQv|axLItgxiOc&jB7sxLYFmD&Pr(yXPmj
z1D-^<XM^NBfG;83t0eg$V5S?cY@GZQu*f{PEXiT!O!5pUPyPb<Cc=kSBm)?k-%WUM
zW%2}Qx03Lffyr|{_=qvdOFVe&$;rzBzeAo0=VSW^96kv`XqJHW2+k3(A;Ebv0c%BY
zu7I5g&K9sI!K;FcAgUk1`60b9DwM&b+$-P_1n<w=`6SlGvo1)!iFWRF#L2oyCEo?i
z_*oZYzXgHQ$a{lBP-Y2^YBCoj`+JKnXWEwUE%8z5NWYgN(!ThEmG;FSEb+xP*lTY8
zWU-t|Z>6B0EjE|BP54EGswVd`;31R3f9WY2Y04#2z|zM^3-pjh?<;+sec`7<S4|#b
zY$anHqo0!TR#O>kSu)mYDx()m##v2e<YLPpN$c&%cuTi~j*PXM%5cS%aaL0qtGF`A
zDqY83DVY5NdnFl@gtBE!65%~U<w~ZSZv9pC>(;1JcI!j*fN&hTW$8|b=mFtE;8M|t
zWV50dz6@N9YWQm>@rE7S#i7~K?H>bND%(&!K->acy3#69n!_v^tW;%lumUt+#v)bO
zoJ{~Nk)cWoE&KKmRK#JT8$!#sP*sh#a271S=rQ6aWZPvJ=;UBez&pf`5ccA6z`r1V
zjK=Q+{s-}sH2w?l#7^KRYkV3;mko)ZV#0w--*l>Ey|@F$(b7MimQ6=1J`H#$@}Hsk
zKLjpq&Y7BjW1&*g7EaXsZjn-lkpCRbe-UsQO-#<_Xrj1vF?O3U{P1l0U-59@dx?+8
z9?ksqFF{2hJ~I0-;->=NMtpQOM-Ihz0Dpz}D2?;wgKvnB(ekDP|DE{Q?2F+E#g7Ab
z*k>N4<-G$uhxj=0!Q$EtF*_oDw2t2ucq8J+Y59|YmlHo$<6D7$hcz2}yw3kmz@@)E
zUWa#Sij5HD|Bsfp3Yj>T_~{xS-9oABiJz$Pi-F%se1gVrYOT~p;%95zMenzQ_*q*2
zU09P{Lwu6P!`(2@C4R0>{}JM>i04VYD&5DhBgGb_m(YbLXLEejGVzVAitE4_`)I6Z
zbYk6rTUcDOpOpxz<>GH`RmzndI}j1`N1G@m1G$h)zly&E&UFnt7-7vRmDp~Crf*q=
zBuc+#`t_wkmiA1;s#T{!VMI`TFHE&gN>FpnCQ&r3S}JHzJPt-}%nIK!a*~aK{4x_4
zzN1<@61TH2u7)$Xil;!t;Y`1CgsoWdUBJg^oLvllt%e_>HNuNXs&!1H_V!8DuxdG;
z8oh&Joyh2YB;Um^Hdks2@xBtH&HWHn4n})$r0qh4tp?t99DrvT&;-D10FY=KlPKmh
zs<kVLj`by~VHk7%cSyAq&N7>+oUTh_32+&<pD9ZyrN1!jG_ihZkmY!Wz-`__S|t!*
z&xy3{m#fsr)aGLV-vVg&C$TSDqS?#>unGX*tZjQbfJOu^0%KbO4*}>-z(UXf0)I4z
zRRNSYX{FRL1f~HvmB2RuCKDJ2kG_n+(*WiX_z?iNQIxlCgRjy6P;Dx+(M(XoTOw@>
zYb!Mfc-t;WW+Z@CyM{tV{PJ;?Pe!EUKvk^<9;L}>R8{%mh&7R91oWxW0oanRik~S*
z3-}azzop``?dO20zhQU>-1hQF+p7`zM$p@;W=h>nfX6#MMBrHjttId?fR_Mt2yW-S
z;62>Se*oJT1lqJ!>SqFT00bfcRsg6);6x};NMJUA<^WnPG|Bfu^5q|aZwQ045IhzD
z7}|4Z27YJYD*gp@8InCH8Gtj4{~pe8cqfyuS9HGmV)nk@#4AI$XulR|dpl~^Fwon!
z1#lFBCdlA_2%G`nTmrq}@6!nE1#mTh_LHE5CkfAev83y^-3|d$KyNz%z*PhmLBRC{
zCL`XR1Pbt6dIf-vQ=Y)RgL*;kTX8QhY^T(20+j$hBk&b~9|?@=fEJp`K8jnt;X32<
zka7Dhr)>nX*HgJM?Xgvqz$=KilfW_n9|Gv4z9#w()cKvj1BjB917IlBsRN+=BE&5v
z@Cbm`1U>`Ml|T%M_ao2&z%T$>jmL}{cTtTGoVJ%kl&En$5*0O)kU%xsi3%Z6p-Guh
z;R&#d3SWCF+z#=g!gc_nLQY4cLOB3YVI+XG3KI_3mRL^}zH-_&gY#2`c1*rgTug9<
zF+tl-&_+}^!&BiXu!{<d0EiXNhj>w8B>+)j9{{mJq?1vh9Dt~xTJ;;D)8C5p%g^nM
z<rbvdW?u{_ywA>c+r9+J-ve*^CxDzdfKC``6#(e$EZBU069DD2Ag~>Q`yinwfc9Ke
z@?_KA_HR}fvQHM{9|D$ZP0EOYe#LJ4AY_aNy=_}ijwkRlC}#pF9}dbz0QhTJ&RX#r
zC{kIrdX;59$=$kQtj)pdmk|ytRLhA!pmR#HjVz4TZw^8w2*o#dSLzKmq79=QM;31b
zE~CyyQ4T4=wx4Xb_b_a|G~2Vlh3z0=YcmrntplSyG}`u5*yLI&{V|x95EupE0Rkle
z9w)E_JR1nS3E*`A?RMc-UXH!H-xIh10G71*E2%P#-fKXtQO!BjyF;&`tpJy-tK1PS
zL5>PP1kSa8gj4y#`e<%)IPJYt*3^oJ0he{KyQA2-tctG$E~DUkWR0$PEpV9@F4b#j
z?*W%l@x2<)JIJiLE!X%E;IbySOxEO7MF}@F;dh&;+J&lav<oMJO$Of^^_tpJ;9TTE
zm<+DJ1}<xAuh?8GF6>rm2HUUdHMNPrWw8C4tXma-3tZNyUYB*I;$gipV&q6?v#iRr
zdfaHiUZVJMFw6SQ`+7A;Rjf0?wGeEL?n5OD?ZSs3M3gMlN^S!#N*0NdMb<D;u~<|r
zvWClSphPS9BX~u@620ix<U5YXrUdmA`U<X+P6^6XDxhJOj-Cun333^?X%^{IgLJ{B
zF%6TaG?(ynp_euwe3{58ZA5s6(3_R^`w%Nqdb(Pg*oT0*^7y5+C7I@n7R^e_i98p)
zwFpu>6Mk01d|+iiBeU9OrQI1&H*^P?`V!6yQKizsg!45#oN%4c*RWpc7{a+4K8kQ{
z4IfXqK=_;KMXP5+!x=%=nx4~4d8_f(#s;A`E0xumT{@uWKKRDF0%P$_LOO++o`;1r
zMqK8mZ_1OW(o>o04uKJJ1hLbFQ>$=FIIY5|nl37wCUhg}79DUjBi}4=v(kw~?h^!Z
z1^d>+>amGwkR{qtLlqf}n=GKoEIwB?Igim>o0X=^HPWCM1uX^I+7-u`O?n%*l=OKT
zZVFhJZMiGfma=W{^3i6gI8{4|Tgu0Wb_c!CBxBtOS!BT2<XXz=D$g3MrVnaF5|n9n
zH+jgQr`g?Q$-ne*@*J$;rG$G)=JY~vPYsV`gISsN5pr6(mOQ;REK8#YiA+_p$5gXl
z(P3DlhOnBg($73vAB=71jJ8TY<2W9;RE$-UY~dBaWk$1FKjU~GxKxnU@)V+QSRbXN
zk~}W_?Uyvbz`~@)A&>n;R@+(Nc@Xrr?fPQ+L|_Df=LxI?u!TUhA9h3oDDMm4Qv&1q
zEA;~bdl1AFqGRcIjBe4s<G`iEA$VR6YI*5lcuoSK<wPuWmq!O;1Vr+Y04fRGKMY?=
zVEFzYZT5|eryN1@(U5u~fy)4#Mc{#<N?k(W;4199Cr~s3y$6920G0q~{~&7PW}^mr
zePv%CYWD<aZ95LYOcX%*36Sy`fj1%LM*=xez=8jCjpL?8JU?FNq#Z>R84-6O!y;l6
zB1p`9R1%SOEP!ev4mwtgXiE`YjEEOK5i`7)YXFF>T{T5~betB^o+1u4B0l#-sKZUn
z&HzM<DFCWzasTnYjGSdeBs^Q(;fdJbiTE``M9ZltlCBTZ!oiVn4Fb&pJnxx$(+NKD
zFBtJ-Jn^$pDw4Mc0EmWr0i-o-SpxCplOS*_1gci=o~Wgvz*YIRAb&w}%PMkh1o|sc
zQ$iz631JAr%?i4Zr+T(2_e$t+0Fv@70O^!l^_ifP`UF#f@<pSt<_u5h+K%o}J_chk
z0Bz_?<?vbi%&-=Jv6rzgp^Rj#3u5Yw9g!h^xDmhCruczMjiRiFA^A7}t*$Y_=Rx`M
z1*0)s166$23&EsD*$<d>7kla2U`=JBya_PT;z$70!pO)zS?8?_WjtwQJm<-H)Qk0|
ziB+BhwNg@5t0w=^(Jw{x@>`LwOFZSg5V869M({pQa15+si@pFvuM0Dbg7P(zscQK;
z1YRXd15@o=qV64is!kc_yC{2YR+qqnfgKy%UV)IdkD%450#N=LfN=zZWAQEof#v|t
zA#g5$sRW9TQfdx?{{XlF00xG8PS>*YF_yDNox&FOUg>5EH-M>-1HXG+_TPp3fH%^(
z3=AVjn-+GdD^HO}09Rb}(Ky#2r*P|uz1*#8fqkORf|ZwU+Kce}Jbd$|(o5g(;on@E
zOZgAD+zD7b8}g)AdQjvS?*=YwW-DB#UwpzbW>IOS#<v0g`2&n%9+IA}xZpUvbxe5=
zOL(i<XXu>12Q`aN8IRcv1K-xni-Akm_>SN$7sJ1cp9Qf!nZDLc#m6euh4@!48YNYH
zFz~A8$l-oT0S-LnOr6Gb2A_yvNux*LYvMD3^NdBir{Jv~GRy}t@M#2ofv2VR5Y4<7
z_}P1qo1ucUx??X|@l0guNUAVN9;_9Y9IsSw;%94oKJY_{pQG_+CzyPlC1OfNpNRsu
zR1|n97$lFE>2#j}E_s|Lo7#%s1ul7<E&^L_hG9y_GKDLJ0lKRaHA!c?E)Z+<G&)h4
zJeMu9Mm|s*Ekzj~`C<**8gW5W<X>YgtdYl4P78ZA8k-i@i0k%Y6G2PCR7r^uStKH_
zp~!BY$deeYn<w(rGzKA;abdEj5jm1)F4{fp-vh9)b)p%J_maW5a$;rXDM_}f`!o_L
zu`jZ6yS*P&oa@<_;=yrh57bmVIOgD-qaJ%Y9vt)G1V`rf3_Lgv^0CqYP_oAak3-yD
z)Zu;XXWN=Q5n!AyvP~sVm}l!9P}>v9(?OTrP;VrYlL6;b)|<7H(*VnJ>mB*YS%76@
z+s=~Y0uO$xEP12H|8{wD31E@)PRHbO58l-|`Ira4TakRqgLijJzU;w!dL*}aFs5kf
z!6x=V(J&FNHs&eVuQED2SqD?zxgbR6;7d4w??b6XuMQ_W0=|*-xryW*fP10hM(5=x
zR|6hI`1+FMP7l7ZEV&mjD{u7H^5i#w`H(4k2X@_YuvrX3q+R4T$P3(wTVe%n*OS=N
zu2T^ywR3v`DTLSvb^_*Bc}Qd1&0UP0oMjAYVuy2&LkP8vG_@1Cr+7#+J3n_45N-gC
zl-VV@S9(ZuyDWE}hqSQERq!L^uOBFprlQ#xf}Qk!G=i;Ue((Un($F*b7YaLU5oENU
zP-!@%)KC{22Gqc8JRmV|MofZH|2#2sqv_^fP)i*4Zm!<r8K^WB0Nn^0<|h%ylC7)3
z#_(fKGOZ4qV6@->p!8F#<8)M`;3Ysgt+YCBf}Mkp0Hxzvoser4`UEJ~Ijk;3Rd~Kh
zB+NucZ)GC=g3*&q0{tX`wm>;3xB4?qmNiUL>(A7(^c2<_z_hZgF_O|i5gk};L_bQ=
zqduW%b^~~1>WQxs@iT#n#9^ZU>p(^SVWNNK1f&0OiMs;mhB8}O!>f>d=+=`>c1AEX
zdpwL7`Uxz@GmB#=FEjxx+{0lVA!@0}Rn%nOi!hxP6*JDG8c~rtpHice`~oH)l?*ME
zn6BRJ>1+dcj(IU6#)XfOV6>;J7<cMXEMAO=`Cg2O@tL0V+_Upzz8526+^L5bJ2BHP
zi}_xRh;gT$$XQqs<4!$+ujvuvPQCunk1s|zV-Yb<cS+!UQ}afIb0)xAWKS|n$+<w2
zi+N*Sl9G$WjR5r<5w6~xo45}Y{YHed5}+19W-Wl(ONvlJD)AQX+{Neic6I~I6}ib2
zmrDE!DtGbOI6DC9=K7SW58SUzQ{eiI2&bj6R!dfLz?*UoMR;xQ;&Vm<%DE4vm~Zcn
zv1l2|eqY7tMJ#jsgK&%<An->CC3zl><~h(SFrG)4;&&u2Yg7==psWiRKe!HlBJOa3
zc;#N8;u06qC4vS2F<yC*c;!%_;u?Gor$XaTF>c7ihE$z-F#ck=qIFqaeBf5)T@LPh
z2)qX1Ap&`b@FV~{n^<QQ!k`lhF{+Mq8CWFJ;{YVmSE)!Z9mghx8+g1Xr3o_f8{WS0
zzW`Fz1)~W}>eK=Rx>jqa7ydiWFx+c7C*oe{Ou@YkPB35#<_hm|?~-?fbF=W?gL}ex
z4EI{jv$!Xn*Kx1!?7_XA^8@Y!oNUAx>Ez))#%YH85l$D}&u|XG{mM$ML9acO+R>Q=
zn&nKv-ErpP?mD;P9&ql%J?K1+d&qeK_ptK@?pe+UxMw@x;vR7<Y&45HG2C;U2DrzZ
z=D5e5F1RP0fw<RlM&h1yj>A3IITQEV&c(RbapvM)*SQ_{Jm+ED^POjKFL2((y~Npv
z`?OxppZGVums1D2F7D+t$G;`LwEAC)`foae@E=tVcgr~$ciTA+cgMK`ch|WA_kgn;
z_n`AM?jh%O+{4Zu+_SWxKd{i_TE{yI|CN)AyX6$)ZaeL8cbtB>yUs}51I`58gU*Gx
z<MlJ#!_M8fXE|$e&vv%s9&x_HJ*oo1I;bMSdbowY!2o-vb)OaH$eCp8K}&_X3xW04
zT4{yDOEJRvoXEpgBD@_)0zH)VsFff79LS$=ck3~$B>bZnvdY5o*bplrk6Y#8BoK+S
z#;OQ6^g^DrD#LBPkhRvpaBnZ<X{#!Hs28%%8WSE1q&^dU#u^{K0X2Ae0LTXGWR>+H
z6l3#bUu2r6;Mbsp-h(pv)^%36e+4!oP{kXOtz1wA!7lf3HoC;t4B;+!k;69*?22G}
z5JThPtLIxMS>b#ykN<&yhF%^|g@AGoIRke2q5~FZsNzJ}r8hzZnPfExALb$Fz(^y3
zG$h-3FcLe1gNU3DBfW_P1-TGLItpxpTnr<P#V-3QvRw)zU5$|Uh|Gjt76B2%&W2rX
z2f|I*)*S2P@GD-()z(B6#0eiNI}0~gzi}bCWdrB*GQCt*YlLz{8W@vR0k9uHcfM;j
z81-fRL5#1*8WF0LuwIRx;w7_LMM*mgJk}QME#mvGk$EV#5^HsolPod&6Byqin=ROM
ztqn)dLu@hA)6wW<o}~4O=#_w<prmIpR9;6(pIm68>3T5AJpfoKP}V~#+85R2e!`F7
zbd!(36`HXMN9$M(tuXh_iu*P}nWd~;hBDjWCD{UHcI{YKr{BiHVKL2NyAX|-Z&msH
z20Ikfelr3h_;&bM+IbY;J~)Q4NGh{>Sz+oY<<=Xq9)v7G`Xbg-Ucv*AaH^;V!C6v8
zb%<4h;fL7lNGr_FggezOyz3t3v{(vyJZ29O>C1w<qwLG#@b=*QD$2f$9KjF5QTAm5
zqc6*1gU%Ov?2cKr(1`GTBfGt;-!}>tf|AX$l0rWhY=P&4?MY-U3bM$9y@}GAL1rdc
zMU>_ajwM8^<xGas*5-heWlTE7%>jJDN5$BVAb_!BY%HwT18fyyY%2g$$=EDL-lFN(
zX;|oND6FlT&UON@(Ai8_+ccf61Yn`Fk+8Ol5-}N(Z4a=kj7h)yMu3Kju_?3O2z&>6
zoX@bV9f86u!1P^fXP^rDB;p$==u1f;&YEoP7ol;k`deQG=*jWz<oQ}hewXmKn$Bjx
z`bP7!fw8_1u#Jhc5wN}!IxKe$Y@^?m4eEDg#j@sISz0k@-j$WoHSfySfzm<quB_0_
zyRz4iZr+s@x_MVt<d}D51vc->eoB4}3A0K7@U_9<q+k<(waAoYu_akv$-bZ^X~86=
z!jS-S*cUn~$S0?ook5zNSxAZqLMrQ0@Nn1{>K(icV6I3>rnpqr?Vxhl7rY>NmoTK0
zej2zx>6d|X*cZAjxJg*6B`f;!rh;D~T!wwYp8<t#M8TF=OMKM{`@7TC=^j?6Cs2Ns
z)(z6QP(SNt73I2<^k27zquiA!@a>7{`7<3|5trmgQ@zriB{Bt|t*pDtWDY<Dt$WL(
zOCg6wv6fY+oX_bft0L0N>T0qolCCDJBk5}LcqCm-)<nd;*`r!dXgWJo>q$+Q>a$kU
zrTRRj=~8{3)^w>p>oi@e&w5Rl>hp}IOZ9m+LS=RJc`lN!J{uy;Q2ckM`$B}4jZ0N}
zF~WgCoPz@EC6N;ku`0bRnN&GBM0QwWftb7yzr(sM8!50sLjZGzvrJG0bLx=wQ$Opc
zKGsh)Yfd4#3hiInFlvE?HU-9I!dYz7Y$~TYxngz@4V2-E`M45>s}s5U+R`&=S$%~o
zCY8RgO|4a(-sIY7895uZPQx^j-V*22Me9}TKNwxBx@<A?&IS0Q%6|ofa42Uad55^#
z2GTeVai!Fy-5BCBeccESb*0p$6o<O$My*OB>r$z5)1@-ZWvRrZ@fzli#Y3n#J7jC5
z#El=vgh#m2z@0|;aDfwX_Q%#dNjUxj)<LZKF8hEu`(O(nk|xYP*jng50XPw7S8J`-
z5!l69s{}^=f>mJ1;R!R=g?>w3sO`NRPh6}^#gg&KRN)etG{j{|;bMuP?KcIRf0&XK
z;}yDqRL&)g@`J@7WB(t-{+jJ4OG>-WmE_uLTe?bZwZ*t%l&v<6q7AprP8)8UE$+<4
zVe1WBoUqO{l(N||QZ_pxMP_ubJM1sClr2tL$`&UrWxFF*lS;A8VWm(7CFdX-etBGM
z8Fe~ZTI&a?U-g=tYUYkVNd2!j4Y+ibKS~==?{VPLUH&BXwBA?1rOW(T>R7!dr=e+M
zUHnCd9|c_6gkL4RJ~jqRv+$b)1I-to`rQjHk;dT<FSJbBhd;g0a%mz|l-5Pu3TY**
zC^J~!S+Gt?OJPUp(7<2Rt1nKJh5^1=PjuZVjRSm#KHI{Lo_ri$<+}MwXiiH9qihBX
zuRzr=#{z&Ajuu^uTr2`!^fdr}siLU)>Dcv4;1~d_2wV%`Spu&D*aV;$d3{^|&;MBe
zFZovgFZ)yfFXz!f;H${vf98M(m;iWDwbj68)g3^|0NhI3L&L)fj0A8Df%5^J3ZU>9
zv?mj(>?@I?z!}&)54`AD0Ou395x@)rn*huQK-F&1|MQpX|0R#=|7Gj+|8ktQBC27@
zN2><gXw~*>V6&W1&=4o4sM52~M&AaYqy)D{^KoQkNo&#@gWi?E4FLKPxbGZnup)5I
zxk?>HU=M)*5IFq`^rZwI127FhA$J?DWVU_}G<<^@etwct?=!=9;<le5rFKKUZrIp;
zlH~JoEBOuN&#i`+3wZ(VO}a<$e0i4kc|6xs)^4j|U(kvwXW@|mfTrAKJ`MnXBD{)H
zLO~H;bP$wI$zSY~Uvw@)Qb{bCt&_lW$aE4{93Y9pub|Z)%E=Bk{0(sFhmaFS`jU1D
z-U+snI%7p)m?xEX6+^td*{Ov4n1p-#6F&X`39CYyVk)KN1hom4)nF^E1D=)SsTC|5
zisTytFRBL(+fYLm${vOevUQ=f0!yk;5;*Yl0EJRTvZuJ4Qv9*=w8i@R6mM9gKvW@*
zO`J**$zW07Ol%FHM$3`zwE!9};q3vE?u36lPGBm44Fs+_3meK9z6-a~03OGF0-)r3
z-mECHa|~{KDEe%-;c0+N-viJ21V&6owE@sf%_sUJ&|3gBnu^0wOK$_V445u3P^?+T
z6RmV<k?dvKN@e<-^L3_W;m&wsjZBNruAi(q521PH+fraPI15)njde`wT({wK)N~tk
z+wAGKpCP|kx|WD;O;}6vjS}N1x~7f|P4Mu)Etn=W-baS@7qU(^Myz+fG2(>)XvETo
z0ML#lV#E1ZPc8ivq_hn|Ie-nvlU!53>n`wF=5KA-*l_m$I~$fUBb%9&(oRrvfzf{v
z0G|`&UTB<PqJ<3XLSQNbSO7av1}aIenSt{z{I?kh8P31WfVlBGCUv?gfzHrW{B|h-
zDS>YQ(6Mz1Otg`K6EE^-0F(oiKqbjFGti3X>ETz2E7hLXn_06x6;G~xk>(bE`YTUv
zv<Ihwm!5wyhBWk;eV1T6G=WntMGH+};50np1t7WIOuepmOK(OVq`v+PKr-4E64I_V
z)q&6vAf-ww0m=a~T19frjP9SIRqyA^XpKrJnH+_8*Z338zsjU;aG2CBZs}H|X=yv;
zRdk;Kz*k5vbiXx2cTf(XdnL&=b>Do6)`&|jULhS=_n6@vLC(L_olVV3CUvW6YBoUK
zR8zBuAvK$t3yo+g`<gn=Fu?==PDfqji2xE<VjR5w6jSbV0f_B(07#enN-&o;oa!t0
zN=C2QOiv}bre4leZM(nio21-t=ZXS;Lva1I?byU%8C+R+nGB4XYBI1I05f1ZnkMja
zX(SheyYwprraZTt@oVN_BFQy#aL*L2*WpO`?@Paf;r!biG@olMG6>`2(nZknAShk>
z4uC@eNN2Fbu!JlmxyEF)V!Fxb4FII1HUUVNR8<K1Y;&0}pL-6R&k`^mAfMx>>3k0S
z$9#TZ)cbocXGzUxQcsu+oB-XViFp%%WT140KLh1qM>Vw<3`~{NI>xS9PI&ThApI|y
zuJu3cANBvq<n(X#*Cp|V5&9~HE_X{`g2tly=Kv%#T`o6%wjXMhE&@5F|5PekQ~z}b
z*8glSqv1DzN&RhSoMSkpJ^HIwMjYuW!?}er?=$5v78;A{YXJCaOfyUvbd6yL@-+fe
zIVlI_06CdRa?Khu$h7tUoRc^IO-^te0$i#29BrO)%*yL-QFjbrKLWksH@FoYH3{#l
z5;z$n)$ANpsBW{dTmt}AitX*#%XRcC8NF_>;d7vs9)cXF+TC&<(Vx-o%0y^9$u;wM
zosrj<^8Tu{wB}Q;(n(8kbqW^kGMX3dMDn8jcTifi|8t_z{uRt8M0?5mYevFgCe|ZZ
zbgw5Nj_inpJTLzZz5F|={1?)E`<aaa!J@M=%+}3|*3XO9bEcPYBN%U%8J=uo!UKav
zxzMi_=nX4yD|#J~`Vx2t<SGEA=OFet0v`f68Gxw2!AKF??{ta=ft^K%Df;RuqW*)P
z0Uq}ZkmVTwDL4Q6N^QYHAPruJ7`}U9C8G&6p{jZNt959Ap;I70LW?9cBTz3ZHI|hL
z@V2Nl5z!oB0cR!`aIVk`IA_6lvXpm)UcgxcTn^B@LNDMrSLv5atScj2Mz7ZmxIB}X
zDT}K0E(0#lC1%RPYJ>W7l=_9sBC}=Tw82HdH+&5IDoL-w?Z9QtY>wc~pYmtv6$q0o
z-4c-us}`G0a6c+O`g$t9$C33Ky}b_D>BnJpMsKe(SW9c<A9!$Xz3;RRVx`|2v6R?e
z!BmTqx!Q<J#1_jbvW=|Y)q4iI$<l5cS@UbK?rO9Br(BltWa?HPfp@jHi+%#HEF^?e
z)3@;q`rIn&jcBr%5Kc|uPBCeAW173IqS;`P1%)2~c=Ojwy#<Aw`)I%&Za%cP^rGkv
zSrm=Qdgl(k&?=>{)3=DaQx;Km(Z8c%ZUVI4mNik8^Ejn06YH6^!DV`FP!{Z#IkIRk
z>we1}J~Y$og!lQ@3Gb72!kDZj-Y;v3I<*J&I$?{=CY#T}L9J1b(X^f9Nm0FmxyH>p
z$>X$o!+=Y&o#c^Py;;EJNmS<m7s2a&2wWELy2#V3dWG{aXy7_w7kNZh?<C-|^j9I_
zTql&JzpfI@bwXL&>n5oKEfH&Vljmqa%fw~7%cC@)<??{5yFB0mS|LX0ArIFYRpvOV
z!GuM6gRNC5562p81wN1J^bW9)8Z@{@Z_u>{N%{>A2fmSBKTs5C@DlI@op6ATpLZ<|
zb!K>f9exq;Pl@-_c<?$L`%S#B<{u9H2jYEn`0c=dC4R7k%N$`o-S5yq(F&MG7AE#A
z&|{9$UJFfEelCFYWT7&O&Tl(Nsm^a5Ma+V8LxebYdTjz5P{g_0%s0-RUY{uCb36Ph
zjC1b+i#T_u>r>9X@)G0RG60@CPsbR-81wC-6HE+ms*&O@{ICQYikS4!K+ziH=NsTf
zMX>%K02*eO;#L>8(v=`J1fZHvnXhHz>6mKp1?<GV&DOZU*=QzIqXbG*KPgxippO@J
zN2JY6;Gw|(!`yqoM_Fut<MV8Jo@aO20){|BST<QARSb%XiW<d+qDD~yc+~)wYr|Nu
zD?zcKqVejrP&A4aTNJ%`5j7~-QS4o#;<aFjy<qu&&zUp3vzzFZ-~0YP@BjH^H)p;x
zbLPyMGiT<RndjN`gAij^gwu0D>`O!`ifjN;brgM_OkcC`RoMeIYX(8r;1;QW2?9?2
zQ)Klcd7q<?_^6Q~+ehh;@ljiGFE>7FYYwUS<J48_>}`lTy`jUquXTDuXDGcJi{8<S
zVmG39V>##3HqJ)$ZY&KC<9&e(cv~P&FV%Mz1ghAnu$x<8ZEaj<ZEdvZtqoS(wbs_g
z_4d}rt+KT-xJ|16V-gaKf1RrT2{S9704?!`%O`=`p_}r)SBroBgbOYohcNF@eX7$R
zJP!xKHw707KQ$kZ0nzS_gipUloWfcz8$C6}K4C3yd?47HMgA=CAlkb6KmGB-0(!AO
zt^_{LkAd`acPsS`@bvK@eg~m=X|)Mf;rtRvU)73t%)$LsPQJ%lUTve;9)a|Gh~-`p
zAeYapVl#z*PvQ^PKNxJ;_48UQv8UC~4r1_oApPK7cnX%-F9Q4A3TRCNv6X?eYuNMB
zG_(J%i2Ytjl3%6<`)Yc<MEw=Il4T@BGML_DF_!Cqrw4<`f~fok<qZR&S05XwK%{&B
zPF<h$Wk{E+(h0(CG;u?fhCpa4Gu?<(xdH7$Ni~#GVL&?pskqNSiBvM6b>#Xy-5{-$
z9B5N$Gnjtp4slbTAqP*=$KES$>TD4CyS-+JTe%bvxv6Se$bU&#(Iko7l_wSHpI@#t
zN#atAIwWDuvD*S4TGuYQQY&stN(47_H4;%Jj2p^TKrfk++Ij}lK5Uui)Nezk+?*Q6
z@n}w+-W#z+uCtb+pvk$2%FDnKY_m{HVCDtWp%hkQ+k>6es9UdzxIv5$q@eVe`>X~3
zRw-*J7;&p@h*)YhRCy~{z^zi{`>D#AV0z6W+=h{f9EEh_h<FCXK|}=qh0P)mnUnC9
zZ3pAZtpLqJh+E-aVa2U*dmz2hZFbGseoYe73MV2-UIWq!-`cIPIFNoAiMnisY)y9z
z#RotJdQ!pZAFK+(qG|IXm4Z$-45o+OipE1Y{o^gx=0hXJjtQhsLM(T`G?bg`er*(s
z?$?G`Zn*r;5RO%H!$qJZ7CXNYahWvS9;8Ru|2{~<4fjD;4X4emKOGLi#r<?pFg;K5
zU^B^B8sEw;x=N?JnRss!Ouqzz2lRiV>fBSxmPk*j1Ci?~gYK4$7}8bcd5FsOm=zMk
zZG|4w7y8LtDYunLV%q9ZB<a*vp{uoMrpMfcL|wKOd*3ONIzbiLBAC7g6=CnY9|-oo
z)zo_L(D@l$T=JH|bT`CuE534*ZbiL7v39Ob22eSB1k?B2C~8@RnzCA=uxehi*d9b)
zEniDUjOAD@MpRBMp?R96QOi28EK-X}V$`xDitnVB9fglk%N!)?QZ3nLoK3A*02|?P
zac^zH<Q|*I*2V?XJKZ3)nkRLr?Dub})#)It*&8@j2A1mD@U2N3u|VTq3>NuX@U1<L
z2D2r<im1Hw?1B!uPV0dEJuLZf=zuNx)GjQUbF7itj-!Tv+ssIgPHt1T+d=bn0ShSk
zfx&d;LaE{I5T4uZHW1uy?}Ny-TXr?ou<QY=y-pBTroD~;t9(t_j7<{LUW<_=Ut@7O
z_X;1=UcVqwm+i&<@qh)o0??gu4iBb3y-q4H3bJtp=7Zo0ya*y!fk6jL#!JZXqRZ@x
zNQ|k-&ewOYh$Jx;xdcf%S40w-ioAwIe_WB|HM%0#QbmpqrWdzJMK*$LT#-2-xFRb+
z<SSAt8Rt+%*4Y*5FEOSfN$94iMNAS?kqJoBsUimpA5)R*kf`g5(7?S^Qu7mXCkNBL
zF~4D(bsy?9Y{p-rx%8nt!*mk#o^J$b<Vf(;Qb(x4ZQ`7_aiN>>AJZ)MJD$Xs4+2kK
zA^DCEJC#pHm~UOb3(*~O`PB&X{p0tcjlj12JB0aO?|Z&aFCX%-Jcc9T_Ymfr(;xIr
z0%oy%C;J1RnW9-N-^u>Sr<V}ax2`|&jXr|<*7Ya8zeli!?^S;eeT$~8=y(*98oJ&2
zh0jL~8hxW~@T<d!yk<GhF4Dl6()W~;A5n_VlsicdXKOYvw?_T)w?=rH03&TUok3>4
zHJaKcw?^|o(5+GWG(^$uQF;Q1{4LTED`7!^F+^`tgQUc$PdMFk1+;;1dKbj+4np;%
ziFzwVmxj|-KzWE5iF7nX@YJiFV)qMFt$?GfTm-pSgU~za_>CE}l$oA^Jo(iaijmdK
z^!|v+&0UWbt!#zDix)I=cb@vjpoN&!2lSbXg<wKwE_n8{<1JdXX<{O0FZ$<i3`{f+
zeP&J7+!U}EJyRI$ObiYv+^ZKU_~v0Xi7-))PP`5gax<3{e#H|r7wbF=d%%~3ag-RF
zqIu>5K;IUv5e@jTU#Dj{{WR=`wf+rso6~wN@i$s8MUtG>8!4vq0&)w%ro{aEz_gpS
zs{Vq$R}%-L@3AN{r|%Ir{i(i9^dIYcnlSip`o_~Td3~P+5pw#jrI^n8ULlOT);G>w
zendWJP*m3321WTi9<PxOiqg@sgu=00XK?h8&CHtHkZAsF-jFCCjbslqG)f*OLC=ji
zL!<uYpwA$BqiCGy^N1c6?EyM@CDFq<jXvVNNtBOI@&VTo(fk>|O{4UvMREb9uZhy*
zD9Swol0=Wemv=wlS|{k_p9*nt>NpH^FETIR3Hd!tAc}_rvIy|`&~8pQe<Kr<z>@+a
zO(5lz_&Xv%hw_{rcx+%C0=$S(;$-{-5!ji0a48-unQCHs<FS(CO-wocRs{*_lH@LB
z?Rh;SofBQr@rf?$_!>Oi1#oZD4X^*5<mUByl1qA3E>&}|x=mZxG3@<+B=3Jql<HAF
zXQg=mTe#iI$37<O+qZDrmH!iAUN66upDZXp@o`x%zctG1<#!;=WiR43E#LSFSubD2
z?FtW`;^pz%qK{00lm75YrRX_s=Z+{Hy{wq?6kah$PP;Wq&&pJ6_p}T)cd{u|+=FmG
z^7wbLxE0mUU_F4uzgwrDhA=&&;oQT`T+w$m?&a`Mg>!F|)`}{QM3|oWa27}DNsx+*
z5vC_goclDt*AeFB`hRgai>Js`#r<IV3?=%K?Wp2Qg!vfsS2{dk6%<Pi(!oZQZAHha
z7z>b%avd9G-^C+v1d)1FFqV#?*2@r19|r9_LB#h+{SpxifV30wB8bn3n1!exL10g%
zc}57WSCzt7<;{Qx64B>bNJB&|h*}~}1Thwbs_q3-`0y?tB;F*0kK@MD+oSLd@T#Hs
zN}q(#NFwe4u_Fjv*+!~$8@RCQM#V^V*;)d3cn)s{8H1|s$Y8~(2!BCUAI)b_EAB@4
zKNQ|chkr(xm+E$oZ2?=uHMsF^El)25oO+*Db$>Ej9Q3$9Lb7~FkNZmq3x;eazsME`
zKko0W3yuQQieJ!ZY?Ht8n!buJCJAP_+%fgp;#s<fuveMovRC1ixN|sBVg+S5$EBtC
z1oxtIxfdl@5q`c))2HN1M9=0U?|K*D0++gUa`r&f<3dgI`r}31MN>&u-Y5L*P4X?u
z{3$a^C0T(#=?GTV&zvL4id?5@R@yJFC@sE@@&^JNVN8+p)B(Mi$;YlkdTlcFcRU8<
z;^ZQAh(~#m&`EHDM>&B$yuDH%n~ry<RD(TBNrSz-s~+sJt7e4_@mOK3m?0j!ZC2P&
zj}^w-BSXEpTSFNe6Vr{oz0kHvo_h}SSa~A}ukpx`v|fg5n)}`+EJP}q!oy$AwwyVo
zpV`@)bElHOZ-aUtqO-6n50zA`%HwqetMUYoUH!SWKF<4Tnl*5uC#p;(xsg6*1~|9Q
zPcJOuauC{u<XmDx9QQ&&%F#LmM|v&l>t&HX<BYJLQrW_ON@Yttr4rwhc-Gn0Sf{O#
z$HY2*q%*<xySK}GQfxSTvwb93L3?W}Wxu+Q<<s|JpRV_(#<|=8><ssF$$6^5&C=EO
zse<~(mvdKRU6=QJUfldo+~(!=2(vgpal4n_hcFlSvqwWn`ED<W8~@p(VWj*fgxNOM
zv2B#U{UYAtN5juLkA@#|^X$ggd5^=*BiNgscyxa8Xt1vM;8iRsl12aS(I8#nza|Ug
zj!))T5q}-qKlIENp4+4@#uoOQM;fm<_;>O60iP<V&p^X9Ipw}SZhIY=<>oLQ6w`SQ
zletIxpnCE_W(JpE?HVD`qbORA0Hi+!Us>sGJ>6_w_T3D3aGBmHq{>g<@{&?JAe?Ro
zu_qC)p(2w&R2@p8g8&}~qH_B;l{ynd<^l@MeMhM)h&b(C_%R|5ZpYimK=5LHGjYFI
z&Oz_;hP6<S$C``g;=K4#N3f|>{t$HIy}Hi01<F@y9r$&w6y0++6PHWn5Oi~=WV{a9
zMrr=(re8rcuV9`2y0s3e$`Lz8X7Y=XB-bi66jRVD`alN3M(})VgzwXW!w2LAPeX;B
z1lRXS&BSJ|98LcZ(&g6rFBVRR5+^ArUGbK6uXKl`fTiWj+72m-%i^Oa8~jU4b~vS8
zAV*IYpv2srLmSB=cMj<(;FG&w>#!@Ezj+ugEXUXaoZE!}`tZwTwglIS1h*o2PJ#^H
z#9$=Q8wT1)2sXOT7k_tG#lPEC@qDA&L|kr=Vgqkm#kO@_tg7g;*fW-BMec0Z`bh9A
zR=eu!ZH4Dfh|5iGRSD?IY9z~m;QQkyig7!gG;iy=*kMxau6D7zc3CVxP(fU76T{jb
zy*6i99|@z;#K;&{8Yyx&;eq>g4F}pqorDy{HRLU>lO*-Vl=@yby#k(rwz#Tzd+Q^F
z^!65=f2!#Vscx1wNVi*U&_prD`0hcqa>mz2F-Fdd5tEa1*uS-$yW4VZ53a>>>XnKP
zVsxt%{+V5PZQ3gQXS?tgiZO-1Vi&%kO&4BZ{7XOWqHxxdyHqFdL$W^OrYF898-b^T
zU`<tl$ZrI;Q^8M5`@M{)oIX<hERn87Oimy5A`-W(849lKLL@f7TH^DZF2U+-jTZa<
z`ObFC16uwXTi1tv(7C!?+Y_X=n^5Z4+;r@H+a`t~#5JuRfxfU<(hj7wue<5H5W78f
zmP0`70YdeqWGy7u8*UXxy-*Ofnxfv6s0zr$xw5Sok1J;*_yCPlAAN{pARt)2e#>-i
zs;JDb-1G}b#oMyqf#BBYy~b`0ypBUT9nu=-AS%}yH56kEWG}?zTI1WUTI205T7ws|
z$B9JrGpf!vu6}ai0r2Cs-#!qY*M9c_(Tt9y&;74P;gxp-qFobi)CLl#^I^{xOG>Lz
zV-IRI>_ciOIzE`2H}Hzsg(BYml(OisXD($nRS9|e{s*^*r1AYgv=cE0#AigT1o0!a
z0S($q@CFCEMiI-9r=MV&iy2c<?`8EI@{msa6eTYAw0b@UJ66xGA8GZ-q3in)<RheQ
zB+m?la{8$Q(uIDS36@s0^s`1vwH=JvNy*ikD|4Qt+?nM2BmHnqwxGw(ap9I2i>^|W
z*B~R;WaP&MHMtQ%u1O==@-YbIYC`Y2=%OaI1b42<zopdwUXzKE@=t3bx9j&U)^$OX
zV%yJ8_rzS8Zr9WAzJjF*BK82nx9nGe;9K^-lc-B)A!W6ne&A*NswTqeA;@q%5yt_U
zLBt>s7lNp|lD-z=tMUod|1Kh4{REww2(=cSnuw7gUL>Lo#JeD}jWy8NnlE5^2=NT)
z?B!b8G)Y_Q=@sjbKhuK{FC3pIDN>Z8U=0-v+XsVTpC548j2P0s;8T(uMPh%@tK8^I
zX~h;0++9Bfk?*c8sCDJZ5GmJ)wWNp6-L;Y6&W(8DBf0|ithj4)Oi9Y^NU}dNN4<Pc
zMeQrfSb*B)Cu98)Q=kMr@g=ykY*U{83$p3`gcjm3*-LMSzRoM#?oTSevb~yO&C2$F
zY=KhMT?$l3aA$$edR_~(4XNOde4E_05C^le9r@8(+1_ZiW>QK_I`1TyXqTdm2n9O{
z4Z?t>DBelXcV>K7*hV6lorIwfA$R|Q=UG+Z{Ri(PED**8Mdx-Bcr2))obx>W*y~v6
zI5%iDQ;f)){wHE`gVyL5b%i&ww3cq~?37iuV-SpaFG%X*{-bi-Z+JEw1dpySiY@dc
zCWm|Jxk$yM>uL}@y1s)l^K+dJ66bIcwCB&3pfv+5L3c+?PS6uY&|$WqNL)O6=!cCO
zh|iJYY;Ob~cDCVl(oIK!$amA!K-BDbK)G((OxdNIrf1p$uC@fU29Cwg{Dt1Y1IK=n
z^3QuJd7B1^<s2<_xE11Y9V&h)7%=7|$OA?PRpL;D@|B?coqbIk!Nzv;^Sy>=|7r~e
ztkNm}v<B=iuM?h2sm-Q&l^6Xg`o9YV*QN$$#Ns!Tb^Q!DCw>i(F2rvjxU={b&;3>L
zSBX%6Dt@+&<T(-2_1hZOz8u65BG!P|f(Q>?WHbnF(?`WN`%yj5l$p(gNKrJi(WA)m
zqCYISDCa7#@?kU@E2E#NM`ktS5oF!8Vj#-o^iqpZ7kX(TxU*h<m%>I_-KOgy<Yq~^
z4W;~}Aw&(j;!&;Wb|kB$pIR74S|EG9Lt?nK*NWW^LJF?jY!Ea=O69&skSo_V1d47$
zC|AJ-AYD|jnc&V99Ju1IHvH=%-=8+Ts(uvpIa8SKPP(|!OV7e=Wi{~hG7xVOanWZ=
zeN4n*AigDHM-Vi(O^^B-Z|o$Z3`B1bRsBi(+2*0B=^!}5$w<x`ds2$|hKjk}t2_u9
zSXnQC;Q2%aqVkTajyP;=&nG&%)>Q@xyU^7sE48jjoIe~Q*`kw@^3QeEmrgOZQCW+<
z%0nS4A6k4J1Rq-b6-55fVjb4$EC2I3DuzrvUUg8;+dHj?WRS26;ZJ((uL>WRlq~$>
zqTPJ6I-0E+26=jZhnKsX=2$8DAhvS;?N#pbtu)8YAh<c+0g-Qx4yw@t)F@}V%_Mpk
zF1PC%O@I8a)+i<^|Fk){;gq<da;ig{c11YTXl`EE?4A~G=TVxcyvkWn0-N0$5M0kb
z-%IaYO-kC=u3{sQE~?l<a6#`B-}v2M5q;1;PiR$a29YYaMd@dtQS@X@Z4AzDc~!qe
z5w#q~Psb4Sf(FGDOwxG5+C;DsCBMY{8@=ue*GPQ+(D-$~yk4X^i;}MKDknoAR?u<~
zte_u_f>LzX5wjK4O2v1!fp%Le9(F}R&q!f^+O~rplnFkGR5_vpw@Oe@U-DJ8kiZ%1
zrN4PueAMJu#7DIu8T+V5jgMLYgniVhAlOIMgUI=)$`25#A@4xf;102+UI;k#gJ_4Q
z+B{3ao1xX_Sqk0^)giMPIxw_5rmA?df**St5aP|y4KZKi&7?tmTuTj3y`&pO7qJ-?
zaYey?>lFq2tvY0ixH`C>Rm4?#zjcf$Vy@nA9b6+t45NjX@w-zI$LZq)N13F@>Ei<T
zA<X;l$MODq`C5eOhmxG*_3?p9$I*}19nZ%F%Igv4?XVM~J42B2ixK86u@m(9ffWez
ze*cMjzyBkIN6`NMNqT=j9dPu1{>dzl8r<-**2X|q_`xJ<!YG{HUyqRe@QMyW#RG|H
zN)*2DPzrVDkcv;D{k?~I=St3FJnZK;QXlqtBb6)N=F_2r1V72t##>tne(FhR-f&y)
z9}fxjyAL1n`78`?e?8*U`4_$OyuzoGAlToN%Djsl&iG@gGL;cN#<4x>&4>6ZBP2@s
zDG2laUS)*DDZd+G-oLAgz;UYbPY~vJXIDkA*rCcRgN}Yatt!ILr=5W?A92V=X#bb?
z_gLEg5t5en_xK63{t*%w!OSSqP<4c4MsQ#a1vlhiws8|2Bv^na;Q8sk!CYWPKi|<$
zm<@^W6J~cK%sSgB!Ur{WjyP%zF&WAgtQe0)J=SB5&VK{K{KVLB9sdo&tlLd={NXW2
zKXJCHj_=mZ(NCm}(BX3s=2MKD>GUrm%ulp!uH(nX9sWrQXX6NOFmsy>;|lT9Xl>*o
zMn=+)K~a2oeH$DcqH(P91Q6`dZUaFsF2j?u#^L1EpoQGX)<G<Ap1CUISZ7Mv-_{^8
z{B8P3MCH$t@@Vw0x6uH&WWtgDHtguLq2Xli#;qy$WC|@3*1n>1?1)^Lg{JQXQ~T^`
zE;T=mwwj6_6-ob!R9|N><=PiA{|3T(8tq~<R#hd~WmD9)S3p<%WYPf<dJ1jOKVH`b
zVp5_i9zZ0&iSCLBod(de``+*96x#!EPKl(qHkBCIxe|RB)}sz6$5|UmFGIpsgwwM?
zEF&TbLwSOTcTmtvM4X#&R6B^O&*<w%d{r(3l$wCT2JQW(F8OYfZCk*6*et*Y!v@_h
zk>e?HDkAqI3rw-A0fe(GBKMXEIQ8dH2b^hqD|?ff#<!lbAyVj&c@*w!@vZuC-B}zO
zbcJx-034I_L$}Vw`UQ3L%dbMC;8saC1D(|wKc5Po;FCVfcZbHfr%zzVQ+_ML+|wuc
z+|$D;cwE|xpU4iVd~1ZcD^Fy{Q$7!2?#q+d`Bd!QLp;IXeBP^n3t{fK2XOw1X&Xq#
zJ<#Wl`zykH!lJ>aj#9BpiFn|HSU&D7E!29a`g+CrjPANyRK5*@J4y+P$WH<5HbqBi
z1eEJ2t0{Zu;Xj3hxk*X>uKOGEj=1beNqTokY3>{gI>#(Y-Q`rFAmthDnlGn3!`Ex=
zOFHq@k93k~GyU{BD3?3YO{fobqVyK1G(Fato&<s)?R*0)bZ2Tuu8K>cKkiKD``nps
zdQTUdMU^W4g-Gs9i&(jU2G_i=<0oUdbjIIJmhmx<P35m6F^>r!^YB#Oy{A~p$J$aZ
zLzpe)6KyFyOT`6$!oybi9tg9G{8U@c*$DHPp~JZ`VJ#a{ZcJFqc0^+W`^?XH9IL1*
zbM(>eFW9UG-6&!|fPt;z2t@KxZAUxf&HCUMTF7Pt9Oj2@?v)HbU|@1Q_@~~EUiqvB
zkvr3y8Ue+dmCs!fvl<Rq&ul5C^HOXh!DeQgH=<!{v{tu*iaX70jakSUYT{s4KF>sv
zxih_?4>XfBF)5f-^YWvKPEfQFp<v~6TVYU3DT-G<wG{dcHHlzWKJSGHxs}h<W{4>`
zdBH``62_SS=Zns-eA0>aTFU81(kZkBuP|4aTY7G!*qojblhbo6#dOwl2f?P2c|8X|
z)+*u}7OyZD>bYifa4>ql6h-Fs{NbPLS)%_~&)Z9iasNfn4J3lm^WzX9r{@-m>8$4)
zgz+EfnI0TiO*!L{^e*TF{NTWkP`G|@fCj$I7KrX1N#EQ{2EHvp@W6Kr2p;(QRLH=0
zFbEp>(gBzN4Swl&k%k7qst^Xh%DIT=Q4kBxJ)tu9IE>aC$6^@dQqEW1erR{qk<`1s
zRo%!hT!vWZH^0VrzU$^74NVlCA5}M(X!15c<L%3M=%0om=NG8XC5OdF*YtU`6f%U=
z6>;2O%J1X+4Ox%7qwvQpnn&WtEP|LfDtgbov#tC(K)6Lr<3(ze@h2c>pe6(H+z(I<
z@@s*b0TdkC7nP;og4eOr5v1`hF#MJPVsAr`-nbqZK7=HE4?!CJ0-Fq=*j{Np_yzd)
zcRb8;ufebz*mNZ#{XGzQI~BVb-tLI^WH)`H&1?`0bTP$DaL+~}7G?qqa}$EhVj{6{
z-$Ia!o5aQS=qJVPKNvieywN{86xGl#84v20jNbtuC@&eODhK5y<CH5XFByM`aCyl%
z<MNX6T~TgOUNX+OykwmD$V<kVmY0lQL+P)mRndFEFunv|^3wsqCqdI&$Aia3p9Ptq
zTuG{B@^kw7k%P#c<jQah((gNjP74Ns(hJDL2Sn)+44sow>6}!(By%H51vfz&dI5QO
z`{))RQ_L`#ONC#sA`}UNr$i@kg1i*RBb+4ViWFypq!*CmH5+Gh(xPHnbox@!g^2IY
zzdN%S6#b-vHzD{CNcu?y*ZibH^eG^*gYnLR-oab>jp6uhMisnW@k{+#!*}}K==35P
zSg<vvqIi)h9!T_I{rA8~ylKp|6{NdFy@aAe>KOPU(<hc9;)gqRpJ){mI|27_0Xhs6
z)IZ}8`l$zQRfjoYehKt2DmBb+v(_a4$kMQrfx0{ut0B^JY3AXKAT}uNY<y7%3v3(I
zzYY|!3v<T505P0xqPxOGKVkA-NE%&&ARm3-hFC^VM5}ROI`|=iUs2+1??d8P-%6Pv
z)RKU)R2I&MVt1gtv3~t!qPRT;yHSU4L)Ul4#$Q3cZ4rzgS%sTEB2EReFNnklAP0d+
zsx5;m@diRiA|%-xfI0ic4+mq;z77OsPrL?#bG1;ebag?l)K<tfDgGi*&b2QH&eaNn
zbJZb5;`>}Kl?p6H^}0WWuO82vFBR0k8Wng2$OdX3lp9i`lhm#xV1@bxRd2l~pms;7
z<}2+wa6~}`wtNJw@KhAkmq3GdoKxTZ6Icv}UnfRfuHTKgo@jAB74g-u*QfE{Tr~&4
zgPx8M?K4DRcKQnLivI*FKeRW#r@=tOhg|L`Ptm&=l>6k}p7M@@Dc0VGSBpFT*SEmz
z{7pxqbiWtA1AZ;OgNk3(A9=bF^*k2ZogH%`2W=Eki||Rj+0BV81%Y=Asl?V%C$j6H
zfVvEy#C*go1o0^aHo)z9^iKRbiQ~lXddO8%P(JC&orI3VGEDv*&EoiXVlYwu#w3I4
z*8H_r+dN8LUs~>|G5Cbm1mjntmTyQb)jEuBw+!r4eqto}CaG2!>{N{S{S62hrJNY?
zovA|*2T>_Mwi@B()F1us^zU~xO!rk_*#pyO6{Q@Kh(O2bB2i@H?w*=~PpA)81C&ec
z=Wg>l)J*q;T)S)~<@F=@r~Cv3{1SWz{66>&s_04hSL?^7tO+X@-osb1Uo&_yG?A#;
zx1doo_yCoBf<&d7eFkuIPD?fW3ZZRuNcEtolpiImpn|B+J}9WhkA?8>dvFS6Vwd6=
z_X-CR4UEmhlR3W<+CR1t5;QZv*zzi0laORAU`R5*K$0y0zLk??TZF!pP$0GyLIE@u
z=|33T5g{^AYSt)aD-<tEc?+Q)#31GOpqwenrj2pYjc{;KGaj#UHUP?3PkcM|t9p5A
z>1AQuAbTY^N}aoUQ0xRx^~{LfP(G)=XKzpacD;^@o`rYpLp#rBaFT}g9HT;Rpl*?h
zJq8g%)D<(4!{_2Byzp^GJFx2wvMhDutG*gS@hVnYg>&FU`YPHTG`jQC$W6V_QL*Pi
z(i_knDB)_vHu!nX*X5gL-+a?d;6`vze=w(}VKNn?*W7FmGxjsFAz(BGw(HmA1+7)l
z4B(Vsy5w0`jbPbI*->cOlsgY%^nz4;K^`dNASmQ=d;-h0svrK`RU38p@v}4`CvwOa
zu4<f)CQXEq+HKF^YxWdJw~D(7W(z%QMZHiQxZMs;Gohd00bb8WiNV|rF%4xBGsjbr
z9k&iC${k$lIgxivpv`q6FOCYSC$hc@UW1sozjAf53lW(9wFIt5viLXnIXy~tEMn?^
zan;_pdMdabVoHCLWcwrLb`v-qF+2P&dA3H(<O@)t3mp~Q3xOl)<?R%>)1zumJXdNM
z*<rJgdH^49Wx$D?vN=?b0o~gn=tLH672@Bt^?D-kIi#6)9%9Z%!2Qlu3#Y;nOh%yB
z&#t-zAMa@}*yC4MEy2gbuU15Ef&<~0N64mby2B%fP`*V-J0}&(8q$vqH)JX{5+u8X
z-t0Wsk!51f<H;H(2gYhm+M3udh8!8$^HWz{il8?Ejd~vlh2N6$_C#Rrx2}2{AMdsh
zRh@>YNOz=uA5{v@gX=#T4e|&+!LxiPvSJ%u>)@uS&L;bXR3kpYZ7>cjMEdtA&*R8*
z`}bM}_;Eug()fd`?#3the8h>&hc4d3CpaF-RzMdnS}1q~0<WNTvi}UI;2dzfJb=~=
z;<FA6zDjv&#mi`&zbBnYs)wic!-p9pdV1=NDadm$WP1()`mMC!KLd`6%z+s%fV9C5
z=z7GqAvFb`;D-oI1F?_-ZzC`olAeK2usaGG3@HyJN#A#z=r3py_@=dET~&d>nSIe+
zP*L>SO6p>XR+voQJO2wYFOuKDUQq051n^59oF_^#DZl%3@Gmshs3^sX(<9JV`8X9V
z#Ud)0$HAwN`EVfkgX^dKJLr%y+|5W<z@053Kgy}dX#7~gMffC-f`+1HE=I6W;$$j{
zM*)Rf((Woo0$&3VMxv{7mk#K{LZR-o+?%gTD8xf5fgzQTi;M#MW_*%EF-S)Dst;0O
zbbo9L!?>#pi@_=73aik8Twye7bt;U9GSxj7SH6qqsf+PRu64@SCOoxi67&+Me0%(#
zP4p@!vH)hZ2A|}3>TtdLv!YK#afOP$8VID+RbQk7IX%xUkVaaOK(t~mE^;MGq{q9G
zGhksKSpjsg(f~~0vr2M_-K${_x^83OwgH?DKdpiDXu;a)evSc@J1v9Uv}F=)NA5rI
z@wH0>x*wO1-7=(V9*?N#V`x(4{xA<SkE3~jh|xe$MWX_SCpZr#eSXE|kBEUC+=!u+
zMbR$d$j@9g^n46v)6t1nAuu2QFSY^dw*flZORbpjcSk3_1LMW+?|HZxKzF(wj&L*d
zt=Pqg`39Z-`oqCss}10=*I`zB1OmVJa3Up`p#B4&*v?2c1`YHNd}619^<L=Fub%+c
zff!osC=AxnI7xm#Yn&x#QcE6zIw3jD1xfNq6vBK1J;v5xHmcm%RCx93<3O>K8v^QC
z=+wUhZh9^>v?10*{96%N4e7>Vc<|REuoPp<_V7~_K-NLCgDP?n{Nulo-S0=9<~|b|
zixe*T3wQc+_~kn)rTh&<Uidgtz34;^U5nqvgWrvmJ5Kr4Xq(UQiEKq|St18&9RMhG
z1M2<+G_s|G8lM<&+`B^<Gne9POc)3@`yxNaJ#`KYJ#`NDL)_PEA=OogTSxKTa7z+d
z67kfAQH0J!gIyNG_}&eHOEJE=7vNNs`!D=1N#t8-X!w`-9nLBYkJCXcp}-gfegQF}
z1A*nP<G%lOSVdY9axosqS0H-wPgdZ*4PfpPgY_9ukuC9cH9=#McnK2c0^h=`?~9sn
zObp|$i9rS7dUMkJfIv=~Eq}~Q6FCQ3c^n^>vl;`%0r<qff}AVSoRNc2z<v0{zr%i9
z<R`eh&7lge;cV#R5q#p8yH0rtbh0Nt@eaqOTi)^;p`c&!iGK|p-A5YV6-vGqpZJx;
zY7s`AoOmB0kP~kZ6kwDU*{Rf1XW_#oz6zoY6I7P<7!bEmU;woOH+dP#JDJMdmrOLe
z8ve4k9&;|_@gw#)kfX@8rn(dIEP|1>_^N@kOGWA4)8!?DBknO)^x#pj+@o<f^><j=
zJS6)MKHZLW%D=?_t)Px>TO${4p;m2-IkgjA1Erx`U4d?OsqR+$oaW0Nk_wSidkra~
z@8*+9@3WIppL-1a!V9r`?D^r?#y<W<n<{g>Kkv-@W5{s;QiQ1neklCPsmK(HruFoi
z1QHKrmqdQaL5k3$Ai{8FAu9V8Y%7FzhCgcs(T4`Uig5_3pz8Y!{`p>LDuN4<JpCVp
z`_a6;-|>_p^d9)kCO*V@6T|Ql=-l0hOnw5s$|vKCrnT-Qr#uDYV)`7Xd=d1?G;XuY
zkA;=qijVuIQ+_}Ge^2xmj!Rg144r^ezU8P)%{O3=>){@#O#QLA$)!@<ah2!dF25Da
z5$=SNX4GUiN!J@`gY#om3xKJuF~tEr0ZHpXd*g#8hk)*ov^2-?8bjH8F=_e5#!d}o
zZz{t4J%S}iS{O8-{K^0}dg(V~QuGoYTvVucS}1<9g;C1LODg*-um(vNr*!9qvh-6k
zHU@uILU|3wdHXooPk|jSc`^R0NQD#M6XF+OTO%TS6VMwZCFS;}hDxq3!eXT`C)P?6
zX=NX+mC@hpIvA}`y&43Af#vFDF!Zrpy;|&aQZE}b^)i@UuNx(=U9SQxSFe{PrCl!@
z)AgeFgS1k;b`F+|hIvo>PS<NV)gcqC`VIxPQ+!3R>SNHUQLvKbZZ?2?AxTU3VZmiy
z$z`w>gV8;7@LErmJO*w293qt{HITq%P(@V>lGcJ1vE2<o6R{l;C|L}BW`!-8NAPQ>
zim*0{U*}}^fSPxacv3;EPpsr@5Czy;WawWHt{plTbI5E14l2ML?(c#_0hZ%Xr*oAY
z3~tX!E{Lvzj+XUJTUIwvLZ!9~Mv4pqqr5-Z={$4<T-Bu8njf^jHwEBM%#w<22&%3k
zRX33w%e?-i;x?k8T5z}n!9#@usl%O=ZA0a4D7bAj+l)9Hi}en$)@&@$o%CHj8~dC`
z2*;;2$J2`-4Aj|Uim|b7mfF;0osX>X4c#oYt&O3Lv(%mjqqP&XF}KPoRz*y^7GTsW
z+?HzFyfs|iMXmxY*OoOp7jtMJTC8Dd7aR((9EWC|i(7P+<YFsz0@_L`-qkkN-UZhJ
zEXTD&=VGqE+FZ#_vQI$MsUNkGRFhT*xY>Ed*jTsZDhxUW=~j}RDpgql2{YTl^-rlv
zf~*4>T<B)$XMA@QzTAQ5=niZ!?!d>P1HXvA`*B!zU^2Sk9DG+U1@|W6dN>a#Q-o8R
z5<C^FS_1AJR1)apkhGx|eSMyGo$4oD8)E6L2(hcL5sYN^p3|=0#*9le7#Vv68=QJT
zX|_4Or3Vy)vGaUMm0XA%Pf9u-P?liWf<e6^7`w?O+Wp&@c9T?xHmbvw!73V>Qrm-m
zF2uinRtFmL^{1hz88pjPMFYZWO7&J~LyA#5AO>>KklMDcKm#n>$-iifH6XH`DVQyr
zjcM6dK-V?k?p>r^_@_T>PVB;u3|5f=G*J9uLAHQq(8dBrN!q>;5DlyS3&oq3A6ne<
zRgXi$4q<mJOd&HG$@dSGtb#Hp3OjOe!JZmBS}<zvU|;PbPZbQ3F?J^S%n*!(5BAe}
zFSYY#bl$mkUSO2>T032p&U>ewF01n{7K|onL15&XH<88wse;uS+fp!8Nd*UJY_wo3
zANC^Xs>F7ls)GXDBUp9KqziPI>IYH6N78yYyQAErs(Zoe3ZS>L^s^*3M4t6m^z8y{
ztjnWi8(71m@@UyX#f;ECC$l4H@t~<+b<0!lFdno3%X!c`$|d9JmR;m3z;d3dN#|l;
z*GjZ_&`DizD8O<Y+I22g{Lzw&jX*qTYA0|N58BiP*8(iZwN~e1t_y6g>_K0KMq33P
z1<jBLy`>n#`1J<btRUS=cf%)vHG;eQE;To<YAkA~-oI%*4*=kvlzkpGu%TdmjORiI
zqY8S@1hW5t8|WulGlZ=QWH(2ojbS+;drnchV6B_|2&Pz+uH=m(EQb9<zAAD1ty)Oz
zld9f90qvxpqhs84Gdsf*ta7TT>o$NkUH9PMb)869(@l>SjO>Xp>T1Ud#@#@==?pus
zbkkXOUg@Ui+j*s%ULhE}2kEBQ3TAiH7nL4@SU%~duL;JoNH=X4jJvMxrrc(SSc-Q~
z;Wo1&(`E*vVoaMgN>&;YO`F-6X)_x$ZDwOg$8Ba~MQw%#aZk~0Mr~u-Y!|D|K$|uT
z*t!$fniR}#vke5Z+pOBoD{VH+&MR%UiJe#4Y)3n<wAmhl*=^P?nB8U{+We%=J{Qbx
zvpQtDQxu<t;@#7;ql=*68E*CfV9Tub!Tu2UJ%jN`w5?Zi1kybr>Dbh^BY)495fzJ}
zxr=)STZRo8%P<%i<t(G8WTk#*EW^f(W!RXp3>!0+VPi#>fo6Bl(3U|KU@T)-%Q8S4
z%Q#&GBVkQ%K1VRyGG+^ATgH`kUa^e%c3!cJ7CWyQbnU!m&=m|WH#g{R=ydMQLj<#X
z^QM9oTgKkPlPzNgTZRo8%Q#4q@nlvk!(g^$94YB6%OLy1aw%lS+73SM$y|yJnNqNO
z#K}_lHuh&QyOchXjvGMRA6A6bUIG&n_Z+@~v!UR{`UcL%%nh84$qgJ9j?@I<c#P&a
z9McRN3jPwv_AkP)s+o<Vh3s@#O3i)?&D$6jiFvx(AVola6?;0Gtw7$R1f%I{Y>!y>
z{UQu`v!hY2oepJ`+yI|ZfMIPPGkan=U09OJVtZ<qHfC7bm|<Cf<yp?KS?;A-+L&Q!
zV}@k`rdiU8#B7^oonDbBz%Wzc>Rc)b$@j$SblEm$%C<36b^(^J&V#~|dPr=XW@%%F
zrHvVu1sJmg6L`gHECl^1eD4I{UYw=Z2pH&AK-dh(jzR<3SaMj97XfUH($OM-jhRIN
zgTW+nQ&=3;MhNRj_?Rhd0Y;NPo`ANHyOSyGpe}M1V7aN{YMqNYs4?ImQ`oUxa45iX
z9BOnfo@`E)T<m6L3fn;OGKD>{3$6uNj%%~d#ayqHT+|DKda<ZvB-C=9RT}iFs{e*|
zY84P|q1;R2bwv=KB&@y>QOhJ5-HE!Fm0VQ>B}PS6^?_*P#|zSBThTS26o?uoIW18A
zF#bO$7<F~`@)B$k6hMg*GRNv8(XwkK<r9?hy6OXqp!nC>-5|Q13cDiNy^E4zJ1W}&
ztV6h64Q{l)RFAv`*uGIV!CxfZ9HdKK?y(8lm@z?vfpyLV!@<rbSb*hBu#Fl`Ot7kp
zTm@LJsXKHoHo?qpc@x~C3l0TXjzgW!#T=T57IT}{1&0DG$Dvi{Vskr7a<LI>bIT5b
zUau0IEQ{`$E{2i}MjA?;7b!Wt2t(T;23Iw;%(k-b+YG?HmK$a_fzASC8pg)ZFuVwC
zFcwM{f!j%FQTJ5gWBZ8$ELYXk?wpI2RZFz=_zSw=P=Mt)H0oTetZOBg^mvx_RvVK=
z;5!B5$&4%lue8&#qO0qm$Y%wnnX`Lse8(av`7FJeL9Q|Q@6=z9jh)x<aUYA;Vow|A
zdunk$MIRT4J>1}GG8MziMKzg;MPGN-HM=46$k-Oh!bdo2a%@RTr~X5*{O(q4@;|T2
z55qp>0({(89hd%>PsU#4OiZ`j*JO_|(;-Vk&+%qc-#$15+8^;h@zPfdbcQ3ly!5pi
zG?u=28AFW)9&mUWqZTyUyFV=mHxd1{!}`43CG*nzLuhYaRKHrV?!bX@YqnAzY0ZZu
z-nNGVEZ3UtIv2O*^L9zHr2m$UNo&3*7|Dgs#(CG->8LfUXf-~yhprzj!`Fhw@_PxL
z!9CjI5bF`(CHZllt|!lzWJ%t}^o*|m-;k<Nv(1vn?=9J=(V$9p`8EcZpQWvZ!IEwe
zr3*T|w_syt8)u}Xv$t^!X0~x?ItG(JRg$8el^b@lw4iKbW?6BDr0Ylen&V|@+rnUY
zh=P_EdGU3&q$3Rk&+~cj&Bl0v6LBRtu%Q-8Vln{~-v1`7tF@3`!VYg!ttQ%ac$-S?
z3DwKqNe$7<yebl+f#_>>;mXge-xO|Rrf{zL#*(;_3iou)ZOqhsgruvW8cEF!R!W%E
zd}J4e+gPsf;e(YrQ4-Tb5N_0|tb#V0Q4{yIs<mi=)l{ka827K#UbrEARQIns(8iw{
z7UZ5yKf6xYGA8}(X2I-!)=Ye)pS>jUc0Vh?a{a7L=i<Kdk>s+y<~kdbex@S2No=oK
zB^c+`!xQhEjS`&A`!%+18#30tn<TTX+hBR?uKpJWvO^>(j;len*;|VsTAiI=jLGV3
z2P$h;XESxIc6L#9M9b=|VNc_!nc5a$q&hvOQ!W|k?iHbIg%@Bsg}3Tl%%PoVX|lJv
z;81|&IHdOGT-;<|N-k+K=2}bfGS`SibyL}L6<|58jXD=|-B5Dn8Z-MP)KM!aH6_h7
z?kmP{Bf10nfk{W>R(z$)^IsctUt?!zL-ZyMeO1xQZ3|>^Q%)5v*{&wJ&~3;ssD03F
zutZBcLJpl9#Kn7);*@NRyCyH@E)luu#@{Ue*qB-Vu`#p!V`FCd$HsEYKkUn2m6D(Y
z<#yM;+{TQxe<<l_E@8Ih4aPdZ)+;#)M2DoK)(f`4ov8jB<GTiGa5r$O$iXxaUE;8Z
zX#)*aWod+K7WGh8cp6@>uragYY-47<!p8LI#!f3UF7LFOK%3cl&$w<0G)k^N^byRq
zy8?{tj;9R$Bqci&nKHB!cj*^fcEPCt%UN)0U(UrAe3s;5ZOWA4BEd*nnjX+8fPV@`
zH(X}Q5Zgf4hx2Mz#;UFbf44%bx|zxnXWkClIP;qQ@_Kn$_}F@RQ!raE1z1im?@CHr
zFHOW<^zu^|oC>g<URrf7*2`WcR^3D|69u#NGDR?3FY!_<ujqw(YdiS6Lv?R$8n5+2
zy)}bFzoxhDVzr_f#ceF#TOSj{rRNk(Z?!SgTW!qrRvR<D)yDF@mE`_NO6rf2AU`iD
z+ZfuH7pV<K{m*PReA|VTHfE%>F(ajo87Xb7P|BX&wAO7YZOlk%Fk8wh$!qJ<#*CCU
zW~8(+Bc+WMN;$d<DQ(P1X)s&Lx-O)&F(ajo87XbdNNHn*QXbodls0ChG?*>rnO#U}
zV@66FGg8`^k<!KrrM$KaDQ(P1X)s&L+q;m`#*CCUW~8(+Bc+WMO1Vl(%2>U}#*CB(
zv!#4P^4c3RHfE%>F(ajo87XZnCne7$+TeqXZ|VRIsrU#$W`g!jbi4GV_@*lA-`MP>
z+a((_Hw`aHI=(fMn+AjNEJSV^Ug^Tu*;wwTfp(hLN@D8X#@*SNQH6~eRoIwOg^lG@
zktKK6E1@09RI9;k465NfK!fo<s!X=}N?sbajQh4R?Y>Ew+e%70vuc!SV@8>~NIISZ
z$)P5L@j!&5Ex4T}6^)mqwu)@bsK~~QifqiN$i@m)bheZ<!BUZp8Jjj32}&aZRs0&s
zOV(j3Zeyn6H%mI+hLVaKjAsh@iZAJ+;x=X~Zeyn6HfAbrV}%v}po@yzn5nqINKjMp
z-zBfz;x=X~?kBbV*)49cq89HZN$nQ5F;j6HGZnWnQ*j$BtoV*nlHKAqW-4wlyTuQZ
zympJ*n5p>RC7s>k1}kdule?(6jhTwun5nppnTp$3Va0FgqT)7YDsC{l#oHvW-QqT8
zD*mLTvs>I?MJ@hX7ZtZLQ*j$J6}K@{aT_bFcsQla&~9-XGZi<O-QpR^Yqz+KnTijR
zbasmytf<Ael%%$)+nA}ijhTwun5npp6;}L^E-G$grs4*(TYRSEwOicAOvNvdbasmy
ztf<AW?xNy0W-4xDrs6hcDsE$i6@RRYirbi}xWViee^2t-EpB6`;-5-7yTuJw)Z#yP
zQE?kH6}K@{aT_xgx3R*CZ`i%FsoR*TxWVie-$C-)EpB6`;=4;ayTuJw)Z&vQscq^u
zW-4xDrs6hcDsE$i6+f?wirbi}xWViezh3g%EpB6`;<rgUyTuJw)Z!0xQE?kH6}K@{
zaT_xgx3R*Ce<UT*+f;J5v=(M6ZqnH;9_*p5#cpvMGZpV9>FgFaSW%1jk)#=!6VWkB
z8#5KRF;j6HGZnY7e8p)O<qRolgjAfK(6BMH@^+!5+Ysrn^2QThgYg_*b{#H}bYPR4
z@Y)zpczKQP7D>rf=QTRs=BUFBhTBtbb2Nd50Q`tZE79_ZNITK|h=^Wao2awUL5xPw
zW>cU}R(ddp=T&Oji0dZnGi+(H2Hit2lG&_W7ht)yrBX?0uPwDviL$mdq6<z1SZ-~p
zL+9ePr2+Q(kgP2Yw=r3B+gvbv`(Un}j@FiVJ@sm-Ih~Prd+GI58#AqXv!uhuXRcKZ
zRzjGx>K)danYoRzv3#p8my}kkzKu<V%p^3?PEOTo&~>2WL%ga-K{pYNO@>iux>lk$
zbo(c8>yp|ZO1&b$&09<Kl>y#UZ6;cdhPM+fn-BB5P<#PKiswgj{v|2dXvF|lc9FXP
z%Nf9vl9Dz#%sy@EZ;(R_;EOIe6<|37sMWdH0NkG1gRr5>Ih#g`m(7TBiMI{30LyW0
z(YcuG-jWNx!<@5$4(OKac!?Q?7<Y``?XxlCu}+qBgNTFNxEqX3MsD2aNIH9;)5dZ)
z?&NV+NMd5(?xt<i#*A$~E9q!FF&@WYw#Rv~i^6Tp6s|W>p&z$gHc=0NhUHnmwbG5a
zUFBIngK?{{x8W!JAPxk_$EiQx910lk3}6^vG(C3ezcMk4vCrT8OPGhF4xCEozRt(i
zBRzji@4ni%!c(hW)9=0_gs#*TNPId7{g$fM`k@R5cf~(~@x<@``2G|fCcNq`yupp$
zE$IG+U~k`}SBYK@h55?={2071wb8+b6MnY6S2dnto*q!~>+p7^P>rVs9FD-30muJk
ztfywp#go)WB3aK9LTalcd=)<t$sW51uR56%Qt>zO+<Ys&<QCT;G@w(z<Z4fSi%)!L
zAbKj$rgPDAM+Ksfqv%$muXm!i;Z$im=<uOV>{`&N^YA8%i@F_-J@XyXni*}vh8p7Y
zilE5lR1#jffUjEQif<E$E(PZ%q6Y?}&E-n9fe!B$j=n_JaX#qNyyyy)QcLtRPIL+A
zCeWeJoW%2>Pn9BRSw8fSK;rPf;ionPgX&c1PA9Q{5!QW=U~(%9BkS%?Px-3EbclSh
zWT$ydXkH+Ga}gF<s1j7$8zdc$HmJ~o09V(>baj*Op(f8rQgZO&Gri>aiFk32U}Tx$
z86;~mHVLW~n1qUN8(?L%p~CU)w6fIfys~OR8)Y>SEy`*mT9l<OU}YsgXi(~Ni+AY4
z04wlU!Dw*{3QYFiTPcH4X9z9AOWvWZSU=siwo+}(DAizjr6$isJN1z41c$B)u%i12
z#^xf5wlSmVY^5&RR<w;-ir!0Dl4~@I-d8YKmnfQ*S_8$zM{A`v6D=0l0UAn8QM=V$
z2>MJf@fF%@R7OidH9&hM))ZmxWGC@zF;*H)%-p>&ulq<Oc|sA!FDQlqkX>vi<=}J@
zmBT%umE@4d&0Lgk+-A_|3Ea3(+8UO|eN`~KaSdiS?uU}jZd@BPjcc%?#{JALS{nCz
z!MM?+ac#^rZkbfqZd@A^ry*`5H3to~lWw#IqNUMVL8H-FflX3!nWaE=abAJ7L>pHE
z+9>cqtAS1Lm?oI5K!e!|JYCY+3bZk!K!X)2@NBziQQ#cGYz5kwQQ-Y{I&nibmQx_R
zm%Xi$;yVVEwrOZ;7KSdTK7<it6pb2F0tp%b%(Wee_#uG=4Fu*INZ9pGf(8V05r%=G
z8x0KRB1{Gd196@70AWKSYN8kXpt)#1A3rpZn1?Q7F2da2f#k(Sm`~4wN9T^iV1;%?
zu5P;=X!2m70+|^X?N3e?(LIj|BzB<@S1y`^xqV^<Oc|p&SYq}*CLJa%ASw6hMOfdP
zf{E_M*fmZvGr2G?(h*P~9E}2*16a7!CI3GVF7_=dQVU5kdq<zz6SrR=`_=`c4}xw1
zUH*6=HE9nVMj?6*jh%Qssnr~0C-G^4ZqF8B{_<{*bcT9iI5ijL^p_|8VObDCq2~fT
zkeFmXVJicP1FWnu!X696#};9ct0h;?+D`)D)b9dIZz5}dFql|Jg~)XX{>L8*Mn5GP
zn&B;?0iJl&fDYa3B;T=QBNKtQNPf@&LM|%Cco2ix9>idzHZ#5&%=REQW;}?&iadx7
zoAK3Pwg<5><3Vi9Ok`|Kx@AszM<LRwzX*zZnw0lJFyYhKDi`(L_?lq!2Pmn5l(&gi
zUNb3g)?Zd0Pecq)R@9}120#k<U#e;McA0U|n^W;lTD(2z`?+u^Lqe$&;9S~Jllah3
zv?praLG(r;9;It8MQsBip073#ErU!mXbdtu-Eyn68hOqm(=CJ914>HL+2&wl#vBY*
zWDdO~yRD?GV758fm@$WVR*T5#WI(YoZ4S{zsC^sNG8{^tinc!4Dl&YJtCEMoJ)9;W
z^^&lQS9#5Z{yLB=J}i`=x&N1vfVu}^V<zS?EF;jMp4bBp!=xjOTz_p5#;zZZ<L&zb
zie5$?pB$D4fso-ne4P5XVXVF8!C*aodr|Wbh!G8Qb2WlC&D9E;<^=z(mveK;L<<G*
zWjCwA>}EBX-K;idn$=)M&1%E{JGP%V(dx?7YVmGiZeCL~x8%*P;(4tBNz8aW%=20s
zqj@bip8*X=YCdxjM$K2ikrSp0IdVd9<Xb9}n`Zj)9^u4=WEpaCW<Q*)Dz3{Er1m$&
zi^Hbi6W<(fF$>dc$NU}8!>`9DULA4#A-K7oO*h#65LmRkr~2SlI{u#P_(y_xO9J8U
z69dYhu_r3H7otBz^bg}bbuP}(ap2~|@uIaOB=GKOo|<;L4k-VziJq#RgwS=!R5t}r
zHQ>Vq9CQ?3@P`k_e1f;2Pnxb{dYG!w)W@m+6lP2hEyT}vb1~F|oci78OUxy1q(M5e
z_SbhHX4W@h6~DqwJP*YjDY3gCA0B_<hBp|QXZY_fH@v~9jl<ON*9=kWILTbA6DA%i
z!qTTW-Ds|8(ji)<ujQ$t4VkH;jmcE;Bq@P=l%6Wukaj}d$b~GFl(hVwZb{H8f(@D5
zf&z^1w~;<KrqTX@Qy*F2sUz`;&vg^;SjIC3vGI9sbYoy0<SM4SQR*m}%RoOLDCi(Y
zPbxYKwXUNSNc{x_Z33M>Cy;1u06V!@(+>pVyWkevT*RTzODeG^9H_a-q{D52_yS8R
z?hnf`<Glh-vz3_7E@V!9!#&39ig_|(O-gC<={CZW$)}r(qyWRtb%SqDJcSa?#R=yG
z5)T$(?go)WYcbX*npjwjt%?-*2;%2H7-1K0mmw}*@wj0kDnO)BIE@?TA_ivMurV`k
z*qC9e{12w-S1`vP!V8d15}HUl^(Vq4=&i@`ZeC*L1||*%K0wCfUV+bK>|w97+R$}W
za@V?iZn9V8HZQ-xOQiug_0BcYPdD;&eOt#&Mhy4*5ydeNB8Fc09N$46P5>uj@6=ad
zee+nd=%s$*@!bH)6~q7d1Ag*O1K>YlW%RQax$3t8aq8zA9?$yGJHfUcrWSwBkB*16
zq%H@&g&Q3Mx)yZ!%s^t4WkqCy;hh2ngDGQpt8O#|^)^$co%Mnc((=VKj|23|n~l*7
z#lA0~os7`fE~bU+abJ*}Y4tMN=?m=vZKqBEx|&3rLAuW=WCj9G{fHJ(>dSug?m>Y5
z2_?MZCtk7?yfffbnbYkya(!~u;(ys=>_BZOeOiDWXaOb;)L_I#9H<Q$2Wn$Q_u7^N
zHK_=)9H@aU2WmscffiumK;yRk&_t)~F?{t{EiRc1*r{J()YU7JvuHh9O}tJlx>lar
zK>A%d&qIj03SA~XHqv<*-#e0+YS|bM_xnT&rUmRT&kU)=#a8oXz&gH9q}y66Ghw*h
zw5L7nKVFP<*@ZiKsxT7Tvl+_VX*R<gU()M-i06wF7SCo_>{rR$aweBW06&#_y{DFq
z#M=JkNaD-AGza=72Nj<ZNerKq$LQ8LI;QZJlo-2D)9fMF1Q#IS)W5Y*nqWsK7eoA=
z`mJw}m;)R<dOaeb2KpYoko@v8)KGb`kHYHhJwf))iAn`K_5Cq9nN0KSv2J38rD^tz
zd+3P<67t2v-^F^OVK7z}c}vx!w!n^#08`%In3|vUkk4}J7a_)lJn@;x7N*S-w|zt2
zIH6w%sKwn01g6`9T8w&rs$@(2qgNvPJ7hi8_8z8zW5SNVs=udBeH(#;u}d;_Lr)Do
z&r@N%o8ET^dg|p9z<M)mri{Wi%SG683AbXKrTtt_4Wwid1eSwHo{zwA1gb%NjyYxc
zH{`hp0eW+D7;lyLx46JlTW^MBtC8$j%tU8Uq4%Mj`w+M&3)VX#=63`}{2hVQ5qJl0
zuj_X)@=V5S>Gh;_TpIC<!1G2-BbOj>?hObW={x>Sko|#11WxfBzuV7v{2A&DKZPo8
zKN|Ht9x<)RvpqWTa(u$wk>_bhIC3@ua}aYNh;y)^7(NVv(;)7ln;-_i?CI|c8PeB7
zs3#&$&kkvx`?wKk;+0qiJ9PSMi{OSl)l1w}gt>`s$qyO|)3I&pyJ$F5v)0{6wA@9v
zfi|~gAt`~Z+AO|w6O0VUEWVTr7AH*Zwhcyp-7LOjBpsQf*)g&)b6aLGs+ry~;x(xO
zlAU04TUH~Oy^CaH=5BjuNylTJ+-=*K_R~BwtCgfwL+lK&e=5M}uA8<krb$8`Xl482
zc)_?)Wc$L#%=SeACfgSUm~3Czn7w^*qLf2VSdfr(4|a$x&lw)(TJU>Ekx5;G-zh*s
zzK+B<o)L$mqX|p+VLvgPUhgN@?)V>W^9u$~#+v<t!ILm^_hIr5Axz(W*wFv$!4tBC
z<1j;aCz^5i9=*x^^WE52!P9GB<$Ls#S3AMY<M$(t+bW^(Xe22Oq1%r{e-5p5N|$9k
z_1@8--^IRgrKb*_2KteJQ`!tC7lMlk)j6dfgC-vry3p|#WAk{|W02@nIG7ZC#=~%C
zp|$Ws69;(er(+RwljD@`3Rl$!_mH7g@QO(B0HwMIsYb%xU4c(%CIZJ@<f&IE)fU(h
z*AD792=Ul#K+gi&AXBbenmUA2AHBj;qwxuS3SUCo-MvPkKFTTG4|ie%kHss~Cpyff
zbfy8Wa!P+hRVi`gGN*J9s=7HPT;R~Ojjv(&#+-Md9=IYKs?ujoj$NG6Um+gnIMOL=
z6_X^Hocehf>R!Yr@`efzsz$TS+Y(>b;j8@b*vkK&)PI%}37)?j1`S*f_QiN}6TZ-D
zcOca?8dj7yYis=2CWgd-&x6gGKm$>45nk4R7f7dD$w~P4@FsZ9kBCiQa5Zrs5-9gl
zuxs?a%X<XX^bE7R7o4v~LJU})GAef!1p6z+A5j&+<KtAkH)0f)WSQ)WVLb%!wH212
z7x`Ma0&!9GK4gTMk>KZ4B=JvG45okzZ;8>9TP!>pRIW*AuIbb-{3jyO+{vd9<W#u?
zJ9C2LrOm1~M*L%N9-JsQBhfR9S1*U#n2P&U^U5t`t>^5u;7^MiiG2(Aqp0U6#ux5K
z5w<>aWXN(J8i)n*_dwkq!6#LXH)_?0Nk4#Sr+z=wZ{`&ImL#@()>h)(&JtUK@>172
z$;&aVI!G|`!Uj9o#;$Yt;6=@WcsJ{f4j;T|1Z@spw19@&;)55fK}$W(78cfA--h%U
zq7PoEgTVPFhYw!Vf;Ky-O`tK;=OMU_XxVO74f!Fs7Bq%nUdaAkij0vq<={oIkM833
zFlu9F7&Taa80GT-C6avuVkuk3HfDy*VUjLE>14>XF<o6A3I8TZWhCVN;mLy0ss~0W
zd?yCtCSj()w6~MG+37~RS?38x#)_RQ+RQ3~Xfvw_qRp&Ah;LeL$ZTdAj1?v~t(Qxg
ztXSF1va#G|7E67rGy}aRAl0I!UTj%|NL>Vx)I|_UT?nz%HUz18yR85d32iJdAzZXt
zD)j+>mAcj8)f*dw0rKjN!FYlqtNu1-R&Q*~tlns|Ljk*C5WyiW(-T{DPecS?+!OEC
zJ<(v?6M<2WH5aE_+(o*@x_36AAEcJ(-q{A)^v(|IE7ChNlXJb(u(f)p4cWc34!KhI
z>)zQ6+VsxVpiS>gP09DpI-<=s6KK;r4SzNw>753%d#8<=-f6I+-f3XFciNcgod&ae
zr;S;?)4(*Sn$tQ4qb9X_r-7?Lr2eh#++ef@D0W^1*;~z$%HC?$P{EQCL8f;aW_Is1
znB6;VEN}bdQ_MyFBXv)q)TEyxsRgp77RZ)bLj_V3WO}D5ld+=BaKdsDCT$5x-Khti
z1oc>Rk-erK&^^}1Opi5~-D7Rc^jI5{9$Qd0Nrkd82l@?@$c*22zd@L<?>dF%ApMm0
z4Zu@?U=GmF@xI6L$$#pQaw#g~d#jQ63rg;n>^T*`@&Q!2lu+X6l!qPXd$^lE2%l6h
z2U)|ks2b@IKeZHyQ-9o*`0<+zmLO^Z(e4wm7KqN(V|XAj6|_&k$%TvTBCwy6I1Jv@
z#;D$tiZHHs^tJ<$Wh%~r?&m}g0$l^T*T6`0=HHZR0A0FMFnR_`Xa?Q$=5VwTbQ@^5
zAr|#fi`2oO`@~Yjy@6;tn-aYYxmzhTITk$|soFs!ccub(>X4x7eK|=B`U0@41rV6v
zBwlI2u|%l|jgEn-PV&hjtORe@Q+y8SbxAn}DSK?9&jA^1ATV<d$i~d=m5s@K<sD(i
zHmWywY)Cv}vOnalk^`zEsN_upsg>h!7zK3zjh3UI@X`~rCalVQjZgY)+{|2gCT@lB
zN#BJ#lh3i3G5v^uN>4}N7_|C|cN~?*J&y{%f;*wo2TlBZvW4~xzGzdh5(V;gCL6>&
z7{n*n1y$LT-CFlFQF#3b$g-yr3oQsYymUM!vAyL07@HGFj<7JAfB1)ixr(2MFLNb9
zlsy%r&7&67v+U^v?H!qmhNj{@BzB*FVGoHXK}CB=g!#+S%Cv`ME-vJMxR*rY(_Ru!
zFxydq|Kr^mJ{MebC=Y<VzGTE?za#5QHfGkB3NTvx<jHL#agxbxE73B1c7Vq4*=eW3
ztS=dE_WF{+=nYwBeaT>)P7co+j7JhVk!)jsJoFZvd7=uN^(B-2e_=S5$uggMHN~*5
zW!cEa%(77dCd)<zm@FIFn7wRda55hr_6xQcX`PSk$lhWktayu&v7#+T#)`HW87tai
zB+Sew70><w@I^~mWzQ5GWg`fKw>?q|WRKJuDj2B=`oA*22p>5Tx9cb4>m_{3PKR$>
zxi!|JM<H;I<Afgq;lGZrN!tK957BKq=-<Pmfb!?pdg^z4C~<zX;bFABQy;tv+u+0%
zN19J%73eRFI;w1np7+)qmY?@FfHw2qX3#}<*Or$z%m^~`-aBz$+=g6bQ=RB_plkk)
zpJlu<5d9T&3(+G2(NXYDsl!2k?L@DiguxFq9oDpWUTC_a2SiHUOsUs72}*4)Z61ZW
z7^7h{)eC#GZ8{g1*FiLX>397&WRBom$>HE;F6vNGN7tf`;@$P-+N5)J=E`p!ik@17
z832-$9pOaBLT&0u&`nNsJ5nd;=t4I!k#M=_ZZSH?OTKJjv?CYAs}_=<?QN3jDGm~1
zd^it9nCoE>V4uhyU=XF25O$uEC@sQzj_?yRXxbwerR#}F<#9z=>8XLl`<6KKkggPZ
ziduRkEV_Rn`WxD}fvVLr5PcHu+XC9Xs*860iRLeq+FUW>&^M5vT;^g6_@mrOvI=ui
zO5{%Vw=i0niuMZ>ltR<PXy*T@luQ?;ROy<xQ_ZvM!JRETbrk37Y(dq50*vc3pbLzC
zlOl1c)oLl!veXMCHnUosvC{&{t7{M`7jf*l8GX|gZ9*g0LYT6dPV{)tjU?D|H+m@O
z7NVDVDYDCUqOXNL{$$x>mN+aUd%V{wfqv-@>=JdBBniS`k1tpf6Gry9vIy%n#7o>?
zjE!~K8)c5h6n#UNy-@>b<BeK~7H_l~bg?(e`4#phY8q0nw>PTMxtK!((d+Gvnsu&%
z7Ph@n8^y1;H|o&2I&&p&6#W63%p3!)4RE7tKsOK#ZSH{9X(4*3m%Pbpy+ZrYtCa0X
zS9X?O2gx+%*FhRUn{|*DqGcl2PP9zqYL5M%PvmF}`F}K#<55ypJ*lJ6#lxgLZl)29
znN?34)5B@O5iaVDv<FAWbIrw=*(fxi%=mbD)L=BR)C({w@dWy#x#;EqLv`YTA}l&R
znzT=0QM%~1bZ?^XmO*r&|2g%$VRmsTK4rJbY8u+B>~>jA1D#t<18rs%nd8=TR#6~c
zoJ79EDL5oX7{n_$&p}x6q6J}kTFCC84uXIcyMrds#vQa0{dM7Vg9e*ox4;<RwbLY}
zopP<WTSy(xx!5h#620DTp;71R+<|41(n9g;?G{$+T%Eb{BqhAhgb)r~)alo8m#wm=
zoipGqo%(BF6qKm!acvmt1nBw+nQnqMhS31p7)CSbqUk30;lhWD2$Jb$fnktkmOWW$
z7(93v83tj+hC!HR7;Pl%Q`#`pbf|9x4#HV854s&JHV_^oie|Be<3=rUT5khs)VbI|
zT8Lh616i$eb#6*A5Ow1J#6W6vuFhO}+;}sIu>vVz8qt0SVFnKxN2#ONVBBZ}-Rr<W
z^it3rpnLk!=q%8glR&SEMo$7=NA#V+=n<fsh`u)%Jpgno(O69D0iNwbhe4-K2G1+?
zC|^sojPgyOO}B0%T1NTQDgSMhuSJUgL2Kz;y0wU2|JKsEI_uT6)~VpS-rc!I=jzOr
zS}SoaG-$3BATZh|TCm_~F2-=Ie8|=Y!P6ih(GrOru!d(Y!qDQ~_P4MyVEtCbI~q(P
z^ge>_!B=9bRmd0s#PH_*^C=BBw+QPUcM^9L<t1#LRS_z<=jv$Uiy{nWlDOT%Xz7kB
ze6LjoV@P*MQ96{7^k~$Ti_;wl6?SnIXr>7X%AUqgKwFw2r_=9A75$j{3fc$p(aV7~
zgO0Cp_3kavM+N!0mJZNnUX(eF=S94Gi!6N6=w^0r1ybw3NX5IiCOeJ$X7|>{A`3Z`
z7;5Qf8$jsdiJdKs_Dayz6I&Kz(Ct4g%(TITV(dyc`7_jGu0nl>55f5X{{(!^#Jxn>
zYxXFVL8IW;Brpn5qOw<=sNVp$0<|GsbYrw(Gw5E+!pZ9lbNr{VC4Rjd9fkPSh>tJC
za{|bxPS@`1Gq|7{(B!_}1>FFe+}8`Bn~8?|S_!(1Xt=NYL3a=h_jMcS%o(8JzN)~p
zPUxPXn?M`))k?IuuMW`0ebt-^THIF?=;GN3%`fvyCasiuy$73ior~R9Y6dv0xBIHq
zxjH)<abJxTzuxYvMd#|wmEG6BEvqr^>v79F825Ge_E3>r$KgMDo5QRQNf@jnVY@G~
z;C>^VKk#4gS*7eF9G|uPh{2W@VdSe`D#}aPm<BMB%lNNR4F-X9Ajy9{X4TmAoj0vA
z7(=?_iqet)D*2243+}o2wgAfM`nDiEZXfi-+owxUeBbVg7xIn5FuaL`5|zE@M8~5>
ztI?um?>o^kkS5jCxhIm4)Dy>ps6#yU#50huiD*nDw!+P5E9FB^+z50#XzGa>(5acA
z(GxcST}w22q6@l_X!OLN&=XsTrd>IbMd+!Z)mizTSVOe*#75AjC$<tTJyD(AxhHM_
zHu;`dgB0uE6B~3c?upGruXj&u)44kL8R>}~6u;g*F*A#Eb>_-F@kPttMnVfTu6|+J
zIb*QPt#?ACT;y}9C)&M^Fjz;Iy)NOS`OGx{1ZDotGJb=7T!c{vTW1MF=?J^B!Ei&E
z_+ip;K@mosuHCAf>2v{$pXqcniqcW1tNfpJx*iY*dMN00gz>#N%^&zWnS0nt=wTlZ
z4XCmbOs$8Y*Px}!dIorN*rcSHS9+=59JVpq98Oj5jqZg^NT6R5Bs9My2(-CPOP#ZR
zw`tKO<>-gVlz!0R{l6yA;U2!8;1F$&r=6Rh;M9V~4&MLv1cx{KiWX`J!vu%l3uKhU
z3p#Q<&BpYNXu(<wO;>oWC0YC&N_wT!>ABeSV@|=7wjt!^CvE9fGv=ZVyY!od2?^s(
zx6Y4!^~A%h?KtQUf2GR4$En}vu}Qx9yN)Vb2}@DoR{EL;^Km!AED6U%mptpLn#mxQ
zhrIYfBg~!hCzO@jSDz-OWH;rL-K~>N&*<kbWbeK-<Ef3h<K0#x@N~rDDx8Cz4#o*Q
zukgh{Pi;8};{?U*4B}!6P|VvnmCSis@KnNvn@gUH@W4agCQn^<P*CUjI|3h40C`kZ
zyF9BxRdVW|z0^~|e}Lce(hqP{x$FWIy4)%44FN6_dJoX|z0Nr8kMPwG-%dRpo+;QR
zBsWlWo<|^imrx*kmrz3myMzS&U)d$>*&#J1j;JvVgf}e>tam88kvN4Ai(^AZ9E0&)
zf*e`=MGA?L*mC5^#^lIR={`7cejYy1vcKQPI4_RZlKI=<yvAt=44sa^R9N1e;ht*!
znRV_*&cQKpd?>;{1dpinorb;3caUW)4*48|r(-z(GYBl6hAfCF{Wl&_`5PWlK`AO+
z3fpx1;!8QX<MYaWrvl<TB{?&6Kda;v4RHVTTo7KKSH-~9Qw(t4-3%N8Th=L-4P_pi
zPBp-pvltj<06g8WHQvj2JH7$|?=t+OQ{0a78ejF*j(Y-CC3Hkwvzx1vQ5>Hex8kyw
zu(-u6&I1c{xpQ(XPS(kY1%Y;)e;+hF6B;hR5W0I4fyXHD7y>6kz4P(mm}MY7qyS<R
zpM`Pj2Vi#O;}km_GPt6@{|n>+btu4B;n`D=j*iQOH~Ejtr(vKboDwHx)o+5%H8YE$
zXAYgP(iag<{l_K-dpZ8wU%85MM=wP0o&L21u1CL)f8(krvc8HQi<lQjg>>K=1a{n7
zKdl>GioiQ2(1s`a#it~Cdg_cR0Tn$M4>zsYCZt~Mfmz6=sPJ=$;lMu;*kr$uYQ!hH
zP1NywkMz`m_(V@Y;A9l{2tLuXz~FZL%Iw0a;5G?)rd^_+#f$C=CHeo^0>3y2{?QJY
z=&@U(RHTh|N4gQ)hSU^%q8}n=@DHv!5T7U}y8bkv3n}Jp?9@*@S5)Zluvv(oGp<|-
z#;C|$_;x?M!^2Ak`yLL3r|ImyLucaf^sJggO@KQM$9o$8uF)aoQdGb;c8U!+d`OP-
zTXD)Qt)|xP`#5pWowy?wYk{Cyh5Ii$q`9a360!tsx5ORhK}Yb|JghkXO8DqQkHs?)
zAEVBn;XKx+IBwl{GtBheYb&|j?J$2REO!bJlv~Y}I$j5I#db4&%e9In5DzQl;;>Q+
zBSWR;cVhmq&3ttcb2>rTsZM;XP?hB3{M$$4(U0vys_zWc=@%;?-JtAjSab$om*ays
zJwY$-BEtN>Lvd?YSlPXR<SN^s1G=&}u9$NqTv-gcq+<e6*<75z1iaT#QS%{BcetR#
z@acOa%5{BuP$$rLAr-5AidfF$K;ROkZC}$NU2Z5~`6N<uD8S`%ek;x|0rQFY^xcc9
z7(NCMv+$!KSKj8)qajaj0Rygh7T-?A>-Y{-yo>K(MPd+GR(t{)PZu6>kM!2k1@$5I
z6+ZnQb^NkPA$2T1{hoj`cX0nl_kjIwcl-^e>Xn&(8=<NX9)-S#$1D5&9f9M(XgNOp
z@DL?f{;)<KMJaV=dg?TMGIhXJcoH4~Whp2B9waI6q^VQI#v>u6ABI!BaYabQHb;dv
zOqJ=W^5sb2)VEybsjuz}tJs=gJTy_MaT2=?V!NflnEYFKo7Yk79VG!>M79z+or(zl
zsfq*zDoXGjsOW=l+yI`0f3?0hWldO(+m{;E`!$1ZOk_&A--3n-AB14uWIh9UHm9Yw
z`wF28bV&80sFd##R?r(^efyxG8s7`y-}W%^P{zCTO;>eCPG_Ju55KRv6`}pTjga7N
z=I1TP53n)`NyY+(B%dHAFUb}F2kl2vlO)?BG)h7NZ!3iMl2Fjw5ux!qq+H5YD4t7s
z3!z@bAm#U>oGBEb!cX39+VkT1IFkZh2b&$>H12dq0={Tb#;HHJSw9CGnBXOkK(Xc;
z0|J=xd-Rh8Dc{NEJsz=6{q4v*d~TT1CC<kEhq;I|VfNgdZrs90`2}06LBjB)ZQ^#T
z;9YdW#HaNj<k}qn1KoYTQCA1zcXzHW+&CnwEMBT(j5ZGG@)zBx^$_T7)uJb2oceE3
zi=~%wEt1EL=j8m=1K*?pXir~c;7<K0OoA(BbMpReGLNIh2&aA)Vt%`xGYx1JgO78}
zi|7u=-j6)1;>&UCa<4?vE^^>mHK0wxJ8<G5cxdZI%-RCa$LT!pGZHzR62G7Zq~u{0
z^dgiw6NzUp1Lr5ZJqyky5=mANc#03F+fY0c;m1h|FnOHBVB9G3IEjs!?K~UH9sk2)
z)GcU&3-AToq+cff5zU7ils8~KWp_jO^Joy8q2tLQhocXn3zLJn6ZYcx-U*0o14<9L
zx>r{z)qrQ~OmC~pcgKD6-EjhUya(!-6?I1@Qyx9Ue%1t_8E*&}Z8r&IjrSN5Tu;T;
zDmMc-<qxF0t-T0R15a0YWigRHPDy6D9yBpLiDSJ|q;Hbg?w}PW5nv}1)aOAyg8Lf>
zlAm?EN8aQ441Qx>=cVdyx;Hqd@*-sX!{;h>6Fz~_@W=CU+x8|tf&Y)aH-V3;$l8bN
z_Hz5CI|<!c2n3N3KoJN=5J3=)D+;Jl(H<R_h`1}p6>*LG;2O7a6h|{Eii#RH6h(~-
zI_|-JHwcc)xI|oV9lz%}x2n7D4a^J5y!!s<yT4y`pL*(4)u}qQ->SNkkWKLch@kta
zm`O=7cm$zZ`?ed9qc620qD;#1egM;iMd)DD7(Q)-04|vZmpK^X{RQ*BcVWckV-QmY
z!9qWWf%u4)-BM2X@ihr`DU7?9<2{0TME7B!_lN(ZL3}*`_X5nvrB2RpRD&5%;N!5I
zZY-4;^cAj;E^}?LmB8f?%qqQOAi%@0{AeuYV7m}wK98d9iNt=05#tDq`P}m%zzZ1R
zd_NrlK!8@vJ(t0V%yZBSy`Dh3Pnkc%6ouCTxRDg3I28GVV#e9^R6mOs;`3BOdNR3w
zQFKw(f+FA#P!54ov=2Q8rw<{0A4_~69PiPGw|7-SeTj1GE`ju?Ad#=ZxNpJo0SI13
z;1(4+-hLY;)V7yE$gh%+>v_y@bS&@Z<r315<!e6{GdS|zfQJ#xeZ->NW(-8M_bp}A
zlAw@6`rciC0%PVt-WBlhHH>&y@u?_s@wyL@u^lLnD=gjdE$&9~x*O4c2Gipb7Puqe
zQ!e(pWv7H1ISFtf6tzEyFO214G=;r))h_OS3DpcEY>$ALxWBfHJJ@2|_}GN{JB+Y>
z590Lc+H&%Vc{bFhc-?(C)=UYyZv|@j;{~d83d+5Tr}hcRHyDyWhjeCc!6gw_JdS}!
z2fF4PWk|Ko3@lsRi<8*%z?A93xyB-6n+T5hKPTc=2T5jRFpfCDlwTWn;&;bTIQtGw
zs5@Y=(CK(LVAI8@9kk^hjHY%(wqVH;3nx1#)IBi5_9n(xhfL9y;(Zh9Mi^l`4cSq4
zfOaW8CZVo_5kFf^!$}JmVY?sMG4VLxMR|9O#ySd2`Mt>dHLy4NQke4fJSWcCmp23Z
zlB+fbvOeZlLpFulF%6^z7opc-76n6QZ>=p8>T(#S&3hBXc3Wx7Vi12A2g__^Udh&2
zTYwQu(>6H015^GK(zwI;gjxtw9*3p%j|tUpcUTzO{vh5kmZSGbsE=VJfSdNjkaI6>
zscOIs4@N@!62y^v!@|(EnTnYpjD)5RgA0sUiW?K^G#CkO^TQMBUKp{=I|3KO9SI9%
zI~PRZQLr$ywN6Eb!IV#huJbc%?_p>*jjGjs3u^u54WZtL@RLB^cK;c9yB&y&XgNCK
z#Iwj!Zx8%1JF%%&O5NE%q3F$}$8iYfWSENnXwx17+mA36)tGB<wh78JOvN^^JPm@n
zt5`eX#Q(q`AJrPdUP%Zs1c7^%o8c}27;Nr?(k5<!t{X-Idm2Oxx~jMYft5~3sCt-+
zKcZEy-8P{Pg%QhTAYP({0`%T4p>~0xpLi`J7`{Cg{9y3H2CB~@-%x4Aa^68$xP}qS
zf)h}ZPyuOCe(}E_zDiK)u?CO!4n_Yp7_p4r6}!)1#BvWxd(LIy!3j0+5bg3g3V6<?
z;G~3VfT17d?X-&}bTceZ!bn0d-3=uTrs94SuF)uIx%`+0OD;d|LGk$tMzUZos@0b;
zk_8(dm{8MTB($N2Ce%SN655L(a-pSB<Z_|aqxhT$BcXkETtW>#UWaxJh}&pEhC=^G
zKOfU=lCxeyo%4jFdc7#6BR9PE_Ns}fn_$Y`L}zdx2xllPV^B7qZp4SB566gX2D-1w
zXhLp;DO<`99>jU@K0bID3gCM9;Z-qfoCZbYTH)?@p-_`)jT;!Bim_XId|k{Sp2bhX
zS?Agj`19oB2)n_lfMYg!qWi+ikqp`ddb$8DYHZ6Yr4H<!Q0wfAwjO`SosPN?8N{*6
z;EV91QfkOE^pY6#I9PqGP{odhW!4%AWpQG-!qA_GFDueFVAYZGuA>*%(rn)Z*&OtV
znvM4$O~5*tgw`9l723c&8%3Nt7)hu`Pd=j>8Su(+7&OM#;q2Lqt&>_8Hb14aF_@0+
z4X>>r2Gzl%pANj?;4r|!h%WXZh&V!t%>duEAZj@D9LgcyP>x4^)?sjP*Yrn#f6fmv
zc0AtG3pQ#U|2r1$5@ZlMY%=No-eQWemwyc$?z?$5J@~NL+@`*{KnD4}zU3Mlfm!4p
z;E>R+Mnp08{<E-tA;ghT<)Gc*ZCz2MTBrN^NFq+_IT008{mP(J2kF8WHvVxPPPRm%
zY67kLsog)OA{a_y_HaAKp5K8b;>^NN5<k(M@H6d8M>)lL<z(nkZyeHjhh6C~6F(Qx
zM_Jxs79Bps&((A&&pRxo!-(q>Y7QN`=N&cy7CjX|^XO2KcQ}s@FW~2KI#lKz-Ub#k
ziHb&{?d%5_x(|BIQ%+TUy(z{CV>^&ewfovzd5AN_r02L#hp^O|1&Ig4*iX=a_dd|}
z%dt2LU!S~}4~Zh+t4WC$FOWPJ2f;WCEqL`vrK+xguL8#{d^_liA^mK{CBEh+6HCL`
zun0T`QdEGroPMhzMXi)=l~bf<u8tI`<S~!po-G(>q{GC^(+$&V+#Lul?yv<kxq1BV
z@x}?Y3Z%1BVs;3MmL>5a7z;#cP|l>pBOxd{5PTb<H8sx=^6j3QY4H^U@{%gG@f5>^
zlhkCJ9Dpt+v`+v!htQPNc+2Bqg!WA>Mkz4Q0754g?gFl6WTSIp{IQGjB_{#b<n!*0
zA*gWMXyU31^K49CA-}~E?^382u6&s;y!jPOzNyQF-c=ygmDm9?Ip+05L9HYGVa)45
zv2FyNx~H^&MZ5)c`~r%piaL?3cG#0IsKOsXSN)agal54FX=mjV<knfWB#Bs(&p7Vz
z5SA(}NURmczGW><y@A*B5F`1V<1S#5^n>m}74KN!-W$S-u5%LGS|O3I=ugPlfNvJN
z;y(s`6ASxhJ%w*~#Ho2zv0xJ$7{b!mN8R;L3G(4i98Bgz*!5I4nv$EL|0X1@xS=2*
zoFr|hpm36m6(tSwyn^!8D%vV!L)k&{6pv-8_9|o^<`Zlf8$hE$EMSA!Ogh&Pw)tGE
z*bt_#M%ZY&0!>*dlIxthI+`+uzRFEm=kjFY2`J~Z)gV)IOIMkwn{bCASgylpr!VAF
zpxsyx-kh@n&>%v8>I%&$Y(+_I{2P>dS>a-+x{c&$uiz+nxF(90BkHlf)`3nwhWCD8
zX(Ii!<FVywCC|3e0=76E!jIrQR?PIZ;CjaKSRv~`qaqftA~urFRlpW<{n`rXvHG?n
zBvd?4s_k`XkwRs9c@>UrQ@Fwr3s*S7LKRN)fm>I&T0|PIa2YrjhbkPguyBI0E#VWN
zY;_Ae0B}Z2^V@(3lFJI%{5CUzlksYW?W%b&m{ZAbm9IuHIAdH<qjujM|4^q(b()75
z)cRYt!!Fxl^Q=vIer<6GG<j(0yR^r|!W#Hb7LNqmWAm`wpqS7aP;@;2XN)MiGq32X
zS^tBg>%rh`6j1aw2q~;+V!tOv*HE7SPDSrXMQ<dEZi4c3jc#3@qPsJfbdBzyqR0Ls
zMa$SIG_oSL!lB}?8(9TvG&`REQbkLR9xIAQhhh|62XaMCw?8&+1c!6~@1{+brsMy)
zsw!jT7UXoe%TA-fhP!NH;SNJEzsn8`t9painJ<&Jb}DlIZ#-#JH=yYGleRjLX42L~
zT2I<qL7Pci2WWfJmYxmodeYVa+L`}b7EGD6HB+S3S|HgNh9_;r!aA3U+<$V?)`p~o
z3nX9FhYKXJuyBI;1yUw$oz&L-GHI*35#%GQVUp5>fH>vjs#ZH_OipB~Uv(4c+@z!t
zwl0&mDo&IhT@5m%Z_dlm0NTjVN;)TlnzJGq9$O7Ev@mp?51pWm40X5IGBm>`lQYht
z&BK8v8U@a^%rlPAQ-Q91G@$Spj@arQ!?8Sv7fpzT7fl4?oGs9`SJU@ut%r!AOFbkO
zF6zI<U|l8Sk0sQ27-vX+3Gy?n0Xo@}umt%+9hM+p4=h1)HO6^6umnkH`Ad-R{Lf2}
zT#a-V6>$l&_Ex;`P2zjTm?}1ac9sMd6AvQi`+<IGJwnS0hgV?sNDs>jr*b)m<hrt)
zQ*|3k>p6Nk2eetvX(27kIWJ)5*`c|1!&JVu6@AEcj{6;21M_ftlln_=jax9@9Ha`m
zV_l&M-je4A7qnAwMC2~l5Y0m@H7XKVE+^)9Pa=Lhf^vp+t<VT*<(KQ3tn}@E;+d>Q
z(BWjoC`%|=g5{Id&LDnuvXqP*s_vkMe$~jKkV|w82nU@%^P(A~QE3}#s??uu`b=C`
zsJ$~kLTDtdM+hyT%?P0#v^_#lcOedp5ZI#CgLak$TCy#WbK#bZ*y?S`Sh&J18L@Cn
zCRmr2tct$>Yg#fH5;Rd$KS;%IrvmjluDUy4N@_{x)^QtPTlF>5R{FyFWWs*0A+J)>
zP5>JO6*!sYU?q-s))cJN&xO3@PT}#On?NUTjoZurXw_8ms=(?$p|JV|qx$h77Swd}
z6oE+I>V9uEK7>*|B8g8!Se#!(jt{Wbtd8+L_Xt77kGbwqRvct2p6Djt8V^E0(yvZT
zxmn9^3~s4yQ|`zRM!#!wRaQUbD_(#Qy87PkSNY!lSNX30rM_idd#9jpV&QZP#&q-X
z*yyyfXsqGLnso<gv^KJ4oxTUf<hNbil=(^><@mL&i>z@sA|$iM-2(c5b6g}7=5`7Y
zda1-FH9S8d78Xu0v&QY(YuppS4FyVPr0zv#`HS4OAiJ!TaHSkeVxss4FgU%PKzCCI
z_i%SZ>^Ck5fq`>>%JXXr#P55RTUsZ7l{=tnHhxf<sJc0?>bCz$)tyxJnn6`>g|Nb^
zCiZ($^`QT9Rj=u*x@umoR@a04x3#(n3{Ic_U)7i`q40#4rGC@t@V~9qeSB57=2hMC
zZ&dBtyROn)8|vqDoyXxF{mRedxa}%^9}1dYm}vlQ7G_#W=NE_W2Ny=A-uW1ywZP(3
zU{fpT4$zn+xwEZ-8>j54*9+V-o{-XyV2>0e5+O{_ixM*}|2){l@DF?w+g|1)t}-We
zuk}KZ8qK_<0vUo&5-MlV>d26K#Aq_48MMiecG9^FNk8CcNZ{r0ND2-ie#1>Vfo`)e
z<oWOEHY3$H;JaJ{@$({fGe&yhV`)ggJX-?nW-JGTz;?!U{O=PBdagiU0!lyn9KON!
zJa%jz>7=*D|6fR->_l$Ef96sARJ8-x+QIkhOn^tAKswn4SkfX><nk^{T9K>%=OrzU
z&m&g{mb3_QS6%9*873-hR3+baMIC@zPzEEjQY6hYoUYdwF>&p5om=z?T^|HFPslow
z_X*iV^8OT4ZJt&Tk&c2GI^j0DV(0oJte6jhUKig61zii8t0JuY4Wv2W6(7w$S3aY6
zf=?%#!sIn_+d|}C8-6NZKn`t&P4Xos&NY!tCtLD5au4p2+nmJnR$Cz1a;KB9vtTx*
zoa+=Ym2Hgl9w#Bm)InlTvWnd6B<z%3PV70SV6(xvW`cfx^y#WL&_g4FH;~4CBe|0D
zM|g6w|ALp&bFo;-1<S~+h*Roe^CUM=My^9KP?7U)!anpz@KfcLUy8qiuh3Ac@+N!;
zTS%|`{JlM&OqZYB;i)tjB0b8l0Pj5@ok|svgF0G%>BgMw(pNmS4>sKv4C@|rI0m3N
zY>+F0yR-Sr?$^CQj;0nA$4~gt_`yMTkOjr=-#-mPmAAO5!z?yV^{a6_GXA5*xS9Bk
zN6$h8`l-Qx^{MV9pBn%h!$A%@F%tJa%VQ`Os`|9l3@ZkTTYbK;<RsrmB!AXO-Y5QQ
zA|KUI@D}uOo$tht{1B>qW;v42gXC3T<ryynS<ojw$dY_Ipz8PB7EAJJfGGL&rFows
z`QomUcdD-WwWKTbK>+H>I6uNqAYs&KC}D)c2_sg`gxQ($Yy5J@Qz%|S;dqHLUUVP(
zZtSVQ!W4{gl1n$m7Vyo4R+0JG;Lai=54D1Wyz8RlU(SBt^qhMV>RT8Od*>qqAHx+C
zx4q=w%TbEuh+J71B4uHBGzH`-y|D0Wv;?iFm8BPXAA;-v$z5@8f=)jSnhR5f-QK}|
zIoQAy0og={lT%(_&~2n=r4rjgF!M0B)F~;PPXj|I8Ls~~3{{VS;fCcixD3HOe3_V<
zy%LNpU8y-iMlR7%CTN<29`g_`y)-cPVV8!nPa)arAzSGcMI0J6fdq_$GOyz}px5J$
zTHL^O-7@61s#N7CAfP2cAY-Lde&x$J6RK^I@)p>Vc-2Aq%gETnD{qG$j%Fi<YaYn0
zAqfwMap*-uZ~0u^jKuXIoNO(^OV0uqzjs~Qnt%Cof++ZWD7fHXaaB6Mh@7oV#shKb
zXmmKtqtd5b_BZB{Y{LNp_B-YgjQvk)A4?M~l%-D<zWWN)%b*|g8sS?1sI2~YqZT7Z
z(0Dgdz`<xIX?Z6RKhX+=rKI$+zz|jn4&JWVLs()mgbj!<dV4q^J|T3Q0r3SB@$J#C
z?-|OddqaAZ;dP#pY*yui5Af7pP^p*BRlGkVTqoO#e!uW+h+q2{61><w9f>p#SCKG=
zP4u-!-hy!~o1y~Da}bEqCHd;u3cHhi#Axf2KrVBTUiz6t+Q>-12t>*P5sp+aMp}3s
zByFXqrQT&AJ3u0DWImBz0J<s}m`{kbq4|U;BQ&4LDFczK^ey{)e)(JE<lCvur2wA7
z!(R3%gSDzOj;WJX0yy$09q70ZhA=chE*l{8kT2CM>E0gZd$zzGW92#HNIg)H7#hN4
zeVl>iMnsQ_kUt>bN50{y(s98Nk;uADP*zsn(n&#Cr9leGDp*KX!9uc1?uKNQ+~rz6
z9&afUTL)E@?(2B(gKnhS&@#UUx`nj7GRQRxC&7=C-5=SWgZc|}6rjwF=wAK-Q@Rtz
zR-K!8Y8@2$(rJ!UIts)zT0FR1hu)_HrZnm}nGMhl9SK7}nWHxM)U7b3m%?R@Ej_gh
zj96Mh{F9bmV4JX&r_O{C%RfN$9|y}b@N+7NHf@oiSn`hjJUK5|`f9%QI!*L4s=^;+
zm0lO<mDvN9Ubpf?6}w0OU-X+VWhaUP{$^5hpyS#iRWdoi?4cL2@JN9eM+*N(Jwy6l
z=U{SJfqpFdOld)M?g4CVl)4&Vua}L>mv9jnKOfPh&urWlM?Y&@2lI9TxW)jWn}Kkg
z-Y=t*#a&ah^d5~CJJNeoj0U5<M*)fT9*y64@3HuGdvAi@MDGs}GA0!ZF)fJfgBu{q
z)Xg{!?3Ld<IoAWc4marx{E5VO=;6I84hZF8ui#|oz3Zvb2YISTl}axD2fje~0lMoQ
zomfW=`%9%7q!@n%u3;VES~r!wMX3+8Ba_*qw(#yzXrZ6RcN<5@7_5V2R>olIXZ)JZ
zCa{jQ|8lVIUEIwx)Q>>I7#SZPf>MVk)(S)2Axnxa@mSmM=r|kVtu(|2s>jCC4%?7v
zhXa^y+X9$w+YDy6Z8m1w;W*QNo{pRI=^mTLIS!qxA(oFGS(oEc8-h3q=1Bna^M;98
zY$s+LNsJAd!~`&%m;j~|V=y~0Hf9o|)~s9CSIR4*^*U&LI<@}CI5oDDb`*{6E*i5T
zt+4<^jY;ungz|grEybgSq+dMRt>U4cHN`_z{5LzYeG9ig#Zk53=y7QLU5sE`wJSTA
z^p%MhLQvs9A*0BAzh>kf8Te%>vmq^W01}y>z*M%8@f}mx6MkAimapS&i6ziZ%87k>
z?3rty1I<ASs%v0QJ`jkL{ZTiUJ<`m1d3dnh$?n<1?-hD<?=to7(fyZCy%F4hZt6W*
zBwuJG9}wuz*s%8)u+r`SYV+HpYrKTQ{SL7%Gh_CnA(;t<{j!-9zxHwgkD>M$@cUUV
zfH=~Z3_u@%zGNwS2-Vx8MMbuK7Z)AW4)7~>7MxCY8;lgshAB(Onzh42;&2(jSLpCT
z{G0J;p0p!teA$PIk3vusmu|%Wg*kbf=3`AL`^23af(kc`CKjNI8a4)3$fMNaxpXaG
zH1YhCc(x(q*<d-(sB=6vUs139|4CACKPqm~#Z$1NiGgK#T4u;inuD!Hd3Tv18;GG{
zDl9(K<M2_TVjY_OMo8#n7a==(zljyPVMRPoTuY|m@t@I3J8S2Au=4d~_-;eo-oi%0
z#{BIqN4$Z11cIIm(a6|P@f>X6LmW1inv;}B0+^1(#&mODbT!0nptvJtOHwPz4P;AF
zCrGm;srCu9VftukBkA0hq*mC>yAAbszt!Wx<9gC;_2f)_3v7JZQ}_v{&~;BDj`dwO
znFs0wmLrFY&WgHhJCD#9r-PjEF?#|SLlxgAX-=*!6`kq(o}n@3y73*ra=tIpoNShg
zPWFAz(wOX))Nu!}obUTIXDNN3=KFqBV=Sa5?f^#LP*?Lhewo-47AHFx<z~}KC_7_i
zV^t$_XOlv1tZD(7yh=`Qwu9tsNRClI1zN@ds-jZ|HC=+b4duG<J7jS!SjxBej>eKs
z14wKGDd3t;Gw4h&$2}EzdXO&!d!5W0PO9QeCy0%KgB1BT23D`q<1zAUf+?Tqq-Ws&
zS<)#ddCW&xbcQKk8x6^{C0MyW1wU!8{6zfemFwFOjjU07-5YhpoaH*%y^wkiEh`52
zy(3#vdFt?s^}o%Lm5Z(UEyb<47GM2F*q_5xT$7(ottDP&BE)4d6|HglHqQVM6}K-h
zER`GW_5}}C=izzxw-CVHIR~yrJK22!K0}B5DTO?2Eu8Gz0BhLHv~>-?Ex-EVGmn1T
zQ+4ly`QcO#=)^pdu!r;O3jVs+Mq42L8(VA)qv8c910hKI7do*foue3KLYT`DzNG)%
zIDH$(k@VOhVHrq=rMkE20IDT`uMvQxe@XXF?ck?>r+0MvKaN!m_Dhei#QWeN>Hl29
zH;xki=PFhkV6MP4LDJuuIuZ#pj>6oj(idU2J_DxWAt&7(GjO3l%PaXck+I}te{fW>
zW|zTH#hSl-aD?Di``}2G)amqJD1F5-NdIjx6+<1j_XJc>?aE0>#d?mLwlEfo=)hDW
z+66;P;<37SqH<OYbEMW+VNRuMeLYB1>zhEETHmB2W5A}?2Qb$96uZXLHD`YSsQvP~
z>@JPX0#>ns<FX&!b%<XQnu(2a#P5C@!`#$#uWcHlnsxVTAl<!+&jq&63gz-PkuNny
znJdOP^5WCRxR+nV>!xR%r;~9bRIRdwXqFtO{I&;Ob>zmV9O1>Hv&NxWS_Gy+AL9zl
zS!lmFLT5zstczbKdm3gpydJXWZ7K4bryq!(t*MNEd5@sXiJq-_|JT6oWVgoUpyL1H
zKv_kIs^`UlvPx*B-l1(OegkC{??l7z&;|htze8gwTk$)zT<gm>a!$6-HW+@{YdFP#
zdtM$G!V?M)hlzC=O0S|{mEP+~o$r@Bs(aOXelcTVakBq}O4eNDsh)RruMId11h^+1
z?v2%HhttHzK>+_ohX>-XJ&sF6wIjRlo)5WChoIQQuKQpZo1aKb!Meuo+AHOWU7bk0
z55E01#*!0j;pjnPIm(WuO=7Vj6H5Tou^hXcSWfE_i|W&^v0jMN$=-?-E@divJN{U|
z&K~OzM+f2buE1}kcO8DCs_cbUzCz2tp3!sE%+cu0co|w0m!W0;yg^i5j4vfeuPk&j
z@51siEu~2(vnJlaeRz3PMd!n1e^@rb1x3-d;bN{<i{fgvOct|?D`BE%C7jG`5KCy;
z7?!`nb1r~yVaWyX1v<Df7-2-$PC2=CY>pG1?6&Xu1ta=mCSg}UvPECY;3|3jpuGkA
z9Izk$SA_INCew_1&b#2Er^KDi>##Vu3od#hmU7qpr?%W$;$)74MN+&a*dB#NQoIA$
zyic@cF4(5PBGOL*+byt&^!tNtsj=Jvw(UN(BE1}zT%;Yw!bms%%nJHSSaK44U|cA{
z(9d-|4EkJHauU31TqwbsomQj=z><sfR%2nLsV}TZ4}c{X=^e&}k$ww{B#x2pywr;H
zYFKi~ejk=x_745hiu6chVWiK)l8dLuS624!VJytvd9dUX7x~(XXPmK69CN>46!-gO
z%>8~*-0zpU7HpDiM(TWHrF3hQV3B}D`dV0WMS3r=NfH>^Y*-`!hW4qkFtlx!=_D|K
zi(ttG@T##e3B$j&LOULoTxbs&3qz~?&I)ZZEV<CGHx`EGd~by|9+q5a7Z?je`zI{9
z#I65>720%TVQ4SIl1piyAFa^#H5P{U2rMEF{q*_C3i?1;a)RClOHTF6U=i6^v&Q^O
zTNv7(Vacif9atm)7P0D|t$0p^C8zoYu;hwZf%0-CG1o3kmWtkQiEbCRC`~MzX&M1^
zPavaPmIm624Sh^y{<e{)K7onu-_6PV3}PrPvthY!EItK-mq^hQVd(*47J%r(uuL2g
z&F9>uuoyk$CJcTzbwXKz-}3Apa`>jJ1G^3<+gRSk2YVAI`*F@8*Sc{i<z(Z13)DoI
zsOyAW{<uPyYnS7~?in5H3SEX*ca6vQbHZ|5IMH>oj~kb}z03xedFp(a=qAPa_Pn>S
z74<7n4KUGjixZ!6-lHGU+j+(L_S{eL@nDq{Bh*`$7b^3?$v$d@y7>+!OkEnfhKjpm
zbD<{wvK(30lu-8qo00W$E7TrvjoP95d2^=~YQyqE9U!6pV1@d*6)ID*oKUyNQkuzu
zdCLoR4+-@zVAHY|Y`G)$u1tveq1FA#A58f&ewq(0SD~(!07hbwizC<Qm6<MY<B0v@
zS9$*hp7W)aV@xM|0rGNmKa7s%WpcTEy|{dlcX8ua0@6<l{-gJ05`39v9=0pd1tkT1
z!PQB1zFHFJvY>gyUCFAT4VhKJ0H#+3ZOmU4OmJz=JgjrkcS;gh9F||J;3OjYZi)NB
zc7_Y%Mq-Og+&9A5Z6%3k!`MmSc8j+U`Tn59b;8&^C5f-XzITN0t}=eM92q|k$|$+>
zWl%=JLNW>_GL8t#v#i7&7{=}_N%RV12QWYKug0M+l!1CI5b84El|a)~6QRL>qv3kG
z|0Wt{`%MjhGLgyfAHksEcf%NR?}acXxmUWa@r%$vMxkLhj6uWSS-ypDr8F$^K*L>R
zgoamM#?fJUpy8S@1`St*v5<zJLi(_6%F=KjXt?Qr&~WQ-reRZu&%@G^dDttk4mX7{
zX!yu5CK|rWLZt<OhHnUC(C`&uY^5|@OnIQ;E;2&HD=*`l;kcn;elyTKA~!Vra2WG7
z+^1gmmVP^)9+<1c?49NDT^jQ)xfXsuxI5W}c^7X8N=3(tOGRK48OMaE|6SX<P<xyr
zA8PAQRvDFc8@lWaW6<T|Fov(5D!0GY&YId<5yqg)WEjKxn+j}n6S-d~32byDX7(h2
zlt-}8<}txmar2nf(4L5Zv0W6eMNC7xAu_yn+Z8snzbeCTvog|Do@>GwGW^moCK>*U
zg_;b1GK?X^=ZCT1Q-=F*p7=`3WcXId@P^f#;ik2kV3j?=P{KD3W61FJ!kA?E5f*A%
zt9`>5GW-u=?01minXj(E<u+Wc;xxK`rk9(Pmo(}I>QE{Bd?lz=;qC-g9I0K|6q&(>
z!KBnJD3LnQr1_-s>PDwUWA-3$w#JM~hT=75tHvZesN``BhXNQ>GB1pYO2)wVJUbS2
zAYAmn-wqKf;T_@uET@w5G^fa|8yy=njZOg5jZOg5jZOg5J63Hhw-G8ox_eMEz8){j
zOvX1L<IQt32$S&!voqdccE%gb&Uk~FjKAC}rR&0xJ@>g`3>klN7?X^@-a@76LdLgQ
z7?&NQ$oM<MST5s@Ja)$0n92A6wt8FpuMoDAy&V}Z)6_?U)6}7GjRLc$sl>vsEBMw!
zcASQH@4)l#X!}k{hc4;YNUDqRGEP!mRO<3<)~DLFKT{2ihqG+VyjU`rq<UBM+&r8$
za)!Smz!yvKEN_;!(%2AYkAFIAYYhzoWZo<pjKxyFS(>QXSTgkKtlXO=zk_zBAY%K?
zlC1UgC=KX}SXfuYL|6YeJ>v#5{Z=bl;*@UitX{C}fos(xkKc~16VKvjwpTtLuTJH>
z4EBQHJ9*d~p<-U?D{#!*fzvhEubxidi>uIJlIJ<;o$%jG`b;PN6aM*aE?f_uZpYUe
zYM%i8g;TooWB6DVO!9PiKKF6#%EEh*<X@fiW1xS6N#5e5H|W3zs9}=VI_cXNCDbP{
z$#<M?jmP@sV-sY*ljR<#Zmk;nn?Sq-EvMsZfp|@j>|<%|i;n{P`&c?antd$kYS6Ne
zr5pI=VeNFXeEnR}Fx`*w41sw4kZg~sgQw)J5^N($KiC!qrMJhl=Yo~{g&K7@7^9l|
zg>1;&FJxo>1}xq$be#5_^*!@`AsaIH3k5KJzfhC*>cVSE-!IgxF}D8Zejyt(_v{3)
z-2FnAYTq&X*7pn9nDHIJa=vHUzV-b=HfDSWu$=E%wr_pEkc}DN0W9Zxf%YwVq3;*6
zG2=Uc(Knx1r}oV^`cAg6SAp8@c$C~br97y9C<OONd8j4nmxl(BraUy0mSPsa9{P(M
z=a;LC5p?q2_~jv}c&R(#wIEmVWv;t%2rIhYbNjp(<SV+>al3zleHl6imN*_2<n>hn
z3}?gKJrH1tX5{`gGLASpk8uWBbOSzfNyfD_qvRjX7Lw6mEDbrvAvPn<7?ROo0mfmP
zk$J&0hGaAtOD95fUq;r9)O_N3wwJgkgduOR7RURv#@JC`m+~lg8?zn<6B&A=9g+_H
zI2+TU+n9t7X>>c%Nd@00`{Ank=M`K}nhH)0fkytO!(=Lw^JN2D6Bv?@<(nse)WA==
z{QBGdS{b%~yI%+8(3>RF13+_=q};Mo2b;eCw+W=V|F?~_zTK~r9`r|Bs@B3c%`V^o
z%>QUhJ?yyMFV{-$2nQ$2otqW4$NQzZNubFlNuxE)Fp^)(=Ui;aTsm$r=9PS(MlLLD
zVRXyn!oqftCP`{-J4v;$={uqtK;~|f*<Z)Z7hbp{D%U0W2XT4fh-@xxrgwecT^j?|
z`PNA~x4E=xpm43?cS{=SEA#;;$q3wJVt>GiSSs`ZC&7kA;8N16Q^L)6*bUvQK%EAY
z?CyBnVX4+ZB-Qu?>zi0z0Btr~HGnpotzOU}6oTDswhCa}Y$bP+G&8gTjvTygV+b!P
ziKUbHFh7>6LHStfK_eE5S%0Em0-`aBc`ihJoMLX`c+Bi3FeWEBlIN|Yb)I*CHhG>N
zZ0C6$Y-U4mGhOuc!X2c!fmJs2)(!y|Z*SqL;Wk=!@TKnrP3akVRSob-e&qF}b>vN;
zP2{bla|-Y9xkTZ2H2Dcbx@0#kcNGV)yf8yW82Mt?nwBrbCknSQqwoMG3Rfi!r}!}*
zhWg-SpGP)MKM5Vp9{!DoZH&bq&~%dYdzz|sA-^7Z)RUH;#v6wguL;)VbjLfEEg|Xs
zoq|zlp*leq;nTW_ox$|QX?~m;q%wJc&s<dt=6!tTdeCIXM=lv8U5@v;T1o35J2aOB
z`Q@oygG{fN53&xl1evd$A0u`rI~6*UlF~?SeGP33Xrrul(xNQh*Q$p3T)eNf9yF>z
z;2K&{+`qrCwS__a>ib$t+E4dWd@Cw0MhI&Zs2&{8Uh24KAxZCO*Rz<#Go3icr3R}c
zcB@=txk$6I+t$}u+7Og1AF&Ex{;-1ASbl5!_OG$DAv4UhvHUPIa)vMeJ|d0FVWth4
zVP*i+!_2hyDnkQ3%&gKFn{_kHv@tW>3Shax+5qia)Tf7;HfDSWu$=F~wr@Smv@zp5
zfaQFTuzl-cri~fj0W9ZxSM6K!LJu=-%=ivq^v%a_Z&@C1(5?D#DbliWz7e!()zfGC
z%3}VQRy}~RRWG<0g{&36k~iX`sW|G=LHZ^~?o3RtA5(?jN9E4M?R99Q;K^L1XJh6f
zy<Ie)bY%KFA~t5abc5x(boq|R9@@8*?PvTiwAq*`+yRV*TP}avU;D0tjOOyEMvZZS
z%6zHK#?TnZm)Zi@pHM&L&cvgw)R^1VY|QvJ7&~P1rM78S%;v*UHfBB?6~Od|qXO9V
z%p;6m`DLIJtU&dbft1JLR2_7cyxG52t&y~UFJ>!9j(OyxdY#0-MNqPPIQ`h&*h@SY
z?avlY=}b(<`H|S<i<op@c0VT6Fv*Ra(y#H)&t@l|#G&-79>MNJS{?=0yafqW%I0eq
zCnD4Gf~Wk8O_H}-`<FQwbh39$v(CSB$mL`ow4q)CJ!L}!1$qS#`Q`D$y0vG4mM-VO
ziHVbqRu<^=<Q%X%0f#@pVS^_0klW@Q28hEQaPX6m8?zRP13#6OgUSWsCpU8tn`0--
zelZ96A@a`hh)nx-#oX_dekh3dV#$R4bLMpXJk5@JFWjA!e(PjU3+0qFo#j{6wItXr
z(J$<9BQkcr<L!ukxON28Hs2}O5_ALTl)`(widOAslKA0=x?EnqHc!KL{j)Js{|uI^
zfAS%=W=5qy#MZ{B^oXI8H0zmMQd@=FmrVU?*YVl)%f?I%31GSU^|JQOw$0Qp8#BHQ
zX4kJ*wO_VxrheI&sb2w1*RKGk>z7<wTaTofOKU&1lcqn+W@ARU0LG-DRHXGHXEiKN
zmKR#*UbUVr<MivH<V1fIkJp{VWUPvshug}M?>g=o7>t=mTEmXu7bS^702T1O1;8XO
z{YXD|9ySa5H8|bv0_?N)t9km|3v-1o{XS@2e^q3iQ*lmmUHsrURA^1F2%rCTyj;!k
zYeTGefnLbVIW!@1C%Yva{MEh+*yZu_;Iw1Waqu*G6HCuka-zN!B#RhNk9UxkaZ0XA
z`KxS~ABVFK8$dL@4wwt~41|uoDyJe`2A&>?aBr0;>PY%gG=elyw2=0PLOhOW9?9NY
z12>isGDjY5Hh(De6UIH}$%4Rj;GH3eL!rIiGfYa6jote4ZuFjF`DJzFP-u$~M!!Ft
znGcVA{*B(YZ&n4axY@pmg?$Sq!;vn&F%<e0zA+T~Wxm+}q%ah+eM_SdO1EHUD3pHZ
z9M7x*GfDD1f?u44K{3>;Z!8<_ED-ld*-)c$Wuq3PDH{!>{jyPksiJw<s$=yn8G^9-
zcC}SO$;H*Ti$WMz-wv@#0r|N4w&PnSe6-pix%OmVjw2XX-wv_@<jjkVMVue#hZ`!m
z1ooa)T$mF@SfqM1gjtJJtcK0Zhx?=&wpsbmY4SlXE->-1xM7isRk3PA_<Ky{^80%@
zIoZdM-~M9$uUo3(Rao_mVWC{P*aVW3I$nL%O8O`CL51^>D;+-59FXbJGRE<yBd6;~
zW2uT4ur`9`QWbBlY5{GQsyG;FhaF2*xyEapq~a%}!he&HYh+Fkhuu$I-Wr_0U<C$w
z*yEbsRYS6w%wMo#!fMAL(q)pc29PFU&7^Y)YZImdCae>rELc%u^ROSW7pzL8JNf1$
z^v#T;Y9qvf^$T7gRu9@l(nOk(cr%%oK9{@YViPRZuR-!OaQKohe=&u_we(nojRmWV
zts>30X<WasZxAEK^@}q@d?|my%0zjhNWRgU!3C=(Mxqz2T0x_elc`MyXfw4jAy8y9
zwFzLH+Q^bmdSis97pxjUn+2;@;(EcV1GI@Hy@|vE@1^^o-!w0=a-H{vs0mK?ILK^P
zubA_7@Ws_DDxi_HRzM4AqkwkOIR&UXpNk4;0L|4aDW{}m!H5~&K`yg;)vzfndiAOq
zG?T)}+lXWJijjAc){$3jmXExibT0BH*r>Br(|!kig|trvgtaf_D5QPC^y-yS)K`*~
z_aZCJ>J?k+`pprG9w?C10|k(#rS2dtEw$GNO<{Tqa7}j#IC*Fwjm4?QQF&TOW7&y&
zggZcUB}p8rwuA##t?1AI8V>H)p|5BIOB5gw^H6?#MH{~oXETGq@)qN1Bdy~}Z{^41
z3j<3|7}7e<4xeci;>?d7ABO}^_B-U6enTo+Pme?BSO#OAuLEt0Tq9}GI&TDQ(OkR|
zuoE<jyvr*A%_BO(GFX@TFINN>a3)r_H6p??m|fYqXw0uM*;if@<JXw%posY`aC+m5
zyxfc2i~sDIH@~?`HX*`Pj_s3Q9^)X-Jg0%+@)%2tc`AtADwh=*NJe#6$z?@0gi<7z
z6$P->JSLnh(genYgu-J&!T$d-A##RAuj^=5MnS7OCY0r|W|mXEJk}06*Sc@BihW1{
zM?CfL#pSVam|i!L#`0Jv=vL5N9vf{9$TmhwxI9)9!p!m*oaNzQ0UICWjhBWLu@w#=
zT#nhyBV`-QW4wvWJThfjQQ>y`Sp(P}@WSbPht<HvfpK~4#Sn&^ON>}#;y?`siODvG
zt+sD=_?*7mzKMl>!=FsmKeU=#YMImbH$xbw@0;SHEc1{LO>knPOG21g9-9P}m`9S+
z;4i9p9K3Z<Z&)7V&@nw8^fDP?)q|AfF^;gBiGPbAWO>YA(|YwZ&tJvCnwGz=(|v|U
za_c(RV4#p&*C{<7jazQP>@8T#f?2M4t3nhQL!f!nt30k_<?tGC#cEIDs}2zQA?C08
z7-VM<PL`!iR(%Y-%EiiKv1(_+vFanmX+plIttHL2(PQyxfGu2XI8_f98)9L_3)ZFB
zP}*>@Ar|(%ykesZVxZU%3l|%~Ld8b&fg20pEH=$Z8drVnGEF9as>m+W#KOV}=CAtX
z_SyFUpOfu?hV`0iPWQ*7j5^tIRsVkR=ToZ|N?pg|k6jCiL5|?!&*lKR_=6`h_&IFR
z8i5}y=lnbtsl?TcxVh)E%aK7KBVKwG92;Ru)^^gz;eRgat#Osf^9eQX?**!)yVI>x
zpV{9XK|0w_W?)^bewbgWZV-r9)3fW9=kNGMq5-9j|4w80L+q+#qOMeI=;dJoo$O6I
zA4*bz8z%<9u_P6^ae|Q97$^bYhcPer)^-H9`fo>3WlcDSkMGL0Ba4sz7FS{APtN&^
z#)a6Y#``&<&t&qsQjNlk3o5R}`u&Q|$2H>Oz5o2_De5hJK5jo^IFHfg+zNK+uKc+b
z`)o}yLkyj*5ez$Y?Xxw4?TEbTdS)baK5h$!xLVKFu=YelXKMrtovjh<0LmCH&(ViV
zRFxX;SB3ATN>?uS)C8F510|y99@-U?oZLak7E958u-*NGkTzrvLIyB>5Yoo{P2Q4;
z4LU?y(T8fxC^~|Q_`1ee7r7PtYaAyEVAzWNVHlG`RNdfvvG&dGn2KHp*grHTX@#QK
z2xB=#r`PxMjE!bgE4or++Yp1IDdWBx6B%)ciZTW;En@(qjNS(D-OhZ5g6lyap+gec
zpy18JSWdw=YECv-zJfvUVYp6qZz%U7OToSySV5SRuIl;UswR)46sXD5kUaBL6N7>e
z3S-E;J;InM_;d^9n1c$w%EBs%LBSV>v7CZU+)@ZbHF+2MhJtMw*=0tdU|UAPLNW>_
zGTv;(Eh&Ve7g(5ZLeckzv7Dlfj7HJ99?Y-FJn*{0wz~E=(=boluilfcTs#h+bQKI5
zwokeW)<wg16*f6q#}J|6)pycW;)aIpldgh6!}dv6!B(i@DmB7ycScBCeFLiTYgSdR
z(5|{F%PFJ&8j}|2RsU#XoyMeazf)4cqvj1P5U6;2Z>!W9b~vbblfoDZ^|&x5hg_xt
zJzx7aE$g3vU1*00wHzPDa)(^j*PJ4+K3!yESoe^-`vaIh<PyO2>7oFpPZ!yk-|^_a
zafyz+ON|;M`OTA!%d1hp=t!f)fec@LM;bZhU_G#pGzx|cw~sUmmdkKc=Iso(F_Yl|
zY&D!JTJB&Z*Mtp|4CmS1)t2FPNC8Xu>N~V+GTc72YckwEwEKS{!#9@<=TXvMli|{o
zH0!2h^_?9xO^JPWR4|lm`|PM-zw?qkQ!<+86@O7i+iiB6&gj*5Fj1xoXhQyP98CQ8
zO~`AK(Y)Ygc^U2B=<>fg3X-}})$Vt*zq6ZMM7Da$hEY!!*)XnM`CDe}8(d@{f>Dos
zgNvEK*f+Qcw!%?Q*{yi(rEeA8Ydq#K`2`DhT2A&ejDdLNXtcI8x94UPapA3GrBkqE
zB<mTYaOy8pdby{zfWZV87bSxDld)V0;#p%^1fm2dz=dr9h+T~3AP_T+<u(u<#xe(o
z#NURY9~F7wIaja1ev38azD2CL*wXZVv3~|};ExWam*+?+s>5*?YNEeV15XZoevXrs
zflcw+lfa}O?3+^qPjmZ+px*tQc#kmlNNTJFF{gXqfS>pos2Jus6U4xCQuh9>9SQw}
z#i_Op{UPUh0Gup+3E#IG<~}d*<&xrWqqqZeP)SO4mj$tb)xUf}Y+&{3Ul7Yl?tcZM
zCx(C``K+#z&-xXT&szPGtFm1Wj`1^Ye|g1KC-^I)r{5F7S}i`vmo9HCiTY$&_eQNO
zF5f!YD^bo^BnRHvy;(c(C5MxJ2M!Et;FH~3v;%X;$#(0+r<4%#z<0a11{~_((69(T
zzE)-1^~25(uYBtCn0gXhBCt&RWEB=WPX?JT9|^~WS7BYFNB6owoELxQDS8>WefN6p
zz!{m7{W}~Oz`$L*Hv}Ahf&+sacuaD;BVv9^YEd^L9pElIA75G6+P`2`wIDuKeJyf^
z-{ryg6V7qy_WWYkob_D@+5OMtm7fO3ZRsOj{v=5Gs%KsKJBHjeA5LUfT-{zaA1+Al
zQqVf@&jBKVrOPieWRLQzKvIO*!17rJtt!6_<V`@GA*yU9_Q($OMZVJ)`Q156jbC3u
z<f*>fMEntSlpW!oqY~;LK)rM|9pz(1Wwo~?)F`i<K8E}#YRHM0F3<U>s-~mw;}rPV
z+UwEpZ@8M*Utq@v2l=&%aX?Tq@WH`-!LplgQ)P70Sv-{(c3je3L)Z9_DtihT3g_e{
z@#W<9ws4dzPM7a$$c!qx9(0{oUWsjP`ZRVwLwe=w88Tfy3Z#hIBOiWMc}|-H%eiw>
zLZ~etXUI{R-PZKfcYSep`p+@kLJA9S!mo+LvNg~P>9P$hEg-(2r6!Jc9F;;<K^OAO
z$FGxp>MKue_ca(UjmT91+EG5!TJz_~N;ea76@c-~9t)m-Njt#_#)>bQjxb>vuiBG0
zfHmXsq3z6{26?K_V5DFfzr+SYEF0ij(C=ZnYzSNuyd$&*l@O+8cUb;96yFgY4NC|7
zY_lG2K8C5`XW6bB=Bey(SPp{atM#n_+DBLcyt{!F=`ka%NGFW4g1!cpT+o+oXa#*M
zV$TVB(iqFnnp=D7er)cpxe2lz@}i^EOOC2p%gOh##{$F4pAG!xy=Jq(J=+7A_nQSS
zLm(8s41rjed$zgvF65U`*e|gze!1a4<d;y`FERSfceDQcw{1u2)GY1NS=B6E=~CF`
zYr!>3e@P+aFk!`oF!$#0E3o0zgpqt&BycSSw@TLl`^8s?!1M3v3K1kn9)EDL`6#Wg
zcb3y`09)DbI|tg0%@9G&JHM#iSV@(Ql&bTv5&nbas0`RjtIWPhMD)E1p7UGCszs=^
zF*M+Ct>)9^<S4LTo}-`sCv)@(5q^ddepa+=Hv;UJ3qLEm`fG6J!N+hD^a8Z<pEwx*
z9ESenfWY{NBOMtErOSEdrs8iH8&s9FY~s%!+R%+U*@Mw*N~ilx#4ElA9qSuW^fXb=
z0o@>U%;opsx^L?H;(VpXjmu{TZ7jtP!pWwOX8P(G^EZHlHrp#ZNz0~>4>}Ofn?4s$
zXw-w|swO}8x~-0f<J^>9G7eyR$=Js9lCfKLk)w9d{-qP>8Iv6_HinPh$qpDBlN~U!
z-Q_UtoBemq*qH31vN5xZ%3#b5*@o@)LVh(dO&iC&;zig9O?rIHlU<@rUqebhj92#-
zX#HWlM$)n;_b2#np>1!xZ%7P;ZKjswW=hgOCfIhH`8t?QY(PvT{zhXWaX(*T8#59c
zEH5!P=yV{?n!&!V(r+VveP*VPwCIZIYJ`nkOjiqOovwCr>2%e;16rr6iF7Vq?X)pn
zF3VI^ou7t-nFiM{TW4y_E?YJxWefa~LJVt?voID~!tv1gPVz#GW;CrLak`e{XK$FA
zr<~*j3{^CZ`TmU<B`c@zr}9_!1%~4o*mBRsWgM|98L|7*lBayP6;DepYk?1IS~4m>
zE!i+1PTxrgM>%EP{Bif*u<0@MKPS2>b_>G5Nc~5+Vlxe)vbQLR>Xp6;A4lR0CGHkP
zuQ-@%fXFz2eQR!&5S#I*NB0G<h@ZZnh>MJkGsWczb>d`Pm^207t~eGu@*jbToeIli
z*z5ixrlGOn7#BVdHnCh9$&bqXQ&^45{FRT`#evVeaLf?9B;Vw}54)4S4s%yF`LTP0
zC(g!^`@SHyC9wybd=N+vg7}HkU$j=S4WsU(uL9B!*N<bPqltkidFEj$DY`#`95F~Y
zDACC_edo^sV#!#b@rGn7mWl-$Z(=Lj^%LmJIR}8}U($FpWh)+jRl!vrU-+dEKKZn#
z{%;7M8MbpwHNwQkCi8dMb5M-6zaKoc{*OpWP0F2jn@%MDsJ7V9RF|8%V;lS5>oc6>
z3!ji9rW^T856rPSYmOa-FH&5ExzQ4s*tx|{WGtpbna%KXN<T!ks0g#FIoO+j?LMdp
zyP>=<sP%lyTv%?wq-bZBxQz<(DYyxx%E@jD=^0k6qsZH|6;b~K6=qS9+v8dzqkp(6
zc44ub3Sl)PBkub2qaPOFnjf4%PDr6XIvL0b!9qDfESwX>%o|eW4MXg;l<uNpZv<Mg
z2GBKoL<$E0ZzkRBorGqljbvfOI~=t70PL4Vylq~<u6xq!N2HHxBE8g+KB^rw5A4_{
z$D}`In=ahyLvSNm{9K`Vgkwd%3U)z!wZ1P2p@FoDtYQewzOTeS2+cf_b&j8kHoCj3
z8fvHSD-dcN!N(FP56asFxmooQvanmk+X=d@C*9$AHI3M|4LXLhG3Iu(LHgmOwAY0Z
z_msIoY`{-3`LwR#qu{k0%1FwF*xRMfxBN0=Ye(l;cD0He$K0{Yirt-{eDe^iIXDuZ
z7~-pW#+wT1TPb~2#M>Km2c^F!;{EkyY~TDC^dBSMh(#zEq{}0L<AkDKoZ{$GD0qs)
zr7!cagOBxI1>Xr44)aLH_l_iPf=uQ?=b&PJB3)yt`c<)1Ehm<0KL;9_1N~MZbSdC1
zzOO(*lHxfa62K%qYcB`GcX+T{|8!_jKf;NHUMYm_2)?GDUkDXG-fRkCE$DC|?27=x
zg^<{4D1`22ma?M=v!+iZaQ>KBDvA*w3dZrF#xQnevD@<rI{A-e&)9;%A!+)L)h7Z)
zjhJcpGSjeb^(ahi9-94kux^$42tU&7$BM1N#s0`hCwmgwb27!E#onm7XeF6lv10GY
zYtc%Qo?q;3iVD=uEJf?NAMo@ip#9dfo}_L)n?ak_vz@eVJ=33pUb+hHp|pYZ^tH;Z
zXp`?tLTDwu%B^UJ?<-Iw?N&7X8A4s<R<zFd6$sU8MXx}vHiCt%=y+(Mm9%a}JLwe~
zVJlkud6Wg$W9!)f`j-}1)*P$Vw96p})Uk(y<xsFtITYzb<&c<P4&C#RBJ*&cOzi$*
zw<&~$#{=XGj|ar>(aD5;b%0<SQz$%{@mOZP1SYlw<-I$WSu=g`BjtT<yS)3m&>lf~
zCsS;#Vs9W8DVvdtv9*i6yC7Q|>5q!Nz1U%NLIVd!3U2^jN80Zonn>ynq7Ag^Ak-J2
zO$R~xcho^hm-8R*AS4#uK{PQ3R=I;{^?e2E2<Hj0PzS-bGZyL~q=c@xgLn>F>_G7B
zAVx#$RZBtZ`qcoMC4lv-1+=MO?Vx{Y{jx?StI{DP9=2)-XAH3qv1Pvx2zl5H;liDt
zJlxt2nI{y7T(*SET)H$CmuN5Qbn!C-F8p#??8<KL_EraV8eC&nb(7QS>Prl4mwF!0
zC)bhIhohTF%i#8+?NLW)`_d~o19T_o=#AXO5Q^?qM90se#cuBA?jDZr7C*XroJ3AV
z3naQ`(mJ|!(h}VqM3Md)wpc;I)u8J@M;~EyeX4fy7fPshCp+L@o;qY7%zEZ`%jJka
zRX-OlGW$L~otc4`E|0^+X5yQZ7w?UU*hnOPET%g>_r-JvCicCTpX*;ELGLx%U$Kpy
z7kFpUAC9r}R(jSPcxSPx_zg^&hXB%dXoHex5Pr=a+8W~W$G@30$C~xM+Wsk@`;Fua
zMDnY(;{b#aTOg9#keTlrj7@CrluzZ^er|6jens+iG*m-A|Mu^}8X649NNzCt*VFx4
z&BiJczWv+J^XnhS(1>@In@4i{d1s}wJFrM0+5Nn;`tv(i=KcIG8KX<ejIL|@F<`%V
zc^sYt!dqExGRV$ygIQT_AS=sr!uv0{rW@g3?)tVQ25hC@mW1!fhv(nX3$7}Y6Ik6v
zyYU86%@^abi=%<pdd%V2CHQ2bb)b$|_(i8w67(jno$9lE&w*4o0;_({ZTTGk`k9J<
z){^N<4Z_I{*cPW|SVdn{)~NzptR&hcU7-&GP)`Q-5d*K{4<A3(TWrMJ-~XRab*O~j
zi&RTb&?g?yHDBq)fZ4hxwo<yj)b||F^>kn%T~7lP*0og6)vxPNs(X&rsor!ssRs7T
zQ@v^Y_n2zG13A&8`nhgh`w?JvQ_Q}_bbcV^F`Zx6e&o4sfu?x1^xHX=`NDr_gnw%}
z!UOx|!oT$&5WckM!+M1EJYKU#W=z&wkTNggt;*l~p_RD`-|^l8S1Jwr2VU#k2g^Ig
z(&jpugUit9ai#fIxOD%Q>$Ck4mN~|90@ybD+4Vyk1DCydmmmFXpKu}!HuL5HJ>i?5
zaQd}v$GW8yHS1&(SaFxR;2w$0U$)Woc?m3k7k#P2JRD)Z{e_PD99WKCsx8-GBLsty
zCyifxL;ZVCeGU`ro=}m0U5*3a$K%y94k-7#G@?#axU^4oZ`j(GfbF@HorNCeJ(!^-
z-5UcAp8_244IH}bowt17lw2Q~_9)Cy>|=;EX%ADQ3~30M$uo4l)J88T^{{s2tb6E|
z@nuioM5%_j3wP)wSx_|)#UDD#UF+RE7a=UDy1f?VF?KkqWBny3<5jS83uMX3#`Ka?
z>bX-L^^ujdp`(;Y<89;TgGjTRNMj&N8XGdw7|fO?fN5!L%$BByj+q)T(rjT%bC5`5
zAWIq>GSV2#mL`B{X>81vX3}z`S){REl<-KA#z4GsPHW1Bj5JHMPpaK$Du8KeY|NHs
z>2jng9PevNq?snt7|4>whKw}bv`<@_0H&p}F<YA6+P|%--EC>6h%^SWq_H6*&0foq
zCV**aY|NJC(2z7AbSU+V#+XAxPn2tnYzVsoRGfS-YreufpA8A$)7ZrEzUD)fMtJfS
zL>uB>5AOR2VEP1G0Mq+F0+`<aVPiUZzKmN=$hS;G8ze0@luOG*%_mLE&cbIyIldh<
zA7`dReLfq?@lCeFJ50i}A@UV|(1GdxyJ+1GlbcEFK<4~kV*5W<{M%5D?{dwDRTDMT
z=d&U5<##21114OOj7F6M!=dK~hR+hhRb8%Q9C~$Xl!xv|Khkitbmh7turolyni+tq
z5Wvuj^0I7>oOZG$dS}7V*@0MifMV#4g?wAt$PBt&URJh(G|TOsr1f%pZ3k%mva$*E
zzkgZTO72x&X7BKQ$ufI-5kgqyW%fGXS75P^r7fmkRyNXom6zFDd|zEdm6w%;ci=*u
zcCZY+%e(z(Xz{(MTKAKPH|;2_tb<;Af5$rrbOY&(lX&fjyr#L*wDwkFFZ>w`6wTln
zdbhU}WE;rXiLP6S4%j@~f{5*rNKApw%)=$A*x2P@8z%y9ePn%elSJUHk6@wIc4B_*
zPV9ABUee)=W)HNdUCZ;`g%2XxofLhp*B|G2sum-q`#IjlhdZjCbjnFRd}uzbB80Uz
z$EAVt$cTsDld8fiUh}L&XkOuK$c`q2GjzW9G{{zvv4>svLD1&e6hv%(Fc)fxU7bk0
zZ}CZrTN27W#7dj2iNf<>E31j6F#-uCSbB>2Df?sPQV-h#2Zy$Ux1kRQQb#onU68Mu
z{_@UediUed{(*(S0c7qU7?cxQ(TpOn5V)E64NNF%0EHF;2Lm$8X&~icBfjF@Gk7O*
z2F9fKz{GlC@I0VDww_~eQ>+ua&DY1Zo0DN;@53?`#I>}%?KoxGwULir`Ax`py%TFL
z$cLJ6>?3~<HHSb>_Bpgu<clro?hAywj>N&mRweq1eWOY`bz96eW+yuaE;H80W|M85
z#5rd<s&FEGDAf-pww;ss3$VH%mS0u&gV+y2{23;8q#uO%H$fcbBxWH9^GL9$%2iD|
z%+V1_F$E*{D>!<;AntD6?5GE{E0Y!bFrIiigvEQg$jyJQ<EgcA1R<98oB^GBdNBZg
zob3IWUTiZJGn?L?d-jXC3Tk^lS(6xGAJ1d`?_ez`^JJ&!8rq#x%-C6;>~F9!3}oOU
z&Bk2K%04Dm;|G;qf}m>spx)Q+EY&6`8<U`<r>LW^^*!0v(kyhuzo3&edJ5K&^!uQ7
zKj7@(CxW?RdXE6c<#~ChU+4Rh5E@DAexUzyLI_~F5L$d+(qgZxeId`;56JyG8);1X
z1~($RAvV<*+Bo(R;&(fnkF9;dmuNTI8T$HOf=$(Nnxij$jqv0+Zl4|fl#V5~fsY+s
zZ(##`>=~O6r6F?;wo9Fe{Zp|F-X9EF=BhnmV()PdESnX-#YRdTCnEhiIvpG@TMXnV
zyjXNpHIe7sgsP_9-&NTSI}}m*MlX!&jgHma??@(9ww1r3kzp;lTEgPxV(Xz~AuJ*i
z7VZ8itZTuK-J9e;9uWlNCK8G}d0S4_2VTyFKfw>5i15=c;rrVto8~3d_b^3^aRh0-
z`?O_mSay0Sp`L>&Ity9z6^K3CV7U&>&ARw@#pN(!nfppYRlTY$-{3=%2fqi)iBTt0
zv?QU{#zoU)tAb+W`73^Lqt_RnIuoYon|NSlhiz`rviM53!-18ZO?=P4q#<SrTyaC3
z*&IdXQJA9pkQHBKJ$3LOV7VHZ^Z*F4Ajcw{(`VM+%~KD-6t%#4*`A)dU@vW%-i#6I
zg|K{s<%rCKdw6OToF$mkL5PJJKj{dZ75*FYZ7O2>avHYx9t*ack@3%h7(X4Bt2`%i
zdkmimz3X^SZGQrg>#_0m=o$C|!P&k=WwysBG9H2{`Wk)5L#Jp9^|$evo|*$AVOE@l
z*X}S3Gt=u_PhAQlrQs=Kp-`V*;Hf>3010ivC3pn~BSqt55R)#2g+V{_XUzsnZb57h
z(fP^xjBC-s!Bu*$DiE{RFo}g%Ziy}To3Q_Do>iviQDhbj%B_=m9mH6iPAEDHmWeo`
za1%_?K2X}3&*8h>FmzFovwy;_?ztO6TkeAiwJ}Wb_yQ+W^<+X#hAG|#`nd(f`?Ngl
zI+6F5##N@_DO@WEgL`kC%&^mOVjPAR6&Zp>uFQLI+w5t$PlWrOa4S6n?y#uLB-Fz5
zVTx~rM$Rqp)MGHkV_;b@1$PI-h~;*aq>o{WFL9mZR>yg&38uKyiSUJLavn-m=0pHX
zo#b>Bs)aD1Rpf4#yZzwu09`Lb>;um6)Cn-Os7&Xno*H%<Y)sb)Anu|C>B@YMVmACw
zurR{&LHwPTPA79ZiqCu)=8M0EmMMbBhfwTE*a3UfuAVADof6A7kbgGQ02gHJ(a)o^
z;%Uib{E37*=LtygqLVpdaYD_(W&D{+$4Op}M(7im%xG+;k9cag?IS9)wUhiO=o6wy
z=KBmt);zapfYXBh_*@2-BG>(AM2nLwKN#OifLWKfT&c*inP}hd_xpy5d*kXYY-C6K
zd>xQOrEkdZl}}d>faA~TX{+hvcN2%qk#1rpdZ;UWuRKL6q*q>!Uhlw9q*pLrGZjeB
zm$#!EUxMs79ETpay#zDDuV7i&j_a7#$7hD#f@R=BPmLJ?OHm;X%N$xQBSFSe54j;A
zV-eDi<s3hj&%ak9VCG-Ddums-ON>S9p%*?xd<{(M1r*uajpavJ#@va+v@ogOuzUbw
z%3ZKz@KSy%i21Z!$`%1c1-_M(szt>Z0OD?1?uM{mqPIDnA4r;8>ST79pHMHsq#j3T
z?;6W8SoVD&q27Q=mB4a8YR?wvi&Ez!o@?=)<D8}c-xKOS2AxJc2gC9aOlm8zor_ws
z#&r=t38l{@)LJ*dLa8r+<)v2SDy5$JY(ja*!16F$)@|2*n9_N$j97@!;3qi+#P`z?
zz+O&fofi_S{|xM8rO<PXg+dQ|F`*8511=Q$23Rh*2>QAT(bT?_P@NaTGCk!)w!0WT
z#?L^WKOe}+a6Y7`m$wvDYRl<xIb#jWrMh?CMP*)nIiW7W+o{wXta=YZhdcs98p)zf
z&@-P6Be~z}HGCTyMv^=J4V}V1P{k{-44b8M<^4Ak>gxfp%!llUzonB{3AXQG!Hyk2
zRa4(is4rk7@tJqDg^9lmmcn=8!o*MONT>;Dj6^RF!m<@DHzTyaVxW-A{dGRT$?-oS
z!;XfZb6~lW-=8Q&?Og~<&ky0J(aD^h@sx8OvWj~3N^oGBIe7qbk_WysF9VUBoC@c|
zOSR<)SUxScTxN97yQs`HWmcF~;4@)nZmGbP1u&^o&^4Cz@N#;~TntN2qcy!O%UoED
zdaKY>$TJ_mPWJIHQ8~Xta2FMJ8T6zsF8t+#9(Z2;gPxKmeT0syR!+77g5OW!pDj(C
zi@D_4+La@xRC}q)bgYSk2doQJ`p$hkb<KgWj7HU-2g`tiVEGw$pUkU5AApnLsokKJ
zCor{@l6DUK+&xfRZiSx+#^t#}T(iEXUOx))MBwM;G5!{))E7|7#IgPcrBnm~EZo}j
zi_rD3?6{4mj$?U35z5p~^wiZbsqTeNrpGRx+6zVsWHAPF@2;au=gzP^4<q%X7Jbf?
zL2zN)Z~z*{_h7`L4)oMZFcQEx5YN-X68+j?p4zcdv+WIH#NnE4HY~NYkZr+H_@>m+
zuuQ|iAwA7gm&34eNLHPM;Uo+jmzVLMYf_(XLf?ZioMh-|5O>nT3_Swf?L`W5vP$fZ
zF~IvU($b8@XRIW5*}hhv@2N%@X_HR|A=Qx0aM{zI>R5=JVnX+8$H4qLWc3FrbRbvH
z&2>}5@JdW~AVT^b$b)_d!n;4%!)4~cL-HO7!)~eypSL?6hTW7Zy9=!lW=8Cc*8L{e
z842l!^?azyYlDYeFSq$dUatRBWv9HJ3v1iFTtfO`b@*Xjj|C}_s|6l@fbl!F**zmF
z!k^@sXfRH}8pDv0PVy>LeW7>2C;E0ML!E{hQsKlDwjA)Om!*e;mtyz<ze5Jbx$<Bf
zxt(pu`m*p~LtJ=>|LY>We$;`mz6{yGog0D*H;g70T$pEzf~{~EB8+px>|opTNLf&{
zA#;Al#$-V;zAIJ)hH1~}=a5c!q6I<GDm67F``YU?8z=4jlKsKptJfGu^7yV+!Ig`#
z7Wg7s+{02z7^Y|jwh{PrmN0bK4AX6f?R|#yOMVC*qo|{$-gjuU9a?DF$#-bi4$7T?
zrsowMW}%k;SOjBZ@~M&d-H>%G-of+X(#nvnQv7_FftbNVdMII=q}j+kWSp=WNV664
zg^zkUs)p>~JqWTEBwj*ze8JN|TEEyiN{1vXF8akz0MjpaY%KR;hnhat7G(#~v<(?e
z+nBHETaXE-XwNq=9Xq%!7IY~fqiMs&1yXAI4DhvRuSV0ek$cTd7&T3XyEKE*G#T1#
zh9_+XXqpV2n!#fTRj(j8Xqpc7q!F|@G|>W0)1g&6DEAN0boY&Y{fSg4rxzg@8xu_z
z?F-Hh_#3i=itP0|YV{fzLrG0Oz)6n4s7Yw7EGIw4c&aZt=pp@3tM&5<>M(96LanCX
zAv?$KLnP)w`=N&H<8nFCJe-E6&hfgO1&JR8S*4t$Uxh3ONI9tkY060>>ChFHeBWjc
zfSU*e)8)j*a^>U+OTZc67;->B7^%P~rM#EG*1|YX_A9svD+(fYUCJHGBCQ{;%B5zd
z5=VSs5VSnRPJ#NnFkZj1j5jQw(PM}m6m52pK?W1yD5Wmp%Wbx7f`L(aM?m@M*Cdq%
zV-Rc|Xekz{bF8$m01Y`zD!WObv<b&bWj7FW#<U3rlQv=c^4R2ic#Vi|$f<G-KntbN
zN6Xtu^JsbeGfP=h82+i=B0{f=$llfvxt26C|0GLblR#l;AOkXeg$&JPKxQwG!DSTY
zk+OwMUml}G)y9zKqzcH;Nt&7Lo{UU3j}!|OshzE0iAkp8=vBS0v!?^Y8wS*?1jfCo
z{spp7dzy9~3)j?u0yUr`z`h1pvt%FSvzO{ormzn#Q2iS<ke1M=f^`nrYYWPrACemr
zMDmkeA^kDI7yg)lcSXpU;Nk|1&ua9Tpll%qXL@+@QhrDwr0+fQDbk~=--e@j?|_Ff
zM<8y_mCHWC(uwwtg+Mb>64Lix>U+<Pl)iz7{NQN!XL8=h``2f2rY@xK{Z!vOuk@1G
z_lJi^U?g@G>5h>?*;!a0P)_v*U;8`|s;>a;XBc1`EC_((bmR|1QDqZaQRSTKUCuVZ
z={|6O4w!)v9XQ75WMfQ-VHtoea=>n{`(fmO`OpM7UdY9AAF>L-4>^uEkaz&!84g*$
zVI7r+Ev%D05bEap{E=q_w=&a}*vc*!B9+@9qY&NM7<NjsRfGXY4sL<li8slj`IGOv
zY6P|kV~D#W5dV^}<Yf~)^#V*amZg%t<5(PlsoupY+qRqNi@_Z47q;EraMdSg@*P|G
zQ3zK8C`j)LzBS)=Rdth-EJ=H6Cz$H<oLK$NY*+9STRNYQA_b~*JY1#}rt$8pEgn<V
z`?^1Tfm^LLA0{%nmxuRgj3HDXBD;+5(-50}?8TQiqaSN*J7P!2??(aJeiuL1DTJoR
z|BU^~0VtK|xm2m0G#7a*ld;5Ui<CM@V=-do_?36kcWP9kJxrj7HN>$+b)!K4w7Cu!
z=sTP12(VUEWqr}MgvH7J2w`PLyPk#zGdTZv!f*|(1IWBjH5kgBS;pT$vr%GwJV8oX
zgz8A{0X=Y3P<^VCOmC;@_nge<+iSW4v&JjywPi9aTkW7NTvP4XQCm`2AdJ=OLo8)7
zKR6P~oPpO=)!mEu$&%J6lvz<&{{VVCl4~U1ycTzzYcK0Uy4aN|??Yhe7+&CBnR1Uo
zeh--BX9s(vnys9~fgz0V1icSBl&XWLnsJWov}pv*oiTDn%orWQnhar_BUi-On7Jax
z#^j0^kMXxK*max&#@o(d<#lG^aZeyLmd>@jLqXPpj9u%x4WO^G;)|V^aQVX2U~9lv
z?1+TCIBm63X5Mz%m>-in9WVWQ>k`Z%CxT4uh-hrg-z*?|6&fhi+Ok)nnL_Ek3Qy|D
zG7Mq9FO<PJVZ&Yp5$d_+2xVhhDDGgW)k4`j7;MZJN<~<oli%P+irKzSvUpofKaQnU
zHY&+i@guI7YDZ3c9mVn|Qxt!6G9yhHdkZfkRoRj7ju(;3YjM)$$F}Hq{a*P2;FHED
zlROEeG&r9-u|{1T4nkN?cCDyxa26EyMuXGI+<V+jpz`0U`G$bcY;}J}V=R)@&q{-{
zNJCQd^|6M}G{&yE`X#C7-XHv8%>1u@S=ykH8rqZ4^U?+dAioV7qq*2gnKo!AjRo7F
zOErpNimGmxSZ8ZUwtp`KUeTeEOJH%bJmn#q-j`{(k$&HkV;$dVXeuC+euE{*=5O`?
zQL{<wqSGJQ)laNM>mTc=wITml$95XZ9qUNHc#Q5NIxvnnxkZ-jm#1dCW63;#k|Mgr
z`;9f5beJedNZw>9m!+xthxkY+_hRk1gwp@$4u+Di(GXq<OConhh8T<^#Oj|CJi9VW
zvvG7+-3#B#It<`k4RVKRwdaUV7inx)Vn2&c1CX!N_cfQT(;qdK)2YO<$8LU3O6kI&
z3kypPXqcrV&7d}vWnsf;>!Ai$)j)P!&)BTJa8&PPuQFM%ZT=<XA>#5XTqK+Z+ye5o
zQdKUB{@#wuEHIDgxx|q?FqkMBdEjk<EUl-f3df!Exp78^2oeQG<Tt34$qLHv?f`G*
z;UKJfGOkOpytA1OdzUPpEdI*QZjo}4PjN+yPO+b^b(bL<n4l)gHrr3ob(+Oa&<z?3
zB&gL&&;re1C&<Q-aLDTJi3Gi<StUU?I_~30(5o7=6ZD40BtbXQduGz#u>^WM@?oaq
zls3a6CH4|no`OX*bOSot^Pl$AQ!r#xWnZ8VhT0ST|NW>d^F8>aaui4M`uA_*%*1r%
zc+>F?MiM%h^0yp!B&vmZMngjA!aV|cY949(-VT-tsTbWMe!Vb^Qm;RD0_8wjgijrp
zV=(jl0Yvq?j#QQa=2sR2*_Fj$!OCJ#sVw-?9V@AMM3{dt!%GZ=JVyl?k8F@kjt7$|
zB?UWix*T0YGQDGwU+Dz$D;05Hw94+@2$E&jzR0^C82A`#@=Gj_4?PG<ycb&!@P91n
zGojtHK(x`a2`tZnNE{3c51^D)p-iQ{weG=f=KgB&S|=c=QCv92bz-N^N$?irg;h!|
z`A*i7Sth3Wmp(t<7i*pzlviaAyh5q#VJbIA1k*4+yAh^xJwy;0i&;zL7Ff%sfgjs!
z_yXy{?_>t>6T&U{9%NdTeFZx0^>_*{`D=<l0r;8l@|xl=VEfv)slIeddu7B>R5`wv
zO?YTl%XUOWkUEAxxth7E{K7X~wKXDg2A0o6i!E1Z_b;yj!y$}bl|PIZBtoXu8hjVr
z4^EELy8wTxcQGx!%kUfN-3z~XB|Q;;koH*k&PzKI;Jp$arQH~|r?o9oJ{q=nv@Ke`
z1#Iv8HdRJ%!6cN?ZxHIs0McGx`ox$TsVv2?8a$1!Vz%T@jk-gZlSz72wR`w2`??NG
z;hk}OFdnATb=-<A9W_e3_JwO@!bznpjA0K~DPGLeq1jkihc8L-Gs(`Lez?N*v2gX)
zkZ^q_T>WjX&(I3pILT9Qz*H7tw@QO{Wy9xWmqD&t7qV44iJ3nrwT~5CB|3u4$#_qG
zH%#T4EUy{1flm3;$OixGhUE)E9w$o<s_b&OHsIZd(Q$pg5KPJ!f<K75Ut%d%QV4{^
z4SZ&9T2($60Uh@iibidDu9(-AUJDOrA^ytq<4);^F>KImbW|l?E|ngH`RcVWm2+ID
zbRHD+8BFEA*o(0P2A^lZRPr9`Z~usmk$AmT*&CL@AoikV-I!B4X>WuEQ#lL)#3o~7
z5=<qJa{U3sg|vJDKdF84mXfB)zA_f0fy8hGnRo;F4vr-rK-)A^yY{5ON5=}-)HI=0
zshl2j_rNUaeeHfP-H-S0mTZN4Y}1I`+oe2AM{vggOF|uK*@DQ6l$v0RZHD&vDFpfV
zeS9ILvAi_qy$Y-Y43$^M3PvM)stQ0y;_iWOVz#rN&&%J+SUhzvUc?xT#RuPtcT2GZ
zut4)oBA*vexE3~&SW8SvfOY%(0TvNV`T-hD2dKn%WQxzY2^r6g3AVe&#u2;F$KKM|
zX2kvy^Ohhr^-RI#erlSn)O6^`?bH}dN1mvH<dFmXxH-K-YDDl_jfr0^xWSCzDs%k4
zmbM$UmuHaEPIe}=J&D?WH0J%K32PY?Y(cDuuZ+{lm`XpVymQ|`Z2(>QT+FLS_BVqr
z-pG+#+&W25O3HTE`V{o3Z*glSZSEl|1g-BOnyX{yaKmhI4PbHu1vkdl)0f^D`<?d1
z!eM*`u-vxRCf}ET4-sj-F}CVJKlAJm0$47D4&Rq-ZXKn4v9FHl0}|;XgsKlnOk7T=
z0W244o$pIRJwp59c*MWW4dXN3&v%QJOk}p)&u3#XeIHK%<9$5tL8yq29^@x+0D`T2
zF($Ko8;kwm$t>Ss9Oal<{<GRI*DuU0-^Tn2wMv|c8Fk`NKOVNbh{t0i(1_$!F7hjX
z3zKRpf3a2hNlS)E<%f-xU%Yp~Qi+C8Hbi&Jdv647+KyJzIq#k1f_L|Ye<^js!M;RC
zu^;*{mSB7Fn8s#PO5JWW9pdxx*R&f3Gc|2EYT9+0ubh0krnTFCbxku^zNRhNKVQ?T
z;9H)DBCKgop{Dgd05z>F?tV7HxcM9LD|^IK{V##^`eA^jZ=`B1h&^TLTYg(<*d!fm
z#J$$xs4i(_;h=co+3%oX1zoz>J$<oZ#FQE&YffLZ!sZc-Ihv|n&tOXJ4YG8Ja(hq6
zW0a?|U))Vw7>i1DU@8&qf+0k2BP_JFQKX@9QHKfZYKElMVK7@A1~cl|3hFQqv%sjs
zVB%M+!(cgeR2gJ{(Lgd$pe~>W#>5lPzir(7OF%2@;)z|YxFp4!#tWF8olM8(@dD;j
zRR;8qaqkiMuP41z{QqO`JK&@$lK=b7?##TI*)X$#U6(X0EJ4!Zt^@-vg6JtI#xbE_
zKoEsh2`VC>h@u{#Vnk&T6tfsGoB_;PS3PrD70--#>X}abf2+ECUiZ8KLBOB)*?)gN
zJ=3qcy1J^mI==3H?s9~uBOGfJiOfKF8HIlZXYTv2p%YVB^`KN&#Jj8Az9^XngkzV*
zA~YOoqA*=qC_+<#rXBZ%`vyZLMxk*7);AEQWZDrdI2SBiB2WQUq=GIj0w#;W>d+vs
z0uDo1uL5cc2?S`#&OA0n^&9Pj;I%!CNTUF~wr9fRGFs@p4>S-1S_GlC@JksmeC!vW
z)~-{n2<7agXcAO7LV@}*h-N2kH8qmZNew{((wMB`(qKl+RK(=ALw?IMV{SnV4cjZ;
z^kT@6@Ese((0IM#7cYj)2_Ld?BZ3C?6)i%AngcQjCq)CIbk>s0ARteHuNV?4Y)}$N
zGBi?3r<Wia=@c%ruvUc~QMl3qeFIQgqXJcP#&j(YZ#a8PfoX28PdjNC>5?uFDih-<
zJ8YhScT#kdKEHk`P~eUL>)qNK#%b@1(GqxDg+>Nc`4Gs}DZpqZx0cA||Abr76?hnt
zTNUE@q=pTqv}ZfUL{=uA1x?*g+G-OHRe*+eOrvesnv*h(IzNrak^X0*(K{UKlu4sc
z78;G9Q9KvRc2B}rJd2U>*;nF#0DQ$6c<6Z*HgUmM%*4ZEPrBk4_==CPH=5r-6!-l+
z%x|_TE(<%w3o%@$$!o=F*t$99I@CFOn24AL%yh588NP}EVW(64P+0=9*k@w;{uX@2
z(`}L}Vg)33QbEjG#_o&Uo)3OH2)l_?<b8;&cp*mpST_YiPNL#QA=)%401Yjj)Nl}Z
ziU_<E`wj%YRFS<1`(;u5F(ymQ;H8dJR<EW+y*cH+m=uMda~&~3fxA;0jHClJ`cK@2
zA6o3Ln1<=XAWRqdfsRlt&<~gA0+|MniMues<oHhsM7><17k(JjBM1;RyNPS@^BsJ}
z4geJ{Q`RFJ06N^8Uh|-S*Gb{_G0FRoa5#Zz?Fg-6XxOWVXxxE*kVYRBrjCu>*7$W&
zU6DA{#-Pv%;EG8$RVt{8si@@{i7B0xy+$l*R080}O=Pl2XMbimOu~GrV&g=2W|#-d
z)2S7n73RTmBelY6u$(MGSPhozDXdNruS8f6cWcH=gQAvDUeiW{r8R`D2FVAT80yMn
z3zi;?Ch<lPsd%`Bscm|Ye0CNJ7A#F+x=h8x*_%(0oQ1%d9waZLcr{3VOvN+jiZ2V6
zrrIP^G1ZS%DsPbN(kbG23#f2*n2!<HA*_!P*CVWt5jRj+9V4Er$WUjdjuE@RJ%N{G
zMCaTvpCcA!U{;+Y{zR!@HxfpjBmP#w=**=)M_gDhg(hpsRp*GiDHyezx#}FT1ykpU
zO_<yy#OH|TpD0OomRX}^p<c14B1#M8#4sHst_H&u=Y{zs@d$+VN#c1FRws#bl;AX_
z<&(s0m5quTsiWfjFrUxcMPYKSm=g}sS>m+{R!4XjghO<w*o5JQolA#{SCZ<~p<*4s
z71HQK#eI}a)O+SOs6)kDDPRc!)uCb&CdU#ieSd|@(qABJ)=>(Ec2`tf7)Ix*0Msxz
zDQYT;niOatnhhuQiLRSC>P&U>I~B`yvmqRQ9EMeOlGJ`XqPj@xc@60qVLq{4?&*0L
zg_WM4Rq1R!U#p<3=WArHfeA(qOTwb4S^-dx!DNr9YVK|fhiE3=OT|*PskkW|qZzpg
z!_1uVwpVymQ8b<j10FA+Ob62yw@OxKsx;L0R$y&b?yvaTHM;8xW@@r#YJ1mOsHWJ8
z9e|IvL%HGjcT&gir=%#czMRGQB^$g4<o_xyZ1iGTNK*XAv^0k?M`mQjVJwXWdM?E8
zGffzOj|<(XbVS=pmEo22;qVm)hLb8nJj8}N1<*%jOz7G<UYB<{g248jfbZ9PgAXD2
zPQdr;{YTCqkOb>Kc*&>AStKdxTF63I-uWdRj2$I&;1LtL{eMx?bje)<d7aeLkR^c^
z>Lkx~Xc)CS4*`Px^{>?wiBlhT#Sbe{S{U;rwE%J~)(N7Gm*RzgD)J1I$6^QKeBo)2
z;M5{KWX()_GtzyhRI_cdFKsxC1$6B+J&{~_v8;&g5$UAXBK=^z!v}fy&KY>4I|7Xv
zDg;e!-d31BKqQWnikK0YAU)C1FzT`S3wyM!pz0Et%f+0QHyLcNK&KF%++?t$0!;=8
zFV6VxNDbo(AvYQ9tk9@QtW=u}c2h9URc<nvVuIu*g9QpiU1#NI_+h~wQP6e(D8WpS
z7R-ckb0d;S!0syi;_?M3?q;dH&~tC9DEyrRpJ|)4c=*>l(4E<?gs=^PHfDhPBp7BV
zWjz_tl`<yu=7z|6&ZZn*KPUJ{+E5w{t)~r5N_m9%838A?FJ8tkfTxn$=>{DK8%Ho(
z>EXL;8{8>a$MI=GiNt?IBCZ5y`Y%wOBiT*LKb(ufRLx1f1ZlpxFi70Hw+(j0bXl2W
zv=X9S2!WalVzd&X9Sy5%F3P(fDV8Bc%_aQWP{)!|)yqW<qTxx6e7UGWj3r+#Y7k?s
z7QrV$SGzqBsJSqB-6#*V8-bPu&E+{7+|>wcb&f!>jMX`U@#<VGHOr$%jYLgd>{26F
z7H~jpSG+~ljs|r#17cHf`bay*8VHiF7)gf`-u&Pl2Ez>6vJBJ28{8dkFwA0QXIO}&
zmO=KJTOAS+BjL%4|7FzG^MICV*&P7GQGLs@38t68G-YmQ55ig*ZAsN`00KyCS#~$T
zGH(2#)dFhX-PJlFmT(De11y_(aZ>Xj%^Omp@N18GWmb+@NR-)(eGJs@Sg}D=5*X~H
zYW4>7av2kP&=?*m)mQ^T%DP|M4c3e`5G2j?Yr6#$leq8+ysC$XY)<ia2=Fr0JjY2Q
zOLqP6i;H|9<=HPXUT83uq_pdf02u)-Q)x#91Q@ScSum_x8P=79CtTN$T?b8<%T^|g
zs?xMEtxT}3QMvX2akK_=jLP*l0^PQ0t-<cIJju9H*TuRTxvsl47-zHwTm`8$=wl?^
zlen87yux63$e+fr*&3+kD;vW`d11{E<+TUOYxt$IyiS5J@sT{l+pu0Cc%C6X%WAjY
zTwYtYF<f_fWo^9|8w{)RGFxx9xj%*BEajDrVfmsGR-~^Sy9nj=Hase1;vg)T-$0Az
zhZ>{*JfLD<4p4T&3NzK)nzo+B(~to$+_CbMJi%OnOTLl-vP-f_9FBBX9ETNkv;*Uf
zv_AodVDu(JJAQ$XaQVfA1ye63Gz@h`zL*G={-9w((EHemgv%?Ubuhfjg&XnNq;RD{
zsetG=V8NMocxpER0gw;ThEMJGM*tf?UE0Z7Pg!Q{VC9|%jUVq|Z6Jh<9jy5vK->7t
z4TJ<UHhk*5=#^Ea+VH7i^a3d}IrpA7NTs&dh{TAKT8gsxT9#u{$H<ENGoU*k&L!+F
zz)+xRqbly5#^6C!+(|~e#TEC~O>1a(oaLDbE%{;CwZh1C-4%DF(a<s$j3@Z4kyKUO
zGYp2g;%-KUX^}KL!&xeBHil7g*Qkl4EXh4kRzF<LH7H$@rO3reU4)poWl4s=KN2A2
z=p`oC)f=x>@4L#Wu3k!YSO}T+N2L45McjOcTVm3lqhj@pKFPTFsfKq_bt59;9C)h6
zZK;rzQ{BF`07zA8tIMs$LjvjfuTIJ}?>>}}`Q`A9Ol$N?#EFwy1|EN%&tiq>J(6~v
z5Fp++__b2z*zZRWt{ce;Xs?NqK5>u^(A#B9;<2Y)u@*x@WaT6^8f^e`Qm+E#(stM$
zi-z_54jyOJ1OO(|=yF8a8r$@ah9{=)p6a2mYed;;^&cNmc3Qn9MwFwUam6xt(naC{
z1bAi9>@}((mXn$ZDd_{`B<W>Uo}~E*66{(77E-WH>q&Mnn);nd{pd*=KE$HU5wa)Q
z|4RUs%f&yv)4L>N{|3L)+w`8Kj<Q@|Pf||^e{N4Al3Msa2so+dP(UTv?n#9)c92&<
z{L&hWdh;@1y{5!y--ULxG|-D$kz`V}G1Kwjq*{aI(Tc2d6q-F1I~B2%6*UWe6^xem
zbIOakO)+7*O)+8VJM8w!lGudl#3n4A__!>IO_)w>!qSOnWl3zpbYc@GmjW}|mNTHA
zXQYlYVm<@37j~^eQ^^LE-3XM8liCMRx?%<~?pSnw%V0qW^T7NTg=s9;+@nA_P%)Nk
zCL=`?QmEyc4^=EL#K^ti4VTG&gnB2nTywhuF_v7exmSUBN`d8?GeLK)BDO1~yfAne
zb;Am67XsZP#|;V;Bam9IF+l0%8UrSmYuaPn5L3`7CEh7k4N$29v4C~FTvM(<YQFO_
z=A%0)P=FE+M6Wa#4DX_V)VE-Qb}SgSK$2k%G8i^Nnqd>>F+5CVLG6rUcs~VF4AZzF
zWnvA85yRsYNHc8gU6LIRbux*0&%3gle+iB7hx*}5JZ$rVidk-SRja^-lez*H^r5sZ
zck8a0+8xOj<hDk*j>2Dt-98A{Q~2eu?=(xrgJCy51be(G{)uqjL(p3z!ZkN<+Q9HA
zl%{s9uew;yt{#Z>m32Mt9N)lDUO00Uc-miHID??RTw(-;TapE_Yp(;cyZ;)BDY}wJ
z7)c$oiYs29qa$J(JXO5cQE2l(M^`+JX;eH7Vzw{J`v@sk5<^+mNnhW*OQ&BWEA0j$
zfVyao;Rg_CGY*Nlq1dD`{4WN>dlGl^gXS2XL7S0bnpSP%7(NLS>}crbq|Sj^G%C|*
z4`J49lxg%tisaGRO+&WHIya+D)*z!z)*!}0o4mcDR%Hj=CM!G|8tFD!fs7_j6C;pr
z;!K#=#AzsVBHLsQQcYZzC3I@yw9`#oa9@Mr{)km=vc_YO>O>T5lNjdiAuGdK=5pB>
z_ASD^0UJo-lna`LjAmswK<CMrq?Sj%BD)UI)iNgZ?VCDoJ+A}*!mr5aY^#&n@tBA>
z3m#est-#x1?XU-(VAh1N2O`zWRE<U;J%Z9OUJ0Ser1^=#OF8Xd=lg4xV8n5TU<6v1
zU_Mj28wy-2m6$|2c5<%XadbqCgD3Ugg$=ISt!u8{{{BBcSKo-V#$3G*SaMRAfXDX~
zpOZ7@5M&02?d<VRbB%S*E3|-EnFHBRK$32XCh>3iP{#@J0fGcGmm5eWu}@=`{H!Lm
zHAttXlHt+)aqnml5>n#NVxhw`VFh{Cg<;gl#oonu!uS14WNlezJ!K>JFz9T?A)xm#
zXc#r5Tj2YbBB?WY1&Vi4J;y}E>9geu|G>f6#DOjd3f!<2{=B`AV)_>7v<?AX?Z}QY
z-t=rspe_5Rhr1(toXMln0kLc^PJ+i63{%sU@ur7Ce+t89r?no2eJ#yo*ue^Tlzrl@
zm(=P%W(|oRFRKSkE|QRp-75S#sa3%5hC^yd<1WV1$uem>?y2}%UlYQ?2V?H>2**dQ
ze+p4Y@oEZDkMLh@3eiA3$tgr5f_e%ej<Kc?iRsXkZ(We~Cp)R#pe3~~7+TWTv+X!y
zp*{azcB~a*)BELe5-z8Dl#UUj3QUnm?A2&_hTuZvrC##-U&<2QK+hM#q74$WTLmj|
zQs1t1MZe!%(aX&{7`3b6`yA1$DD(r_t#X&)zxbd)Y=?mwB2V2!b_kZz#9p}$_>c6D
zRT(2Y0+r!tMdTPzZUp7xg9G6SREL$LQBv{vfcx!P*hc*y#7_$3uk9+t2!ywpFWm3n
z#ral(&kFD*fh!T#g|LRgKSCAm3{Xt|z*ynTlVrs~C&agpsvK!>T-@2=@69O??<xRQ
z{@$Dg+YHxDf?itT|73+93T0m-6+Q=y4+G;+cur59vk*5S$O<3i!Kx61!rK`Nr}ytr
z_;f?z1S(st6h56)vL1yuQM^)k{6|mWbqH&P*CVVI-az5B!W$*lUs~b#_$n;?aVWb$
zU_Gr>-U28*{u315!LsmqP+Rep&Zb&;9Vi!H<+#7Wnj0v5hm#-c2FpiSTeJ8X@Vgwg
z=4ynsaz{`&t=xGM>o2X`aje{0D0Zq;?)6aaN-z%Pn$~=SR_^+(8MQvsnhBJ)<~5`e
zrQBh^c*>oQuvYFef-B`VA*_`f|F5asIy?dEFRk2tS-Fd$*sn;rJLfHja_hl(uiY)>
za#K->wt4-^{k^7Q8L6awmbSTHfX~*(e?|O`0X|z>hp;|dTTkI%sSTzUyg_1d3*LyZ
zE*7yCsdthscs0VhSVmBoY~E-i@zD`f*%Bur4ugl_k3jHwK!o6Cr*t(E6_embr$h~H
zMyJHhrrjwK$m^6qd3}Oc|K<rk0%0xqJPM};Un#Lz@HGf)!IJ_fzm?#_5Y~cEr*MYg
z`1lb7KMO*?OoH#1_aX#e2E<;&trEYE1pg=6s!c2LCSvVX*;ds#2!ATus(OSq`wayD
zO14#v2y6C5z|a0C7&hbPNwEI60JHxN*slg6*f-1VBF+B#%dG<yrCn|WN|)ORP}c0P
zq_ARt4Z@oJWRA!FFoZSx(<v;qA6>iL75(qV=%<^*r%P!j$WG2-Y2Lb_6IB?lbTpa8
zF~>T2^rqJgivYE0z0R=SprPRT4O*JO_DtY>P2im1Ok?`om#}C135+%l{|sOPt2KeS
z7J>dmU|v=N8Pe0+zzu!<mu6l{KWso+dh`9^hD(3DCU8#h%0DE1@y?2axfX%-NFRS4
z7u|+oX1z{z;^D@0SVRwjg)Ag1!9|oS@h|RSi;1?z|40fSjYG9nm9Wn^_K=c$0NzQ_
zA!0r@OnYm|QRT(4;lf7syc3?C6de_g_QkPbK6`wF6TK8+K1Tcq=stZrPK426u=uwC
z55N)PnxqroO&uk!S>Z%q!O>~ryJnsfpMsOq9A4qX2VbqiGo5(9g*X7bUyi65@5BQQ
z9(*Li3Lc$vrQA<KbfSwqI-_+Mbe{CW(G}My9N@QF?BTzo!@xg#3GM)fuW9YX7hIdp
zH#+}1FYPxv44#KAP2<FudEw}Ow|TtXaJ`q;m>WF&k{i9eDsM`|qeT~cX<Odxr9D-L
z!RK3EIC|0z9{wx0c=#9Hnx+}=f18)rkY#Cjv}uW#w(IR)+H-Xnd42AMqtowDIMCty
zIt)E5zB5fTzRz7=UZc=parw@4XoAU(8W1Nn5eDA|6|AOZM#Mvihz^X1npPPRMF7gO
zNk>pMc2b8TVkxC)lM!(%fG<3R(rlZK2y%*_5Ft%79U(Uy4jP1NxRO3vla7$=&O<~7
zyOPvfh{(!rr(M>;?um%V%I-sm$jWYX@H*H%01;W)U5tpV?0$uatn6;L>pIvy3lSOY
zN|n5XhzxdRd9>cm$8L<(J_Zq4*}WSPS=kkTTL-&C5s}pxE<;3Cc2^-HE4$UZuY=vw
z5Rt*IEc2%kk-;vlf?^=J$2!=h@1|#E_f|w?W%n0EWMy|ZeEl}Vc4?KsNnMPH40dIC
ze1r&@NBTk$8PWd;e02k9*-223p+4&Lme@(1f(S`HgGlQmeMBB#7m>uCnn*fZX-kJ8
zB10&t>KpwjBtJi-Bhtfw+01C=p6JD<&@Nx)cEo?piQd%=5^cY|eg_S$FvO;pf$OCv
z(P%X@8(RDf^tY-3jIZ*-ZR*dJU93FR6ke>GVP4Okq9REJ>KxN-1>)u2i}L6K#pK@U
zm#}r`Nor(;>KxP23PiS{Hpcwzd;?2vj2WgtjD?r5v{7P;O1TH6yf8@nB~DkM-3TQ2
zO=u9+Y_&1Q1nHNsCQQDBrF|0@DSBjcc(+aaCN5PVvIiUsBE4UsK&*xVG1@n=!o(Vg
zH*BrI@DmC+l#<R5J_Cj=kYrec42DgRX4r&z41c7uFc|(sfz$##S-@u|mSng<DVW6q
z!y>-q-t-WLsIfa0zfNk<UZ@=%Aj8bO*C4|%D&Nic0=WR0s7*aGSFErSs4hlTMmwc{
z{|n?G-AAPz>!E*$uBFnBK>16YP~VR<L=N$BO_lGyDS2HLZ+n?eQpz>!WeDn7PZNdZ
zwwL(m`}`W4f=qC4il?y;p|SWrTU=wTp1K&d9@_oc8ml8IrN-(J)EaA`u+&&tgR(lB
zzTzwHFwH#LOVQ}*=Vpar)CLozYl8{%_E6lT5*rrvxM}BdU)xg(q^d7j)Yl5cb~jLN
zd&1h0-u8r`mSzNnl{9sKm+h96hPGYg(dM^#lv37@AqvBg#sq0;OqeH4N+mX=Ia+~K
zX;a-Etw4q}a}~&tW~C?18bg}oerajab^dfNn_oQ(UQKl#h?{e_6ZO^EHxFg0^Zo+>
zTdK~Jl&a2?X4H3-nzCqV8f)p0Vd<9fXR7D>Z(c3Y+pX+c%2Ln&G%eMUl&YR1sI}BU
zVO2B0H@o@x#SP0;GidKz<DaIVEPJK=`jPegfV4E#2x@6YP&lhJbW|pfHrCCfl$&uw
z-MUNLd?&5y`8uRo=}EK3kS3W*OOvkWvTwiFv*6G%sOLc3oErnU;mdjiG)q1AZw%N{
z^_-+s^_(=L>v<L}$^N{>-syT?1TDo6+`L+%IX>!n*TKHdJ4-$P)3j7aQmT56pw?0Y
zg;mXHQaz3A0o#KAJUUR^=;`N6g<<r7CP?>yCQSB#bdWeOM|QBPyCeMsO^_Upy9%Ug
z2I;4#0vSD^I4CVmHG*225foO^OjoI-G<`^#D<I80N-6iAoUbqpX-tro#)Ns&T%!^j
z(p+nT<edZ8E07`0iwa~&v(l4hjUi3);IuU9dQK-roYYC41-GGk4#drQ@q?=8mqKUS
zso`gqdhS1oyQS(mNvY~NX-3!cELxJIo|il=ZB6z3kj<+lRnN0%DN8;7)3j7aQmT56
zpw?0Yg;mW+&XpBW_UGqO&7f;U8a@4VR~SakFhROzm@rv0==zX>DlyqC+CkFKt_q~A
zi2C#06-d<#($9DkOO4wPO-oaapq6F?g_SfbRVpdXVv>eVsn4U7@^t$13d4}b1ZinZ
zm?zCgDzPEWCnle=o`0@DhBSrqjOI>Cv(l4hjUi2Pcv_nH?GL1vwbONeF4y@U`=ooV
z-c;w2sOEO7s&VH1!{&6EK$tFz*a;{Y?Ns%CYq$qmclEwF`#F;7l)b8q#J>7)ag!7!
zbh|NSPaxmS57N>sD3<X-T7u~h(i-pWXdjA``nxCn&QzBV`@_<!YMVv+EY)@$($`V;
zs*)k7rEj2c#{Q^Hlzt&g|Ai<0o{+wAOGuw(kZnp&#$2N+<>6`Rs}a=FkD&0DkbcO%
zY0Ezt($Ayp|Cr^kyX><J%GV+NN>BPVhV;o1n@jriO0z6`ItlZ8XQ8-p+R$sH;%DMz
zm0a|9%0{SG3U4`4%jhIzjMnRqQD9!`mD$fWLGlRB%?f0!{yu18$<^P-6o{Lr)mS0F
zKsJo>+PtM&yz3R%SY3WvfeiZZm{^kjM<&*45r5SX4^pxF0l!X)&YQ*PO@emZ>}ApJ
z?;bweD210*UnnK6M9xmC7+n+>=o<=bNc@um84~ARBoi~1l(<-d7z+}&TVWKaijyDi
zqaEq7!lO{2W)hkG&n976psnW1ybSTWD3FnTwF0T^)Am}&;!V@yX(b!tX^=r*gADo_
zq{TZP;;C2sW%Vj=`L(C}DX-NK?_`rDDPB_DxoBiRK!FVH4mYu+c8@Z#R%1($a&uX{
zTlQ6r(Td-zltwO^#Cn9h4?@Z}U)WTnocyw8{(k8kUpd;dU8a@Ab~oX4oCv&$of6T1
z;inz8Nz~Lh(QB|p;$3(OPr(+3yWuIk9kwk@gr~5J?FIwkDf}?D8~hiZ!rNeL!13@D
z{sLPAI$}!zh3oJde+oQ>b7-#-JcS3-I}3OU$FLed7@oo};6L&Y8Sak%(JFi%{-03c
z&+%V%zr@)M|7WW3Qv83Y!a<C!>fnjyhzDJ<0G`4t@c*+4w?pG`C_Lb}X?Pj#jUo3e
z8Vam%haw`f7KcOL$qCK-K!~SRY$-4*KF$dpfldD=ELI)}@1FtV0Z!;Dq;8AbNXXG>
ztm4z0&}qOlVU&7&227@Y_jP<bOr_?#OTNzuHD<u_kH`(*h+H%t<(1!%8#;ETBaTyP
zHSBAoHDU2_fzZIWZCL)I-0(f1XX4?bN+f`A7ylRE4WaLC{g4w{hVYFlgPRapQJEWh
z3<;l8FjiKd+|W($2=Ru&2wgZq%F-~Z1oFa(*MGr5CWT3>Y88EQ!vsr?kP4)iycM<h
zOcrH*lmadyV0)SM=?Z3MeXfEL37xfu*;!wtFwLx=Qm}N^B;lZulAkKdx|5V}go2sb
zXqcDH2UI9W$keo!j?^O5;SC|~RLM!t6<_6q$}(V7%9ORn<KaF^`JW(ouS%<7|3xXA
zFkQ+fOqa3=)1@4u;*TpXX{=uHYfk90FL1ezf@vAaXf-S?Bi;gze>o%q4>URQvxBGI
z6sFG(4#l5neGol}l4U^`u+rNe3W*hH`|t$@WW%llezB7h!1xLvZH>=ew7(roO0)%x
z@?h5!zfLOlxqKJi{?QoWYu6ru_K(HPuQU+D?H}{flYL-qMW_F_g-jK#{kI<SHH`di
zwQQT)FZJDb*na6Bznuo;a?bX6?}ofK`69?N5Mf7${hSn?lC%zIQju=N(Z)?l>uFIQ
zUp%On(&ASZ)gHvrSJpvA0<G(~sC5qZVoqzFG&}{MjFX0w0m?jSNLH~0P8!Cqc~RNr
z{kWsz>5waagKyu{QT5?cSs$M6gX~+sfM2KeoA?d1ejmR%tqZ!q&|80oa8Q)o1Ke`A
zJT}e|Tk!`zMTID(lzRYz8i7x8&cdqLKI$n@O6iVPPdTOUBKgVkNwlM6<!%Y#<6Gd3
zFgpH_Xs#%sL>VATsX*rw0pwNkI$-!X=j?YvGNoHOrlk-s!n~Zk((^!;KUNCFo$CXX
zm|}lJETwIUi~Zxd<^KdNPY?lM$#{p11cHR{w4-_olt%G%h<eH?Jq>N!IQb+>C|Nw$
zkf0R93e8gPs2my06D34(U5KKDa<F1WJIW@W+ZF}Gjy4-RsfMpyvE8xw#^uduhK{`h
zB}HvfbU`>Q{srIi1SfhG-avc<-||r>u@w|?0({G-0#2KFA2Ko_PJ*_bQ~>Mi`@pyS
zPw+YjQ>h{kKxE4wf_DJ4w*paf*z)P{;ma~X0g*rSE?iXdQjTc(96m1j;Bn9|blh?@
zK2rN$cUSc6;fj`X0#4#YaQZNO%jGaU5%^)1+DDsiM2|%tPU>CN2zEFlmiY<Z4rhAR
zS2ltVtLodK$kzyVDEi}#Ajoa@Mo<+~8EK!~ba-4UcLJsn4?|ztk)rWMl63b&jlYw+
z>O^cwt`EETsBTbnn&?Cubr}0sw?$=m1?LqyUFeP9Z{=izzmOHb)BC|G$VfY)*{La(
zXM8}93Zc`<v9k><2AvWsH?U|h(CKs$B(Aj^POv6RhI|5DgL^8BE8%FY+35rCD@FrA
z!AUIvg9Ts0lq;Ojw6`=#)M3Kj#&LVUjbk=2E&8A)W!gmH{i0TG)O+wZTtxh%h%36j
z9ul1%^uCmh)(aUGArp@2?Sx60+R++WC!FVu?iqE(f8IjU=bdyBQKXYPb^?xjzG0+6
zW#g~qL{}gU7sz)`v_njVS3AWs5#|EHkb-p0Zfh2JD)^u+P@RT3p>nE(%Js*8r@ftE
zUMB1ttK?|Z*Xbv#<Y+SX`z6QfKV4WU8TNw(qQ;@qj~G|eM_q=!44c|pDt<bJ)kj@`
z!%h{m;IGDLAQRmOUuc`xSGF`aA;wA3hk2OjG9ole60Lj1Bl?R%SN4xXHD5!ETp|O|
zl8nf6#RGi<qEj57>e6}9z{*M84$`5?C?xHuxy09wLR4_t(GXgH^+>~XIm+X+43%3i
z-`0h6qEp<6jJYiDH_CD_keyT?w8I>AmJ?oM<h2XsHOu&7*R_oPI?%c3Uvw;uvHiZD
z1@?9p*vna9uVD7Z+~Y?I&}X&EYL!!*>Yy}t3_eF+S*2JW<#=ty&&*!uZRAL((?qK&
ztwLm{iB?lepmp6WZrz`~GpDthQW^nfj3>JSL?a>dVsSE^bzdw_EfYIjL4tCasX3o%
zjo~T~*$E%5Gj_@nD02))FuH8w|EJw>U3q(rWj9P$W?EK*7Eb)t?#N7A&6(U1f2^(M
zJFDbrnBVC;%W4ReX*JXa`K*RpXFDxV(=)C&A($_1i9cTgW#&sTUs_@&gJ%L|rqw)q
zov@q(4X#l&e}rRQ*TSj*%&bA{(}i{63eAE#jd1=#)1Y)uETwMHQcuewHDG^S>S=#r
zsejf|Uz|m1!2Y<@7yl)t-YGym#D2BP!WY|8cOoMN%#@m7nKg%CRO_tjL0ws9VuEER
z*46I+F0qK`J);H$tI_ra9#3Kd+>K_NZpV9G2#KEmp*eBK)4+UR3c7Me*=c2OIfSDz
zos$av%N3R91V!sH>B)&)wxUl|MR&}1#V*I?iq;FA=mLcAq42{_BDX+=D=~_jgNMCu
z2#eM?7=tO<g|zM_iwIG^&w&x_sjt9<a@4!5YXIW=v<VVhBaqFqq7{GtVX4s8r;$Q$
z!%s;a6zaO=9ife_BHxilu{3fwV*UmQ#+sc=pT)z$@<EhPjO$ju{gWepqj^;c#kz7G
zgn&?XI!=@<Y=?yaxBN^W@#{?D_n5@vZe{FelQ@=2Xpx10AfApBB`q+b1Mwyw@!aXm
zIo3jmxl;KgSqF7mUGZ2~)OpFph)eVd;FSw}{7M)=Rj%=nUxIHA&&^RWWyZr8^WnM*
zBW6Ww?;)Dg#ua<O$M12X|2`6nB1a+oyp!lZ-a|^9frqPh$rbVAvFuRt@hw<&aLS*B
zC|gy5e|$bc7Sh*%Kt?61n88m{)PPe-sGg_+hZV``jkv@S6Y!x2`1k?HiWg-9Tb+rI
zIDEG<EJi<!>ULcYRB)0jE{CTF5siHo7USUK^SzlOjYyr;8{5hX5kEX=wHy>nFtg2C
z-?&yppU0QyW-URg`A)PGmIBX)M_81c0-j*8Z$MbvVt)Z7ZLxW0@I%^Sf3l29Su6oz
zROz_HEYN<2WTs+oLZJ5}c(@iaS54nuHY*cZ&ey)dE4F`wqx{@3ooZX6V(C;{ya0=V
zmE!}%<>_F<=5mo_OxCMAGPvyhy;)+4O9Fz+bX?-O_O57w2@)Ac;s%t;S5z{@vV(F=
zQCWiJ#MT$MVjMihh>~)&Kd3H+7)RO+Z39SJZ3E>)y0)BVnUJb21O!9rxWsvwpoMmV
zwN3*M7j-lq_T1fga7MY}ZJfW5M!i=mN95*~HxNT|QML<K;-p<a0bs6fd|sCilBe9<
zN?LFA%sSUt!W3RyV!+m}SQSU<!K@Qc*SI3TR;yy$LtHAG3cU2ORk0%=X;thgAJP`I
z4Ck`EY*pD15UNPWB@PDd#qjat0#N#ghjUIdeK{>PbGkPpr<vJom4L`89hY!MxMFvB
z$|<oLfo(_PfhuvyGh<z>9GCy%%eL)VETC#Hs^ycEu-vU2ey^!mwQfy7wD{?`#3vx$
z<2YosEoIfKH=07Xd=yC8x;)p)YJr&*T4CyHJY_1o;{L~oOPq8(RsrBynIbSQiC(Mj
z(~u}>;*Moq!+=4{v9SDp9dt0j#YG-YbmSmcTmg?TQTRtdEj|zFmn*8DjEELbIEibo
z#`O$OBOHf1zsAF!^nmq~#12c0ho|x0J{|Mzt;R#}F5}^7yf)Wp$a3O~xiU)_wRC&o
z&q+;RB|GF+J*;J8TB&K(Q?#j5Lz$Bq`8^=hM?PBZ%g9Hn$YF%MAAUsOU@Qf;q6U5>
z?vKIC!dof3);+NR?<6iQbj4@zTTg*}SEE{{A08NDJUleico@5<@o?2%#>4KzjEC>c
zhlP6^F?06u9;5;iAE9|TuoL)Lh40Q!Mc^BHSdE9W&aOBQo*p2~c+|v_w=g_`AzqBX
z$-hvWP`XeDb4zbP@LE7o7w^}>xXgxTtL)@puMAB!tzvb>i(=&}k%yDo21?|JG1f`|
zEf#ehV-4RnYW=9|7;E&ldDoBROz>RI`DEWpK-bAuKfAu!ukRgT*U5jO$uF$n+9C{n
zMt6iMTzy+u?B<r9gs>c_macg(B!h10K2xy028Qp(`F&aCxd@h*zI#}XMCe;O4apdx
zuCx@ht1G`m>5Iw(fHwfI*+oh3WnqzYODB2MPtifQ^p=u<q!TYaO+(8?yR#4$PRR$G
zld)SQWA|&u+C2*D$fO+nLHgs6<!}-Xs`(l}X>*qIkpufnbM9AcnKLY3^eeW^nLz8B
zjabW}130Z^&YNX2LK94Ol5_eZqMzr#*e4Lv+Ll%D9<A*fUlr_E^T(@TznZ^L6-<ka
z&z7OREZIpJ*Z`}rsB!E!z%sCnYA^c@uncUow3q3XGdVLkUUPney_!O?{Q%qGnMnrS
z=QQ0jvd{%=gXu;KSGwXv_<p^e=zRRsce@de*E}IRuYPS&1R}5i^N^B%pgBOdN9!P0
zP_rkz$sR5Hup?|I^~}rIIRPJhxYNoGatb3Oc6<fd!6Ty4iYWaj2A1%MP?Ttn2~rmW
z_)NBlRRC`FYL*mx0(fS&h_?VNe2r5yS(y(4@Dv$gXTAi$H#veEzC`8SVKEjy*bs6O
zOa2iSpTh^w$CbkuJgH)8F{pS44;)hvbP{>bheh`Ua-}r;<Dnk2IZkue8)5Mqe2~)Y
z^R_~xhpX_wXhfhd5_cj3EkIz%{;s$bp3^Kx;8%Jev?&Lm<hm$oPvBt=Jy6V`6I?MD
zp3{8utSfeSPCcCVlAP}bAHYuJ#8wWrUcv|8!)R?N0?)h#PLITB^vAejp(cXq`YPCg
z)W=r{b;m7Vp<9f1jXk;C=r-N(N7!Yi9aZWOk|)+;J44;aNc1LNv+cH%D`vxof*9C~
zz-MXF+kz~S4*vtB*Qny!mPymSvElys(cmD!VIqAS$P(%Bzd-ucoh9k8Bpo{vtXG|=
z`mjV-gkDGrk#`Gbt=k20DI((YmgC`yCmhkSDJ1f4z{7ih_5l67oAA*7(=ac}<sF2F
znRuu=7HPi7andgp(aXbT2YxIU@A4XRGGdk@hBNvgC$UY^75k!FB?5_7lT-w8FmO6n
zXdVrVyr1##=tZuW3eOLHE-}#Fz#M_r2$`M3Z!{ie-)1~4yvum_6>|ig2CC>XJ4Yn8
zxi2j4gF5osqTD}yKP-+r3S3oVE}1w)M-9nw0+ockGZrUKgwJ~)$WbuKj3&Y8P|YYF
zL?Y3o==4QO8Z{&?ug#HJmm5o(v?szzJ=s;Z@OkC__KaW~+MfBAfBv+@5F<bv96Sq)
z&c#|5feM#8(Wu&lLgCX+38vwDV0GfP89AcxW$cSM22&Au3O{_J+#>;eqC5sDfuoNM
zi|89@c8gFo+l=MK3Pi&F1KvsP{Vx~aEyFe0!(;o?oKv|%{I?lpfoPSw%_v!i1N2@#
zdJ9O-z$Sq<lMJ%5w#@`t!f7)pI0k!6w4-eTZ6?L;MK#n8V@8qqXK>IZ9tc~qMdGc{
zLq<D5ptgSxgm2G)1;<dbyk65CF};zpi`)z;mLV9w8ZqfHK?h(tsWsq=b~&_}9K6Ed
zDv8K8lVfuX5N%CK{0mB4d}KgG|DK}+#cFh#WN#)p@)NA00H@8A;KYpdZB7gO1a0Yr
z&M?r3SfZ5^E5mjM?HIN_gz68Wnn<YAA{Sqb?XlRK!$M`u7~cj5G%;*53+&EC!o=Aq
zmugG|+Mb8n7??i|iwGk@KQSg3yZPe*Tpk{FN+tt>9l2%q21WZ@X*D*nFQSS;D0vuK
zRjz&M0R-(Ka8i9gl{qC(i-e{a<wbpUa%v=er~#ukEqOS0j+o!Aq;?I6)^{rjRxv5d
z&G1vnGDsQh7UI`Qy{z71B$r#`SQ;56mv3-|Z*FP57t-?kO})CyhBJ9$ZfF)ZIcmpc
zc2aKmm`vDfxx%FnJ<S`ME0QPWZs0dF=y+QrQe^uE*d`ohu|D*)D|pu*-&0~RXfs}W
zl}A}*{ccj0bCv#UuP_+;-}}&0y5iSSE0LOK7|eB<#sP!zReUlS`dXvd({C^|?oyZ1
zsS=adh{>-t)*;2_G8oQDeXUVvMdQp2gJIBSG#F~Le&1jiOMd)N^G5ZrW*`h^E~!pA
zS`*9oG8lt4Bg3qxtQKybom~&ZI8UY7jY0?~^|fIzuNVeH-8dSM@LicOGMELBx_+Y!
zhEA9++l&T-0jH>e!O%rW+U-U#`;&qU+Oii4u_<KzDv$p{AsCGLS#a9w3WGUglqUm&
zHY3BVC;J<Sis38<lZ|1+U{--mC$(1(uS*iQc${m4`5>FY&}S)|vKUN=G;l%eo3Kp>
z--D%N!tuSbw=lnZGMJ^_(4*MFuMHbgz0@S5NEoyki==>Lwu^*xr*6VTh#lAT0kLdF
z68zu$EM>aUd4p}}Hp7Ox8#Y9yNsUfHCX5=L@L(LSfJI~uYu4RM(IM~pb=c6R3~T6C
zChhtlfJTSzXwr^Bf6AA&%wdgc^!;~Pq0#AMFsynhx`s(R2K^}vXK8e@F>EwCkFvoO
z_VgN^gENf-2D5!8j0|QVq;A+KgQ1i9ja$HA4l(rqKVdNcd*6;rw=moAux7krFlQUa
zp?j&(nJ_Y#lc<=6ZA=S8_bgN+#pW6ZbH{~Y4c!N&9gkry4ASjT+A&DptE54+=A*w_
zu3!Yx_bQoa-n~j1%58_dB}#+VJ*@HHqJ<V_vB9t!*3bn|+A-))VK_?*lZ|1cg=xtK
z^P*uecV!v}T9}J7VPr73LFy43WiWJE#=I?HFi#r#-yK><mt-0YgZ>o#XX%o%=|A|2
z!SMf>!N?Y-r#f{`OEVv28V3yKkxUpF%=?gf<whCI7f7*Y3mD7~hW=Fx^Ux@-!ZJwS
zrmpMoMz=6W&GP7}7KW~W*KXY{3|;@O9S@BMqJ=3mk}89F#$cF1e+t7{T9|AM8!Zg=
zO-||p!(a-qj;o#SlD^JjFjxxy_X1aRzS5OT!Mh@$mV)=iR%<K;4+Dgkf?v(0O?nOK
zc(qjg3LxqDM8|7zvkE+~D^Eor5a4y?@gNq!ax@?w@-Nro147p+<b4oO$mdDqLjm!S
z<JaS^7<i_93<B6gNh{V%ft)K6CjjChpK+5b?uBRMHxW?Ck4of^0P&EwyTujt@Qi!`
z0(eJFl-~!kD-sI;@sMxE^)?^EGxD4cypNoaf04-FBFaPF{SLhL9F6{-R@nz`l}0XG
z#+0{1l!yG(a#wukD&+21YE*30NaS$DK*sX^aujdLXp}OFtNwM|i-R}n*c_DJJ}p=6
z8`XY0xt-whPvxq8yFmfo`ESOy+a<tTAxxOwYh%JH4?@Q2!B8n4@Fi7EcaMPeSyw`9
zHzXj6)>v%p^_gPhK*@#~+wLIAh6&Sbn6PYY+^p#yo`sDOXbwvHO7kXtJ@Omti~i)E
z&f}%EQd}Im42VkllW{vs<D|GHKX4rV$+(oXMT(QV{VM5C#yu@fkK*KR;Y#|GaWkZ)
zQQS`;hTRbKC*w|+hDC95+nBNU6fd>NG$^jZ;f=iXC)2f*W<znjZ%lY62e8p{AG~&V
zL#Sqj_$f}}XFPn>^#QzpK3VRvptS=h)xIzyj)$+>*?TiBV@?M235t0tGv-x5w~8aC
zd!R6GQKOp-(yy^4nYKVYhLH2T7u+)D1VHbjm=iK%9tE^8ftX6~mIj%o6`)5^%s;VV
zwTxt|@9Bz_1o>~Sx7nY@C{Ah|!1q$rr@8KoyRm54I#*PEmYY}ez7S0aSNC%}A{cLj
zoBmojp_U&Ym2zSH$4-ufwm059GVJ_FxJL#|-EkS4gDkWo-0JP{t+b@lkK}0k+fn+&
zN*(g7`c<-0kFa8;!C<9_N@=oU!4xYd%w%PEBR#Pq0(VV7>!>-D3@t2(h$i@|mU+Zh
zk~Gwc6*SCK&~ya1l!98UnQWTlN8sfew4PPxh`=rr(IoGUpR3`k5<w?GfyC|jq4&>K
zMM2{<IKn9L=TO=OMGz+^7^=9_D~?YfbyaRKRP>=1UkHX31tal`Fi|JHpB;>JLz;PQ
z5uOzcQCK?{f!KM$aCc)gL7D^)gpzI}B^PDj;2`26nuUwly1A%JdR&Nh8_fkucm--i
zd>VcpfbZBDH<L_~+Fc7Sap?lI`{^3Q<mP?x0Y1FhGFNnTL$7~<uK_AN5{j<RnhhJb
zU|&S>Zu*lZR2)hai@g0VDo!i#SR4_ttx$`GDGH>Jj<H}6nocSZt;}|G!#^TR6BN5S
zig);L2vG+*9k+6c%5((t#|J{Y;5M;&89Y(FvtYzi=+iSCG2g(X)Ng0Na4IM?V1|u{
zm+Iji(7>8$fd^J4Q!9z7mdw-|gQ=B9R-`Cm%7Uetx?f?ELNrq*OfzM{6jK&VG8JnD
z0X|YRX`@ERma*U76Jn+U5$7GtL}6Ujr<d{Ur05nI5%{i$i}Pq`D6xZhEyC}hw{u0Q
z1ITRjer`P40l_iw)qQY$>J9|{O%HX>)-CZL56NWr5w7S;$(}&asdl<PH(rqtPS+O^
zE(2vJ9_;!u!kkOo>H4b1Njjb46Qw<V%iMK^J#wy<VDhUP{Ctg?mTscTz`K)r=UBO3
zw_UDpOXqgEe|$?P$eFj%Y?dvZ5Gs%h_PY(+PKtRLi+K{N+{@Sr*`+FW4$fkYQITB{
z*`=50woE;r$;b^rejC0^AO14fzf|PTguJ8ZR;Lbf?Zn8df#`HV%%Ipy3vpePilhzD
zUG@euor-bP>qtD}1j`=yQybHVA;^OiH*w)uSA5<jAZic9-o2$bHnY<eIimJ-JZyhF
zX!k(OHF&saoGYG%uYE%A5=rlmmOEkw-iKWur{XM*b}bR89UKTPr;bKBveDXuobdG-
zu$+>pun@@vYKPm11S3Qd9&(nKO$lKR#uk=6z<bRT5mCEKz#9kPWC<*&G!_vvjtGg`
zApw{8TvnbdYKI0ac3Vk078hHPUGJ_3xpV4_e?Wa_8|p(JC~6M~gkH>0RqZq<{742Y
zr!&-NBC`6<v=Lc-K+K}P1E9Y5p*}ilRJ*^SzJ9E}X;5GMNT~17fJ=Nfk@|)QTw*u5
z6~ccWn>b|(i%h%*)1)ClElxapn%tkcU41_^Ip5GEEt1!c3WT263jyW0WS2VO`!ZlT
zJ4A(h56o*A$+gr8^#nETC=p$<=(Fe>Y(phHHq>mo9tB-@Lq*#4Dd_rWL)Ql(m6Q4m
zy5^{H0hc71PJEz8GX)}}-e`fAZ9##&@lT3{I4Un9-h{86D1~UEye9=*5+YfF@J5#g
zCE7xz;n@$_f|I)MLF^b_WY`b2Z?)3`{#FM&?22DUQPMfO+S84qq{D7bY85naP(Gs0
z3b;gcItei=5Fy$tDZCDvo;I;#7<7&T4ch5fdv758AZ|p}jw^YKoUnPH+h9c2mgR)U
z8+fe=*2;#_T)wug4Wo5~+DaQ%Ot30!C?y7xcwjdnKz!W~zS^P#uYEKSUNYUQCi%dr
z4dg^_2W$<=8OU+J$7nH$fn#l6j{7OX!w|;Ekw=l!Df}b)%P^(Tj-`v+((Ou=6E<uY
zf`zHdiNI8JYk_H>fn94DAs0lBz<`{j*mfUl7(tQS?rRMr2&C5`h%PyT@j3+Y#ZFRv
zKvR9#PxX-vrwWRJ=W*d8GoGGJ$Shi7giVb1-rupxm127zU`&A|`Xr5hbQW|ha;B-z
zM0zLHqC`=j;#ihMr#5?=8(&M<7<U<~&<m~Ylr(zkU1)8^B+$Ap?XXVuUC3#zBSn({
z%DCBc0zjEJd(y0I3*79PE@DhgprHj?<PKI5S0S=@2djt)lxa9LOd`Xv&aBa3u6Kvc
zKmIIAUM|O-*B}EY^^N9ysJ#87yNZP|iQa(G?H?vg^R8i<cfS2&vPwKaCT8YmDH!UV
zzJKf-1=<=QegBw-ae18?n~lcle1%53uAGA(V-hXxc=zL!r5*0y=ieK!4c+JO8N8%>
zjix&;3thlAn64-}6$dedw>U-(pOb1t{p*J7jC-Gi3KLjzoZ3{KHY#~E?}Tnry1v_5
z^{59(^xf9tfj}Enk1po4Ry{fepp1Gn8KBI1L^iVp>QVIZ$K{cszBGsm+(@bz1>3V*
z=hob=gpQZ`*goRZ$M%swt`Csg`fOyN-2bgU(k389KC(H9Jd{g$Wpff)mU8QH&B(B2
zDNkumBFj>KqdAHED%a)S<C~pfU(}pLmWKUJa}rq&&GxEqMusix@-59tWZ6kYPiRJ^
zEbH><<|MML%TF{Xk!2}&II$TS_Gi2jc}8;*S+>|s%}He0V)s9(85y>$%U3ohk!4-}
zxjBg}>+*pUnvr44x_ozY5?R*e66}1T*Er2$g;SRDiOor5S;~#gNo3h#_rL};Htf#+
zrTfmCuyo(~uefwCTkP|jlgP3zf8Lx#mUVeI?4)cqhJ6sWsXD3aw8+ijHJog|a<NUm
z+4Re@`8u*Wi7cD1hnthgvM#qhr5PEvtjklIlgP3zztfyVmUVf%Q=6S(U)Bsn#>SvK
z^=_&3CPlf7|AP{Lhhlrr7VV89n7L<befy<+-_k?kztAirEwvnf?l(o+d2^9k*6ur-
znbfkZ6Q?!DvaWAtQp+y;#bze8tk>PAHZKcTD@DyrYB>)7qM1o8%ldDpHwz0Ffw!jP
z@_OrtO-tSqc)e0U|A_CTME}SiKPdrnTjHcH&OXo?*dFKMM?^)>*G|P%CArnlVNB_U
zji`W$muo)Ys}mlD0`sAz=-!m3y|*aYb}2seCqERbj^HlG(E+}D#4XJog)821ZaM%a
zVm-lx+jI7f_#Q`~JKgZoi}@3d==pq4oRM<6cf$EU$@Fxw&1v9v2(ThK4F}OF4BXZ=
z^-3WKEL@H~mSgFeT+J#R6PB?(7vtz@*e!WK$;X2)!6^XwsTS{JRXFcUEIfgXdydCv
zsN7s;N#>p_dX|5UvsMmg^OBv-gRkmrN}h!*kUcwnPMiNd3Bddji*Mqpd_#b)cI=d!
zbu9BX7kXqO``Bo7_}m~;Z^zza$Ih{1>BEsm+MDgzf2A4Ve4nvn=`I!{?WcC^r45>S
zP8<4<CHPP~wgboRcBm@Xt8rRKQf9%g$AWF`0H7>GpgUzNizP>@V<acOS0|>Aa~f<-
zvok&ykBT&XymB~7jQP8c(caKRZuiiLnIkpY^ES0NJTx-)4mcLY)V{OPe)G`C`p?nS
zTH<OP!x}o`QSnBlR?|gM+u24N>Y=rT!j@=iV{Ehu9vWH5Ga7B4jkdr;quYP3Ju@tN
zo;njBiwUqK4>9(S<5kH#?O{_nbU{sGw2v7rZP#l&G`jw0PaKizxfgzdvZ5CMXvy6M
zk4o;7P~%r=PPensb}`WUqaxp=if$yMEjvN6c$|ke5y5e|d!Xmh^KsHuaypl>8#VS7
z9`@n8!^||%yBRGl(8C_u3Y=9PrP1EC(LVLiUOe6r=W4WEe2>{E=t4Xyfqw(qjT)`1
zjn>;kJAWKXP^0Z*qYd}amILi$jdqHSHq%3U3TOrROd}UvgN=5RhxYVTM|9O_PugfN
zduSEY&~yW>cHf_bn1n#ds${yI4e+;8t#+2$oHu|`GQC|It&1P60n~;AqohsyG}<sf
z+SfnhZ4NMMKmG;wRf)h@AT35<+b?mGUhjkO)O!kkL~YK0g_unklx7<Qr2L38%H}3K
zs<L_MYTPq1HdmrOX`{XDp^-cbbwyZhqtW+_6*cNVtFUClnU?-yWtzmJLMwSkh{Lqf
zcd*fR_0Z_k-V-(2kv7^m4~;JEno51z>G%oea^4r%*jIYk^aaoJsU)f5{9RLj*v5a(
z!+#aQrwRW)oIHC*<9}o0|JTF65t{l~qm}>HQbBt>Diw4?@MoZv{DL3VpY9GA?r}+f
zToU~?wco2XwNW;;6Fh3viRIv{-7NdxZM4fgw2vEvXsOZeve8y}Xl09pI8LLzZKM6m
zL%RlO7ihG=ua>0wcvO;(1KM(p)`ij5=$5J0LtBB<;;(76VK%ixJha?fgjl1|CfjId
zcxYc?z!JDsDdcJ!?NTU9^2X|Vz>XErkrDfr9s9ADMdUSn$xmnDthL0?!=n<vFBqPw
z(K_2`H6B_&P`gB<?Pa4K?4gYT+OHaIl8rXQLwjsCj2vI`WC5?T(XRK<=+mArYP82}
zv==?JM}QW>=h>Lr7dF~|JT&?WY6p#0gxmRy7N<2Hl|txSs5@x1em2@54~@P|I#HvI
zu+hePXfMri#H||bY#Z%D5A96!drxSzTWz%aJT$sf@O_~5Y*CA*L=J`Dv9Uk#u-72?
z5n<D3@p5Iu6U9wRhTNriRC2dL@KeI3FWu$3#$2PbsHKK;GCnWJf$0>Wk@}^tBXC_c
zE?an01?mte>F`#%$ruWvc9X$F`aW`&QBsKchiY7w`Y>y0IF}2ITIz<%@fGpz1d-#;
zq%fu{O}InoU8HZorvyuu;wRvgHlnv79vx9ilOGN`5^WhUSdbSn2Q#J^Iie>@3j-w4
z_c*#2ss<<0T>$VwX>szjh&bVlT=6XawOh6bw*nSVkBC6e7jOY0eLXLy|0tn8H=X-!
zA0X!bh+ijnEq(*JRlv;=!E<kqh)3azDjmA3j2+4!8zOdoKO)HIt_=?dVBVFvqUdCI
zcKRr<ysfIJm%H#-nT&q(;freAXUBLTB3snQeZv3+2(*LyaVBUN_uNd-VE5mdp#7kh
z@9&6+>N~;qaF6Y+LDfm^4wlL1u8owiz9c6dDa)yT_K)?0##$0#iXn=Qvp_7-@s^M%
zRZ%n^ce2UcgxCuKC$&EqA+L0}l5{x3pX2|H4!4K?CXfz|qCb$?9uAhtgY5%RR%?ju
zi`|QjqAw(Qd%0g4MPEvw8uvG&xM*UFqR%t17_@`CRVHW`cS&Z#!EVP)EGqiz?uv*H
z;LW1%&1@eHmdT^&3n?Gvw!weV6&CwksK;6$mT0Uc5%YSS1!DU?-V&0n!7O^JEl#Q)
zjF4A4OkM>YUhU8E|3rs!2`l=*tr2m-jks3$WGA}SZ7>G-#6%~0CjK?N$$-DN3^z12
z0p}PeT8lPAhre77QPJuoraIBp_oc%zT>zwQC-oteQAeqd&9ftphFy_f+0or;PU;|l
zT!L#y!Ne&ZS`yDr3T>WnFFQsf;rc>CJKb$>fT*oWOn0v}Kvb@Y(?yy;DnTbT1iWSN
zCnKgJmo$H!8TSOrnBdxxh$eqkcy>~^5ZaqY&SYd8%%2FH4&|p?lx0kEuXiJYeC}E|
zgh{V<#9w?5OBYcI`h2v;L94$mP=pk&T|0@DMg1N#2Ls1R9RfzkXD|~c0>dn3s9@s5
zBBVF%wq{T^EoPR?G05UZ%4WBWBD)(v^0{k6(-%gV@V034ozx=$k_Tf&(9-!T5`CzM
z*Sn2S$zlcSC_z5}RM;R%P(ubR0u59k`Z{L3p0)IM1yTt~OSdTy2?rw(p_K}-Ju~wH
z7$L8ic}_*PAes}InGa2x6FKK$iwtHYXr=-&GZR^t|5PAmW+LnIdj(P!=@r=}$j?c=
z1xCn&8METJ#LTI#&seg7EMwV9CS0$v4Cb6aMXuyCa%MA~W?4pCqB(6tEaN|*xBYvd
znQ0k+18@#Ugv2#clZ9LuR{}^LT#y;$sYq7fC9L_$3dCk0K{qK7YyJ|J|9b^u`7hzN
zD!N!^ls1F70>nAz8<8t{m2)c<$vH3JoX=4p&RK#UP$15Efz;9xnGI`c0c)v3fqZ2?
zk~M!XawU(PGly^Sx7`Y;K|5kS{<dc`C*T>i32Dh^OW)-Fca%;ohd=Qq5lSkCuH^L3
zAuV~8UPp3fAG=o~|LYY#Nf!Uu%b!R)sn?K}JkpzE5Rx|jxu5^fz4X&LeG}4>&zAmc
zKmT8g&`QP6O`QI7q$RJ?>qyT3JLdm@Yh{@*|KEA}r#St0NK0PH4;Z@;e&auhP`yfg
zD4v~^gKm<%Le`OtyjFx774mdOE&w9=+_eQ%vO1EQ$v8eQO^MhYf?p@q5}4$HZR(Mm
zYs@V|!>*H3V8Q|H&cGzEuyrJ3=L37C!k)+2+X9ok!q$=8?ia!S19U-Y@Jo!_sxVq8
z4tm4(e(05))X7Lo9>b+)k!To(OT`aZ=1S@=ZfSwYf{I&NV{?+AxU~hMwyn5Lq>a&C
z(g>iqoo`SOnkd{FW6VkV1DZLTp)Ry|h<mSrMH(sIuaH2E#P<GH?#$2uVH&E4s}XyM
z)$WphG6n=ZI>|a<i7*kQAlDkcc*O4!TleV49Xpok@DJ-_wEMUr6@$iEAQol3TW4T#
zp-gax8X!(M(NZ^;(<DpX1R`~tSt>M>K4&?}Qa58wcKc<rKiPfU0C72;Z}G~dInOE_
zX8!_<JSV)+BCkN1GuYy3mfTGKtjN}enNjH$&+?T~Xtr=q&gAtRD@(Si%dH_W^Ln{o
zuMHcf*9J=$TqhbV!C9}1EG{_9MHUv9?v0ibnbwW|lDx$|%Mg+iW&z!56&ow@4vRb|
zywk!`Aal^ctS+}?WUSFv?Pc;EEEyS8Woeo<QRPqA*`KhBKVcVZse{RP^H;VW78Y}F
zgE*mo*`#;}zjAi+GqDpU%IDu35s$;0jqO>mWhXTQ4J~;zwtcblvYOhZM|^!N8e6lQ
zU>;jpvtj13wI9?b(%Yy7tj>1sietR?hCo#N4>sBjHu-ke)S63hh#NG_NH(^9(Ejeu
zMwZOj{(i;|2-B2oglva@XJST~XP-Dmh=_LW5I{TpJH)67$xh6@(2!1<Y>@$C?TvFy
z5bI#PdyJtxE}RMO1OvphCi+WaQr40%>9h7GS@feM<s?h(oaJP9AA?uUa<ZFqoK_Cr
zv{1tHEn1v#o>e#uy1*jO2`}`MztFdwgm%~`_gRrW4RfGrH`?LMGNN{PVJ7?M__Ms+
znu@UYFZb)UVZ-#=VCjPUw+2ga*2N-=3oejF78aYujg}HwV>eos!dSPsH)jf&1$3)b
zY@FjAe)4x(Se)aXmUfu?<(7<$HQHaXJ6JL@R+UAIjjqa{u(Lm57k|PoenaWzuWUUm
zEG}Cc#C-YJFwqX1i=T|Olf?wnLOU!1lODjb{Hgc}o{pdU;Y&hJu=RrxaWFi>7<w-y
zOAulocqer(+Gg@J7{;2#JhWFOm60jEgs4||gk4hL-a5(#g=Pr1HEQ1}3XRIY1TB1M
znF1Wi^yh;%dC-3y^j8x7j!eJFPu~O){jEX&vkdwoKo{tf(XgX&kCVC@IgrOp#_Xv{
zFQslK@=_p@2eP@Y#>iOQ3ee5)!3UtO@8MhIdeetbd2+oBNy$T^D5m6VAW@5ZthoXi
zW{b8Kh_urpX$@}}tJ3OX8LQHd)!xD)18C9S>gTD9T6D0mNSth-jusXTs9JRLjr3Y{
z%{tP{oUj1R9CxuqW3AB{Gd3Y|u+c)sD9Z^2AHtrrBe_Efyk$2R2w2RMvw_S}I~hWY
z)7@i?3>Y-Sy~*gH7<9G88IxaV@y{w-=+AMQH5g-&W?3quF1N)zOJxM2VaEi6F}mly
z#idr3%*A5g_^-wF)*zJGzrh;DG3aKiESc6VRzd|b7pWO^vXzjHpogD{Z7jJt#~Q1C
zvAx=_;8=&f{R#W{6WSwACcm9;RNZ2Gix#uGqo3A}mU5VhLH>lh`V;PIC1mC7=bLM_
zID{wF^$Ste5B1HlHh5BP(PbV-`sUd!j`%(L>mJ`>Ab$9Yh`0>iY_<|efiEtg$s&(t
z>tRgj8%UN1eWPwPTbToKG+UXY;ue)wkHke+>BnmC$7*kNi>lem?A_38nIP($TXeKQ
zoMR{7zzFTph7A3ImN`smG1eN)aN$gd%rGi1o5qBK7RP`a<p|_!wzw_G+H9GFXr^|$
z)zq*|)2#6ZTl*|`j==_lX1G5ZjT_Ut+Tx!p=0ZzKZk!idD&vInES0fHXtov@S<-tl
zG+REEE%ptU&}^9la+c@@tKc}xTP!REGTSIlc(Rp{ji84=$89WyF|8V_TjzxScf~Dw
z`xEx@C-jfTT5RVVaiWbfrzXt(jutJpryZ^FAG12hpKw=y!d?9d_w&s|S{!1{728vx
z9qOBhY<OFhInQY^(xOjuQM6T=^PCL&>uak-fIjIGd~PMqb37aoWg#c<5dMRY;V1S8
z0PT!b<p{T7kD&b`pSw1GQYDr^(T0^h>{tUWGV`)33q+NntfOyKRo2<+1R1NdAFGQW
ztBY^!RkpQ-Ma7)~qIz4_&B9_(cWWTQO!Tq_5(LUzEM_5lSpx|&y0R0k*U@BQWhYr}
z4AVc!8V6DRD4SwsNu^eHnrn{GSfW{xnb5j+j5RBg7^4C5rEghfL2d>pcq{U?$T1&h
zTOiKi9DfeyY(fsRtsFShbNxA-y9qg*XDN;~evzeK>f*{4`3Asci?R=Z&DCu#(q&fp
zaR&EV8E`Q?Vi^{j$72>2Cw#)P7*6;^<VZ~Qv}3HN+(n}_KrX6;ju+Ngis?UNjTaRc
z=H!d9R$7d)#n)O1S;)Q?c?R|K4b{r}SqYi^4pu@YZ;u3-R$U>jr;lhrYhiEoU>ZaG
zGzMFPLY8eWrZG>_@Ria?9v`lx*xwz$k&@T3K4;Qp-j1=xhx8i1Y;?BqVU{f?7!0;R
zE4nweq%SyuL-8Lx0zcfeu6BZbAB~7<@MYNINLpfdA!Kz@&!UMXk7o9TPMG16SWh^<
zfnnJXe$bD;QDE86RzJ?w{AWMbFBTRT+b_PcV%dK!ET(0HIN@3gi$T97GM9<VavW>q
zL#+ea*@Db<V&D~+Lm$p`kW*leSGeBn;uM(ES8i<pGsn)fSW!0ADKLwRt!q!mY7RJ$
z1D(YCon*1lFXJ8P_}i+lv$wYvL1yNlESVgfC6j|UC6hz4WO8VhOb*?YOorPkWc43u
zXUr0h%>p~#DL8wSr&dlo)=7L}sG4ENI+3nMKgO`{3fg3VxNGyP`h+YQpX3ynlM^oE
zQ=I~HHJo;1l+AS#=DdUZ=ebVSiARAsNMk!+Xd59nB1@eDb9l;<+~gFPYhRoRU?ww+
zce_(yPQ@5@r;W#&UT#+s##`<rb}~8_#=FOHP3;p5y^Ei}`)vMLS%CePq5iTA{#Xa0
zEO^l@I*4V-12A761$J82X`xe)cWj0g6*+|jOXAgenJp5tRh}hDJDFsdOk$QMmq?8h
zr}sb8DZ1AAy}>pqJ$uLE*KhYMvIAyvz-8FaNtkb-=;K~x+hyg%Y}1&N(@8yn#6bb<
z{6;_XG<><S7vo~YI;nr6n<0;Vv?;n%M!EU;FW<vAiZ8d9OR2vvue1ixr0Mc1YfwfY
z8bF(!t3tcpnB`LYTHYmcmjNmuP*=CFVRQrvog%CWEEz<3H{WiK^6u7@8B61$ypOfM
z#aZ^XUgJ}-m+xS8@dOIt^^wUe)rayOEoNz3X8BGQvjie$FU)u+Q(kAKq)J#`XQkwN
ziInDkdlqw`KjomTDKlG~@<G<TmWd5Q#v(9xdvHl1a+7$8{hi0K=lXGMPKp%nHww@>
zxxy**ke-F&oYYo87)D4f7^$9+syw7UnbLtkm_tb2-H}8|Int?9?QQ;~X39xj48&&%
zxsM3EiT_yR<q=LG_k6z$5c!;5BJk?l>NAqjN2f=`MO^|Sbea=A@QjE!ZEcPS9p^-=
z&Vjwdhw8C|c{W~+e;5*>H=O86=Xy9VAWXZTL+?4!QRhd*!|<W$PW0V5UN|z(qjUF#
z9=z{-4}R{&Ubxq#9{qO^)-+$Z%)_}8auuHdwNG%Oi>~l+URmJ5@4eE4e}5HJeKmNS
z=|sQ6zYbrA&7@k!k=J->a~69z3$edV%f9=yX?f`_06Ve-C$;3+h*<OiUe(N}F%mnn
zUMEF6kJGr+t~jaRfP2Vu;O5SB1lf<18Ux@;ia07AAyYg9V7uoLF*<E%)OI+jt^mry
zbMr?7q8#xQn(FPurkA=->RVWeTYZd1qU#KRHY4&Ion%msE6xnJmtkuR+TYmModB+r
zD%%FsQU)~=Jam?y+F4ntWk@(1f;5qYBhnF4C!YhDp%WP~;02#fh*KwZ86u<+`=*}g
zs;N}iNh&=_iW3YeNa3LqJTzInpOEUz5i>P?Xq1TvJ8ICNVPrkzCP;Cz+sP;nMn1(u
zmSwl+i|MkfHIOsQPVVxj7n=MEQ{^XUE`_qIrZ2E6x1O>~^GRFboYc+8TGjz~fRS}M
zB2j`qn%PS*O;g%KxG^Gb*e5JP=S222Xv)^Vz}!Ghpy1AE-ZF~%NKlY<C>=qaj+1&w
zM=VW8$fDlrC0|XFx}AuK46Bhf={ZEmnv^yKZc9@&q~KFWAwT6vJhKi-R$^o?yBqex
zebkId>>!;^p7jd-P936=vXg30)Q&Q!#VOOX{M53SKw2A8w)QXk>JVW#sZ$Y=p$!@F
z5+X9RA?^K9(uTQPnQhCcJyOm05Zc#<(iqLCJ+fN-Mrb=4Vsa%jY7g~N*hTwFy7nAm
zSP&x{wMUlMnLt)8-)I9lv(!2<<+F)_`wc!TNzXGPJ8Wd_*_x?+fUH&RnP_BPMKsUy
z)68CW#3;KG{5q)}{+X^lXBafux@H%ctJDOtYme04WuTDJ1JN3{lcG}{X-km>@*Qw9
zdLY?F?ER|GQlvrLfQXD9h-?*muwP4;!(4-L;>oN%(%xUBa)=m)K)IqE_S>*>NLN`&
zZC9#2=Vekm%TFzP38Zx*B^&`kGI}6c<?lsAM(rU+oK*aEpH5`NXhf(Uh<5C2$F^zI
zA!=@&)J3F|rwrR9gD`s_NppJ=_H;v7re@S3*|I-|tW^(mgON3MuFyz2ZFDqMaZ<@Q
z(q(tIf!v9ZjnM;T>ZBGDpRXExjwG}hk=-_|?9y3FYSWOlszZ+&Su@SE{4}$dV49{h
z^tVA%^+4|$G?T>V>;gK%qFoXJyAH|zr0<&%F}N?#UrvwWT%bCseWCp{NH#!+1C%x)
znS4$<c}B#?h>&B*bVQix?)a7-P^KefTYe=X?hRlh{(U+^n(119gv@;8+rAW()JZ++
zk08Z4sgCcgBgJfggv{g1bVRx;%2t5($M{x}=+$ysY3(^n+UAl5^<xliFv*}s%SYCF
z5%FtLBNKH}^j<klt&TzT-Z$FvR@D?Pb)wrZ^TIvoIK>Gdg=xbf_h@5rqA%R*!Oy=>
zE5(Tpzdwyrv=)1*4txkhySU>NjYQy4dML%iD+uho0uL2<ScE_t?H4?x(T3wap+<|o
ziNyq2yiRlmCX2Gl;&QKcGqC@yGk${A_&Eta9CU)W&5VeD!-wNe@Pe}<;tlw44Cq}5
z^K|@7Ak3Cd@J`I&zJsUmuSoGNrE22@KS7Glvp6h@RscB{NV!#xLwkDI$!2EN;}OvX
z$4?Ly=}0^Bl%o;|?;rUd>eY@xhew{x1htCLSV}uG=WxgxS#gIxRYc6iHAahAYio>l
zJktrR1-HSRGb3Uke7K7fyaWILmSK?=p*@hDR3ETERf+JfAwpZ?<lu;7fT))WceO-d
z&>s?k^<j&^c1t3-2aLh5a#Z!h-LTD816m>Aq|OJ=FDt%3Gngc_@KJu%+kA8Ge~9n(
zsop)(;F~NY+#LtR`@@*dgtzQR&Qm^s03ETvk?d#G04*RE-6-v`k$gig22F^(ZrBfl
z+PW7V>m_9F5|NJ#ELy_~CoC(YCOMpESs8)Qi&<7itys9gvN8f;S|}_dU}Y9rIWQla
zYR4k5%`6ylAN)*)5AWmz&%pm9GVB>dHJEZzwb0|KN|)E|43Kg#9T6TM*~-u*9jy!x
zuyn~FTbC@BtxGP`Kcq`mh^<Qk{aL#7*C=QxU87|GFdNEyQ7P~aLxF8bTc=pYNQ15n
z1v1E1U>0MfJ~qP`X~>Xaj0DOw#{X*t)*Dru>(4+i$(x4*=bjBKor9mJ;bUPZxa6XU
zcpn~NZxBfXDkt?G6igl~;6ru+M7d+|A3MlefTgMyi)H~u_AojOY8`<!f0QDGKLTMy
zZ0(3;VtIU$un8-tu_8B>Nu-5Em((3=VbLWJ(KS;t-7<g5vaBi1vyGfGZlz>Uk(H7_
zl;`7P5m1g<E3)=GP*sf;`>~3x4L(f2#LALsm0DS9G0iLkM8CwM&!AG@ehTO;%YKRt
zM03Yy7D~A#0CSsf3BWStTLP?8XZaQ}PFd&&p^66jT?UKpc3wn`fsZAf;DEnJ#Od%9
zK6P$H+yjrWXWf5?hMd$Vux#?!b=qb(oD`l5Q#-<)YE&IAsrG(Q7x!hOh^d0bdRZVg
z^cw3LAC_QSix!tk-!QHJ)lud<TC0EwklpZAK;QzO-L3d_Qr|!_@{n$8NLNo8jB+nE
zq~ii=?+0~p-}6i71JzhJ)hOwF<okwceWpQ5XRgxFkYdAEX^d&aBMwRD?1`qMH{@z0
z(qkhu)7Fk=%dtvp-c2B?nYSC_(@-PU-U88JEr!B97XQj|Nmje>8z7pNpu9gfl*EPt
z6ELti;Wqw+HU5M(?n4G&FliCn*5a!@f%>}tF>++?cMQ|aUCd+KG3W1?=WfLO9n-4M
z&;gLoUF#Ib@z#ahf$&c17ue8_ICVm!zTtbInyA<mVq+&p4n)6TfezyhE*iu(7G+Se
zN+>~*o4|Ps1!7%Ac|)8Dq7tLc#I4Pgc@bKf?4UqwcV)azX@V#vZEmSCQ^q;vc4o>J
zoYDm8l>JS#BIb5y3&h--AWE5YoDhS}Jd1ei^WPMR<t%2bVJ22FGrO-zzl5_)nV?e6
z(gabKab$UjNvwoHhnb+#2rc@KG(jzR3D^W-bjN5%`O!=e(3soK3XMx3pSkU3ftXtp
zq!m<cW{}UsdYdT=8I&|ZR41b6Um6kQ$wu+a?tX3!_JDoPkv1BpmZ6$z#AI$CMo{p7
zw|#ISW$bs`hYp0b&h}y6rne6w(3d*d{`ff!KDN8#jmO6$b0>8b)Ze6v;LN>*SV@`A
z2-B+Y8VU|Aq_yGd3-CgDgV%)JdZSsSHYqkV@-_%+mqZ{o#5IpS5D0b#7yRvfT*ZM=
zKxiLqD8vY096W`K(9G=yPvNaEkBAZQ2nPyaZ~<zhf@S!j%9xMknI3r6d@MYLpIwA`
z-8CHcmbE$~FDDh-5B<@xSS}p_3G@3$=%u1|RO|EeUGo(qf$)kk{4LPtQHppWy}WId
z>e;}Twr*RaKcKNhe!?1rD3A{;&*F};@+|HM1n!JZS8g(xw?BlOL~Ftqg5`k`diSGU
z6affnz6l}_2}$qOswqXhklwD<BM2MVz_)5{H$zD3Iv}Ju7EvG{R-VNjW93=g5r~Bh
z48Iy>J`z7y!{=jhZMTIHaTYv<4_}OnlHd{cMp#uy>!iMhxs%5T>#%(=$RQDjh3VaS
zBLyo9=?!}PB1pTzZ_fQi+TLHJ?fqCue~~7$7ioHw2sR<ZkKms?WH=Tw)PdXl{loO`
zvYvvKh4cn<nUuj-V%b;j{Uz4kUt;b3SV@10C9{`UbS?^qJbHq_W%v&+!Ox8LFpd#e
zIL*P%k6;u(L*VnfJHd&lxA(v!?3LkmEI*|t5BYnb3OA9^Bf_l^jL%1~I!qP2j)Eh&
zde>9XuHMS>&FZZ!pQ?8QrI6LT2|-x?maE>>7w2zy^%fD@BB34Ek(z89Cj2H?gYMXY
zM#)nlMDZVNfgdh}qYX6=26-n%@#LZA?MSyc$CrO}coEu@Ito^YscET~P-<WrD7aA#
zOe3X`4NUx!E!@CR9fF$8=5KusjNoynRx_7TO}01d{#rt6PN2gfPotiCbV}r)LMYY2
z5v4)!7@3EEH~^}I-1*0a&w&2wDYzTYM<%E=VWi0q^L%8A0uizN{0O~%oT)%8T0Xyw
zG(psiQ&-+VbmQEWH%Tqi>)n+qF^Q%&M_3?~E$4fOnMs1@LHF7qnr1bapgiX8It#?y
znILY)MRX~eY4W70MwMb$*3>@G(#1+s?J%v0UkWkm!;`4Rqu{||df!}6!OB8<>%0s>
zwAv(GG4`F2W8q|rXMwbEL50T}Y|p~QY!C_ettm;8h5N|@v2Z3x3MYblfY=Op8nzsP
zJ#Ux6)39aoD(v=K2C;+7@$(&g0fs97xfX+;>p1K+c{D3@Qj4Jo@~DgLu(PEJq899G
zEl`ob1qIg98Cg$3p@l`G1b{M^$qM4unH7bVxmE=7nO9yFM6DGi(suzG(!kzJAlm`>
zxfs5n!U=u`xjHZ9uqWHjK*vp^kc&JPEPsV;+R+P!g1udO)2kf|)WOe0l_d~kRk^zu
zV-OaoqhH1<m);s{M^;c!W#z~MwY6w5mJOnYq#$Y0k_n-S>rtq|Tk!KGd_lDn{0Lg8
zyq?3JCS)n!11*q8DTfb%#b1U}KEz+7{rno}=hwh?7Kk-qAAM&~Kdby$b^WXyS&(fl
zS`vh2t`3Dt9+fvgsp?H1=)y@&#D#$2_aH+Z$uKJ19R)j`f_w1Xx{E@lDI%<jP6^a1
z5bILTCi^K6y=aGp(hlJMHWnq^MS+-i>copK1xs%eTjuN3zcF7AL%X48I4VLsYDZR3
zaBPG)){a4=BE-3N43ZLPkRgEv84_3^DS-yDP=(eZYp%j1fr!??NXV0BM<@ZQLf|Um
z;m~Yf{H!E(P7X(Ko$VS5?$5MNQOL@cX+33{0ug1HH>q*90x_#q?qL9(Z-P29Xr2Nw
zUu_w5xdO2XBtfv~0&w{%acU}i4`#I#iauB=o7mQ_2Lc6CA|!-%44NDvVYFkA6iR~(
zp)`o*+Da%5GKA6~R<;yMgE*lSN`uluiD-9JQ1Ybz1|@SH@SN1HheQAO9)@EXmqY2(
z!o@I|5fnVUkd)m(!R@&y?lU#okJm>YP#`Xf?YJnO@MAS95VN=~axLluR;Ca;rjmy;
zKVzWaTa}WDH|;PC5d~*Ph*RwtG%Z3LYsVnTd85a<j%7_s&NYa6lALQ$7A%&JI7b8c
zBKW4an(Wr#*GY{Xfg6i?2kI5MqVNXmbOJ5Z0%V^4pkgn)p^!k;l;Anv2Ij(RMD(A?
zhdhdm60rLbzfS5wsE0h7Rm!=ZXuQSwH*9SFjqA+cYs=|V2TtlqWJq3R8ef1+S8=9w
z6x<l0>nTB2p}h@H)cWD{3o<01yEex1<A+}1<E0>g<a5{NH5t~0TRe`&mYp>URK>X8
z0hHF@O!N{?>Qf{oj~i0WcXO0!VZ_M>E1}|DMvNog+-yt+L@={}sV4#~aR<_9M^!cx
zk1Q?Nt3WXErYywC?lKc?EOColP0*BpEi~ek(BZo{J}*F=(*lBaN-Nf0e1e6}5(Vav
zikcfrOA}7*6m9EN!2e_KO~9invc~W3uD+d4Cxonoov^uL09VAg430Bnn8lfQmN4V{
z3I+m<Y$nYb5-_;n9uN_?fV*N)+#&Ab5^w{TFyh8I!FAk%+o+@e->JIy_Pw1B1a#i-
zd;Z_&^I-bksybD5>YP*OoH})`yd!y4)-xXLh)9-+df_=^O;OJ`K4C`M`o<^k7@uz}
zb|1d6$UDXoh!o*olmEuDCc!^_4sFOk=tDwde`yy=G-=nIpnmrk`<?Ecce4JI?00&J
za)LQ;^X?w|U7Foiu<X1OjLG_IfKS;Kb3L8BlA@EhQ*@Gz9xnfRJ8|CmIvHSB^mcND
z{m!0A{!T`ClF$J&5GTw!yIfOxPEf~_d*2D3#l7~lT`$i}Ku58A-^rQ>CItfhaCOLk
z!qS3Gd3U7$o$mK6d!kvUp6=KC&gu6PJZAEr+*kmf?$`TH);HF;Iz1r&kft&|{hv%I
z_@@xJWlrE9dr_8159dEU-R{9a>|UD5KW|ebS^kS=%k8EjWt{)y2(N2z#Acx2IUK;&
zpCW<G{eyvS=F^#>wG@OzMCq@W77ks=-kih7X$}ns3+Fixt4Ku`2yMKB56FDXPzskH
zu5>)Qbya4tFt^SG09(^Df`u=fV=ft4*Yj}Dd7hH~bpG_TXuw()3Kp)o$n)?RerUOv
zWEIipjHRBEHoVfhM4<ijQctxH_;#j59a|r$VBvDkKs4yz#DazA;Es3OOvRNgL6BAi
z&?jS8y45aZ&TdH+tLv6r59z$eKdTmKH?yAZ!&uyB?m&Cuf^Y#m$b(z$R4#@{Xs*>3
z4HlluuBoe?%M{+=Vc%N-JuE9&cmzM(k{TYKkdjz>uy7`bb^*M^TenRgmfmeMo(H$h
z2VbWpmgEsiT<k<{H6fSQQ?jHV*ws$3f`wx!(WBnTk~Hw3JN-#8Sh&O6W__2i0WEC~
zZ1l95!GqhT-@iR0xQ`Nd1mE!>L7#dAlRou~;Dj|EXy^0bPWwgYL54Gn7*`G8Xz1-S
zf?VB)+(!xS=btqw5-dE8A9u*Z8fJRSW1f;W9^8_n9!~&(tmTtPp~0072mE>wUu7u5
zL9+(R`Zo{zZ09SlxA5@n+3A7d(0BB99`0Wm3jFq#v_NzW4-cL1skWFS7PsUu2;BuR
zq25#S$P!P<Gk17EpRzid05J4U&v2IV;Etf?F3-ccw|m-br^KDY@ppTx5fto}EWek7
zE53^t{R>n0iU)U~`x6)JR$I~JsrEGwPBoDn)4)`yYP&5MtZ`?i2X5tG`XNE<P*Amq
zf9dB03m3xPuk$Z`Je2kUKYoYnBK<3tw)I?A1|LoO`8+g(Ah)Cs2%5^j^n-&z>kmi*
z2iPUcJitET!EJI3Qo#lGE$r^JFU*6Xod@eX`Wr0+cr{q~1%I9PRw;(9Q*iW6iGsqP
zgB_=N;eA9?_gF{sFPO|Aek_oOOL;gE?6}p|-|wl`>w!cyFm_y1$QGsNGygMAjRa!1
zhJscVbR-EgV^0RH_aP(acN{d>zY7N;Ae$iaSOp#KKqfk^3zsr`_u+9md?k}=xh!t^
zgNX-Ljh!YZI5;cMQd!xBy|V5e)gveP2Xxucp#hb3VqT~_nPl<;eezURM#f_9@&>|P
z11Iu?96d59e<FGOvCGoB=tk5V!6q6VYS&CJ4ou5ZStB!!vWj>gE2hib$Z_3=v*Ts-
z2@KEsLt$CQ7!=V=r^Km_3${-%QJy80rLC#nRmu{N*`7zb$#Glqkn3s5V_rCTV&2pq
z?!fc+W8l4+U4fZ4LzUTvx=&+<-Q3}4$nXo@DwbQNd!ov*J)}~Pq?u$K+anO@>DIDL
ztzN|eg9&H8Qmc1TQ|c1s;i3uPeUobNs-FW%a9VUouz)}PyMTYa7KZ|1K#yQIDh_li
z+Fj~_4f3p;)a8?-zH!lRA9vP*7(vUv$)h+YNYnk2-ZFaqe*Z*!gVh6)`e6AFbn95A
z&Jayof@Z$qoERfji}P48o9c!pL(&}%OM083-wscD>kRMU9%wa(B#j;1=thSoy|?t+
z!^~)p?cpPq!$C7f-4U9g&|F6pCfMUh{o71u<RP%$Q9;O%uQ&E*p$23e0h*5<#JrBl
z$l&KO@-rjj7=9jWD&XZSV3<F#s2&K6D$tFOFVIgvwPAppJ?3Z+2U`g&({IG#^)$ol
zQ5kf467R$u-pNReJu^Y+!VO&<tP6E!xn-K2x+Wo)>U+Y-$*qN1@?Fjc8wDQD=dqhd
zNbp$b<tw;2ne1IYmXY@~eAUaxSG^5i^$`N<>qxwQ9yAI=6`6(ZpIGPtiPiP5mo0vw
z_<%|vH0;b%i_wgIdz_djGqtQhsL;F;l8Cggh3$1{Ak;lkC(5IzNqUAB#z<vZYvi#Z
z2BB%>v6+TEh(PbMkFJu{jXwq;=7dn;z6>SXP-RX*P@ZyyKTG(LXJ(!+GZz9c_>aun
zKc_S^m8cnRx_7uSGrSBl*ksJ-!nq;SSb6af_T#}afFp_Jp-1*RZ%644USg)J4AXI@
zgO@Jtmr52i%fFyq{S!+buV<rXjS!m9jKOzU;~N5Z#_AngT4LbQ#B!u3q%YLqtXGCX
z2Rk$CFPtwjNjhV!4&!%~*=M^wP?VDw)U{afTtDve+(%1DDt{lE7TC3E*v&;d4~6an
zHM=_q?O_nw(;&2$gHU(d)RbvC9MZ={s3qjxmq)`4`mvvjU;S9*TNDk0ZB+0gGnV!P
ziV^3+4+39A+d#{dW=QEEyQ+Q|Y**D_r0PC)RSjrgZn4Q`>5Nt??4NiP_Lf%%FhI|E
z56sZY*${_m4>~l^yK7=}#a_WTRAw$>YnV(@ehjxzpZJ)#Uj!Z^Fy#HA{OBS-4zuhx
zhfDAB<_JNX{1}mpAzUPfYN#n`Q%f;JLE!|^Sw0}HFpIcLrST_n%Oj|w$&G|v(%t3M
zO=1Q;8Qw)Qc+B)JQx`8?Ww`{YWn5Ro+X-rB5s+y{#^oB)%QK{x?~q=Bi*_n^Ge|CU
zu;1Mox1cX2k~~~Rd*yJI7h!@&y%{6U-NC~lQFri~oBX2A%w(4W-AiynZit@*H6eTw
z57|PmyG29-o<QqnWKp3bOS&h7jk~Wp^l$dFo-PS!Ch6rauYT<9QiOi&<Dwl*2xDs^
z?<Z{p*F}adVP8`)z%0x_LnDJ68XxTE2J~Fhd|!tx_H(;oO8YyUcYw33i3w;0*2}F!
zymTlCImk<e#a>}CROH~WLRV_0Boxg}u9yX$mqdKy>5!*fglc|C)&-Jb2#f83Uf{4v
zSHmXRhD~xDHp!JaCQr<}<t8Kq>W;=M^ANnD=9otjvJo%d<T7y5#+z~yLLCVZ87?7d
zG-P^LxQjzbSq|ZJH58LA=x@gX?dPOTXgw{XG^=E-Qn2br!=6~(2_!`f{In!}Jn9IL
zWV71{4sA?j7`dU1!xUz>wr{$46lc~T%P7BHeadgPQGRoVYK_oV`)so;&shk^xE00R
zXTKLDVMg|U&%i`+E=;PzK)Q>j-NTq!35#0W61|MT=`8}s*i(HHBB!sACzi4yPIs&K
z+QI$3gfPH;U|a*`A>nEm<eCkXc_j$r+s7^AVc+EO%i`~s^io^+druL&^~1OZmv+CT
zC$Ed<a_?j_+y`c$nZuqrkI7Ww$4giL0%yCZ08Kf`{X#CO5RupZrKZPxhsX*XKqBRn
zoiieAYyxa&&dEf3Btds<{GK9JWD^qQ4!$rBh+av&)!X5%K873m`naK=;f5l2*5IqZ
zGgvR34M-jY1m^J*3`!~%8WW=5CkdAEL$ve5KwwE+w0}Zq9AH@Fzyym7NwCO4hDC}E
ziwre&Iu=&8d^4C6ycwjqwyJl^mWNP4OT_cY^wRuv6LkrYvUC@nJj7gD)(o$`hY8~J
z3v#y|{UOX#EN@o_(Lzbt3D8Do%yD06zR69-zK|2d>WDYfDBmMx3p~r9Db?>?koJWR
zP#HmYLsUI{MAg#}RWHv3Z0}g_B;xGj5a+J^gNf0iAvv8pFCkYC{|s;#F4<?uI<zBE
z+f|0q<C~=8U)#rn3X$vW<RU~XB)-3q>j!8o8c*4QiKcXnPUY*s;opM{T^A?ldT4^^
zhb2gSxLpBI2OE@%)qIH0#eJw)EaKZf%<#kEh98dTBtIlAOW0W!%cT`fyRNgw%O+_q
z<wLYl4_EM*?%^38J*;3zFT<f`FF-tT246y8uG2vt+BwtNo3$ez*xCc<c;&StU4R&`
zJ3`x`7t?RMja~>_Z}koYHhO1Fh;nTjBo>D)-hn42fg?wTh$r4bG)6EO{08%kKTt-1
zf5EEC@}W~EpIQ|kKQun6a>BUr0neMs(>+g~pF^wWR-IBled^Td(^9`3I&s=eZ%J|S
zP<p7EJaxSLcU)!pq@m*{#3z);y)}V6bmp|la{@yvXI90_haNm`+@a-%9$sECe*6&!
zA3ov8BMv!ySoy(69CGN0Lk=4^?vTTVA2wk``G~_t47G<nZpxJD<wMJ-PniPX$<wD*
z4LvnpIbp)yf-9e1xz}y=P<}|qL#NH0`h(h6O_^N2*Ta{ov(VGZ{maAiUM`IWSTWVN
z+|wrb9xEy)`+GCQFmy)c^zsQ+RX?cb@=4<=e-MD_Gk(|rCdViIumM!Xe^`4D7s^^_
zcAPWf@RS%obzJ#r@yc=K6TtoCY4OR^CVH!R`D@a+s!2ZxuNr_y>Np}`=!7}(z|it>
zl@q5At(-7%GSi={*?i*U_@tSq79)TT8a|=C{P2U1JaYW0M@}doaquA`%gPTLR(x>r
zp@-|bB1?u&n;t*4YWxp{<wbz-#n7oUs*;$)CRZ1E-X_zl7~Hg(bG+}|sk$wO3euCX
z?O8WRih88y(CJlyz|`sEiz}-{qEln?bootaT72@<3G$Ojw{h`PCd`=}KV|aN8S;iu
zF}F+m*@%DN!zswpaZ~J9VAj`!{od{sU|QBmMY@_XZrbGX)0l((Tt2RRk{(7R5O4u9
zQWmyKsu0Rnp+_%2oHx^*A2TM;(2Xgq95>CWR~3goPnkYzLS@C2>9cJpi5XCN_Jnb#
z+3%;0({m=aYDT<L-Vu;BZTff(mX~nC%qemEy*m+N5@$^)m$&??95?%v#8b)0k-|SC
zM@}7AUOByL<VZc^BJ(7%?hazue5cQlUC0JrZjev+Hs;upg_4|JCQO|fpD;(BK&kti
z$&8CnpE_Ar;{enxK%a7d%Nk6ZYxiSA$GyT1BJcQRi%@xDjZU3DXM)BhlXIv<`WZi7
zBPiP)A-~E`f%BwY4%4afJWSSTrN*f<Cr=qap;9kdqAOcNkd_1?&KMV;WOp7fcNzlN
zrW3}IfXzrIR8~&cokGS_C&VXBAFrXKW!aPCeZ|aadXE>d`O-sW)dXkwGp0|jGI$qM
zPS98Y@8uJwXnN-7sWU4oCR7?M0L;eEDIzfJA+tHjF93+>W(_p(0-#KvHh$JP{lpr0
zo*202NqRPXNx<T`%F1!>`e?cl*o<RN)wo%j6p0a;GH#x(BjXttr&CQiw62;U94{?|
zV8>0Hs9P`;y90iC7C6x{n)vuB&Z_dDH39(xzU@`zmy2vDgYm;v4m(tgtBRju_$na`
zn5F${^0W#qYv|CSA|dVxQ_Cl5>`*iD0C1ZV(Ppa*@$eOe3DaiDfGB16mtVa=mS}PE
zTc8;f0?G&nDk38%$2C33ylujwf-C#@ji8&NtANY$nUz&8HO-7q)+E6Dah2>O(hbzZ
zCI`C5O*zG|vE4aBPkzy-O$<PuIo=^(&G&YB`IPC?^r8r9O^155R06s7_=yxvK<+~w
zX6OjXzD#N6j44j@stKaJ3S0^t`M^&b62DG`nkE}shXAKfE7wi=Sury{vr<1WWEYDp
zkNcYmnAN31<!l**bVQBB165Kixq~;V&W=}%uv^(<>L=@f*q65;z^qhJATY5U=^-!s
zgJDf7tgb2LhlgZ&vN6oBQ|HDfBt(OZ&7pV}3XMeo4q#bl%$%%+7@TwJWQ{Pkm_WEN
zAm7L{|Eb$!L5n0{M_bWITs=Rt*vgEkyJIEc?p9b`Ft0A$!-}ePwM|xrdOuuBr4p%d
zZLnBZc%Zs85-p+5porQWiq?k<t!%YMm0EdfW|Xt5h<a{j6UBWZ>S0x4bv@eZ{TJ(i
z--LTwUDe_Rr4hBZCR!HmWrZVZTfp?y5NgwXRY+gJ3#f)U#SVxlFh;vD0Kaa2wAg7c
zwW7*tAJ=2;6;Z2#%;`3JxQ&r$Db+F}>Y`Az!Rn?yomWD47h837m8qK3q_l^+e`aw+
z-9EqB>c+r>ExK%LX522Tm$DMIMU_eUM>TaCLTE(Lfe}&fpI&O^N7SZRnIPfbnb8W%
zil`T2p_7840_;ow8k`#o%J^dHo_R9mT=kqKePyUe=a<?r1<5k53h5iv>VcU-dj`gY
zKB^J?U2J)VBSU!qbU{y#h-y)wef9kM1O!SSt*w(~y)Mg4|E`&`lDuC%zs1U8xwB~V
z#_44S!WLEWuoP7o5KX2kASmtzx@5=!0ojRX7UH>xnd8f8bn^P?#jKmEkAbgHabYMZ
zxa#et*A3xdxQ~??Qy12hhI?Cm)n}nn))Ue!3HON{z<N~|%ld8zmuLz&B%*q15>Xe=
zr-qfUK2t3aWSLZ2SW^b6?tnB88Y*O@mQ@So@2}3X8mS8gu9??BFRWd2xHQa>pSr)g
zj*`CWjc{uy+Zo;F|3W74pK4|$_2?GQj^@&^hx!J5^n)ul<dss=Red|P0#ug(>GOHT
z;UYo%`$`7ZLyam9_qPsFXTWFl{NfyW%OJN0OKHEJK@K0L2f3wMKt*AhHvL?;pn_+b
ztXt4x<uGOoCOvsH-AC2g;W8k<V3qN^X?AJ2yLvBD79IetUmOzngVlp^h;yjAJ6LDt
zGZ1Xo|K6TYJ=pGUWyRD5dGYWdD@Q#$xg<Q;Dp2`=Vh$Su6?zDlFEG#V1lp{a+EUOI
z-Uq~9G`A!?kdD8os^_^-EzBzBxtFS|4C+>ou_6O4OFg2Z6``mgQ#ud)Ayw!5(s|2i
z(s{OeiKUm`zi!_<aMON+JdtG#ME3U#E~eIXYy1Jjnvr5yrFuGFPBG&0x|&iZ|7t<m
zp7xR(3b~UvVmY9En9sKMQ)ix50{_a&LlX}#sL+HPPY|x4<cH4D?%dbA%xPwcJtdiN
zR9!v0PRMNof|+HFsO7oxK2vR)Dbx~EcXs_DC|H{U(VZYZnS0xwV%{dZ{UN*TKiXvX
zZXjqK8EY`IM@ou1EE(2e$#E%54iNHoR`|25pcRefg(9-{zLKq!jACE@Wu&CT(s=kl
zC}4eMiIp9xXRjG;^^6X+@|ReJS6lg`mxjm&(jIC!$4ZZ>mnzF5?9~TYzlo^EF7>Iq
z2oGU!YD-l~C^sb}U3_gv#SA}=a64Q*P+1bGu#SjCSMV@L`i<7Zx&N#!G5!B7%U%LO
zz)23$Yy^Z4vbw8_W{Dt=ryeE!G=|yV)xWDstbU>6@~zBY2w=4+Gujr)Of_;nw4q4i
zd*UTlAGHnX+C@ECTZWX*Rd;kP4G)Fc&aD((ry<OK@@7qF-(YyCx+WAF1xA7WX?lIg
z>Hu^}csLC5!psu&T%hAImmr@GmW}SFIi5;m{nOv871pym#41vEGrIzHd8pVb9&H^N
zDYJgc7N94zswOlv7(PU8cPDh`E+#}xCbX`4SCp7-^;6%U4mP7ptbQkI9G#IB+AnBi
zdJ58ZX~Q~Vn$Sh5bwsBK#N{1BATF5BlUNdj7Us4-*u;idsP3{V&<<V-l!OljbLUJA
z9VF5$s+L=&yvbA_%q!LPuFq}M^-x#dom|XpS;r;WWe~<wwG{+&rr<lhDu=PzehZm)
z151Pdq_K2nX0*9OBtazBFFoY($d5xF0EL@UiU)>SA3ogbsh)y(!qH3q!q0i7RyZ`c
zyZkECV_u&DKZIf(PBYs|S7#xXx--pmLk!<^*%dLg!sKrRN@iLaC+S^fMm<P>u&Wpv
zqpiG2R`x_I`i?bVlGPtAFSh}7FP#apFJ4d@lB1ebqI2(AXE>yMT~$dW+KOELv(@hx
zR(5o$)$flova@QVaX~>u`J|SQq>!1920b#f=uh^p(m9zfG;$lr&ri_E3mLnh5q1#O
zw`0}}B4>^e`n-Ei2bGMNUl{ic**71yAtA#KT0=0q-lcX;Y;k05SM?G+(MzpCjqjp%
z))+awG+X5GKI$9nC|eGHXv^VCT(R~2F2q)+DPWj?fkY>cs*fs5(4GgYe`J(|NAP@G
zu(ZSdr+o_~yK0%+af{ucOsh~$V$J~P?!P)CDU}^#mvH0ZZ0kUjYa?O~G`#oSE_p9$
zC@1-m(P<>E^|xzjheU*=dN)+>m$OEGB5WgSrHaO_%+XrjUW)A{^7!H|*wD!1J(IIZ
zGfF1r@JL4T&gmX{9#*z14n59anncfI{iVC<+po{f=&)@cua@{C+GuI4$m|jaQnJu#
zcQH2;^I|J^rT<BN7XzKBFI)9?2mZ~#KOnX!d=xx-aj4G99%CJ(GF!3nXBArqEwY9n
z7_y7`Gm#;b;tcrA^Y$R#4ngbiR5&Q|ITbOr6Gfh%HW;jSTpP=+7DQlwoHw)M*8UOo
z7G4`M_}-k;K!xt=8vHcoxzv6}v%!$uXqVrYR*^z&{l8{Hf3_+1|C$NeG|JW)w0gvr
zAo8&itVncXLeDPxi#_RG)ET>*I!Ali;c*x%94j$B_)0Ee6uy#G4&1kONl~Ps%vkKc
zW~ML|KuW^LSo_BmyBZ!JbyKhonx0>ZkZVw-{ECaSaHT2>AB_*HxwbgPpbU%wF?D#O
zhH*x)8Pgk$6)d^Uv{siqD7vQEVa>W(oo*)mt=VlW2ApGB-RQR3>TlH@j6ULE=aFDA
z7BptFymtkUejo12e)_in-YDBQqi$ZnC1O$Fr1EAD5OHzDR6nGf+Mzri4(-!X?*tkX
z&AfeBG4VVFZ5Ke?@l=SQ@cAmF#PL-G)ZgcpCBS{+8AU7}sl$ELHL}V|`<2h5lzl9#
zwA}T0HRFz{t<!2>H)lF0oorJpbH^ggjj0<|5Z|0}OQ~%*zEV1>QcQ7%7gTTSz?j;Z
z(WIr{g>gKf(s>zfJ+w~2TSWC^Cl$oi`CUT+5GS6?4ArmRMr<#2?R+G;dQ-_n9p|T1
zjFuP$UoYc-d#1u7##lwTG*WCdqU4qKuY&Ra;V)uU3e_ty@&9#zd+$<u$tc^?zxRDn
z2k(dZ-fL=jGpo*}hTV?iByan;P{5|WAOPQNqPdYqO-j-H-GHiyh(EP!Bs!p7MQG4N
zbkP!7_*Pl=W`2YQ*d|%>a)j}l;*i4$Z5*eDz!Hwr676=CR%^ZUHe9qvc=OG8FWPVR
z^&hEVRz*y&)X2i*d3h<p+cRpr=8(qJ90DswV8v+N9`Is^TvM9NHD$)*lwz#fD<JQ;
zduACvR?ad0QLE1{!d*~~)Z$QaI0MuBY|5hQvzj`b?ntkb#nGA<Q6G1e^^2;1RaQVz
zgXHkw&e}%pkUym&l;%huFG4tw*tO*KRo-iQKkk1LQi9V%ubk0Xy0ltO3`MqdN_y{s
z+?e6%S+=;Cn$r{>1(H^C4hinA<~%5>{t+(WSE<+<JHmzuUYpM@{BUhth)fP4yGA->
zbhuK>*0Y1r;*NGD!;uZbkxhWrKa3KZOb`Fh(5NiQ*}=wkvfrU%qfsOKJD}oDQR}`P
zQ|rD$tuF_JTC+KL^N{OtrzB`6{1dAnre2O3*V_wt1_SDq+S0@peUhg#v^|_-p&Qx1
zgtqo%SM^bS(0J`+ofi7Qn-j5i>jx@3sh`w)!0q+UxYh$ChBeHFFI1*U_HVn{Cp^kY
zp(7r$$9nMH!CV|_=zv=hzxwb~P&3R6t}`NSuZYCEU~*LceW;9c<{Y(gK2EvgunDi`
z3}2|=%Idn*nu)`9d#pSe&Z$e*s?fT$K<jXS*rirw&qtvkf=qo<A;_%vAd~m{Y)Ia(
z^1SyGl6xd4!|^G)-b1-0MfVX8IJig-YxjP$FO8H{RLCxaV>D3gQ}FG*r=r7`sW&Y-
zdis)a<*S|XQme;GbjI{(i<P$s8KQ-EL}j!kWP+DAL{P(=5`vOsJeXy41fYB1?@)S^
zG3k<--Q7R+91;tXqEE+QN$Ay%Y&9E>Z|~dgU4gPl8C+c<TrEv@u@l)e=bpNw%`7m^
z5u!MPC6T63p2Oy2$0gX@PcnP3yZWYiyp<nQUj#g4=_~%J)jy{Gtj(O%c=9T33q7NQ
zGg<KS@FnL<ActO&i27n?Ne4?@B0BBISRn(T2HK)G5uG92cy6_4tMCra(Mb#!i<%Qw
zyVXfzb->?~<v=M<UJiYFsyW*~;jS_DS#~4zT&JF%D!LJ~xF_1kbn?}OF_}$R{rhwY
zamiFqXAv&~LZ%>cWSKRM{MnZLsEtEx)1Wt=x>s`~zNF4NUNfUs#9o|cxIu6=Of`2Y
z=4~&vZJNw2tajEq91ty&y`@R$$OI|Lu!o(RprXzj6JFHsHSLY{cD<jh`H}@etv;M)
z`)`w(HGG0KB&IIOLrcq5FU&^2+g4SN;dx_blTqNBX0~d<V5Tkv;1%wPx4=<f=e1}k
zVoHS76?5v<d7KVQnAl6RBs{B+x@K+#F>NOP>5=&o9)&r+0hdKmh?^Dz65=M&U3scG
zy-hd2dTtrbBTAaG5>kO^HUYeYAh@m*srqz47pdoQ7?|BA+8WAoIDCc&L7caDQWug)
zn#)5*4@(tE^E1lN4s-tSa}>2^BG9Dc9<Ia*xlWGl-tL2;3};xM_}&u_vZbIxZ!s6m
z-K)*YOH6QvF=sm7Qe?al@h+vR8Ba+0?D7O<dnJ>%J0Xuws(M8pa4?$Y@1V7>oLP$A
zTMBR9x<JD0WF=wtg|mtsW{0Gj?F#k$emPKL9Y0)CW@lNq12wHvI{V&Om@_<+{h|6p
zSZ^x}gPv`r-UB`iJ;rd3mfG}a7{R5-gagC7Zj9-8t5}s(SltPk(gg8SJEA99X1EmP
zcTJ`up50NDcLYX9ZGoLLh&650a-%sdWf*6(F5H7KP96M-+AFfCHM360{q@u9=}H&0
z@}4)H3&7mdfX$Tk#qH>X(7Iuqyt^YNp*tmn6<34_J^d<V!iaTfFO1*`BW@(t#*QLx
zLx|_<pbHVrO*4(R(kq&o+>Hyg)~$mhwR{?9DqOxmu#%y+rW4trd)AVgeGO*-p~DA^
zm6+icN8F0Y)*-_NWs8X`)WN}TrRjl7-16(yBIA={j&)}uuXh!5d<+8%D+!U7xq*(0
zkm{X_IF@}PQ*F(Z5L$`)C0duj-c}|?VDFK>IOAeL7YNC0(A{01CZW4YTa?V(j=8ST
zG1tukH=>B-m2l!#2OY&UmF>yih4lV3+P6Qo(s0+?Q(MB8_OgSkM*F#}0|n0(pSw|y
zzO&V%O$qe~k`bC{>eME0)TNd^RhNvJ>35Vo;t^PTDi2RY%i8X=zrSnH`dO^V`V|MI
zKP$C<6}Nt0Vim{D=6V7(U8KI38??H|qCc^EhJIOKWiPS{?%?OX=I0K=cm}I4W`qt2
zVp?1{ADz0t1nKWgtFR7?G+0DMuUpU{V&Y}Oj0p#Zf%lDD8I$1}i9#l*^ZK#Gz;BvU
z2BgE;t-{e3{y#t33ccZ|JR`4|0@{B+rGYoZ+3(Dy6FJ>_a#{s%^40x0O%Zj$R0*1b
zK$q=XY8w2rtb}4Bs?W-^4{3eVIycXq*2&CeiB+)1o)$l4THVw(GcAV6(eU#%bbA8b
zZsV+~zjd_Q5{G;Tz$(x6En_xiybP!(#^`qu_0T>NKqRq6r-e^YuS`KjY@JeJ^^1ts
zSfa;&qaMGdcH}e}|DA7q8+V8H;cEHmKC~YNwg|BvWzfF*2ciA%xi;EYPPNhgqJ#Fg
zZM0u0Xm9Ko?K^U9w3m9RsYwE<#0qQ40-q89cM+O%<`{%ZR9$LCTlBm4i3W4uHT^HX
zlK7ENQQ}L{O&d?IH!5&XCXhYeR^tAVrth&Vl3A#~&*MNOJX&q42^}4bs2R~B#2>`^
zc3PQPQfcaPl4%;+FVAT^ICa}PBif|xBmQppsO`cD{vmH{-)$&gbZP0RsKQ@)59YTy
zsp&5JNkT?+Pb!B7xtQBM)@MxgPv}3^QTC(`I!cVup!t_xTG*<i0t&_;(FlAjwt|tP
z%^oG8F>4)=&kzR?jjbd!CPQ5n6kVYLU7oGyGE45Sh;9;4-_LgMcf@(Y{f-J`(Jt?I
zOwtzl7A~Rmfza;>vo|d}8psE#i{Q!;)^Y0Vc@^|}kXlh)hn95Xf?}LS6@=8NEqLDi
z5jnsR&q!?>JiNcUoKp|+CEOe;1wc2ozM7MDH;AWwAPz7)5w4@|Lzx;OmricuBA0~V
zTr=0WJ^#hIluY6kCNY!<b)19G)V3vpU9<mcFOR`xUZTV$#dak{yKl2uugqw$eR>_!
z*I^_oo9iWR!1gc)$nL8y?0nVDov-T7uUU_Ejf6a@OVK#<H>L=9s^4Y6(|dDF`DJMp
z`XE=RwCFS&v;QIZ^?vyM!y~v1CE@&*x~{q`6c*7X<5=ad_oL49AmC?DvFG`kCEU13
zdxo}ggHF`$bHWlud<(uUIc|EHgH*Yg@^Ux1h?KaPlqxVmd}3eEsf%z9rcX?ytA+o2
zU48PO?n*qA6<~wyP!5p}V!93Cx<t6#!l^b|-$51a9#g-L77>~~O6qUeMQC=38=CzK
z)vv@vW{YO)Qv01z*`Qy6DNEI++4`R8I<8>y82&ZBN?d6p)poofKj#JNTSVPQwA8N&
z$KE(ydq3-IP}9^Wp?XzcQ*ZqYcc_jh%}{q_*HN#(+B}`Wmq@F4fomGX6Zdtf<hN>W
z>G4+HXjIk;1NDaNVrutNuTPg3x$24RdPHccx(_XoP9NGw#73EVY>c>3)rNh_sNG#X
zc5)+Rgz_bdWxYGFc=$v_>PD;8${m9W9#K!sZouQ99*CB4(p;t<pIt%off02%<|jdt
z;S;g9tWs;p7;6MdDCYWNwiz&cJGUoLiJw6Q{k7Fw-9HbF<wWaH^#GN-sf(zTt#;1U
zczA$d8m+Kz$}2O6a3ciG)9h7yIZJLJqR4%cB8FMVhxMX*kyHH<9nq#PUtk~TNuj%B
zsS1aATXu~d)6NTR1=S}3JF-ilo#bu6!JXTc4126o_^dPRuabs+BM~5a*uGn!?`PYy
ze04?(+uC3qsV$n{Zi0*(IvHdPOiR7SG<4ubkrycv9e6mwVccOV<6@KE|2w+EVjZQH
z1?>w?|L+0fyZ?O$!m~##x(36(o4R0rR0L&Mou4Z%h^Tr>U*FDG+qvo|f^loDh>ocG
zB!jD`>if9J56E|8t>%^;;^0<mqFfN+Ui2*SG7#7JMHH(34HrmO%@!Y3k=h)F$JEkV
z2?x(q*KwTj8yK-cu5wG<_xS~Eh58<j1i;^Rnz%{L0%OTV)K;!$VZPqVhRM^*b3|Hb
z^R>}7U$Hia!O|rtTl9YISZ+%fMv5(Nto}wSo;BCpOh2KS&W|cpC*YeB&VMe#@yDHW
z83dQuBWh6^G9)x0-^%_4{FI?ypBHWOdlkeB)kfvRxL#q&VK5iw5v`2*=Gtf*XVPJ=
zSn;D!RboB~j2q{h)5pd{Xr5f*w$%1;V?;eUFIp;M>%ug`rY{7{)>vo^v^Lf{E)p7=
z%P3LjE<Qb)t1gnGZZ)(*{ZriZJ=CA-tniTxV1M=g90Z5>v@Wj^A+H{^N~zQ+bs7_O
zcxLWb$c24b)aQwsPF~bZbsG+JnbWH(bXYLL)iK@wy4q+nOL?#Msz%j0_~CjWoBkbW
zlACt|<t#amly`NwVKUdfwi03cJgm|;(uU88doA5W<f+eQiyIK1V5=Tx*{<gjcPjzg
zH(&8cK?m2&BkU2$yNo|k)jF>Zp?#HQh_!!R3LGTxgnkU3>OFOSZsSt$WME?oN7M>X
zS_s^i(nALX7oD+)(mv{i)1yV=AUxnk%BZ|<ewnpjM17f4huSOWJWTS8(@9*Aq2Azv
zSu|3wR%00G^Pc7aj)Hcm2Z)EC>?PQbB@liB+Pd1%;2>-8i8)D7&!XWAzV8dxIcxBA
zZD>$XzkDFby^6PVA5Wr@OT9;>US)L37#QRbbsIj<lR(+6^EkY0tc@0_mq_lQUCF00
zvrP3i=FD;GDDhl(BLE)<K=LbkNPa~RylOHH1^j1okeH3NLPgq14QV9Wm<mEknd(kB
zsF!-VmfLrbOf!re8k`6Ag=VgIXa=g6HIsSwQ;&tYYA=*`fI}PQ_WFee%KfMoGCi=k
zLX=_kd-&Thim<(Af=23mKhKb%ms=btP>LXGQ?S`alz5GE)w2<tr*F=tl)mNcR$g~g
z=dnx6)JnZ`m%gQi_;DNN5`E~Ie1~XFQOk#E2Wv98m${?pSw(Sr!wjvcAyKtVGs8cr
zAxQeINDPfNIoEWM<`E8h9$J8ika^H*_AtijHtytDL*owp4cyi1im7ndYNM{s8J&#?
z!<hM+qy=Ye9|>~MOt*?;1<WV{IXc)Q;e=o>*I%~-qTEaD>4_~%D~7YT&I=6*YSvx>
zYwxFS=X2I6cskn3C`(~#$l<FHk`$Z?DQm(s^K=Q*71FXU&}Ff~t<a^chRAQ(A~kB8
zHEPWobOyCTewk_udamYHp^A+}hTBv@A#$bBY~MnyF6uiVS6#c=Fl#c(DPws|S&}^1
zMUh!3DsVC-;`9dgiBv<CVd?;l2&baryx5hxA>6YqfWkqoje*ixqXl_5eQk*qRV#3q
z2xi|2k*Y>;gym4l#wYJ|x|2*5uLH<G@rNX6P*0FmM-jNs(g$oC=QV|TI9@qdLvAz5
zpy2jG;&=~NJA<XT&12DeHLDDEKP(bm&f9sY78lmWQ3rPhom3aU^(vLu6b8}vIci?S
z{;uiiRc$)pd0!pkG}y6;{%xBcb<?4?t)zNkHf!<dh*|Pwc0I;Je{~-AQeLDH&v=83
ze?zF%8h`<GqLp_)&)Qiup_tkCK@tqG2C2Vmn7!1>>GGVb7UhUj$zu^oDxG!~(V198
z$E$K}RVmM~^iaObj@v^a@&uEtZ$$Nx!C(N%%5TD|A!Q5Rb`-R82*UU+I?!1tXeUZO
z7reC`yp=NP;oP<57$j0|9mQX{As89TQmvz@P(|xpwydX-6IfO6^(_Njp}J>$Jy3?L
z3%Eombu#LB?53`weYV<0K9T{f^2!X`avH!IEObne54#1!meo6^zMI@+6^#i;kpaI&
z@c_!#8D(LV9WLe$nPO#LVr4|%K&RBBh^TKNx2QT3*hH7Bot&QxP-kblRwZwdVi%;B
z;eyUokI!uaFyyipmjv5ugzM*J;s2tKw@8VgOC}VDe{U5<R91u4BicWjr$_KWS{ZM<
zk#oazb9Wk;-(@%YpfA@^G#XGq^Hs05@E@e}s~2e9n<@m9iwd~nba9yPn$@IUx!ykg
z3~5wFxmS5*FtmS=N#v<VYNPcLbzEp40ZNCD@-bQoE|P09od~wJ1ZBOoJ&>>dRZwQ-
ztm5J(a4w!K6M>vs18nXXUkmj9t9y{(Hyv%&g;hQ2blV<&PCMDg0CA@YN|RETe_z(6
zM<?1XblP1T3KEN)9aDdd6Pizg31V|1>b#m_c^gsx3O4B1X9eToF(Bs38XUjZ61o47
z#^O`Rc8Ta$KQ*fLTY={2M3u#0#VoirBxDs(|Ee|#OWw?Cb?>L}H3)b%ky)k8y)i?-
z>hgJIwEuUg0e*i_LH^Iqu26TOoNH1#d#=c}sJcDa82&S3zNIE^?Kc^lqJ=n=@kGlt
zn8Cjj#4nnuZWT3(>W|N9p?Z#5Ek|iGuG@nMAqm@Qu)Sps?(mYY&-|G|-ATYbVcY7=
zSX5$bNq@nqp^SFP0@)pIB~rn3Q${yg>UQZyG|La@MzwG&NnCSH`TCB7S~S;mwq<6W
zhH=S!9UMovUkM1c)GzAbqi*V4ET(vPw9v_xxpJc`8}+(X7j2On!%xkX&hSeYG(^;C
zBEeL5&iW?BW$|*$tjy@Pi27^X_^C9(#BG8}EPRWz@EUDu5eAV^!dWbRCzqTrB5^?@
zN_0a5Y{s=7?*IHn?vgPI6SRljsCKA&kai23UIy0jKlv-j8;q~Qw?r8{|FhO!qN&^|
zYBDf~wF?2C4UNeCv<#?3uKEb}mw{}9zy=$E91{wbGN28VEYKv|uFb7b*2A^U+Cd1A
zh?0o9{UYcqjkRUwYM9_`?5uV;YjkiH7dk$#rb6Z->>{ftxa%~#bOv{Vr<FlJEjKXv
ztwBlbAsCfTk8hH(ybLqoVp~hvD?>o7GXKPkO~|86>yg>^w9ZjlCdSm*APdPggguUB
z6N+7rQ(WJ36xg4%hb@*3um$54f^jj*Q{6grE`SNlheOQ~_0D`@9V7d+ui7iwR`5mF
zXzXaqdRKSuEm}uWkJv_Oivi!JT@(G117k&@+8%7&iQwF-qYu0go;Senr*KI-@L!QL
z?9bwXysWxR^Z89^#X;PHPZF}vmap!wL3wGeVVfuBu_@G`oort4E3II-!0HuK_f?yq
zFmK^|6#j*a@9O$$c!8U`>h*Aib`g4OEsh8X?p<C`E!r!gKp)g<*K9r9o5MQZw1Au>
zh=mHOar(c5<1>Pf8zN(@-ecItXCorC3n@UuI-kR-gcbw_Ef3<Rxz@@%8v2I7)Q(z$
zP9y44NjFGKCXDMVjMe-3+*Vqk>0HH5FFwlEL82&lqgrY?p4Nwu41Mezo9aGc=o)`3
z(G^5a8vL=&8*zLi(%JyO4_@NO(kt}*ADbn*PE1{uT|tB{*DL>OPCZ`Z^rMUVEC>&(
zUunl)6fxRF8(^)dVb>7B@Gk13zFfAnO9Pw04*aj8s63?fO*D1MeCZ@xJ<So1bh<vh
zm1mUgS%}j`b457EB5G+Ndr8n5sJ@<F${51xDe>k>{l90H5W$zJE{NBu3u+p55Z~7f
zOe!s*4>^vxF0+g}4C?F|G8U%zCZytwLVEjHOR<<b8y#1mUP~lt5UAT`H7eT3?3ZQB
zZk4OPoFfD7roNrU=Cd+_)I+}AJHH`(ta=yUOa|JTd({rSG|PQEbwr7K;Z6qhbXT+K
z$UVCj!Kp-WIyaYO)0Cs6_A#yg%~8{Ux^scdEl1s3)2!uA3wtk@zd0q<+V47Z;ZMy0
ze<GGXlEiP!;)8&snt@iTu~lTIFNP(fqr7^gI`oU6e)mW?^fRdJ>p3{4Y-W;MXiwI}
zDF&TO(?sj~XpRxtUiP>?&1Rza=GsiOBGR6Twopq`;zM)nEjyVMUnHVYuQDSLR=j?;
zA;qSyogu|$GfYU)=nWoHZ0wK}*%U3)=_|025XUW?h{%%ML#ILO2=xjSA>{RLHTqT(
z4dOR@89&%BXx4z|OR8P3OtwM~6$*S!g{2-UOjpmrO489yU4;rAQo|6z1`)=4zPiOw
zSvaVg(wcSMySw_yaw~>&=1$3)3R%8d?IlauWKNcl1NCWI=;WZ5l~2uU(*!C@?9hjh
z(`sC4LMK-#a3@sp{5*aLq1<MLjxvO@W1d4OS6ZRtf{@`Tbx*Yh^j~VRD#m~h{U%pX
z7*SjB6Lyh=XY#Oho?gx_>K187b}R8J+XRO1(L-UMrnRAzCkX73YFmi?jnlq-_85_0
zkI!o&3uU(IRR(ZuaD?ZDI3kQ!zbt$*qu*XBiqP$ujaW;hrX=NC$wX|RXqj49)4~Yx
z8NLb1<Sh4<*)sDU>a8?l<bMroHWJDu1y{_GOV(kPA&B>yDEht`E>&tVxo%<!7Dh{#
z-u3{C7FFK`j2HZ}1y~eGEeESNY4-C`pe|p%jRg1w_VQ&5nt7%JG}j=q=w(7KrQi2C
z-tc!kkka>v5e>3qKN$%fDspuFf|iK-`)qXLULsbSg2j=zW>=kq?qt~#vzoy|p<1ss
zmHkzlB2lgAUQf*hd3v>OjIx7nn;mBy)ISfh)WR?gCGM)(W#ad9_SBPV?FCt!E|Vig
z!ns+(6hgc*{7khNQ7S}z2JS6Q#hXYuB=}6;K4ccRrWsCsd~UHE3E2BaJc(KNRjaU*
z1ja&mOvv>`1sZu?&2<7U2&rw%U*zspa}jSgUF)DOuaLUi8S?90MBYW!^`thkMz>Qq
z-f-&O)kVlOQ@zRzBv0kJIDO^$%j!~f2b!m(=DUFXIY-?}iTFA`ixC!#a&X@iy-KW1
zIs$a%tYUu1X%s8;UV5>%61*dO%jxlUM%IZQ8NH?Mw@?PIoK>WD08tb|FU0p8h&OjJ
zO4HuXfw0~W(oJH#TV^*z<cJbyg&a_l`WOL&1tA*>n(#l<%>mpS=@mw${~zywmi7pS
zPZ2Hdj!7lq|52L@alcrhgY)#r!@jClI#qA>R8_Ii!FDnbU*&Z@Sjm`eagU|Pq6IdE
z4%10tWAG*-!Z<5>%PxkqLilzE?2rQq)z>1NgwHl)wD2O61h&Q{@|@T6LP<c*^pP^O
zU5CY$fzS~FL~K>$R4ZeW{t4ek)GequCNZ$=o~x?sML~?HBP0?)Hdchs>u|AjK8Xrv
zVh6J3lDAi%>+L?UON)mWtBcjidTPumk*QaMeThEJl<IiaQ-UK$Rp>F=1CSDD0Fnik
z0o-84$H)ZLQZ&mPj!m8*N1q%t{v&`p2R(+&#=37VI_aBf`nr<@NLQpN%moB-zyAs}
zhsUC=H!TpC5dEmOa1?i#(~rFQu(rYbVz9c0ylr5dC|Zrnp^}8S7-!xFJRIV2dpnmM
zMA9d(pMsRJ^C!b-6zgV-$v&))+Jz!q?+jNBQQ_CHMiuOeJ53ybuf~PM8X;$5YV`uP
zha8*`pAux>(+qC;0#Ws|)IS3l%jzX^Uhk(GN!pF<(Rm;)3x|#fGQ6(%(JIV1?wcY!
z(N%5C)2<PiB;LS_Bh=!IQoT_<BX{uFs9H4JzdcJjW!i5sZR80mdR~JqP=uynMoD?o
z4WiSOHbWKwH=K;;YDT98%v#izafJAteR?av_EQ(CRthrInc1a=Tm{S$(njwNj8I6v
zS`z25F;7itw0bXL(K1AH++TK$Ix?KH^<I;s!xB~VUptCQJXJdUlw%jdZ3;`mr>go%
zEm{v+u2V)c-G6Z@0<XY!lm^L6T?gqsho44v!Lt@%7c9f7B-jw=uHNUu>QVM)J4JPq
zXjY`CW=EHUBL=3f=~9M2`k^_k(ufE}2#-G4=RpT<2`<!e!eZ?QI!ai^I>GZ@if*1|
zH?bKZ+N2uM@r8*tXSC|Q=c=kk2sx}?2sB&49TD}3_)hHVWxDnN^{*T}^Y?0+6n08_
z&8fZj?Uy;iU47M6Q(HL8W_FK;+kjI>bi!5GEA8lCW+>4qh?sMu4EIYm>>Qcz<1+XM
z$ofRdz5F&7aM(xL%b;w14PsS}z6N11wQ!b5w8RZjxdI{k&l|OJ1kyKB&x{E-`l=>`
zG(8e!_YdgEqG&yo2?LIR8J?I$+`~j@Nt|V5!|0A@N3STSl3k(72!^6Gd~O~;Bmm>p
z02_v*t92H_SjP0VKoFn&IU!Mf@<YXWjLuSDW1ftFVqW1oP=53%%;#o$JQh1<zDS&&
zGMq~nghmFf|B9#v#=~GCBbva(oN08v4Q7_K1Iu5kXc4QxMa!|$(`Ax?>pk2<b|Fuu
zjKx_YW$!v}F5jA5E^87~Z{w+#l<pTmPeO3lz$(4f_32=Eto2K^aaya{Bz<igyq;!X
z$&JoRUzEdH9Bit2!gD>47hxqUEzsYY&mPj7-Y?EE-F-SOo}#<P<nGp<VQ;e%6-pRZ
z57s@ZCRgaiUbUdrS?fA`ttH%8s0A<NM61_>VErIgs=-~UAwh<dt^OVm8)F2P>vbU{
zJ0t}~mAMqf*10$=rvS2}JXr(N-&xz_VBL<c5@ZZpWRI>DWFR+5a#c%^#coAjg%--M
z%#hQ25z2n+L4-4Gx`+h7qKtkxUv~Bab*XA2nW0{~?=ZJ>&;u9E*U?0GAjI_6umQW)
zYz$0F#M<{$1VdVMi_})nW?{u|o<XVR=$G(hNEh!(HVV0iyE@!VyEOGC;-P&u`W&$F
zZO91K8$w(#Lv;Z|*y>`kVg#rgL|AE6fGxZyD|LN@kPgfq?(#_8sQLiMR`>w*W&l4{
zc&xf+0lp+!z&w}NvKQ*DWm8_8h&S0+V1k!1Bmx8}uAUzU0x#YTVn(b;N$TH2C7H2V
z5%nEmm;J$E2n%kEwlp7OJ5^Id$1vPyYf$olg*JIks41jltbMe7K90i7SiTi~8CT)S
zDd_Ybj#>12U#lZNQfzTn-!XE|qxA?mu<BsRHP)WO>=2|qEl5+>O7zumtAu@`O^iud
zE68C9<RIbr-_IAjs@=|<+@CQ}+mV>Bzh~%AR{g>tJ(^|b_5iTEvmWF07|sbcIAaK4
z)QT~RUwnk<9hvGzJ}*(OuBw42!$0K>z6>J!Mf>b&^<+E6RxgN7&=j_lJ<m^Iq-u`9
zSj!e@+Eo`44#O5J_r}xMfgo%d2!x@UYKwsf2EMUcgxt7z9_K|5^{8qQ8C#~#oF_XJ
zB(z<n(#P)AZr_zqT^6Ac5M8CdUXyU;+P7<bB(U9C;V)~nDBmr@cfY`0A!XyGTp_xG
zy~eGAUv0Xw*Vi;@#NMtEdr1xPEgj;u%Eqf%!UW@b@G7pzYb*#zu=YN>o?z`V+b$33
zyj#9G|J_AYxr}eD>Z1{Lwe9n64W&ZV1!M>uf<1aHp1Ag$bRlOEXoWG=*iDo<4$vh~
zKsJoojOv$a%j8tM&Qf6dtSwi!ejj*<t{71ScJ6223_hjdG2DvR8Mb{Tmtj4!e{8A&
z9in=?!^b<Y8$?+n<cOSfR?ZqL_hQXro5^vxD;Cqn*^Uq)D~P-cNUjBt9t0*7S^bvq
z;Tch~J`-~MnA<LyY6)JXo{=#uH;MX5mYF1=MZ@$8Xi?UBsGCohj1M2;y%sU<7(#mJ
zXcv4`r7x_aW$(8EQR?$0fU!t7U5~P1nu^3fi)azi{;rUtH!YB~P+bv5$>HlMsdTve
z4XSQ5NB!ynVn65(FMC9l8=uirc!l+-jhXapmRz^&q28{p(4=;=griEQH_op&XVku>
z_@0xN@v;~zF+^ERwTKT5aZsMAUJ2G&1Ec-PV(}`6L^*8FPZQNQ640;my@Mg7%97nh
zzqO)=>b|zg{ymcI@n0-qUkGeSM7@T><TMua-G~IShucvc0s5xsL>&hR3!Kh`5r|wI
zi0X+5RSgT!A;`MQ8tx)D4&rhomAT&_mW>V)5Unp|jDQc14_h7BnVZkD)smMvbkcU_
zTl2tD7I-{B>kwiTzm8|=BnaiET8hLvzCMgNmaqHRh7>8yF{F6JkP>fKrt%t6LYEwe
zalm1&OEq!lYYbplNqV{_Qhhxc6rD`OcSZOF2@t*v7m;+hxe7*!st*HnCy`xQT<w*>
z2&}yWI2_lC%$r21Xv6D44(VYSu~1D)5wAw`TVXO!P>ATY`>We$5!$96OKa3Ye2e+~
zfe9uPb0A-Rlqm}2zagaV>a8G3spvmfRSDseEycp-+NtZkAJwCjio!<cYxR}xL@lvb
zsTc$0T$D2X6(VCbogheAo!Q6-tE$j<$t3`5WYOWhm8m%GE!Ia{OD|-0%35mGYVWf(
z#<FQ|95u2`KI4c?E!sE|=Ul$3Ly$91yt+hkh%Iv=Ur5`9U2=qD%ZM)^8u!{Io_%)v
zIX1QJklDo472IXog`II}RVs=9zG-{uykNVwV?ppk^P@#6)UXdst7WvB0Fp0&YQ|b4
z)Yw#}#U~D~Kl0+bg&Yq;7I%|RL+q8Uu4UTxBjNfb8`t00{0O*q_rWjWeYwin+Zv!Q
z%ao7PpgnMV8pIQ|<yv?p;G++Uq|ox!I6@C7Fc%g@j$|*k*X<lmZZ#FI$=t0acbsbG
z!*XKC-Igh|bewvjDiyXbabP~}h1oLGB#-f8dn~d3F9pTi&sNW9n5F9OlrUFB5_A3{
zV>fgDsNJ0Z<n_^=iJ@S{@<U2uBc<dx2OI55PU^5^tW&Z{LtAAi)YnhDk{P>iLslHC
zPfWr*Wz)G(--PvVO%l6S9R3rWyfrAAd#3uX){Y{R-WNK37&8TJseXZ6qaEyi8N$7u
z<QwcWrsHXy>{u1((;z$&wq7W}Rylot?kLc2p~mh?o6;tq7)UbP6?hYqH)8K>8&!$v
z^f5kKqr>KWGiX5nD~j>`6~vWz4X?!MZIFmYvMac4gi;v5mwRX9^4kpn9)x14zj)^B
zvXK&@B&~A#O77{f<RMDjZ)o}2JV8l`qrmz~HgyPXONY?@)?vw;9YTA%!!{pw*yghi
zOXRRFHFhrTu;i)^ORnp%WOauncTnQudbn2xJgzAe?l=QKlEWP*vyW`A6z#xstm|6M
z_5r6=5?v`~8^Jdfco8<4#TVei&b5W=n;JN2eLt-gdD%}bBVa|oqzLO_AK<s~eo0X@
zzYO&SPK%^ZCOTK@(b0sCZ{p<Lxt?zB*k`C$`2>wV9|Gi$aCu+ij+Pw_7FJ;}ievjx
z?GV^s{f$FWdA=E^@o-eh*U+p)Z~UkhhpBk%Kf~D~17RPHDD+6&uuJU|D~UvMzh^1U
z65q4TjGUx*-ZAKR+MVglPp;qNt$!FVh&~cZ+&(jUo_y?bI3n<@8hD-U@2VQn%m$<H
zaQ3{JQ*Jr9S&khsJo1E$s5R7Vs+E{C8y_uP1O?|JIIL@o5$h{_4x^LpDW;we6T!+M
zI+Gku@Ikd`QCU%v$1X9x#*4LAxTi>-LUA<+xs-Ab&4dMnj?U$X;v#gkZt93O?w?O2
z_QALw#fZ1KvyAS1D<3b#+3}J%+Z*w8jF7Q^DNp!%&55UPaPX@c+<g$bZ*Z2i#_UMG
z`rlIj50Y>CiW<}FyCFLbo3GmQnxQ7803d-4R%}X&k}ou?sk;`K&&cWfuRfsXqk|Eu
zK`2TMCem=VEktw>4ya~@c=jA@i>Q`Etcvgi^`wqa&sUeI(C{E3_j&5P>`-OU8q9YC
zdto~b5ZmG#ZeSOxwF}B1td~eWD5C!AN`aZL?(HJ3rz6#M)5~byPhCtfmUsYmOyTt9
zpIGs~wSKB@<9_vUUbaoIvwCnFgTwVt`GzWk<<JJs9j@NcW3|?3b6{PT^Q{5j{FbAY
zS+RnIIB@q5i4BB-W9sH=vC?%+yVw<CI?K}U<Xe?uF+W-zH`|&I?me_N?#Aj)?WG3h
zxwBeLhF%}6YtYQ}NN${`?|}JiUbEH8fF2=QNfe7qQx0f7s@MS}K0TOEJ?bD)Ul&hN
zx-Uu8hDK~v-&gt!rLK?0SF%Mbcr$U-?G!KZaGZjCywI|iczE)BTfV;LOydKtRyi2$
z$hwzng~_`=62o&}QG{zp=Dm0zoLd4SrpMwO(;~_9kq;p;OPx)6du(}5;|ZR0ZTS=n
z+R99|gZW|{%*#`tkZ4Nb(OGR)biES&zUxl%SxI!~8tu(~K_iIuxlK@n%0IVR+}U5U
z9y-sa53k>AyyjWf%oIJHMFt`rahs~}0t(&j+Xu6rk}fe|jy4vBukbPhGsVOor9|ZH
z&nHPs?JxATe3#fgw&0jrMRdQj2X|F>SL=h0Wpm_?kNPl8?38$9_ybnq6~qh9X_C2r
zmR4tu+I;}ePDj9y4x)YF%y8lD3(|?rnW%aC!B|-e#(l`Nm$-C~fYOmS8o(n70OzIz
zumu2CY;p?BzhXdtLs+Q?G=zks?E)+%&r8_|+j7OXPDBV7jO1@-<Pc4CmzTGY_Ket{
z*V2ofzcL|?Wzvfy%_-*ej_LTrPIN3j6ygM`^l7U<>Dq&gLSl!9QKyg#>&RY4Raj!>
zmym!>#3_sNembF?%V)W{A4*dW=o7+-w0wJK)*i^W4f9gTw=W%7+xG<4CI{BRUJbF0
zNDj>#Tg~$M3Rhq`a^xISzY`a(oH$GLfY?~=4<Y}g6$9tE7|lSA9?w*A2x$}m=QLY9
zEu1~#r#TpTa)}&0?r3-P=o`l4&e7u~q-bkrXSKNJLVSjg2uPy8t#?dXJ|C370R^vM
zOtpbN>AHSaU5Yusr#nM1O*FN7*?Fsdu)cLF{XP!N&VEZAGT|5#Dv;0#$%3%UlvBgB
zI_yh1b@I`A;IH7Z6KTGYFS#dFNunJhiA+wu;VyMF^@qs9>1gWWz*@b_Z=XBk)d3|X
z9qH}pa`w1Bw#Ri>`*D3+V`rH1jq66nb)+oGeYHU&DSgE)y0|E&uI9R|=;5zx`b(*X
zPqH$GX_=8)4VMk8x(r9rcCt2k^l{nju4(_R`Goo{gz}A?9gC`c3x`*t!tjZC6C%}H
zG}lFzeO~Sx{3Tjx9UN1al6F#}hL-jaBc@a`9*V4cXdfL!#$bM;7xl%Hf%*RYBDGu<
zJAV`8IqU*kDYyc#`m|})Kp58xu0&7Y0k=)S{R41U1J3@N05{eFcZ~z?@`2L6!_ocy
zWO3NP2E6NmXa7yWbCtlGomnsJ+^pY~VZIF5TLEkTO#$|H2kgJ#-IU0bNJLp#gUpWw
z>~ny<6R`H*1lW3K_GfTRqv@|+-vQumg`B&uWtCZW;t9jVAbnfS>1){j@SCjgBTnmk
zoYvc+d!dtSm3=-a)iyiTo}!wT{PpuOJllyc-nBbNN06z@Nr;Yhqhs#`-f<V&6z~f0
z1_;xfJ>N*EZ|PQRs8a1Dr`p%rhB+ot;;zvmRQM?QfgIaOnvHduT|l7~vyCDtahqM@
zXy}i3Rznw@yff3@!F;e*>mgu^Mi-^v`?FBy#KzEx)1=)DXLQR^i8b|KUnJD;)f7(C
zOVDzPT&#F!Zjrh?QtbRq;9!*l=xPVh)g1tOT?5(<pj7~}|0V!!b^u-P09tMUCD_}~
zkFBRf2{L{KcsBvh{+od3V)<UQ$DVRK%)1|7WH0?=6uOHu-n%$0Y)Bl{V)EjP@5){C
zyXQ*)NH#)qI|s7m>ht*(a?+j+Wt~Mx%y<IeUqbE$M{|rAQ?DYi$8&;y1JRxu>ptL|
zRSV3RT8jT6n-H|Oflv<Uj|uq;|CCS^P9IHVu6W^b9gLJizQ+lU7=o;bQ@5uYQ5?=D
zw8m*j@QoSGdBEzaULhk)wz^TWYmJ9$&RY<zHz~Ay1G&Q)$WBrtXOo3%r#+Cj_HZCH
zJ=bk&4~1{3%1}ViOL{Q3I)k}B^<Z9d2D2Hy)|g%xW_Cz1iD~d5rD<140gs4$-B7Tp
zwWVgh4&QU4Mg^9UF*1CZ5SNHv?^vU=+=n~M4Zi)$Em08#>iCev<jQJ)I6rg-?tC4^
zLViee>KOi|ZtAtUEMGzNR^2bD;`Fy~eBCZZ_CP{0b%flR%2W#%5d1omtQ8{KFk3dU
z<k*oMQjN!aT+5NHn2H}%%WWNWvyZuJKVIE1uf?)v8$-qieLc`Mo#_ZFA+$AuQTn-=
zh#)^sbr$gs>1>0&xHoIMkRhurvbbugUfK_xrTuG4<UXgJJbC6;x{NT}VZfL52n%Cs
z8&m2pb33VtA!n*#Af4$4nym2eyi2bq4vI-oub$^Npb+=<;kXfc0(z_idb<WqTE8>d
zO*H5$7Z}*$wg-5@u3(?Z^)7+^werArg~~tlvJHu;Ka^1GICY@y((qyb9cJA<Hd<3M
zSL;QHyp1n58>MNLy$tsdsol~1h&Y^Q#xN+=5I)p69Szt*JV2uS?j7<T@FLHhAU9i~
zN`c-TYO|s54gQv<1pkeLzXv&F5(I7tq{1LkA2JG}ZAt`-=y<5xsqu&~?to4bcr5YY
zajiopOZCpV(Xw`$%|n)Ovr~8-TXeR3&UPn`Pa%hkL$>uI)wVm;?$gx{jH&H*wQIfA
zT%^ijceZs<Ox<Nyd)`~^69?K?y4vs<dbH{E@7`*Gi|xJZVm3+*?R>l1m%eItuWGHX
zc34b(z=u_23YXzt*4m9sA=`n5cL`|RHQp{!w<5Gxb5<d*_z*jnMI?RY4)HS(11ujE
zka$lMZzq9&`)l**axQ>M%k$G)=qX>FQ6u-v<juKUijp^9&ew^m&{NhBj)}u7TlD>>
zoDe)8`+R`XQp#70-LblO#8qTwejArS##_gz7cAQy?E`R|Q|&Tc?Kt&b%4!emY8XY=
z%#|3UVnrZHicUA{YO-hRYL+A=OHu7(U5$@NU4{=@c8Lvmf(7k2hf|GlX;h{{^>4^_
zBGn(Tt3REx`W;l)j@aeIxa=l8DRf{54osbpR1z5O+JPxY4sVAf&4~>Ey)e|E{gltl
zmOw5$<|xHZx{mvh(bx{A)kCeBgU^0Eg72j?Y_$_*)o?p<v67d4)fZ&zi2l)jNjT|v
zJndg{0VetfBD$7Y(Vq!w)U$I);AAi<tIer)xJ4Jd<P<!>>5^R_Lh#Ai<S*o+`=bP5
zM%COV^G;%iiQ0RVTZnaW6JE8uFAAD-V4-S>%z7u#_P^RvV_hztJ~&&>x0#rH^-Mm2
ztG`?2|H1rWqzwchN&PZ@m3jY~Gaw&#Y}1s7=CO5-ti}j+3ty6N&ud>xwU|0<HjAq6
z<whan*hKC;nqbiVJ8JItg?*rxV^eC$bUWEm#-kc;NwdF5<EwU?Q|&Tc?Qr#8%4(aP
zYM;**XeGo|rGmBt2W2!C9j(u4?jy}w{#GmJVj2uk8_7;6%GE#S;whY{l`Eo*MY)m>
zj2EikH_L3)CISGAC)_v8#Tee^I%$_irqxS*aGH)dQ%}mxN+&T9EP+1uZ@zEl`11}2
zVYl!tpYeF5?nBhc(aodj_3f>JTbvHw&1|ECfodgLTu2KgikdlaK#4t0eax{FW-6+D
z$kt5PliR4A%d~Bx<%&vnH`il@Q<eq2s%d>Y)l@63&9k^A=~r0+!tyR5ohi&u!YOW$
z@r*9oDhR^KhB($o1wI5l!=X-;3($h%Z|C5RoN0Ca6#QzrM;6kwcna0@E$z;L{8r$!
zmoV36eNR;`s6kvJnZBRWKFrm&<Mnb~#leZ-bO)moACg3?rZ92d)1zA{OQ>$jBxrPx
zmk<d?HX^bub6IC5vIrNKTnICt$Mt-BT&UAh%P=5hSg%F7qO9**Y1aHGW{1D|Q1>Z=
zJ0j&C_c$r3typ0S<8d1$+QIzG6zuv1g&Al}5;jc=u~n9JW<oV~H_-38+8&R;&)_)u
zaFG2Wq6M|2I9w4qlo$Qf-8q>3PfnBL19e|caU?X7P~e9`a@lIUI)6TXoP{$=30&sx
z9w$s&1v%eLZxkZAgd}StLBP9J(AU8G?ZDje7$3KjYeE8ZzpQcsbM3cQx1kodtj#3?
z)pUAkqzq&t>FTKuqkf~Xy}gmT4m6R=_n%%Y)g@lGLxCRAtP>&rw=<JP=ee^c^i$A0
zQA?9EXK6lIS}l2sJ_?sAegTM25q!i^?08;Y%{5an@cHyI#L4;Db^OBe13MQP>~z~m
z>LE$+N2NQMUcH%~{dJ~h!m)R=ncLBMdlzf$J&YWW0J|WIU0LttpH1g7op4WtXxiim
z;%KYhZ5m8+cpu#^&lc*mePN?SkF2+~($5h#8L?+2XPlLRd@*NEAyUiW2)vZgs!@`J
z>EGNV(+0~Ti6q9}i)e!ndk>5Kchmt-;sen}?vC_Q-ee*vnn$mKw{q1+u8(n-U2;;#
zO^nu8+>9Qjo+cxywL?p{duvH{%Cd(<kd=s7jH)*BnnBgEX3e0lrn8UeFZsy?K5-`S
zG>!m$s<B;eL5xBPx{go5WUT~RiCT-(hp}!^_^*r99kmrYsh3FnEioan3~upBK#TNC
zy=7cwWhOUp5Xb}~>P6KOQEN=*Y53|MplB>SjY_4Fpe<8XfWPB+Krl!U4*U#lZ6b+$
z<PJ?t^%h&bf~L6UujM`!b0mTm{9dT9(onlzBkawPXxrJ7H9HP2vj(oz%qWF@wbM%2
zXGe|8KAYO5*E$x_z%eG~*C^uS@HWBHJ^q{9ax)PZYv;ECc?d}~h@|L?AG<<(r|KN=
z);>eEApd}{%H7eo+#T8b({_o5cTU?!p)zg_qWWcUFJHU#i8Nv_<C1o^`n4<$Lw~5I
zLM`i3AMT^RmM@a3kJ+pwq<2*YPDb^QN<OQu8u8{?p?&it^_sdt<{)DIp}bb^v~zcw
z<BLf2Sm7OR2J+4udtVok@1hGLP|9{FlcFLlWVUdb%_q2K;FIV|0N}2|f*Zwv-#1}d
z>IpvN4!JxK=9ETVijPnVKeS`ECK2CMQ@oXT=o6tf=x{?#DRjuRZpP7$(`X0R)=&%z
zT7--yGWyGj{On0GXZh^ul36J7#<ys;f18Y2Y%&4?<RjxWnM>Q6Xdew%V6V;5Xn4H3
z)i}^6GZ%L|`2wCVjBOQyRCihW)Lo8!Sx>p}EGN~+s%yZol)qQymV-{Y<yIP=43%xF
zY&zNst}&W|KwovKjj8W|UJ&CmJ#eLJ<hJ5ujL%oe&dgnT!Cpj_R_FlmhYC!z+_!L@
zd>7UiEhklXo4%mV8txnt3aBXgR^@#5K=l#lv!atMBSPOfAk5q*m(I=iYJ_x&q?QRL
zE)O7T8j)e#FCfsLoW#USs|}W9+Lf$X`t^f^yvek-TN*2m@(E~g)`-BH3^l$55(VVd
zmKG!CC>`D7#XP-oa*i%ykh%eND``D!gg3|wx+J}o2gQ6Us*;e9ZJ@0#!ij|mN_sG-
z^)_ZSSY0-QkJq3;+MmbptuN{}*R@KlLmi9PS9%?#{bMT`4Wv_w1~A5G9KK2%OtuGc
z+-3F>-%4q2Y$J2;sQqop?MFf)W1aR#i$-L-7o}i^QvmJAy2Uuz#j7E!<lR9{<dQ8q
z2C$<=pQCoBx_d#3v1<jEOXZhxcnaU(Cm=hX$lsCdQD}h{sbS5Gebw(`#9B?8Xw)=c
z;R_T>ERVG|Md4?rkl;O$KxjYsuJ`L}S>Qk-&wYUICk7Ef5%n0iZ>js391(O-_jO(O
zmmJ(umm~AH_)^Cp*b)SBkDgP7k<8^h)n-(D-OUPnfxa@`SOa(9XtsLL!7)}rZ`6j8
z#LR~|m36Y6*iyci&>hjJuW5zVj_Oh?{TE~nU23KO(F%tK7g*_kfFmDMa*1a^gm6st
zd9{T0q3@j)CfmYH>!{GEd>J8u5EofTM?Xh%sOR?rq3*A%#f#9fDlT)mOEvPbzUn4x
zG`Qr$FZ$?D&+7_%UQ3X|nXy&Yz;_vKPxTZVS(N)kD5+dXTEP7pA|AQ@{A_KD3~N~!
z$3h=c3!6`qt(8m!)Xi3#gA#MbsNN^LN%EK`8p%<O?3J%5jD(H&L{;cZ#M%H-6C5BM
zzed!ck(jD4I*{I}u9x+^GE6#?9in)08Ol3_Rae<lSgEHlK#i%l1};+j(&}%ZwG0FI
zkFq|}a9s_3Ka0^W5N`;Rq?2@9#r%rff15gZcHaNT{+if$A4T6}=EH3$!V4JhZG4(+
z;1FhI>i*TslAoGb8^f%=l54>(+?S%{VM>M&Ew6dW*XC(&n~=Ak#{$7Hp1%hda38Y7
zr>^QPR&+9MF>4)DP9`R*TW2+~ot~r)u|H=i&_21^Ua?IE+C8MlvVrXgVC<^`4tF|o
zVoy}}a@Y~FevO`NSWZA5*I<Ku&VamQ&p<w5gB<JuS?_>+9+2n`G4($s^jo3^*xpX*
zca>A=0pyXsEcgvc+J1%SVPacYGL>#4OV6*6wl|Y_LiWvl(K%8{-->X$m3Ayu;hhyk
z)N4`HjIwK+L!+cXZtIl@|6R!DFIvxwbL9d{SWVIiBs?M=%xH&+QCzkIXE1}fmotWa
z*-kGBw(6UEXG%WI_Bqk8iTpzxXhV}=;Z@{=kqKQ{8~X2Hm}FpTTUW_f%rV$ZbHDX1
zwsL>_gBYsZxskVvLa1jeNNO3A43atxB`GCM?k<5KHww1`L4u6G4x(#@I6S@#&!gPI
zdq05LAXm>pi?-Ax;X)=V9~N6&kf#%>6^R&cLPN)HC-2CwB5FSZz{~9TZ&|is*VyDD
zAz9j`bu%iHOrmv~poru}oWjXak`toI6v(G3iO|Sp7E!;5YaDFqB8HBo+D<PqmX!43
zZkXq>Vd`GaDPR-ucVlMk@5Usv`#6BWB~N0Ube)p2S9)u;d#j^2Qb1Lr(W_NyZBRu%
zpGm0a?ZIkVlq|o^+&?C+N+&l%o+7^IMO$zt=h=o2cc3|)kR=K5L5qq=#qRtDLi-0t
z)Eiuxl6b9KxFISYjH~96`9tm&^YJSTpGKC&y+tf3iOx%B#wRn@n`e=!hif5-cWHlH
zjn?z7;DhKGix}P91wrWvpC)G1LUMSCb-N?i$<$UMGbH*V9f^JUEQxpcARSSDDSSIh
zsPfDZGJObA1T8V5ZX(w_^e<}SDA`ob<S3zpz*h|Mqpdu&`u_5HQ21#U%ZSZNIxw!+
zG7gMZ+4mYrSw+4vu}e$nI73}FPcl$vs*_|KQ8kSHa42@fT5@uCGkK?OlT!iq7<J>^
z(nXplKbK^yyK!ciT<LyY%rLI(R=Ycy@EUu9)8_*Ed;kD<*6<5;TC$*-q<ddM&&M*8
z&m<4;$vRIt>NRwgA|0x(0B3Wm4r>d=caRfRD1I}Z)&VHYTlprf@J(&qOW=Vqh-v8f
zQ($>*70Nl8dO3tY@KzX8JAobzHW=p$t#qN>;vlnF2q_n`H5DH-k$gC@q4`Qke{9(7
zU-|eG{A{)xZf;ECW}$X2@nASe#=>q~wKvF<jMmv|F|j5o@TPflmuX~60c*iSticYQ
z7eZZ`a*ivVnY86YfqOKQWVvK!aub)b$au(ymt;PFBPZ{k&nMnKEv}i*4w=szW<J-Z
zoR8#J*8=e4J)MsTz($V%bi}Qh)@l~0w_2Rm0P%<bEJbmAECkBL5p^{;s}ek2u{)l|
zR5m=_%F&204+<BilFid&P)+6YTK2xYd(IvtGyV}dTW*O()%!}m9wlp-U}%_YHw@ib
z!X!5k7|T@G<*>tQx9B>3^x$`jdigXCH#a-{dIKp=v}NJr${U=u|7Si6vM02x^HqD+
z-h7#0Qx~)LYs9Ko>ruB#)LUVY@X)*p$r880;%jBuJM^Y^A6N7TM)~3`DKSKK>Z?8`
z-bD7iZ>phLlYBjzYxX|d=_d*0%sGB`!s*9xQzZJ8>4_cW7)@9gXBqb+8^v>T!JK-S
zObB`~dTYF&9O8+cvBAGH>XBH3IfGkI#E?k)=lGu7zUm_!U~batAHJ@FDvOUUm@K)g
zYUO}PU!Usevd@p^UKhT3TCoicAp5L1H8njorlcqKsf`wL|2|R?*_%R{b{sY^d^Uxf
zQwkNL2vF6Cm^xcBQHW!3ZEXpe@CeWlxfCF_yO`JHQhFySDLA5PF~i}7`f4@}#GmxI
zMRqKsC=lh%MG&r++6P9c*?eOFmvTh?tV}A2%ii`Pp<ivDfoIfc9-{Abtazx2sG*nE
z+HUP(+8?<oVEeVBifeXaG#$@-8KD?WGO*8x<~Po42-|gLbE>57Czt&saQg*@awt#S
zAi`~{9EJ8i2Ps_Y1H!>%wuxIOM#>VV(j!h)J_%s(_caC%b5UDB-w@-SOszwOtfSRo
zc1Vbi#~)1IleasaoW&u6wu|np`H$K~qU+qsGW<ks7Y~9MMGsaZZ~QWNkSwIh3XK)@
zk3hxJR~`rt0-L`zrc0O53CUu+1KX$if6exJlN*_0`&=tYq<;k4r~Z1|_F2Qy=uNqm
zs~V169z<MI3wM(Tqs|ZHQvzr^53(!xJ|@tS@pErgD&yyFJZ7!~!bdf@?92dK@;v%l
z=SGlPVcSq;6t<nUd#$lS4U(`>68{&dQ;dT1M2OAeG0BM$<{JsAlu~jMn5n#&*Or9K
zGJ{L~1%l4t((G<e;$N3-UMDc!b6u?tUCloevlBGSOdghyTJp0J+~0n?e$<)C<{xWO
zHrk8wA)gW53$;_e#^9fdS(K+`Di4@NA-QUbsXXpX<yk&ule8*(O5tWzo?$8_SiRTr
z_2+$7a;(jV05c;Tj`vh|@O1|<!d}o>_`+mrmxGpF@3khUwbv1E#M7P|fBEWDoitU=
zlR!iEP}M^6Z#jA+R%&-2-_rHpAsLlOO$qYS_8Td+5Ifj_?3LhOt)3G{GdZ7I;(PHq
z4gUffT6~T$9<3Ctmne6~R4nozAo77PX3@lu&;ve~EB@yb{KTgGl*0aBKfg7xu?22$
z+={IGAaU3|$#(>P!q6{~1n;lS)L(}q17@h1w>{N0WN{NKZv#=$qCMQLT4nQB3(0d&
z5RUm6$zgTjB9bID;bW3oQT1$CG`;&tpntM@U;$drFwhrOSBPWdWc7hL)cfyZxrVxr
z96M#Ghw||m?8>z<O8hiS`PiFi0I$mzdPfnPa0N%0WP()q5hU{cop7{;V0t-9g-AHN
z)L%)I*@%PH!dW2W%T`a2_1226Bs;fBJC<q!3~G8kW8&<Mb4jiAOSWtAmSm~zRdo`^
z((Qgt7T3;ej5PZ6V-uSqajvd@EOgAE-U%SaM+w#8K!omg-%OvS-!G{^x~udyR4&0m
zH_1HHrcYVrGhgCd*p?5UiElvyiJGK{;00D`Rx5LdFrHPAy+;DvY*WIs4kc^=8>uKk
zKD(8mgeQd(NQN$Hk~7s|?7J*|ooDHbN9!f|8>vS0ihwbWpv9%D9<Rpil!bVgg<ulu
zJ;+QB%$WlNZ8ihltn5r?zKxLk9{w$IvonE<2@lum6W0y!Z~l00<z4GVb?x+`Lq)21
z&Djq0qTeR#MRi)L{1BgTonWB7Pxw9POZ1`@wc6c@#fmE!zi+U4k6gj7la>r1Op#N~
zZMi>=I`l|9l{)kgr#h+Cp(mUHJd?ZE>X6?=ewJ7uq59V?F>2+be{yn?Neq9T@aqj&
zG<L8JJ2S^FtsS1abZnCdtA9o|L{V0LQT8M5@6Qt{FMRYVhX9CszFMbQy*ZqUgZQeD
zS-g$8O+U&`zu89JHcOo9B$%ItY05-P^<H=<AuS&L@CAFQA3=MGkv{F5Qu=uPX=kKQ
z?)@tJonS9ARKfl~#Ob@|s$xg_)yoR~>P~V~1Nu4dR6bd4OII#48KiH>{gL#m7N#Ql
z)#c&;U%x^p=)9jfm45X%s8Z`!w@bQ{J=L$a$PMM&t6M$#l`SgOORT%ruO1*(tY=ph
z=M5Y4yXbYhk}|tE+}*vHksbD9B)>?8w}SO153`TKwmPF*KflO7I{4TG5DFuk&AN>|
zs{-oHU~vjiZ*(ZDKcN$jcVlX?e8)^aI4R$X6`{I^pTF#?j^`uEOSE{F55}hY0wy1U
zBz(d7dMIlBjhqA1yL@6Z@xf5ON6YO;`2r?q^ZHXId|NNnh-S$r87IlH+Q&rKifQmd
z06nU6rh$&%Bty<BIo^`CeB-Y~TR2@Klk6bL#K;UPt@=n@OF`<(RSoEf?}{4f{Y99r
z&m;AhU1s6~8{|R<SnNV}8ad&8fzNiL)vXOtc{2w^A!bTEHlL05oZ-3~_hQRli%;hN
ze_}1}bJk+*4_k{1#pSv);d1TtTGU&t#V7Mpt;Kpv5*uw5>Ll$f-wSYg1KQvmkr-Y5
zvEwDPTngUXkHj|b>I1vd|4R2Gv9f_LCUmGzq}hsw4$YPG5F`PC%HsCAnokLuuQ<vx
zpVB0om}pCjA=412&<_(ypu-VfCCoR(nf8rJT(IZ_d=aM?@mkT)@La=>XF$f%)O@&@
zuh1f0)MhT%$O!Ht#Y`W$=oLEB9zk2X5r~^YMj!$%tQu<JojUHmhQv922Op&mstoy*
zZ-F{iET0S_I$8*Plq-oiAr4T>YUD&YL}E6+2gs3vTt>Dzt=Q(;jzgP8YSYdCA@0lr
ztE#U3pL_Q`H<z0LAtNBOfO9~tXf;&Z(prOUwe7Qkwy(avzM$12VwjTv0i4A!2;vaH
z36vn92pEt-MT0ot6hK83gIZM7h$9Za&v&15l6%Mv(CJtIkejoowfA0o?X}mq)kUwE
zS;@o38X!m%&2fBC`0`8>zVN1Y&oxwakx=60#4<hGJ@Nfw6}~u@XV4OL@jTTK%73eL
zKow()^@D#CuxZO;kHOerv1yIPriV)LLukaNe}K{k@^X7*wh@Q+HK%1Qp^!GP;E*Wf
z>diqq)-HfTT*b+8=+uMb5WJm>M1>v_`7j&|iG(80D;9&vwjBTJvDSeQOG=bYF8;_e
zysfo*i1l|d2va_bLH!#sNO$_*feP#~s1WWT<wOC>iKWZD{gmx$JHnpzK=NR%6RyV9
z2}cETOL<xaRc|EhZ=j%{THI__f+7jm)*^P18uU?INMx6>VN3<6FC!^le)TZriaZpw
zepdcF#bviTwmqh${8yf>A{Lh9wkl|{e)dC%5{d{jfBVRcn9ps{pmt_^gwHekTac#n
zH0S|Hx3-oFN%K1n;~S|3`8Zb=!O>!~*flGej|#H@QOnCCkRNT8d25AiX!kR4qPDW5
zxf??R-MSm`87V%rg^qkd%<bV=m6LOa1!@_9xa;HsWz9J&Lp2F{$pb8Q?3hl@|2Y}I
zb8^0MI{X)0C@B#*{*wvzp|xKQIV%987Ln(H#6PY(-}Vei4Rg$b%j%dgxd;;emQi&B
zN(?JiOw1LBWj2{ktwG!Vuv9hHe5=tK1P#r88H-H;fng-37%%jwaAduYQuFZ2>>(Uk
zHyRG5fXMZ<cpcemPbGapB;)d@in^5K{aeE5uu*r#l-}XBQJhWxJ)Gz^z~H#xuz}`S
zB~^(VEcp+utaBg6vP{S@YdCH)!rF=@r=Oz1)kkkhb$9rdF~z>`R?8Gxwo<X^9(S5f
z)*6djccv8yw<OBjOU%z6W)aDd8y5n^66?2>Ko55P@8!*JL#XU0!<s^<XkWS*z_7~b
zZKEVTgq~y7<@C3ro7<EK_E3^+cYXgAlI(6|JwkaSru?RI3A2SxH@223GW)RVQaOkn
zXpaEE_enHdN3u2Vx^v~m6|TE)fU2~FF|r-FGp2+~8M}oHHQKS}htjT<#Z_(Dp%0}s
zb=J0-H;Afh_r=ND=k1&>?qoa1&}8i(0m?z_2mX^=mgq-U;Mgs5UCHiBYgF|oHyug3
zRr26Y*s7(=z560@t1ugEI^5nVRZLsNR*)yxyJsObrZPJGDpgb{&9r<p>@mJ+v~EKw
z-Q`oZ5tfvbflFIm@L<qY%slKLDudCa^dz^BmU-L3^*jIKQ&Hjc3Lly4IBV^hxGjxy
zdB{WI3dJqST;Z+iON1pL*;;mur^3R_;U8CF{p+Uq?^R(r&RBP`u1gHsa2UF#CJM5C
zmA8O9Sis!)RwsKC593iK@@m>;?Pf5g1uF_rX3S63!su@?IQqNFX+6_v|0nD89-v46
zlHU40{I7!T<U|f^HjV%|)tE1w+Cje^G-&Q5{^Kx^MOsw(fv%+MBg(=cWuZG+B#tn3
zqSCJu5Cw;Y+e1aJb3vfbrCy&qTkez22<kjId;+3!Ga-z(hM7?ACCUi&^^Dt>#+2<(
zI@YLSbj%Z}`R0!W<n6`;2==?4uNnQ}vqn{#&$-#qYLa#Vx>d~!t~GghsPwjS<PklJ
zmkNO~@I&b)aRfR3oKCB`4-Y6}jE4!3vYkO0doNy!SYxx(ZK7slN`=!}PGHg|;yXiU
zdl|;<7+&D6)NX+E7Q{V9O5k8=rn%B^|B^5qE+(NBsoq0cg=M5yu<jaxRe0N5g_v2K
zYFVW{BMUX&`*LNU$wYwTUh-%G=~jkyOOo_63HDsOeZ2!mVU{S=J~lxtsQpdrb>a?a
zeoa_Je-a?IA;(mKrklfbQ;5%PH~t!8+2@$&**F^A)ATLVY~fq30^hQ3W&z9Q_D1aG
zvTk(i#n1@M?lu=H$MK>72MQlLSm9<0v*Wo=PJed1FnWfQ)0ZCw(bG@-J`aUVT+;I`
zrhR!?vT?6PDc4Ogn)@bMs(DspN1^A_768h%cxj<f`6dXlQ!^ex37A*tblTmBUfaR8
z%+8LpJ;{jgx$WlJcDqto=P5~QRU)yZ_x<H=?*Y7?DG#dm$0ft-#-e`+uW8L{K9M5K
zO~h#T`$qdc5u^1zW~Po8M)NR8G7Y&t#o~h;2SaGRA_L2-3~Mm_-{A7(VBY4%Y6(;!
zn3|Sh1<N1|&G#@gIyeC#cW@#yJ2k_`9Wo`ob6hvGgUFoC2UoB$damN&<6X^u#mvZj
z;^W^;{!P9#a2oicH|-p9tTb<r2uJO&Ij}u`Z)(4zsr~&)+mi%<GkUJ((J)pNZz{eH
zU7~$BkKgc4%Q18Ck<1_Hd_P*`4B!|Og`Z2REZm1hG;f4$M0j(Fm$oyoW;fBZb<@Pa
zzS)}J<`-^CQn<*S(;G-_4{Q9JU7bQ;^atpp2Qfg7i6&ch!ioVKC&~-69%#CjLhJdt
zZmji_dmIP%m>D7LO7p@n2kMih%&q^BTmM;G{}R>DNmjq!*6+*Q$f72?QJ-D_-8h}Z
zXG$5Rzw;yA*}QEyE$6ZB+4(kv_sJq|dmQBTv&MGgN3x0SZS0%)g??YbzGYgPyzhPL
z`+EA`m$Yx9r{ON1)k3!|gS=nePNCcVNxS`)Zcp(ewFDM+dQ`jA*KztJL6Qe4bmGZq
zX`OAhhUIS?{-Kv7DA4azVw0xFj~plt1Quj5yE~d|%tkeEeIWzYt8I1je}%R|5|+gh
z{r4|Sb_mwHZO=b=+X?@Jt8Nk`evQ^priVkJ!{9zL$Vgr6Mzslm{{@}2j$?;KUl@~c
zMJ7Y~N_bEriBF_fPf!lJJ%Rh$58W5&@E*77dk{mf>a3Qku5+utKviA(qAyJhfD;>-
zWM9R;0`78*-7$^|)zD;ld9mdd=a&5l7Hn*Vlm15|LESk%*GN1z*hO>OpO98#>ywZ1
zlC{I0KT0Qer`)?9AaR$+V>Z^VG=It`MPc_^l6a1))aiPQs9QEsN?^jD0215KBgrm+
zHR-WJH*r~@%}g6KtA#tennD))?J})k3D2d$XYfO@70&7FeL4Fi`vsP94$&#dkXn{M
zoD2R|I3)rA;qG{}xjAfQu+NXI6a%^?+|d7wzNg#MIh8;`T97SVCC+R@bc`%C549=`
zN1D;$brwuw_$K2!o^Zk3OqN!Q`n%`O#kY;+FXVpc6~$?-P(1Aez{K_O(8yvXZ{4XJ
z1M~Tf9BgwdJhSwjtm`{lRZ?7Ni;hq&r~P66Q4nY&O-rtNFErQDGl)7ZRZ^<w#)K~s
z8nidFWu12oWu2nt3&`NHti-dUk;R?tbTSX5hJVf*<LZ%h&e3QATj}MIXEvuPQMj_z
zh!S@<Z<1o6o15F?>CxCLp3HT)JQZq!3Y3;C_ry5zq3=c@op3=Y!ZiNlaQN4fFQu7{
ztw2vj#F_KgVh<+kLD&dYMG~l-qhnb<G`(GDw2gwM*y%>bWaa@hnuiAsqKWg-61OJF
zEpzPv$IJs1UfnJ?&qT!VU86%NtKi@BoKB~oiya^*C!rwv3#aS3)F@D+f1;?sAL+0<
zWDna`Xb<I0(Y6>31T!pljx2V17dyug?WWl2qi2=71sg_(t3oV&O_}>J<e**~ml4lr
zBVclv`DU=GE4jG|95vJFPp^5=frK<rc!S&RvVA@}Tqxu?$xKbHbbgeiMuS&_6|8~p
z=%G&0dD+(QvgpxDnx~MgTn2=Q@oKZe1tB*mTHxGIwL#Imh#7$rg6qSP6u^-r<Ku3z
zQQJt(d}k+N6sMeoBHZ}qmH!p_dTRvX@#D#E{P}bXx8mdtvY0oglOC*1&FgLR?KEEy
z=Y8q^n}qBx3U+hj0p0Ai-8@J0Wpv~Ho1~j{bVDK<Hy&|d`cE_t02v#_)nd|$lhDmA
ziPiq9YB|ZOy<)4Gm8Dhv&lxyy(p>)Ibd1J&Ve7zi$b9=VC;eh4Hr`49ixVq%(l2ph
zWls8~RMGA6S5M|3>yY+}yLKK0i*Qot&cWIR_Xg9&VnV>4>RMsBr4<+Q)OiY7jOD?0
zun{)ARbYZ|08+oCe9T*v*g)yYi0mGBCW}f#t}NswGJ+p9#Oci*{;<$FOM0GjoYp@8
zAN2EQPVXORcFvhe7XK65)jo3Jl{hDta3V(FVXf<B1f;EgT*-(LBS*-B6cLkywQ~6M
zP?BkUODCNbaz7ccSEgxu`_l)>K9D^u;mxDpg;1g;5gD=ScW%P(4hg?ICH(H1@ViIC
zZ)6gYWar~9Mz*hsWDkb*6!s8UtWgi3C_JqHJJHqdBKAoXQSIj$n9lt3rrE1>XS>2k
zA8v^GL!~DbWeN9gXG`8_S3n67rzvq_-s3sY6+z5xSG@*3={P4keU%SS@{CbQhMh;<
z9FB43YUc!HZvIlaVa&DVRn7^WMAmWW7ui`EDl}&k3U8XeO&m|u6!)XNkc!xGb596P
zHnxTyZn6@d_sYHK5&_7TdlDZ1%^xUy(ko<y6+A1Uw$Bi}$iCqM^>+E4c!HEbp<+vk
zEcsHFK;aA&u{=&l0H2{X#5CYCt>J(qgWQYErLFq$VloE$VgEo1n5_OuT0TV~q{!~o
zbQq#OtmlW9d3xbMH?R2MOv(sZaK05d9&;L~`LSQ~{kAUPvk2A5!y)FOY@o6PJ}rWN
zn=kP3nDIc%MHKp=FC&bXK;JSf8R&9(vMYH9fhV<+I|WcO&|RDG7S`%rADUzfNshvn
zS6Kq07Pnv)g<X^(!lNaDNh-0ZE%eey1Pbr6-O|!K?t#K;ztDd`1WMOYD$E0Y*N$rt
z`fiFOTe@d#y^(|tdxWFYnaC<|vo_v`-p%f^A8oD~uKUzVJ$9BUDp4OA6j#DWEru^|
zjp?)d&UP`Zx7mMrWBm`j`T!!90zh7jU~}TW^8z5tF0gG}%*Ef)ubJUWUp(nYpu_jw
z4(F8<?)I=JX6Cot;pcSN8|LMND4CA*iU<t%HKk5G_PZoS#6uH)Sl;B}?$S@Xyoqr2
z(f^KN$g_W}E43v~srei!!8KgK>CrAu?9Wa*S<9w1eofN*-S(*unk2=9#kSNabfsxU
zipb`GKjhZ9Ts7LoyfET{sXaoC*6|Te`bAFb<8i{NfeG9|TmZ=K2CjpcDK3nL^E0)(
zop}r-+1yRGhyJw9*HI;mYr0N!%xof9t7Cd69rgtpwTt(+#OvBX{XT@bOEQyfM42DJ
zN}B~^F;eKmBk>g*81FRm7R=1~47asR>P>~gxfb2y0NxefkPEt9RDl2pR!L&qZgMiJ
zG7ZT8is_;+su)AE!|z3FD9XbVz7$uYPB?Ua3Bj{U%Vop);b|@HHKm9`URXW_49PI-
zVuXq55*w=H_{!y8<a8d0ShXBu*2<@B{#XSN2SRiUX+<7@4S-Vbbg60tqZlx%=@Bp<
zh>-%ME#b}-?5``gvY8Qg<NMV9MR6381ta{E;*NccNljPtQC>mhPp0ysYIL;(h?GUh
zm*X@GY}MXC-XMdWYR=)axJ*kiJB1jdoj6AKDYmOVJU~`#H&h|Qi975{el`xCqa6#~
zUeh4Zaz21Z@aigYLa`AvN8uu?KZT^cn?TOJ%xz&z@n(?oqYo>9Azl~r*tlv>eb`Cn
zF?Y6Uh?*UjV-2XVh1MiVO|f~ySjg6x)3%6^)x5BGT<#gW1u*wbi+8c^JeW%&Fpa3R
z#uVZEROOl<wk1_@k-nR$*z?LL|BFby{rhVBH(nhP`u>C<2;lZ~q{8WD0sc&Cu?Mz*
z;1(i<kMc0mqU^$-g2^X@j1m=H&`yZd(Og|Z@M<e$zIjZn+Jz<yY6>{_%0I0eJ#9hB
zlg%DmP^V((CR7CmC$Enk^kxh$^UUn9aN-zZX;j&9cMzngrEzo3RN~RoD;X6O91^3(
z5*qVhyvw)_{1dR>;)9uBed3g++#!M^s9HG&Ns!HG9$3@QIA!PPlr`khmGI}C|AmAt
z#oh`=m^UN2^3>l0MlN5(#SIIS-W<&-=>r(|MmU>Vt>@_e0I>VOHb3ULUl%ArL?3wS
z?I2L6*du~m@+k!ZN;hl9HY5RUGGe|oD29YwH}Ogpg?TT`gmx#P7Bf>7;g5MN<JIGa
zRd@NB4<K!RhSyUQ*<$$9$WZQ8GnW)YPUb`>wie9KGF5~R&`hVY9{Rgs6f!uR6Nk#E
zW-scfoJ}?@&V5*sJHfm-S~0ogAOe_)r5ZkuQI5z^GZU>K;HR5SuJ(7W+zp26IrcRc
zFNAKNN=HuYM5>m^9`=1=^IQ9i7e>Y;5Gqy*nx|6=-WCw%DX#Uygh9eW4~99?Os3E0
z@prP>=2XyAM|0m;sMR;+#UdqF(QDdzyO*o+Yh^M2J(e4wVnSZrp#a!{Ir6na-n8AZ
zq6;C1`dVoNNPmvq05ZY!=P+WKMwI5r0IL}L8xEO6fo}n9PRH1GwI*gXQ-hYSz)s6c
z6v~bEDv!E6q8Iw#^yHQM<jqhDHXp0C0;l6&)WO?C{^+WOc(a2@Z_M0qaXnSKL7i$u
zlg*U&wG8<&nNig6x=V^MB_y1=ln*Ip7bJ`oMZX_Hw(&YTb%alM@#4w&#BSttO->u>
zCFdfH1eRsmg=}((yJUI(crS>30|~T&NH>p_%q)d9*BQI{at>RNG@PJ{3G1n9$?^;b
zYuUT&R)NHVEeVD5k<CSm5M(z-(JqJ#FyDYN+@35f=G4l7Am-q1NN-y%r28a9lnL4c
z?8T|v`rDMi1<I|B8>)4D3A(0pbZaX4CFG2&#oR0`?7+%EKU6pkpWeprY36Q)vlEp(
zzJSZeE(`8rO6L7<MMtq`NZ6G+%?}Mdl-vr-$8!g=a!;3Ao`B=8z~^>9f2~_gQ}{Jb
zy|8z=M10`JU`;&RyL_fa)7$VB=L-#M`CY<CE<ys7U<3ii44_9jf817H@3L6|0<{bR
zb(R9st_xQ~9&#}n(M}y<)`vI}urLq>&|ZgP0MP!D!_L)(^<~r)SGnN%3C6nFE!sFL
zR^#Rs3yibVCxkm7M#`A<E)jNyqRhL^OBnYsnu{Qz(~E%F+wLJ+uVDa5HVvV{yz!pC
zAuz<9yfOzkUE}6#Ns+k<s2VkARJp2&Kvlxsx>au*pIG<plw_6Px0Rv#SHjY0_^+vE
zvpxs<yplJiWhFl%C9$ea4<)O{3s&=&%aV2~-K+~KHQX#hdA8{GIn+$XWmJ8x2zj9~
z14BPxhbD{f<T7|G4iB65SPB+42U*Yo2D;xZcCI@kOg^jvC(!MabjvA=Lp5Csy}LPO
zd`V+3@Zf-Nvn%{vikGuG&^RI0Ta`CYWhtD6rvzq#2SzB>3~T7_Jj_+R5T$|M9>vjX
zfYK5@%408`L(2?5wRhvMtW~g!k*78p1P_4g(~|wdJWPkpck4;sUO$LeSybFXJ~4ME
z4hzDaNg>=qhiAlfn`fKlL{<FzfP6A3kh|!USD-5v4y?zWI9u6c`wSsc5|8a7-DK{u
zo$&V@+m+*z9@|xn!}S?A_mm0+(urYZ^8r?IFWHnT5T!vDg+9V{uQ>{B@!_1u1t&Of
z9FH=B&|SppfDG;hQn5eN$JFpD%#WT6*Da%Cc*0$vm*tekSe7wn-sgjRDTw6jPN=XI
zRuQB?t~gJopw-BwW1W-h<S20;ZWaSX3#a&TNdjv~5>kpeHOs~(o|^o_J~hvwm~TGi
zIksC)&1a={DrRRCdOm;)Y5tf7UfeEx#NdxhAP|6Pz7Nq&0f-L&9KV+oqI-RaKD3({
zGj&nU@c_>8qA>~Qcsi@pd^&4rY>B{Zud%LLeKETs$WEGqK<H{aajLGO`^qfs!$vLY
zCD{o~@B`afm$-Qo1Gw%3x$&V@G&c8@<MckjCku3`YtM4H#EnK{tv$WRBwOxJ?R#w!
z)rrH4d7zuDvOz8w<f^10=6Em_NW_}Y?OJOn;GM6_68ZK|h{a{`ej1P8%NYD)ETb(I
z2~;DKkz4HxqD`pUwd1RkRQtf*AYj_2e}F!#+m$|j4vb!5$v&7iG33(c_Z)9uXN`6D
zm9|(UjQ936(0HbQXWS8h>F}^$Fuk4>rh9#u-b!&{+U0N)3)ki*!c>(MCWUXZC-RHZ
zzyCxErmKAv2~71xAErm~ycOBm?szA1!B~4D)pXr>??eWg?)D*iJ^<0-ok(@NBq>B+
z`4IJV7io*Xamx}H=?}^F4Jj^bbVS^ma-7KfYAQ(Ibmt%b{(Y7dvK6-bpT^7RdCEUH
z=LwkX*~1oC$_+l?BVoA&_}An9F~F}&+WphE`?KR_R0Vx2$bQqJ9R7CAO4|1vZZXS!
zoYTmB%(lV1T4X*ZjjOiw;CmkL5m*Uj=d>)~2V)PLH4-j8PwH2zKn?VECj_vON%%n`
z5u1TB36|+fSgy?TMV<dB)}FhyW4<{Z`CT>Hd7!;Lm563XN(qe11t`Y0B2>anF&#sd
zT=IEjA$iV;ZpB`N2!;p~Ci33Q`<;FLrtpI1&C6rDMgrQ~3B#04G(UR&8rFjc@JDo-
zMH(%Q`QUi8fCdhm^LNX5Uf+MP(%_!R$*?{xq~#Cm!#TPV19P~CIiT_Siq}Dofy!zc
z@9+mEGZmp&HIj7(rRV5iKq|2SX-bIZ%vU7J{sH|~0AzZ!I64R;R5B-71C#H{s~eYq
z_rDSbHBG$I%w%QkTp4H(V*nl_^N?rm5*{$79F8$5#A@nv{yNb~-{h}bv2Bj6#z&Z-
zD|rWIH>|G({X2RPeAdqD_p-ELK?`Vk1h2rD2C&^-%xf-AXejd|$q!GlqKkzrAgkP6
z^~Mwgp(iX;<F>ib+u;?hiQx%M>usI2I1&s(f&*3nyQE}&DCdORhX*Z*F)-ml!^#$1
zYwcv`@GjDOdVjdGX~E58=8eNZ2)7_JX?!ieE3|Gzphpm93gI2HO+U|<FtFth+AUwg
zIu%%{15;V0t<GSpS%AMu?qTMDhS>y})Kqxfx_iK)3B7*A8k<w{1*aAb!R2Zjq$quY
zm55p~><}mOzre?ZbdzbeDHTPwLC$-~&Y1L5ZfE8t$rlj2;u)#4vl#p4t_W)~qVLe<
zpM~9mzs4T0Y*Vc__)_3)g@YV#>-OeS20a=J9@Nj67W5kG3>d+h7GQSJ>o(`;bNOA2
zRJE%~uh2}EqLgCrM?<JfriHVc9h8sVgR(>h%z09HJH0kJX-_dDGGuX%GXSkep>v#e
zaR^`dtJpcN$lSqE1sisS#FuBARX_-_0L2QM7S+Q<pdg}J5OsviHBKysxv6<J6h2pd
zyrt!2FJ#zo00MJ*-UGDkr<~4{kUM3XSKC#<s!2YcVpe+b<~L<=BJ_!qS?}gfieOnZ
zsg0Jqt(h=9{6jYk*2lz3>%m^%7_OkCqnS9o7U5ozb2I|`BBx)m)4$jmQ0xpO_a-X-
z@zrEEp*qs}OoUDiksn|n^w)-P$7XA({87imU8G(hN#QP>Z1d3Z6!MF`j+(i6;r_rG
z2<GIw{9XWql}hCpvbyO|+!LyWW~k9t+hRK{?By6}vESXjyY-|!%De{CskUpzYhKx=
z63WWrujE8Ac1P$y!VWdj3XArQv_ku&J#^_j?JSX7>{F=(GT~9FCNiP@o-@9xS>w4$
z8YiI-YFr#_3}`JkwiLxDhP5tvu||=N<i$xRjVc6PNYRd@1y&_!rf24}OnGMgFl|P<
zxv~t8RUPF0VPOg};1ImF#|r~=^k{e<PfSR+y(hFlB|$Jbv<HA`33Me-)XQKf5@>n*
zxpWB$f~rHcbpbWM7J@6^V#i4?2|N1=s6@im(|ioAvAueR`1@k79!{i10)ItCbT5Df
zI2g^n8mkYkS==WqA@pv^MyhHFK#;29R)0Nul5DdUoFyYe3pk1F{|{0^noTKnE)F+{
zGuWJBv;Vb&{Pj`JTMp$1DOGHmv}6n<EzVI@PP=K&Dd>*bso&xr$y4)OLWh9LB~{*V
z{u21tWe~=|5g-s`iB$}*BG9-7swF|1(B}&*60*a`W?7W^s+<G!PFaIS*_tBr*7U<V
zGVrwju_I%diSMA}+z;1s3kec1x#`HXH}z$8;1ZZ1EYcAuZae}9oYaFIfgq-~AL4hJ
zz!^yglE4|Ya0Dt6IV{druwzJ_H=6^F05_X|%<QE#%aWPHI0E8QFF@*n%OBbK_=h3>
zn2h(hm2=R;qudpZlzTC#@pE)o$tbt{;(Cx`SM-{9I1q|RBZg8F;uRzz_IJ?)k=kC&
z(L0*ALzp5T6Yi5?dsrYYq4Bn%qk;634u?_g{Mckl<C~7dANoG`q$pVeWSd7U*iFm9
z$k3zY>yc)<t(i``WK=GyOXAlA)o`aK)o?pAF<c4I@;=70fwMN9wW{Eoa}kV+8*}0-
z4B2dm;=rA?#GS@lW%aIlyu=RLTs`idwieXm02eVgkrhQVn@-#wcVbeML%^qnD_vvZ
zz`!-`z}pC)XcghIv+xz+p3Z(MdC$~iKoMTa-7&jqw(t0}z1hw-$wqB-2YSX1v^-2$
zD-E>KYTOSs&>c+!z2*;eXG;TZaR+*oZSJE$NA5s1!GVyYG@BB*(+-m={>fALR`&3D
zXqVl?`}Nhi$koLJ*6&q!w3X0=jz~(W)+5}Hi>@A{EJlzqi{3d^AkS*{L+Do%KtGr5
z-2+F;F2(kNcceE3@#d10N-Ok%1-udQtfhjx7mb()m)g#(N(B6gGChHWeGj{k(;uj1
zyY(Vu2WD}NwXgFsss&0aDRJW2;nrg8h9$m;@1!IW@9xH!>z7zE9TD9bI+d7g*__PR
zlJ5>i+ZsQq<~-lE8#R-x&RU1h3Pmnwaqbwe@EF~kR_2E#v}|h#U~oBXM;Dk8{V7d)
zEAtlrZ);vIBX0;SYOO=giq_F^-z-t0mx-*>+DLMr!tY`>Wf4~rw`48C_I{={Yjvzy
zRL=f)C-VP#au~zLrkO2W^j?vrb&A<I$V=d~wznjIQa@b6=*OCOe+T=jPI*P$A8z2m
z!MljaZt$7h;EThSQ+TnAA<(Nn7_N6sBmzsb#9e5t#XNh&K<P?bih-nOk*UI^t35Y(
z1bWW*2pm*ah~LR)<&|7d#r#_(vE&959v5;QuL2!zq|K3W^LSZBw6K86g?=L@%B8#_
zHB4~Zep<JuMqBg1TBD~6f3GU7amiGmzo+T154rLVyT9lB{+1=}Zvjdf>*rWEjz=vI
zvk3dI;kV$^>+olVe(^74N(dMLX1S};0c}dEA+Olx(8Ef<hfTJJm62k@FFq&h!F9XM
zqKCgW^|03O;ZfVeT6*A@S(~(nFD(p2Fmt-arm>_jchMW!-6csj;~VN`#7W)Kc?dX1
zURZ*$^@Cz3NzV@7)Rdk*@;$^g?_x>-B8C@+GMyaaz3KP&vYebn{HQc<me$Y}Wam4K
zfLdSNgm@RO@v!F^<Yb(%ID$w_SrSiJg?GY~^;{>c0F38d{T2d-T!IaRPvwF|K+QQZ
zmE-aw{fH7Ewr-4G=-8^bxAk0Pbp6O#V~@aY$}ou|Tedx0BqGx>ask{r98W1ad=#r6
zAU10qBwD{_r0u2T@1~x46JM@21aw5w6MGfqb}jkni@;Y51E&~n>wZ*TjG|wk%!?_S
z`03^Wo^!eQ7-5dG358*d{3`aD_coTDd}|1E8S5J}mue&5EK`D&e&(KXbX#l6YsKzu
zgcraH1O_(xb0_N@ma_oA2avI*T$xFEl5^0r4lKvsnIP+J%;x|sV$n6)#||>XuE<_i
zr1Ob5+-NCKqs(m$do~1+dztHpllx>EpVQ69tz+Gq5N6(5Z_nO#WKU&EWQbB|?#2v`
z9$sg`@}OgxOz18Q6f~jNON*Hh*mUUm*d3Xe35#uaB!v`GZji4hv-nn^KOu)tX0c`7
zj$MUw!GW{3y?lYVLA|had&$%;C$<|2Bh?<jJ|14h-$*aWLDvs@{PJbIU1qpewjX;I
zW{+d6(2u9dDvTG@c5B-T`}e)W?9R;?YYEcFPBo>3nQEP%utMv+6`F{=wnzMaJLWP(
zlp6D<*7gm&;xDqyWZP~eBV!Nlfk*6%UvJFi7i;A6VSm|7_V;UYHPVu3qPYTrFVim8
zmu|Qn<Z2bp$2-7c_SXb!YoX?|Ud<JkSz*~hYCh-He5iR%3~v5M0|LU*i{%&C&1}gf
zGyTQ(!TNZP<aASohTZzOwH9A2fV!C%bG6VZX7R;3UPmLA$>osVaIqC8Z^{zp*nTA!
z(&@gMKXnWr>{j8V#Ylb$haz{ce&#_Egmg2XlR|bGjvmjEZDCocz?`phmu;>x0xHea
zc5ASIull39NjJ}QD|X>|WRPTa=5q%I`WlWnm9c^EEdt;Vu=0->(_9HIaMrKp+3)DN
zs7^Mt_I!s$<<HvSZSnPNF%}-XOO;U7rvln0QGxnH5dltjBMH#Mdto@=jBt5B_s~=x
z&Y=kqfvRSwfjE{>2&QvCQAT>0U8J4RBCYho=4oGS@<ml4{UQ=Ni<qypvB(7ZsniGa
zI7)aSY7S3J>ZsXk7wKGqhj)X-7A;=&zue=0dBy*-fG;|HQ!iJePG)nPLNMcKui>_f
zTufP*S7P{$Yp;2nk@8SYfcfu0?R}hj$*WnNS1e2#gcs|tqs7|b-dN#YW;fM5#3^e$
z{NCno9#tdUn(5)z0*hNYRP(p~5V)oDE8MDQD5R(VByP>LxOJT63f~)3-$XqcgE1~k
z)b<2ei&ZU_tg|It_+(JT>DgSu#<z6gKStfe3;!0PgdWa?Z@R<f>(YPna^eL=!&A8P
z)1#lzHfFXFs!$~Vo>Cdki!0{1T_0+QS_TMmw=oJc9pC{P=ex7TSz${ce*KD&YaSC=
z3k;4aTkVaC0%TVycfEKmg}%jL-`q{aJ>UQgPPWH~eHryQxvS6w5Dhb0Z1}~$HLi>|
zFvK?rL(DBr9AW~o1T{oek|8FfdP7XGLrh35CeKNcnUI<=#L~w+GI9;(3Au6eE-5Xz
zq&bL>LJ20xvSrig8odu1!i3wi49FaU9%Wo)=lcep3}O{BEtLQ;SOt)j=5M6Pk)R(c
zg{QzXyd^tukh&JZY=n<<T}^JqHC?tB;BwULCXJr9?FNei*=84-d?#<94mys$f5AQB
zELe{U0rKoPI1|;~U#?r-(seDm9M0iEDw>fW-bW*=T3}o(M|4AKG1PK5k1+TyVySSu
zJUtd@u`y4DT$|;JW4p%HLM3H_m~y6>1k=!Ti|DLonoTeb*t%LI-2Yd*K2~y;v=^6(
z*5H9?s#3L#Y35$LM(O}2Vk>LZ!#UN=#o2@p_?+9@dDm!hWO&WP!u^u<9)%X@h0$nV
z1p(U!s{&XY0}>CexKuZTT_<TvgRGo|_$#X;(TLQVGPL<>TDZPw=bDRJ*2Zoj-j7ho
zQ5G4=iy~(E2vZZ0xxVR5C>j{Lq41=d)cnLr?Yu(7_*667o7CT!RM&x~wY3yBGt)Wg
zmaeb5v>=@4KXJA^>0#{}7i%99)>_<rGz=s4G@PKtSZ(Oj5xm&nW-}Ya=stk-M|^Q2
zr);lHIAy_na88+J-kb_|(TJGnLt;yXm}W6nik6X<Nb~?kn$<is;~BU^TVkY<CU!N`
zc}O2MhyzvY9jN28B)exBVSlem7xBq9UwQ}Xb2u{neQmUG3`l+-IWWa+fafUZkg8YM
zqqKNz6-P-=1#o{?srB}HCspc}9b=SJn=9DG8j@cfh&G2jUfVcC-=E=h>u-_c>#-hk
zz#OBAG*{sA<eX^12V1{RLv&$TF;HuAi9L%Cg5aFR$3gI3CPQWgjnzL*tbQHUL7g@=
ztOQ;kX+G+J^sfC|fTr%nzrsHF>Pa}1?7b(%Ym%rGsIvLCG)z{U!>A1s+-eAD;5dVl
zT&%=<amRk;-!%5!Esy=3KlY3Nrm?GA9(z7fTC(E1Ey`^!6^X?E23MvQE`1QM>6On*
z=z+5EDcrR~Z2QS0?K5UNarV;9-bf)i4@8Jg;IY*P)_(fs;FrSug3BY_q?v*3U)oB6
zrhCQB7p4yGva^|!?%qJJU95P~oZ<2k-lh?=zTABYyh1o#4^AW=52F_B2Q7QJl^dP<
zdiz*wtAJdQ@6&q0s6uQ}l8jr=xYn)b%~A4|>t)`udS(2pi7eH^Is~L0&DWtwhc@{-
zIO+duz8<T{)E&)J2q)w#^92gu^8j&?zMIb#3+5r5bS%g6K`T#(5Ll}l2z+5-UNs65
z{*M4{8p@OyK)3eB5yiHP)i{~`yVl*E%-yZ(AaS!Dgp{TpV;olL;}IgyH^%W{Komw+
zxqoCb?hc%mfQjA?z{Y!+sH?<cB09pv9Vkw|1FkwCu;vf?Yd(DxbnG7iQ)_-o<C>ez
zIOm8#{#vddX4<HHuTx=NXH$t-IDLqg=m`=L;Gh{b+Ys2~LW=RgiJD>ge8hiBL9=fk
zUlln?hie~4q6elWbZlP7|4~rBCzf&RaJ|%EyqC5uR#h`+1lAB{Hb%;}CfASq$Rt=A
zOhR&h&|r9W>o4>oukPQ&{dE?gt1vY~<~84ex0yMR!3oC+Hz?Zw1$Fdd+)3D>&Jgjh
ztzidZlf<y_DoW;untWWIZR2A++G~kw-fZ~aYxoXkTPv<sQ!|QZrumzdXvtheyj0A*
zIu<6GuFcD%xI)ctyb$HubkjJNi?oX{(0Va!jN2P;^$2W66^g=qfU9pGvphr`V7zuD
zRAA-=RM(ztjC-200OGtxaFDL?fyh`VCwWPHL@5uMT7;zzkb3Uafe!ZD4$PnA`P?n$
zSt18&JeB6rgZ-q<@KICSTsNjL2`ay7<ARvk$Q{W`9rnD_13fNJ_rm_q!bR-+=B^PH
zNp8*6RI+5~+7Ts<!|Do2LOOrMN_92M+qtAu&A@Clem=A<H2YqlnI7ve6G4;U`ZVW0
zKbHHP#8^d1fP2~p?#q%x0(ZbD^u4kj=gZtUOkDfl2cp~9%pM1QP0nn*=tI`<AAzi@
zWyq@9=#2t8ZWykoqLuVF-mTibVwU^;(r#`Hq5#4?<Tt%9NmIu>(1y2G?d9Ffsy1Fg
zra<dw{npc(TBDKTPA`rgusIyc=acsFw%^B>mp3v7E%f2;QS)n~Wd;V3z+YTtwBVkw
z*?aCRAcBZpuvLdSrtW~#8t(vc37%+TNn2NLux^BI1rk2Tp=~b@W5MyCY|HQGhgI++
zL8hGXv<JjXJ`mR(CJ<2mdoK(BxN(aQx=LnVxgv;(Q+V<U;Mi5FyA-Hiu@HALk6$5(
zb4*RTJ&qS8Ig1TGgdYq$ysdE|gtI>!28>uFm>#;k%;n-;9kZrQbrLYHCRB~xt*yf>
zeGh1|f&@zRWhKFiv{EsN_X2efKuM2Y`~>;Jui*{!8o72@_!g=Exa&sNngt>0i}n4j
za=Y&6KPw{Vo5#xK&wsi}SA0E*#@Zlg9$)RWMkJ$q<z;LSnsmceE$W7)ZIW(S7LHO4
zR{(x9)o=qJebq31KQgF6OGXUskRDc!d7({7lNzp31b3&uW@`>}>w*|g&%)(ui_7kK
z*cS+ktf~#;+}?WqqQZ%u$iLVuOQz2iQu%vvEWo)~I&t0&c@<Xn<cgU4IcE~y35!6f
z5;kRvWjfQWyu`|$%~RgrE4;rqWB1g_pd(kM*Di4zJ)I4kEfKTD<$H)iEtL-UiZm7o
zmu=-`wuesUu51M=Kb{tdnq^WvA+Io6%%dOi1JCv}6f#zHhIps1mF=KIXt4H)s0jyi
z<-KpM(8=BugZDi{W0LvGvSfs7uh`}q_6I29BmTPI@&9ApJ$ZN1b(hT@yt)<b|Et%1
zy|?a@|Gn$}Vg%%Omwj&<ySV-`j~%YfDoM8ZFR}RWqH!~6SWL3kW<0mkWsp3tZFp3d
zsqP26`Sv(D_;)tdZ6Gfqn0mVE$@;GMw0<Q;M@^)pqVZY{K3Od%`%sB!0kWf78^eS{
zuxcbaE*;iAMgdWhbIJCJAR*F*h|9~i%$*N{sR?rDoy~j{-Qv;L<|uH=zl29m{x<l%
zMn5=nzECPdhd3<EeZgf3yf<VGj@xIrw`X{HXah&*V}JMFzU=UJPj`mhJ=R2i#bys?
zr%tR729=D>etnkV*&qeRxvrguB~SkY;}9Dm)4cAF^U+W{PG!4f<1A+!du=Vc?C@?+
zG?cwMCV6Yr`5j$zndn>KN=tVAm7v$*i4Z<JD@kV)GDDF+D|Wz|F>=9WqaG_k^5aHv
z;I9?DiO8adF<CB=Z*!hxK*v1XrolBy3oPVJzpJPGuI3-Qt7npSwb1WsE^=j!_!f~7
zt?OoB#MOSax2#o%W9B-^s%`bF)p!ojtAHzalG9e+&y`GUnjPcDwgpLESs(k2H!CZa
zJXCKWhE#j7_j8>8`zdi>3GdRwNYSqMsBSNqu6>#C(bxaATK!-}h3!jCl1qDPmbW+e
zyD>EE&}!gs3T`Bbk3n!U`t=S)G9(*$g15S$yp51Xf^sL~J0(E8E8=FydX2x2aN4$<
z8B5Z>6bq{$otDMD_aUjG4hrcaAJS?6IY{ppq%Rx_(v3jMlbXoliAu+eXFMi+H^s*~
zKO)KzQanAq7mW6NpaY2aewLp50})9cVU}H5LX&ej6rP=HpynrZXixq7R6F3XCg(pb
zSD$~FJoDOci|^Abv%QhG|64|WzU7f`@JD{(-!k&HW+V6Yw{K>)tVS<NVzhS$Fb$8J
z9hYGEXBNQiag4T?NizeI-<|Dc#0hNOlQgk%k#8?Oq=2Jkx_grOC>%c9i;frQ|5<;T
zrqTZasBy6VK5wDFg*ie>&zLqa(h^Eei-%le+T(foHogm#LFhC;a&MqSaZ-<nV;vmJ
zcCuDG+2=a3-#E_IE)@>cTu04g3Bv(}SdC9?FDv2f0JmjH#zL~>9rEMx&Z%$+<R7uF
zv4P$nr+3T%hy^x+u=h^q*xL#M+&MPIiJi@*)+5i=K?T};VcU2s5hz(;&8Cx;AU<na
zy+E6{uqHl*GV=tY-d~w>3L|;uHr&W^OCrZ}H9eX_aEm-h#oF<e;m%T}23jlSMT|7Q
zqRI8xVCPzC@I$4Q;tZc6b6^f;DntbuVLKy|PLlb^+$<K~WczqheT*;<hU#JN2sngU
zCNVmX*W;=t4ErIoCifZ(fN_iMVzKSwehWrZ7lda3hW5x06je#4Jnxn9fJz}JQzbXY
zw>;1kwBr>lfN`rSW-y-0OL+KbPPbwNkvqb@OJxVdxzfexZg~j;Z|`Fh9vtK&>xp(;
z`Kfn}sg!Z^?L-W>UJHTA5c|^Ik-JIT969!b$SL8o@(}dlCDtT<KLx?iog?&2#62jJ
zaKYI&#=Sl-ztjyj_cwA$p28e%hJ84eX`_?X-{J4UgFlFQwYCKR(`d0xH5LG25$kzs
z(u1>vlCzVRJPX*CpnN_yLEppHnS~0gxeXVRp1G=FJ_I0FURkKEHTSa`>3wn0oC)S{
z(m8O#7vv>bnb|1r&)}p-o8h5U`URAjW+iV@(l2S7-IO?SFZ^&|`tMWHNNWNmSE7g`
zF;yHkiIc$j_%zj%h6k$6quMDluv;@G6uE*azl3?_DVT&**hXukUd+-!qh)@hMd(-?
z8|fU7ex}2TPWm*vjXz=MPBC3&Ce^+|K2+M<pXsBplYq4DzAkUo7?L(H%2##<m@Ka)
zapjL`x(&^qlnN`s{X>Np6VsI#3i5E{uBGEst)OpySg{|2meWI+di4zV%;6LfElFJY
z?y}m0#8|n)uHA!>-qSVHNh524w+l`oL?d(g%fLi$L>I>V@XYtN>grTasvD?QO||xV
zB1~6c3v(}?k|GUwi?m1@3Ov$KA#&IDJLrq>n6vbDv@!{ef5`%ZL&lcTb%-exX7CZG
z<76gG>@uljwv{1z`WAad8?@|H*>DyEI-Ktp7;U6S3(fPTHtZxTL{iD)k>z}x(x5fC
z4+_vx^y)*>VH|JXNzsdRxBGet%<@ZrmK(<?lwwQMr0>?Io*ErUx}ar2=Qc)GGLjt8
zsDxG73JZQbrrE^LK?c~v$^a*hsI(HNv>3K(6Gq@_X(puA>-~;<9TDCXQhqIwe9~fP
z^2sLhZBuPy>8z165YzPn0_NL*fJ#B@<}{WBU@65(aya{f0BP2IL4fw|pUB~?uG*Q0
zl&o1foZV2k!5q$sLJ8$?mK0O`6V$xL9L|z_vRONa7jSWa=6w}XC?aEgt&mxv_%phK
z2sxxHh`)}<UdDVU>H0(#le=qj8gWi-?S;f{bC<Iru$<6bg)IB$*R$eZx1Q=MVLdY~
zoe8ezBs;0;)=2ko*V9Uk6W7z8Bi2(J5m?V!t!K5cTFZ%`C1zS%JNSM0=f=$SX_aOl
zax9DJ>mt>BI-K+GK0$9KsfruQ3HgKNc4Q@RtEB}w=3coyu;~pY2`5yV+>c2fZB@BM
z2I*rLWac=nQ<}LlRBa3JsUG4L=%mpJfdPa!)6y#0@;`%dP|g(daS3@$M0RGT;j<OV
z<mf&;B33vTT*@}@6U`&TjnKMoe1oW}zMh8F@gyGAl`g$qN6-s50AF$BEbJTz8KA(2
z%i#nG^=I-62im{SFR_32Ega}{4EM-UThsl3Xjmf3(Bj8Qbf=J>!tjpfw0s(-nR81Z
z7a81Dv4Kv;YATZGNI@cWlOkX!u$2a?QhE)QMzmCkm3W_Ea+cujZWS(N&SoDW0>xZ|
z{xD@qs>EH1D7aUp(?L`jd&G}9P~zogj8oOO#)zLx#0R!NMahip3PGfrt<bfi&c#5<
zq1>U+ms(1qM7B^<lcwgIDK>4-TrNH@b9wl3y;&1;o<n5)56sF;8_9=Gc+v=Ger<|D
zFbo20>m8-=;la9f2UaC(G<T5+ROO3Nu5~ZBx@#7odN8~V{#VyHfcs{?Vzn#Rx{c_G
zs}TT%dt@r4r`QUp`SoeYA@-G2(*@fx#nkGvxk^d3_mvb;T*SXhZEH*Ux*sKq*HS)&
zSLocewzc!AT|sT;oT=)cr&L*9pHXg#V>?TK?mlt(&_q?JtUqYSmhCISoV4+Gz5CmK
z<=UE=)(}3@X9mymU(nbfaMkx8l;jC<b-LogdybcZyYm)Q;q53hQ${CaJs+cCXBf<|
zMjMg%{OlZx3>E`2yvPdL7Z3?{gl4e`FIH<GQwzlkGE_&R1o|6+aC<`uK5Z?<{*lb<
zdGxI#oRE2Ztn{xqtAs0&yO)89gpG#hBR=Pm+_3jYgy3TLkq7I+<XL(IfZ`fy@5FKa
z$nC}`oy;A)aDeG)#I`&^qo$9-eaFpPx#|-WsG$XXPd7D~LXq;rCK?O$_c(FrdMh%+
zinc^UF!fw=^aI%ilgMc+_?}D=--weXeNxr@jX>$DS?JfarBB<^EHjmW;~M$)Q5DqA
zGuw#)e<Tn*g^AG!IBr^__QdTdLd1q-Gu-S$w4^O|d`%$jMN=;@HZ~im${VQIABaqt
zqpSSD%aTK;UqfWjX&7@uNJZuqdYL%OW;0>T-7w3Mk(z2XPEY#&5>Bk{cYHu~ifpK5
zE#yjtZ&*hDan|R~Fb}+rW}8tkz#6SHR#0OV_dIUa<ImK5v6|*kP3b`wOLMR*hFTMh
z5_9k;t{yR4fq1=9^WREDHF>NmgElXxcs{D55^?z}vgg<|Jv&_SQ=srxBoa8Vz7G2d
z?8pk@^^s9#7THa~tOv?SxfV4q;5wK`yc1cESL?$Q+)yW&pHyIuRpWFf9!}Jp;)a@E
zOOVoJ&2v$F6xwM&+or<e$nzsABcr%P-o&1hp&ll}1lHEIcry1fCl!)=AkDm*0cC(i
z8>KP7xvU<P{|X>_zvXo5A0-2!MM=n1TjKn;fV~oACt|N#vnA{;Yyo=(LLYMr%j_-@
ze`|@fK;%f%0yVIqw-Xm5LrxFTfjAN{T`HqmBfhq~B1HSPhl(V5sB1BBewOE(z<WHW
z_)r)D05LP$0uVR1<`f-9eFwH($1%e^1#zJRr1Yf-O0Fx%3>&~cS2T!g&=FYF*_488
zV<qmB45TudzFkvZrCR*!MK26s4vBs=!?^jnmD~H3C=s<jU-8h<XjhHIs->@!e%vS8
z;0<MU?&BuV$<qk8(nv+3c6-o9x+~S~Bt6XFkEW0|nWWJ#BYd*%&VjbutYC};!m&?W
zvBKy?tS7i4VUl)p4e3w<z$=h$ox7bL0yZa7p~z^!xVp5WzmqoEg7gf$$!PQ7D0>=i
zA~OVQ^C_Y+2lec=rPfO9UBcu?OdF4y1wi;55Ypm<Y)|VT7o*Jvdg_eyUa}`_6YRGq
z_?F&h3bi7pKO?}$7T8N?SWSeWG~gIp!Gn3U_{Av^c5pwM5_?U&>R%IM5@)`$b%F>a
zP_mAa#@GdclE=IfD})J@JVl9eZ?S?84kxXq6@&(AY_~PC(SWlRN4r}Qs8HWx=kM8)
zTvzrJXtU27HsklP&aQ+YP+ZYQP%$Q1ykZx+$T2o?5pddX6axhcUf_!129KK&9>x18
zts!!R`L3iOa+D@XDEde*?Q^c4YI(8Z>G!Xpgz$MN*ClM3J>JWhl8{%Um)Qw5I{QbF
zpK`^&ol+h78A(xR6WIEvG$c}AWULuT(399#y7eKp^@OG!3m^0Z5A2_ca$ifJ7QV#H
z`JTo(0CNTG$x-rE-_CX13$XCLiL^HRxXFHKevUb=j?afFH5e`m#WDM8tqXlO7rMCT
zwS=lo19Hqr?HF~6=0nPiflm8L7{<VsDfZn-PWm~dZ)EyM38EJbL_=K0n-H*{(#!QF
z73O+gWM?xzWLUM#G^|>6rtZX<=cih|D~E~7W2L*3^aTFcV__UV7+XBVNuQ_z@*^16
z^aK=MI>pu`V0R8H#1OarMcuSB3$Q}aFjtFSomH*5<C4NyXJYDrJOQCoYdsIH#t5GU
zsI{{@m134*A9+6n(q_!Zv@Bl^FUIuA_V6+rqt%;09O1FBBN#l};T|;NnsbSqhjo<}
zYC1M(`moo)tnK2}VfW}IQu$huZ(wicSdso*r?+X()2_R@7#>4X&|`C43$dRjV&w!j
z(jwp4?w&Q_-q~dP$!8p)Pu+p&L;MSiIDG-<38HAZ@DT38g(on?RDvqBgQ9Bv?kg>D
zk7J+)QCJ&mT%EK=4T=S}K5o8D(^z)zS+BGbr`>UGM7uzT&)Jv{p6()0q9j^AFtz?r
zM<uSvbZF#2gwi&z%ecf61sHYWc`j{G$%Xz?;8jYFj@MZt`L)M~leA72F~bV%4!?mw
zv<;izxnZ&Wdq{O88!63tj<9fIby`Uz+k8?|;B@FiqgJuHNvJ%?wuHL`vNE|*;xW<M
zEJVqF36J6#Y>g1-H-(W1e~u)5(lLnkekBa!sH}^?tcq@z*jg_m$BoeK2yWD0RGO2j
zcwOIV$K8_-&501ba27U=oe+I}+Ya|4kXvsFQGwz46la?+h#9Zz;OdAR7C2TL0OSM_
zrFWIL`(}Am(H!-9CU?W;zmmCuUo||yEfdvR$Q3c)V64~)I5xMj&xFq|g?*7uUoV)p
z7dfdvXGmyV^myvdvI&*QKZFTxI^J!YF#$lZq3laV944&SQ7GTxWncQFyf9kpuGMo<
zWu2FI$(;o680VZpIKg5&`#Q3b==v&(fwUv7%3p)SG_AvB)Puf)sz;iNp|vD!YC?ev
zw|Gi#ve1EtJW%dz9jm2xR$>aKl{)&n;lCkH#~>KW=IO~}jhL<Mx{yGxwQ=;jEd^N%
zLWEMb2QAcW%<mMCq$l<w?IFNmI7U_kWEkhPH}4J?SDtBhrsHG)GwFWaNNVm*earwV
zo6Wc=j$?B+3~#VCuVk4$kP2j}_gxrOPKP@f0;y|%b|3}AQ2~NUGof~}&HvO#x|#b(
z)#E(?$6;<I=ZRU$4&p!iIN+eqI8E_N!(02SQW*UE^sBDa<H7=`WEtnD@uE}7c`ta2
zr`S1p@fliyjVSf9&1yE0U_Nj$+z{)P-6vYFI}lkl^3riETqRCS1iG=QUp5)I6QR*(
zF#7?fWE>`F4R}Rpx$a5VLUAEo;l4ee$T}1&8`9&(Qa_hBcE`mGsGmibno`8ja62r{
zdJ;h$i@hrLvE$5FDOd^fO?ow-_lcUj?OJg;JgXIYAn6KyV^@e6LSDvtlSpK4gCO(V
z<7LUiqj{2^{D@)uUSS*c25TUAV6!(^xV?l2fljyCPPwk1k_J|fL^%pqs4or_!NYX7
z%*U%BwOP}Te0V-aMwJ|%4(2LSvhX@LC*o11-sSJ>_5KCD3)IJL;MHW$#Uz8?$T8#G
z@CpoflgYSzX>ga?94}y)JhO8|0iJKf;^O&f3vT9FpAS{oGXl=_1gFELc9pgx%8-Pk
zSH2rSHn1eK{UPeY-PDQMfriuToYvsz1?rOsd?#V=s<AvE4jk*hsZE3#0ugd2YPc@R
zhMVUP_e@|$d%PLd0eBi#!0-`vLU(u*dLuBQm$A~-2-(R-Sm=+ikqH@2z#5x$va?wa
zf@)%n;ZE!<O$<s}t8;X)5%C!!=!7>dqPy5Iyn$6*#-MC`+*}^+89H$5A1-wftCs8!
z%@J#r-*jx9(=~inwv+xdz;j|-+(%hpnAdIH?D)@p3{>(Q2A1r^JrN__15t+)+2I_B
zZ~Vc3Y%%r;?i6<XOAyT-iHYRDvr%gUP~1)!dwVnoa67o^vx0D#?-kiNLRL_9$9Q|x
z4(xiKaUq>e@Vmo-^lk>VN1>L@KLAfHj)D*bErOvIVNg>0ZKcZh6!-|(dFI+O@>le?
zgC2NjqGq5yDv2FwUtzCFEp;i~<(YcI5@c`kMseRafz?^;1G*kSi7rK$2~Lc;rwPO1
zoDUd9&QV(q1Q#a+fjip=xA~F4tPh!2V2-v?x|!1i?{mnAJb2rA8u9?Vui4!Mb-ySN
zAfR48wMlSrrsXN2+Fn?=Kxem7crJ2V8-p)UG7rx6SP3Pj!;Bg8VF+&+^<hmkOA{&o
zi6OlqP%&E}Ow1H0${-q2{;{_m3__{s^|NIqu6(#Gv2|W3Qm#-`!{J8K7jsXN2qe9R
zZ<*#+WZP{PJE^OYUBFdQq>HXFQbzZCu8@rJWOEHE-Z%j-k1pUd<vj}{<!=+|u$n))
z<&MsG8T$xBE`8Cv&(92ryNsLButE`(0PzMV)ewd^0;Ci~O;>BRNu=OfF?jcT44xQ~
z=rMfB_?^q=NhbwoT8l5Iz;1eiL<Ewazi8sPY4Kx>m^aGmqUJ(5xIw`tTEDmomuAk#
zgH6m<?O)_Roy=m~%kN1npT_*2qEI%!CrvB`D0X>FBFK~BQ#>XaKAjWIavp$sYm?EO
znw}o=_x%CmII<cRMvmrN75>vQN!iCMj`XI6C?%Aq6N{nNvf(Qbp+=Crx2;xJU)z4R
zM`{pOlIt^yg;E{g(@F3P=U^XIHi73gQiptwqcH6FW@Q_A2$`6c5Z;v%cvsg9%3*6J
zyxh1ocwmO-w{6e#VrFiuiim?V;+rEyk{IINR>geiZ?=xK)~aSd?@)GVTeBU4BNr#m
zJ!>O*e3%L2s`%xOb3FVdfvUQbd8>{}gXK<=ZdMrg{k$(z=~@$GdUb=x1?C4Y=0(sA
zB+j)O%?B=~L;ifu{d1Z3=ayVoaJT#NIy&iQZY54qp4o@VfP!nW2KV!*rP+(QHh%VE
zHRGm!JO_brV+DYOlYB3w0IY0NY|bmPuZwmBf8#uIaa2VdGrK(eOVE48_<CuFo<X#&
zvbR;nq;65E({r09Z@$WuX4Xde+Hbk%m$Vu063xqzm*$ofT$(_7<!YD|i9!GV>Z0>k
zq^m`##nbNiOP%x?C|zF%R__>o4ObB}lM(cv$Pk}!8TTMDtPI`?`2x~EhOfGI>~Sn7
z=#>>*io^pnmm5<><kvvE3(<=$`M><gZ?r0Hut@7LH|C1@){qVGH*j~4ak4eWavYKm
zGKTthZ54DNVaBZ$Pi@QD6MZWlj<^+B9o&kisaC*>=cEub$Rf~z-nqZgEYAw}g`dz0
zpq%|hh^=~mq_VSqe~De&ABW!~TB4}MeE59=HC|ER^!*;s&EK)vabClbXukO`Y%Vkl
zFVo?_VG;nEkSOwWz_~RPJ_dxEP)>42faf)6k!N0(v@${DaW@SFk`vtVoJ>t;UTPuV
z)5!)4a{W4ATLu!O;=R*|7mi+u*IR#bn++1tek-2eYW37e*s!QMU!iO4c~CI)m!PXL
zloxaU0+IbCFFS8p>p<M@=EITUfjrojD7G!rSvX$LXRozu2w33*3jc3adX6fduh6cL
zq}Nhv0DDA<(>;7*4#cgMqNAk8e&Tkf7(z69Dl7aG9kWYoeacl3t#zN*B3r}$=8>%}
zD2B4)gz3Zs$;m2oa>-0y;N;^&mWr}HrP}E{(;m<plzIX1JDX4BtBF>yoIPi~H-wnu
zI&3j9OMDcjuJ=qQ;{u3lrJ6-a$pJ<?q#XE={Q>$)vzccJrUq+~LFnXP?N;alQ-Iqd
zeU!VN*YxXT+#C(}Lb;6AP5IzRPFUsiHW_4nr{M&*Aq!JeM)D5PYJ1c3;h}QGa8L-s
z`?wijH0AT&_on>5J7v^I({Viig`j-G;T3~)7Z3^bUZa(K0Q-<G=2-v`jrqAgEg56O
zP1W<ZH@A%{#?nf$wrGAy1FgHuuH|Ij`}SIYk;DHBsq^=PX8L|V`RV)!9KV3TF68>p
zLK2Zd?0*QenLJ8vRbL~~$i~61kNH2wGOpC-MpUVuRI1YUA^U&Hq!uA(`30x=(NwZ_
z(^ofwQqrTm82ix0VC2bi)|^46iC@s$UY<7Drfspwt>9{^B=mO2!A|ZVr+w@%{0&7s
zhb#4tR;*q7Xpt`E&Fp9TJg5CdOz$QHKIY9~x|SO0KJ=J2q%{9)zLPqTEs${G1|&pY
z9RRUrt-sLfy-R?}b9C_D;bPapdp1(Yhlp7=j-GGPqy87th|OW_4ktO;LnL;sA!agw
z?7=Jq)*UfPu}<gv{Mk0DpBL$0Grg>io<P`d5bs1F<aYcg+rd8D@fp@U_g7aIe88y1
z&PkYD7;M{2?_$RA+HN?otrIyzK%)63+)|{{Imujrl*}B9?Cncptay;;13B2vsAIJ=
z%=$)>(ZH7_;7qIp<grKRIW}8(qk5IZ=J58IU2_qogf4tUsdX}ng(w-U)d<_-Mi>;Y
zMg0L-A$VHG3QbW+q3$hGnAVy~PZ%()8eif9A1UUA=gh|>QAj`2X*JND%XKo-v2TD1
z!;NL<M{uMQL*bqhV(5@9{m46HllU;+DU1`3(lhH-@p`}bdBnGoc(@m)>EUCuku=n~
z<l=)A5krxg88(k&B=(X$?5`21%i%oUH=ZjgYVItDKtT|YOxnA;B2q&!vea=9rS6;y
z@x|NFxya1mPNa~I*&!z8c4!ZDigdNY8<#Tvp(0vcAzmzcFt;NH$7VHz+BEZS%X0pS
zd#0bc9z~+VTF)3>Pp}AVK#2ncU6ERKF9#kz0zL%|g#$B1G6C)MEx<sYD!qUCjp3#J
zolPi1QMH{Z_+wB#+sq#i1=r1CzJ;OCmx|F191nO_Pbv#SAeFVOtzwEW$r&M7^%+>d
z0>oaJm19{1+`lQ|mN}axf5hUXNGz+^5Rym`n=^H2#?%D6(;K0|T_WoP29ehu(DQqt
zYHWObh49hrYop5s4n-)=;y-{pFNk$<->iWOwGiJ^d;|0|gH5eo(rO=7aMq_DDqU-}
zE1qg0&?HbYA(Yq~ff^=Ssc2+E$T>6iTNjjQVijCC5nsm59%Af9S>`#zN}TLLkqbqV
z@K?9~hBf6_EZIGjY!jnBo|IZFf*NY=g*P^y3$>3hpM@IibEqm@1(w-3LsIaHHpR^P
zc48frm|o0L8ZvTXrUtsuOX{XDlmSXJ9b=cMh-D{N#`+TJilW^0_YW(Hnm^SzKZ}|?
zPxCXFIbG<l70lcZ^+0@C&JwNZ@S7AEb+GPQ<l>Y-t&kO{U<#p;2Lb%8*muP4a3bW5
z7g2ta(D-^3n*s8ffz?f^jSYdn?WSz7gpIckAxK_5YbQN=eWSTVYYp?*Xc=U1LChit
zifi^`Au@9?f=3;}%A}b`3`g-9F3<;IqAX*5<(Nvu_Z?&(=;RDx{9N-KM;m}+S9;T^
z(qH8HD)yj9L|g&r5P?Og88wr=W#Sx~O{JCT4D$doLqa_ceOF5UKRv0zTCCAUu|7`U
z3oK|a>asM8xW=?@kB_cnMqSNXk`7qRxiti}kDKRnta=tRsj9}63z|vE>a2@-f^5Y<
z<c0rHD=4ixd;x*^U@+iO6qk}6-x#gt(a)lB9pZ4H-Pqq2R@1k=YI!@<dV6_Mw8T7#
zamZi^IF8|2``Z#$mM7W$VMy5v2-N{YNk2I9o4rzatfgV9Zn33o_p$tOfv1v4O*~tl
za?Gv0(Ng!|sj%CZ-hrOZfhLP~=h{dGNr4cp6aH^5_codc(vhSx>$?$xW@3YNWb{P0
zPMu$;swz5=Wk%JPO4HjyB6azgZx3MwI+^`#^7)S0$>lc8%0_f{48i&Br1}8-XB+Hf
zo$i7S5K_ycJ{S&<3`J7Sl<^3PT(POZo$!?h?i+yX#B-Y_Qt6kx!zIVUBWY^Gwrk*-
z4BXZ9sPt!6(loP4R7g5AuMRVtbT~7s);tnt=0vWu7&4z=cB!0$wMd<hFfSm)5#BV(
zcI*NKWIIBdn$~syF~|+}UxMLpZ7cs{FlhCVY?(c&m7vmpR<LzECKIkeYr~l40<Ba|
z{{+mxbmeS-r;$+16J}xbTPK0m2S%vuiL_W!Fhydm@R{PzEK+~#A@$dM06pSnHA?hU
z0>BZZ|7{nIu!TtliFaZpEdBID8F~T*^wX(O;tkLtsRq|UeLHEO4an&zKtvcWT;#Qc
zTf!g_W($@~%&t{(!$C|KDOb2`b3>fl6?uVM12-~iOWK!a>V`_Y#0?wNIa_p@*OoV>
zf7;q{(Q?KiP1j&+BW!vLX`f$uz*(GRsZ0^#BKIsR;bnlza26Zu=r9&i@nB@8*<myz
zTz(AOR=b+7rxBLUU0-J?s@$@A4_ahY;`dgEQEdu-v$4#+t4G9&javrq5G=F}7Ru<<
zBUW1WTFi$$O?o}R=9|rzaWzh`YDzODT;xiTCy6<FBNVfYTAtG-el9x|K1TMQ^zpFx
zRYC<=!+=R4@rIjV@2tSww(N@?i~chiN=@VXtdXuLGeYHvdAcn8Bdo6nxwO+ZnCCah
z^^B-(+)-C8PaDSEL~^Q5QPZKo-dIuvivRh1Tp`R?wIp#w&X)P_B3_9S2JQn@2oh^^
zI9i_JLwFIo>O@L#1e|T(;?i{O0>bA8r)6z{&^WW1{^c0Faf{SX$kZS#7LTWdjMhHl
zpbr8tjl+eBa$~2wjLd$lw<VRG-cCXSMPBxl`s|66`gXaS*lEW7IcvZzI>ft0CkMFL
zZ!uIuz8%K~Tkb>0nY{!Koy>J)p1GpXy^w+pp60G<AMeSlxh+l_1VJXbtVyru#vhsQ
zoG=L)GS(jWctnS=|44hH`x3sMz}MrWBp7X~a6<G`Di#pCp|L38r`L^HNsLFJ;$Vvj
zBKoa0rVm1fDo+!Eox!)g6r}fL1Vq}mZ*<*Nw_~RTyF^z!KIf1Ulf#(K0nLjZ$I2l=
z#z>38Tyq;`<PCQF_yl;}J}3jT-o2O;;`Q!I<LsK{nl(ce|Jp12$Zy4Cta>~aBnePh
z0fx=nL613v_eUZoL9rOyy&0afF8*`;S&hMO<KW1Aha%4LsoX252x+5^n(E}4<wL8T
z-X<=0iW}i``bK%A7RY*pj6~E=GgTQytfepBu)xE@ym?u1>^w^XW)YN9>yU2t$RZ-v
z-L{&QA(LJa*&%kZKEN|dLAI}UQ6^?SyR0DA6K-w<M57dj-pUDUvx@Eyx6$<w+^#Bg
zb@qOk<#5dHGQ5w}>3rzx=k3DZ4>`SJi;00PaS*2%ZHCirFjKvMykc8PF68Ye<=JKh
z8BioAx@u^VliD8|?5*YVjZzl3wm$o{+YrE$Cj;h)lDag?cD&tdlI^tE(v#O%@s3^{
zy^FLwjKHoniFcZV=?!d~S8$M6`i-F)h%s3|2;pAD5A|d=IWi=lP+DPSgUj*m*4O7k
z$OX>l`g}Hv4_V>k;HcmIi=Kd1aFpL9IEr+`I<(N#Bde4^i$(*?{luzbtuqvaoo#x(
zv_WFbyN&nM3vSVBwusrp&DBi~<lc0mE`t33K1C8IH0^yO^1JABz$q$m>;5yRh}oyX
z@@qE&hlOc>$zjQf4YV~T+JhmRwxkDx^GR|Yd3$t?o)}w&!mJd7G9E=Q;ZG-8z7KXI
z=^2?6<qXDSdb$*t{bOR)*lTff=vrT2${EqTBWAs_eYu7lzv2=;E8<<H9X-;%h_mO1
z|NND6tZ5kTQT7<M&+}`)!GkIk&v9wKN-p$E>M3a*Z|{WqHx&-^3z2oZ$Cxx1C>0{+
z9>l!u%`=uVp~}HkEoRyyw#AUv_4fJFJG%>cP4pm`-F&M!I|kY;HA%?K8&~3*V+x3Q
z{y4L_cVhABbX|pAr3TuCG4&DFZ~RbR>8>=m>78<dWe<>&aq@NpjriUF<(?I8AH3EG
zG(l8LktcON?b@E(Ouc$0ow@2&v^N}AiAN&JY#54;!?lrh*n*hr0LS!JO!Xtj+qd^v
zQZ9dD2q2Rg2TWUrmzb$&`CG9%w_znA1HpG;X?xBEF^lvWyTkFZDwm&%)0gF?#7-??
z@2w1KJ@TqJ?H|3|3-%JI_OM^=Io`Kgh9!7t#+k`v*!B<>L89MkaaPm=@=^9<K%B@I
z*hRu*@Q{C8(Kz7w4rGqt`3eus?Esq;yRm#r2erl!QC`trWGIc@H`N>aDIeOUZQOtz
zk637rFgF2hWSP^tkIN{k(RqHOw`pXpDefet1Q~HNc@<Py8;T*iFL*!XGh<HWo)8l7
zS>^fs$anb+^;7Bh^S<o|M&sdf&)ZMM^ZepZ{9#sVIqWz`!9B`W;}h3b!-~`w@fc)=
zLE8*{8C>Z?@l~k6HCVATk9jlKqsmU=Hf65VB)*UMP@QkGowNR?i|zSOb#6Zs!Ue90
zcp6YPq6LQ?Sqx&l%^@UYSfj_TG!ICs+lK=-h3uUqn48EofdCwvrnJq%M*_EUr}H(<
zynrB+P=smR$DO&9w(`}aDJ=RGb$o1li9I4b%XC5pdnbg>d>i02@Gut^ioV*KKh$tc
z@-<XPStngwiwH<&R%u#|k8t@!kO^DsVgql8YS%O(Fr6D%7CW6P>}=fG?DS`|4SW0K
zv#C2^GFg~X`m_1(YJWEA=42Skx4Du*&??McEYwQ~6CMQHHCY!}^ZebK>w|SYnncKb
z8BP>w(l*_v6vv1HnAO@)3D9vw5v#YZmiXJ;P6S-Zh%xNUv~QN{QHF54E4dpCz%$)h
zlZ}IF)Y01B>c|azsiv<fPUo8lrFh{=dEq{B`L^0V8*B@C$Tl`<YhEAB<3Nrj!6ud{
zdU3=pSm=?l%L7nT+eRqE?o@&Xyiv$lX2D#5OgjxcQQVyD!I5Lk<u&{rGa0Pk)8$3P
z8%H25U&pPHW1wJ{sWjavkv(SdMbf?MDH1gqR<LbT7^JZa*OyqclFd9r5sBL3H29+X
z&_3uvcXE-Lh|`81URPV=(7*eQ2gWLt5bDra56~!PPLrXFMCp%_*HMm_X|hzknN*i)
zEFAjO)F^H(S&MDuBNchWR<&4v4KW(3g!j=kPU`P;aW^79PvCpd2YaMVYbp75%g(G?
zyU)jzD6R(FR%5d?)1JS~MY1evG{9;cMED;v-(esjyZB{DaU_jh5|uNM<;SPBrboRS
z?G|p=!+b$`o#6-ndIt>z!v;z8SN~EI;YXb;lkO|0@wO0r$U+VTD6k#$Rl_2`1OBbh
z-%Y1<Ub;uT)`UWYBaI=nW>I>|jqx1I%3K|iuamYK4gDGRevP5mUI#necy;V+cF#7M
zF@bXkrtH=6Fz)}>;(j@gFTi{HGNCHPn?Mb*O?$B8O2ZN#|Ekm7n|u`5=?+y<<eIpB
zPA86&xlez^a&#nbv|BsHwaqFNRFO0q;cSJ~Q%Kpupq`CE0x|A_3{vi;=MIpn*L|As
zOiE$UuS$TD(j0oM3wSbG6z$}M@g?rHu3px+@s^VO+tk9p>=wj%<DDOo??mr1J^znE
zz>cgVjVJumrQQXmwr}`t@29PZW#{1Va_h1i{j(A$G{n95)UIz^Z_E{8m`&dSUL|Mw
zCAE~aieC-R6VFQ)|1%<2hRm)q*UxEQINZ;ZdaKn^zm-CcwTYXfJR&z(8^e|@#M~FP
z)OTLi&_U|N`-~=H0uE!yA?uwJtDW{X<M$uAW@Dx&=0Q_wMHB=*zb0esYrUv6;;;;F
z278$~BqMItVX!MKSV=_8(`cPZ7%h}T5COe#t$&vMDnt^Z=5H)9htF(Ncr8f|yW-n`
z;IPCek@U%{gp8SzR!&D6N{<WC%}Ss3M!24ljx_hO7-BQG^6!Ccrp%_qbvfqFT+y0V
zX3r(+9JysVXU>`pLb>;Zy+@knG_RdEr%zZ#W;DEn*IuoGb9rG*wdMwA%L=wIIc9ZF
z$f|t~XIg?t?|JF?m>f)P0F+^w9w;{=fawx9=>!3aR)up@z;p|$U%t@3_(9rPxIws{
zOgi+BVaueYxgFc~q)UU|8$B^lU?4+Y4=v1f<rS`}kp{@f@&H&002%mewu*h~a;z#n
z%P&<X=T`C9BOaRS3@{UX3|;R=oj#Ub5KOjQL@L%vnu-mM#v7X}vb{M4>w##sxmn@S
zxV_vr+?6~{%p1z^3vZBN{w#N^n8_0VNA%yev1yon)vEHzMGBh)-N*6--d@+=6Ibx^
zznf=xcUg&4a&Tz6qg01K!`x-+qc}uWsbAaN(y$p}#rn}F^FdkoEDiZRYv@rZQr&??
zl8@jgZdcpAt`-_sp}L+|mxXfUFwi*-D~5>%@sK~u&CJrCw`a;^dIa5XFflKSqgJz#
zgZz}uv@F*OE(mu8Tbq+z+Esv%O`z~hzCC2I0dHb3hhuzYB;jB-cDCQgjK`$avp#M@
zx>@L$n>Mns_IGS#dOXW%<>l)ZT-|a#9Jnq*5AoQEPULO7SXgRlry{c5`jJP5#?xS)
z-ykPMC>l87Qx(OY!(R|VjxrCM*BrAJWpRc<rYErur&(7Y-$9gF<=_FI>l+YUUdcr3
zU=616As^RJYsPv*xMZ4>$J0GMT3-oCnoJC?GRrQ_AWJ$7m~5b~fw5H1_&)41K{@dk
zLq8hJ0x|hPdikhnUuen53MAIqtjxqREc+JkhT|4-`5Gf+eZ61t3ezUjYmp4XF2oZg
zd?bh*wUz}(6az))N!0s|tJ*nF76xS9v4OwMGi@rlLAskSNYjuL4IiC}!gmO55ujRw
zZ!~9ZXqy)+*{u&Uffe8XJf<BTCOKI^oBn&JO>7+t;5p1@S$|o0U5gMfyoNNso;Uh4
zDb?yZP5kbv@rY>PQZ5i;yeT!dJsDrNm1|n#tJlds$>}*rbBm0Rnpbr{ir-q~NE%Wl
zr9Y(3(ZMCUJ06V5pB&@q@DG(v=m%_e%w+SB$uUpsWk4Vj{r@WDW5=2^LE9YjL#rnF
zvW$Z{!+t*5e*QV1S-39dd1yPXEvBbP;ulEQA}sois!7+UsxF1+*iJrX%OS;ggn8Ax
zj%H@Opgj%1e`Wzb;8Bx!zIf?Dt!j9g%^2*o`iT>fDO0Oob2WyK%CyW?V(lA9fp%OR
z&qM4ikNYhWU)&vR)W+7->f6~n8}sRtFg5MFxi*Xco!G-w9Yi}ZE1`#s-+~E#4;LoZ
z+H0YL2b@-3jNe0ngAkKsik#IFNLwYpQYb3G8ty~<hAjkv_P1IZj0s(AhSTb7P3GuK
zx7u$R<~$$J#awFb0OkmQY4=-R3_dU?Qfr=HYX`t|Wr?z5(`_EkuF;>-;v%Oje(_OK
z48>Epfz+ara_qA$+~K>PO|8b^1J%B=)k;8AGX*x6YvLQGO1Bw|)YYQv6tN0D4OZhW
z_<{Df0KNcYmV=zGKh@slI$eLG@w~l@{5cV<FQIy^m~Ix+ZS`AL#h-4V)&oGL9m)d;
z3}BmfC{Rn`XuEo~0F{OCFd<N@mRd>iB~a@*YPmQ#eUP?`dE_{){wo0oBc~_ML#9`e
z_!_6x&zSmjr_}{5waDn=VPqXGauvqz-to0&Yf1zE@&e#jk$xT7_^Y@7tIjKn6?;GY
z5B|Tg1{HvY_wqtNg5Q;{b9zA{pzk18)q>|8xZr_WkG4VyL9Kp@2}erF!e|X*JQzcw
zaPjwJXqueUqOqHtUcV+235f%bwclKXI5}}V)Z4uXCJdPyte$!o<`eNZHk+Sgim<BX
z_e`hPZzxqCy<;9u1-cN99H*7Kl9l?3mAX=fiu@|#SDpR^GQPoj^yM#a)_oG8=&c?s
z6oU%T^c@8hr$l2n^OJ~4mHK^?a~x9{R6-XBt=x&6n%Kqb9;SBG!pYXQ@c{iGvD#$s
znA>WJ2;Dca7EV*WG^4Y_Cxy)S1^?M~%>Vly?18!(__Vkepe0bUlahRri}i~pE2SNt
zMA+bchbK{A=QJ~Ms3-hR)`_a(E?+>+emIOLtC^(3WaD~Jc^ztKb(pMXLWdex5PGg{
zhXJ8i^QwSOcMIev27lyu^7>%ui+<@qm$eF(Za--0Ykq0co_8L!beCV6bli6jTKe8W
zOZOhM^y7n;?mKAd=LaqQ>Y$~#qq@7`%{LH|{2C~0ZX8qE&&q4TTwF{V1|p^zTIie+
z>&Fjr)1GNMlAOU5^N9==h|SC&dEI@6+?V<fVi6ruiwmr5>@&%lPnDTP_)KZ9&u{vA
z1ip_D3RjjKfI$m$g3jMmW%D8vw@%>HGCUMc;t%f-23nx9bvnBD+V6<oNW?d8g!cMX
zgiNRLZVR+&piMy>fzl17wdNB7nE`!k$Y=rdRFoB#fuEv3GVDi`;(Q<JJ94)I^9K_A
znj>w6KLF+pr6tY}>B1*WfnjFD0Odlf#aQH?4Li_Cm;%)*3HT$z-^sn6nr_-aK)(;@
zOoTs|TD>lCj%~a{1GS#ydeD$!KXNZ%NdKk{#1LA|dqh-@X&mdVX`uWGw_JC_!{Z=?
z5WpuR$tu3uRPipa;%k1zKsXeF7HNu|51e8kqJwmLs%7u#pCuCVfTt^hb<1-cL1zJ;
zLwsc;TXg_mDLeeevQ8QYzZ}@ub72#S^c@KwZ8_Np7a$)b?Gfr&6M;Ze8DF=;ih-s1
zv|LNm##|TjmPU%s#xa<2Qr2}qVx<D%F32&-=_s2ILc+p{D@bXS;GH)7UDTY4Tmp*&
z!g$=@sw6VN>=>y>FypU9`-Y)BZ#d#858we<H&RjK>R{QBJ`qd+cNjglLec4Z*Vvd{
z8_|Cpi>(^ZodM=M*<QIi+5l89u@7-rrdWR`do^Gc^7hJJ=lx*ddE<GiARWP?f~ZV~
zP;|Pl?}KYFlj%8K0o3WdUaYGd6HF&i5I)LKnH*PVc{8SOd`93)eAC!0y@O&mxgwar
ze5SBx9pj(k-HLSd2pe)rLNtzgbdYlt6zdEpTT#eT%*iFul0&Hl3mB8l=p(ClWVfxV
z`1^Qs>qtepIvJU--uCnr&=dy1QQV~NT!rljsBVM82TH+PS<c7J)D8-*_wG>qA>f$n
z7zG*PY~nJ~_4DW*FfD;75jk#vzU(0|fs9S~fFx%Kzb4{?lg8t_3qJBi&X36g_e=gl
z%JU5>Mz=%$xLJWIx7hA}%3rvYok1<$$@FU89c2xNmxsc;EmZ6PvLa~tDjvQPO4ZAK
z$}G<n{<Sx?f8ure9KtKCVQ{0eaaIsrSWNk*RAF`O1OLAS@9jkLu%iE^ZCzdW&6j&7
z-_20PMmdm5+)kAAP7)P#!Jj3C`^HtO238QgF%LC_PkG3mnF|tFX>rUAII6fN2St(J
z1N<9=x@m8gkVT#__2$Nr1$+fE@?8tH+sKVI&peEGe*yA@Zam)H({_8R_9Dk@8-+|=
zjyMePKul3j_4V0Ns6`|PSsrfS1O8r;rEtKrV|^n-k!-z#{6?lgTHoL1^9h9fHe8~u
zavhs?;9oJ4hWjvvMJ;Pyq4H4vt|Ru{0Ou%F+B)_*Ryv^X56Q+frw?5(#ZL^~j>4cs
z$&LZh80z$nPL*$`nVMSN<l1S?32AGCS4wd4u2W-mO1QI2EvM`k-o7<uLvEg#?KCi<
zngB;b+4~)1At{nI+z@6T_2rW?lESl7d_q9wFT5P)ms}x*+aU*V1w$?4MbK12lJ0|9
zN_dpy1c8)hE=2Mtd3lTRtci@rCN}CC(N_tht^S70PDk>Fmn7^Rn-4D4>?AguR$k{`
z5eFh>&UhUmyorfvW(_RlQ{!U%Q(2Ht>u0m#Qce?(n<|c6ZnPH9zao|n96X~oYJLK-
z7a~3ps&>@|0VJ0z86K=z!as9cjOZe|0qRGU&;cS?Bm|i^;ud1R&IJ8c?Phkyo}p=q
zPl-!y2<NBR5fMcKdrzDecgi>fu$I2Pg1q^EDS+4$Ry%MZ>6U3JboKyZ2iU|2G;F%a
z>>=6RijzCQd^$=|v^$!cSPun|zi%`IQzzv|b#5Nmz&tm=5ayC+MMvs>sRsstbg!3&
zPbC!&OH%<6tktc#8_Su<07{QEzsv`|I%YE%9clv(HS7vHtYRA;=(F+~dot{GnvV;&
zCD!Hz0d;8Fui+6AzNa|p>9PJ6szo88Ln2t~o4|Un1+YHz!204}3D$=mSWbuVk-5xL
zn;bqKQj9Bq_<IsO1(x<zmNv_#upwb#Dk4H*&|WgB34`83<0TAQYro>#Wie>#|6}h>
z;HxUneg9;?d+qE@kU4}w1BxhW02QlsW3{xlhW6;SJ#A=hj}{4ohzMau&;*<S4T!TM
z;H+VA#^8W+aKtG%)+wksVw~sy_xG%|clJ(#V0+Hz{6F_|d+(8*wchoP&-=_nhJX?{
z5d=X!UJtd<wpmG?M_@BiB9RnGNn%|9EB7>c&pG*3nNS7M^V;d?DF=}JCk}f81oW04
zVBHezEhJ+~yh8(_k23v&0ZkU8pTZWMF<op?@$c=!vu4BHZEGe1!ui&kh1BEF4-_f~
zyU@A^FF{1abG~SjvRw@b4RJ_hsi}~71N!p-5>MI2k-vg6R*;C6^1lxfn?pV%b~y44
zvy}G7-K6YbPvD8f$N@(p!?Lf2Oj+K2EH4fXHy}2!8HMgSXpo@cTbxnbpkW@CO5u}h
zpsxvN0G~WY9CG2)hE7cNW9TF}(nkn?){(9`x$Q_rr#i5=n{_e($yHc?eDt7mAsK9X
zb0=u<Rg5&CuPh?=EGQwsUm)uiCqo0M2qp=`m=`|E!vK>u#rA#;xG4cWLY-(>l=woc
zS^y#bmHTQs!0avZvoob^)Vs($J;1!$&?PfbxAk!EhpT{N@ne6ALvlHt_63r|l`xAj
zEnUK58%FfkE~Cq~G3h_?SF~$j-!Zvj*F<up?xW}%yDSNNI$?IdV0v*d#SV}Prt^p_
z3BdGfF$<j_%xlTKC@_79l&Q+6_TPdqmxs3jrr*ynF#RqJnAVX;u`@6&NtT!nP8Ul@
z@*)L<h^K2~Ejs1tU;+a#qKk0S7RmS7&498uL&xz%YQoTE9A1ei?za@7gS@*d!g6O3
zbyuz-nk~U3UV{I_@zDZ51JfDOaUHXBpg7J~#9UF*n+fqZr7}V*Q$6^uKb4n5B7tY5
zyJswh1TeFp6YDLnJm_sFaj~l@Fm*iP0}M`H8I=BmWV1ESh*;QG_Up%Z9x);#I=Yai
zq(s4Y^bA>TaplGo722(YC4-sq{f-wXvS}UCJD3(u@EPPs3r8B=P$UbG3W;x`kHATP
zmR+x|GTcIHd17rBgH(u@;kmYXp^8#3eGC(t79@=R4O{nGyx0Dcmf!ZGn<K4K6tU2O
z9CLICnKO<co`d9g`m;BG{@(s10UB-P>q7q0N?jv20DlR0fh61CxGjEE(f>gn8KlSO
z`H$c8A0NTvef9WU|1kz@<@We}J^Zj9FY+IM<Ubx(<DaPJn~?6GLPXvzD>{{OB{oeE
zOkrdmtGgWyKTaFC4=9J)hnaqC^c6EWz{LcsTSBx)NkSkmv1drv{~Mu^H<bE`f5?1T
z@@Fsa9WQ$42FtX40ll#_j0a4MlwM%Q-#|c^uFH$YeDA(9Q}nDdUi^#%VHQxH`syWK
zspO!^oT;zmXPtO;R!WB};wr-+iDc^AxA0!cBPFdnAQnDL5jvHD_BXZJyVh(_mbTrR
z9T8}qQ=5HFt{p0-;sHuZH`)!OtkF_mBb?gsn|Q-V{Dzh8w$2-V8*jM5Z#dN5-g(3C
z;tiYphKISeoj1G;m-0Mept~vM!W{Q;_qk5j{A|48+2l>KMSq6xt~o8wPubxYFb5#6
zWx4WLc)s><L~Ccwq?5O1I|a=~cG~P+nhk}LOG`p?S6CY!>Zp?;Tu@crP6k*09tcyC
z4F0dWrKjK&JQYPk4kb5{!nZ!j_OpL2M7JVY^lGQ-6sSLZbpImWAfVYJgeL4sT!ON{
z@M`xf4N*KUDKwG*uUCUqX-haU$#kbBN)ahxZ*^)5xj8OnWANho41|^Q30?!zrbe2?
z$4>FnWB(HLJe1@k_fx2>_h0OeZcVdiML7IIaO7)nh`*S*<Smzz9tCYwN9z`XeYEDb
zH6oS&k1es$j}J{<BImrjq~J97i={gv$_%9?`2h^(;8ZM`TpE!qCYPyX=#Nx|G&<eB
ze&kS2&~1St+Z+hBx0;hUsK8S1Xwk_AYl*~+4}>&Erst7Q!=+L>+OTbbghNFcz6WcD
zS4d$>-S1i)J-;WU)BiVc_)NWSbCH9r%%PIi#w!-uy=#Uvb#g!Nrk$12*&GUx=Yo{`
zOHwhUQxJk<=N6>92WH7(6t`&iFv`INn4dAkDj^x(RjDelj@K`q<t(0<zkO5)y=A!J
znEB-#MWqnHI#c2<S4CREYK?#Pv|6vry}IykY<IlvaS)6LeM0A^LC9Mdsz>h-j)eYN
zfLb|pfHA>0;Rx4uP&Ha{8pl=Tlg-q<TE^!XKKrAc-iIEEl#c9+=BW}UY!F*k;9Bz)
z@G90F|0Ct`qBlf~YjBm->lFo-7Z3$jMar8TcSS*kuRcf}@Lqqw%<T=B)FYKx(3cZy
z(c}+GY_~tEtXVbwxNiP<1q#6^6;wo8J6ow7L0IVtX!iV-rs4QpA??Alcp4JZ%aX?=
zFIns9gB&`(8hm29G^sd&=@YP@Tf_77LxYJ<;N)TZNPtnJDJaxYVCVhTU5TkK@#$tc
z>gy<!DNK%G>|#qgX<0PuxALpVi<T#qK<ajF;R#y2EUFYCIsi;-l^z1+B{3KP^akPs
z=(EV(j^bBQkqw0kf^HWTsT_)Hf{;iF6AE!{3vwh9(p`7FBL8-FXBIUYmfbuq)IXhg
z!0JRiAfx2CjpN8hM&b+POeSS|{sxUtM73Npl=O#1+N+yU88F>DZMxn{->Q+iws~+e
z-KmQb#ZRDnXxBn^Qhu*&5Kdo_hVAM7wH-RX)k=qy6B+~A`21vQyvrD{z*2Jsy^%L_
z$9ub}tv3{=^u{uA+ahx-fhH$6`SXioyehoBV~tv8!jC(3iMU`>yZ~-of^1U;Dr@H4
z)2*F`s=5~FQoZ7+y9-?~&-;+KCUm@l3cyq-cI?p|)0U!v!3Qo98c}4@=SC^4x2;Rz
zt33DMG$~)$$!5#b!Wv|g;uVh;p;!+zESfs43mUx4RS|?AxMsMIhIlQP)V18lT1w*@
z&KojX^=&D^NeGNozNzz77^$BqYyNma@9B^=>9yY@ogU>5l}7JlmZi||;p)dDLs^9{
z+o$#*e%6rrS?Mim*qwAcKpKYc&(bMz$h|a4ezC9Pp}{V0QZ?@Fp%K&!j2yw~>57lF
zO9}!;HrX!ArI1P8kq&l`RQ)!3+4ikccrN5Prc>yCknf)a_qB7dnkSSTQgxQAg`Egm
z3(lx6y@{Q8%W@n-aj`C0b-jS(`nrYG?ZJiF-=1$U{H1KqToho5?Wy~}XnQ_u+nzJF
zw>_7lL+g=+SF1uRy~yRALD>B}&}J#QoKd@FxuvsfxjVhxJ156@Q0%BhZg=tymHOS*
zoy1(^UY>?UbeN9FQ_A?xCUO;n&^KO4GnZ;KcMm%05rm1NpgYPS=vLGnLJq6Q;yd2W
zB{!4xcTcFsuZ5Hf8+TcM-Ll*@gxB^KI9)QQkr6N&A`PR4E5`Zos1(C?qW7*Of;61u
zxlJyJElKVDUQftd!ghP){q4-3fNtLlCy;mJi~!v>c|N+meTH$*DTdqBNxZ@&66p1u
za2&mUJTnEo&J73X_1l?o^m=wUK(DRDYo(&s3ubN~y?#HF;4j>g?d;E=`J=jRjwp{K
z4e;@$gxCeh*Dh?Pd(x4b@q6+MP&pdp`?eRTV^UXo3c{=5!L8Em(`SiW91<eL9n?<k
zJ%S#1T<Fdtg{9YjIOStPXQT@WQp;Fs|2Q5DbX7Zm2M7N*;X%uaE6OJfS0zCFZg%J&
zM&}}A`L&ZMbjxOiM)<VvU8^8#hA1O4h3<Wa+9fm*Z?({bLf?FcK3IChAHj|FR+;@^
zUxG;8&AWJ&o3+wN()?M?K?PoA>UEEx<7FSC6j!6{+Xmn6koxt#d~I39kUu(dY|rzy
zbFOAHVR}2v)zoGrF2)tp0<PxO3`H6ST+JIlrMG!)y)Coepf+#No4A_Gru|f|<_nfc
zp^}}H(^2^71vKB<G|CEEC}EWR6DDZ&B0nQGMz#42^CeAsspwzK>*F&%?-H@V!#)a?
z81MJ>DG34X(E^g~1~;?XXMDbc)z~JIwXgErg_cQL1Gf4D8hKSkVlye(tn%Dj9vsgy
z{1B!}4Gw&wxwlBL)Pr7vi&s&c<6)7u0xc4jXBg!%I%9cm;G5FGh<BfI1GAV?f<z$w
z#wA&GiPT{>@JSy+9#QZ%d1Ny0gE&_N!`I;RHVuf6+gtV)En7G1Cd=RZ1T_=qdYK1z
zwy0&90Vdfv!z79XOVtmr2_-QPSgPm94vRg4>C-Khi^+m#ni_bkQw*>CuP|3)q>fSs
z>NZ9Sx;7>BM{!$*Uocg@5e*#|a9?-NAr{5}@G*3@ET+)iGKZ|Kg!7SI9DFi5z$cGP
z;dp-(pKQXFk7Ih?dMoy^a34$$m4Im#yp|5FTrOjRsHG~<{bMFBrqa_*4NP2xHZ>yS
zNgbKFsxwCKOHQpTIhDwU{_ha;#hC#yAD*l{$KMfkNj7GK75L!o<GXaHv_M=<&vIP?
zHFnqJk9U>x6ds9j&+3$ycxskr&GosDBYoyWb?ZU1X<|OMZ2|0xZh<55Er9EhUAnpl
zrzBYbQ%2d}irQzn&!QL`2&JanXeC;}sJjooj|bWAUMg~<l;NZtkxT-jpH$*r^fTtp
zC3$Ht9qv<Bk%eK31u|Vp5hT$7cUnkoh2&@4zli+oycR_eL9aC1sxvWYplO0r%1gL4
zIA=*eoLc2xMJMnK0Iw<I%q66AlAg)5ov&jT*2Bvw`pV64D^bUwfLflbA|Kq}SE;`U
z=Z6)C-KXQHQ7)={_g5%Qy|Vu_kp2MJ)wA=bqi&f;T5hDJxsYNFdJD_x3hP=6`=U1Y
z60s`1#S4Vt>u(hYZ~u2tES&dDKm{LrDTFOi9NZqyi{}(dIZxOcAbsZm(62JC6~*Ev
zv8@cc3s&0>d~1nYLWpAV4K~dSsFY$Byp(R=z^KwK4vn4h!aoj<Kg7XtzJcS{+XP2a
zvk=0bnEz))f_0T*^mIs@=09n>^MAP0`Kt_JdDbc@gPHD0BP#QCTr$wP(|wvd+=K*i
zRw8?O?#8JBZBQ61l+o7(NDjDWDj9|z@mZXdogya%eDx|O9gI}fVI=d{5m4l~yW#`<
zlk})LZUxx_7J1(9I_dXz`Yod0p2O(6UYmi&-rSN>R*}?qbG+{dt?zZ)?ptw42v5%u
zX{wwF&vjMWzReS>nPQa0IFvaaV7tG-_n+di(KX3$Y{@)Si`uMS&DO})Yh+Io!zn`H
zoop{Y6=@ZVxl{YPXFa8sD8W0=FFg8E7Y$YH>WQ+}DSu<WGKpaX04o9)E`K+*b#HMG
zyK5pBayI@*vYqN7E)x%j{fgUn%#0?vN7zkf)1g4(bMB8u%T1TyJ7)w>AIoTA=x*+u
zxFTpl>f!f5d|ZkkOMw_+!*#ReRBr>zt=U&j1RX9__#?g-ut_L}%mX_GSnALVMYD#%
z<=lW_&CpFJs9u|yaG<t{ON#C4o}AJEUU@n_>B1hlYhc=5OwWDEDOCn-F(YYSGT|X(
zl{YY+!#m{-pnz_M^7Qu=D~%`UYpn2OU$TW%hEe{y=INE4bod<|W@q7KEhp_loV7jI
zlPJa(1)U;$k%*ow=k)8A7y2+(hthQyx}$)&<hN?<kbv&oP?J|4eau>(RouwKo!ysX
z<ptcx?fjgClZEcAP^0o2sz5@wBkTmO0lu~WdGbGf324+nrxdHeqYAY9mC98p+7zVs
z;}u5sNL*<O^hR~<;eJ$ZK2LzQBt!tLEPJa-^3Vqgby|+HLVsP*h~ILa3~bN-Rf^y&
z_f1hn(ga1qJ|~xtO;8_lJ@e}|C->y|>gekXmFJ#8(iE<LBNsX$k4fHhgD#0{4O5Qd
za*l9!e5=dizSSvj@8>P4%h0knvMu;7koUXM=JjY%tquDg(e_%%L(0FIsDxq}V7@yc
z?rKsQ-k(#rj==a{?o(=2$9-G#zyMcH_CtZcOGC`A<5p3ibe0aKr@Tyn?X@au{g8e&
z;$p`f9?|dH_)UvP_4`(}cuc=;(XS2Wd)L*SiY$u?697ZTJ|9nZvxXYoRvP>~z~{4c
zpDccp*P7U>pJTR3-l}8b(B6b1s%sX;q!>^{ZTT2s-b0A@_lsa&1+TE%o?ef6-fnZe
zqJcPzVo}`<oD%qc-ESvL&EDx!O@L8uRpLrqTPP}#JHXowLkSbi0S&tB3i3#j*;@9{
zVP3`F-p=?sJisv4ovLNz(so|}sg~>@)dH6_R2t92G>f_&^H#q9)jlLzr^<$r6nsfz
zEV;<NJzaSRgqW^iZ}Kz~6wZb{!i}I1QbYjuq<*W~)7#^52msiUtW@R^mZCtz`$hNR
z=MwQBz|nUvRxHfg-5r3P_hXPrp2)|O_z#Up{XTg@`EJW}t5C><mgA=*kWd+A-Ky(y
zYWO?PeK3iPB<6YAl?7a-8mL0xK6TAQqx=?5Uj6Fqo6{&k&A4uE4VZx<_97ZW>}cwE
znjjl-OeZT{5GvxM@~5ZBfh6(B_U96ek=if{9_@)Q112Y`>W)H=+3K~@zZ4+^wg?M1
zF*bPUlyD%frd%e){^Vsvhr#nUFGU`?9Ow)j-7dxX@JB?*JonX%fJay{6Ex)h85RlW
z=$7**i2t=PdE*T8YsB^a0{r|I8b+AhEQi7^#?{&Z5Avhw{e=lwRq^weuUFj9KkOc+
z)&Ra=u94*YxPBG*aCI4`kvvSSbyDdC&i$u*nBBA!OdBaHeS<INrfkN?ab@bwGYvuI
zyHh>zEr|r8>oAXfV%PNYnet>vj)6!r0PoMnzcmxoe*jZ{eX0^a?Bc%8Mbn`yFi%ea
zsyNBeA(|*~_*odR>E$k>%btY)e~QUS!5-X-UXlJ@_GsG1RMNS-G6II(IkV&=QRF^#
z&EV~siVRU15yK(mxgB7QmdtFBn}nsGiMUVmpzXaF8DG#ihTGpe+?_>NGH$P&Dm)l=
zA0VAnD{6wjvfUkc=!%11fTkKRFt@ITCG8JMxG$4ywAM0UqZ)b4f!S{1f|-%zePm_7
z*d0nJz~I#xmPO|(FE-pdTTBu!k$^A3);n{9Ud>Q7iMSvHXP+zxiSh5OC|@v=5U9%P
z0YRxFMcj)sRPK-2ecvU<5*nxC$>6qN^3>SpV4Ref$(o6N#gIf13~iaH9Eb7+zLVYE
z3nw>vC3Pa4ZtLv&9r464lzy6IBi}($Wi{qwNz-`pI|&}^AbnI19}@-?i!kctMDRmb
z!`o&_ZRfklBo0&<sKPxRCQ+>$4T9c4dleZN<mC+k2^F&6Jph}W$gqfeW`;tIAg!xC
z*soD^x|6$w6e$2)iF=N07CW(`M@VTcN$XwLVp3LI#%g7tG!9M&2?l*V+(eDfnQ|{+
zm+wt)!d;L`DxrZ=V5Z!hn{d3cOMR7mX?NgKR|8JEDlOV`clnG!XkUZYT@N-Yf<fr5
z5uLjrVT%N(LOgMOOgf<fb6`Pa88ahw34oO6PML17&@{u6q}=8C9-{L>GS;ZgFt-aj
zlr6B(8s}1{1o15H0n7$ID;?*kfP`9ZKkpu%(F&5m53(&#M7cpy-JG;#WzX9Fy&J|)
z@a`Ga_?X_O48*u%lFfrNfMp<uliEah(-}Ix-!tB(ccckyoFBQ|2*fQvZd?#fdp&L{
zXjJH|d&mn=@g4jL5kQZTgo+dXj~f`ROICDcq^V_TWV7w}MRovP+}rG1q&8aJHj9-r
zrP@p3$lHjLXkysC6Q9M+HjBsMBW>R<CXB{+!R>6{#HlR|Q?}eZV#$^qc<LI|?O`1+
z1PbKKi}&wO>&Or25l}bcw!uz3>47?LoS~FK{O;@sHu^^}*^ZzjID%_tHnm&48DF>M
z^_|CEdjL61<o%kNZJO9Pli_dIhw<%NY1{Qo{LmWwLwnAP1}REYu3B?vAhLY>Ao6K^
zv}<g%7viH`?T_|S=OFSjqp8MTq}i<?qHJ$K7=jaZm*Nt?w`+k05hW#O?g4YX^uPGd
zC@It3Ob5jAZGypoMQOxT)$9u)t8+rXN{@>noN~T9orrZ}en`6#*+ib9{(e~0x5!U<
zV8*$#lz#mJT+M9~;yA9Lbe80i>&U<$D7tY1Sblr_J_s3pza>Epg$C}mitbtN+I-N?
zztz+I=-s*9OJ-=5@W9LRkdaN^yKJiPD7pqpJcyAzn=moSffCP<%G?VS@%Du>q5H5q
zn{ZB1pJ!&Gm)~wYE9i{6RvyGBeKQ;av&fG24mPKwIA|E?{%Jv4B<9#RKF9WRF`3xi
z)V1j+&bc-|<sYjOo2MIjK9e@u{9<mjQY@Tq>uuxU_C#`OjO3Wh41BCSX2i>W=pnD*
zi%oU_$kf}Ie#8HzKXG=q)I2E=_^}Ux!wtWE>mX^1rV!o<#6{dE+=3RLeR)naC}8Y*
z>I^R<^cFfwvODBd<t*b95c$`ra7MUOW+qh8q>#sdG+7U03N^D}Nueg0qtq>#CEhRl
z?{ukQ(%h+t{y$0Ut7!ra74B%o9asV4wV3%?#d5FS%UPn0Lkobi6@9b2%4?+{k(f9t
zy1~!fj#5?(#>Z1BGv_lXJ||-8Y4>P2TGiIP7wp-YL?4R%%#Iiv>Tl9@h;BXys>`^{
z@|MDaR;To+Cd}k&bY{$nOHdoBhi*)l<u9P4aWoEU>_A6>3b%%whgt<bi{;7F>MOb0
zU#PDf=J;C(RTNWmIc+1a>mHmHsU}UJ+2&FpVSc0oz1w8irHi``19&REdyld-+o5;Y
zD~41{{aDEdC~FnayXSHE__yfYlL5Wk1P=H~9d)30AZ}E*(~aIOigZTr7I)l~jlrg@
z>98p++uxKM<D2rXZOZxaO?m3y-IV5FQxxa^?`_J3+LU+vO}VhsO}U6oLB}-AaK^Jv
zB6N;xm<57b>TC6yPnOmU`6(1SRB8Tl+{;j=?ZC_0_}09MsmXW&IoJu=-$<H9;OMpK
zes#m;k!XXZI7<QF70Hu&G?>(_Nt1d!nAB~FNj<auN!=Tt)QjyW)#y)ZQ!uIPJDt=G
z_?Q^y-+*O!$2k9^*|*Nbc{U(9Y(F8@n>`PFOvrv7@*)XC6H@(s4#!q|diN|c+2oxI
z$s=1cR&dl4zCiHgbR+4ii>wM7QfnGd9;PCBkoSVWB^)YWq0V&PR16o3O~HD~3@o)$
zy%-+*#+L`4nBFSFwU+&`?-u7u#zxM%_yi^6z7$VtL&a+&L0Z+6Q+$+D#JRDj<UGY+
zUC6c{CqlEt6G-jh>hN{Y6Za??X?arYvQ>>U>S~=L*~0FHDNxL9svy*YaQp4~psU%o
zGImITW*Iwhir0>B2?u!Y0@D*Jwl~s*DaNL))XsUths>3W#@>JR2L0J4-=xWRcXdc`
zTEdx9kZBR8VieSaA4Ctq4W=Wnqk4>PSW)OtTqgI~EV0Zy;Vej(sgTK`(sGGyT9ad&
zQsTZLEn3zh(GPbPhRoeW2wzn^A^LQ8AqK=f$TdkRV!ND|&A@zbreizSo2Wu#$LiZ=
z-r}1wcPge#jj#nZxF&Pi)S6JgQuO7GGUki~CZL9>>R-m9s|$batPV1PI<4qj`v^eZ
z&szKsF_Q+8lwkp%M+m$1<~y9BDqex}$tN?AxqaSZDXuMTN<bNJ5HemC5{tTv@dDwA
zb{1j!WZbYxD0nmzA$vIDyHu?Aglo|r<Y;y|?pBG{d1M*9C)|Jw`m_qAlDs6t_%F8^
z7r|g!oSpjst|~m%y(e9o8!Asmn4p31KmgFwa!;2j=vL~(YI5xquVXoif5=A0)&7n2
zu<&lRXqprR@Nhvrs^%KYVqtx5wsNl{d=EpuiMmm;!xy@B8KCQzDH)8h8fm=HH+C`O
z59K@WZlGLsj5^YmGQ*uW&37I04MlUO)@x2~v1>M6unf;Txs4f?@ZQ~lLB#*EySpE+
zqOqDMIbd|l5SkT3v%PEfuSQxiP*N@U7`mAIGtk%C6?qtwuT5nU#f*cK5Lowdx0C2o
zm*^SPSOW7m#j|z}i@xo#-Ff(m@Dxx)fa?f~-7s(nKkYnBJMzXfnFY-iibA~Hd*j>B
z_WTQdH^J)xn5gk8;6%t!e3{);o)JbOM9G#G!hNqDCp>NdS0%T9cLSD6J#o*4Lq{k`
zA_qOM_{-a98FYo(@lry+(CCpWUXa*Kk_=eAD>8@}e~h4lX*KSej3CFx(de5u?(XZG
zOQ7RNdePsS^0<-YFk#m`iTp!{`gzFJG@%bEvVb1~7t_kaM-znr<A0phk0>YBj2?8;
za_V{Y-XzmC{jEYsXSWy(YZg;Fvce4v(xUfOw|fK{?=LXz7iSgv#zVcyi@*6c`OWy`
zsXWM=y|SX+K{$a&*Iq&zxcK&Uzc;PajU<jr7CNl>#|qF-U|;55W9}HQb5mhLK}lb6
zw84E%GBVWCifXM>B%p9wH*i`8bz)95-W$qF$&1x<uqdP0|0mta?EL^)QPgb*1BOpB
zL6sPVX(?mBhymM&-B~`+Ij(g|wEl1Q=-kXEL6>i@@MCaNc0&0MyJx-S4P3%r*nkmN
zB+QHB1zjEBMl_Nlt_lI*!gf2--ta!28?;C<yys)s2X;OpCQ<Xxme*D4zNETD_~{eQ
zni_1-qV^l~Eg3PiLFXxProw-=rqv9$EgBS<cz(p$H?c!zywDEm)JU5_W+Llj;J@C-
z+4M17Gg|;p62HRK6li1w4)PU>DVTvKWy2|^KwG>b-cjNK?vEQHm-23q%s8s>;SP<g
zgxSt<jK2E=8Zf?V(|?UuF7k~e?q*7BkT03T%eXhlGvd22AQE?t(E9IJ1{!w-<<L_{
z6`@HC8Z)e}W0Zx@_N^)Su1$KgQJ*HRlu=jB<`8}G#`>r)@)3yx_U8IjcZWQ8^Hg|&
z9R~5_10+FCwDxispe1-(XzK;vl<3Ws>O5t;Ro2Ixw7;VS_juNE+H8f2DPUj~B9pe_
zxpW)^sn@`ge#HB2JXdnbH13x!+UL|=AJ4Wfo`yuxjeBD^`oj!PUe5?@h;HiS?9VaV
z`kkOPMEb~NJa2PIw&tb_8^1$=0ZS_MvsQ4qSzyVa(gqY<$cQ`8ESA6JXTn_RXN-yd
zj`_&AT>*<bl6ux8H2;7kU8o0^WA@5pz+RE#jK8HQiTLSlnAigT_FpBu?K9Gmx{IXU
z;u3(4_f5@{pkBUDWy)!-CU%BR$a3}g^QLC}llaHGLS<A)N#HliQ0_@~25xO;wE~ra
zN%t6ZRcCd#omDo0Tq*+2MwCYO3I7%DY$c(fN<eT=H$MTvd1Hh;ndb)5e&o2@sb?LX
z;CbU<ib!^0``<n_;Nj_9sv`FZ6}<gux_qcid7S>d2yQLNA}?rm=)e+&Zb8FdEd{8g
zC1^IXQZ-Ckr7>ywG$0d}?-_9;Dks&iLG=3<a*gFfF&Cq<&T(Qc`?xm>Ogdm??UHHv
ziQzQo1d%4esYcCm|FL7{<7!J2_fzD}gcVs@JvqEd-c&Bh!Q^IN3AcMK^h4)_AoM~S
zoXJ+|$<*V0W6G^fmYYQRM$FjZ=Nr+24<z4+>7-JYqdbD)tY3QR(a-(BfRwiv#}|8-
z9MFD}T`iy6cKVcnBTDJ?GKTDf_iY98sl_6syuF4YVYIW{+-?l1<of1&@yQq#`Z`W9
zeH4Aas?4{lolZ^y*>Yd(0xs<X^12H_K(2<Wl<Atr`T?Ua71tnp{M``n&0~U>OHfOy
zWadjaua~?3vX?h?{_+@md1LZR@nXv}<kVW^8oQ{6W3ADeF}gnP0Xi*mXRB8FsxcM*
zY?hedp#e3U;~LyQ$rn@LF2w$!Kwc=*7UcVEcODOPx@qnXIm8O;Zw0INVVU3M(cu%-
zHEkW1quM=-YQFj2!R{=@vC5%#RX0gxz|0=i-mherB@JNx^}dI+_WGFq0cUtI-WRzP
zzA;@->M7ugVAb`W$zBQ#?&{W35limEyW#y+4nDWKUUzn_a@jTZe%%C3BHR6d%TM0{
zX2e*C%2ydmUYaSxdx5)w+N|-*Op#)^0vJ4fa~aC)=sYidig3%*GaJIc7FvEhQ`ji<
zYe{&>U7yZqfzN94vT7-pGD<D)o>@hj)%&mnr6qpD7xTLYbM<{;30bWDjIPm2Ti}5#
zeL{TcrRm{?f_&WBtG&Ij4~6yu+N#}zW|xOmhsq@g1+>U_&rbEDl+P(fbKRGKh<~Yc
z>o5RPhX`=|#L}(cbpYDF{8vl22A}`r(ydJ@Sy->qtquGT=R@h%D)!`*S@rSKtpZk+
zZf&wyY)ZG16EW29$4j?XQM$Dusd8(zcAA8PV{2D>`Jq1D1@-O<<T`u&Pkclqr`;^=
zianu(3l%Ha5_e-U96*s(PUX#B?#nSkjqq%dmm_X09PEK&^14?f03d<Kdnw9N<+y+6
z?&wnOTMh*wi3WQJ&!Z{36b{jMU5U|K5BE9MJpHfgJNZh*Q?iD59#O<%wbbMKy@Ttv
znXD?-C7E)Py7b&V@ru+b6Zin?NVap|DZC(gYPlktkA-)0Te{YB8Z9^sBSJ`f8F8ac
zC=8hPN0ingkgws0l^qCi4xYH2$6j;{pY7vTP{O$sY?0=M$3;3{dN&EG#=3qqo-g>w
zB+YRFo(%URd-$@(NBG|uuNvo=E%jFiH)QeHU6)Ea1X~#v+1gcTF3ml464iC8q+IVB
z`7yJdasPkA=_HBC3#7ax7FZkdBwibEvU%=9s>Y?vt%6nIHo14b5Xm0`6<6ReohmrC
z>vAJqnn+XGPNKo5iwK(8RS|c1qF!2z{0IdCgTcwCr|e4Iv(|Yfmm9lzB2X=OZ}Sit
z3}9agAuB-k#)1}co0YS2FgIicn?_TTsC%wUXem7_&(_mvoei^vVTdy=rW<)A(ak+k
zw2*tcGjK~CEV?yGcp=xVE|8uHU)1sS;lVH$0{3ipE|GSs<Y>vJmSf=-DsLLQtq75S
zh!Oi37ptA!*3ww`AFh71^fTlVrdXHR<Gz|%Ej<1j;+G#q(u16W72Y7?G*sIr?4F{=
zjqg^4yCIdMRBSNpYT*d=^o4LEMn)Oq_H<{18mI?{>P>S+6-wNAwu3<Y?@c)8=(ee8
zGZ&*9)D$mbv;8SHvFV=sV446t?EWa-zpaYLz@VI-I1J1Tg;F~8bsHzNu=~7I7)ofD
z4p8(N$J>W6@ot<hw@1-Q0Ft~^uEwWW_i39ck#zh~*9#x^I$tT20-n?(764@7v}UpY
z4gZ}W0E4rmAkc9~wXBXix&%LS?dZxmi7myStV)R!ADfNl_S{+WZiF2?GafLRvfN8q
zE`d9{D&9r;ij-wYmyP=}k2^>-tp(+ze6!5|ro5AH&fL~FSNh-d?Btt;+xq5OIAyDM
z5mZ`8nM4B}9z_~?7H*mlqC-WC_u&pdMbJ?x75ca)v~Z8kl3y~_vm)-WYMBrYY7LL%
z!Fp0E9|hCAUfCXc!sLCOPs4ur19q+T@EPu=U7J5qrjMhzv)^z(dF1AW>-l>p_bra5
z-tIWU<pmyk^C<BS>{3UNd{~aW$aXGrHdN;?<s)zr>V+e9E>azFgK|GG+=q8C`8|4q
zlNM(AV|;&-4vi22cxzz$^KsU(K*x8SOypm*@lFepb|sz$)_;bDdB$g4{)$7DLrR9L
zZ1>D~ztEw^9O#;I^|Xh3al8*mpQtwB)pHucWk@_EG-zdByOa6{|GUa?sjwir{xVc5
z>n5|Kt1-h^vle@|3IA;WooZZscycS>o#V+$=zpmbiMj_!WmD=NQ%1%Yr&NbQonMA<
zr*-eb%*yEjO1%P2#jb9F5-RqxLAnm}`X7V(+Rw@QCBj2ndq~+U_zZhphj=~z>h(VY
z%*(E=#nrn^fc#~My>4qA^q%b=IaxMS_wfvc8=iw>NqmkSSJ%2@t0Rc;qzabEA+MMI
zU8oSB)N(euuhqRZQm|<v<+yYlou=>x5BkPX!S1WLN~x3E)8j5vA}31!tvoCpoVOF-
z?!&iBPikQ*icmEa=}t-aJy!rw_9_`dIRXy(g7juLFC#QiPDfE<yqd#D@bvAeOSvPU
z=Q6~$jWPjH3e$Hbz5>PA5lA*mO)f2U^NZumsHVK?cmcka9Rvk#nph=o>Kigld#?)F
zCZL?tkMg@?I45O07${*7jU*em;+PirG918T41&`vDXs+=2icAIb-lDC2NJt>aK!z(
ziOGRjpNPPI+%&zJv*OfO7IGbV?v_)$S||GkcUpfhCEJWnT|~3vsq5W`CzInzpR|E9
z5M<9G;_U!hT|PEld^f9CSOjvLdk@cJA&Vw+*Za&NpO^9HBLH}wyJ(uYH!5)JT$0)}
z2W=2F-P5z0M=^ySZcC<0KjB?3^bbOscamYVYpIvVw-mwV%21Uw3Qu{VtVaHAlJlDN
z94>?J(YbeX_fD0gnf={Y^2XCDY+0(CvU*Cb0CII9QT`N1lZv5KqeQA*<2V5a7wjG<
z{W~|T|Ah=#AFlEC7{JOi{ovK5)7Up*i%QTZn|}u-btN%l)`X8boMFPQB@;iSv*-`-
zLhYDKLM>*qX)^MryGu@FZoa$-l*R$QZ<%{M4C?j5BWS;edu^I_r<|-rfo**q*u9KZ
zEVliAaGLff(G8QLmk=_Hx<Q1T6Li8=EaL>uoui#%9&R<4L)~0-GDoBb-(X+%j|w$y
z)O|IX=hBeh7_JRt$#OTygwcR%FhGwKE#ULFU{(%s2h~`UPp8$SG(l6AXdw_Raj(L{
zc6g*?5BiC>f)2Gk(kwP$?)PWmPkSqqtf2C;bQ7vf&A)E#WGR8%BYs}?sM~~sM2o(b
zD6ziSsjWtWYX&=}tOue0)~JY`CU_R!8ycD@I(JYkSQW8j4P5<T;ZWVA$!&90owQ0>
zsOIn~4xn1yb6#RjMmtZNLt;3_Q;tP(w_x&WK&jL{gD#~A*MnQfRR~xg0&r24k&(86
zkX=e(mkB$}GwMqC#B3ZJHEmGD*&*OM4?UTYcM|scsBdFB(>xticJ?gMt;^;B#7eny
zrkB6SX0nQX7mmD{B+P(G*xfuw_YO$aU`ZESrCP#B5xU?>Z^>Zio}?sBp8Ipm>p9jM
zolnUpOa*vk_&ty?%-u+wlXl`OjAQ=kK#YMl65biSr}0O#?$r{=WbR~sab2;3zCa=!
zc7#88w_KJZP2)z33<5dGKMqtO%*0>X(h|3cABN0G2JEf|u@4*N{fEk=np@<XQ@Lka
z@vWhHzA}8~u7f?%T>q#&*u%X$jd287cldcFqwtviV*V)1rUw4@=3DlLGlcKj`iM6X
zqmkpf)worm20@z<ZS;a{fO~nif7!Hr_3SVI7pTLsn!H~!SphnsR{%$1ibDFyQ`E_C
zZ;Ck-vuMKMm3%&i#YpSZcJH<c+9`1CxALK#647n9#&7}n%<mZ~uC3=d>}vzwBGe~$
zbmBnoPd?E4pMIdXbD+N-<^48spilb;8g=DDl$<2zbN4iEM$8Txu&Jr_4*L^;@gY!?
zG|4jWKz9{D5Yu*Z2R~6qsXeebzCSA3f+}o=6)O@hF<je*N(@2zvi^VSjDNzL<P%8Q
zTf;~UXu~z8bef8}z#5sZt^g`785t%Rd1$<911Xoe(ZF@2fk2LeBjxHzeta8Ukp!!Y
zaC|sQR8l;#aTZr+ilEvv*jMezLwqxsuoh^A^aLMaOB{@#z6fl|7j8=zpm%53whdU@
z)nM5eEP6j!eg$I$NoUlanNv<&oX$chCBWKW&&JzLJ=Avd^Ik8*7-h^Pz4**zC((S(
z=0+VZCydAe-m)JIR^wMt{!7VmrK*?7o@)z#c$x$O3FWO4$W7ej2aYC^m+Pp~R^YlC
z(dN@vAcsD?totirfEBHVqwv9esl9AtpSB?lXj{cG(?i5HtIGNHLcn4q)ID$SB}*Hy
zbww9}OqsiRvUZf`*HaK)=dGr}3DQ(g#Du7gKHY)8jc@b?o98l&w|wO!X$T-7AFJdM
zr*(|{Vzggta10YjydcC!6IkX}_7Cr`b7nWv9AiUhZ~@*o(NV_w-k!}>8H{VqV>JT0
z9Cvgjho~eZ`g0qxcRJT>Lb@rhm6~lt-ze%1{7<%#X1;I4+9263C3df!iV90gge>XS
zs|3gnNla?p(SWUg@N~VTj*dra)9tpe!{uB{uH_aOyd|988G1<_%Pe!xXNp`lqNnb|
z)V_oyivK^K(okCLhLpt;pRpr>hIT^}leHP(d(U3>!>q&rn$i<^B6pb5i|wb>Eh+j?
z)v4tCDvmQLmem|z!-FGK1J=~D-3aP=gBko`&ZB0Of?PjLhhCOrq+Lr2!$4OBFQvP&
zVLY6)0OS(X0lH7^wT3vo#4mdTW+74dQ)RgEPlkKV<t&qGImcZ+R+)f#BZVP(1>Od{
zwc2?oCgbPN+qUpd1sw=u?V-D>d!0}SDr~ulgjqq#{1s&u^00j^CP0c7v%<8PGMjg%
z#f(E|M=hof#Rt=5EvBF{uEo@h8`{rUtIl>WOqVJq>K@B5T?&B|<VWzYo_`lN61OAm
zEoryH4ldBcFA8j|`fEmS*vY4G^faa7>RBye?&8~#XfJgNBZbAyqBA;n3XZ)rg!p(a
zX?*^h+dgL4HcEhkpeuPv{%ly1Kf0~_9`q1?D<4O%!RK9nx3#jh`D#5|li)(Vied;y
zCE5#0-D9LFc5jYjbAntxjbS3H-If{6gx;8K`O8oXN>qD$c?fRhRe1%N2Jp4?2Et6V
zv4I9Lv_Cuj#Z<66>We~NUONtkk(;wcEiahO*FWgjsj$oFvxu`SXo67ob6=eRO`#fB
zu(f{FODAUw4dGS~79IWp5i;n=mI=O3-Mz#*;~z2J$NK0Te4Dr;wK~u5PYx28rzj6^
zMYD);V7U?F{VeBsGs#ZsagWu%!vBSCm``a3*YdQ6C;h-UzSHHknEUiM<?H-7*_(_W
zFeb50HK-8XUFj`ov*EkDH*ztF1(T=AHHfu?VY^<4e|96EiPeBNW7F<o<$;%&`0F&J
z2xw}`Q#<;%Aq`md9%YC<OpRy*^++1%>R_N3;{&Z}8;B!H=`v}cgr8|*cun_NW}dxN
z8+zO9&>`}gXJ~mO-HJ7apS6h}p|TEY`p41In!CtZ3c>Ec<iIZMG~D;uhjgfj!nXZI
zlx{%Y=w-y80dvgiSw$CD0ejp4s@SkbU*EKi(u7`2wtGX_X&`aIAlTyhG<>ZrvRPPG
z+S&lwE07tqK3ImW`Q)>b@9H|;g`lJ%Q~872M7bua*jJFCLKi`s^K^O;{FDN5bIrAD
zwK<kuCT30$_7T<R+1K|;q|zV%MJgEb*L%z?PuS{AeE2!xF4l1mC%;E|`fp9EWD58b
z5cm0;PwA)3y*-08H6(~3<qxoTX(({0YeC@0(elg?+uY9;wyI4FZFsgKgeKZeMrh>O
zmXkRfAZkr0<_GYl%=`{!u97@vLr!_Kfj3c-?}Yn*5FQ*lq?A+mW;Qn>uJzLrub6Ds
zclTuh)YG?A>+vnVZwEdfy6rh~12H4_bfjGV4(-Ru+^hs6OlxDPy5rbnQD#;HeKYgW
zWcy-{LS{pIme3DYMHus;Zt)zycE@0y`Tv|_n;h`tfg6+$aZ6^)A+=ZN&=R};k5gBk
z(ipwm%~QBX_GlBu4fN!?Dahuzk<dW&vZyLd0)H+&TJL@bybT4bzln8Og2QE`6ZZf1
zkyG;D(yYIP)3M%PMNnYQK3;UTPP{^SAg{qlSP1_L??KiG;>@Se9LE@AMpPe@LJ;nU
z8K~%<Ke<T`<U5)7JM|Z;c(s$eV+y>iu-H?X%{%~Xz;(z73KMMzj7O=(E+8sHbs?^2
z_l0GeSwmMS-A^ux;q^s5X*dajgFQ646C2^_*`TBIxE~Co`B;WMN~UmqHSj{XZ{3)y
zU9=HpNzl`e*a!7dyOJplsA5-OuT3tQ;xmhJ>r3Y?{H_|b6KsTEj%^j>WGI{q(`I9D
zo&%Z4rPyMT6;Q!lgST!X6&XeKG04R|7<{*1Sx5rsPW6&Qj>QlqkXiSi621wwR%GP~
z9LL$KGMs$*p|UGi&SoNX%^fJIw^!&@3h1R9&aT?m95)6ZZ)~YJF&vegYyg6yvtLE2
zT;>1r!#W;z;0@*YF$meqzW*yhHhd3v7JN@6NyP1^7KJ!o`11dj46wvd>YrakDc+v&
z%tcl1Cai$vTy~5itYr<QmV3g=rL{6{4phdE#=eTO0F_I{m;bnr1mD1WkPL)TP+^gL
zpvPz|0xH3=D|S)F*d+p?E(d^(;y#`p!c|jebuGyf^vy?XL5}MlE!c!$PYGY<bT|4d
zUSVelS;kOQaTX{g{DmzsrO7iv6Xl)7FSWBK&j(FbSQBlwumiaHpCR8d{!+^TpY-BY
z%HawqE=jzwTZ`-vd~s2ttKh{O!50^{|Kjc7i*x<?2{>*u)Y8-46l#KT%ycVp1QW_>
z9^c?@lq(+<w*2+q8;aJtDS<<61`O9C3fN*Ic*x*7&s~R*SrVP-b;WxcKjZlzAeQyH
z$}IM9SE`n8o_iUkbYF9v)o#z_9X;~;O_-amBB<3Q=Zd%<KI*tSUA2LKF4iTfPKq7W
zM2KY1=sE+F2mdWFSvR{P;;x$$MQic`sH#8k{((GCG{JLchmL{|xQ4sxL(E0w<{1h#
zz7QpYcIi&AH4k>8v@o`#pY!BO)R~G7D{CS)p3FYnGA=^RaIgGNc2o9|Dus9}BHQAr
z;%%%GBJP*qDWL!5G`|AF`hRO#>#4#r0*=6uML=u%GQOrWv?gkx)x$)}u{6^?R1j^1
z9T*3XG*s92Yh0Y0n%rpwwsJQNvm#K6eKbH_pVkm@hp3K@drv>l^AUYpI}tZ7;%jNZ
z$g-4|pdlp_V2szXlcJxZ)QNRNOS+-IS|N1)tqT5bNcuNm=~KwQGKCgp^|o*)T!zwO
zqs&Y4BAkV}vTvo;4D)h-2g8TjJm&SS(0|FSmKhnq>CUK#4v5x8hxiO^O1CN{&h5=|
z%Ow6A7HIO1@<!NB-NwV)!U=s0ElWirL?Sf_n!a>>{5ZtJ*|=Z%IF<oGS5(Qi{u}-N
zZwdN8Owl%}xOh7Q^z{cgtZibQ4sd%gz|al@V3+vO73}U0Ftlv|ushC@5MD7|f6`4T
zb$j})?gp`g0)_u$=2_y7(ED!gKzxOl*%sb}y~UbzrDhK7_#%6{%07(aKP1jKxd+<u
z3sPP%@aEvfd2_TBIxhhLz$41kB>$s5!TH(MfOx5^2krZ8sPQoG;4q1k1iBqrE0rLZ
zaheOo96yT}$xx{0KaZ!$CQOgn^)!*t3Do{dJP@HdVs10tl6<iO7!$`g@VFS;zo@id
zM4XC6QW3)&vJw!ah|B`+f_5P0Q?*|$1tIJxUxXirkRayVbd|``J(5D7zlf}%8%Z=B
z`7m15h?hQtM2H$IA0(VoP7KhcOsTZNiJ5AFcff9G#(w}QY9LmNoL>l{1WV{5gw-dP
z_REuN_!0B{{Zekw*T~uxSw&z!B`;jo3CDg5ynGQ7hUE)Q`S$K@zPZpcFGdgMa!dcc
z+}phl*Pb9)?<Itsc6UZ*>TO@j-Cezk!m@VY3-y#TDchY3SgOt9(_Le{;PLC&PGN_L
zVKe4<Pt10RDoR0`=3YZH%SNxDB#-$%79yK$3|wG~N%pr1ug^mF87@YCs@p=~<`H?W
z{<%U!_l&lne=Xv81iC^f(!|8Vh0G2-<>d_{9^LEWP9kUa8tdw=uAI#x{Lhcmj5-Np
zS3F^k`;$}*P176beJy}qC_uj$w~pRII;)_1B1(i7%R%-Lah*r;fRe#*1&RW$CvlLR
z>(A+eg`RzamOY^a);RAfiuVmNg9(H_BlAvYjAC;9??<F&>O<ETBWwF#3L-bbTni!#
zWt(Y*3rP3<Lt}D)k<5msfX{N=R;)NosjvIQVtV#)t!ZH9l1OM5qMD~ex&lptuc{{&
zU;KWue`!z;&bAvmVcOM>vG_mNzHC68+FRQ~C9ul4bca_#cjWRr!Zz$u4O+vrp)x=B
zxrPM@+<M?X^{byA2HR`2ZiB~7xt$Dog}OJ-rUeN>iju|GLi0<=a#!Z0hlw1j;htX3
zsxy^0rjDtYr2fY2pl+o;J!MefV2x*O_)tI$=P4$T%U9oFk;3N!?t|y3lrd=N@jUR*
za0HS|;LI$4{N1)iWOA+GeVzj$Y0KV7Yl@CS|4^<7Id=mbn^3`5gtQBUU+vP8$e@&~
z&AK1^5vi2Wbr&eNk|ns+xEN?5?(RF1L}t6Y9Gv9iQ>)$0h!ikR5qBCg=wICPFrvGU
zf$M2Tg>f8iDE0o7-$vU{S2qNb!vknJ|H93=UI~6Ro7GrgvfNX}etOWeF`svy)hV6N
z^4v`X*B=Uko||PkYoqRI{82T<MVRw7ik2944@_f9T(Z>~Mcf_5>I;xxYmh%t{+}dH
z?pj=3Y?~r5|KgPM-Dx42W=^G^MiHGniuNVj^)pJqI%kCb54BL%&|pfV@nKIvw2Jt1
z&1|{HDL-JdSA)!qb{4^h6oGoQI?_UT89HwkP4%Cp5qG?@y1IfE?f7_7lod(mR-6n$
z{pA)-Xh*MLjcuOQ#lYm}kfS_&bNW-oOUHUYzC6Vo=RLDj;Eo_Poo)d-zOJ=99Qjhr
za^F&-rWP(SjO%5pnEoc>f+-tTW|;O+HmG93eR(6RE~zJ<_#(VJEUxWVn?!H-)U1ZO
zgS;NAnBh{nVxHj@{F!))KI~_tNiJV=q1L*%Dy5g^zCb)g6nw<XP%&l6mT3_cKF#|D
z3p;;KC3vb>^O<DmQ~|Fy^A_7Sw;6Fo$~>kH(o@Ca^Hs69*uCrD*(0Uld>HJ|A4Rmi
zI8`NsF%`|hX^;~*fLAOVhZ4R5f?ECWek-TO_4<yNr^R1>?Y}&P0X0Xcb(NpY(ccj;
z0mcccJzDy#l*4?IJ8ki)%Sjq6uv#VgDSIx{u2KZtF}M_mb^&N1K3t|A)ltGm>%tLE
z^lj2phyM!xin<rcJlV}{WQ&ASVqVz*b|Ev`P$x*i*}j>1WD;juVGubOFr(~wJ-sm3
zuC<}k4lwpI+;&dZp`AeARgn9VtiO0gbD57ScnvbVc?Qn5#SHoxDhO@Or9x49(Bf}v
zGl$`>PY*C+$`-7m$NmJ&?Mpstiz-QZyN0)3)*+p|S<9P&<gxA%&tskP9fg4Wjh#<$
zCNn8y$?+RNj=R&q=gp9!MeJ;a<ToiNK0-rVN(dBepyDruj-|91<Mmj?bI^38r5<>j
zM|3G<QYA+As&-$IP6Zxy0r@PWe8*SbCMX<<gZSHRAwHnL`<p@7E(Ty1oQw>%0Jntx
zu2Ifz#dsIki%(~9aR_(R7wq7l4DfPXe_ncdcjDVbk{31jJZNxa&|si_eHQfzEd045
z8CT?K^GbXl@01rMR(bOY6gj;iImINM?hEwv7JA<ZsNsC&5$7;P<2Aqs@WMSSXH9#K
zvnF9uFhS6BInjNNdt|`?c8v5Nk+GvJy7ob0Qrbt?RtVlUu-Eij76sdmf~^7<^?})0
zsds-fAn(Id{`kA)Iqs*FA~g-xXA}2sTYdVVnzF{{0AepII>m>blvl6tsvxV(*7X$A
z7MIz!-WaQ50!!hIY)5X(kn@#x1aDOqU%`8Lz}M2iGRx+a^CKu)oifIoHb&vUH^w^}
z<3h%Gr_(W1c|4C0$L_kpDWgBmo6M}y{@O<+!vsmy_Q;BP2ga{k%1b;*$xZN=W`M!?
z#m!hFP-1W*afP2R1RH~FRqsZjp(NH~vJYe_ouM7KXt5z}vnU@NFf#|E?~&YnKKE4i
z^10z^h^%Ti)PzS7&%2W1lZFjOF!zD+uQsu#(X4@T)~QuE$$NyzOQTTEugZ4+R<!%O
z{resMyKNrz@p)VV?g__3OV3cL<7M$zM6YF1HJc)EUgn?iUW_*Rrj^tJQ#VtuOU=U3
zbG^*p&@8ljf!{8rkOOGZZ?)LV{B3fpl%!Wp>`ItesA0nvEn0Lg#A-79Jss!$rxy<G
zUgG8bkw0JZ^8Ua-FY{XbTJ#luV3`g_|H%*Ta~RiA`A$yJPiPK+<t7Wuh57}N)hS~t
z%xh;B(2I5Md^l>?!~#;9QMldPlV&9}+w*X5;5M3x-e{rSv}=baFEk}?SM?<_v#R9Q
z)TO?Y;GSmy`o6(veg6y(6yN;8$roTAvZY!TF<43~fm$L!@=K<a19{0D)pq_JUrzq9
zmpk%hR`Qs29oKhGN*!&|WY+5jxbo)kIh3?<CsmV)J&$aeP_cF3E4?K^n*_|fj=8*M
z?s;YKbV7w59_aGw#f{V?+Cr&$zN_m~4>5>$@po(7TMx?|=mN<kTF@LVsIIDRTH5Rp
zp}xp$#TVjg%hx#|sH(`)SaYmCRvl}KHSmA+G5>#>QO_6ybjP01cdnN=11l=p@EmcA
z`K|iA)UCu;s?c_S0eA-MahcnzQO(?P477{V9kI&6SQU}VhFX0=ax5lCQlVI+v4LR;
z*>OMTh3i*iGjz8zQt(lIq%pR%DO%9f(9jTD8msiD7w!{r&-6tSI0vlr7v*Jmrmu|?
zb=Ut@9Df~d%6uS0@x1hyWf{oINJ|T+O-)Y&@1}p#MT9q<KhpGIz{JUuYDNs$=h$QS
z8?oR1BdU)(?q~b#Kk~qz?YsZL5&QgX-~A5Qckr>t?mKwU;E@N6IAHJr113!zF<{)7
ze~dVB;>ZCfPMDMy{5|2=@nc5(*W~e2$BaKN?ceD0U;XyjapO)L(b;4M95?mYiPdRo
z)sx4Ms2OwO_=<^>wC+(OM(7t8XhO|I{c>q()`xzF)6zzc)(<Z&?SvDL3x2U`{o<1o
zC&YW=s}qhLG4aGndZRx^o)G-{$BENM+Lv^e#;w^J$GC49GENVNDD(}x&@<o%b+Psj
zs7-Q{-P@Xk9gXthjn=29XQli1S<lOppV#2r6NbZC7MDdF9Ks$vipwHl9$-{#k{+!V
z0U#DC5ls%$(J4tCNpQPpPP!jjt(W!5FS}+P9Q2O}vKMfVkOM8;niiyz@c3X&{DZ}|
z>=p2s_>W(Zj-v#k-%dzp_$g+)31}o-UM)O+i93}$>iF{lIAI(zapdzb#nh(5v5vwX
zg}y(6L{9NYkUl;f9(O*?{ey@Px08K{N|5Uj;g-%Lu%QILmm57&*RDrwh)3j>B!O(I
z)cY#3dz8S#-J2F8$f$zm?mje@(rhrs(SA&nrvYqOw^Mauuu9FcZLrTNoEQv-Oq1hs
z+6JSill%y&)SgOWERC*>_g+nYWA_w-hh)UH7;r8ZSNAYhJygOsvwHIEfP#(%gLaKc
zz=WqAz-%#GaMkalByhHlFoR7Wct8M1;wdw-qDOk^$1vHjdr8^f-E~-rLj2WAro|{T
z{a&WY3|^cuyJ|={6RQ&<7bQia!gw!*0tXUxyguHs;+cD8O`)4&SH;(1D07LOn&f-Z
zY1SZkN?(=Dw9!{BrDe7|PT^c(M*KLf)z?Rc==7KagV{cUbm>t1qS>h52KXXb`=T@~
z6(XU)TF@I0?N)ai<K4{%;#mCOwO8&#ppAW$Ql#%XFBe_>-CofmuWZwBR)FGB0C&F^
zg3t39;sdk;0>zOP_97V)OWiIKI84I|IFgHn%|y$TPC};TEG-jxJUS>^xQ^d7V)r(q
zANK*4Z%UvU0o1escZTbaYz!@nXo|;aS)7GnSkO;D#9fv+9Fz4tF&8cU*ct)sPS$4v
z>N@~pWgP0Ywusw}D3$0ZfNl)BS}m_ma>A*%8|LUr;p@^2dBQ({@F&!~oA5km{_Z!v
zoCC0O(Q4zX@GsgnhZKNA^(ti7SV|Zxe+=R$_e15ZMu9hCBoZ0KmiK0>zGJIGx>M(y
zOV_)&F`u8V1eO4Jsjs$~UC{<OTVny>EQFEz8O&!-lGvEqUT}~$BzSvvySD?u;Ni3}
zqJJHzVL;9PaqNiWYbG8$Vr1HY$&)4y7&CsvxXH(jgoun8H*(yV@gplnh=z<AUo&#z
z_+!UajMiV1YL4Rpzv({lz5h!1KQBI=)qo{_O6$A~@}>?#dQFe)<K_Q=ZoM+JGgG4N
zDe<=Z8~2pS&SwxxbqGoz1XV(d5GfSpqT`YK0A3{Q=5iVtE+7vPXLPF?6uF`pxGv_-
z@hy*^rqy~StH8U}UUz=gxU-N<IG|6{T9p{CfghE;T}97C0pKuLK?}h<FHr2Kwt!Dg
zwCDn?k^qz`z>r4{0xfbs{qN}T`F8yQW6v>@0@pvr7m~0CYL-C8K(oxic}1{=0+ZjO
ziA4o}K1O_E1({0x8_0x7=I8K+b{|tFn64lvOo^Ik>_~+C8<tYy>)9>wK6bZGx6E!d
z`H!ux|3v^L_p}`giF<V}4!BH@jy4YJVW1_P_KO{ZnY0NfP8u`KhmlSoVQYLy9A!$f
zqGRmXidk;nXs<wEfjCdXNux#UIo&?L#AFD?Qk9nhUZ1&M2=4iI64G-k@M5w`@T}yR
zLxPn^I?150dUul5W~e6DK>Dnq^*grc`)w(3L_Zz;cNpL&)f`(BT#__nDwf43H&AoC
zCsH90{%s9;`uHz9?S@oHXGKlq)k4k!<TP-ro$!OgM(gGfKdBXy($5r=@0Qz%h=uKN
zi&HLb$15$4cjAdB)`*WCFk;-X<3|lRpkiRfz{EW_{x#78R&l_z1NQ%~{rB5@^7!M&
zpEz~=-r#`A)Ak-Ue)53*Dh{X^9RG0d>M<~V113$Ml!7+~{9{Z_yC-VWhA~*g$Z^#G
z45$M%a@@#j@CMvu(tfu?D%S8=VH?=Xn&}fpPU0ursy5#LRWs&<k^G|T`0I#2ialci
z$NO*7!iFpX2mR08R-_W4p}r+v(Wk*N+>gl_JL^4Q5-Q{rb0_}lbBp@$kV6Bgd$Q1K
zdz?-wbg%RYP;sTZl6c6S-OGeSW?(>zxNcZ~7U26Wn)P~NC2}*g1mwamym5c(50!iP
zrPqb(AO<WKG8i!RKBFB*zvweFP>ttD##(LmbH+9L`U;!#FM~P1R3@Q0`ni|68q85$
z>)tF=ltT1QyM#HYQi~^h*~7d7tOIpkL7i+~J*ZR3Z6c?biyTZbFkLQLS{GJZI*rfD
zYH`rzH$2}LWlC*WB??PDyaJjPMV5%+=ig2CcX~w8gCi+bVW~GYxnqU~lRKAuU@mL&
zrcf9Nw?jH5{^}_X38}iDqJ1^GBGrqO;W`ibTFJBAr(>(dM%EWEWtuf^>)2L)SMhHR
z|Hk;2Bz47={9DPtdLREc#^2S!--P20^m+jXb*Qe!5;a+lKTC0ghIB0q0QY_^`O`oy
z?)kCMrq#vbV8=GVz7~t>R1n-z!S5>mZQ!)sJ?z@fY+hbuvsZYKmlIu2D>N}^xc9-p
zMH269mxDjn0KkTn0@<!B8Xbc09q_T+NDvyNF6MQQxhuvRvVWbauZ7OMBnt4xSk4>u
z>=|X+1Q{mbj=!jG66DP<tAK63oDv2XMBI~nZ0+#BqoMn<y3$k70KQLMhCxTgjUUdN
zP~QR&@A3Fc@d0aXW%k{NcxA(Y;<3gWeZrIIU)6Mv0yNTN;V)?lHv6F%a(e1m`FFb7
z5~;*>3g3^Z=C5cYKSIONBH#=S)aM_}Ce#8!pN)Zj^02-H@>e*Fr#Od1#(B|cWaq<;
zr=r@c*xo<HU#m%H|5UrpxR*f5FDp@1uw7VZk81P}i%G`8u~fU)$C&ffwah64^_SuW
zvLk!penuL-{qa}id6(hR5|RjRSDo27Y^QvKIpLNPd^LtabrGc^T$xBkWflL=>n|4$
zBe@$Gd#Jm;q}Dr#v*hNKkr#9!?8_Lu%V0{^!;5sQ(m7r`h8p&aN>ftnWx%QQ68YW}
zZ#X6biNCj`31b}0sm<<QI_CT5OVB)DJEmDPeTYw!XG*~*zTB6=crkD?w$bm$fXgD)
zmZ}`Md<^%TOzlTxr14UYSZ-Jix_Y_YqSM@!bX5YhX$;_TZ<gDIgDSCqWA0Km1n0vi
zN<edc=&}%7MX73P$Jm`QTHmTMs5>=bsG8Oa4_8~#;E!uCqBDA@L;&96E@XA^!(SCi
zuSEo)x5q2qE<?O-bu2#S7BZJZC^<vpZpa&dM&mQ4fj?oHIJ`9eviGNA3Fx-S-v2PV
z!JS&l!NM(NMo#eZqohrsr!PiVYuJUQcz*XYxEo^sg1VkKp(*07q~;Z{{5pvioULjs
zo7KunhwynVx8vma0xl=vAJ&Gix&ch?;*)E!+oQmn&$if8YFYda%*-8{JIX93-*p3N
z)QxJ^$$ro83RgSI>=i%IL&heq%_;uhr<U2@mF|16D}B}Ze^<C~{lDk=f5*_Hj^e%6
z|5bH0u;$(ihiX6q=c!B&<qF8aP$&!^bBhRSvsD2NRL(2sV)F!e{xVFaTe|28@Rp5c
ziAqW<*3{Urec3o+n39;+L&JQlB3fK#Pe)(jf&0Qt0p+BqM0Vuo^oOqu1Yv<Eu2c;6
z@4Y_jY=n%+a4be6D(ybzLsWo@a-^kDA997&d3nRZTi@rmdIiy4!0%^`U&_dp-Y+0)
zfYS2}%uZbA#W+lH(g%6j`{2q!u|<&3<)vWa*GD%Kf?o<Ic`4#v91Tb4t}d<QS2dlu
z>yfJVa~GY6E&<}U*;bY2)=jV0_Zx&nqoY);)v;N(Vm1RDHb&~bZji*`fPKuZ;vu;^
zl%<HRDi~r98|>k;Jf!}tf!7T@;e4C9%;ZnhR!j!*@k`5vHs-JMGFOr2k$?-0{0eV!
z-IIAZTYv=Jv!m^buVEGBhOBf?@;A)=P5hnpyn<Y1kk_M8OnP*!M!LJSmWKC@hT~YT
zZCF2=|2$Ay325(S{4ktH<VCI5-NsgAgUK>LdmETBP!_{AqeXD=IkFbnC#r-BzR>S8
zr`NL8?n~B|y^_ys-03WhDSwN2i(j7G<P8ExehLXth8SMd(QhFxyx;?kb|tAvI&{n?
zwC^}Z$94+eMw&L`Qd~%1jou*awH-TGa((OkqLj{Sw>j&i&gI}`o!0{FbqrF=Akp4l
z=3DKTuvMcJyPoy7?2jp>8Br~a@5vYu@^*fRrxlRV{WuD+*vtmvRl(NCfWHJ*d%00U
z95DhKD?~~^bfE8Dfv<frN~3EBaC;dv&?8LTB3f~8zo%%gBp3GU{IF<%poiD*PHolB
zp1~z8bPI?;)*H-gcTurj$ZWL_FVB@W`0z2v;KN<RK?54E0~)pNa)HL1Kv1d6ZD#4P
z9^7W+KDTf*uJ~|erF1p~%r&}FM0qPsgH~yz(<4<L3<1wD=OadYJz{+GJ0+y?xzWT|
z(%xF%|L-g1BK-gJZuI3|Gs99&v>@`n7d;4Q5px<fbRVs9Uym|Ou@J%}5g;3g-~lls
zl`t%acs(a@_)1-LJg@+2l9L?(^nu(4a&TWS<(i)c{r$QW)}@M{29Do%Bl(X}y#^t*
z7fbypxT{A?LFUfx#s%#;Dd>3Lb{z*zpi}>L3%ubbC9f(5CKofTrK)q*+N3LD{LD{&
zz+C|W^u+(5TdTQn>|X8d4Q-S!$MI}ajC()GD}yzV;+^0ub{dv^O*byrZ&!MIu7vK4
zg2?d%jyu$+fIo48fbpb7u}yNa{o4aJEZ>ck)T3*=ujfwmdY*1W=A%0IpGpJTlkCO4
zvF~w!mByLr-bR>2F_X}Q(%kI~aTwwPLzI%oSoF2heS$Cyce=Pp3`?c^kUu%rOOauT
z?N<7qzpz>Q`i<kOC6BH^YAze*^~R6xw|oI8>=fA#%FSEc_MYj6pY$+qC-~ec&~cUs
z=DCvrjW(KQ4ueAm{G&-TSB(N~?u88mPPtp8!L5KZ0;9bq7HSzR6pZIv-Kr){ne6Q}
z6K-L$NMY#E0(ckK6?C_76kI5b$`9etA@D<|Quv2te_o|qR3Hzuk48(?3ZyoAROj;@
zBqWg@`L{qKy#jGLH;WP(=xW&Bonzi$##gE*mnF20%tzHH$m^lJC80nmyiK>M-ho(L
zhIvJ&dL_%)8}o2KQQKwBOK9HxcbLNRCG1$mdQJ;c966kcAd){+Rtc{P3t!Dx{3TZB
zNRB|=kK#9XPb$<yeRm?wxBTzHe4p@4)4D62Rl1eb;DyXLdvH((q3ebtgPVC#ih@1;
z>E=W}4Nm?_URqnu{2(z}Y7L|HIs6-cokf5v=kz6i?a7qM`=;ma3^MnztzW^7<+$-J
zZ5y~gKA~kM(hq49_Fs#?xdZJ9uCg1gxB^LyC7{mFg=hJU-)Ku05Fi5Zx=$zCDwgCT
z`X4C|Y^L+Rp1CEtDA053K|saeE0Lva1Yp94#vzl_3H0<<Qay@$EH?cv7fDhN$=Qc_
zyB%gPIQvs!-?d$jOa(T`Y9>S$aoKpayG-2xMGp+|+#z1Ze<JXk$;(}gJqlwupfkiP
zn94sw8t6_q>%=22GLMQ<A0@TI@fP6Rfsy}%ky-9nVIcN4a`+(~J&_Ci-!w7C51qqJ
z>_?Q}%5dr4A$<Vd;s>>j1*r!Xq;CBM0nN+NH{`s+GSb}hxGa#uq6-P-`K^2!?xrqS
zGTdCMAMQZEZ5su)YV6X;u2iu*l<MZBdh)L+lf-%qVTZT_jLc8lM(Kg?VSL2R2bhtr
zhu-DFeH)^5Yk3J+zDmtGCOy&8ZEeognRP*LARYM5C{T1kQCl!>Ip$1X$(}QulSp%m
z*eW*Zvs{WAkX*EyUo|Z8Or*1k_3qo;82?s@wfas0N{EEN;BBS*;UrT|*WrxK#4Ekb
zYJh}1+rzwmhXoB}LUp%ALx-7$YMZ;?88|&*YfT0xx5^*zIrc9Vgxod$o0mJjS;iao
z{7u{QWJq)u`QN;o^i5(<*_6e+w#f^9{sh2buuqw~4mfdygrWF@eFFr=56})b=1%n|
zSlhLMZ<3BZ=Dwa_`+FvD+I{m0Zy2YZfQ|S!ZByr*dN)MeqZ4oszqKnHSj}%Elk2-m
zg9WO?aM_y^!q&};#3HwQ-R;tKcVFqOBeBTQw#0E>SELah>Fl!)_J2zZ6b&!JT~dlP
z@ez2^5aAYmGQu^@s-6dU<^i6WNRV%Xq}1Z~DgROrcY?%2cWPekkYT*myxrYsWYiz4
z{5GvYy>y9;L>mMx;nCfBDCfvg%F-H7M2W$u59e{6$W<ji%szX<|12{y4!m%p^f&I3
zJhINwzdwZ?|CdtCjLQ^P=hcqpYfH9SAIy+_U7TKxkg@ValS^L0uZh%n)$S_)?|<g$
zzOFbCW&m08v0PPG%W?0{FwCpPyc>lH%mmk#`pUCc$D3wzMLv|UOQaf-Nv27{fOiyK
z=DOE8`;t*098FZnKx&fTc|9<NPxSf@WYAb-14=V?ZM;B{t1BAZu)T|GfKli^q_rR+
z2cB^k#>i%j0n2z)1;dD>)JUhW*N>8Q_y7)W&w4Lc8kI%pn6$DXUg2a>vYTkep*))}
z!el>-@SLK-2}}^Zur#{$<L$g($ZuuJ<4{KQ7A$e>myB<AoB0wSMwW4Ld>L%nj&4)7
zyN;~QMZ-+dT*$11L3f9vD_iGfPxN+?qE?*h1}}TKm-|Z!88g27<ODmMa|;-WZRB1$
zSjv2U^@172stfvE1yf26%Lvna>jXs>x$}sbkS{a;KRXgdOnCQ%VBg6fw4*cj2^Ije
zFdta*j_|Vn0AySTRc6VW$emm~BDa_UG@irg!lL$(E4+$-a4x5#`2iHa&uc(ETI20j
z?_~;k)!89RdDGRxR)1hK;UVX-yYey51OSU&F7#TZp*XMxvc5?dvL12*<FWuUEC_Qx
zzXFGPLjiUNMQuMg4#P7V+5)I|;|aQN?#TkF25Q`m?4u69z~@4%0R1k)CDs4yKZ@Po
zD_9>QQpD{_(UZyG&@Q;WlxyCa^PbYwRJzkn;4k;J)+5F57`6v~y=#mG<jdc@@_+qD
z_COS!M{C>Bv-xx6+SRf1pt9wKT1L#hiY1LduP7v`TZCiS(~g<sZjs1-r~@;isPCG`
zS=rn5g`DYnOnPR7HY3$*Cj{L0wVASC5!*>sjFr~$gHw#HzAF>l2;VS{{S+`M382v3
zBKAy>I}fZqm89i$UdGkvMo%C%QPYj#xm^K#Wb&VeDV7%apP7wbcHJ0^BhW;6)La<*
zB~xT`aGz&JTj`yf)<s&QYUuj6laW2#+$=%(6rL0!dhRBtV!<kkZSlF1;2<*+;6A1~
zh_D{fhCSMflQPGDJ!x#cvc2gMipDjN-mw_tmGCFXX(QhN59jbrhWk5vbM6!)Gw}xq
zl3V~=PNlnsY>hO&Cks`=BCp$Ed^#8eO7~b+Bin<`KuSs})bz>TI3<r^mo)CahE{fu
zICPKVhq&eNb<Da;<UhQ;eGLt9%edTP5;BBh9GFxl2zPX1{D;WQ%lMy@d^0=LztHP4
zmMf0T2tN5bs|j5Nzj;3|8)=b=*tT%HM^mTGmBZiFA=THIY52<Q7#E>8XgYH-_u!ct
zLjxbMFm~?T$r9Pz;_NCeIaOM<!b`Hb|C@;>gtfgCY+1zRN^>nW7N_wYnv)_IL%9c*
zrQdL5Z^#lOb#-@S*Vr%0tMC;xbssQUKh81NO|Lx23m@cVQP!4O2WPmBuQ<bpvf(@$
zYs{16k?htVIlwi1z?vV-mefGR3#uSDzSds^u=HUT^InYZx`3aC;1;uq2z@VRH-w7g
zcG|Rw@hgD5mz`B&*tigokf3^#@3LuvYP?+|?Xt2;z2YIv7X4}r{5#OVBt3GPwf_n`
zemHFj7W$6f4jmmFl6{s^eHl9Qb_o1lf0|2EvYUe3n+}PuWw3nSql3Kcd0xiPy*^X%
zRuO)G#DrcN*2fzv48Ua#F)^9v%i_<U=6PXO^cQRe*dT@<nkDRb2^*cHepC$I*&GE8
z;tm5FMRH?q|5kjSb^&>b2Lsw)Rw=eCdBvqB-o@*IZWj3G<DM{^ST5+mY-sHAeqJxh
zUho(G+gwgzvI=1Jbu}vVToYx}nc*>$f@4*s)?Qg8C71g)@)Qh-aFmRd#%IFU?~bQ9
zf6D8|O==3|_&uzT_aJB3URl`Q;@=DK{qJ+Q-MhaYe7nVbIw$^GhyVEh$l)iu%52L|
z#XP8eccx?~w`35A`<SG9qa^vS0Kc8MLY1?(`XBY>OttjNq|nb4$$@O$B|22cKvrpd
zFiJ=1M~}%~(Q;r3@n#8l1dikj4iw{@(W^I&A(or0D}oeYopJj$Z~|SRx>7dn8}kmR
z^!iFP!KlY^^K38O_PM;S?DRDvKV{9phu<-d2&Iq^>=Fs+vcXtpt2hN1VaOMq64G7|
z4_F-fSt0D+b5q55#@yBLM!f%!_qmr7ir2e_mz6$Kn*44hoLgV{R!Hmc{!Alj^K$^P
z47Uzb66An5Q%D3xOo;P~&fGAd4TJbZT8}HRnZ(CI;dZz-EW`D!k+U!XmOFtc_pS5}
zAi1N^t*;N@L#!|C;|<)D-5A-S>+KclSHur_YB&T?mc5K*yCA=7Q0e_hH~wb9biN41
zx0Q1sy|I*2=GW^7vAAri1OxX`R199mXvidtD%<%Un?}yHS==P|4qQpT`v^^%R^=Zh
zHR<pX&mYdmrp9^zS6+8nXiw<K>RGKio^#39kMf}y_pyWc{2?+d>2p+GkXUQ#?H1Z2
zzwIlHs58NIhjT634(f*Rpw3esgiW|y>n1bT8<n`sy-5bge76+OLh=9I0H5BFWHvM(
zHy&!2YM}cVGcl<~e^M=8@xhuADOqR32nJJ{l++LkZ^L5#XIM1}hUF~V4a*oQ3lGMq
z560Nty=m4mQ;5CgE4^$7+6@QO@P&Yi*<(Um2yk-1-%@?T=Am`Q=Rul#-m(evO`(~*
z3DTGcn^5gO;jn<nvpwC&_+Fs9pCu){d(u?~C&j3CR4^-vv)a|Y;KXza=FheJ>%K$u
zE%bdNyGgRU!Rz+6_Qidvvqbrt$$5P~h2DVMGpIbu{J)$L-$<sy0(3Y0n`hHkRLq;C
z-FJ&;nanOTykMzq5iDSlX75^2sj|}>0mH;;HU#r7kI#D~7-}xo&1|Bk-(gm^b*lZg
z$p^f)I}ZoAn9`p%3x<|YPx7#BdnXdt$==n(_fA}23YeqzMWJn&z;H<lu(Ks3zmBgY
z=`892=~-1AN=+pCymroVWJ4pr<rs3@L`&Sbm}7@gyeyO1zd1#);+B)}0X-vsB!LOO
z1aWZvkz0a*90!o(MYe5k94=6e+HKk0EtKULX7N?_7IVcFD4v<>E3ncwI@mtg=^ef-
z@i9OXXkI}Rli*?J!}DjjyJsv#3ZMv!k0+uo2S>LI1QNhNcV|+l!VnFY85D?qKsbO~
zgw8X9;34vXddWS(Twxq<$%NB<Y)T`D(%qd&mM3|-te+BGb00?3{SIK4wtZ9H%s6l`
zO`TyqXSkFz3=Z1ASOxwL`k)bI$2ioamBdjdfMNT%)b`QWVkfRTGwtNABxAj{c}XLa
zd}WdVjmvi9tl9w3k|&98mrgkWzIUolmRmkUSGLxOSmOF6!>V;*@P4OhC}Qq`Db+&Q
z;8j6`Q5@Z~8>!T^ZPe)>CA__Dn2$SEd}{;A2|7d1mJ*~6bnz1)uG2BJUi0L7g%qvr
z&IC|g>@g=`{4#K0KZKo3P9?Mt_TROD4y#%MSQ$3Ib4G)9xzfi_k%Pbw?rYD|Z``V^
zozUAa86n6012zM+nqk<f2=t*^#h65*?pUKlw$)(Jjjjqvuc1#-e+~?_RcO~_2EcQ7
zNV7%sDUk2p;-(-3o=+|4osWc(s6~%B8fmqWr|Z08yoiQ-S$_jT-UdriKmske4b&wi
zFL^mH(n07DKF+RYF=_50y5efRpUv%bk)_7d0hsq9!0Gmr%7>ffp2o={Bhu<tVJ?UN
zdA5{eZx}7d3-=t>dN&y#rLjzJAgyHE7~_>fl!tjG@B=Ho?kj`;mJaiJ)_FyBURj-2
zil2+TWp@?q;{=PH_dxa-(=tc!{-_q&RL;W)D;=coQ^k7l@F2qSc;=dPd~xK!p}g$D
zn7MCBB*9{8-L<&l?1~p-2IQ<Cwq`K(59EPjfNP0ocJ6u1uGaz*W`k_?2L9RW3tBqd
z+v80n6z$Hn_;%&1nFr_CJ+cqt3<_e$IIvem_%7{C?mY2=YGA`5YTVWh9P2JV9%$N)
zL7f!jH_mDnvOpV&Wm}|Hd|fkVb0zRn96G!ZXxTCqA~)IRPNVMkK1BgKID&vJjQ1lK
zx3}mf&K~x0)FO^zcw}2F7Yv{D;n!{gr%CazG`hZu56)MOAdmLV5}iYrTIkTd9ED<C
zN#1CbHSQE{J{va+JLk2ceQb^*|MXk?S!KU$Kk@SP_w!V5k2@0kDNI2#?I(_Q|JsN8
zN=)PP9_b<F9zF1IuP>G_J2?L={G*Z<cOd8Qg?>YATO_@<hS8maQ)@d`!2arPd=eLi
z4_O$<MQ4<n3Ht~(qtdmGHvQS6QYZ)*bSr;Cx|hhW<o(h3i2!5gb0vVWcSjrASj1l#
zu!+B}@X|lwoG18JX@uF0@ey7lw7(b~g~VeN4{7d_X*5Q)lfgcpJx#___jU$`L&@A=
z$x4K8MmR6g%FFIyTfDRO^xSFableBDN7*6Ue)<^GUoc|%*}<Atq3!4`;WtM)Xl*ZO
z97r;4atwkO8bAV`@Z<w#_W`gkBv@%T=IP`d&<59S@L20!Az4^D;Zr8DZ;TIlC&6Jw
zStO&8+=nLdKD0J~_Zgm2@DklE?4Km6afcZ@o3t><17g~e=^uQ+ulQ&>7h7bx82u$Y
ze(v7P4^0=&kn|=<U^5wFiUg~eP&TvX9<~uiUC3oTtTZVG=Hfg_F`VoBGZ>#wA45~A
zp#hF17N-Zj)kLwDFfLj<q6RY}e?~q-ugax<8@;N#2!g>tn=_GcHhCG7y-Wtt;x2$e
z0rzf1Z6$9W#>*0SPzA{t3l5i?NH44eQl0G~W6t56NL2R6<9UudN6cM@J`lcef&4$b
z;e_i*r)@6d|4E#KE35asQIO=x<PHYeWx)uYIvK}gX%KlOU7obPqr8$$jA9by-<2Uo
z+)eZrepI7b6KZo?^=-ZX?PAor8f>M;a_{@<!_U-UJ`MUKZDv88q!`MmbXPM&*7z(d
z>oVCZ9OZS#Ia@#6{lxStmle8enU4mBe%+0ki7opaI#N^VZa|+1Q*ipM)`)vznr*rs
zb#Z6R;(9&qKT&2Cg>i7S{ekTv98OR6tVC8QT^(xHfJ5&9n!Doql8vXlHaU}uXrfI~
zXp`IQk<C|8xWip_1xXjX%gGp`ulxEUM)><tF`zBICtLY>Lj4PDFA;bRa4mJu_hj(#
zBbOgwIC##xGO&ufZ=l>Vd_7!)y7CpMy3Q6Tf`@H)WfEA{C_%mC`=z?^8#ty6RW*)T
zb{gsAmIPOJZ8WaP1gIg;=IDaTQz=hqw?5wPeLQYR%yGpOzyz5RAp61#jp7-pz&Wy2
zGn@778xJQicOE$)b6jN-0+7^42!Npgntktu{s^X^fS4MtOGXveGT!dgNbB8q-|g)w
z53ouo`7i}ExR0l+XSV=;5TgeBBxfPT;_Pj=lidP`)Oivn9z9tX$-n=`HjBpln<x60
zif_c%Y7vVxRkRt?W!t4A+8>{K`*|!y)HV@G8zXI)#MdDN!;z@Ouo}1lTd71p1~u`h
zn97+A>`KeY+7+U416-3B4K`0&4Dt~P=$Pq)WY=e=ulqB-S~K03Pgl3$sl>P0Ds|Km
z<++W%2zMj10O#Raj-b1ZncfzkDF6j!Mm5`rUwpZ2G%@#(*|^<9{~vqr0cTZp?)}f4
zb@rLVnZh&}kRm9cMj22Oqsds3_uiX0nq2RDO9pT9-b<9B7hwPe0U3-Xu?&h`ioK1B
zU9p$wD8>?Xu!}l~Ek?&)V*cOXv-Uo13J{Zf-~0K$em*j1@4fcgYdz~(Pk){jZ-9c8
zBp?^JEv$17#T)tCpud{yMrvy$7<xIRhecJ2a6j^<n8M>(z)tGCrz~2VHHU7=_O?UY
zts$oy$Fy{INGb)e(-?e5LODH*=z*h*l-`q&51;FM{PhC~s-f!o4u9R2h*3A}F5S5?
zYYw0Ot*4+5zJoCp;24HpwB-**_KAi7f}B>}CEBs>vT}v%E(R=1f}#$S^Flr*MM22Q
zHa|EBM&l)Z7-VG-7iG=*?kx`@o8M*zu`Sz#Z^}Rd`fsEp5FQ1n!+MS6e7_=ZDio8;
zv$F<<j`BCgs10BgA6=34(Z4-3_~1L}*YJWT*o!-`okj_v57bDmlbOh9UTmJi4jLe;
zrZSqnTJqOOLc?H{6HN*jYle(*oDQK!-`1mnJTm)v_r_%~kCN0ylmRx|(mL{p{OA5T
z^Es5()x`4mK;w-jTn4=mO(@_@rf@2;jW|)VkWpHWSX*)jA*1m&mbj1mh@&P3xce8W
zw!sh^u+k)ZGGxn&ZQTDo7n_MsVr%DF;9gkB;oE|7tflL~I5#>=ZPHv9G&_QZ3EpBA
zmSg+2S6lKYv@UN#2*vIpCL~y3l0ODhbx$+FvaiXQSaTW8^$H)kf?~EA9569j%>T<o
ztg+BsnBwObhkXAFeE4Ol*lzvAOI$N@CVJSh_;stVR!DOtT`C})oY)}*i(8m;k(;}Y
zfz4A~l{+n^6pbqvk&{T%0!o>hmF!OBsABgFH9BQNa(A&MN5QhwLUL`c4FZ8?jS3VZ
z>pX)GVpn%hfMn|2oePkrufZV#0)6ImLPAgMaJZ|+OOqvRq`8G5xM*G)!5Pr)OSDfg
zxcGgN_K5JE#|n`9b1+qQa+AYeh*QCyXQwam`h#r{MZ(DYf`h614Z`QV_obKlBZhvA
z06W0_P>Qtn+?G*zH<ZDYpmfLobx``{wnGV;aVrKTX~7~;C>3X6z1><^pi`U;EOxpR
zaQsf-IC~+*FO(RlGiTRQ=+<r0@$skO-nW<pPK4vZHC-RPWDi<ZIXU-@SM0%+0iAC`
zi(yqSND)fmmLpr1;ZWW`S8<TkzZHtZJncL7&hCM`ngKn`8DiudpuD1#Ux@}-xFQnO
z3$6;c>{a~~OW;akqe<kSPv$V1g=j$XC)QViyKjn}z|%&W;&*w70`e``b}c70PqDPY
zhn2;B3yIqg6FJ;RMx=d_oFzs7I0$wRw)+vfPdir!1+@nTj*LHt8_&HgI(F+6+oVs?
zHCI=21stC1N4EsHUCMX+xaaAVcggi5g}RS>fu`!1v_-koCY!KT#C(Zxri=5ky9h^t
zj_S%RCg&`k7Lm7I*Wk_~9UaNz5B<z`sGr{zkm}uwq`-a~Do1>bW-A+?dwenzPEk~e
z<X*uSHDR;_eXdlEW{O?}J(54Qr{p<f$<b5}3Pv1A)+B{~lqt6_Btpua<|7DUg-ZM=
z2&M!h{=phK;w$3@p?`2Ea8isrVT!2UXZ>2q06&58g42KQN7-h)0*Qab1vA;0>n(5v
z!t7;5`t4N4$>8qh)*xRnpdTTHGQ;eE+d*MVgA%KQin+n|bAti0CA7I)Nl1aXJyMNj
z0|4GU)uQRR#$AQJNil2lpQ{<<^zmxOb=_2KwEUF)hYMr>HVQWc)wh)!D5S42hKe^>
z9#Q;B>U!l=%hO(`Y;_S!(xC<dJM1M%g|TRUm|zhi?`C2{$=a5U=X*pz$xLzU<W_0w
zk0@*V=E)7g-zD678uY^&PzIy)SwJ_ib^z)3tX<U`!QhF+j;>QsR52l9rLK`z?<0?U
zFiIw=`;6$sDaN_mt0B?&=dsq-YVDt8=(u^A%ehn6xi_kt_=}00OpTHj^b@E`I~-&T
z_(6^`DT9g4!S-`xI&f%+$Ih`dg5~|i&*TG|#QcRF<ATBCg1)k9)VsGQw_v6;Y!ZG6
z=U{$UFgYpnSgqS9Ga8-~n`*Foda^l3KOmF6-;aW!KlB0p!ZC{&btjS+4$wa*v#=O>
zMyZwCu_?qxc5Vv3N4P!Q7_edOe6~Nrj6zxzTqKiri95tQ6Rw-w9@!ITT^CY^&$0F;
zQz&Iiv1qUbjxoQq&k2B-g!+6-)cmWy3d=}75x8VEwQ0u&JCm%$mx>a2p*|&=8SHE!
zY-Z5aM&3rS;!@Wt_`AbFA%gBJl-T|tRMPwBfNhr^jjPAPB}QQ#gRG1;DYU+;^d>F#
zo)U{8+eoxFB=02Eg8XQv1zf!6IMXnc&V<Xo1$iKw8DYANO1Q>~y9ou6tYoH_bD0mw
z^u|mxww}kSo|1hwaS2sfSq|2{K2ugRiiFFe+)`5S)={iNG(#4i9aOoZ$dNBm?yl?8
z=<YKMpoj#fJ#Vwjl2R!dkL*XR-XrA*;xeZR1)QonyQ?MhDA5Y4<nhxIjZ%r{RKj#S
zva%1vwEKHBFot{mOe=KpWVvL^m2>3cq98QVyB@yF^o!gIWG97|m>76UDcL^*2sv`M
z%<sgDw~ooPB_2{*&24Z;2)B0)Y2@sK%*eB>txTU(C_i(HLot&K-Mr`EeLf21AU-j&
zev45kERk7Uo*;@rlsF4q=DNrT^<-F53cZDe>@lK6YiV&iXDMyP-Otf*;G_Z4o0&WL
zhWUKc9tv9%qGM?#|A>KYjW2OcvNCJGjLAYM#V^1E_zZRyIZJ0lR}@!ZT8+3*tpS1l
zp8yCh{ee}cYbD&1C@Cz7B3IakD@lIuM<`J>93^B$cd#k`nqL`$C{l`W^U7@FbkCau
zlAnCV7!I5v=}2ZMB9>jUm5m&(oE|x$*=UJ=<Z_S8C6G1A9-8_oLgOzbrKoBya=>g&
z(_O)gYxWIx6G6Dvq6@r$gO9J9MJeFhR%aY_Y-eZ@T86uacz{xz>R3bF{R&cejIi^8
z?t08#SoNSt&&zKQ<M{|{MFkc>`4{EQBcPn+?W0}rA;vEV?2QZt8+pkRh`NUHZIN@<
zMT@b@*cnRAXl^AE#{?BW3;G=(DQq6vN2Oau@NtE^(Wc-5i6-p<Dd=nwkeeksl)~^p
zgA%cW1`*_2As1EdDqLL^oXjXgWZokAzIo??QhUkWF}s%EoLF{;Pv&~K6q-(jaCZw?
ze?TK+0mT^rTh6k8eh-5c-qs3t$~=$RY+cZy#<c?^L6E);pny*R@s9`KU0_hZ5+ih1
z8tmKCu)i7qUk>cK>>l>d3Mnt2ZGw0kMoBist>zllMG@xp{$B@0{~ov>!EB8%FK1rP
z{ZZKsJWQVApXx2bpE0Q;PqG!Q(R)!Na&E1QKJIijaS?)vLs0jN?T!b9NXhkKQj9Z$
z@!I0UK$~cfH)xNyh%&qi##A2!QM*EiLG+hnj&Q{DfdWgixm4n^6y0;Ufe7$!X&cra
z7U*4y46qh!3_5jb%ruNmBc^QMLQIzB0|-}zdy7b8kphFeh5)ih(Fhjfq;K>dqn5Fr
zWk=s+MQSv~#;_}i12Tenx?;&QQEP&abaRV@vA`1_JQUl}zau%zeMBw~zLiRFt7etO
z&?|Ty;#h%F&8q&H(}5sD9|HnW_F^%@lYmbd5?dJ(!KX)<U*p&M{mBsxNO|t0GI9@=
zaaOT*>Czx|2YXZYI@d|YBOyU8Wr!@vwZVXK2zbQk*1LC(FgcBY5XD!9Az&Uny#<8$
zxm(Qp>3EYfGZ)}9Gml_ofg@)z-xBxke63J7ktfVMiWPJpVS-H4)3B2;oUF^oGHgQ>
zHTt5);Z`zT0QowAGAz@^w+FY!8p#Hq$=VG@jxLjeETIq|8_)UhIXJ|!&^klNwc>4=
zp+)>Xi%EI<ZG%VK%WRGOK0t&!lm|Lc3J_sAERdOFV!KMqhpxam%_Y&_{gx``3cW@V
zLA)qq=+`kL5p0zM0nrf-L*pYWlH)hYwo1b=|4znbgpVAvbXsUI9F^fLa<7`h#@wr;
zgHlEBv9GdCz4l#W;DV}Yt>!i}*{2&@l;G?hENc#S*)ym;843i3@8H^4rE*gRwPTkC
zBlZi1OaukB5%#krbN2B`?C%j&a#C>2sTMBSL}uJrON-OF7UEC?D4oamN4OV}e!txi
z?1v=UKpg#4A;D@C5<vEL-`LN55w8-^rP-b7^Eu_vGVe~FXT$`U9EUb5pm@?y)=EeH
zf*0X#Aagh!y}D(vV3qqdqZMAVukTpG`APg_!Z%<5sbni5#OBTut89<+tZ<*tvoN{;
zevA+a>=h%hb}B&H&{&PLu$Zk*=3rN!8om|zwDPdnJJq&;#ka!d!2NR9#7;3Eo`y#}
z3%a{@k74oFj+x-=8%R%czoY!NjsO3WUAVR5_oM^9o(*)PI9rYCIEZ}QMMxN=FXZl>
zFEDJB&kaUzz~n~u^>EitM7=WVWzsIjjk4px$T71*LM8}$MNoeWOc1nTie_Y?#$R)k
zEW9ai$jFC=E(^Ri*+y;m&O#;1VkH;h>&Z$Uch9B3hO3TPhs^6<Et3h+kq5^;S=qCo
z9ZG@`X(y;q@n72She^X%DGzsbUrI~u8;tlqodGt9*M!pi%)s^JEE9Xzfy~1aSZk<A
zCfBgxBc@g1BUEG^<sShW<YNj9jZ{C0=F`p60QLG!6B2<ZUkB#VXwgaSNi!4I!wKpG
zJXZzoE%adCe6cT*#>KOk))S;r^w0%@BCRe(vm=b}JQTtTcXyNMU?`5IT{j}{QZf|x
zr(uslWXX;*Fk$bz)R%-kSGW&+A9NgYI^CQG$#qyli_kFj&2P#CbE$cR;_yBTQp)9h
zEQ_KkdL?n@fFax<^dc*IAa{?TH01JYvoUNPe^I_hv^mViaylhiLKgi7+%nVg{z36>
zJb3`8SN@_I+X^SjA>_2k(f9rA<oL>R>SRT^+61vJDso18!q$W1zlq&?{6-4-BT_Sk
z3`sd-_Mequ=#Yt)3_0>QIdfpB`vSBhY^-l$B7s;(SdiedzKC9bVhgh0j-@ih=wm50
zNc8D3B!12^HQ+?<(vSNTse+IEhRezqf<fbu$eZ0CXR!_3a_)in4>yTV8>d&4u?%uq
zw5LJ)jvaS92dMi%(yXn@+kF%at(}>1q5Y$G4z>Hfa4|<7v>vTJtXjr5BpWxrA#M7t
z^OG^UCorKgx}N=y-v0(=#CB%#uG!Wf0KNky{Nms6f-f_=O5ss%0rD&~=!Ka?7`sc#
z>-g1-0OxL^Bt?p2Vnsz#n3Bup5t6nem#VGHd6Ss_5S3C1n)JUNRR7JKY)51yrOQ_J
zhKX8Cy~LQMDGxT4rYt147X*Kt(z_JqKfvN@snV3Q$wqj5h8csO0&ErVWPNbxXJ!M%
zs(kF%`%i_Y<x7YWGt=@jXhv8vTD?pUk`V=(HZ7Mw9X3BRvP5@yOY};`i~^S2=3}Gg
zA5rqSB9%PK&<I)QINTDb<6l>M^ozVT?rR(?W5IN&DM8@)YYs@D5vCnB7!p{mv_}hn
z%^m^%ngh(E75Zy_tfl)B-x5me$^GCGAMzX10tJ(?#w(gq6&&_3wz4zYI{py}0?YNl
zy@i(x3_PE<G9~pF&tp~v?sXnupkLF^pGu6E{Xd@xL2(L@>u({rtYw}1!+hiBXGp8F
zSlhP%Xg`j3K<$*+2so#tE%i|!msTpmHMUa~LqmkDbI+30&#IjOF;#?Xo@9q@qm+Pt
zB3!YI_7vf2+7%z{65uLV9UU5xPn)-Y7IB>hh%u4nkzl1j9CL`?R+)}xy^K7ELF5iV
zn22XZsZnHsdlj=%3U{P#VschkEB3=XD_Mg3r?1m;Z&vcxmO@;4!C*d=9hF>-`wU31
ze7~!VahyU0!I(Z4LG>okrXNuEchEg%g(rEFwZC>c&NIgULM2RHF)^3W6zS=e%GmxK
z{s?@Bu-ejOcad;H;TvihtJFhvVg@mon3t$8S04<Q9LVI(nhtw;x3U#W5FPVN(M^xg
zA<ygGY1573wpFpa`q288Y3)Lw^;PH<H%(I)?!8Kq{U}mQyuJ#ZJUESE(d3RQ1e6Cd
zP5Qh2d7v^ZL(KxvEWg4psH}jKD!CJ#2YWpaN+?s~5s;Hyj%gOpab6Wb-84-Vy4;#7
zRbr@j8!1yT7*V9kqp?g1-tFZGOzp$U(e~~o967AdRe_QUrp0EZS_rD<z%rHz7~Jij
zSYWMoLNcQGxBFt6;)&e78vWgjo=mBaDmxLOsGjjH1G>5a2lQ!2z11>YZp))k-sM;)
zzb<G&;-1#zo@IEupd8mHrYFGYWMYyGPtetpMC{v@AOY4)5Va3?bZ+MH)8Ko@SF_%q
zPldl=eyWDq({=~d-6nby=GF;afq0#U&#;e{ba!OW9mz3)EK@+~$Y5893X|xVYGIjQ
zRwZlQG+Cwx(0~GRfbOhmbXt{gZ75}ej;bS->}OIdJBEV~pf<t)S<D)OA)*b}&miK(
zJ;n?AZGMo)E0A~D1lLpg2NZZ#oh7dU8_^-S#SmZORxuS?a77=)!tomO{S>G+xDyd5
zLFebeDb{cr*ldql`5t`{m<y7hI*r-c?OJZb)viNmQjsvswa5impuuaOlqHZGu9;zs
z!bcSwS+T?rsj5HAXG#s)r+u*lu92gU7z-lN%iShbcQfX}2fBI5NCxEbqUzcxqG8s{
zA$eR1r|=mHMjpR761(vU*%=8y?Gr+w`PfO^F5EpxZ69%`wNWR}m#eA(wF@<+km{Tx
z2d3MMzi%`d%DSoS;bKUWcV}*I&URCcH_xtj=Yro|yqZPswb>x@rIE}ItTO_u2x||P
zD}bLBQE5tlL_d`f5L&FTtD)>~QEZRQIN(e7e!3!eBBcS{St>b&6#u1!6c(4Cn*iJ(
zR^3x#BVBnU7)7j^;*4q!KY46+YnBiYeJ{%IF(34sI0LqK*Bq&ul4)9vgh+w-ynF=f
zTCN4bcnXL?ja85vh3nUp8j{~-Ab$1~e@R+bJ<<{)MG}y~8e%erX&KeRp=iosdWniv
zf9FE5SCT2tYN80-?<p4rVzl7y>gTAdLUm%1c9N@9r}$kq-Y6tx<|loDf<<4<2(eb)
zrL{#m_I1;YrpS*z_O%cv->qQFr((PI^Vme)3C7K)|AcW5xti^y!cmz3xe>(3F-et6
z_fc}Y5+yHh#`@U+>Axg|E!1{kV~-Jv`QI18rbx)GlgxKxo5T5>d*p8dqymg0q01Rp
zct)^IZ$q*C-oyPS{51pF(3HG|0*t<l(1I=aw^hZ#{kk%YYI{K-%86>bP(?96oDQu#
zwz3{{gkitM-Ys@(x;}Wv9;~7YWZoNpum|T;Qj!O)%931O2_xe4A^6%iV`~<6{A>jk
z$A}&m1xO*TW%Dzuw{$GhS-tyedaGt()gpcp@ue~1OL8ZL6NETDiaP<zK&~Q}UClyV
zsf{gbaim3f-x0D-nbG7rD{A@M0EMiioR1HxTWTeD9__a3%9e}jY@sMmR)wCPs;;EV
zt1yn)6UHCzj|a*ssp1a{;syu#a9B`wc@-XYUy;S1_Os^Akc{m~5OykgEj5J+<EV27
znqy{P(OURqB?L?hQ-;VwO`JXl2gMKThMi3X@~!7=DlU0iMFn}OkdV@;;uLaexKd?s
zs(8Czs^`2iSThxm3u={|=g+fwD;&lP6x11(+QcwKgZbd0LE*$$5$$ebV)24sbh`*$
zLA=F-oeJj6oZXbJWaH0S0#+(uv^E;deirhyzy^K$l181lrqid^5Y$Z;$R5o|YTJok
zGzQf&lDH}Cn)+mi+pB>;wQeuD$@c}DRrYN=mFV4`S&guX6~p98$U=mp(WLmtL5a9q
z18^?>x9)%A<C4JC<bG=3+6xq|Z<JiW2iM01CAahbDiW`Y&kst-@TMdoInQnZy#A-F
zG}dC|@#p~uZrPsNOO8v9Cc;<auA{h;dgI_j${lU5P-;3xAmY_pcP(j$$dONx#GN9n
zkEQ3pK=(A4H7Gz82;0nmyor<bh~aK8^qKmW^q*Q+4_IW(6g*V@j-e^SG8Y~m1{ruX
zX2B!>cLp97owXMSN~R&gkRJ_7R`aQKL`4?g8k8*OcPk_1vuIy}h@c2W!UsUarmz>J
z60j0Y_jmygQ^totfE>*1QZj%wxXYGMh8>BTsjEsa4}Oly5-qzH|8KMErqH>U;n<W9
zl*Wy0MCA#EvZ8wqv0ErI{|6hCHree+?Tl@&B#KT3Pwv_ho`g^d5h#Nv=}wXYU#r_g
zUvah6C8rtyu{Z<2&#X;NJKRUAuoycv+5wG6u&Lq&d-S$(!^46LIEBss)XBLJJMG4?
zAB3cV#9bYsO;Uj??sRiwb%l=F`Ez53=r0U&E;?wLEB420Up!JD9RSVfS|#lpoJl;U
zaeC8VdM>ffN&Y79j^U`ff-#4UpFMHrnAsC1PUi9`JA--R<fch;e_4Cj%;}?dpK#b=
zd+o8$K8OEup9zQUy~mz@s-q8|FrB0ArcD?<ws!a0-N)*!Z#0t0oObz*I?!>^-((r)
zOq;9|IlsYy)rU<Q|IMZ_WA60yk<g%Ocy=@_Bs?Y>)SEqF&fIBD;Yrb%!=Y&t9w1GP
zv{~bubaZHVRP<rfXNApYvtSeSo1^^3&t`@7n{)fZ-Z{p5`h=!QGY_}prr9A{lJQM5
z?Eq_D37hrFKA}1@HX3Ma>0kZlHk8R=YllBqvSD~MtTWtodh|mw#Scz2Wh#66*Ld-s
z+>@sdh~9dUxBekDEcgjR!#~sql#%!s3?5DXTw<M3Ju7N?5^=?9c?h($wl3><>8Qc$
z=={a0*p5}y3P`$F7m&gi58NY*NV_!qKs+HL@nJYzN(Sou;*|R^4k6?~;{xezcN~R^
zg>~sM^bHIi*JDZ=%7v^o<%yq|p^qbW5F0y^n1s%s-^dRoiD4okw7tX)U&RT?d%8P`
z(%|){I1;!>s^gc*CcA&l;#KiJ4DPB0dN9mgUL>;*mQGThB+4I4xwCTj6@pYXBGMQ)
zL6>D#Z|l_go$3NBOHrrw(McbvU^g;>8tJRb-G^ek3w;g4xJHi(oE$?JhbAlI#qinF
zQ}r|}Clf@KGW%i)cb6{WB(Y<I{>y>^$)9t5l#ar#a2NLB`vWk@!4=k1MXh8_FaYxy
z$=A@-S7$ZSoot|3tE=JbdZ)xaKOO79I2gZ7Qzsv-Gn}mrWZ&8p2^?=u)^Ws0(wkj9
z=l@V|Kdw`V<L<hJC=2Hv-M|1b1f3&YZx0S9Ot{yMS{E<TINpxQ4Atn)Boht$?z>#}
zMVhL_O2=P!+M;$kg3tVkNL5aY@}GYQ1wI;LnR|SCZFe7S4EB%*kAq6wD4ET|ckj)A
zmqMX7Mno8QJeh}kxPL=Rao++apD)x=*fw%o_RUA>499E~Nj8Bi7-m3|#{sVJL;z`-
zUmL9{tK<=*iLN5Vpc{%|;|&8mL}l^Dsq-76H}bJSW9S(R>Ov$?_Z|u84g7@}yEFO_
zoLYWOQ1UgVw|T8V5{MsH(LwUqO^XE>VL=7I(VRR+%*(?F78A=eXRovD?o@(IJ=nFz
zD`z*-VTrp_@#GvFfk2pr9~6rSaj3@ylEScc>nc>tAd_ELsxG=w!kwPhHN=U$cWsf|
zGm9KACH88y9T88NqNY{Qh;{B_o#XAKC7;w+-}xeIv%I+o#5m;$ZB0P)pq0aWppY_Q
zfc=vrt=89yB8<LVzI&v(I?gPzgp{{QcLaHERgiKU^*2zO9_pjYFy#(Sm9xB;C~5Iy
zg4z2~df2GS^NV653qzWqO<v`0g02jM7F0zTRN&SUR#)zx!0iNSK@FY<I`a1xZZL+2
z?dbL_>f$L>l{*nTN7z$=yNCd*a`#f7I)15&uzR^rL%fVz*Ojg^{Mx)w6D}u#!4nxr
zKHK*0^hJCtA~aJXLet+}t}2iDU=xn5h>6HlyHgWdmVR!jOcHM|)Hl*p<w=zWe`k`A
z%TttKmw#sU_eHaMl~H8TC|atK`#t^%+9cgQ@&&xirtP*7=f+{6KKE!ywr%Q;3^_XM
zsOD`TNBfDc0KPpE^>x91^}!x>{Hf!Q@Ar7eq|QIe*8bK$s_xHnN1Hp@VQ@S(h7p}5
z_koctIvi?Vnr1Z9hPB&pWSgNu$QUTYv%qr%j|Hd$IcOl30vdo2cKGcreVXm<&P5`>
z)?IzrU88Uc_jJgtgbLZr>LSA^utA)LqPp{%g$vNAnr0wd?6Q!-m7-kS?u+rg)ra7n
z@?%+&Vt1a-+by|9)Ff${itg%ZIcxWH0WZEexly}R6ehWj_j)2GVw?Zds7ca2GIy23
zsQ~0JKx#<3S14ssz;B2azd`2;C`rrWX7_$!tH;=<t5m!N)+^97#}guupBA(LnE~$f
za>LuCyRWIiR-uzRPDzWy-%~B!jfX;}wW(G+ag4s$<vMu~C*vBk%{=R5dHE_HW%nV@
zC?kdXD04R-s*m+^E1eKcU997Nv1_G^{*!rB;WiSvJpj{!y9QQW;;vr=vMbIPV)<lQ
zJ*}DVwMVq@It=J7a8T&5vPj$Diy0l!&XoAj%|`$Gt=Q;)&-m{t0DLd^Oby~VKh8Zm
zgz5wRvc8rPRDxYHU+a-#&?f!09vWd4@m~v!F2wdIgfP_AdWzuxXanL#n^l_zX4w>5
zkCV5s9_tQmvh_G8Z#~v(Jto<DywvM@__gRtUH|%EfVvtOnmriUvb{mUV`cw|HieEY
zPNCj++SF^GByTTb=PW~P4v9(&=vM8{C~Yxb_S-^{ukAQVUd&ghN=(OXQ?#tZ92wBM
zLDsU!)G*~c+x0Es^&?zM>Ujgsujl6(t`BiHO_BUD%&q6_>l&i_n)u);N-|;_T*G<2
zp#4+*eOK2{K~TEL1f@?Fr-`975Kr9HeeXgQV#U_dL4`1EL0Zm{jG6&0Tn&rSwo6qO
z?RtE?O;VNWA$+Sb-q*dcNVD$mE?Ck4YXusei>)NaX9bO{#z6Ph09w)b<f*N+8>^r%
z?hoOR!$z*F-A5By%eM(iXXC7ba^k;3R^uo=Kvyo>a(dr&K)%LZhq-!d0T^j5k{Y^E
z8=#^T$=iCs0jwdWTDU(+2$nQU_6w%BWkiZ1YA?fcgMiA@H0{8<-VG<qTM83WYr6=k
zq&d1r=QcC_DtBf@3*e}BtB(Rq&&?5;Hb5zap$;ImiXdMA+^UFUcx7>|{f5&{h39;<
zc%8(p6M5R#?Z|{r4hm!Y3=~-1>m-lmfi<lLO2|jB%@*@Bs$#bQ^@^1N25AKqL0u#F
z=IdbH%j$-age!QA4By>){f+s6cGBU%Gj@8R*dlixTHL`MgxqGA#O3q#(QH9}i!-uY
zAHxbkqqUqIG7NDF|1zH3(qsz&=JrMNyc+jXA1WE?ibnkAR|lkwuRK>pjy*oRX`RtG
zR+;a@Y!qpu$#3x=l%=RjKM|lP@?s1JS>lu}JlI=UWY9=AeuBoyR8<hnwLmZH>HPq^
z4*ya16SrfEglys2uh=da@Q;akW5pFgOQ?H-BdzS41f1Lbxeydsx)=>7WDCgfhLa|b
z(U1Ew)~3lIdO&b&h*Is+6e|yfgZMLAX4!lr{O^60b4>%D?rc$;3%QGe&Ct?Yv-U<`
z_vB)c8dm4>MY1X&seV?_j=y+`xE$?oM~OpZ(T<eDJK#;`b_U=O!9DXRn-{vRmoZxf
z1+8VM{0%hakEp#kZ@*tCcFb{G93y6ylQ$P3#i9%fYHtl~h{t(&qmFp(n-Ep|DV?F*
zNNl>9Y`_7w)HVhsNEP#C^=V?8@3e9fjVyjPvdQ>yAWWM&6)&c};FsS#t(6)X_%)*0
zFdQ;{8)(WmzA9^HNvhpxfd~zNLhu%{c9MSV*B9J}d>kSHB@S%Bm&+HY#V5bu`mAm8
zZWbJZm!@!3ZQK%tYsg>pYzmq8eq^5UBfOsjrn819>9Py4l;C>D62#IwkCrr>g#b9y
zg#g6iSZE2G;nx*nSWGyL41(>Q3)%KvZ5px%b~m>?gtmQP)~al<G<ExG4&m<=EL-)y
z!J<3shH>EM=YW~)jz1MNj(J#UuyhGVAYA59#!{wzFA=5Oy?u6iEu)WuRqkWiK|$Mo
z5G#swN<RmlpON_H;mJ!>ZyKdjF~zM>DBSP<o$d7gA~nsdLc%>RbBe5vhzEqoP%v05
zr`X-*lCn_=w+WOQ%Zf`=;ca(Lv37U~M?Zp@f521-^=^$d+oGMAi2X;Qy=ImuQB>1^
zKxa|Ba>#?AT!hYrsGjqz#yw}x2D-Pg#WD>|;nseUPBfL*tKD1wu1!DCJ@1>aLH7tp
z7U^OCe{C<F(cqJCPphI@#84u7;RRY#HQe<GNZ$OC#VEE(91x0NVyhHQ%R>>}8sP4N
zpoYpV$^4i~7@g1r8|%}Hl4@fD1^d5OfdV8kgRqP+(8T*)Lxe?G^cD$0LHpy7U?MUS
zataY>6pkzc4HC<|4sAB{ezYbZQRHfP+O|igOV1Mov~ZG>awipXCW%FSFBtICu3vEX
zjWhCo|0wA+S|N^%2|ok~kE?)t{j~R9fBqNrO04_Od++uCjrIS*^?yDNNX2sbdn>lL
zcu<DRiB=(NbVm=eMZ2|q#n`IdSF^FGL8avFGA175=(MyaN|Y!PX~Gt_Q?*|*ZAPRK
zV`A5y0q-2>HWx~)mBi<z#pg*{FgKngykXdM(G+|T>O|g4HoCVLg|bxFj=NH%@H67x
z3HQXTv{mnKM)=J+;GIw246_m$MdIkTuoW-xKNioCxk9@~$F?#BiJ>MwNMh=Mh68O1
zH&F_xhJ-IFb(;)qT1l3bTc6H0a!ZAWS0zp0;*cG(ll+TaSZ8Qk%gB~|uoq1_M<m6k
znYQhS1%-B@E}C?AT6nV`;$^<{)^l^j%50*TA2@{v2KL+>@kB$~ER%&>j-KMDzd)va
zW0G<?%9m!^4^AIxKM^}mYgA~ba<3(X+SEAYYwO%C8SIoQXSoW|?#k;R+Ff*D+#f@6
z$o=z&n7^yGN;<&I>D|Rq|4n)Oc5K$Z_0|X5aA(96TCb?@3;l-MoI9oNcd~~du6aKf
z%QQsPx|W#9Pz*t0HYk5FLrabtx~V)iqL6zTVL5U=HH5|h0NlD*-UWjX6$IR<PJDM)
zs#0lHqRAbLU=Hjb2ln9hb&J~KoT@_b8)1P7hn*v?#pJx9N;}Cg*Rb(S%xo301TiGJ
zPp-#M(TAEJ@#JYrkt!qfqB5rF&l7i1oYwo@#%YC7o#UrXn|aun!)8vKHsP?Q$unon
z8S~4g*%Q85^pC>0vb+CAp+w&}80njRov5(vsboXy8+H6mW3&_?^-UtQzHyM5g?JUr
zn0dIxQ4ymR21Q|9V{GX-tNH&iZ^B`^0tqv}!nQ<c{c`T)X@^gkZGl$28U}h1LS={<
zz8E$qKr0jUMUza>7Z(KVO`b6^eBqZfkDPFL=Bxj4_=F?o+Bk{q`sK{ovuDl^ABG`e
zybscb_tF7jL_LLH#v&O0N)hord;H`k8!#8ykzrgm&YfY~NL}$dg9<yHKEYtZhtjcU
zG(T+G%o$M}+RRzne`>DTC<HJ4YC06HxS-(h35SI+=OQb<Ehl=-ho7g-oIcD<x^|Vj
zjq-HmNH^69&R^$fk!mviR#Ix~v~B{>{Cn+?rKEdrb{)iOq<g*C8+6``$!=TYZs0sZ
zW2`cL$vQyj)@ld0EjbA4n5625$fzP*yg?h4QSIQuBsmbO^N$#f8)JP%)O1#F&X}{J
z=DI%oAt9>=C+a*s)T{Rl2o1MgqUw@7-55R1imKE7^at%eQ!RGe<Fj|0FyM_I16_~1
z6$|CvFL0X+{7D>fz4v}re|jtBwkPu~_qDp**HYP^>n=1er@`%E>|VD~e#LZEJ}{iG
z58_KcY(fSxd<3?XWXJFcIBTQEkDAGQI3mWg<yy(WT`{vE7LVY6Pt?wv#)&<)5Sj$>
zegW06lZ}?5WvfxXUHJXBu*;--2V-vF&WQPrm(CA6F3X<ymGH43Rc#C^p7Z1>o>Zom
z0nLGK8M1bNdISFE-Hn4}gW#e=#}NR6_q|N156{X^4(AUNcY21|H~T{moBf{5O)P7e
z-})pD@<#qRjfO>Ie~Xh;;;G>t0n2$ZHhQws$^7q5T!MudX8jy~;SzV5&iLSWJz<0<
z5j4ij-8!~L$~{<Gi(3R`f(=IdSEv<(d*foAMD!xoQYOWKN#*FDP>e|atPE3LDo}u0
z+?}&zm3fRFj4|WD6?c$Gb94vdBA>hvqe-04yj6$?L6fIjf*|4*gitP3<xw9(8GcUj
zOZUc`t=Fd(Vz^zgL?tHM3YzGIrnfG!dU+Qp*6R7yl1AKV$c>V5KEtk49_;8o#RDen
zKbHe*c&YpCQO<XM7i*<q(w!0{SA|#*Czx`>f@G_Os>cQ1^me<}gZEQ<-2!+Y1)wGF
z6CWPh^D+RF$5bTrcch2{_?sPS-y<2ocVq#+k$HsZw46CsyT@V*6fK}q82Uo?3OpNY
zj~)OG5~&x<H)zX%GisX`qG{_EVtL*|2pe{ECpNX%SWd`a2<*zFzfel(!9aqj2v!|$
zl)G2L75OSo43OWKn&qeS+Ibvsh@MFM7}rq<g1v%j#a;07PUlM}#4A~^_XmZW{MtAK
zI@mGgE?G=Nt@Fk}np!n}O$F-8!477vpKty=<lnRVBMrYfnN#aH8>9e=k3)?+moK8V
z!jc-|RYc-mdn7;f_LD`#Z~5*-ZPi_C)S}WJ+(@m7q-&e9%6Ao1j%91NF`r8p)w1}{
z$LizN+6~9o@R`+(Y!hubrO@Y*k@hqd374{onGIwYLFA|}Am2A;h>znK;_<Ayuc@q7
zm>kaC{;oL&s2)11ffum*Js)Gnmo5Tl?2MCJ;vpj&n2qRAN9F^8_%sHpC-MHQi*HA_
z8$m6;?{;Rh5IXUL4%@=OC_ae03Lp#Ir+u32?#l}^cL%$*c;Axlx}pvyRxPi?^F&O@
zKX%^~yW#HY=V`=Om?lIb3f#vFYU4vRtG69?g){Lu8i8nqm~<f==#CpXgSi~1fdS4z
zI2htUcUoDvJ03xa>_R>+92Xy`o&5ZQ2B9ys1#LL#-b#3Kaw<$=VDMc^cuLJFcGUo*
z3%eZ1%sUHOd3`vIM!Gez4)F6vMRdKgpp*Am(%%&}dup8n<&81z#(_Y25utKhUUC6w
zpu2eyq)JG4kLr)engHerIXPws3Ln}N4&t+B?!_ll(a0zuj?-wr5}#;_ZxPDc5vt!M
zVcd6?)6fhoX0}jJr7(L9;7bt-_9}9PVLaKHHSQo8VKPl>Y2uAAVK5a<YuqK~-tVDR
z(h<C6%`QwgQzyTlrtn7}I-Uaa2p!i#oeQD#aaBah=0_BT^F6<^Hr}5w-jio&^>)Io
zwJzR|`Cn7o%=IAm)NGdKGt%gX;Ty++m;w&R;kQy0G|q1y`rK<6G_y(&81F4mo)joj
zCk=cHe-@Yo{8~QV*FCZT;IF3|r{=1cy>U#T{XSG8Z?ajT5*goNudk}Bo};48rMeC8
zYtSH7Irfb8Gc`3cm*A3&!r|jJVWhNXcdF=)VEy~q^%1P~Vm++@0_GwahLX+vs?{10
zyE~6q3oXI`1zzy@>!XEO2AU3#N(l!ZG=|@#5Hw`ZPfP&H@FX61?eZ_7Ku{HTe^oXS
zQKm%}5s~;X(EYHncj^)BKGyirlaQ~tqT%E1py4G}<$B#>VT&2v+Sp&=fHUDMxoeqT
z5RbSaL2oNqW&J)!za=Zi+3=sGq;t}(o39Q{h>;l;x|PavQH3AOSn6^i)a8Th`h<HO
zdeq;^mN?*QjpTHWnq>jri{X#DXf@~Zx+6PC9aJrfJ67{anzYD27A{7cUkp*2W}fC-
z&CIYjkYn<w(C2DQ^s7{5k&lr5hG^{-NfU=GzQZ9kS!6MM2G=9t24A6($&*}XH)Qfk
z7m~@V8J5VTyPTLl6Gz*?5)+F&Te=(lF3AyNh>OU5Y)1rx+;oI+Qqb{i6zf82@^_yH
z#ugV^uZ0%mtOyqSX8xK*pUht~58%$MeKyctN=AJp^(#<&S)3>N1lwdS$<WmoEnBUj
zxs%ED_Y)cj%APfybx;Y6>ckz(j9<@M2Y~y!fv5#Raswb6icEu4Ag#n8e+N>6>9aWu
z>cI%|%NOxx7Y4;wBGo2jL5-+re^_9OgZPxZ3*u9XJU3ZOYvPy0_>+YZg-g<86OfM5
zEj<kPkl%b3&1lgS;mh3<(|p)QDDA`kK)p97xAHwR^!Bt~qB<H-M1{KaxxKLLw}mQb
za{J;{`lTWS?pV$%tZ>I1-SQI*`XtwI>+wP&%UF&Yce)DYZy(#Uib6w@N}#ltlM&WM
zGcqMk$z_J@?-od65=8=iMLKE#>aC>C4|Z)uD9}iE4RpUF5`Q5C^}N~Q^!fYM@Zf*h
z?si{Pc&sr<*aR)~zJu4oRkBPkEut|pGKi)y@Lt$g4vh{IdRj#(x4c++ujVbvmf2U{
z`!?^6tZn4k6;mbbr8XX}8kgasb@GE1OSnfR@ZY$&g&(%h8YQ7ux(CV|d1;WldnU5z
z`e;ELV0I(i((2?e7Gtn$pGVF)%fL1Wm%(=DD@p*0wrA4ajD$;38rE`*`@L6V!d>{d
zOAhO18@96zk-AfE4T`Y!_&Ze}vmS-S>7^4P^=k+0wRW}vZSBCiajcymMeZIGch3?W
z(mo~oRCaV`?rV7f&t0(a-JYmk-n+I~*>OstY+;Ml<QMB&&bM+;E^2ny#+W9*xV!-#
zR^$Fm0H<G~hAvBVbIdQ%xmB4Z+Nbv=l74g2e2FuGyJ?<y*=1(OK#aenbX7OYvoTtp
zGjW-O%hTE2>ZIlKzsBlF*kvd7#FO$MoVz;VyWeni0CtT#X)dBd9`tQfoLAi#?um{Z
z!W8X@hy!PX`|f#3MDvwLvsR^GFYxY;E1iy3KUBuc^W~ya<%uT<H#9Z+)q#yt8D0A%
zcIm^oVNGLvwxCz$CGz_loo%2RZ^(<%$1_T1ng)kmdFxbK$u#Q}sMtmvd!BkJ{ZIC0
z_`}-1Eesjvjdxtv_sY<7H>1Wntz%ETF#<wA6ueQs)v&YF`X<6?tu^T#u8I&NE3_d~
z#G`#`X<N>bAZCfW4Dl3@q1L^~L=1J;5wMAnr8Ap{8L4>-Ro-V)m!j&g9TM6|t|E)N
zCdIK_`^R>xrleh?dy>N{_j1<~tlpPmD=;PZI0pcMYd3JKYKjK-@IndTW*p>*jBW%2
zRuOw3Yx|cO|8i_jo!vqg4w!FpYG&uIJz^a)$jc6G>pl{K%+zpdjTmQNN(Bj=`C37a
zX`#M%<-jz9r|382!<AVgywrqs^JQN0c1UQvJ3*GEQY;9+Ca_Qs-b;0u#Q#&`t#$ta
zoi>o@^y7r8w`L8rR~yI{2HK4lW8ZzL&pMmKBcx<$4qgkPvLcvjGTa5FexR5>44SqT
zOI(KlddFWMpxunq%zE{aeBYckOlE*|Pc?1s0m{Xac9QNQB%pxerZ%sy7aF$P#CQs-
zY7g?BOgo+7do8FV58>4|b;LS7t1$1GfA@5=IgP<sO>M?bZPiCHB%(qc-5m9)@o6mV
zXBm-<Y&{Zh@N7aGEp0r06|%*iNx4rJb|*}CG4NqmkSa4QK8z2nJW@8F8rMlRZO_98
zW3OnL>c!HNi|S}q>@GM`rR!A0b9eTx`MMJB9cnLUzv49y|4LtXHLsK;Ab$N5dr@_O
z-W$2T+D%V3pAG?DVxl`j29_|z1b@wu=~WX2*K>S<v^RAq*x3t}nF@^G#3mgzE1n+I
zBzI-X#qJa8t;=rKob8<|g}<(dw^C1&HA4V-FS11DK<$nqK@FeAiUm^jhq&9!WLoZi
zRTXV&sygJ`3qjU1p{_=vT3vJRn>vGoQYO8|UvmJR)+Y8fq`ENN@Y*aj2WYd1*alGW
zqB`#q${F%&(U9LeN<-e!y&4YrrOK@tvY9f;oRul_FCW^b?4fNO9uoU2lZ9|?Sm)gf
zq>?l;JU(|;pwv-ea)J9Zr3yl$>(<&!CK-^P#C{(^uVlr(^t`J(h2){q-~jgp(YM<N
zqpb*CCF(4uZ!itx|C0r^6!yZot3MMl3kyKt(Fu#?+t|gOLv&UE+FcF=w}%Jbwh#yB
zvgno3ys{h7Kbg1b^J99UMpfof*3al0hO6(!+vD;tv}rBLPxB6^vyaRW#xb~@ZO?ah
zv&zS%Ld1MzKDIAWrWcB&DwN|}h?ZGfsm`0A5?HZi2-y|`l)CZgSn_i?zpAD()`9L(
zc<ye0Z#wk~%2LX6qOt|gVE|8l52|qn#}Age_b{m8C^gwNa4%prmz(7#i`emme+;ne
zaenJdG(VJ%FPbQ?0>zXQU68tDNxk<;3h58nF~qFbN)+j{ZxC$AJWP|mV@kt^Vaig@
zb~&Dh+mX*iAe#4!=R7^dzv`WFdh(yq7tbgS2e`JWH9bH9_}V$$iX>@U1$<Z%nUu7o
z+sygX!PVW6>vQOyX{TJ@Ry-Xi9O)VEXN0juu8z3F*crHArRt2nyo_Z$>rridu)Avs
z#&et=>oCPbF7PqO2FhujGsEAMh4bK~$n-phGqja_Qvh#Ec6bMN&TFj{ttAaC7VFaC
z4Lv@&x5p>9QM0sv%3aumW7=&j4r2y#KKMJDRHxiqa5=HObLVz4+G37SS5l*#1PJU9
zMsQ|QP&`)mRK;dH@0&aoWR#)qBYz_08kolrw=phx>=3=`#;I30*djzsw+YIZ6UVTN
z`xPM>0>%f$<h?7l<Ad20*KoryVy#}Nk?{3pLFmiM8TZqSJDIu~KOv_*&XU-bba%4)
z<<jbBX;=f@T}nP-5@u&1FFWmO9p`OiSt!%rwX%gQm+)f98e>Yh4HcoDq7Oe2A?TTu
zUGH&A-0dG`@H)L&*7Kxq>KB9tQqxkx>b28D=TvJS?Z92!B|2hHC?!(4c}}fcL7Ym}
zw?+5_8jP=$z)8A4LVMmd0$S~EWHoj?jhVlS-(PTCS<>BZ+gPbsL00)~_`PV^1K@j#
zqMmn6mt-N}G2JuEI{YRNnC|=0bUy=+c_rn}OokGgTzlR+?+N4mX_jq-G1oe;p+g+I
z2@1&e?PVCE7A{HAJs*A0j72z4{R$wO0+BlowPm3DJ?F`I8+)#QFAizDvk8gJq(QGB
zX<q5|xT`|@6S?giRY=|{EE&p|J~*O-uLo{Td8?-`eX={nTDLu=>u}zV@a5^^J7hnu
zwZ{^({z(M{Mz}Fys~pU}pV*T=)Ga24a$L~oM?pL`vR}~WUlmNbQ)MjGg)qEm?N<>(
zwLIwaGnysaJY&<)){Y1%`E!Jzl%_`6ld5A13C28}n76J)^TH5A6|oyb^xT-nX-#_&
z=%u1`<C`W-JSvJoj2h%z(<u8o`*(I{Irn{3W%g$+ATaxe#=#i&U@SSWDsnNqT~@TG
z4bK7tvm4AgYQ|wXZ_J%BSut!m_nOAfnVNHB()c-(a&FYt0*=GyOrCx?L72n=@?%TS
z#~iu$UPR2z9zW3s))A#RarWdna}`*Z6R{Wu_YtEQ1|YIZjeG8)b|7!#Uf&LXO_<X(
zd3shMIN-xXqOx$moIEiT`k0AX3}X!GGQ39+Vs_Xdm+3e_8fD@Dxkv{K(&+HXNBu|R
zw3*}6HScCxh$GR0<EKrWsVa6BVo2CwI0}BHV;Mon+2iLoS^+%n&l*2_j>Q-9I~-N!
z7lDac<?jeHOpk(I#?LrPz+i0S=NvY9a`-z8Z`9qUnbRj*#AgZfnlNoz*dja7Q<0A|
zXUv;Gjaa(M4{B^0|I29;EWWaoffCheH`J2raIhBp2pWZ*&l=C~sbT!5z?QBJ$VFpg
z)+i5~WUEEAWLE4X>ppGfoH;fzerEzaEnIZwwErNs)S$%x(kqY`?Fnc?u=4;cvG#m@
z{`jf(vkcHE);b*V^zpN&dc+aTX3riUL3Pe#Tcf@Tmz_N)j0oks!gsw}4h+U0HhZQ4
zNEaRpDgf!Mxs$C4zY8GXS#<ZFOeI0xzbB$kdH0{_;eMKa=e7T9-QTzk-_6P2KNc!n
zk#bjv%(|Bd8RP)D(&Y9*Z~`YbEgI&Q$7=KcdTv_;6yA@%8uoIt_40%&_I-?Bm$;gf
zVylAEhk{_i7JAE$BOM6aK9oq?O80Js!WqiliWwZTx<5x7bF4TOA(|-997ZDMu(90>
zgMCuXet0<#NLPv;WUndVrbVf1kk#Zzr`$@1<t0_R$H_rd5nGIme<Uq8?b(oC>dvIr
zU$tx2NhEJhrkL{C{cHKLiob32GMoc(r&55|-GdBQO~p!T`16}nRu0U%<dk&0V)fQc
zmglHhkM~V-*ih1>{1*4AynEhR$mdRstqc3<H<yR^5Q9+cPN|k>u!^*375c*Bk{Gio
zC_fnEYLV3kP_%$e`So6=jM(rs=dNTX+ZIl?J$th4S(D`~o$Sf_%dV5!!u?(++Zj!E
z^;S*xbc!J`Ssb-vy7{YYU)^sC`s>J}<iRNQoB&kB`44)Do1B@P{~POf`aab-Ttjng
zCj^pg#JZ0v;TVZ@ymcJYLJ8`>J`(-~wL!KgC?!MSth;WaGSG*(KZe(*sk98mt7+|?
zDe$B3Pr><pj<l_C4TkLet&!LtIavFGHKiWpvO;Rk#QwG4hJ%9sKav=ZLC}I5&my~t
zdYj1(9v{-<WBge>|4HUK=8HXvGn_4do)G94v6&2<4{}0%^7aiu&0>DF6LL!yA3LU?
z#U?#eWkaz34M|+X-=+jD8QxHW_Eep}8QZ@5auJb&B}Co699Wr2`Id_@7rJMtKFJ1j
zS5cO&R5qcGKH7Vxw%(}%cCXCFPGYy|6S?$!DxaACaRJT?cA>kjsWTYm{;;@tb<l4d
zm_kS{*Y7T_&s@`U31@AiN&MJed2c=^zwru9s<G>Gs4Q@kf8`9UjMd|k!`VQr(+33i
zXw0u+Kjh2lF+c3bOjtEU;sg``mH+uL7FG9BotFXFYN_Z{!h=)TfGS~lRdEy7)$W-l
z7TjG$M2~Rdd~7HH!aZ9l+f-LVWMpTRY9+Muc8Pm*Mnm+TN=zA@`f~wPm>LQq844ve
z>I8A37-WVzad=DihV8J+t{c`j>+ycLVU@Ypl{#fpxv(E=_ZT&+@<>z!VyXyf_K#Ek
zqQ}{b=!y<0s=$aYR$I+W@V*ycx#q>EJ=OK|s?Vaj%B09N%TVK-`@PO<RTnT?_Mz);
zUR54-{-Sw#W}><ynepaKt08Mzp6B@4_jo^VTA)c5GpVy_<$^)W+T*l_y88k57<TkN
z%^=|j9CM43ovg}G!r38!>~(+p#zoW<wfm38nliU<3U3c__i=k?TC=+nJ#8-z9aDua
zw%C)ERwIZlChxY&^{GS`N2N>(x7y`!LT$0zDzwFF*kaL^(-zd0lij?SQh_oi)ImcO
z;x?A}gu+$Kr%7i-JhZqrBpA1{?L{#DP(%s(9~&`BNx(V#$l7IKYmIxTia=Ox#+P+m
z>&r)}GsygUj7K{|xq6$FpHPNosAQO*P#(?j6M|-7W+DbCn>1z*zkM5rUkKg1i=<19
zezQEbjNDy8Ncgr6+(J73S|h*OQ|?=lP<jNsMt*lV@;3quJzFty9o{QU$RX3P#Q$=T
zi&!Pyi^Ne0@FxZx9&Iqw;m;z_ITh^eu8(10?2X+Ng7R5=LPZ6|b}S&L_m!Yq<2#6p
zuk@8j`OYM5+kF!5X}Nl~$elg<ol3FbZaK54yK!b#C1lO&K8rPn3w#<P_FsWD8<d{H
zthN<Qxjlci8+p4orYs70V?`USN<wDK!i7xw>`IiAL@tvy5_{r&lT?yv7QD)X1hqjF
z2>I?+IaFD1>nm^_#R>o%?%r%dMEhGa>2QeYFM7i7wUKYkr_CYldIo@ukzn}+r5+{n
zCafaUSvpfVnk+WwN9mh&l}f_<Ho*-gX{jV{!p#QZoSu4=OSa6v!_IqL@X$Q|KWxJ5
z;OtxC$l$N1Kp{rAaifUy%MHaj-?*0RQm)%bC_@by;2xpUsj<eTXaZZyVSEjW50MbI
zj!xTPF62lZ<HUsu4tflczAp+%N#Y<12M|(8rLV*|3u3+&N=*5HcGW;mxGQ}Y6EryX
z&rA-d#$tS`DT&di#FCBfK&~XEf6nbq`VYJ*aZ9T@)W$8H(doXsjs_*}2jqJ8%To=X
zwUkOup+YfqmlEU&8F+#3q92kMW|uGeORpwASmQr-`y`d;7~(dC*XK{F3&yJGaiu$>
zJhGCgN=mNPq>E|@0As)Cm*i}}eBBT)uA7ZQrsaF7AU4HxJaQIIn|KT0)%=@)an52+
zicYvcAS6jgmYO%@Sv_bWD+{Sl?4u<k52lDjIhvDiXbYIo?Jlco6uFdcCj-j^{UV{k
zw$MowBNws#sE;R1pHAf*9Yo2;$Q|uB4-&8z6xhW*!DY3(4$}uxrhl{xm7-ap>&OX{
zn`H%lP~VYP2tS?Ln(0QbwlmSByNH)lKeo}Ogd{J-glU!T(Q?y07^SM7;4G~HkKM}2
z>a5&76Kf9!PReeWu@%8|^JgN~n(U+xg+ZdMd^!~ekLJ`E>@v^h!Ra41kMPoyPfa1k
zWN*h4tEt@9U)RHVJ#Q*fZSPZA#OtVHyE}LtikmOzal>s;tEEztRVNbd7vefOrKBFW
z&&}1Sn=;oXr=1SK@-%9iWHjogv_?&+AtCA;klb%qMaM>o)6awZJELQp7O*u+fYpIS
z;F0FjyS(FNW|OWyr=}nj!d($pasNtpLuoI1c9S$s!vL)#zp`}croTCx&QZ>`L6?@f
zPc~N>2B;^nG^S%qTHK$J>H+idkX|ap1%n`o^+6fuA;=W=8T&ve#vXnMq0DP;I}>TQ
zSXEo3(Q%eU*8MvdM;e_}z;yGw!rMdKNhEYsu*>$6YFz0)uHejB?R^QXCIH-obSu<8
zqf|v*%ayM%j2oFU*eOEY+-qSO?A2y6sCBP~*K5M-jp6kL{p!as%v$$ySoiuuPK#09
zYaE+a_*$Axt$Q)7ntcg5o|3UYo5n|bld<!31wattTAsowwc;;QINP!`ws1dX6i%u&
z_n>fA8W#T-D4b{qy(ye%8ySUpYsO!Q0d1J<XeI7faj}iRmA?7682E5M@MHhS4SWZZ
zdVWG-i(}$CbV?=)gq{nDtuPu`!76T@9;0mo!$*%vTV1=A<GtXX_I>mu$8X`janqjV
z_|_~rKJ3XzN;d|p4RV2Kqn{mM^x8mdomK683d=1jEc8*wI@M)ZImdw5$4?~xq7dom
zlO}lVTS_D|`SmzEFQ$7tW%yp6KENfs#FM@YO3idBWzSnKCE7+NK9sR+e^Gsw?vrDh
z>vG?_n-sZ~bXhRV;UY@Wl5w=(GQJr3i@F+PL!}2DAS8}krCN*9_R5FD9mye{obiI`
zZPXY$BXUo<N=^+19?24PkWZtSA~I^=Ps@Vx+Ybr~4*}@aZUeNORU>w)lAKDD&aa%-
zskRr!V!PS(%OrosB}ufJY%Y22ib7QZEOC#QcckC38|_t*WRKWxcm7n7Y<$)}b?Xd?
zh<m!BNbw~|@wxSLI&tyzP4y>i1qC$0@oz|pb=dtI2v7P9w@pb01+Ezf=fiTy_OAXY
zxSaAlU(-VoP9n+Kjc{YROF%w+4N^v?2gQTA(HIOS1Edob>wO%GY}XYyBPilW?i3;5
z1)N)uzFR&-`FrX1f6P1?JQUGZtqD>O`|wWEobjCPHIr%$$8GYe$oXCs0lwzJk_M7+
zzrs@$L;v||qE|^S4zFLDNSe#5{>3%+V!hkwFE2oSK*OQP16u!yIEtuQ9v~<dBP;6g
z(hIr2O;=dX>Jk?+jB;uUffAJjf_56bs@TOz7NnAG)i-e(O-iU?QOBpNi1k&Q_Eql2
zB`rMU%xsmR*w?*T&_+VW4|ITV)@lZQXw<=r2uy31v}_vt{h;C}o8|_U2id`}l?}mY
z6@nTYR36SSj;xy-R2(oj^O&GPXo_06Bb#})N7ggkarUetv3F3pBEWOILjtQUr@1En
zp5)pQ{tjwX3wNFjDu1dQ<tVQ^&>ux65%tOO3`&j*s(ug*q0|F|bic*dIR*hPrt@EK
zCous<ZY{~W@dRf0T>L6dtT$i@xoB6DI0k&;hY-r-@Z|_}r34&@4F)HcfkM{cJsOme
z$4&7Z`|4ebNx6y<8GK`5n;U@bWj}^eN(g^)zL>;P4tv1w)l7xK8m)Qau%PC2pE@Kg
z*o!+T-GmFsjOb2>Ae6hwa`NhMgC9SPz2H$Q{#3eJ=*BUNKp6_tG?Q#xnTY+nR%TLA
z`AdxW14(mb_qDq|h^qQ-`yzS1-DR=ZE{Ob-mj}fMYsTzxbkNHw?f|7{*gK%|%|JAE
zPZTJX;+REk6k$;Ho741#5#bm9#lBs~L5FUc1FxzQu{}w)NyNs0M8`062DQvVhLS^q
z@;!pef6)kZzmncGy<?zBxG_&5-n8Tqeo4<~zwg7yi)({#39`eOL7m%7%_D|=tOJ0R
zm)mDM{hO46zk^?`;hWUQrzw4&!?7rQZ8N1Pin&mT=H{bqn_CSrip-F5<#tsy=XRot
zp^WDh#?CD)G|R;%mN4nASkeI~s$H$8k}pGAV`W_^-bIufN~H*=O>P1;6y0%qQ22%q
z?8_k}*H~Sm<X91sh;q2c?1%=Ic%$vPxO)ojS;>$;W#G2?sm=b)NWu5q=P@Z5?jDq!
zvcxdxa`MBFEOU6fk>$*OZk#)IbWm~d+=C8EZ|G=O_Tx}yg8%(y3&v>6k$WLRB4GEO
zNG8cR_SWOr4&rvQv`9DUxkkE+6TjjLsl@1ZO=7lD>hi?=Eb2TsF*l1Mvzwj-ODf)C
z(Dm+0-~k3~bSN#w5XB*@Ohu!Ry^)gYWXFNvvzGkVN9&ljPn^);NWLlPP1oPV3^vge
z{KF?7O(!h;E5xkq!3aT@j|(835ct-Gjqd4qGk@E4`}6oJ8ny>xISjQ?|JqtOs?86D
z3M3nKx|?YKsl?w@30=z*(4K=RI=%pJ71}YTh5_ykGLdTtH`xz%Q4G~p<sw!4YF+5N
z`<xK#I_~Hz_HWi#K!1H<BHeem4;EPT(CPGAwJ&EluO{;OZ6Y&BDLj|>*$Sf>Z!BaS
zDe#$I<IE1^@`sjgSZI6y(zu-aldlene<G-;2#==vG*e}{7!)OEH1me^m@uh{vFLU`
zWVKFCG#^SaE<$w$0INp!1;={;`{T$;WYeD$Sk=?b3+g>^M4mKy${oQo0_BfxTmZpf
zLDO>?qvQ$rqTAEn-9QovoANq`xWXR%?V^ruWQB{VvBuszHb~+lF9j=X^Cfri2i8_)
z$DXtxsX*jX?$$~LQHc7WZtLWgi#a~18niBOFHWkZFw{;YI}uQ=1ENmn6ew=EKTuat
z*DJ#7cf;#5`pfh%&fapTh1&I*+^liub6!t1C7tW6gU$BBVD}ysWrn%k^wz(q>k_xZ
z-Wu%Q?YF9@>tJZoPJVcYBU8*@dIdQwvLC3FQx!|`13S6$9li*7FDPsSvyo^3?%7C1
zCF4v^ZQ*be{|+3Zm9lPCVu$Az%6YRVXFKxJh9jGzyE06axV4on@hbPo^!77iRib-2
z0HvNS!93ML&E_B=KxnWr|G|y!cUVSi-3>@KyVeK)t2Q`5_5FSt)C>xOe+)(qA?3b}
z8$a=qR!)z%TaS+OdFZp)5kIfZ3vQEssUzpR>AWU!6)j7wCAPj=Ij1S=BvgD9gDePp
zm-21sMgqwo*GJN9r8~*v0JEjW%15}2HQUXlK!%Dgq5U<qW|+z#^J^96mkaTgONDru
zqb;fk_`bM_?X4;%X0>^dvkd%Q`rvj$FoM5IdteK`SlrCR0qzpIkT3G<s&!lsa$ilA
zsRwJd9}<>T%i?_i5>svUb*fmNE2h>Gq+TvTgTvt#w|h2}1H6p@uRjSo)dyMkucEv~
z@AHnz57;nnBH2r5_opLUgPM<n{_g`>6rXOEO`f~t_k&UMSg{s1$D^PW`b39qjT*PH
zN~Y$gDfh=ANAB^dwcRY}JB+D@6O&|8gNdKc`jDpi9ylj>-$xQF<8}8^0z(jaii47K
zhOESEAg3Xtkh)dH#OSb;am=rep`;fF`@0J;pH~6BwFoQamhpHp!`$9|=tl_$35Utj
zsyHZPRUm`cm0ql%kb^Pw97qx=N#EpDy|j23FT~v?2<;^j^pyyszxD2Ogc!uPv$47t
zeb1g0P>tQ_=*2#6f~J#v>hmcHJGSY&?gVnP1p9Yp5JyRYR3$`?qC=&^(HT=n?wg#u
zIw<DZC{_iEy944-iK}i{9`s#p?aR3#<W?;*Hv1j14txcRYWX2e!W~$<X_HT6$eGfE
z(Ui^!r}S2ON>qT6G~(7{`ebH_DTMj;<CipoF(gjC2DJtp8ofZx`KL26ye0S3O7Py8
zpy+eG2ZCJ4{8_Ho$VncGgp-8Jki0OLd-W7FYk?@qFOmOb4Fc(KqTkS>-5MkZ!q+y%
zByd%_j&h^ae3hB5oJkdLcUVK{R{Aq4t44G7%=YCQ1(6F7CHXpGbluGV6QX&G*&KcL
z#l}l@iqAR8b#UTg_>~UBrT3+r0ar3a{WJp(yTKmj^3O-}oX1qf;wL}Wb%W=}qY#(T
zeQ}~gL@!kzK)a}znGVOTh7*k)8K!PfeYGSt9H1e(0>7aXCEqBXvhdg-zDrQ{hG%qo
zrzLvl4R+FYDcHbnAiN8{gWZw*MRZd4nlB1^miI@!?R^~X-oRMGGeiznYjyuX!0k?K
zW2%+bBtGPh_}^&?w7~5mT-aTcJ&yc$V=z}0As}(XzmGfWYu@Lj#KZK0t59z*Md1NZ
z&7{j&5=%eEd&sD8j#SVsBF|7;rYf;}JO$x98$w(;kE#<zI1W{qt4?QYhWsqzO)|3&
zaQ}>uua?DV=GyX2jzbyw)?kE>!)y6NE3}f63#lO07^@L$($_aeU*BC;`Q1`(LxCsF
zuC=JmEcm-2<{T-y^;$vfKwhF~(8I(QDvoBoDM2;vw`JnnDr^Svv7;SDn@;7l%kJ)i
zB-yta-+GD*fV>LU%!-z7%4vo@VEue^v80=2{C=LS`p<WX6v&tuRojup`(~c=Z)Rfj
zp?(_gy&P(z*aYue?8d~niTH19SBNCbW6kcLS`NmM2F4C&vn!H(@{esT9$TzXkScdG
z_Y|LdCe<-Si`+hSL7~EAhr6rL?}2ZL`=ElgmFer&8J!svXxSx1K)j<RDTOGjM+9`$
z2^CGb3d;l5T)M?s`zgFuv<pfX6do5OcjGKSwv_Rf5_b}w>we(Cr_<WJ_#+&9Kl;FW
zi)Gd}Ugd6}Y-Whas(MMKNd&Y0SVpf}A}`?pH(scZc-|hAx2R7PaFR|Xcs+;pCwikF
zl;&0>GmzW0GhU|dIMqB%m#pFIv%VEh4`n_`9qLJu9;EXnE?_Stl(}#c_Ujr%mQMhC
z4a{VCVjR`RL}g#V#>tkx6d-R0NkIBdCVn_E2v&E~oenLq?!M+n4e<Yz?xJqYBz!4?
z-geURteYU1-c2tzLcNkH+-+?zXBhBps^0X_;$i$qhH1(<lUQf%NmE9uPmcEFFsH%Y
z(XigLVSPu3k9G6id!lCN!vAW5{dB%*H_a$WO?7c#Ch94eoy{<7U{oGv3TAIz+$oqn
z1F75&Ma?FANG{BdiPq-jsJj<!aKi}=(8+#1c9R3Md!k-m_b>wnA7+O9e)ROM9w0Pq
z*APJj7@HGSxtY^<D3;Zb>1S-z?2l11j-)gQosiw^fT-Ek@J}6m>7^jT3@kRE;w=M3
z|2C60tkRtqb5^e34vHHiSoMk`C5mQm2T$Ll?I3-*m;E3!$f?HHGB(gRLDtOGg<HOo
z;)+F7Z0Dz#$vj7zY`ZdtBOwPEOG*!2hXZ+qsVh^WF~b00)Wo`ost1Zdd9(j2Zjf?4
zxjxw0gtYq?wab)~aNiQ24M&ZAK-MY-r5`fxV5G?U5stS8TF^|8qqy)ri&RRF5DzFG
z$9ymD@Dk2|?0rwpj%6_?$M{v&!;PauWT*{u*KaOwiVuLOte=VT;}GFDjII+~fk@!8
zAa$UT$d9q$N<n7eR}-&4fCapdnmi2T$Fd)}eMEqhZYS)U1DNljo>hHWBrVE|iMqX%
zTx4GPq1i;--m8L?8!Q{-aQ0Qo;Me7YNJ9ieO;fkn5AVZUKnHg%F_Q;%#dUQnLHsC$
z4-*_J_WW*<;vAxnj&>*ckKV!&iHHl27jWE?J4#JT$V?*odVu=4d0L&f4+usFj0s`%
ze1W8Xif)`&i3L}a-pr)S619}BX(sTe(Ms50R(ZMr>xB|ghD-YiQpo9DV8{C`*g2+H
zCU?`-53t8XT;e&Hl9piwN&4la*6bwKRP0`>sJF{iGqg$!^j!|7W*T4dl_J+98>J3?
zA4`b@oBVx6$kbkrz|wSfe=XHe_xzL&45~}QayrtT$ToH#&Btt9aZu3bz+n5^8E|7z
zflke`H&ea-z@TEHDcDFeIadsep5G&!K)_x(8%-eWtTLz==U<U>5H=FfHclbUWj*)s
zDpgVvp;*FMPPxj9AziW?BuRfu{@i10PJ?T#0geNj#J6)Fk}l*=kWi~(yNBy_1FZ@v
z_V1z(jE$b$lK<p@=*b;CNu|L0`=H1$;k${UwtVz^F`W?QbR0mDt{NT6rGj2m1}5>&
zok|snu&JH;(@WEq+4Vu`X@<Lg0ZGpX`>~U;ruR_?-b)jj%@fhc&WFH$C)JOT6p_&7
z2q)O?5PA}>q{)NGN~TB6`xTN4SiSG}58gN5R_nbhwRE%`5h~AC8wA&6Iy+>K5R#)*
zF#_d9Djh^hBnc>N1!>K7QhCC~nl8wEBQ2IZgtXKzg{q5@&vXKno=C34hKnaK*dN3>
z3X$OECEzZ84Oab&LW;ImqLIY*E%X9_177L=){~5-qaI4N`Z-U2Pd3(e(%v7O8Wx++
zdHftNrVDc9Jh_8x|B}=Sz~AWZK2(SShHRpsq+_dYtOgrhDf0a_huRrfk|*`x(-HMB
zx{D9hHlY2+0-dX6w_$&Wn%465NUIFtZuup}l-JLfjO+va!s3v;Q0g9}*2N$p$c2X@
zD{^F}r+2@G-XS!9R$#>RgeBONxcpN=J<)|`m1)M21))9`!KC~g?x|}1(&%0XU6;ET
zM{t6byKDk7wR>qhXvX=6n$3EB3ZuwPb9KtFA5T=DRpV*zTkFSj+M&3adK`}#l+(j0
z$C%-Vl^%i)^DTGp+7Ql~z+~JXwriQfcsdW~>u1hgB^>{HWGjl~p~iyUy(3{Ptf2eV
zF9?wrFu&X(7YX(Z5!bKSU0N}}S{GAkD}S{xC3xvSd$nZ$vDMNkXSP}bJ?rI_s+*EV
zS<@?(4Vc~+>Q4p9w!e63Y>m$cX+|d8Eh90VyA=~yR=0AHal*4f%4n&=%9V_MOH0Lw
zD!Uue%>0!S=<-*pp0XQv3kBV8;l{RT{658x=Y$Bo+k^N79DRqv7w-kvdtJM52RpxZ
z$)B=#&E0M{T($JiBK>|O!pc_fy1aG7*^{;7A}u^`!zsiiZ^My6D4=0TcFjvn6ym&P
zzr*lOu*1T8I>#=5hY|dzQRFS8fVgsyH>;d|s1VR^y2$3~S2835r$t1-EZHFuU?tae
z85H=TmDE7fgHk4}tt7$6z!2^Ccsa?~dCB&0L5H|o47E-f#4QGU!l5QHeLWI!EuK`e
z?4b~=ZCuUc@@c2yu5)Q8mfo(ru~*vZrOR7>35Cd7Nrvg|E_qA24Ybn}s~mdS-D-kC
zx%AQ^YZai~mNkUl$z^5_c0(ckM{_CUs*pmW1gscjv{8}bB8@uXqZiWnogC8GWkD2}
zl35TX#Q(crBiLAXJ4c!gd*kJiMhe{<Gq;5j+76QEAkCwEFst~{K)19>J7SqXy*y{H
zyfa70`d~?2e2_cq-yws>=+YcTbMRYkd(*O3A8Jza*CPqMU;3Akp|t?FDVqw3YxM-D
zEWU2+0=}-}T`S!cL%e6_jhVi5xdtl69x~Dk5ABA|C?rbTZ^=5(*X#TSFUMGux2ZF@
znSq`0a@*h+4#e8*UepN=&4)&~(%L(&<dWiT!j&u-r1xhY3=kr-cW4?2-R{s32(4K_
zkYv$Cn(#d8#Sz31q!9?YQRoAe0|?-1qxp^R9jUbZUiV7w{JY>lt|*baS8`+pUwDAk
z*GgWPVbZ>A`_^Cq^kG;R%H9b;J)URg3Wv?i75NN-ZlYwl9P%&0)Lz8Z9<gY{3z&})
zk!@nppX3wuZJ{9%PUJzxAITCyrZ>SC$e28p!-&&jt)C!@+p7aTF^P>qnmiwg)g&l_
zL|jBnnv9q<=fg^4=!uwo@K@r3+PN8GvJJ9K4wkWkS^O`X_w+82rYVeqBhVa-!sJlp
z2nOsSv;_7YS^|nrh-hdD+*vt@4IEPA9F}P!I(Yxp;*4;bE7J6)M`Rdd7MJkji5Q~t
zV*apQ?H<|ECqp^DD`OC|$`X6B^a^B}Z4hRzMIjDS`*|%kM@77aCzvic4s9HJDZqd*
zN>b9eVf<*y|J%*`_uKnU2QaG#kteJ~ed%NKtQLMW<^T0|kHOiR?`ToAvXpz3bs50M
zPsaAHj1SgeE|?o0p{Vu;>=jA^zen><;t8ouVDhNfyGYh4^hp2m55t!qj9xCu{@CM1
zns8XYGUv(0>?cEb=bq?;Z}P!?Qmg#*^(3vde`!P6*H=><n*HQOdvY3cShC8!Qjl!t
z2Trn0D8bv~UpWu<$blJe6ezZHAzqWCI)ajag1H_=x=!-ipzvk?wVXab#-N84I^}Li
zM21}UkRo3K1uVY8A?rhfAGos?)&+-fTJ^7&3_}N~4SrDT%?&wyeL`OqK~>8AZz9mK
zU*MSDj^mUISJB16u4PGBX)))WFYNpKrrb3N!liLJVN6!+ROA_wX`CAPSTctaVYCsa
zOhCTZGKTRdhOtv3^n2v=`6~=qn0Y+}hh;<XOX^V)-1KK^(O0+*4qD$1hukU-08hHX
zk^O8qFFX+~)BO~>2LDnNoh*!PCo_s3r`PI{=<#Ez(2SzT??-QMh#s%$_U)IW$LpfE
zcg*g5Ez?Mw0RN9)yPO91SpzpKGy!f-n*eiKeZZh?3YV3JV;qtFm8Ax(gM{+#q!b!M
z8skT3yL=pB{2*Q`|8BTlKK5V!$K)^_I?`e%#l%Ny<vOSgJP6>fp;qrG46?7WVu+1A
z!fO35oY|<IHJTG@{5`R}|E;5Bcn71Fk4d_b2(D4G*W6ctEmgh!T8F^gxVV-UP5f=j
z``e&5v+nC!?aX}nIGqM=mt?26vhI{U`Q;wOG9u%2B&DFRGYHNgz6r0}T3mKJB-|0h
zh$E;AhSkM))cjTya?-m9N_~7M#qhmH*t8;3swq<*xRmJd^kMuWN{3Kn{i@Ng3Hmii
zB)>_&C|Fu3WXc(g?5?)n&(NYzT{kV{Goz?S${pCs*Za7i*Xz=a&{#^`v^LGdj)J?O
z5EY2=GF(>F##>7pXz~Y)x9VRRawCB|rX~UAGHgleVf7resMXqIEM#G$r>i+*JO>M`
z(e{o-Nvx172p}qBeJ;l(s1BZ8tf0kru@f6G*YU6~VS)-f)))!M=)l;^aZV91qtWU0
zJZP4?`Dm4|bKobPaQGE5;Jz2Seh~~&*B7U|=H|1M^3cu8(>Iy#=J4h@_;J&(PiqdU
zuF<l&XNbmOvNsZqGuBNa)beVrm<4G*x=1T^qlMgLet#?BaEF)Ub#<g7mkT{W;TH&p
zv2H@|VGhi0@-S1ownd8SBMb@N_5k(q6pvJ5<Sa;P)xR$2ZrShg9k`Qm@+1$W+2;k_
z;m_kV>yyG4-fmcN;}RTUh9ylQmLytR0aA-rN)aib%h!t<_<?S4+7ePz*#v}w#n_I7
z&n*&h1mW*1TgM9(?$jn$aSUOZk0Zl`s70NAZG~=8OY?jtmRyyL@VsU3ka%pe>2TtS
zWRFGd(E#9NS-Ws=au9U3!I~v3%D%zg@H>HfC6{}<*Eync2MABNHPhJC^VZy(R3$uQ
z?iSwJ+dWLz<?aUi{X6@8t^IzI-_;beQJeb;yMyr?e(XQ53m3!PkInhVlv)dUTh79N
zKx0|a6A=i~eB)RPa(8<Jf%}hc=fu~BU`G<9MM@3|hF?n^B>mhs7=D4U=5|g=1DeOX
zFnTcOBUjN?F+oI0B$pi%-(hJ{6Wyakck{~4gm=@yBZOzMg|6{ezlZzv<$`!7Fd4c<
zi^u&ZXm71~F?6WpeCshA_8PF`XcX7s<OGm0z*s$|yqnS<r?b0`XxGE%U85ejH_1fb
ziK7Efo!d^p9(fRwufVJitbMs_!MLt=?`OZy;9pTX0>aMGZLvXJAow~%NyBz$X!-&B
zgy{8{NlAn-h6UR7@Q~=?v(dw_0;C@PXY>$Rh(7xTLDs|cl96zwQKsDIM91#zPMC*m
z+jkkEZ;OR9OBEf)+Kt*^2h|KmyLKmVfW*%D#x@YIH;B0Q65{rm&sR`KX8)VQ*e?pn
zx9<dj>f~AurOwm(C=)Hsgm>05{%LNr_u*)`v!dZ%Z=5?*rd|(QqKE!W@LVXYi5|j7
z1iT>F*E1Qtxi)(EQ8y3oi5`Aw4-caL9&ztEgWf5B(0`m43fjBS`yt;8R|nrVG^*GK
zmy=*UDk0G$2@zODRNr?X2(ew2(?-mxQ4YPlHhOt4#aAT%kG*hW4A<8#fceu!u^$$C
z-mb<6d_Vls{j4URBI;SmIy(#Ihu8B)sT&T2yEz5n<Kl3Io2h%Z13kYsm;64JSYKJ(
z&W&RC>$zcm(4XOvNi90dUn?QEnVJCKf&qT%YH68t%Q>-QyI_>tKrrhLTJ`hhSX|e#
zLUeQ%REM*Q2vY|m`FDIH0Q+nGm~=|_G0`MWN&<{ja*R#+*6@gE*A}E*J-gC6jiV?|
zX}NbdJ*W#|v6JfmQ_lQu!l#Rljqk?f9-R&kI;hcor$zEVmVLb4j7+hNcqgNHVkOsG
zNWsn2KSyyShoeTO-E@vUwB|-4hIb2om~h{fWsguZ%Ib0L+9t~$I?SC(<q2KCZPERD
z-j?(Htnm3;Jv=`<e6Gl3-+vpuj`y8z<|I#j<edIYXDvY`<}Z)|_7sUe!^YUBIwosq
z!`%5~CTJ)f1bP>fynlz@I(f3jOQ75Sino-$I0hk=1+H@k)DlYS9xRCMh5r<m@o@hZ
zn#SFUlk13E8zV1fxogY1S>?vUrXX@9i9Hago9G4PBW?lm&7oJiU_Zat)QAXV;C#N!
ziWqc-C(758Xg!+nDg)>)?zIr0U-i@6cX7vB<pMnyKr_$(6h2?p!}G7h=gpbt5kPlw
zOQ(2%{+ZLhRsBE#@~0p?86<acUx$!vHc0B)L-IloNopZ*HUUZ>M|2P;=x$u3lh8}t
zqnw0Z?5-?t@{#0*oFUp09};5cX_Xj(+~si{fl=h1N982e2nc|U7cmYW5Ja~u@v}3{
z9pYZEY$W;`c-l%lU#7d&Bp%u2RK!}LDl;K-g%|fn>M|r6=I-pT0q*ba53lbEukQ=5
z@9wWe=W(?FW@mfV-4o9Ip8gaXbiYs{?cHb?%3kTPuI>z9eSplCo!z)bD9x_=2(?!x
zD-PXlhiv>O*ac>m5%5oT+s}#BPoeH&-)5>X&9TAGD{Sm%Wg*qh?p1S`m$Q{J_}7>4
zT*<V85Z;H!t=gvo?>HZYFkBGWr|RrRh9HE-Z-9$z*}mmo3deeJc>Q8{eMyw6!&|P|
zl5U2%OZ#Ines)s0w`8{8Oh|}YYzSYwGVG>3gwd5i4-k;N|IdlWMt2PR5~OIWO4dE=
z5uh0AbjW@ob-D<xJWb>-m<3%gW{<tnH%;W!dSlf3itN_sMXfjGww|?r*!Q*8dbp1T
zQ$J~9xqM(q?%y~fi`;{4?zRE#oM<|N;F}*C*?(^$VL`0cUzzF`L-kJ{5K?^&?U-oL
zkHSoosU2<Syfsc<(7>HNs>z>^GCF$_D}rzmuLoI^7|kT^;DDzcvnKJ*!oSHRMl-aQ
zcsL0SZA~<ZkI6bqrjip$*<R4#J`L*lOH3$Psi_ty!e<NF4JRxRw;#Zd6ylU{wmh)`
zeyzV_j}^>6oNM{9r=(Vm<({HL-=7OzhY_8VGKRI8;E0g~C8f02i{1N>)6uw@TINI9
zznDwOFm<jIW!3xWzh3W%(8t32)BEr4V%2<-!~1XuR-?O(v^lor!x#c2e;7}F7doXu
zo;cL_0x$2$V3V$WJX6}$jj;G=a`kOuzBVu_?Ah9W6bYv(&|905=e+DCKGNhK20DX@
z_X89I;NOJb3?`y!0IooO7PyDzN;bVswrN~t*<iiTgZ1uIO9a-t1y+=V$5JE@Gb?vJ
zP3(IeLD>!4_O;R5{53Cwyh8RWYo1pXxz17$8A>MG3uqE(hpw`IzKDeZ39txEvC)M<
ztN~!{kZ{+}mM}fi60UcM{jf3^85>&}?658vS?_M1AN#vP)W}D`ypjCBLu?<OTN)4j
zJyyzLB|aM}6o=~6rRyi=lyp;dHPR9DM}&g=0wL48@kV2gxn#B}UH8worjn$vl&qhR
z=*Z7-VEq{8wvNljG1Z2(o|DaNf{!G9!Lpvm13VF&M1Gf%lM=+f4}<vlC_#-|k5t8e
zR`_q%aMto@&?O!6S<62D&mV^rlp}|N)FiJc=)tV$0pWEy4~~f*aBgsMYPC>?PJfE%
zfM^8+ECB@%=BqlA2p0G}d4Q@9e@l}O{CbU(g>84-3%*KFGC|_=nIsT@pN1vw5rXOm
zxxvZ;YfMbGWq7$r#Ie}*_R0{qV_mT08f*V-kx5%ydSOq!;AW8dUe0D1;*MxT48%54
zPNeY=_BdIKXWDm<<rF-j!`*Y?!i++ZswJ+=n7<#5Sz|qB>)zQvd<Qx6a5*m}mnJW=
zub#ejJ?s|s01BK#up5Tgx<)}3Y%FLbX`qVC3xh|cJF`l)wQ#*tUQf&7i!z3oU(byJ
zu8mMrdRn#wlrxFr;i}kvlrhm;=ve$)>)(YSoy4I{$|L!x(x@LqaW_7!ehMIr_DrNP
z2A}gZ(;h=F$8xRj)5o>bZ5y4iL<uzV&mlNhP=|zs6i&-D^hKbkRi9A6X-!@Q6o#f*
z{K;sm#VHc?{y+B41U{<jdi<HW^M=VJfgxl8L<k_DQW8|OF2UON_iJsiw!dGuVEwgq
z3vMhz*dbuR-AZs@1BzO#ao?l1Xtj;F;2L*D4Qk!cxNFt__niCQ%zKlWEC?;_-%l->
z_wIf7o_p@O=bn4+Ss1k02wNSCuQ?Ip5Wezj%$vlIJ1az_6|6XgjdKh|>5wZe=9|lB
z$tYvydjfR6`HmKwRRvO-FfUARM_;J<PMf41`|WvsU<c-J#~{E+r9JI8U+FiFIb}L3
zW-}{RXl0QApnvdm^ye3F;Z<&4n-1NLU5f3e0Qy8-tLM=J7d)>BV<gLMbm-!=sv5nA
zL&8*IzoPR}a~P5-9);xiEE5V9E+kp0d>QLiRK{qMXcpwt_O9V0oLbf~dqUL@MI@0~
zGM#q4oRPjjw&aimZU7~fusQgd7y;{NGBxL;ZrV9&o;Ntmn~|cDcfU@hZ0_P~ZU#<>
zusiK+eu=<qcC0qbiKktT8Ta{Q5fr`ia`EQAQ)7XXW)S^w?{=1pY{=$!1THXZ@u|#T
z>GUT=lewO>Z1RSt^i96J(eZvd7loDi3r7{9_d92y#ag1xKfqmE24yMLpwpW};UB0F
zW=_?a9%Me8-UM~4qO}bD6~}|@s(4AUAgXw7h_{hb;v1+;K~b$a8_hKG!&|`F2S#d_
zMy)``@~uNN{x|g_(``{?Cyr4v!8ijFYau_jmceqUpVBOj0Foe3lq@atWoQX=4^-%s
zd?b@-mKNEMk;a6Q$_0I@E4_+OdYgxGscN-R;|t|uHq}`T5dV<`BjG~u39?)2!r>AD
zG38IkpvO{``d_&cNC4Iy;))i**S$GEyo+n39PuyG(>>ZhzPEcn6(|-DpB-?N+$-v;
z#sj5t5v7`}C3b_7!gnXQJJ$o~UpZGyLNkLyZZAvBf1iWN%S3&(vRAVb>Uw$QgvMJP
zTcG`Re-rPqPYPi#o11Lnv#4$2czKn%iCfTA_Tg%|2mviWdb?uviC!YafmYgM8@_r@
z_&Y*Ez0IS&EV|8mwVZw^h3Wm-G=&{efCeDDmHXN}?DWk?Wh7x_fT#XO=HD@kLzxhD
z64_Fjr?`0sx8bC63+ruCI<`0i!z1LhLkI<o%zx;Nj?HmmKX8V`Rync%)+5kIb6iK?
z&8zqlcu(wAZe3#o!}~XZckzBMt(}%9ru#o-P6?uhBSRDyNj9ColbHi)^2$869Gmf+
z9q@5-2cY2~8XOzB@Z@9XBB2}hPyA}ws6`dPM=#`He^6p(iS%BHif$KY8<LU4P$~Zi
z(Ge4O>Bg+U$kzR!q=i<BR8Y{X%LI{g2M{cH`#TU^j{yRGi0y6SvDyuIa>#)`_9wcc
zpVH_NoY;>>OdD`Jag`gRYrP7^QbDzqBwvP~uSBUuzvo~qOTTa|v=E^QQu5^tEcs1+
zzSzxpzeNP}em4m3LMae3qZ;g4HZbL9^_I2l9@V8}&HgTOpQGdl@iOPf;Nb^Ef2nnT
zUg?y(JHFI>*Q<G9A`~~TOobu#GRqSJVXfIXRpm;!A<7~__vwUQcKYL6fjI+;i3*tJ
zdpWfn7pH&-5Wgb9ne%-a(fX;Na2N6(%HDUJlmDEe8a9omlWrfJp740mdy2<!y{F{(
zzM|=RS3;56zVNOZ3)8rqT0|_!<E{uk`5EEiT-#>P0x)6jBCu%$z}FVEN$1Z`<zk<_
z)d{Xg%*E3QWgI~(QUG6&(r2e?JP0`zc`ZnP&rGgydWlDGxx@&#iyI#5J}^~9Yuzh6
zn|O88k&^*p;cLd)Cq5KO?%c9((~@lX)iP+a1dX-}F(mEoHhx(l`6>JKY&>MlNEJ5C
z7X<TmKNNA_Zd3Z96Tzp-3`IQfHugxuJW|K8ZuP<zFu?$BOo%x_p1B#}i5sret|-oT
z;&LGZqvRsS@a1o04lRa4xI7ptyv{UCC)W^V5%aEKjpNQ#X8DQ)8<G@XG(G%tTl|U?
z+c13rifk$o%_L0oL^6#Mvbz8w^uE+alaw=G+{Uf<#L+sfIKsO)vYV<afDud#XnZ1=
zsP3RQR|NB{)q>JcCJ{{a)E24T6v3*j2-faROV30wi7b~v1mm<kN5mIqh)t|kMpMd+
zd3L?LHJ>1W^qojSp4m`P9~sN5d!W#PsAwh;<wSI$mvQ#YHxC(B#d|4I5t^1rkOWO8
z(2Y>Jh$-$HbiT4OZi*pkN3h^|iFC!%_tkyHW|B%$ZdM*6C(YjG`uSDP4nKnm#*4^X
zYA!?K%~~sF*5ue~mn5r6Bad=wkw(*G;ufM+A=+YbwR5zx(%BnYt|Wq${ITcP?}|lW
zdkE?3-Fe!sw_pWI!O-WE5%s%3(PTx@%f_|cE0n`O%lf^;UA@vx+*3u^DlUZj9kaXu
zv^5^u79P|=Xs90~LPKfX+%>lr9IzIp9becRq?jOymJ<dnxqgvN0t?v1NOI*1({N7-
z8oEOIVqGdCed|8cXAPD>u~c*UhW)n7GlK0>$+IcNM>r6Wz}n1dWiSlThkB29S>kN#
z67z^(i!`9Ro}fgJBMTCl`jOreZ0JU!^Nc0k?oEesuG0`30S0oJhwnyqcuR9Sb8jA=
zB;oK#!MLA>g%4z>VfBgWnucw)Y&0C0u_l*>Yng&7Xc$^{|9CVkJ_eoBaDA7E>_Ea$
z0TIw3)u#?AH>(Ggr~ehaVwiHMYiSt3>)Jso_FKz}K*`3eB^L~FX@B)Bl)<_W$$}<$
z2p2Acpi(_}0nc5yRyyVr4#9GlM7~6&SHk$B9hhEEERjn7$_>*Xmd;?D)I|!qi);Kr
z>IKI6HuWewc*aK|Z*##cyLC$zaL1gG>)Lk&2J}Y{?DH~${d^Madlc*!y9M@_9@zIN
z*mr2sH{kRhU9dYoD%kY_u+R2`UG_6qWV;<#`yugA2FZTOP?<Z|I&&xANpOHO4$A;o
znMBYy9Y?aX2paX=ZAl;wLTyO+qa3iF%oAEIX-7$U9uup-sQIphlHlH!i-uJQ2&j8d
z9GROI!NAZwKFLYBAKI__2=ZR8Sy@LA1NOItjYK?>BmI56d@%$$>|!nz6~9?e;Cgd$
z9d`4SJS#zd%w=5t!CC4TiVlmt=sEn5dlLyj!Y;N2!W*%{zXq1`IT-Yh9)%?cM#U|}
zgN#Sb&h#I<ozX~;GjtU{5zlqGw>xRRoE6PWk?=SmTQMJ`>?FMuhkwf{b1AiR&D{~C
z@(Oba5Jrd`3NR-wB)F@b(64aN5=)b2fAk)zZ$XvtDDe%^u1P!R;By~{*(II>pJBv?
zz;`y0x#U2BEDMXH+2^od$upORi7_Pi+K1n+>w$P(O|+43-k*z}g^-r0(6Hv1gyv)l
zqnZ@E>UOM-@8cB;T-5re%|_6=4wJWGw`=V_!~m7AQqj7^P|&;^ksCnsOmB%@6*0F@
zX?KHlWgwOoC6>FezVSkb=%vLI%+WyN06;9ggjjZiwv)8dMow9mR9Mm;so-RN9lax0
zGFN!}3AISv8$Y!Wu}Y|AbarY1LFv@OOhPSsu>rM+iH1-M09{I;Nrdl{A`)7&2Q<Ut
zlo+ZKQVwk0wy0Stgczk!^R!13NWn3DeNJ51;8BFmmP-(Fa@aJ2&|!E4!89vDT-6yt
zsP|dx!g`N@>mc9*0KGq1B_Lo3WrYyR#LR?3Fck>o>kx|BCgdC#k4;fRIri&u6$$DC
zS7DW&72qlo6a_kwz<K@5z2P><<p09oRVtAvY93D+rYz+k;V8plD8C7p3qKhw1ah#)
zO)Pz^Ffg~52pFSm;&O@S8+(#D7t<Ri?vjLr1Q4DwDbmk8GqoLxTEHTMg{(HR;&n~M
zR$!pFpjqhRLPEG!nBQ7X(Z>)$)z;ZX*7suz5MT9ExuoH!_tb)Vp&HuKIFP6?69lfM
zzfI*F-6E6}=SUI+-&xK9$|N}toFkneG@2oC{+cX(jS>~OGRTN|jx%@$&fyZoXG##)
zZYt;CAo*Rr+4^e^xXH#jBo<(bBEF{-(cF<Dglkxe&>hB7M37^wkn_<?ghAc}ifGAB
z5y~gnC$drmJLrEtMcjo263jGiUN9;lRGRhkWyjrFZpzw~P)^!ZLJ4j$t3YS=E#`is
z0?Ctg+*+p#B&)4J@+|iIq#i;biCv}n4B#M_szmZ!a*weR$z_CA>}?LsD3I*LO=|1_
z<Pq0+h?^@Gc&&ujvjp}B>{0DD<L(s~_ZF5TQi-sf_0!s8S79tTUvAIL)e)gEQBzKG
zM#iq<uh@0o&R?zsVk>}f8l11fJPqt3s`TN`L^zPtI@+x@0aVX#w2Syb+&);utoTJ}
z(Nr?Jny|}!U>=>XtVu*136EN6R`!<si6YJ5j{ng#01S`li_~ziY)xjM2oe|eX$vRh
zDD0OX5ZF7Jb1Q>BgNIR?3@TzpcVtkR^(1@9zYY)q$CW|d-NN#Q)Rd3uz#WoPE;~m0
zlrvJ?AcEV5JLTeC(?Oot+*7WCWjChW+jBNy%7yoA&MAKki{M@3Xun%^Nq>a)V~b0T
zUyxup*Ic$J!-{?;N9BPlP~hjAXLDjrtmw-Yp}Nk+-%Y0XkA%-+e@;q`Ps$!}#e!;Y
z4`_2(Y;t(WAQYT#SLiCc|3A*HZG}Wr^u)p%3F-Wb0mHE$#(si%@&b45t@qYmBiXm~
zFtHksE?H@=5Wq^~gmI~?wAcq~q8(UPNgS6ej{mmlOUQSOW9<izaqbeb$GGmGSXNMG
z6bDz(lOlNa6vee7VtFW5dKbw%h+>(@3z#}R#(`u4iNN3*@zv=bl813n9_t;hi$!IG
zT6!H<1H;Vq5~uD6mHzsx1SiptD$uv!{$=QBs9Cy*qbrk`XFf_GDUIRP$;2ln+PutV
zVWTr_qLcWQ)9*eWYcP^Chm~Vaye$?3dCqp`B{D>g!SZIsRNXDi67+dUgKCw<A@NTm
z#k)@=$D^p$-z+__-TA&b#9F$2q2CTM^;5|OV2D{n57m0%K1?*<!xa0!Q75R8_WF8#
zqL!Pd8j`z65R`Yh=(pD>7_*FJ5?|-8ewevYRl9j+eS%$}W2Li12k_D~4UDrPfd#&c
zBQ(=dGq{>`00*hR)@T6|w>LtV$_@2j=C_*)0*@8RW+4dw=`UPu#w&1+l6Y*1+W4O<
zhqooDsxkBzJw&+}7(4qBUWx=UgTw*1h7rgm*!gZGs=t$jBxW?|&q&uLAm5yT5x6;%
zCC(IlDABywt<Q%yu`Ac(ue?to?NjtBW_Saa2>F~$Fw}vfdOR8DzG1*!KSwSy3Qavc
zqu=-mPU(1tv!gkV953>E@iew@Grh{Z8|E+~t(lK!T0?-7;`RFc$xOC+j2z@T<b=3b
zkS5HhZk-d{I-gNTV&&CaU5?<T>{l*cz5*|KL}>=P492n5imo2JL@@gQa-52A#G8g`
zUU&C!+s`z}g?_%d1$8(xVD4K`E|;Fp0dS={hBE?<Gs4<1usA|;urNnE2tr1h4{<~i
zyuB`%zX2C#hRy8@R$DUe=VqyKQ4=@Zpq&_|ij`Hl@(s@ZVlu%zh|}O7)#gDb!Zw(i
z2=Y2~J`sD`iFj(34Lh<r*G|OKvtqzRCRx-p_??2!tLtj4KZqcFeYK157r}sddr?9B
zH1o_$3>8O(71j;qW$dyAHy5~WDDS&&D0but^Ce;RWv<V{%83PN-lAKl-+uT}H_CN#
z5o|+>m+PR5%tk3D>zTY;rtk928?)dsF@udBQ`F0wqQw(k06)_y+MrMzEBjS)p<EDd
zp`npxtvd_n&LlmDiHk{z0>ym>YA%7QLBcQ&TuSW{vlttRAgv3E$7iE;>TYK~nTx*$
z#`JFJfKOuBRLLBkC@S2=Hk|iALd}LC$GCcFa6CbB!vXFX#BM}_0XPR(y9+5y-Sugq
zxqXqPDLb0}<|>TAzQv_$ag})o%N>a0oN%*Z;Z-7^3IacOz`0q0RjAC+s{|e%hDZAb
zbaqmDHW5zEi8Eu3yw#5zk{=6^pD%u@1pTW@t%{W%xR<LdoVaTE@Vn^{u>cgJb-lU)
z(HVG2Cf8{aN6!Ee>$IN^;o^{=3Z66Nro^(#Qx}N-2ah6BAqru%qG^|@{$!RAhWaKd
zB-9{6t`J819B8lqenK(PCl$z3$nhal`=QvU3=~GjEm%aR+s_`mCYh(^hj;an%(+B%
z*LGi@1Ieshz_Q%H9l1=@8NJ%I<Q-tq%O{nA0wl6DBJ{%&afc-{-QQe1+oKS+$_f%3
zv4%e;e-0QpB~q)X!WWRLj#;*dJMa(YOE_xE?AEZ<wG3iwAQ}a=xSF5ide{wwKoh@q
zsdqIiaL4#iE*JZlW#M`!G0_=gNGOLT2`P$}K&5Dh#IH$GDpWyiANbym;qA9Lq53L}
ziGC<t53wLw<ooG1V{TcXPMqYwhJ87cta*pP^{@xmUBERUzMS#0T{+R%B)hm2_5)qm
zU9Uy!crGPnUI_u3!Rb)8w*%$g^j|kLGomInxb+@*1jkmEF~A%HceEqKT-Y~1WB<<`
z<8egU-o+UfCpk7Z8iW}Tsif9i%kg~}*NP!AB<sK28TKP*=>1PR{b#MXkXqyfDuPGj
zBG1e)ZK$C&nA1xkgfzLvdYq&DE-aC2=GHC~%DRZ%f!eRLJ;*EzXP0WXlAc1U-B*jo
zA6-A*NYq+yYe@}uK3abZf|P0x*48g0`4DaG13}^imcKVN?U+JFre4i5N5A`xJ2D9l
z;KaW@-&#mW(KN4U862T^{C~L)20gJRq2757DFV3GtM_a#b@3diz&^rF{6JRD>P2kp
z#U?Mz<|%`CkaQ{%xZ{RJT)w^L6s&W~e#}CdqwZd6E8tqhaK$Dei0x(HK-k0!$JB^%
zlY@+jB)Egz-HFY}1pZdLe?>82kf8Fo&ciMQGrdys;EA8t<8r}9_c$I<T4Zh}x5PlU
z;2V!dx+7TiAp8cw>3Xh9ShqLCWbd3v`I~b^eM_p4WQ8h8l6)Q8Qq-)QEgzdpkc{(9
zA314Bx2%v&?G+oaPCHdM3Afi(((5J8(3uDTVp5Ip`c^?0^ZkyUi=^xg8NbQtDx*A&
zoe#h_F`)@Ffxr%!H<v*#b2wz^)qm19NoT?{|B;z!J*M272~up#k)RM}V=ocC<o;{<
z9Qc+#>u;~Iq~UYNX@D^UQyFs`t3@!@V0ZP*02A`%Z1$N^sK&Wg5{uO9=DDH4g+dn}
z>=N%Ac-rEwG=+`m&p4j<!7-oBX7Dne-{ZN|oVlQ#-)|X)Y|dIB=_^Xj+I)|?T!_R#
z08?Hy>%j{}Y%AOp6gRQ8W71?!<wU*%fqUc<kvO>gUa1NI`CYJ=7D0j(HSnnP_5p%!
zgo3NEW03+Ok|NXEm+cwL4V+yn`76gHF1qeQPbRIW)ub?Hnx=?Agy0;hGzmWbaF%kM
zhFs7i#(>P^+uR-uFy}6i&tKvgQ^e{&1p`Eu#OJwua-2xPFpR~yZTvHvC<-Kn$>oBE
z#C~$4Fi;JIbHV!v0+xP|tj%lu4T80LgI;Pe+Z$);IrQw@Sosom{v!yYa$j2IVk+lj
z5ectc=H&lWAZZuB#xDi<Z*yEEGS;kSu{Jq2PJojox<%X~W|e{6Z>HV-aNfliKY_Sb
z5{(r(W3KXEkKwg$f5{qPjBak1q;+05YL9emyfu3_$@aW%#zbQfy>6n(4m$S5CfaNr
zp|0qKEJP$Ea+e9K%ZFKzKhAt!Co63UxDh`ZMK^40Te#y$;j7RCv7b26%+#d2C^CAX
z>hd>p3ljD=NCG#_g~N<VVxuD{?DkLh3}Bn9-48Fm<BOQKn0Y5BhCK7h%&O$zYSN&h
z_(M60vMpSi%foZC+N@Zqo5<nr61_V&Bt})3JkMs=8z^gAjNo}iiVWq&c%IM-?{7!e
zff&|8n>^i2vNW)BFGm<zwO{4At5(Xy_-UYUzO}j5(Bn<KORSY1x|3d#oyXch^%hn4
zodk+ODJjjMpzr57Vgyb00@gME3VSFoVoojLMHV(O8nurqPqU9=K<2WA;7bM+k#qBl
zI2%Bvc66(;g4LZ<aMUDNmXsvm-CU-Mp;GgzhevN)?2P+~jf-$UcteW)2`lv2pYS_B
z@5;vh#Ih;L{$y~<_FDa)dNnBY*xp!kks}&8+2)wKSMsdagB6}!S3)1-h9pR^Gehjh
z^31LH35b?S7`Rvuql$vvp^8#cJMEYn8Nd4Z2{basLf;sLA$wy?WAV*B8>8JgENf3<
z0Z50Lhi5bZP;bPZUx}Mt(O&6nyTLNcrgSF8>EGj(2>mPkCxs+;@R(Rh^r_9vGoT|s
zcM>L7WDe!<A2UNNBTKOin<K^JFSiIsfn}%~?`>fjXUvk_9U9#jt}$y#iKKKYEBq1y
zkqi|@g)o!k8TAZ&O8UfO<Ok*UsE>U3r`c6%RFNA!9;9w#?v8PXGzi(yyn;y#YC_4*
z);2R~4e1J*)TOLeB7Yq&N5Yq8iVSo~ycP?wZOzI)z$nRIgkdGjKW0=dL4#gm?wBoV
z`%?2VQ6a2+Y9$DcoA=LdS8pvf@AzU4vd3#q$%UFnVo<gWgg<gd9^QEdLg{~iIfHn@
zCF~pw_opE3I9z$y!kgla9IXDgC7n82bsN1E10TDMwz`MN45YEPE7G{XTiZ#Kw?#Ch
zQw9>qOm-9YyK5wwh?xkgeOpRPpuR^QY=+mzYtZB%G5l?&Z%;{*K{I5KACHwX8CVR@
zViz&%*);lBa2S&-$KB^RMN4(2jwNV~ohjXU*f#`q_r~$j+s+iR<ja;2<VZATWfPfV
z1gKe9<~&r_X08ua^H(HjY&V|hXKgoNLK`_ysi|iaD`(k-wv+Za6#kfDiW|ogjKc=*
zs}H5o{rL-E+`mSc$lK7}r;>1>6-Px2BjUIeH4h>JLH9SH$c5DSLCm`B`71{v^CWXu
zT26K`IX-1S1)dx5mc#MXH8g%OEXs)Oc*}TsUF~c~v75W|!LU89-H1v{NPA;k^g5)6
zMbVdUYBYqxU&K*X81OyCuE(Lb1GDwN7`OWPkJYTZ+}tw1Jv_i$xcf|YrGSr^F<ib>
z?IJ7scV5Boalz@0+D`T7dd9pxb;3+e_}SDNN)ux|f3g5qxX~>|Ns>CnCck}(Qlj6b
zM3ZF6XOxVl)o(}LxLJW#&&m%u6_kD_O4dwoK*?{fqjV&t)zO*^rT0@hiqZr8EwA*(
z+~$5eF=NZ0Q|kAQ6QHj3K0US|<ZMsFzx98*#w%Ttsq|s5^h!$6a6Pb4)Rh`2sgS95
z%;Wiu)(uyOKgFG~wYK(EBzlUNw;i@w`RIvh!jc?wMn18gay_i<<9+lp9}&Q{iHLdj
zLWBUWd`8OU*+S-yd7kL0nl~qa>Wgp{;<NV_q<?n3``L?mnLfM8e)e>S&+eXMdwb2_
z+qE8$YxvAhi^(~?UklJwxGs$W7&q9jQfj2+XCF|~KmK2+B2=7D#v~1V{<&5fpRv-z
z9%S|8&t!)FyeQU07)=bs{xL1-e&F&kyYgJo1+{=mH+OQ#RR1BV4YS>x?!hW2;X#p<
zkA+K}kCmI=YMsyrE+fvocg$!JXWp2&03o<O*Sif05Pu)@JL|cN>A@YIFR$Ezs4uU+
z>FCRg`pcY7D3k%#llSB4F&h7JVT~7c5X=y+5(pUUDSad&M9kcRIdqX(o705OYnp^h
zWIw++)Y=U%-ZnN&ZY^=*71ff@iC4f+Iq}L_(5%dFAo353z~zSs;&yux9Nc;oR<pkX
ztUji>K(0rt%*RY%#Cl0^J8Hco+$qiGB_TJe0Y7Z(#^ZCi5>ILxdnb?c{AW`d@LrS7
zunZat5NDzHD>vIBC)_g)QHY)7S~OIm1aFyNYt93!q_mEiYX~%n^mGgXE|9>$V?F6#
zxAzwGn&~bVI7caRd1|Sz_evTqt*)XSj`&1i{fX1}ACU^0eukvSpd<FF%voBfN&!T|
zQ-=3|DQik0CdzzuOoKO18KP5q-qxwWr<EzuaBQs$=@ot4bLO(?W%QC~+VL!dRG%Od
zt9uL*n&r*kFu(zbEBm0#+DV0_Q&6mSE-YENm*%zTN&L%NcG50R;@uUU5Jb5*?1TRO
zjtsn|IiVck&UtPi<8gjz_#Q$LBd*5H^F@`BaZueYL^vB%;q)P~GV(D+47Q}4qEd4^
z(VP+z_vcM+8%3c;&Qg149%%A@ugTV;P@u{2S(}WR_YjGkN!lujqBFGmxYz32MK#*$
zoku`?$8tS}LCazST=plvh=O~!3+`QjTco!wpX1SpnDJyprm@Jpl(B<nxx7il`$-#S
zgNqFMkl9Z5B4Svly+9MsiyOQh$uk){YNMlaI5ZjzgFtsD;6hyH_k?m8C%v6MpZpED
ze`2Il6dSMb{DXKiGC9W`$=O3@;4aRjGL%Oa)@H!f+qQ?B5j{Ka0k64iJ*;(mXvx^a
z2NqdyiL1LDM%GSZ=3&Ahy12S4Bd)%nACeB<hw*p}b<AxG%EjTc1=rM4lz7`kuVO+(
zsXpH6zX7z|<N|%`!s-lYSxR6k8oS#zCan0+n1v7Lg=qFF)0>NFBw81|>oS6Oi$>uZ
z88@FrTbQ7jX`3qyqPO`JB1lRv<79cBh-XLMaWcQJ&K0+c^XX7b72TWn=Obw7#$mj1
z*?i6w;^Mj|w+i`D{CAbzJrm)Vl&_x8ej(+%1<Iea<@u&*zTC3Kel4GwM<R`UM4wzR
zm)ihrfu(vk7#S#rarI7N44P}=x@iaVxFfe8q@Edumu(_iA6>ccuUG8r6rvApBE|&!
z@hcAJVqhr2H(d-P&Yh=Pw~Y>SO%~tMTEbA7<@3tTMh8z4eo0mHx+8Z|tlC0YU(rOR
z`c(@X%>UqEvKMgnG3TOiN59F=$bsoE_|jr-B-KdAJ5|tAWG*7MY=V)!yr7-u{^k<C
zNUTtte;Enyqp=kvh5}&~#>otyfZ|6c<V2)TnGrX>!Z@+qIs;ILneWR<xJ`~G15~|*
zy;uRaTxvKv7FL;<>Fy3gMIImS<Y8Zh-gy-0AHp0K5_e1NW6OA!7yv_}s20j%OWlX}
zna3(;k7{QKQ57qtw8AN!;S5o~`Jc1pMNN4l<Ct6S4B^u6bf@%5XUKAyvY)$d?jr?;
zSr&$3ks0D<4S@!%$S_iB+W43t=>l%=M&eohHndhcfw%*zpSzM_jWkcpmcv<|xzk3Y
z1a4xYfa;MFIPh-Ff92$MTQM`I9&#g5gMEOLxLnKhiN=nMN;Yy=U}>>+ysk$Io(a_{
zdW;oZpG#!&_pwkK$xU55l0+d`Dvpkp>abI!q%v*ETw3gDQAeUYBW9&eJzq=ea@*YR
ziQO?0-uNn4=y|&c3m{v%0D5t;NNTv2%IKvlY-mT?P3Z;#%8GH<#zdPNb5Joj+nq&h
zq<b-ok*N4X5$`j+qa>!c4?rj}>7}v1VY!t@UiCYj*ey=pxYrol>}KBNSH1Q$zo#@1
z%%Ic_%s0Znp$=4gySRC_Fy!-kR^<GH9I#_q!pCt-Re_)%iLN7dzGDuojhaKskhiSo
z<F@YhC(XX=fqjDBGgnw&b?tDDJD|JNF2!Hso+`}W)IKCrNfT@}7Wb7Tyw?7p!TWqA
z$s@`s<Y@?elPq~RYstlWx0b23$8xi^_8Q852sLg_<A+G2)^EI13|^573eTQZX5PTQ
zN!>>up5?=0nK!!6y|zCiDoQuozEj$+r|mDjw(sz_oy0<YToP)O#LZcAgueTkjhqEa
z{+k&dMhc8tDKp38m~4x%zeq2Vn??D`S0q|c`RYHTNKtW$qN3DXs>&ilAacn$0;TI`
z*flsGINNONI2T)ONMKo=<YD);Z?LNb)qylR#qP13Y=hX{)z7pZ!6yQFA#N_mb62yS
z1d7*)4qb|G$#si&^MCy~hAmpWDwe632>G`7jEuz+X(^ejHqh>8l=MfhCuTLY(3>4Q
zW_NLG3$>f<p6|?dZEXUnh@QnhwQqc^C8QpeWJ+vgTXRDp=K6<T;12DLIGe1i5vz&h
zqDg2yV88wLXYq1D6A6zgbxH_C5j%$$a|x?rauL!>3??8EQy_Lf)DvUWJoCO-h_erU
zB?n9bjaPLYXk0$zi)?|$Q7HW{Ua#9=rChGM)4%`*i@_e6k%Jn{5LeWETKptrEO(>R
z=1a5$5;sS{RS@sS2T3|y0f=IUiUEPxp<;#?H7~p2&^y|pT3g#}cBnLWeq9sn?^T*B
zazn!}&y|nTtx@Hj&l(lI{i(Tl8&zWjl#8s1q$^SP&5%lKMcdCmU8~qdN5os4+;f}}
zMn(0Qc|2E)Pu<aqfAuj8k5ce|7LBjtcGy=OGgGDbXF}0@D#n7oPbW*+FHl`^qSz7l
ztng(aH{g5#jMpLT5im4qV_8gmr5faacI5@~)}tWFMO6!WNcNL!5|UkY8fsIuzYWyH
zH9*(k%Y<=Npfreme-weO6Zhj&Bzx$v#L4|Rba=MBu(SE*mLa(Q$lRwcDz{>E0MPAZ
zNLHKlSlk_Zq`#dx^2JBZC{@y!M=+yIBDX&gvfdUd%>5-V^CY<3)<lCc+S}^fV90@N
z?a3f_8*+Vdng^Ili0~IWlqp1-Vt#wD-~}&y(dmL807S%Rh>JEZ0MNNC0hgp+<3c;v
zoELJHVno1<w%S8t+`nk{l3R-6Ne=(@t*{(5P%ilv2E|JeX^DhU<$NFgkqG=1L<Y%F
z`vI+85~v-m*vly%o4NiI)Gv-hA6STBjkkk&E~f?U@I<G0jE$!mfTjDeDwN%ZHC4NZ
zur>kfgw9}PAQQX7D}LnV&iBEtB(5Lt^mP-Q1V*01YpQm1{1~Tr@67cBc$HKCbJ(G!
z<8_)RI7?==Z^ggk6omKcmzvaTz2Z|T9umLCDG65=aT-KP6`h1TM2V<f<)OkEL%g|y
z*i3tV2>^Z}-)@WEO<c{c#4_J{7?nrjatF|efoj17%JM05xk=#bOZd8fd>^N9KdNH_
zDbdd=oI*D{oK*eYT=$^Vq#c=KRK4JJWxIL84SaeIR^?)3a#n#&5`8a<PG8Oo&3F+f
zSD?At4XeL`j0(IkFKI@FGP4pzojk91pD!-1s?ZlNxFPi~;pi^e6}ZrrL=|OP_?%n&
zvSO?NuEH)UF19V#gy`rI5|Z&lFu;lj1?sgR<9gQ{m!yM1fqPULm69l=3DEZh;XVZZ
z<B9Ii&9a=KqGmZhRB=-KEtyLU-~z5mHWI#8UM%N`-@WHb42=ex`>8K^FfP()*pht#
z5rB>)yr9}COTGXOPfr}KZ|*5ZJH#8o*muqEk8DYHmM5$G=_%#XDpw<l+fwsrKf*2`
zQPfVF#1{k2az$Yu(?G0Z!g?~aIGsP2Q@I-oheIU8T;bKc*ro+t6G|ZnCwd?Of=M3N
zf|?J7(m{$wb8#Wp7VQ}r-C7Vi5?a~`wTPxhc>#qLkR`*CKLJESp5iTCAexM}Tu~gL
ztKi;BGAO+`ok7WK!7yK5IIGs;{9<CD#qqwouC~P)$xc?kMA&H&(Qe58#6?uqOko51
zOw0KQx=2;~>L>5aZq!exQe@7celhYG<0FJII*^GQ@Y8V$_7(y$pY^Tf6Os~5X}2+{
z0!!t2hL?yRPu#K#Ics65ydflZH%IL2Bo;gUL|bN;YQc8^bhdkZmKMg&cURE6v@k5b
zzg(eP1l^h$K^8g7FvXMj%NNcPY>eef5u0`Rel<pmT%eRMw<x$ZBvhDh-tL7sxv!#=
zc_sS&obn0Yz@F?YO(e|aQ(7`GeeTv-0K=91*Y&j=geej#OxYpF%$MYED>C){pvc#c
zh_zuqTh5PG{<a9BaYG_+2v*o@kZX(3uoKUd-*D3(`5rOxMr$k~pVqK@rmAIquX>9o
z^W_AuF{PyQCfnah1Shub6wBPM0THAe=jtJjAp9X0fnul%^Te?}ImLfbOpr^*KgHL2
z6LglIn7+@4wdNHZQ6=j$>M)4eoZwiSD}RQ~I6~_4Ig&F3Ga&xBMpws^`%}!b+6i1I
zpPq&TlQq{u-6k1Ap)oYFVea##c!`7PomNiAf5c+4-*`Zg><eO}#8sMkY$4JP^KvzX
z)~cmqgEM$PZRg`iz1yu|V3g_K=xjd`J*!;0%#hXe;KCZIDCVu!j#S1H$GCBTn3M~L
zdsV8fU8uHA&2&+)HzS-RN@?-Re10L?O#xg5u4j0H%q}9l(QuRCs`+$#Ln##h(}ga@
z{|SVm(!m0VahRJeN{`2}OIYo?z7m2!d7HK9kx+M{1tqkY@B)cuBppgt0%Zq~otqlq
z;(~Tw4aFld)}}NddRH!Wl;jXLEXmnN95s_9#~_o{vc7jo&TeI?FlI`1^oYX(#EbjG
z3LnwQ4iF$Z<ts&o2=*l~2=)%e{EHFKg4a(9kA}l!6J=Hx606ia8m^XKyy0i7{qD(#
zXYnT;ZEJQGRxB7)6~9nK5`*B+Td7!a`BrLUV5Qn6xCK^f5^aH%YG(<#wi_#zNI@cF
z<eRS&x>jVd>T^q94%EV+1FQFU$GXJ!9K<#_ZU(|7hlGD<C89^z$DlF3vfH^c#5^PH
z2flhDcb{B_y%KI<LgP(hgVq2&FC^NweHj&J&E(r1LUJsAmsQa}D&T<g#|v9&c(_?H
zS=dvld8yFaW(kliB(Zd3A-^J@OmMb+&*?v&y@ULaE>)}YUFu?W`np&?486$NYa+n>
z9Ru0omHaq6Y#V--L;<3%7ZTKl_15++g{9e?$+8-R4}#>QJOcwW`NeYOXPE_A;s<+y
zY#%Q~Y6${uuMyILCep79w7_d_>?d=vmwEVTSas}5XRq-+1++2^&=!GHpp;t@^F_Fg
zKu!C}@D^iRO`iyCYy0Vh4>GH!wjiC#n40XxWMF4rf}*}ZmlE)M^C@@L+{B%P*P*PC
z2kiW(R)`lM^3+)(+7+1(a+{)95t0-7tWse!>|-Av)rNHT(879WhgsCP4qw2*Fi(Vh
z_fZ+dnVhfV$o;p^uoQorB=Vx6N*WSeYD3l95MS=?HdL@b+b~j%koUSoTS^>#c&SUp
zXEGSX(Ua;#)t!__C1?PRsz~3U{dbhL<%9HmXj??u7R;3yq-`K7GWQ={6W*)XNrb;w
zG{G4-OZTEBxRTl}5TtBi-zmX8#Qc@aa{9^3EW!TftA(vj;Vj04Qc{B7GV@UMwq_U`
zm&Y()Cfg<?krW~CvmzvtE|U0(iv*HV^FB-1+JlzM?HQ|p13^9or*V7P8-!n($I@7V
z#OrQ<N#J-vK!J#e(s|}?tRT_^E|IsyNkrr=J;B3!5WuDOo5))+HZ?1r6-(&K8p8YE
zf`plp(GXKbEWMQzNER7wCYr_T1s%wB;^#KzHGax%2mAC#B!hFY2-*tFMYIhvS{Ag4
zIDQ4zsR^WgDDI^?*E36&#o`lOO1j;+H$nAiNJY$Mug4zfz)I))pjQ{z3B!eme`Y>C
zP)w2TSwLo8FIlQIb*<M_ixTDD%!@0zb}=u)<78gs#KMZh=p$`js@!>zeX+<qL4GG0
z;CbpER%HI#PY!kkruk^*?K+@ZhhM$|{COYW5iW6}JJLr1Z!ntf3WS|KsyMjBhFS~O
z0GoJ<T7%+G!yb?js+<9Gojk!AemX{K3&;y^uuB$0+}@aL1$>58oPKzY`bo>M+WN|2
zNd_j!E0zV|6p0IUZ*z4o$(v*?7j{!xCoX}wLa)GkO-?p+GW^91hl`|wAm-B#B=5$o
ze&EMW$sO=GJ!KGgWV%ySF~R<EN|sR|(pd%j0J)?Q8O=H5<SvL+Sc|3rA~vJS0GCig
zh^DCwl5lTTDg!j0qBD?XP;NF!Wsn?KMwNl=F`u(S?HOI<*pri*g49{vJNOGB$q8N0
z_<%IfoTgfg)cM>V*}U^PaxTa7zTC8939^lZgQ<5&sHn$uR`nJ>rb}Gg499d<rykK+
zL1_o{8iejMFp-qQdJPIZdsrvXDTnpy<l$X7sT|hfr2B${q1;B<!#Y*uur5c)cQ{VU
zVI8ucL};|+Nv>Om_5JK&ovr0nfJy9|_L%9|u7>l0<+6E??F?RIV7raTu^rQl;IVyT
zPmb;1fiKEIpvz-BZXd57(ass5Sum}qb=aUD!*!2Z1BQo=(Kkq+vTNy^y}Ep3r4jP=
ziZ~_5CE<zJA1PaNk$I??qnvozYM<mDw&#vi4}l{)PMVgz1&{2Fe4QrrCzoRC$X=B?
zvbV_o891`b^Jz}<@TCntO5jm>zr;PSUpY@;FETxNFXwsLx;i<pt7%l%=k*=Wg?m@q
zeLtl@s1(78Y-7@g=o-XU4-Qi$ZrO=;d%hPxlWv{wbMQOB_6WC5dxBrP5bhnt=GZ&v
z*NSu@r~Kf#9+b>($e{1@4)@~Eli_eLW_Z~T_wBHZm>%Mxk6L{EvrwX(*9kG8rE-q9
zG@GIyXJ|Tw_J|&>!Yb8V2Xa&mQV$RFN9b7|6`6aK|COBNx!_izPONCHwnwPVca*Q~
zfUoqUd~o%aWyRUnv3h;S_~ZhHC*+&V$N1!mP9Eb6ogud?cXJQ%?iq-9m7hSe9N{?-
zCJ*tgU;`I0j_Zwbh$ooAD^U3$&hX?Ulw3fNHfQ^a<SCx#21zh)kMv^mrYCxt6gkn`
zlf_Gg>RKs^Dep)xTNchV<S&rfdxNAta!&qH#>2fHndNZb0(5@|D5v;Uew|GWBVmr$
z^h4nw)`y-7fc^B`g{{<=;qd_qthIsq%EXiPMX5ro&E{P6M7F_JX;8QYx{9|z0QS~2
zrNMqVY1dkP0Auovp783~M_&e*-5b5L*Ul&ghIopBR;T#t0O$=eO4J9a&Yy7hnxLSw
zu<r;|5-q=5Nt&{?2-QGHC?CR-<CE;I>1qX6{{ah2#LC|Hw$inUHu&DrEwuj~nGjTC
z=i(T_4`(kqc&!rENlT`(94gk!bi5t5cjjH`AS!#HgHT-%ItUyd-#okp%|SVTYxyf=
zs2YSO)gW+jdjK;bs)(UK3cjhyqKyzL8Hz5W-K##<Z6K=(BDn&SDhTe^vgjaeuN`#|
z5?pr6=pfR>cUhmRgYa(r*w-3O)x}QYj`3Y;Aq2ZcT#W^^5X91Ol@OA;bXa|thg}Wi
z2-CQyxQ*5_9&>9lsvlB%`V8s^KpRVZ!#U+X)q`GgdujwxJxI`zfa;+|RS*8_p`_};
zQ&-40qOW9S=-rU$9YmQa+EDZk_w&;YfAJAEg+13hB*`aT?*PBtg??4bz)`q^mLd6J
zceM=mq}7}a>7LH#Yv~q}Kv~_wcxMmx8x#wfj^~?Cv4B}ynqI-$=4aL`h*GPgUZD`h
zO%i%*C57=%yiKiv)T*hF91X1pV3DRqO*{6NU)GxGqb+02RLC}q38l4O2$&NR)JwdE
zthQz|m2mAjF>8aHQg|b&oD=b(PQgs8ObNhw%C-^@!Q6<2Xg+JHC_2vBc7l_CyOUdi
z2J7A&H#be-8{1%}Q72myM-I0&{JxT{x!%=1ZB3jLMQ;Rbw04yTTlUtnpeYHSx>hC!
z`=paQUI$y1!D7@7wyOqln29!-HHT>Wz0<ap`@CBhkv(xKx()IiwG3iu<VsL<!Kv#F
zE?C&d(*btc%>`&cu^2=Fcc28*M0fm2yxlb$^b7|BIK7n*5@-|)R%D<g3ULs{p0{ao
zH5MEZv!1N+F;l=%_v!<XrHEz5(NYRN-VQ<IiUVYur_c2{HQrmayO$o|8kF25@yza@
zEi$3*CSuznGM8bjf9*paG?CUWIY69$$mc9gY-^TD{7>^daib`^@BoczcfaJTHy3TA
z@6OduwLR{`QVq6x4W530T*{_3`1ZicooT)OP-*Ej+tP`&4(7fbK@b+)i<>h{u@52j
zIzm4}5ZyW=#I^`WrA79Hdk+*zLs67OTxTe9U1+kPNMJ~zNaH7@p$KL7xuD-gxQZ4Y
z#(fA9EgJ~(H~03y#v^?Qs&qp0@NPJu-FnoglaNOxcG~?&Nv9Hbur3ao6p0@3SX`lI
z6<n#b_t~Lk0g4g%!-Kyois2@|BgF*J;Rcvc<aWeHvk$p%4{QjMOX#P94Ge5Gz<{9R
zr{4PPYDINxxyhnPEjKx=|Jo8<5?3hMZy(M=y!XH=`61}SL;KJwJ}fj>Y^!r_UY#lz
z6WKA=K<xqM@BL+sEy>rAeJ%lAGC)?wUvcg$z!)RhkKDJ?BQNRGhPlW_3(|JyL(s(r
zAM{OkI{1Ml-Eqc)@cU;x1%Jqtz?<q1XtBo7*}x5wZYGQ?xIyYnf@?XKM(hzexoggr
z!g{@rPCck41+Im<H3juFABA}ft}{B3c7-J?W!%JVc#tx>UP~z$^=?uqV?@;4GNKB`
z@FuBzEq%}nJXiv6d@%yIMsp}<_Z0`oWeGG=z3DWP2EG_tDq&kxC*w!@7qO2(d^|rj
z474J`5~}SmYJI~{jbLyX994b8Py^`z?cB}gsFw6MO|ll->IPwu08btUqs{%5T5UJ}
z#vZ1(5+?}5-QANzT?2F(&U%liP9@Ex4(H87eFo^p+&m&_f&Re(Tf_uiU|KT5wLuS{
z_#Bd5VS_Gkne~UJ`9FNyFaG1QZJ~ePab1h@{l(`XeG}8iHWX`9fyjDMZ0oPKnu}z`
z!Ma{P9BhkHv&GrXTH!w>hG~%eW;Vm$7H!aqu#1D;{V<JlLHdhE-*<gTc87HTp>7VA
z%9^$=H;3Js(fd3%hcf?YZp1RQMC8-^>$1wHfe+rpGqeyZkzV2nvOPH%%ZWRjFw3||
zm*@BM<hhjR%1D{a3%78*=#Q0xT=R&w5_7d7gxo-XMo46j8KUrUgCRTpK9WL2{7EWu
z_yQp7^DTMJdN)C+`!X&ls`+l1S+fwq>NwmCkelw3EbR3BXJV@I_!mNS%Vo>im>vkE
zZ_L$B%?tTeZaYoMX6}||mUOonY==2}aRc*KNFu4o#p`_-0{KHRqX_#Mp_t9MRst~#
zP$$<lfEQTt2e`&*GPhG_*IQ$p?x9({;{9kY_s}eO?}xk#nk{bC28?jicDTN9(+cUG
zd0d#u9nZ#DGJe5L5{-(tyK<BVcN>e%$yQt}cCQtSL;!z1M7C`KUBDx7r4o|Hy;gYd
zk2d%)ivr^Gy4F;TYm3^}o}reAgG#{?hg&GvL#+_3P;e5p9VmF9>4Ux`T9b+a&MkTW
z@OJ&L`Xfq6lp958v~(DckQGI+eEuxvVHYurC*Sfgg61H>9cKv?de!YbE2gb&sz<Nq
zlZYbK5a&IiSQpn_HDr;EO8NPaq}}VclS?XDBa>ewi0wKuxjREmz8R{&C`tQmozQ+m
zcWB?6pbjhsWRK@o64H=h>_hQb2w?`J(5#1$;5+7$xwXsn#eI3qfIAh1J`BDfu?SME
zL(j0?o(f&W-lVRVmQviKi<Xjvzdj@ZyyYe{6(YXFnw5FD5Q^7@A}icI!uyuV3?1eJ
zP^F&(alL@a@IGEJ_^-84JXYUfp)l2Buu?J!x#jh*3hqg=tO~WW)(Jr@#mLH%G@(n<
z)<!p(kTj?JLV9b#1=2-p|C;sD+1}8t^^ra=@~jL@w_kDZeOSzc0y9IHn{Q^OR=Kpf
zKicSDGZ$@+H6zlLh({jp%D!gWnHhgJ37CODn?!0$>1H;G%se}rFx3)Vhyt$gv#JgY
z5d#`{P}iJM+G`R<D=X38TyQ0J)tsL_68a^{@SZ?f>*H_T+hv+M+hw{G1AMCpw}rr5
zv5ETUYBOd2$TnBpvE!VgVp}?L(*%mGa;}zjb6s`H^S)VE=~KV8uB$Snf=}j%tWwK?
zXQI8q8ty-QUhah_dBpEyKisUtQ#@hg1#B4&$8hYrh}NV!qyR+C_Bbq@?q1vkONb=r
zI@#Zua<UJ6@s>A+Q`|AA)@eA#CF4*ul~{E^?N+688t!aUVPkA;=bw$fu43a=SFxct
zw%eKJMd+LCWNggYBD$9C&`zAlC9O`!C_hLa5JMmmj}=c~GmV+A+=w0u*eEl&)k*x2
z*cjWFIEf#i+0Mn0DPf3~CUGY6d0-NIpcRsPXujw)IKwFD<|sEFUjWc0>Y|Gp<sX^U
zDBeY1;FGsK!a3Pb{G+g*hxn~->x@NP1m7}>Hm-*|;`@Ca2DzbQb1lZ%Y?7foB+Bh~
zAmqf)oZK_C_*f=n6qC1jHjbn+LyPqVSd?Hc`sR~(_(29rm*9r5G?wlHh<MQpGjuKi
zgnhl0nm>pZEn%0?v5U5<H6%Fv032#yp1^Rv^oH}PtFu&wFbaVjFQlXz`ejiTf~c)T
z4K1^HMkv#8Fv*gMjGI@|hx43oI1g-n!?_~ka4x|WCs!iv2)RDd3%A};=IS|NB+T9%
zsd<UpjAkfw6}zLT_ErdmV(u@T-m#~h+zXu8Gej49B)!txTIuIbJa)PWt4@jA+GD|r
zaboaFYriDF(o;_Eg-*%o@-LL|{DKB1VU-D=L+GL268>d-KPw#SPD5+ljmEBAaC=kL
zI$?s73;zpmU+m<<4`bKzs66mRGE{E?Cb&Ido(sF~2;-$5OM8sOP`Z>|ARo$Uod}fw
z4U{{&k&Hfea(|{!9*BJf!{5xDT7cZfjXP4{$KxBsJWRMZ55JH2Zypl<YA<;9O9R~N
zi_!kl*S)Z7%L3uUMw?=0gMqROG1Som_(evmNNfQ=NDCr+RI8Ti$opd!yZJ{xnvwt3
z1`G?p{E-LqvHpvT(a1R87q;XXV!e^GRWT+R%_$I@^4T%|Ik*eiV1z6NS;;qJWj2Ow
z|M8jO5!_FBOSuVG*)c?*dT1tVuCMp@dVLG#HRRZiL{ZHNvm09@u|Oa1c?5lYu0KrN
z7;}E8)#O(FWWW7c?B;MH#gXff_@fC!QrQUhzlbJ=WX=&H=Hk>~rpV6{HuHozQhxR)
zR50IJQDqqs|F-}g5J8CSVwMmBgZhYo+{)39CH8T0za2y9v_Bc<-raBCki1XeXe-&E
zWHhJXA=;4+p7(AV&v*PxXAE9A5<o4H44{^<0n~V5O%7Mh-y#wF1k%SNF6#*({#8P>
zCP>@^R?p*(AYop^|3|l+<&tR_x=>L;==fTqN{bXIw7uN%1*;QkzD5gwDXoZ~+G|cK
zT3w*Ow>-?8LZClwU)k{(bC#oQDk1!MG!E3VYs^t0I`*uS_-|!SXU^Xu+)1$WN+bhS
zUfRp0%EwF)*mcp?{U+@H<K?HzQkyJ68AtbbXEipTAHrZwo-Q+8e7$v<O_#TQbeSC^
zKl|#>sq(X*{+w(V-*d!L+Cq!(f~Xy4xu0u!HVTjX&0@>V{;j{}u0n<q-f@8ZvLyQa
zma&QzGxPI3tJsJiJp6qvZ+O#xD2Z^I-8Fd%tlc7q5)$(5WKSdlP{T>CgEa}{EkHNq
z`s|1!WGHN%=!_7t2Z3V5&y{5FShPhJbOZ;uy<8LG0J0wPMB^*`)(H`ugpwz?>$i+`
zLWEUxuV<YQfayeU&2Mx9__{s<zT}uJ_)1uOeX?a3paAz3tU6z0*Z^>kd%&%7d^?ZS
zzff74J?Ux2!L4WK5%B)*?L2|uobIu#4W>E8z9aCYXC$(cs39JlXKfKya0e$LS0!}-
zTWYxtxmu|?#5;yu6=t0<*+Q<4BIr{>u9z$A_CSuzVHg!+55bnPpT1kB@AAzXvoxJ2
z@{XiAywWMR#%uq9qiFQx^`~>vNb6Ni>ugEu?%7+FP$Q&u1Nj|Ps0mEU8gDq?4veP1
zIZ0CWy1LPoTi<A&$T*q@hqz4qk4M?zs2mb89}Q0Gd2cvq3+*b!=AOZ>sw;ruXFZrM
z48pW@ND`*Ywj4~4dNA$b-+jqEfWQ|w8~hsBJ<J`VfwdYz67y~eYqvc(Wu4?{U;`ix
zc0qbN2+|Le(!k4G4x+O%LbS6B(Y^j->>jM7&wTcGS8rYRcY<F6`PhXX!0#IGRDMf9
zldy-G;%X9bAV%UHm{K6rssaHyHjd<)i-WOlG;4CUh#V_`lUz+1Q~>UGJuT-6UTpY4
z@v)w0^ieNYf3lOG&_C5tlYZycyqd^PjAC&uNp^mtS4FYtgsW}z>A)w8RS@Kp>yn?4
zlf?Il##aq|Lh23H6QBH%7!f;3imX~b`9JMt&nSt|q6F|R%Fx$o-iNC?`Ec)WKM`;O
zJ^lxcYZw1~4V1`Wp|Ftw2MV^4B$}?HS)gE0$SEWK`Iu;?LLAqIQ8?C1*%|nf!1mb-
zhj@jqzgOVPvXHYK&F&IyvYtYL!p?>u{f&-hYVw<5cnHrlkIC6^-T49tPtHc;)-)Si
zWEf7Sb>R_J$3?Rlh-%Y^;byxHOx0#skDXFLWd_dCy=C6xW|JhD2}4PeEYAQ?vM>|0
z@8rljF!(-}bGK6v-N7mPCE?s$_1)tkE|4&s8bDB<@c57o6dAy<`+c7Gy_rXNmrZFQ
zU+sp~*7YAbYGJx`QH|P@=U_4~E$U5d)N~uB-fBRsEq-ZRtnXoq(@u7kHOqA0+&*sF
z^TbA3ZK_4Nwh<oytl^?&DZxuRnkN2>jH+;rx?oYO8qHpqkL50=Rb`p%*3t}wyJ@Sf
z?KNa-Z;ROLWU;Lh$~ZTq7i_QBxpq|n!W6@WA@LP17Oa6ZnuJQ%C8FH?iD0z}v#+&5
zUysj(%<CnD9!>M9P<uW6T5-AkTR#a<*%-mKblGHaCmf5Jw8Y=JyU=xY=otuqCR$Fy
z{BZMwu<}%waJ#@l(lMf&{v|!e#Xi69E+CuWp|Tk!#YO}3`7qQ<Bttk(Hz<RZg`3Ql
z0HPiso>w5cq>U{JgjlT8ez#o+wje%+;pq=3J@Y}>3{&GdR(PH%O<j|R_|zoC8EbQ)
zBOQk3uBl_wVOXDK!7A6+)spUqkVYe2c&POlDT`0b%t5jPltw9=8=zz$m>_TUI7tsE
zrPigC&Ax^`7`j0zn+`+SvWyeMV30SG{x5zz`7}!DLf+^xrL5^OKxve+xdG}xDH5Uf
z&qZ9EXlyI>*}D8_&qK)1S|+Fvat=|eEiaKkCV6J5Cdws$3poby;mdQrZBEQ<rAo}4
zH(A0bbWa@V6be7d{41eI-+LN8U_4(}5xo9cC`sRawhS<TLSh{npNSW78G+Nf_9CuO
z**4`xOt6Hd`l@qZ-CQq{x5%o$Yj78_bj~?&J!t|Hcr@4AbV;}X<7Zo~t@`|I#bb|5
z2<oyYlH;a%w&unrg;NTK<vu`$#+QiC9bH)0u5$8z6Ag|_aB=NQ`J&VlBjj2xAP0%x
zXL&cgK9|X%ZPUCymnFSE+r{fsuo&&29r0mtpt+7qQ4fCW!CBGKgEMMY*R@;sX2GQ2
zRk8!x1^CWgC94k8sp`sAGJyH9r)R)C+0fOg&cl4`R)Kl-w+&$acW3y3cj;F!FJTA8
zUDJcVKHVv>r<9Y~_pHMbRP+Zuy6Zc5-38E}+$8MsUy&qyzvmoQyj#E<s{`~xU}uvE
zj)iT#?Ok8oC!kB8Yg%e4Bqv1gQG}sPJ2N;TFVWmUbFEH@e?$ZW`zMSD1|cJA=yF8q
z4qP%tnV0v_c&wk!5y29pt?Hgl42VZV;ho^#;gLm8I{jy*JR79~j7jh*DWGI|SHa-d
z<F%UTbgf_H^!tf?Kqu+bl-ad2$)1vP(kCN(+AeM|(Jy2O*ANUoI0VQnI0R8(`G(+e
zs7)S%#I*27KIrJ3TJ7`bmPyb-4D?^w^t0JQW2P<cH*%IbE6;L??|HPETsNQZ<&F+C
z@MQ0h^F1y`_T!dD=Qu+t*0+0b6Zz6Hl@lkfkbsdfb2}+w#gtL6`1dfs!QT0o++dEu
zIQ<ux8J?+mY{Mf<G5_ZE@cvx>%_Ey~?0J4jhUM6~{Fq~{XYSuJ=5GU?pO}XV?4@Rg
zLH&O?<VGfL<pQ6L=s&}V&7B5o^w(h?pv%97D#L}cI@1dy+X~rUHr-de#-nLVwvCa5
zvzxhNdZqL2%atsj^Jjxja3nYwJDS}*LVIxQGI|%xyp>N*ASR_gJTwyuSehLst$+_M
z;-n*nXD81jB#p53ui&JTkGzs!YIaudX8Qh|pbNt&TE0M>VMdxKx$7P#Uu5%uqrd;6
zrmh`p$&fxTUGj^JAYUD~Ab<KV0=ZT3>?8g$=1e1AHEJ%2SB=_7U(2In_N;|l#9ZG)
zta{aCKx`Ay1pZhjdIAl$Bome4S_QQN0hesVhxBU|{1di-EYZPN{r`t+6<G#R^Hgs)
zgwyI{+^dxg^VX5%%_)(jiCN=<En?5*5tDj&W&o-xvODe`ZLr58$<L>wxv-$xo-;Gl
z?|e(_FvLB~7Pk-Ua)d+>>m4;~u=pt@VNr}V%Z#nbtI0Y>a=-Z(7)bGl*#c8LLD^H=
z_2_b;T*IQj+YFjs8oiqcWfDBhYqj3HHS}~|5)~&+3D+%ktxKih(Q-Kr!&rTcd;gYU
zihDNv&8EH#4Bxiu=Il!k9ztR2UZYz&$es+pa|#db(}fr;W^xP2XCb5(-nEd8g7BN4
z&bGNc?kIGl2HTt)!^9VQg&`M4%*;Z2VOBblM1z1m1)O6D4l5RYF|&k(72gs^!jhk;
znfR;W8hwAh1b_WIsd7uqIpK0CBF7XzhEe-0qVdUI{#aZD=>F!anUYs7X0U<gg;_DX
z#n;p*tQFLN!K~|5#kRg4@2?C83I91j^-y1*cvPk9yG^ta(U{<F-=PJ`#%oXRbG}9}
zF3Sg>>YaJLynD8LYU&O`$_S2HWNs&Ay)deKd$-x>7mB)beC;5{5*IPElq=FyL|jPk
zf={!0Un3wzt~t*ONbzDSAVr25A-{qdLDpL#$fy|<tF}3kGt}&Y@;fE`O1SKPwONmc
z9X5u4Ms$O&c7|A?-5R>FURguM=7h=NVH}hHeU_@^x_gGWQ(5h5g$T<0R49aIpsh8f
zHfTeK(5_#XY*q$)OWSL#EGwK#O@w6E(*UCKUZmNio=qZ#W{qkIOSpIu@haS%RC&V2
zS?$T#o?kmes9dQGGylTimhOI*6gsnS=B&zSZPpb}B6sr{b`$;0p_MbC>;j>fi?Q>G
znWsoglwaZWTk0exI<eQ-oSv5``G`8zo=~y{t}2PA(B3=NFcVg}Y>`~z<(qdStu|&?
zk4dj{;_~dzD$(q9Cv+rKb=4w7WJ^`)x7R)2xU`{ED9?Y}_>tYG#m?uW!(!h&k%F1F
z3l=q}@q(7k#|v!K;Y~2c+Jtby-ADD;*~&ZY)uK)MSF2`{YCM%<+j6aHS-s@9dL5oQ
zH8&|$>%C8pIaw$&93lS|EB$2;N0y=8ZixWND>W<7HZb3w4p=dq#{qbiHN%)9c@+}o
z9`a60HoRxpJYp9i9p#x%kFb76|8fUc5&O`YS_jt*D9Ol%l4i+CHssTvrAJI{=x{ko
zLdcsIVQ2#8yt8|uw@v!b?!n-UUBsaEb_m&ZxB7^-9dD*G#2VgQ3`}${+n5b#T?Qh%
zd^-EzQh1Rg6DKmFtNY}$^L$6b?~yk&mR9aARby9b721Yuimg3;cYwtbJMa5HR^Isr
zKH$k~xjoI*i&~u$jRr6P7Na3F;#`Q7NWRjDDbSzTc*_d^A}6LHOEz<WrahU;&+6<Y
z+-^RgO>ft~^Y3ni4CO_;k!qy14wJCqQG#bhf8-30kxR@vbw3)y0*0eP&mz^x;IjMJ
z)7<%WO<Y00N~*@9sEt3kT<?(5J?*6-zo-3f%+4x&JyrJ_7+J>HAG;Cz!{k<j`WcG)
z@Qx&8Ff;50=oX6qu^YHg#{Uoy%RB;nz;o-o(v8KZ*SNcx4+%;*#0G)9v2Kf~tao#^
zGk+muTSv6L;K6jB=V}_j>f2uN$zJhZK5`l;)E_q+y{KtQO?#mwdKhnEXlXFCR2F;R
z8Em(+r>w6;&qzt;s>h@xAElF$yz`UNUL*v*2vX8W8vj3y%3j8GoU7ZIs}0PRQ??}e
zFF4CHPleQmWh<LEwaWNr-Udg%nKyPPy_S91y?yT(^yOd4MY658@YudCcXY~@>x#4g
zKB>Rc|8-ZQdYk?Gti)_%|AuC_YMS-M#qqXtXRs9rpW3>De|WpNDgiR@2H9xvoAvk2
zULPf0yk7H~t!mHsk6M3vVQ-^vdd%cM;A|lF0&Yyvz^KCWd$OxLW$F8T_BYskZ`B7W
zwI=<B1zUAe>S&y8`}sx$+NwpM*f$H@3vcPkSl=x0jJmIH7Wh_tHtj^a_szWhJI$LR
z2$X7@ALcG4D0^-6w9Wqv+3U8gPKkX7O6(4-*^jO?LQkQq=L)E;bMzfl!QB~sR{86;
z(AK8zmKpAJjA=)#<O~O{U$)M<>&T#qZ5f-S_p0y2!*!wHT2J0Ah3^b){)3htu~5p&
zNy|Hk1>bG4r>&S5cVI55!%Z3|PR-6Yr(n+lD21#vKAb{U&-w7yd6n9MM|C~+tX%lt
z<<jvRZnc%&Mt#Gr*h;!<{Ll%qzTsB?$tDutY}^^OTa`Wyk2&2le%j#AojM-3rN!h+
zjZ`{=&C?;VEXXtaW7OAUE4eLZlu(Ij(<nC~LbegPi7u7K$K$hdgQS2RM1W(46*ZS*
zj69yiRL@|KrUSh^B<A4^bZas|aL1`fh^*uE@v-q3|NWL>Zo~akS(P)Q$`1B3oI=NA
zwRilYSep*^vz$g=l<}h8_dFu-tjO4!4vH=^R0hk64BtUfCOywT=MO0w2AS(gjI6_c
z2sHc$%z3HV%MQ~STIGy%=X|iG?}ObLA1o6-)EsQ*Tc1Yyp8h>2JB{*RlQ=9%(sy>O
zaw-~}aShHM4R#q!Z_rghia(wG>2?hehCvveK8-N`ryWi2)>K(V;AvdoX%FAi)=E&F
zubTiWOUdTkk)nQJDQZubqJCg0YEMg1`ZUs{p8f+Us?@9wpurhk<&14`c5QI>bSdh(
zMM6@8%sSE-DWzPu$YNz(j-@L5Jdz6j=g~Y{%ChBS)1G%td)_nf{O?I%K6z|B9tzEZ
z*#fqy!YZef;F49&&<1B@gEJaOqUdr;8l1ugr?kNt)Q~I@3`b2Po_XVm!}^kk^A(Eo
zLS9%L+vn1>=RrJMoZIrDY0o3mo=2xW$IQ#__l??LLE3X++H+~z^Psfnp=r+})1F83
zj0hvFNjltGCtc51S$E?!uJT|P%jr~iIep+w?Wyi^`oNu9`#jPFpGWg-r`DE_O?%!o
z?Rn3@^VW)4<=1=r#PxJtlR8)IjSpGtkAM7Q1V7DGn@ji!eoF>%laF&<iK&&Jee~xs
z)+gtaEtBnQZzN2jgsGuosSj?mt$VTcj6Z8_srdmpMN3E?9Nw|mDX|IaUfD7s`$~cA
zOgCfgo)dC%B02YlbBK!;`n<Q~{R)LpW%B<}#UTexpER{%`eBofm{B`@ZpDo0hg3{D
zqW18a2bUi*b@G^<4m;$K-FDt%k3$dM<FG?^-+7k`UQRpW=)<P}_TZUE99?_Flo?~j
zmhV(PPQJ^jm_Bnx?I9IAA9T>TL&oiPNX?;#etYNL4%_3~yX-dhke$E1%edWl+4Z1<
zcG-2OT@Ty+kllCPUHdxvh=UKAI{mP(^KHeHnUixi<2Wjgm{R+-;F&sY#%6`5=IE&h
z)#l_(K5TON^cga1(`u*7FD7)_^r;6QHly~SLymHbCLeUj^r<tvhpC6kFT=O?S0pFr
zphFLx!Q}FqheIY$lV3D+@Da80%b~(_rr-TNdFIh>P3B2{(fN!+kC^4YoN@ROHToG%
z%}l*MWa<>H5l!~XFSjdx0fBtauW3_fyT4qJ<O|y+zuX4-b=aKR!=`v2<@nawKqnsm
zE|G&OBVq9o`~x0J=Kk4j=B8K`f2;Xh842M6XP%iYs)1;Abb=GvS1L<gDWarB3Y_6Y
z{i|_?lZeIrH#*UY@9S@y*wy#X4&##+ikbu=g{Cz|!uYci=)txV6F<cUXE@t=qca@$
zaQENnib&X8h6w3aBWy&pA-X)(fWR0sFU+pdykEZInc|SsE545aL0sXQ8a_1JRyz5U
zoKfNV{fJ{!?To5+@@vdN?NKwh!5KAP-kF1{c_KK_!8QDGMnz-y$!q+!Vn32^dtc;?
z+S`6i><XIj{o6abFP-3UYYwTE-nIj?X1PUctUL{`qoU^B*|-==;}e`1c$KOQW)$yR
zl0DQ|Anm_kwYQys<*~*jLaA#;g3<#(sdQ_RD$Rh@e2_Y-!O3rQMl~k?6{IqY%M`6z
zv0N$&T2qZ!#C|v%s`zDDxEQ|YNA9;mP|x0iT=PH8rlQvTPq>n}HBqw@ko=^T0#gAw
z#3qJk_hV@9=F3c*Wiw*sbn=r%EoaJCOmOMM2}O75FoU~ECq>%H56KG@HG4KqaPkNh
zLa+Z-?!=>J4>l_vD21->&Y|x=Eh>{AgmKx%34PZlgEK(>u;+9*HiV;Ue={mPE@Z<b
z1roJhii*o2{h;}xMDoo%Mr4}^v1+bAsxlmr$e3MKjyb!STc_1TdWrVyu{lZy-)h!2
zJ}2~2sJm_4IL&ta<-8Uf@Tfz_xx}S6rxBwOaLva47TQLBUqw`vAmo{QO>2PQ#|+mt
z;0@i5rZO;^yOFH~B^$C1C#_-ISiM5#Z@AeV;wSSOGYs(yke%y{iIXWdMCLO`sC-pP
z74LR6&66b{{#lEvD2NiqnK)#Wn@5UkBT)*jIZ}`!&r&^M)*Wr1uj^MCi90)+V+k-I
z?;onGj8?f#r<c9N#7o^3#6ffGYMa;ft8&|@j7qN%<=VdG@X)Bl+IZtg2>>YhuXCej
zXr}3wVdaUB=qhGT(HoVpZ85WUZjIBYLSNlPiV1o3uzeLL)Y^pv|8JDSsCmVa(mZo2
ze$>#|gj)OhY0BlJ7bVBdzU3B##o-u?cd-%)agEM$U~X^DtCh(8=Q@(Cf(BlnS5IOK
zGI#A*n}NiA@V2DETbY8l-i23RS$OMH@Csllc<ViQB@CUw3$yjX+bZzNq@>_&u<*8c
z@K$#Z-thLaloRH-n4-wsP#0^~F4xX&O@ZE~uO6OD$i_Yuf{$OeBynfS<WuqZt}wUN
z)iU$nLNIJrint+MllE4o^A$&?Q%2jw+_ZUP_2z~hP)8egb|ha&1T{JXHKQ2xoAYAL
zY2$2l$4Nx6)XXH#cfI$8Q|SVExh|y19&~|J@-DSNpnG#wgkhM+<}0C_6#b^w0JWlB
zR7)*~+APbVN?~9*{54F_0gJ+$=Ve*~mc=IG=GdrAkzma~HBs|_<xU@VPdjTjMN=~r
zHNVoL9W4;+Ok3Iv$V$yNFG8c<ys**gT6!Awz9mB97x!dhbb<dN9MdT>OX_0Tw}+y*
zX(|lCj-C!9M(to$FJ#-5K|enoFoctSGOs~qTAC?KO|)k&VPpwH$1wY7h<nU?^I6i@
z93|6N5jEF`CGJqdJmZwp_FwbM<+WKqS-6zYsxktzXSsIp$GUE{k7#ktQPp1iC>3l6
zmD+(2m~>F>c3`)uJuAEHpdS<75565OH^&~OU<&jS&%{DM%zWfRf9>R&o<gsUH_~{e
zzwyQ-<kGl>{MyO&J%!wd`XFlB-1e&isP{0V+k;upHX&27a&Bcrf*ieFXQ$-BP}eBS
z+A)&3MO#glIg!%!EJNFKmD{tOtBgHQ3$hh@ew<homh0KB8kF{GXbL8I%~ACpeMnAA
znL!JR?3O|v-V9m_e<`QNrSS3;fj{i;5;hn&&lD1-G{J^QAIzgpn4d^$9GOSkMT$r|
z=_0U(dOLY>a|&TC$;9mxM#sWrgbZO>#}b@8Y96d>h~%0ZLbZ|J3}Gokg|L&q8wrg1
z@<JpHXWO0qySo;j8Y+_l^B8-UtmUC@Ugv<gCM#HbUzzNk1mX0Kv=TM9;&3NDKEMVe
zJ-!yMGH>Tpagg{H-gtna9Vg5@25we{tH6&68?Pdw^p?rE*!IoF8P3FSlfB=Z?A?xC
zdtar!kC7xp+WTV}d-n-70<@V}W?|7WpHSx;blC;I{YeMiwoncRl^swXZIWS=rj>E{
zF<q^VK9FPIZr~D55PJckk94$8GZpgU4-7W5NbdG36WyI&t8{)vGQEz=YwhEM1sp{Y
z=W<jQFn5L;QeFM7!vH^BD2K}`b8tChMC@Z~D;e0%?rc^wn>E@849YZy?JB$)p-e{o
zXs9fz0(I0}?Z;!1bY;8L5q(M&-dI%nP~!3RAoOB;sJA^ttLx1P3##~zQGA|Ls|aiI
zk78wqQ7j{5Kx$=Fl1zOk1#pe2HfJoVq>IYHAQVw2kj8<@KzqQj+~H_vSJ%}?&C?6Z
zD6l8<jwdG_)H0>X<TUwutqSy-92nzjwBuS5va@q3<LcGnTqRWBM^^mBi-i2j%}b1r
zbg`F_lS&?+B}=d)^Yu~RnrKb4EX4DiX8FWibfjRSlG;bfU&fPT){)MDVJ;3MT`#UH
zquu~nxf1nW+WVnXw2zbjKg9edaTKTEKhsP8%-C!vF@b}Nh+edRe{m(>6`4DatQqh0
zok&4B*N<kV9KLI!<CTxz&zU8?4(%O7oolti1IY?#9?Tpfg_~R`eP_jbMO7Euupc9g
z?|NYE1}bF1<(S98SRWbObs><j4s<3_AWIDt?C<2yPeZ|LonT<*=EVT$h@*${gwGM4
z%;Vc~l8fqVQ%6UXI0Np27*d!xM=@d6gsP&k??`~t40KQ%paap?)DZni_R|y{r0NJA
zQ0GrB9aMXSB6L99D5ZmaoIa+AD>CWMU77>CCJN4@(?VGnQAym)Dsy62O;j3-SEbY@
z>pd=F@fnLJY^n~~{oW0hmBjaVV)tni=i8|G9kxg|mbm$~5}6rmkMcj2LB@EBnvWNX
zq^k?I8vd4Aurc%5kr3p^3rVQ0yoha3zak<cyQ99>_4ic~na7UMq7x?9MkQqvtMd5b
zSfRPZv7bD3n6{K;4fG^ZrOO(UJvC<T$mQdU!|2T95UZ=@q_E_SOVCekhi;55WKeJS
zu_HYL#VDiX*#dONv}ST9Fo<^Q%HLM`D>4^n_)iO~MHDd4A6=`X+EEzI4(7f>`|T~0
z?b(14TBLq<WJ9#7NuZHox9c~-cL<h(Z++QN?Gg}y<@*RG?YX>&tbZVKhYI`h>Z5db
z5!T2-o+|P~8i|_Rs%W)~$>S1sc%M&g;K-$d$1f|<n4m6k(X^w8w1wul1g*4BZm=x~
zdStJkZJSPiX(6D`)b3n%p(}oP6lwa!DpBihTqrnmsi)0OX^XUH>W?aq5^~P10cO4`
zA_IaYlVy|ZqY?*@w_g^;%9uZe)~r7afHp4lkqIgSC6i>Eg0PJXQGuG};h2l_FN=f(
zvNWN<TrdqH7CdZl=l_CfEzxjgAx*W@kdA}D9s#@u0mvADldpC#cNI42^PeYc5MjcE
z6%pah9cHX7T4fIoI+}X_>m-2aN-R>Oc3Z4owAmXMYHK?2mCg>6+%DRq)h<rI=ws<?
z$+RYBSJC`MAC5}xlNFq(KyL8?d*s2@uuN5IQ^IOX&0vy8i{Jw+ar3KCimRlR!kYdM
zo^Sbz8Qy3)OVqEaK7%Bh1@WQ`C6`l@h+{n9s)+-iU9X>wwHn(%$t&bBlLj?SS)k-K
zx5S7v5-9mR$5ks|-e2VT0`uIY>I_YPrPa_FJkk$!1c!WQ2h!LT*-x%L8b)qbFLKZD
zf%Zvz4Bk0HeNHAe_lPYVqQ2OEyYy%dVCK?{-@d3&Z`w#Z;^0jk0*w5)Uf_U{elf>A
zlmr0Y=vBM9mxb_wjMd)vs-5drdt**{2E2Wo#2X>mrPJ$XXR4N*g>|{M(;H@Gp9PS4
zmfTjoIj;)K$Fm$xrkp>cv$g#<=5u=QYA*gNpWm#XuMK{F+kAAGS*GIzoyx+vc_(2J
zc;?hbyEO+8=#h2D8L(u1pHuLY44ATHy?2HZkF51RKG0RS$XYbuLe{RdA7~(*tg9_q
z+fS}NT5!=VvR37eC2RZb(xcH`XThV8bt2x+DX7Rg*p(Sd>|isMWT0&K+#49IkFqV0
z56sC_%}3d`+8Y@cfRD0e-xSKuw48jDZCkrxR`!WVQ8re;P&WCY*zuyrxs=_F>2N7q
zK3^OB{I>boXCwn<w{ZTdD>EmDGOa^P;(KRcw3ftUON7Q%2N0M6OXG)Um|Ty>)mA3(
zjYs2}b0$!dMD6AMEoz^e<Z1%~)%-N>?66#Md98BY)mV~r1Tu|d3v2m~e&n(0Odt7Z
zy5k;W2e;Dhl>yj1n(p|GkEZS5zL-;!0oV*QjmBHA6$2e*AnHubS)v}tHYaJ<Ij2C_
z94oo6&d_EO|Lbx+(hiSuFGK>J+ZnLL?Ua#<CK0YEgngGo;)rL%q93{hE?Z$2lLCRK
znz)%J*7}>cZNA-2GfhzjB9FCY7}g^yUu0s$PpVjg$>M|zpFOXI{SckY#SXF{IzB_C
z&f6}CXX;fNE{JDZG#^m1YrMBpFfKz^Qn-&T>_}b7FTdB>m&kb?<R$r1;LP0SKJne1
zf_a^M*0I55;gB<!-C(@l+HzHPo=Qf2&Fe>k#hDq}I+HI3@I`+PDc@>w#+5sx5do^O
z!6=xRq564L??-j6Ae^Dm3U)YA?o4oYi(+GrmPQhyPgHGDjwp47;8%+>>8XWfl0b1q
znEB+>9P<)|L&@|W=A(%sHNUv9(yg7LTgHXpmrq(<luNQd{Qbz94AMgSU@CPm)zL{#
z!K4hWb{tG)U@+ATW|C?<WH2sxlH_D|S*B6=#^Cb#4rl*_2>K7=+#cmV^m%l?yfCX4
z$^B@dxw3DyK0h&~F<M_Pr!LMSACz*el3J%84jONws(1L8V`!Nap>oTS^GFeuD|rDj
z@0uj)I^I`B@Rm2_M3*j>k<>FeWrsQgeyHcolS4j@cJjy}M@ohBQ5VjqXhq<AD1m<B
z<SA<Akvs^y5Il^}NMAfDc4&m5Fr|=0*_BSwTBmGJXTTnAZ<(<2H{_S$@zN}&5eb>|
zH-JNq$LD(6r=WH53f~D>!EJZJ-Q8mIp#-)#g1FD7ghz&4gpNa_R~p9PM%b~U?z+P{
z0-6R%N0R}u?<!))@sW%v`AMr{H8;FR$SGbyK?7t`_Dern!=9#g&B}B*KX&2VMHM|@
z)rIpbg|nejCLTD~2I0I};XEY^oFBSyuJyxt^Wm-0aCxD?8jY1WMdM>k3e#~&C)1If
z{C{xWj^k4mNsZjI?mtj&2tJoit&i50E5Sw0y`>zb<?Zc4p2ue<Pum1{x~1jRO_8TK
zVD%-PTCB|}@+fn(3tXp^dF&!#2ZiQi7!?$m(o^}?#8*m@Md!uv=-Ol&>`0xLq)+F$
zE-dR4&5DSXQv>97MQM0fAGtlL)A&YRW^y~5n;9nGT;ZR_Cl42LD>jD;xuuqH21F%R
zr2}`73*56VaF+#vyEI5+&na*lvH*913*4oC;GRp;7`*DY)!jh0P*`8K99`BzIq!1`
zD4MCu>M*}F&xR_?^&y2JmuTR2!qc7&VMcOUT@613S*WAVj<zV~-<Vq!&87tp^!N!q
z)|2+E-dpm)9@d92dZM_|tPeF-xqP8acr~Q!La|<;AaNR1Tqu^KLX+WaoLd7FDqstr
zD!bG-CjltF$Wg`Z1$B}oXajdFIpzXI0VZeVjjp<J8|)JN{cezcFQ8vO;IF8?6bJ92
zIFQ~ynA<?_xgPfkF!ez1^`Yu$TddmMPD)t3$=&3Qkk#aw6Hs$Wqo0D<Ot+97rt$<D
zZ86KaVRm_`1!^iBc6nWk*$6saWous+ZnDFTI6z2^8fv)Mtj8Wky8aSuR;IAICMz~i
z6$D1jsda6Fg-~^@+MV5eaucSy`arunm9D5m?eGq12wXC+feyQYz~v$4nK?UwD>G0O
zs@LB_!k;pKyl#{q`V!S0znghi!(W-`6Y7%txU0btTA6lPHd;B`?W|rq`%*irS7P~6
zI;*EMekj%t2++%yp=Q)$^!ugu%P((gbTb<)PfM+6BoI8D6@m*wO*-5!G^O2=unhN$
zg)-bFVIcToVWa%e#%~Egup|rwUo5PlSVqn_0SJc6Q|#Up2-!(?CDwtJ=97ix=EN|U
z8J{eSRr8BQB=5XN{e(<4?Tn1{srG+*c{U_prtQB^`@fg=-<S4(ukF8Y?PH-MtNnL{
z9;%@rf1k1a-fHlpW`^Aj3-pf0%<x?bugTi)ADN>{^A7!<F8#hE{hqG<zOyjn)<!k@
zeTRNe_xhdEpv$Gu_B$oklp1hmgkn=?hE%DA)@t}?q0`Hph#@9R=tt%J{&ur99lM14
zqe47oUYT32b>HJ)A<yT!&u#h~GZ)QeEksQ-mRM?Xc1^D)>cz}ubGzcmTpI&R6ky;s
z`t52=KctT}bA`NmH_6nRB^m8-101O5LyBTwZTq~cSM_EdmyF5`u{Ln4qbO`GiZ$!3
zMX_rldI{sUD7L1uDHPl16pHm*ABvm#PEgzxZ>9r_;x<HB7sWE=f?{j{%xJqxUd?e8
z6T%5Pp_-nJDHD!2`@pI&F42AP#1h4-X~gQfA9Vb|9Hr^s3QZ4n2Y*_xddea~vuez7
zm1)8X2@*UF3zvjx4>#ziFD<CV>Rv4O*g!7qYw7>Cnavc&%!hNtKI>cN7VL`HSFzi%
z_E{XM1jFVUr&{ZM>ejm<OTDKfw%%iNt-aUr7-Gx!e~1YD`R0ka*fRfblDlDTBD<yz
z_0(9CS;GBUU+lNvJ3^|n02eP}q#Q(Z8h~9)^ML&vEVt#{CbH70G5B;Jf!Tf}W^C7E
z#er#Cju^Bmb*wXjfrvS89-W`+E$J&*A~N&`F!2KbbAAcvGhbk$DFClCvW_wQ!F<OW
zk|{iwS^ICqHW-PtdGS1Jaeht2BJ^4iBdy*fc3-TR*#b*DTZJ?tMfv7d3xWA7M#ob1
z@_F{tKQcgheh%EpY2ZEaxbdA&EnpsoU!ax%dI{V`zJjAcn#di0&EcQsMNOzc%<;${
zGK%+H^q)Ro+1kgL?|{{Fi2*4T!Nf<+Uvj*ew{}M;cWJkmxo}Z6l`2geTQxHA3M<i=
zcTrqq!d86}Tf@wLw)00B{TPT*Y_*PKqaDXxxY!-jdemH`RH-=RW*mz?>GQ+|HPWXb
zFlv4-mY6%6OBsSt=Kb8^2m`h735nE+JC4~~h<}W^&mG28uU1t`+RDTO@W}DFNi~>s
z7oA0I<FqOT=K~x<=*TX*Dvkw~tgh+RNU^LtYec2%4o%4DC>yw7b&NTiWh4XonT#j7
z^la<5&1|DgmL8kmfdW0V@GS93?E14j<u>f`rP8NTsX9xgR~%dEF$JW;bX;_`y6D_x
zmU*2iMZAbXTKYQEYxlHuCJR#rt)|RkA1A9#=@W&7sa3S}Y_-X1k=53y^dqDP#(k?z
z@R(_}2^q<1(@6}jHp_8t1yEThsnuqmQ>)FIFu1ENY5OlMBW7LzrNLFkJlItRPP48u
z-Pw|>O#G%gtTLs4GqP3)y{pCLA;+>JK@N+{zVsHCI1e3%@^P~-u4Y|ax)yzlD`j=`
z(?9s+&myN!-25Kyg4L9nSt||!ed>9r!4!_Q#nrYru*h=$41XkQ%UO)_axtfq%JLvN
zH4X9?NvCzAFmH<Gn(Pxra$qjDyZf7=+LTOqZ3ZBuDS)WY2t@nl0-`<zL`U}W397MT
z#&P<h+RnI;SM8k6tG!W&afd7u&X%T1S!y-2-i~N3?6sP$?@CT+W6TqE4bfUP(T|#x
z08vHO(O%}uIqVL<C^w^pe8yoc8xb4Lj~B{0HQzKAHNe1By)LZKyy$R5vE1$rcD@pp
z;3_sYDLPHA_RY!jDko^W@31{Yn7Urkot1;&&jL5Y3Oiv|V{<5EDWLs7_TB}?vNS*F
zyPn>)SMhqh4r{L!f@n-L%$RX;-j8zAqPn|grae8~o$j8QT`$Y!JiBkY>fYL_Tm9H!
z6|+lZ;$Uo{*iryl1Vs@}B0@k)3<RPCVuFGQ5(!bH5I~@Wgd_?kGC>f?@Be+@Irp4<
z@45Hf>Z<CV^^A7As?Pb&_xykV_v4p7((xgG6!Q6f?94Y6pYY~|pI^dH$SD5+aFJ>M
zThD}fkvW4T|2jDS`!s&|=@}}P?tc84x@Y1pYS3t#jrkv;($em48{+xzKyts2b^k4e
zIdS*@w$gm3feiLXAkT!1{nQtv!1;Gx_{P5~+GtVS<LB{j!fpI&F&O-aHW+;SZ`N}Y
zYOi(}9|VO${s7{nY~Vj;Y`Fp7G#tYpV@!Ge*9^z-<r%$Gi~R55Fd%r$1K~(;QMHJ_
z|4fmk{|puh`uAV4DZ;`1Y`ye)33@^-L$1$%OFQZ1C)CnEbK##zB-ej9V~S*wpSkcS
zn56I^f6(w+)eIEFw#8JwG251T#!Y(vdDHtZa3Ipp&)}}x#k0u)WG2m57pwjmaX>Sm
zuek|{CHy6Vxdim53iRc70sYG=fJ8ulM#eShgR%wm1x6I;|1^F4BV=I>`qJZHJdglE
zR=~}u0bcWm|4=PSKv8I9dEuV`78T7FQuPgCR(>4%E$jcI&}|Lh?Cz~u!<x9Oqx}gI
zU#PMEqwmn${^N2OsOYMG>*jJ7einX1Zd~~#y8ey}{}*Vs^TruMpyu)yVA(X#Yg)Dl
z^z~(-dsV9#6!TMG5U><r7w1^<&#8d@OWHby@2a>ztA$`q(tG+dcx1}@XTYx6V*z#n
z^56A4<qrSQg&sgYRg?bvTzoiz8pvgwCXfqQF=f^#psj-)*MYVs_y)8Md()OZWC=gd
z4VP{E1#m+HgqN{Hv;%}MFY$M42=qOWw;*zbyp5A<6M27uBmdnZJ>4!Z*am|C?x&Oo
z;DvwmN_nARXD<9fi5I-^&Ce4we&JVded-G&E&88Eas$8j!XNog@jU;=cgoZ6x$rke
zKl15cBR<QYz3@knd!*t2Y#RRIR>QwJYxsvv!@o5W``Pzi__<cYzpb8r?!xbuXkWyr
z>Q>DN$``N^{v2l|oBNOPr<A{c{A)^{{j2B?0r79Y@DC8mWTk&e<9l>rzo;Xx1pP?_
z=MP=@aU(tn3Hbu&^KTduA|WyJqU#r^v-@YkkKd_ueScovSdkhpARk}&C#e2}Y5Jn3
zP6lpu{MRocQwpH{F9aojL6e%A>z}G&fAX0iq&E?WG(P=jpVHI$Ukz#bw?P+QV0-_b
zoY{ZQoDB~DhMMFr>s2W!M)pH+x-90G=v5Z+n>6PmLXHf=buqJ0NL@Cgk_Pp6zijkZ
z0{YU=@A?`n)4zxGLFeCo;pagw^7I!BR{t3z{r{cmpXT{zFZ?5s9sl@jj?5Tp(GSZ@
zzkiNd%N6;l29_6MSxMzG#%Svm$->eOC}~`e&wOJ!hL@9?$MDl7f|@|hU;i2yUh8Jf
z4f*{S6ku^fruv5b9^z|0ec@++l`Q<XT=+|bG|C+iXU#8=gGt<?1+@PvPUzKTc~yCI
z{#t!m{;FyC$4$e((rWl0<N9eD{uR^kPnd>(xz+GbqGb@2{wHuS;HJvyL>K<NdidE3
zfA;e~$KU^w`TKJheh-bl_rjk%mR8?=;V(YcH|x)QUf|GU3DVVPFZ`!!!0$7Ef9}E`
z`n<k}vLIpXl#8WscGAtSy6}?(%n9KA#HUL2_b-2>F5=(*oyz%KE}}gDjtjr=k%<3a
zyzoE#&PA#usQ2gOPB!VDe1_TUYY?(uRxHq*R4Z5VKY3+puH=8Gx>Z;5=hT(dN`fZ&
z5>g_2^^53+^pzAVtEi}CCC~=J{|d~7ipt=BQwIN~=HRl@e}-yG-u@{R2=ez|R9Eh^
z7yk4|wEjP7t@@CFd};L;<mum;^&y+BB+}a8P%&eA!T+`C^%u-V{%hv%|IhsW6Cdda
zfj<vok<tIo^zYK+XD|FE+R3W^)W24*szHR8vsQYQKh2kN>Hh3@E7nTUrTI(uXV5aQ
zymcxVT@>fC!xg#t17yPZeu(uyMcMc5pSCXiWl)^BWBe5efN-w=$KGF8Yxo8X>G#7T
z{FuVP-i5!%T4im&Na($K@i)LqGQ~fqxk%WTPg{W2xBWD4e=U9^(@+24Z&p437*2Yk
zy8DMCxvrnT@RQ$nnI`P_fAK&h9tB{s+RtD31<;D@*B^r1R8U~lL0S^~o~E+*f5RI?
zyn!mGtk%o_XVpub-AIZ4t3Lg`zXfUZG9CxTr$28gUz6YT>F>I;WT=0toSAU|{>Pug
z(_p!JQoLG~Z&Yg@^(2jhQtM?s$z?CANq)ZNo$~4L`t3dDw~UYZ^mqLh<wiL8JhJRR
z=f6)4@GE}$xzB#bXMS3;XQ}6vm@7XYtEY?4{~M!kmwuZ6-Rfv>n?_apD(y=!_q^)s
zyE>l#`i|%Sa>w&u-SOP&c>WtZo<Hn({*xWg|Co7x-~6n8{Fi2bc3%D5)mOj&>Z=#8
zzWVyrSFN2_qwBBU`Q~^0-f#cOPyfD8{S*qmSN`2sqn%eR^_oUB{oKy0pV@i!j_#@2
z$13f_7dyuLGkwRq@N?g`YQW3Y0?f~e`S~N&I(A-to#}q_)4%sqzwg3Nz4FRE`P0n%
z>Z_kwfUDQd_tiS8?z`aOH*~ajI-YNLJb%kPzhr(^@%7a?aW3C{<&|5q)1Q+j6<k$8
z@o$^&ew(x_U;WJd{3G*z{`u98=kx8WFzv9T{f)WjRn+s9x##B30a^0Yf7N`d_~PF>
z_uTwBc(3F6|81UE`&PC8f6Xs9)V}@ioV5OLzTIaG9KLc}HT=n{VKuL+zwa==RQp~%
z|AP62V|ib`t-h-w9jkGx@2V)r3U02ydhvHOzpMKF-3E_cHxH^fwckO0Ir*=7PX)fe
z{r8&tdEw>-xw*}&DLAE?m-?80=I2#CUpFsu)~WyI`|HAsX1WXGlW1;fKV9vs`Oc5~
z-5vdWPsj7F{=4SW_54#E{dcwR+P4a>=GWD=-Y&ZFYdYrBwGUnM{1-d==~{2sJiGS!
zU+Cz+YuxYcXy4WUcXqVzdfs&|UF+&PFKvogyk}kO{f!;-{K1ar6?{}bO|wDQxWBHW
zpRW0L-J`DkQACI_D!f+Br#dh2?%RUb*1ex!PuF-|@X>{Lx}JZ3$G&v6@48o8rl0xs
zJuuH-`Lf=Cb?@ib-*s-A-oGxm>*}ZLc^ABN-M_B$>*~MjUUuQ9uJ&F1S8zJN&%eF{
z4&sjIUHx?3<KNoR&mZr2{-YhwyY``ae#v}SdGY&(pLtKQGyndppSk|(=U#a>;|D7*
z`X4s!=J(}iJLd6L$Mb3)^ZhJ5H}2lwJvVOUY5lpm=VrJ;(lPE==bl&I!GCD(dDTzZ
z@%+c;o>zXc|H0gI^XK5hx#yLq>2I5RUip9i*xYmT=itk8&nsujy}9R=v*S<CJ+J!t
zk&fqGbmVqN`!9Ap?~;4I($PLPeCuWNzWVX6o9Bp&TE0XstAw%(4_~SHRYWpg@KFU%
zm68AM+<2AUJ)3)8jrZ9#&u>-@&CkDQ;7`k0e@e+&hw9(ouKs=HE%oC^)xRV4?+x{@
z`F?)A-(%KW^XY26T7<sv^>3@zt3+p6@BDl!zd=2pf3Al5vicWEMT9^-pZC=7`rm!^
zyP1_Yx4z%s+J8jgZz_5C!mF<+5nk>4MZT%_z54uT%rEoLyYPJ1^De$s#+3i&`(MBx
zx|t-hR{zbnmpzpK=AZut{dkb=CF2JdZ{Gaiy^F7_%;^^&7l%iq$@rqZ<+@we#n<ah
z>K7f$j(^B<e#nX5cw-<r+R4X#G|lCQWYFF;^ZMZNG)ec00bLB9kng(~miyDe(X*o=
z`Q7&?<H2FEe>^Ro4u-?MN%m-PJRUtAs66div9~v1)NC-GOw*&B-^a(&Zs+dZoi7dV
z-T2Yn;r%b&*&PnaQvUF;Nb;fTX*eCcKR!yz;u;-XmJYVJrPu9k-Ou*6>S%j=?yD<<
zyG1dc9wy`Idum2kCr>Xk?d@%5TXmsE*xqipyfR3pll@WF9QQc7GT2d1uTCa=gSYmQ
z2ZMBScsO}77#)qiRy5nH2UiB^aak6JMLw7uOgWput;x7xP6=NpkBY&2$+NT=+?(td
z?1447ts3bGjwVcUn#&K>YT@a<X+Alg-c6odxiUCRo(vxs*<iSz96l-z2X`K_;>rH?
zWSU%-S-(FXef79dzh=q7;O)Ih$`p16eEmU@@%+t;$sT95y={Kz7FPxb$#|4KV*Xc;
z%MazK4;SXKes<%c$cN?L@zKNP4yj|1<yCvMy?t{uE>1d%9CfL{<J3ETP4zf~@9k{^
z;PXIpS%7?dTcBKCoy~Nv04fKQ(Gk$3PiHiKFnIeoIn3vPT|GOeDZR!ex>#>KzsSMf
zQxJMnP{3{ecQm*++CKnq+?q_^njDYw!JXo8e{>{B>v}OB0cF=F<8hJ6O=0(rkLI2n
z71KtG9j@M#7W8I5<By#@KfE!1|EN&E@oMLBGTKwv>gwU-Q8B(VI^f-&pq6L5PpMjQ
zH283Gyq8~9nCiy(ak4kcZ;TI)rvvkcT%y7K(SDKN=Ai=5A1w|iyyi9>9v{dYZciU_
z>)sz1PY;-Wk?&5*!8OWRO!fyqC_8f;4PN{5vEYawzUY2sP-7w4B|4cLZg1=60>uZ1
z{Bv}?H@*D&8*k1w)wJ7{=2r&o4Og?;-hNUc<L&L8JUN(77H{k9Oav>`D0TkmIxjV|
z&?sjCyv?Dn|MHZsQ{VCCX+V!_(ZB2VF_`b}O>?$M!F~JvM#p5jFh_0hGF4W%?sB!{
zX9Efv^sF_DMiT+HH8bey<;tKeM+1Fu{I<P4IT|vR?d{t~)l2~KdwZj-04W{H#r>c-
zOq1zozy9U@Ti3u`cK!GD(b1#9_2Mz#+`2coJDE(cj}Eythw|f2atPg)-)>C~_n}oE
zeI&T!>t7#GUZpr3CwuT3W2SJN0p&EhlRTr&Nj`W@Px2s{KHT2E!@q;q)V&+LwtNRE
zfsz$RM}xO0OLM(A$_6{*iAEBpBmJKH`EazC>ytGbVLqL`8jS}z$YMx=6*Uk3<t$)I
z=KFwdn^z44pf2`c`gnK*A?L?fehS_>0;ibf>?ic)-m{}=u`jO%Z@<5D_xfP?qqkf}
z3N*_U-B+B`jocj<PkhzF4j)EEWQ7)0c&ya&vNGBoT)X}Lt^2!oSA89tHhgbIUg9Kv
z7GzOqg<-fm_(6378bNgc#h2Ckm%jYU0Jba>Acmbg9zPjD4~FmGy*9jcdw6$u=icpG
z`p>s+-`&0O_O0RW7q9K!xqsvKt>Lwu_uqc!zInTIf9K}#&O1BzcAeqw-MhD0j&$<Y
z?77{1e(Uz#_xRx6{o8kR!`)lghqvG2!OpdJ^^<pYZe72*dw2L2+r!pMZ#Qo7{^rf$
zwcBji7tPS}$BkR>?+)L;_2G@G<y$*9ZoYqa7t|^X(nqRD%JBGLIGqf*)RV*EUNIh&
zM-`S=do+Ktorqsx8fHwGZ{SVM?AEp2!CvyUXFNNcu%QjSu3*37THjYp>XRaQG^0RG
zuEsFJ?+K?2|En3obn>(ShJ|E(`8fK@72yP7V8L+xIl<9b(~QQ%)S?CYXWZY(JHArE
zVs*!#jbUYX4znAu6K0-A>REG%v-zLO9Ik+c#<z}<PhRLO;Mq0v-x31UcAvu*C~jwd
z{d%L%Ve|%kz0irkqHB!oj3&NZRQ>Nbs;(>e)Q=M@iG9CJL)%Rq@F@+2Fc`EtzlkkS
zt|aXjEQ$04`Ilw3SC(Cgmt}HVP?$gU>gv2Sv+R4tUX}?jUd2G)v*ulNyeJA>J9X{C
z_1rX7cM(#39(PfphZQ;=rlE)@TAp6?<vBOL|8&mcHuWF<Os~rZ(>SO5(0@kD0Uju7
z0(|IXf$Im6S7vcx<p=}W-sI?*N}AV;^!UL$#oht>jHWtrL53NPudHqWEnCxqNx`jX
z;iys_>oK*|s<mlabBd^`m7`{&^)fx-oWmQ)f~Y**@#Kkj^Y*oOA+Skim0=#HY3i3A
z3h>>*&7FJq5idSOb)#BWRC=L{sA?(QczKy+lq7{z`)L;Jq8J_)Pe;=s0%_HQZO!;-
z+io<dCX;%;ofTf17rw{FL+$^S_jljlMSTo+J$P#@?Dgw!%=57g-n(wnzIKLQENxh;
zeOEU!I^b1}y0pVhCJXiR_O>XKS9MgMTIYuOYG2s*lwz+%7<+!;`%#{HyUX@EPN`ig
za%ABjpb(i>+YKIfGOO_7)GhKdDUgpQ4~E596oL6*_twtUo4ePIF8_v-iVVZnoY$;#
z+irXwn$LxYEBwH<iY(3D(kcs1b$>KQF~Xz<@7+Lv)m&h+QzN6tbwihivfMn)BR@?u
zJI<^yml-3`4M*b<ipX0x?hgg3mvv}6#!!L+GueypO;NgJ?-tME`un*4o^dS8v%|2=
zV>c>&$9H!z)=2SQYVzi2QidhRC!0FBe*gB}dzfxSMR-w4s2+|l{=l^#xLA%~H!96H
zs{6mP(Un0xrS;QyoaM9e)of(Ptt9unBrHP5^MZnHdN4i~4MGhFD2TY5oWT^s%Ke@D
z+_4HqhFnrg)s7LI9~@}{(t3w5YF_f&>?76HlB0AP+IE^_+tzGwUk%Qb<2*>CtZ-wy
z#14|>yA9QkoDpUZ{yil|uRonwISUb=&s0>_iZPM@Pkjq!!u)fYli;_m-Q3-|_5Pg-
z%-P%RZKcb~wDR+s)_q<XR0_AI=0&i1_Bc7j@Hx)qXJwj{zc;pL>W`R`=}hQ_n$L{x
zV0Y3lQAp}v=E;ecz}spOjXbuum3Y~U#cY4kCP!*Y?FIwJ(^H*$-sCQ-SNE0X^2*?7
z^Z*qvs9K>Kvrqxb$v8s+`e7oL$d)v>s^L<q6J~owGCn>C%_(zJ-5|~r8|7wV<waUT
za^AUp``zZDs!`-*wHf%%^iWZ4gB*NC`aJoF-n=OG!YoJC8c?*{vvqG8j~_l!=B5fH
z^q(68MfKSgV}+MK*|P>qnqsHEGN8iwPz+x92Mq3hsO%DE#&K;yjAhnpa)PolKXD?<
z4`a7<;t-T2Mak9T-x^<j{WZ;)sc%Kej*0ljxSX&p?@T6-Dl9+iyV?;u^0K&$(=^Bn
z&rT4tlJPSNlOG)=53n1I3N-PR$OVExeg0+n@s+_X=nq>yxHCB#DKmO0MuF*|9N|uI
zvnZ#7yQ2pWF%DugP<FUS@PT8@e1OqD&tNi(42wJ_(;G*sH|z_^{@?~C1#NabrqNrf
z(|e+AH#!)-PMjOiv+)1NwkQ=J9IGy0`|^snU#W1$>Q*RO51~Xuc$de6;bcS^bq;EO
zf+xppx7pUFIln%IH^5NlB-9K)n2hp)-Wb^gWqDHOo<Vke$T+RW)iOS?Tb(!in>D#I
zxIvG`lB~vRzEcA=_Cjx?OaWG**`ZAE&5NDQ-?;cgS1#&)4wd;+Oz5>4v@yW0wtz04
z(QH;gPUC~w^RK`MW-v$qLI)5xCcOaPgS;pc?6Sj$0_GomWJD2+Qg7Y3i)e9Y=hh8u
zT$<^dfxqoEzjLDDrQ<NYr2a8I@Ov%~@=Lbe=!%<IdST$kLEt2%M?c&|ko**<nPRA>
zr#x@e4Xg}c2Cd4)0dVAQnm3pAqvHc?R0ZM|AV0)xJ=Ps5i@?tKnOIAo93}@47*R+b
zjrMbvJ;ka$$dc?~F}SvK?H#di)TZO(z^m}#`++yOrdpXz2u&AWa+p2j)=NLW>c?08
zu)-*@!@zfgAhaCU4H47K$;`=pMyz024FhO>1LhhVv&U=9jSbt|(>?`9gLikobPprs
zgJKF>Jsk4qpiGXYgV$;J=0*N_qq(x#(^`<#P^BF_l(R{rP0OIJ8_rE@<=0mRiUF?}
zU=X?f`*=JSD;X?(%a>zubhGES-B_{rFgbeY?k5MfeK#5BlYL>v3o#6OvKOJ*3t#Pp
zV1B=VZk2%_WNDmwC<cy32LtJZ`~1inJm!DS;ITUxPw}h3q2s`I?}{(SQFUz67SE;8
z0d~sK!8__p+cn%K+)CwjHQ~1(nT*C_&pJ|9x;D|)qNKPkDL0GJ<PggW3a}|Z?u*yR
zm}Ow?RjfgiCwuE~vVZm2v^e^3G<`^8)$_YzTwH8x__u22fY$c*`%_G#f?x*u=<q;e
z;ikXY^&5AY5>_R#fr)*(m%6@MbjhNdU-x3T8k@H8eVaBIMycN8h2}G6Y*nX&0uFUj
z3X@wvCH2P5eNZhwIXIv-w%p?}h_x7Gd;)p_z#u!~0E6RK0*zbR$!)&X_^P9USmkF<
zLMs~Ge}-Gn(lI!rtH+q`g(M0)WLnJ|-Zh9U>MjhiLHbr^<LkHIzpqfGqO9w0{9=dt
zLuj{Nc<WAAJ~c~`M|W2>e_NZIY^OQlg<Bq2pj*drlc+$H&S6bo8-Xdu_*WeT!vr5H
zvr9bL-j=I;<KS^1zEy*xuGgM^JsJn-5cWrVSfl0l1Dv$<Z{^+un|L|Vf2l!Ki=%9E
zPz>Q+j$mKqF-ni1IleptnFw<`l|eoTq>IKV^&om~^73oqq1EVcWq;manjKW0BWlU~
zy}f-uJGd#D5ia}Swb$RM8Z3G<n9hyQ$zf6A?y6z2`RLkY{{Zh#7|rDbuJr{-5!yC?
zpKB#-TWPwzjVIewF#GY6E3)#VYm*#5-Xc31jFa(%uQljtZ-ndcjhfv)o{Dbx{>^*C
z4|m?hWn`M*yJIk)W(7VJch<^4F?&>tpr&8G!%dC0Xgx$<C7+4=jy9aHYBYCY@Uhw6
z?)BaJOR9(6pvSqnG}r;%)l#y*N&oeY4obE4alQ2mciAg_JbE(AwqmrAw%lcNFyeH0
z>^cK2Tyv|qd-vbLx8^zyEpOe1y+g+}e4so>Z{$yL1|C1aM_AOMa|=ZJLjsc5@Z^nF
z>$kRoV58pO-fm2W8>StVnAi#MVgIh{-E1miZM!iQ+iq;k!WQRF>;_R0T5cGkQ%24E
z+K7GKx%+m_?YodiPdw7$bRQhKm<Bv~4M%0Wz7K2b#2%7#Si;}(;)Ck)%#O-%Z_7LS
zfR5Y{{@C^7%uNEf^s`zazT^{Q0zqO35#ycMc7vpJ6S%qK8RFzu!A~<Zd5r(sF%q#N
z<oEA>X?X4C?cFc#E-un3^Qdx|i|bF=#Mw7YxX7G1iM^Pgx$9V1PC)eIVFr64rlujn
zPw^CC`}Un(oVq%PI`U+wK!0m{?T>Az`89(&ewcAep_?T^#80#?JNIzhy7Q&sTQ_d*
z4)5;VdV6u_obt$n3_Y{sC9P%e*}cHBoG^6?tBhfbi}7O}+^~D=gO+Z-J`HDb6jiOF
zsug|ZZkU%?o2|@A^B^ci3o_v-#4-8Ctq*o?-l!e=>b^XA8`teZ(~jPJFUN8aN0B93
zaR;3W_cR|M;mA*6ztE8kQ{jjQZ|~k``PXm1hs)Z|2Y9N98Kja|XJg5S0>O^8tQW^#
z+6_~&SW}wimRlyClX*b8#xSDJ5aK_0Z|BCX;m*zbXvW2sF+?jm!f0pDeswg%t+A+K
z>mQ3=WBzv7Ub}CZukE%5U`AP1x*_H^&k2hl_kh4VJ8$o*Fq4HIjbX-D_%N>9$$?p=
z>t~+Jc?DMD%k|g(iV}5VTo<>uhuY<D2xE+E{!kHC<BZy1ol#^Fvm#s-AsJ6=_Tqtv
z7({TW0G?q6<1Ka#kyD4wH_Od2N^xQk$tY^+bB>ppZ`$pz4Bi@ih)dw*UTx>k0U)=d
z#n}ToOQtU;l7kK0JkIPKrHJh}EM`M(hr@eTQ3bVl<UDoGgB14kX%r0kG1Lvsf}670
zSj808u|N}X%Eyuuc-!0h+gW^2GMyfxZ(X|P)96|4u_C4G&*OB*yRzamPkW?!XfSuk
z_G;^<IxEK^Vr9vx0uP~ArgoU5G1RrpGwxO`xZurOUDBp5t@(a|Qb(!n1#x8OMd;<B
zi@MCHyR@=QDZRh}sOcaHct0-_!jxh~b3rxZ(3n89*rRPXx?Gr(?WAdJLpOrbkA2(O
z6@%!Z@@>C5$)63btB^3!UtbkN_TYnL@3>G}ZT<IExU{1^^e8;TQGNHT$GF44t;B3x
zG!7ALMLl#aIl!BG`s{XvY_HX7uN`sZMUF*pp<I!#j~<}?dVkE93N3Sr5WmC1g+uk|
zHy50TVCaW#SVq2I;P5SG;v}zZ`wayX_X{lneBl^LVte}?Xvbc$zTGWaBkitlr~}&Y
z{&+Gj&>k-^eYJFRUF&9d$B)sJnTCs^8e3I6Gjy+_8uVt7lvg%rznecO;AGW~5aEbu
z^{`Nei31hRFerF`)ItbGsPCSNOhGnl(b~89%9)x81U&CyTZbe1lOjL0MOCcy+BGRn
zB4)+Y8(AMKx{Ie+vGyg-Rope+!>q_;o?Snj99%xOgDX1Bldb1%^`Oy22T8yr)I!qo
zqy6EFwvGS23a~PrZTKnI|EN8^6#*KZ!!5m4rnR9kYtQ0T!MfHTobRx;Ze#7R65Mnu
z7kHr1AcP<(2d}RkwnAeDclK^C-M`U7Q)fIDK_x1TT4{0RdVWkugYYMDIJ|W8{w1}!
zTU!l8zO|+3z}D871#NAaWl7uFVlQ38?B`gQ-mQN5p!!9&;?mpqFUkL1;)S5ew&#}_
zo&>mVMTO<UNbr193fh-|s&-3n`kNcU(UpM^#TGF2{$7#O!6z(*VnfN{&=1h`ew_tO
z3JBM5X&`qk+-oGXwIzpH0d#aIT+#5+W1u?lvoZ<sl5uR`4L#vB&C8b`w3~hzSO_py
z?&CGL0cKY1H()TI2Q!~&EHO}Sh>p!TeG!dj>6c@gDk((+tIo+A6^WCLxiWb7gOeee
zcR#>&>8vD|7q=f90G8|k#LV&HvqUnzk%ihbL19qG@KU1iMklF!F0}OS2NhBZ@gJXP
zoCHSlV%v(60Gmqe;v{X}^=9Huk9;nZ&TTsi$_Q0Qgffk2Y$KibymIQK7bJedpF9_z
z>eBL)F!JCol*He?kTbk89}8jMTp2q)(<{@5S3IQ)U|X8<ik3oDKvroJ)PUD|Swv+i
zK&A+@yngvf^Z9V*L2{Jg{=#m>Ws(Pe6xcx&7o{&@Lh9AWVyEoT>xcFYGti5<tQbFa
znJckoQPAm46NJQ9xY|L(t3DK8BMA4fK8MsxY>;;1#A#gG1(v#{El&ZFU)g}q+f)Lt
zR8{9Ch1cVqfZux|$hw;Fw;B<u*R=ufrp09AE3IyYgo4yguX7ypnen+V77jMuuO96;
zmV92w4k*b-vvgV$C8nIME$u?TwWYyA5cd5F2k+Kcbn*zwMX+HJm!$Ub9AZ8a7{AG*
z^;GK<FjCiUy)x|M21PoEN&gFID0~8x5KkN0o@WK2Yvopgn;9II-(r0YCD*AVm0B}7
zQa?0An%6sGjT8uMbRPJQ<yeX9h1f@38=`$a?3+=n`emHEN$$E%TH>F8XVputSgomq
zlG(pS6@yNQi-_mr8bH`AzHgQM@#yh->{O|RG)C?z7r)sp>#o1%)rhU5IS1RoOagJq
zB4me7Q95}>urZ<0FTVuR+ATXIG-^Xria{z3c4yA)a@tZzHRGCwc1j{~fpZ@r_OV~$
zgc%|ce!`;ZlyZ&Jnqy9@Tcm00diC$egSb{Oga3tS^G?R5S#}WMJ?A<FVSsjkqvt1V
z+A2Ax4N3}6tZM$TgQWf@`ArQ!6}X;M`EcU#PM~~vA;y(zgU(R-@M721LpZLk*C&Rf
zOAW)3i+mJgK}kW@<jo<2#7G;JPC?&z5*}2P1Gf(=cs)afWqY8LVh*D~S&OVI;F}xu
z1o-2HscdGaqL>2P+no39V;btsAGf!%;%<HNNn~OSvO^nAmN1^cB9mEw-@bZt{*sv5
zEv=ns1-kpn*-Aya`{n5Hh`<S8e<;Q((Q&0d@isx~J6Tc^A;k3CZC=nqf|dfM!57a-
zF}266$VUwuig6G_2$ZDbEHn>e9|K6_#6<DC4(Fs_odW(*JMVZ-KN;=pypVc>bcOa5
zFh7sG5}K;Y%$H|qs{Eh~{iFzz7(g=bUJwACgN6Yku(~VNRkE`zN1{!=Jhq^8)m4($
z=f4RjA&Me{&Br?=nd9eaQCLpl2DwCO_KSBoHP7B2c+DdSq>a`J$IAm!r=(VrhC#$x
zw40p&d8lQa15lFPki9S<8JA=OBqmnOzFC=9+wk#%$QC6y)b*S&->3pjE%VJzMVtw7
zJpkpWi5H2cv`ie^OXWiHTuM3_Hp={{DmnrEuG_@nWLw$VB5|i4#88xoK2$sr10-&0
zg;9+5KLh6#&=k2ro6pyFj~)`M^oTkLM5RvYIViluBdjvEgRCed&seL)%0;y76kJwO
zEzzYzvb7?y)5It5XY9g(Guh{}Q_MOqOFOaB5>p7-;qbmX@lJT8<dOm>!@cAgd2*RI
z6*cg;v7Lmp@S$B2s@-m~axYGD7@o2140XOlb<U2BmWeB52l&4+g?5wGQ>ZYi|3r!q
z(H-7oSwPA+j>65u9J``=Q{f~7;*wBcbqz9wQckkM02^p=_?X-xreqA0!qAjtc(=KB
zm`9$g@O-<`>Q!zI^`V&sgQq@DDVF2eW$C72goeJ~Wo&fec$pRFX_k`M7IQ80rwiL{
zO>6N&ONfE7#To8NwUJbJyJU79=W_Qi-F>Tax0LqxD|4~7-W^G8pRFxP1g9Enzf8kb
z-LFuR{IqQ;SVM|r>6leJC5mvz4njP<Lo4S-Hr}(_`g|4mkf_knxQTG?J!LyoftadW
zN79lV5WqJ)IwofHAsH|HJd*Tbq*f-yfWX(Rf!bOvQ|SfhoE%$QI_*vi+4+-4!-;Uu
zR$)bDm<2^-$6+a<n(B?tiBaLx2A3|GHY-1i9TR1FVsMR;eRAcHd?T0aNh)xbDS1{I
zg?1485ias>$to9{b%U&IBl!g@h9}!U@YN$<>!9mh)?38utt~PmPDjZefu(By5%b#T
z;3$ELh+UlA;w1O;z#_ea#)Rq+>BZ%1M6svLKX#nZjtY`qr>WyhnG2p*Nk*CzGwo9@
zM=1J}!q2_T1_?={7JM7bv4%Kmc___Y&q-YBY=B+;f)nL=_kJ-}*b1{)d6z1{I@;PI
zmbNIjwyw($>gNc+#_E~WuVfqSoWY%}$e<d;)Uplr+v*B537Qdb$)OQAQRWw}O(p}U
z%t#i&6rYQn)m@W^qO`0ya;+r5jhMg-y6(Xm7^Au8d!&kUlQ{O#dL_L-52@lO1(4Vj
z*Ch{tYuO199;00VGw65Kmeg#zs}H4y*GpILTw-GtWGdtnOv;jv>9mLv(pr~kz><<w
zGA0TDDahpL*LH*-fQo-Ey#h@~l=?2%OSyCAc{MHL@!L3lQf52=JKmKaf?8^<rDoW2
zgD{9x)k?cT4E9rvPW=>&d+d`2(r{pQDA^y#szx3avbq{L%2V5B+k%pCASVvEcMGkm
zS=yFHr5)3hM0saARnJXAOu9J3COD0Va8ezFulB&vmwI-l$E`i+Sigr3s_=?9$`i64
z!HX_i|C_RAk_FGFEs`}G+%uy({bu7!dYEBJ2SYV`AkFe($|w|e8ik1;h1|`#Hq}YE
zf#SFIK>&mj45$)bwWyFNaWt|BQ>hC?wjs|?$|%-K99~td)3Q9y&G6wDTAfrIIb(fc
z@u=9^noUjI(pX3FRQ%Flf4MfgF7Iq38mvkKaC1Vb!LIx(*Ta)PIRLzX!!pgmKP0oa
zC6kW4Sej8!xpuV6jXhs>@EVvUYl0n#j4+hZVK#>cd*pFoet`?RXI^1o6*(!olu}`?
z*`i|Z#hzY!UGDsn5;w|0)-LrdQm!EMREP$<Tc;25)dAaH`+!A-Msd1l>`F{_ATNx=
zGzdd43PEA!U3=)|Tk3mR?uTUndWNDWI`U<HOO3>v&MMcb<8P$lQFE01!c8F5klQ4~
z5nXWS3pq^O!yqadxvPEB3W)~1dRZS~mF07J?|qh6*lrfbG4c{oIG)A!E&|s1!FPYW
z1=qtCWq#~gsY59xc(*cR_MkLgeT?vy+X{pbM7y;`0{a<$0{!?S$^XiFoigR5k_2S{
zeuEN*rQX!=Q0H@aNv^af>j`vSbKBBCjWA^=ZdmvtYM|%wrAWo>^*p!U>c-ZY@ZXo@
zO>tRFvxlZfVc?T8@Cb^5Oo~ru{kFad&7S<SAh$oeYNI#s^W3%Zn*ysNC95|I(QHUa
z6WhzYC`%(!fQ63VlaQWu@e9Rzn1~xgAO*|}VSG>M;|$(5p@#@rAZE-zagZZxpd3*2
za0%^uo>H3?7q^1&MZROh@%hMp6irg0V+-`Lx+Q15+cmJM`7RK&AaDT?CyL_GbL>b9
zSW5_+ug;}G#!$GIIg)MeBvC>FzM2v?lT2!2xbSU^)&hwR^=HJ8kxu1U%P1Y(L|7)4
zUD$aNmZk5DWW0nnbd$as85!!N*0Y-AMTMx-U38vtYQ--2ZGq%1@3p<>%PF~qmns!}
zqB3!_Fj4Nki!idd994sM#=NfpLJz*s%Oe*JM46&BTe@H8e>X~$R-|4gurhTL6k|)L
zrR5i$S5_y}RawbSceZL5yVxB#5i4*he&(aH^JJR!+3PaE!uRz?$C^KIA{X)#=b$GK
zBt;BCAO7I15ro=?jp#le>G)VDxnt#tUr6=57TrJV37>=#3Qx(NqbWt{O+^~D^<aWk
zteMW(SCs~uyK@VOlxTG7?0GnfcqH3QHBQ?ULOkXMt@bQ8v9m~ac0GhFndU~PiD@E=
zQgVDI5eYs+n1se@wmUz`&RZlTjIqx}X+fUm0QI+)^H=SBLsD5t;jhji@Rdfva1ZDo
zNj-*8UGf|G?iZC#XhP6YBAzY^(IqK$(+ED63tu{gQMd{MT7g@sRhJY5JM$gNyL`DA
zrm)rAQkdNwAT6g30cm8j(vzyJ7KgK1bgtyCg}rLip#_komYic_hzTOJX@L=Dqn3lq
zdR_BI44PG@*cf0p(l|~MZlPk(R@rLTaRmu12!~LT<{6V+2DjYJ6>Mm7TLS}O6b6#F
zr%155Vli1YGHP^P91?R+zw;+aEc;|dK@7#{V0PvKY;vUQvccW<8bml$yYwM%xrOY*
z)m*Z7YLKPrX?l&3WH}spm<L!v$ilt+eAF1GRsb2ftNCw=Jssi#Y?60ycaqSvMTqMo
ze|KIVwZM&VsTE|@ICcFJlR^{-GHKw_IaF|?QAOp-VE^DK8$6jjD#mm99G5FQ6^-Q+
z;zzLiKf)?l(W&`lfSZ1=7u}n)frcWpx}KdSUf}t}sS(Ktuh|F5cP~OsB4}lnTcV5D
z1oZ@2oMM2&kt4z&?*SV#*>I7_t;0GNiDxkSP%Mv3IW84*mfak~yw?YyCBF7xz3xz4
zdU+O<Wg6kt0rRzVG<Aon&hMK#f<0taE5>yw#pNr?OKN|wKmvLp0;o%%t~JsErHS1F
zV|6aoXnn7gB3CD1pMx;>ozjgd&6kkXycct{YR*e*2X(__vv$ymR<f{7lxU?Lmnr&G
zhwAHTB4LXyl(A-{4ezNJB!PqWxkNJ&<22Uqp3V}po=A}gWQyfM<!#k>K>jpO?@ciT
zR~6pXZ8#Ux33g3X_%2l`ii|SLFue*LH092_McEcQd#|I-b}eV{T(89ME494TjuMOs
z-FF(YQEM5_c>miIU%17AO<*ks;le4fJqjy-f?FJ-lFX9~NT;-4A{PB#MEbn8K$E{s
zE->X%V`zXQ2brZdC)v8dFW~SfQR(7J<XcKestwEn+{j4#Q}NTF%DobkYX2735!0f}
zYtigOCOyi)#%UM^q=Hi?Z9GG`2Fj*c30)IJt9Bu~Mfs~S=xmV4rJA*c<6{<LM;2dw
zz$wt;hZ@ABf!^A>_K*T*U<zCXd-m;QBGYiQ2t6(fOH1QH!zjDZ_h{U+YwUMeyThc2
zEmC(18Iox?5pkER)dIh=bXx-3;=d5(e?dkPG4az(idRy7dB!7a4yonHih`=(Xs%9H
zsn3@VNrC|@$f<W|<LQd3L=S07zp=VduWtV2rApS;mV)-Jt$WWX6}Eq$M?Lp3N>W4{
z{HUUWss&Q3fRTLdvZhAT-EZ74=E(vJT!iZdr8Y%$reCGertXL*#nf!4Sxn8Lh9k}l
z!pS*Q&#@^_gRMlLs^&n|Z1{L<OTK2QjZ$n~iya+d1%KAKQaB2wm~-$rvT`DbP#Fl=
zH1rr74xn!E>@q=5kmhsry`gPel16s*sy!)8$GQX9fROr5@Ruw<h5g_=&Hjov;+)?R
z+1zDGsQ8~G2fC^beI$YJq0F@$Y9{2Akj9Uxe%+_LP`Q<)V*DxysX*xU93KU2A(<!5
zJJpXyXflb$Rhpg7tzt^di%hW5qh)6}G=(vGnj-Q&eXun+5S>VD*F#hw*drv<h70(M
zK|)^WT=n&SaCPFUl<tuoh?C-Ddk6xh6f?y*Wg`kF!8Mbr*C`O_pfsLuRG$hGwXe#k
zho%ZARX~pPjt-wtx^p-_-jj*p?Zc#sB*Qh?OF7nsR?=nAxHj}m9&XVDfH?1|a<R?r
z(o{ez#2QX}vTMHb$z#+k6ltkQaIMc`%3r`8NmDga1Bdn+X(_@9(Za@oT?AQ%SG_R3
zvdbFviytnoU^AE91-dnZdcGxBr{_X>aV)f%sNhN<!W62nG$OZ;*a(d>H4G`BQS;YL
z@QaluJ%@Gi{fIef@E4^dGfe{YrD1%by~bm+C+&?Ic*18LK^o>UGM{frOaNO`!7I2b
zq7<d7H5p8@X)!(GxKMv(1pC=ci2_|de3^bVe_jg1jL?BrU34vX0eMA^8>cARL>uWj
zhVwISn6vxWr|UVim8T)%bC{G#h97OA&5vCjs|uW5bDrxs_EQ&TEXcDAq-*S&VS~AV
zt*$s2Q5(-yTJ1SXCcak|xCKA|JPf(;av4vN7eK{~rom3|`SU!%&H~@MIL|2$6<QhL
z7o@fd&<J9K&{tC96&y2b_so756P;{8j$Sm2ZiM$E8?)kKqP=QLe)_%}KhaeV_X|@Y
z@B*YK|Kh#DZ}PGHCfCaw<B`v02_nxz1fhn2=UPQ6sGb*HI73Y>)%A0aqz*KZJH;N=
zo)rhJRCxMVDP<-nQe%Or`YKjU<$WmLR-;0$tcS;Bk&rYs4Jl=q!eE<shS38x;lFA0
zxe7Hg6XVvYb_R7Hi(55qwWYNp%Q!aI2uVDMDW!g-8R|J7;v}PJBh?mji))0{41}WG
zi&qWT$~>;Q)uoHj)6%}Ly-%9+v*B0>c^i#|wBe)ACZc-7xv(tJ>QMqvbj$4~E2qm@
zMGdOiKnJyGV16;8Cn@~vDziP&14R=Zu`Lxv8I@KBHzN?TIhn&r9bmEIkjUEr--+rr
zHEl_T@c6p-`kWVtr(Bv^=o7D{2JImUB05c*=q_Ts!1QXqVS@=4`GXJ%c!AN=x}L8%
z>#!kJp7MoT$;>K=b4IzT1qQc@?Ia=eRQXm2=4=erI1ppjGi9uM?tPNNluF^zGD*Tf
z6f6wjYr%dV_?J)l4%OMYV~zbG3Iz>!QO1EE7Zmq2=vasFn4Ry}w-&%>+Yx4kkNF}c
zcZNl9lO`lJF4<g~54^^-N#tGxRAII4gg`Xm&)JGlU%?q8WLQS=5nozBzVE)r7{MtQ
zYlRurTE*#CU|!2Pmu}u6%!>an-|+cOv2!ad;Cmh4w*6Q<W$B6{hyrkG-VGR8d1<8>
zWzR8vvV8|`Oz}JtB_M|D>1(D}%BT1227Qq4#|dV9RNrBwxBLV*-zCJvE@Pb8C`E^>
zRCV)VaN*`CCp=fETl2VDEihxuXtlM~DCgaC5rL0Ft8mdp#F&buSS9<vQbB_%w`bpW
zN=OoA3W>DD?Czg<gPh2wHYq%w8^HQXlx59m03DTS4+_7e?5NtTinU(U40u{IfP=k-
z1(u8wS%#avQ6)7n)pEhz>)MC~<{C|OKxN|`Z%wKVS{lsPYX&+8nCFC*JBfw1Ee-<|
z-s%)rth&++U`9n_QO2%i*~G7C9pK4P(x`=!u$z~0nx;e>;t4NxF9ozTJyv$Jt*w)U
zo(a;crC7vy$fhebi-{i$Sb&mZtEd#S!)7$ZWjHK!J0}yEsd7z8s)7Q^girYzeH&d?
z&jFTFNlX-?xB%{Q^yP+uP-h2lt9sjkW)fX&<`LX!6`SK=f+qZ{peVXq1_{)!dMO)C
z<me2EE=s{{#3Jx2jloC)w&1I)xGl|Hs8`Jpu(yu)_T(tkaj0*E@%DXmjKpkFN!oM8
zI?qhPmEw5!MAS(NR{<;1I`lBMsHtkB4+tInCp7s98VIrHa+e+lc?OinCLzp8ky!dF
zwR70?H&b^hUz|KDqO1t<bj4OD23ZZZpmVHdGn}^6+b7Tr&OCJ#4(e`^<V&5SmM*m*
zt~EnN1NVeagQstQ++dh{?jte=6<J{bcaH9IR2Ai3{JMe{2?OI$0T@iZ_}4&*9m1yl
zxV97t+{hj9gd6ql@Q;g{jSuj4PpMBI<=Dz`<_E%fzD@{e(KF57@-Nq^;|g>_9=Mxa
z4itKa?gzPepEFOx6sq$u%rm_&cD?irU<mQamUtu10xx8ZBpX+^!T(e`3{{`3AA6O>
zE)mS6Y0U{w07I(op98_SEJz+$(6)02ZM^RW26Gt$On(HwbX)L)$g&WMDav$ZaATuQ
z{;<t875G{bh=mImp}fc=n)(_WbZ_}|VZ-}qBEW(Kg@d4r0B66P<5il7Rz?6eV6`G4
za6A_~QB0giLDD_2MXgA{txgsI(vaK*Mq#kvfVPoh0Q#1BxWXp|VW?roXsr@()znW#
zx+lnuI_Xqlc8Cz*Rxe2RX0)csXf)Z{f(I4dkFs9%yl4dcq(K@*4#6_ifP%$SAS%UG
zMq^6bP9IKC`3RKBhI-k<<S;Z(sqHODZ6<H?PEeU`6V8L!F+849sS0F<2_kdQr+Yp*
z<n%e!@1^Uwfw^TFA4(dLtu2)^WT@`JPM#cyGHWJox6)56z@Yj_bt4msbx-g)LW^Mu
zu=Hg<^{z;i#)9j&8ecAWXxzl+)z&C=glS|c^|Od+KnzT6Kjhe!I2CHRBs0kI9*nuk
z3;p^Vrfjtgu1;}#Tb-f_sXfmPibE0#Wq2;;WfsIz4Q%BGVVJHr=v)snN9rLXa+Ic?
zR}=|i)Z9E93<E?+cJ`j~xVbWTYs~+Mg5lrWM4r{)?ZVDQC4u+T(PSLxmvP307*2G6
znxyIRV6u>qQKgENtA2Yq+nXF69~N)EF0wKOA*(yHzEgr!d;|@YLOwc2z-HEIIez^$
z4Kb>W{r2{qWIW1ljLXRzZ+5=9GN3v&sci)O^5N)UD7IUfPbK;U`h7sc51QFdvz-H@
za~!59D)`5&iQmaiApdZI2vB!&3dX^m5Y3V|&8F+N&q0<9kmb=%l{p%Y=1S}Bdkw!z
zT^Uk|`Fg6daG5Lns<XK0yQ*4@4nXk6GNk2N&8x}2ZEbaVB!CxG%1Csnl+#NQqlpzv
zF#dtr_sOCK$QZe~*}pCn&=_`yt$mYITHgGPi$8Rwu@>Evd~!vf&5<&vuR9;I8F7w{
zwrkJGamj^&1elVe1t%7*0o44>x-%l<2w`Tha|z_tb>JiyHeA4o%hYfMILWqW<P$5L
zKs=Yp&gn77_O>sM(%Ag@m+d2%fBQi&cM$Up^!zzP*y-uq?bv+xaYwMQv4BO{Osg=u
zZvn@(xFCg{iOP(?3LExDgxB@E@111#)2w7>UIZ%>AY`oHeedME?>)!vZ-$#h<v~8V
z5-|i%S>ssK5ALI!dYXg;AaP*n75;8v=M5rIw%C*GIZ6Df6quwW(Tu6%iI~)e_-6l&
z-JW5MHk3D;&+YK+6E)AKs-Y=3;W8!0-|OT!U1S%PYGZle5YZ-tlvzHgoDJ(4#9I2H
zMWR1^Pq`enjaa>eJ5p%0LAXnha5Y7>6n&W8i8pX#Dm~F2fV~hcknDPlaxgkTNZ1)q
z#&`Iw*Ek8(I!)jrQHw~tWcN5mJx{{0nJb?f;#8gdqbT%?R6I<vVY?ErJ9F}H?k9R-
zWxBnqRU*CCniD2R?y53Ne6E)ur6qf+#0JsQh}$-K6Ep!`HFU4BQ=Dzx$O77M^B~db
z(y<qyhE;B|z$}9=aVQ!YlDZ%kZU2%5YBo%>6WiMcIha)||HJKV{0}dGD8kE?exXic
z-oUe;5^P+hLXs3L8Mku?;pn<zcvF(8*~lUA@|Xu=1Z<|L@|l<k%E!iAgWbb7w!iDt
z(pbWXXxJi7(7IwC#HmGTRL&-$8fjRpl#Po?)kl6VKtd^|B!iL$I@Yr2L7<>5(mGeQ
zrTx|HP1P?_gGiw_DxF=dUYhJpflbOE3(7-wUZ0f0;t!41c+Jc@Q&yo$)`&ve{WhHS
za@38ng}eh9){QVlctUEL;fd~jTZeTE(vn%2=c$^F_1x$5mjLpY)iqr@$XDiY!GiyN
z5#a2Q7pOV0XIn1Bqp5xA?)b{!{qg9l$Hhv(Flk7;d#Q_Jn7i0WsC$C^ge+n{1uOxa
z0iL&E0bEN~3IwB8lNHmia#Nnt)Y^Gp5%-8FL>Gk@RtoV3JIZZSW0~x+Cz{$>M%r40
zCtF1K;{Wa^)bv{m;VX7f@$B8q2C3T040Qk+>WG|tT&5*pZw_WY0(WC*)2KijUsazH
zim;HRXh9XWf{hDt*cGQ5a`m97lk}`JT(By7Y^K`i-WnV@QD@-hLNY6Ig`z3x-kJrT
zp*!+x4o@r(Fe2G#NrDl;HYTTQg#6V#c7t*&mC)ta*XSSC<V}GDI%H_{@yP-Y!Yb8t
zw`cdVxo43f2-kAtY$qe461#_3wdM~yO%8F<L$bfBf4MhB3w-)eS5V3f&wKR$VPL0j
z>wdy6K3}v`dW`++us~{fz8rtO;H<<g4V5p+FNnDy7vU;6TY&MGWug668u|F*1PRhx
zf)KZo3tx75?~NXelfC;A<E_R!8^*9GqA0>Rh8di?uHsFyj4@QsUPxow-9b&~jM+jw
zeH=>Yrs!EbJIJ|u%h<y9yv~&=#F|K=LlhGbg1D5_vNPPE__g-jdV!3Mb35^E)Te-R
zBeToW%h6y7+e55n2<=i731N<>T0{h~mN(Y1sg&aMtRgK5<Ro8BN9_8HFt?|4rOHmw
z)u4kVo$qCVA)Rlqz>c;XoH;WZV8V|atg@8gjR;&{!Hmw$%&<D<$MbT@Z9WrL)Wuwk
zS<1mlgqqYD#I@a|!HV{s*qJh-l(#_CiV5-~otEO9B}Z)+_&f(2irR;=za=%?L+rUH
zWJBk+tg67;K1_A>#f;QUbr&2=Mn{ve_tswWz{@9NiDtu@*OmN#r0|LGr9%{!7sA{S
zqc`)wni2fY1i^0~CnTirYx!Np?iL<l=RRI{IMh0MKa_zVt3$SnG>KeDy_k!a@RI6C
zXG_`M?g&;_OIe-7m9E56*&}1Xz!(M>QpGJ*ROyGht%~i}ku-3#$KxaF6<)-KrIg4^
zzdoIzt_<3PEX-zrB{|u9w|Lgtqvmv#=+SV4)>%Kcw)W)1t*z>N0T&h6A!?dvdiYEQ
z76O(bm2(L3iBdv+3i8+Q4yu=3L%vxVCTF2X-i8zKB&w0YaYDy@>{uSI?l=}h61fg?
znPO$!l~gu%bbOGD^M!f>FMK?fa1TNet=Li35eQN+j=1eF8+}L+JJKjRC|DskpomXB
zQlK}i)z~EoT8XrTP1_|S3h0ArDN@=@(n@`r>12N-SOP<qY^5d6$0gc<0(nBRzBL<E
zuBMCqSUakpt60hXsxP|;QAhd2kx|xzOG+56j8acT@{u{N3av#+Kf$eT&(!<S*hVVX
zU_!^I8i#oTVoVtBVq0^{b6VW)%TeuwyI<^kGCm6@xh+2a2zhu)5X%HRCoi6-XR5qZ
ziNhTa%t;i1Yo(D*`YXXV>fK5D-xN+qV^y1pKo~q@kkLx=UZZ3ceswhMx*%<CaMdYg
zc1&Ud65%8v!f^~u=s3|vn4f0p8oTeHXO^%CpJdryA*uJ9XVln9Nis?{fyDI*rl54w
zY$s<o*`%wH^Cxh)*aL+KwrQb{MwbPl$X1z?m<$^eo_P9NY3H1keYm<n1<E}OGlP}k
zwSwOj3KyO?7Tdnj%W%P3%fF8~Dx+Ko1!H1Alv?2i$E?ZH9vqLsp^pUDWT_{mo6zJ_
zV#oBbj<fbsvcr>0!6tCT3dFNx37IskL__7WGk&&OpCVxxxt+TK`Dz#e!L!z<$hWhz
z@76@+d5+_rOT`Eq4{6EXzGP}ksh*iHeq&%}@g9<&{VY2uO#$?RB;f@Gr`D(j+Wo5o
z>*>J~j_`Y*><c>1h*JqNvO}S!CGHNc-MrHbXTz(llefT?3)w?2uo)vIK6#a5g(Mrt
zrLu7;Z@dqc9b^-wqZ5T*0<uTxDDJUUB1FYPZ92(yP#F-Xj@MyIr3fN%ljTQWk6bMg
z1z5Gj&G)VsNMh|HvV=598P57p^`#)WWM0pu)9Q0q60(wDJod2Q1tG@6r4w7c#`RQ<
z>*BRz$oGD~n?kI*G91EtQ0q#Vq9xaJet^5hK{Eif`|`)J6I-~p+Kxqzda;A{=v{kW
z_SrAjMYDnLH2x+@0<m1${o;N#Tszl+FzGct(ngcEOe)_<siqzaF#9hn=rRx!-9%;$
z90sfq5}DxURU_8f^1D8UdnVT-+5Pi8M%muP%JV1Hn991Px)j&QvN*$=B0y`j91_fC
z)>%c>c*}HDwYug9Rjl{LQPk4U)K6;*VdII>z|>F9T;)P8+Jq!B!n_h(D~!dQ{ckoE
zvjOJEsq0us;t3szU{S!(j@a?%bSyn)a+XS!jN&tbq6ngkU{NYFMvqyo13$v?sIz7f
zmWPk3<H7YVxoKwG4|S2&x`O3w_!VlCbrYZf4C#@eiC9_#Zsn>8)bL-Atg&s}2=~&~
zLA)X)ZVkVM;_0cWQt;y^bi_fLhQTJcwNV(q-gJBJM#?0t0ex8b$oo>R4OV5zPOFP;
ztdKHybRzW<E;CRsLTgcc(sRgt#CT-hUyh%(@9v7BjBmbf0XE4WCs@foOh!}5`6XPF
z^5)lz7ao3&*VaWKW*l}%0szjLkoU|dJ+KyG<h!O)tyw?9wglj296I$Uh(IZ9xCngR
zgng)A3(hy@jHX0#bwX&!6T;Ap{|fGY;icim%$r0k=Or$?q}&O?(hcFO`?zCd35jK=
z*hWyK9T!V8;94WpoNW7;S4o#qiCP%phu}f-)25J*F6nY4xgQ!GH>695IEES*KOTZl
zQT^#oE-(3_Ar?x;HB^L7L<wK~B9-u?W%k*38%mlkvT}@5NFf$C{KGbtG?@`>F9;1K
z7k<9r5|K2`begU+BQiJ`i-i1YDBmbLbCO5IH{KZ(`ymszj<BC2dCcLAX<bN>6NyYB
z7YzZ-nb4B9Ys;!BoF$Q?1TDoBP&N3j6c_|;DSO<i>8v9z0cnY%0NoOL`2f*lDbDSn
zZk^De?$D{av2uwBgvrQYj;6E}iEU<y?4e+9>8QYVN_DI#NgvS?=>_=5ce8;TR-iSQ
zg@pXkBEdPtv#i=tO*)!hvCrq`z><1e3EE5XAheRL4~tBW*8&AaN$fzq4K???s!P!-
zbDT~og15bmr#f=+eSUwh3XW->NA2W%y(kkR+jhr~QR5rJxzy!PZ!$oxj6n+WP{GwT
zm5JI`BU2nJA%jOXvS{Ysy<~#_KG>Lk6@;-9@?aI2gWr||T3ilZ9m`RWw0t!)X;G+&
z^vX61eNM@Ogu`M+uthbTxn_;Ul2yF1&17<%%u-yP#x|dgzXeWj;HMB~#-g61)pEqu
zOx4o8S_KuFhdN__3`#k|ijcAsYXKE!!22_QjFZm$T>Ul3p_+SGz$y4(=aF5r-`()J
ze$Uqt5C^>?a7?r~Dz#XWS1)1OzkJf|TkG$UQECmF7HL+~w1`Yv=5=!>dX-9Rl!zxQ
z27KLeC&ZIZxmGZow1bvD;-sC_+}p`JFg)K$J2-Pru^=TCp(mw7c3G5oi~cAlp7|N`
zmw|6n1(C|Ag+*d5MQz&r<>^oSEV)vU4uQ{9JE6iOF(sAe{`42I?pphq6s{s!AD%#j
z1+7$+9L{NKPCVP^Q0ySc;ou(=_6H0jB`!ss3U@>6tGrz`3u1n$8OAD%Y&2=}c5Ca~
zi?N8*%92}|{5IqPb;$Tl-c!;DD`SzoGYqs*s6L*Iay3XxsbPC$q0Al)#SCBWO`f=9
zfS?;#p5en}obRauxha{5DBF@c2r?);jBk0>Kxru&>6BS_m65jH_tw@sy338?6FqX&
zlaUI0UqPxx(fS)Tnc8F(y*(cR+(O3P&1!VJs)<3U-A&FMWlDWfY>$LMl%yAyXuvt)
zdd1w%7%5VilVp!@-_(#JjC4`xKFQS1679v5)-7$yG!RQdT(<<k)NXuBL1~5BLbP1s
z%hHiRq$IZtP9^B{D0^ges4LC+%p<lH+t!7;D$JtF7)S!y(bM74LGolQ*AqvLmYZI6
zKg~y5Tdl9RwnQ?kQ^7EqR-ufAkFv@B{$z}|1wXmqBFNF>YzAanl|SyuY$X17N2TOA
z+6W7v3M4-Wd>?rbNHw6nHQJ#Sl@tEf7AGn0W0Ob62k($<ccX!_IQNO#!fOWD<_LRf
zMaj>KvwDi9i%e%!h+Ih&YUHl~ZZ=JYoR>&T_loJwg4`z8fmAsdrS45O7MHO(5=~55
zPwKkae$R!Kl23rD=%l;L{55tIWyWYuwoTGHt_irCuvRjJks~3-mv8CT8MnP&9a>l-
z63Z`qQgTM*?&@`bWiBOFaOfdBJo%cm7QY#3FK!d_78l@rBhaF5Mos}Sf=V;AVY!Ck
zb^H<0ouF8bfufKsX}NvHppk|%&RgTF#4n3!MQvJ_@z=+d*(P-{TV;_gmd&ay$Fm*;
zgLHOaMY%^Jt&)`ebi$hI4%SX;39MJzl9|)if;&o|lw@Qw$O5Xg<`K$AROcoo+3Fcd
z$C71TmTU44N(~2WZt9e8ES`0rsc>mXL*a)wV&J?a34v60G&2=-XR1Y4D!b*!sLpYT
z?x*^C#g?t`qb8;g?O}om5WjQWstiF~y;E#Z4YnKQU872Z6@$qWBIPM`3b>hs?ES~9
zw4QkE*^mRgZ&DW-2DVVtp{uu0PWE(Sd`XLz<NZfGen!dJbde`pwV)L|h0ZvqKE{V$
zi#w#eOrCsDWcq-Ox^ze3e=rdEyd{Ss5Rm?y!X7xr6H!kh6gksYla-s)J-M^w%RFja
zS@`wgCMzyWU^&H?op2Y|aAtW(E(Oa831|ukfkT{GqWv;M&vRxgXVk@;0d{RxMIwE{
zE43~EWOrA1B78eix5NhzUu#9_;*Nlf=5WtV$k;uq$&<7)a)<{5y`Cz{^a)CoBq1S5
zJS6V8jWW+s)2@)5Cs;nJh(mP4Pze=?P)_!g1xAvaQUVS)EbP_+Ispkpke8QL0I~s^
z^O^aZ<R7fU9JC>RNq)j#*D#B9EYLHHD~Pecuu2kj3ae6Qnat!bd|@+2uw(KOr6Gp+
z#HpfKXqu@#6XyZJ{iJ4)1?ZPA;&h0b(Q2#bGX=e&jVpakZcQfPIZST2Z&R_>!k64f
z-{kaj87WlufY8Q22D5_@{UzvDNxbW~WOnc?ByStJO?+{s;zB}f>CypD<q#UvX;=yg
zV9CfB3|ow5j-nNYn4R{BaCLQlOJ5}<h*YjgFg;8FY%c{5$d!-M8p#wKUA??~Y9RRL
zX@c@fWLw?XwILId<zFgsQmH1yUkpk7qmK+W{QB2F{`Y;=CMkryc7s5Iu=(N^9#QI5
zg63ZE2F=J-<2IpIbBeDDFN>=`=`Z1N$VHVqoM-XXiho^3Psijc-rl~&zwaOpRF$RH
zBbHS*)i*CH7sW>f2`yC3rop=o<>^m-2;riP&Ovbu%UvjBg<D&*;e~gcL+MH^kcbhI
zI2ZZwa552$KmyP(XD6+~A{DiGwzZq+_=p}`rEv99Zvb_IaVxD&<B)1Ekl7MUE`9AJ
zsB*p=`KGa=Dm(PE16AWm1RvXLPo34plz0@^uN=!vK_Z-m)vaK{WIo~*bNEOyrrdrq
zE^?i+@wqmmlB60tP`ie-N4$x9b{qIRlx0DfQIjZlz~}f1q#*Srq*OC~b5W7AGi!&2
zH~7F66g3SUxN(xt;fF|&=yGp<L&8<ckcN|Q?cZw(Owg=Kc4XXdMRTnDa2GW!D>N4g
zsUk`Yu@ahYQzNmLp0A+vRe=XFLDCKk;c{zZV<EMJu$iGcrIrCLG)+R&g1lP9m`$Dm
zl1WJMC~_PiiQB~2BFAvS=UszWd{6z~9ET&{!Q4o_4p24U*NT@85Gjbcpt?C}>+BTo
z+2!`hMJd*-xzeF;Z!fG|Exk((82OY|!r3+;0~NFdG+nC!*Z16KS?JGFac^@ehC(gx
z<sK^wL+Jo%lHZqv;opBK8X`%z-RrKo5!_Qof)N~4sPD6U#O}LhtR%Bcp`&rXy9VDv
zi6%7kl52%*WJ~Y3TIsSO`s^i&tD^7|qLNdo$g$knaf6lNG~aJ&0h&JvOwWCy266CS
zy0i@j#>cbYz@P^wAj;S#q%x)C!_tA5@2QL-n|gN2Y8%^nQ8=WH$2h=$M&0rH55mY_
zr1-@}lhlFYU&Z10;tyQ=0m<)R-WoaZ^z_v}`Mb$)6eJSxT83cAZhdt%iM3NyJ9z54
zYbraU1CB5okw4VVE8TVPS+(xUMtba+k|((9;R%xE*vA;z=&}2cZJZeTe$aAh==)La
z;L!gAt!lp9_k*){evr~Tww2ga01Lrc3(gO{XKHAk`Ely8c0}0XB!fzsoO~qefHj*_
zx<CI!&r$(Tg=u1T!%}1em<^DSQouj|q}TB)IByfvLb`T**|9S(=g7>V%`4-3&u)cc
z{)J^Q3Q9MOG9M0u<ie@dkGqp3ixhdvk>B{uSx!M0*r1bVFq(zYKUcWArqZVxTtaGe
z;Uo%@!{-(bc?Mw3+82Zn^<2U%W-B5wz}<$9pifZAXbgVr9a9qEn@+M40)b)vrS97j
zVa-7HLQKh7FF;Xb!v0<ox1eM?T~cv%mGtM4(k5eTB@0L>HFfjJuy|TzLe#0Edfw|Y
zqf2>0g7Y>KWOGOc_4aTr7Jqmb*{O$^N7+#l71+1~O1^nXnYaYFDn!ufhN_&!wzog}
zNSwXC{`Ku`vkX<ss+jhYlgfyUaQL2*t`5JtP=_Dw4TXFlcnw$NJ6f1tyK+N&^vdo}
zdV|!;sWR(Y7`IJ+yxQ)+OxJS4Xs2#DWVz}~<G8*CnNx~^%CIkxFcZf!_C?iaR%E-{
z+1k~t78TneT^p~l#fBQ(wQSF|eoORPx6rNi)+}D!ctSOc`*KXiRFY8pzZ^^kS0_)4
z{ET;{a*<xUDcA*(DU-dkp3i&9_?XE&yDr|gU*7bTfB2$p6I7&f9TDFw`O8k)hY`Eh
zZp=A=E+&NWEpgL-875N)K&_q3U91Ubc%hYH1+&2VU1{s<b!E053j2+5OfBPfBf4rT
z0yVb}t4pPMEK|`{?dv*=&Iaa?wf*Ti;RoHCQ{^`1V^PgiZr3yksJTkwBNC0}8S<BU
zv+4Gq9mRne(pqOyWzHgseHCM?ivIcK=<sMd++&@?B7Y!@qEG+{Z=5K`IuN=NWj5F5
zrCJ_IKu<kxTDzuB56NpnG*0FIA?~dL0TjBKPKMHk&7$a4?4%?agrm%G4wnd8^S1Xr
z-xQ-?`B-1`)&)NgbEl=j*FZN#IEbK)EaDXMjFNv9bj$0P1+e=YKU<sGE<)e9?{l`}
znu%I&{g&eE5}5-gNK5j==g1}`c2KD@^s6(3Y#rpb{vd?s`nVFh`p`BYj=O-TB8j9;
zUWf0-%E>|Rq#W^DYG*c6+V*iKSleGkJ*$N(x@kNSdVee{t_ZH!g|lKT?xJXiJ?dKK
z5w)4UND>^Ick5xMVl+1MQP><iuO+(PUNT2>y&{QXm$2A`GW4(#yMuO<muhjC6V`#C
zN>#$~tLz<1(9DSfQz9I;16&dVV%cm`G8^mKnQ~93XdA>6f!G2klwd7vZf)CO16$XA
zE=u=OZDMbnyD^L2umX2E1Xmu}+`qIS%N@B+2=ntI@~)k|yY|Kx@U)${i5^bLXy#MT
z&kroIyq~2L_wy`wruFMO$;ua$lOz=#X$Q##h(j{D^YHYoUY?b!=jKb>$lG?)?q7@>
zI2jnJcn}mpfOAsj;7-v)W9^Aw3l*KHG*2jLhx3Obt>S#Nw^!&W;TMQXRGk3PrwSiQ
z%BPg5A)+1eE_O`{gjF={{7~P=nUNIjgu3$QAV#@+#aNCK>Pt~E2TM0~5yZoV=c`Uq
zn9-BEhi-bI`^!yw=YAy!8)~H|5;Ux}ij}h#G~{k7zh<;9m!3y{hz>^&9!`gk9s|J<
zoHoJQA(1##FHxD@&C8D~7;lWiZtUY7XPow50;TVj!I@pemu;mRT*P-jF!KIdVe5IW
zVQ+C<?W9O@nCHVwI)g@MxWRK>+;??0OYVF)5?!jgwQ#6GQO0Pd$&zaqsO`+V-g41d
z6O$$vSJ~S=obJR~J`60J*d;@Rcu_AeV6?*Qd4?B6>q1@{`_GllF9_+O*J&f3=YsT6
zh@BF+liXZUBBQAeBx#t3uSOV?ZCs+aX0Jc4q^fyII$|(962g}htd23MxJgPZ(h}#K
z{^6jTUi)U^{zh18kw+AR2sw}-PgJoj<tuVN^H?3M8b%ZXBk>Xr)xw%fIt{S;5E8#x
zu<FJ;^~NS4tef}VUzxEsZWBKrDqrRJS&^p&Ir?1UHaA`Il{e2r+wuHCu##?y1aO4d
zI62kvUe?X*3XSbRJ4qU%d&ka2R8N$OT4o8_+4x9Bw{s4{IVL+}9--DBC4r@^hE2k4
zNjRZjeT)f)ZPLH2WmSa?8z+#pZ7UO%;(sdHaxreUcRwO#SJo<r917|~DPKxXzv1k3
z0y2b?hFQ`*Iw%0ec(tVEnenugwNM3G)<eUYNn|e(!-;7{`R{GQbSgV+4<^;X;`)tl
z8zo;JMqE>09gQw%PpVQMQO`g*Y4cM=!TZ(4*{wl;B84*}A_nmnfaX%g%$G3Q$)oi<
z@d?OPwGTvIndwY5$SE|jT)D5Ce``S8IS@;u$;P6WlI4xU^wd5;D*u>jvTGzJtOl8y
zKGw2u)90h9vz1z|u$zGsk(?&*g*p4!>TFvFb`Ib^;|+-$CxK)Zrv;I7ltKFV@`kNF
zv_oAZcrCAHFr-kfwQWzEKdfe46Ut5=(Wd--=;q`n^r%l2ftNnv*=EGB+Q(0Lwl<Sc
z@5}S>ZB)6pNuNPNg*+!cB`!*z@NGJ+QN6uASpSNn{}sTu)!T9cm-Ls&G*>U<SA-$5
zUhM|3{E0ELX^e~u908GWEvc}Y6_N~28!FFCans+kr9R!3Tba%WSY{HhWG87}lF%o`
z<L|8U0dA@&HCY0ML)$d<;E9Hk%{jwtfg~}ZNCdWOsw`4m5>C6Fa_`LGL{a~95Gt1C
z5cG+m4hzb*pwq-tc45tHH5e7)JX`<#{#U7XuRFW+RVAS{)MrX<>PL`I9k&LRFiM*h
zm&QP^%C)I&m#62l9ss{_DmBLPf`BR97gnUR>h@n)J!J*5r=H#_qN+0W>#3DMCOA^2
z_42YMp}m)r2h%4Zxl2lkr8Xb~#_i%0Cq6LEt_u!ZkwKE==p;v?)=M0hDai_!&Z`Q8
zsPa`zD4<61+4cY%CF)B3qOgM4vPiW<_Bkx^Ridtwo^^{R)lM=ASprE$;|G|q(^O~U
z$S<FGOIw3<So>^J`1w?Bp{{sA3b{@5Zs^pARaQg-D0Hl-qAHE7FbB!>p{ne3Fc}wP
zr7~}LPc6j2Wc$?jy^|bHN6FspLsbgOwh#2*Ltdg;Cr?F4O{_8svcyV!j->H^ws0Ez
zl9l8r*1=+RIV!EmpC3rPx+vD7=9coWb?K_oQ^;?`1gIx<gGBwQN@&c_E^>mnjBU#a
zvJ7)7{6%ASn&vIyG@UGV@p%Jq>*e^`9<gRQ&1oM?g?m|yvnR35r1i|)BJv2>4xC&t
zTJ4d-ATGP^?vKRJId(j;(vc*ow5gp6Q1bk;>a9Josy(J-QpwmMj$R3fM|E6b;$xp(
zjV>Mg`I4GPM|-0T>&iX(A*aq^&{jNN#RHD=VC<nxy~ttSB2+@S1x2J9(<5l#C%R5A
z?erMn&J4O3XI2NruMeso&-Riywp_o&7%o+38i%RdTt1FwTj8r^nAAZVoR6A0E0(Qc
zz4H)7WhLL^oCug8i(S@+_i6%xuaw>(rL8UCXlrXCsiqINwr(HYTb3DV9{iV#OV(^B
zqO?<#MTMQjjN610eYbpFEM(bY<s6qnq088uC3#r0h&03{&Rt~SrTb>?6G0oKK4q5`
z+EAP9Y8|J(zdAiJ>pPf^CSz@hs{lqA&B?w7m?%UyDqi|23HBJoywf-Fc}E#DIhNw!
zsuf|%Cet8sEe<z|QRH3sC}HEgo&!bhepTITH4BPVI94pK59Gr0ZIq_X^NJ1F?|#)$
zt&xASpv(h@B$!DiH4fU-y>nQUqo?%&Xbh$IYwp$T0?5f4oU3gx%iyA(hn!iBQ8z)k
zdI8jCE1V=EUt*R~J`(IyEnpFkuEei_2CGf+2V37nAAa#w64U?;WhSMQ$S6nhW|vCS
zB4F~Sx~R(cNMnkq?<NUmyISLi)~#yJ8t~ULu4hq6%>!FdVpbA-DH)eUum)Kflzbvw
zVE|60)=zWXgd#uk)5NA;0wA;s;Bfk&vO;W?S?Q6`8hMb`&6M6Jxdw(sFers|1|Uib
z(dFEQP>O0bC$urf65v$i!E{e)p3*A(n36(1A}z=Sc<&<Vvs<AL+t)nNvKujvDb<<I
z=z$r%NO778vYcx5KD87z+4eQ;Zg!OIO-n5)auQMR(29{;%_(Z0Np^sVzyc+@+NQ?6
z<vuPD*NgP{fnXn(KY@F46_VVYlBjqXy2ucOQtp#x={O?sQgV2hJR8WzN2C3G@H7er
zPmhwvMSVVAMx}vpznDIp<VVgt!^S%qC?d>ics!NT0}qpe{B0!(+%l(R=1AJrOX*YR
zdkG+bqw#|P0>}^V;P^<Y`4pf>T#0jE$T~5t3P{X88k3m*4t_*^*s=Z(4@rNb=(Y7k
zejUmZ<o@G}>XUanNXXsjO0}BVYnhu7Kg>{wP+MDdZ8k%|s;PP<3bs6^>H-ndnUwyM
zHMB5^NKC#OfT5{Bnc~1lm;i}b6X8A8oAw8sivOWZIM(yhr$<sy3LN=GLY*c8+t`)*
zt%h*PZmB-o-mc$lZ|~&E0V!c-O@Kscd2gDN)cfWnd(?=m7C>1tw3j=HQ-pz2q#gvU
zHM9{l^?^vYa+0&F)zxE`2dM`W?xt~)d$4WwlxH*DXfY)5?zb4OQ67b^V^KRKO|9w(
zhH@9!o9*o$`$#xaCBV+MvrbjM47MYI3*q+wf;>uMk1$!vvKKHv+>Gj_x*07yvEJ9d
zfNlUr55xLIhOj_IIUFLmR_`%y6_hh`mxXx8<Iz(eKkVYE|DOEo?Ew@_GxJg(p!Orm
zC<jHZl@s%|4VoWDlDyY^ObrRDpi(R?DIB?LC<DyPYHZt@1$8xhsfH))*dvsNdM2Jn
z{%y@HxmvVh>RVe<uXQi^+B5QB@o$U2^dy1YT7PTT50IH$&jqN-!Ve@g>*Od{m`!ne
zyCcP}iId5Sy*<gPSzhCp86X+(P<ibZp5B{MzUFXQzS&CaPzIc0PGJNjK`XQ%$tpBQ
zWrnYA-ZM!gyK|W7?$2??jax3oeB7fa$$>D{QfPiJIXD0j3^n^r*3&R?T#9mdF|`&5
z66t7r`K4Q#L|4dUxe%mQC}Z5NlLF*LIxW45mvYMCVWG0JGV35fF-G_iMxY?Xb}k^K
zGq%1&d+mBkI5vtOZqU}2+@sc|ZmcN-j64UGX&D5lLs?VJMoLboXwfO2jYzYYm>B$4
z?AT*JBvJ{t=D94k3%6b&#_er|8C6luHq>{F6_*+HHwrh*a0SD<vUDtSfg81eU;LGB
ztgaDPRHhd2BfPs+hUj@sChnJZ0h$8qf1|2Q4Iq$*&_T+-+rUm3N&=(mW##z0kfnQ8
zF6WH#zuNh(iF+REt;|o7AS-<*!RMu(c(ZW&sgg&El~6O<M_fQsqZ;y3@_5!s%v%?`
zqKaW2`Ba(qveZG{D7&$qDxUR38y9B{F|-2em}R8*v!m2fb&gI%49{^v4H{_K2m`K_
zhXE-qA?ST*;Q7w9NhVy;j$3HPsehhI^_X6y?_B1)A;qIoPfk)R5AD4mv8G9&o8pz2
z#{8f}{w@Qso?8C`#p{p6&wO7Rcc?*p5Z1ZuWfV~vgM>tz6QA>$cNglmBiBY4${h#W
z2x;^isJn~YpZSCZt9H#dOMG(b76~?}gvxYqxuOy|O}Wb_d7u@Cc%6`74jt@L!t$JS
zcUA-B6snrk1#T(=<VtX<N5N^*3?*d%AF-YQy(|lAT(UKU3I%zH{*Aa3pXy8*=;K6$
z>LpxwgP^&P<1~;8j$S~yuk#S<P7O92N6CsBgfEZEJPW*#^xv+ZXUaw7>}9^wUDt*L
z(oVb-qe6jxvT)!`dWnP<RlKdt#e|x=o+TA!mxzS@3FJ!y>21L9OoF@EL7QYbZWj0y
zT#Lb4Dm%o-b$wj~OzNTrC}>=Se4w90t!1Syg8R}O+$zG1A~eP&#C1JlAHdDx>M)hq
zVEL%ZcB?fgsCc)w%v&@mm_6<l$zk@eI8-LxS#G2S!%_Roj<3Yh^Ducvp=_lnCINRy
zKt}H4@Zpe!bazm_R5P=+UF~#dcDF#ucvN&x(Dua(aJZjLvxmb}Pt*=GQdC;Li%c7n
zc|dy#HrmL1O`;w>T~(gyFd09<_vNnqko~K@br$VTO*fev<GgsP_Z#c*%vz`{at{iz
z$azj078xu({1&wj5V3jQG6reWq@x{ZYSZMr{ZaSk#-)W#)uq%!ikQaz*1f$cYuVmr
zEhw>N5$LJqhjA2A$l_d9?T=(jSho|q0Y2WY2=I0;77+Dj$;wSug?i<UV^N<-;RCbH
zH)Lbgk<{K`VwRt6d_6oy7xEiOJ<$|r;1YXQHGH3~(%j%VIZ`MyenK)pJY<+EwnJb=
zc?*c$_DyZP1#0!AxV?dP^0Q5h?cByKg-^a(*t*6(cY{CsZM(qO@OTVv$sQFd^*QdW
zq9jjoFLxY?SZ=kDD^^d|ne(qOGg<5uXF@;6hbKYd<J%?Fz13-*tE>yc6&ffGsSyI)
zS3eY5z$c~1_lkj7t%u@<r++KP8D9SRpou#NLOz}hWrO#`wo&XKOrJ@Yqa*y@2KNs3
zM$;;=;j-A8)y*=#9E$X;Dh?w>cLZBB(t8+Vvy?i(*GE*?Ii{-6!jGw>xUy(p^s7bF
zPe(N{rQTljzNt*M&p+2CF85J@8azUnOatmP1bB~EmC<@nTPK`YF>fuNuGnLh>b)9w
z`8GRNF+MszEQW`i#1Q|m$&;~yXjHF(kFO5Oe9?!ZfLPYB_hQza!D+0;$C39?3e@8l
z4`s#`Hw*o^6bA+M=2Ry8x?!i5rE;E&`_!pCd$*UEhFOuNH(Dj>&TZ6lh!*Syg$<(K
z+MA`R`C1r~^V!;xNG6kus80sLI?Jsfeoy=~L2^Z|E)1|HDe=P4%6%M?as9*hx80<&
zvGj!(wL49F_QptUvnZMw#GNAI#(v1wlsH^lpzh2fIcO>cm_XdTI+c3}MQzGLwqHDj
z`atO5Y@t{g<KvxVVJ`K`+{OQ>1P9Nx5wh%Rk5_|55t<6TEUr!z4|`v62%Nh+E}qa~
zRQeVfq;R0b<Ib{FNYIn@2Q08EK-YWSt1$m5ol?Y#RB18UC)@VXOBRAPEy|^dgrHyc
zo^kh`R`acOiS8WlbLr}xOF)ETVAXDi;-XCPK&ItU*TIgwJj5|B;(lrOWhpEu4x_K}
z*~Qn}SkgSZGU$&k-;-?1y-{?<=(LAD^U+R#l-0WW;*u5cc7n}0!<4u$a#b7bgi0?U
z$mLghMW{4@I^u5TQ^~|tC7?I12qj0}7mn9pAx$rqlv@mrl%mMC^-qKyLeD_=64w)2
zmQC;iF0Tk4jrZ%(eibu&IxFbA2@2oZ-sZfJp@0oOWv(_|m3L>ObmMc}lZwSJo(+{q
z&KBbp3hP8FWwETIx)-H{<Q1=)oB{zlIXiS#c)iWLo)0aV8}s8qQQDJMkbMpT^d8W6
z1Z-NRli-M(;&_vy=LI(9#kt@6-pt98-CB$BT!Yb2?SKMVG-0<kdcq8$#szERquy%q
zaasLF*mCVIRdhk*N1+S39}?wBwY8MIZK;@u75%^s7$(2>d7Tnn=sjK=J~rB+bGUUT
z^&`GMC9x3^3Dey)5cB&+MT~UjqUYxqPEIr`O>Zw7hAIUIL>1z4ka_`Wy9-<$v2sZb
z<G#dCBStM*X%)87c;BECZHrNLK}<~$E!8d<!DK|@3;0*6DPv+VzljX&iCKwxW_c79
zF{r`G^RSS*bSmpa&;3^OG|`26o_fsP@$tTls_aZNgGMX1tIzE66o>mfhy&ui!@x%s
zqh=>VZEveB+1{2__1;%C;XrRJYg`t>j1qa#AcmQQ2w<Hiz=X*$HJj`JIqt-`K;}BU
z%h-8T*E5w5M$E%WRvb~^`Z}Q`B=jX$#Jk0_UgHp0S%x;Avm|c7zNW_^;YPpQqZ_Km
zdb5me)Kh6y>RRn3UVZ`Dh{?+n+Cho}0%KNo?x^%zOK@%P`Nl~ZmH2AA{oqFDhZa<`
z79`FQ#0<XElWPhhHQ;%nZ;NIyE=x)O&TV-ifY+be)S87_qqZsn$+A46;lcpl5IZ22
zq1%^DVeoEKlOC<%Kt_TSNLA_-ffE<hUC}*j#M+~qhS!#rON4G1=j15B8;K*R+?7|&
z2~DrqFZI!`XSoc}t#8<r*|k<|hL^XuJ5=$fqdq(NeU%J=O7*FHG>m3c?cVcEzAc$*
z<?3m4du4Dt%Z?95MZPNryT0UjRjw+{T4<k}6(~p<L|cO|vPVly(WCKEai}aBg-5<6
zvKVBsO)#&hq}8k5OIQWd73a7j+Z36Htu!l?=bn=Zb?<iFYbbKswPrscxzZS(;<UE@
z?9}aYCE7rEmMR%iw0&Ig#J3)&vN?Zp+F&dUPoyI<*I|&x(3|0p$jzLLTsVc7CU`4D
zkQwy+gloyyU`LMUqifC682jZ$!u5+#SSZBqL~Ako7}d+x*2(zL700c+tu)_kK;yiT
zi>o3l4VtlOEnLBIN+8<w!)8H-pr%lPSHPQjv6DN2B%Nt{gm08%kQ6-;)?hES0=p<Z
z9Pmtz!Ja&TI=Y%q?J=~Q<l;-`=T?%yuLc&8&iL@)Hjw9iDXbc_Q=#X{dD@QB1q|yw
zlO&pXOg_pIwE>aKFtd{J%{16(<WC?K)7jQm``R=i)wcAu56h8asED^JMZZqojWl*p
zD9v8?-FU6ZTqku9_OsUcAkY8~47x!OXCzA`1e`?D9^P+F?rd#G29m?Da6+pfKPYYt
zMG0Uvd#Ur|_ylkyIr@))cn-I~&Zu&h^j*IKc}hC<6V-2V1C006S>U~<m~BVOnD?0I
zOMRjCm0M8kW+=~5)fHBWsR1gq*sSl`SDbx+p;}PzOS_2?+o!yyfJ(G_Xb~-s9CHC`
za+KrM%NMg>CqV8t<f+JF+^7OlqXcNWYvkU2gEz$IxMt;~%1F2qF<GY=V-cTs4>nuW
zI$xz3y1?%*j!<3_goUrNBpGX7^uFk#@Ie+h6WW1mYi(4sml|CJ#C4OR2>XZ?S&<}E
zY@mydb$zQTN;VM}ssah?nR`vPekC!Hvx4sak$Cb8l1a<R!3_|@W+;V@xIOab6fn$7
zi(?I;s=ZFcNtK<*NLE=CaMF41Nj5k`s9McVVOzdc2$gt8n4Kf!pJa<EInhZw1hUeu
z6Q|_+dxHHs2N8Q#%gv9;v|47C9b`C<S>WeQ>-@ejLHiu`$=LaQkL(tRT_lz-qBP=e
zz0|6R%JEmBFeldOrPuP$A45t~E%X#s5*Va|fRu(79s@yI<<@A4E34h^t<)zSlM|B@
zkwD;F+4Xz4-B(KyiKjQ3USZ22W$3pO8&z%3iCC$g{sh0$F2E9YDzs9<QsLPx68WSO
zcH3m?duYXGQifk3XOMN@<__Rfjbh9w<P;)WRe+dymLfmJd$8dWj5-7-a6-`uN6*OH
zA7lvrBKy6#$=A`$&sDoZI7KR?kocLzx)dyqAo{aIRvuoyiYAV=GsRqRa;IaHIA~Qd
z-75l<>p~H=kCtucxkZv^%ELHb74P4ukMRll>Tqmt=_zCO{IJNTL&|RuJvzigR`LUv
zqy<FsrdnG}dLS3w!jg8qsm(fbu;w%L>EnH|wWU((zCV^szha4)1*jdV)CxrNMgfUW
zNk1%M=-R&Y$$9rV@3vmLAowgQUAM$%uON+?y3iY{p`6HZ!oc+ssSe|0=(byGs27L#
zHdBR@u+g_7H<uJ5B~jHg+$N3+eRW%@MK1rcAn|<Zd4(irYSNHew?&$lkZkcO^*;h9
z5Jy<8+j<e3WeRZU#3%nhb8p@o$Cak}>ZAAqMxpw`L&U!16%4p+xm(k&wqdEN{une8
zu}U11Ocs;$(vAM^_xGM9;>4B_$wl_`lt?qSv%cqDpJ$RTtLD;h19fN|BZv}FqNlJ9
zWY>e8Pf`|aM5&4`3}GF9kG?9W=cbh9X@B4rEZ}5|NIm5|7s&MAwLf3<Oi-V|obAni
zIdg*`tg%%Hn`VSd|LA6aX937wd<GN@Pa*nW0a7I8yP+Uph{g+gFCvg&MSuCZ4oH8i
zCH}%uFSTV);hfkE0z2e31=><-kgiQ%Jkm4bAb|l^57u)HlOcK0dIWGYh%Fbk#mQ+f
zNeDl5?K6r0`0?VZ0!kh2w!|2>sr44`#mvL_3rlaFNYh0v*eO2X7%nrCbTOnn5LGx&
zS+>ThuRpBc^4H>4zWdfDXMC$V^Qcdj<mnV-BH(!7@CrEloQeWiW5~@H`UCl?73?oQ
zla}muR5a{%P)Z#eX8g_F-Qn&_gR;c%Ll~kw>IyCAi}vQvf8vk-^4b6T(mZ_Ti?v(b
z(`Z@F47?~5n(xU-XcRHo>?y3eDcl};1om#sx!qruX?pw$Oyw|XZX_|Jjgq`9!2t$p
zL-MHfLBq8kcW5gYTSz7-Zw%T9#7Li7kqAzl2pPrSU(0lu**bG7zEDZB&oiTa9CBng
z3T8rexH&qg3C6$<zyQqP4?+7EL^Q_?g~8-*0e4FH1&>nJ2Hbg_5M9oIicbN(7pOh1
zIF_Ss5|C<H3;2}~+{NGC;H(Dc=<3S2{z1<Tgn6q<1zl9KckIR2Pac;q^iEL=ex@yA
zSsx7{@W{$mkao7w7Z=~&e1B7^awBa%ySBEFOA-H3)iz3W<f;P)9$=8*K?NkEs=^>o
zp;2MQbXQ;N);-6DZZEH>Q`)z8#dUL({WE5u$pzdGOfJDX9o)Ri{{qej3=O1SAVDki
zc_l^1uMa=mJov%YW!ZlwW-A=7es1>1->z?HmMoYcV;mX)S4l>|7?y10!9A}#nEqP`
zlJ2RMvVG||c>0cH_8x!cQz=N`ZCXk`SRO+oI5ZztjSvS_1eVr1BZ(rRe6y;hz|bI$
zyzcr+7lBkOfybl8@|zuNsEnvmbC#bNK<m5H`Ff!;KeGZ5K0-qRDPX^TsTn(ECPISv
zaV5M-(bw<p@3QvpaJ}bK40#&kW=i354Z@=GMFiT5GO`x`P9Fjj7{~VqITxP+$g#r|
zL|Gwk2|lYJOGy^Qqem+oTjE844D*CE!7PDs*&|shVhq-R4BsDI)W^9Y26LeN?Y@z+
zZ^jnZj|4|bAdnSWh|WBd@C;ML6A_h=QZWs<B8IC_)#*#Ge$<+QI#0~m&J(-c-+<lI
zN`V?Ljn$whO&>VmZmLIRzTR6s=8aX#f`fRX1p7CxL8>O9mw_-FSv%(K0uT|s#zjg}
zQ2?t%l{dgs7A;4&09e6Os?NbL$9wuwJ9t$p`B0*H0-ps~Q;bX-qN8_Wq`tz!oDzA>
z2$4kJIwwmK_>2-#8`27!6@VeVXtnxe6nUZTQWSX5RCO$PMmO#puD-ACMk0_YDiZ=`
zKXNLGOXy=m$@X)ugIQ$b*6Odj-M?NP%Hm23lR-Rj_T!Rlth@=oT;6}&SH*2nUET}U
z9Ymus6PUs)R|Ijuavj`Z(M64zGW}D1>pHghZnU|?W0m=7O+IAI_Wp<{log;|VcKC3
z$sc7m@KzZH&o3x-&C56f(?i1Fqx)BIUHdmxZIY1{3dD8Ul7yjmqWfiIvvy~_>0OEE
z_VCNa#rwne0%oXAa_dPSd1x}4Z4nR45VgmzV5<f01rl<#jnzdvi2B>eg1a$o=7ulx
zl+2*}#i&AVl57(|&I?L4XOV4=j9E6oaN%)Iqh(G!G(y0EA;A2W(?Z!@mNs0of}77v
z6Cyb?n5mKsh1ie4=qbs^6n1yMDv~aSpzUxMj1@*LRhB=b$#U(7T%D>L9v5Bh^Y4E6
zy#DP*O%ETvxKLlcxKNT&{gr>p&(&}G)7FZ9ht7Zc2I%2NH}Ie7=f&qg{-E}eI}A8_
zSzq)Yyj7gN%B8QyQY~D)H90oNY@^*cVBx8Q^>6Z0^<s3L1LKQ#ugb`zB9EOtk>U}O
z3);L;BZ6unfw|p|_}puKASihta}Zn}^fbikf<d6G!0Ru;xQ9arc2OxH0jkXiYMH!2
zz3%)jPqEt=Ka@+f3gyM5sVKEYlM7OG9u!d_V7ueH>?Sw|Fb@XTkR6prAtca&ppr{-
z>D_LpCVRL0@BfzF`#=A)+ev#Ym8Kqx@p2sDK`$&vv(`rYMW*JDxFSWPysYMyCHd!d
znY1NlMv7u#&i6CYCMxo4Nnr~FNCV-md^TqAh3(T!z}FAQ`@{9pvWxai80#YmQCNML
zE#s&y+JN&}R@(;tIzdY2`L>D*ct3*%kW9apC^&zAT^<hR0Mw#RNrC&1LMsBx<pIkI
z$c5sFP!srrLA*=9w!qmy!An{~b<XL_`jXem!XO$x;HK1n)9mcKolEKN*2wB_bDXyf
z(0kR8xBUL4W{Z_==@NMQzH`6tzyG%%-+cAW{_TH!`+d6K(-4(T2^o`Qtz>{0r$h~n
zihOQ={qU~&aCsD?um+t&MilW(WkQ&7h``H;@E+XpGJ_zKu{WJo^JBMYXU_@4@93Us
z+bK=LsaCaq>$R}Lva|<nmzQ?lk5l#SLDl93A(Vt75|ZLMKbN>#`jsXNA#^I)Qv#)7
zfddH8jF|Lm{SIeo+6SDP^%MvXXcdD1mPzC>-dbC;-hF4w-f-TSc$Funl<ZgBoY*v5
z_m>X*@_0x{2}Tcyk^xks7lZw!I)Mop#B(ELO&`f%uYf`j!p|m*X~p8*gE{i^nfq9y
zWsRXt0D$VT5K&~tcEpz2!I+D&(rrz>U!Qjm4-NNI3o8Nn3vvQ53o){qkO`jYpwPVj
zE{%6qFK#;2>>z-36D>V4GxmG6%3089-R8oZnNZ==s-U3VB6?;=lK5q&`%ms`|8{dM
z+C~u-f5Ij_sIPv8>(g=Yk2?SRH}lI^!v;R<zI*kZoaCI~FLNfzVWG=|=hO%L?Sb~7
zn6i;iQQ9;m+r}?in5Jd-NMg;)HB;8z33LaD{)#%S@unt3B=nI!VJ`fHYu7!77bt%#
zS}UZajA9hT5enE0AjNExl@YK>_Zl8G^EAgznb(-DgdPN~RcPNA+o9L?nl#wnyy2;`
zFiv^y3u-vcE8>#$vDNljPW2~_o!0BO>*;Y=`;mu_Iq)0YF6jB9P+tl~2pBWEF?s-%
zAT<{>j6O~7ri${ktE;^GyRlxIRFc!`g17-b>;@}Sv>ey{DUXTsQxVD!_N?!LSF+cx
z9ky;Iq#6Nc5m4+AjvHJj-R1e?Z~Kg%(W<0t5Ed5HDQsV2UTNo!<)h0MgV$RakvQ#E
zy`=C*f;bsbHi<hS$wyvN)j_SCTjS-6&U0$_vYHr*u#bC5tiq$jSQ4?LCKnDlyrLwq
zV50Pw)mWVGR4#E%!`stBc?3C~aFtu9^5$tc_sch^V{`^16>>^1%yY`g>5uxdT$?6S
zIM$mTFlFt@m(%I0>{he#u8BKouRJ~z&yWhd2+JG*e*CLkLWYeFo57E2c32Jdl`3Vh
z6LaER01p#l(kL$ydIqHUs_^Jqx=A*{ssjRZiC}`XCKeLG71_!5eCiha@>SPH;>R-J
z%HY$hGjOjN(Sd8btq2lGWn!iRXFRi2bVR*uFi~n;<$f7ujfY19&jdp{yydC=Q;T=H
zgyscXsr=QZWfabpRZfC28UXlhBLI)3<0XTm2WNXgWjJvwB2ep7$hbeXm-=+sC>?~*
ziMTpj6ekcNbOyd9TZFwJnR0UJj2)`-EVhc0SH|6Q)<fs@?cwH^JC#uqrzwSxL}W6M
zSU@y?^GaWOeg4OX8F@!s+7}mJ-BtamI1xNZ`y0?VzLp;%bz=1gMx1ohmeo{w1!`_9
zL2q?M54b%t-rn3an!PL5Q_A>WT<EI=Q<OJs#tpvo&6Wau2;V95gT9gQ0^fWfqn=cH
z{Yte(_{8%07!4m-Jsv{|smC7a!;sBTTBy_uEmvgp5^!y=FF{b#Klg+ZWoRNVD?p^+
z5G+76l(bECn_M2JzC`Y8{IAq~e-qt^Qbu81)Nh1Hh2VS=gKVFbxao<}+pAWE8X16F
z7xI@xl%FhmjpS7>b{nB~6}xBngw2A}nxdBGy-VM46Ua9&F1EzGljhf3DlwR>GKj;%
zBUqLA!UxLk(wB@N)8BiJ4!8p{XusOV`s!0A@fn1#nMdAqYAT=MLvyofzp51s_n<p(
zLebtsuYjF5DhZQGal!nAK1VmEb2`_HfzVSv?v)q>q^jh9BoSsvUIAo$W(;B)2>b_%
zc|*uSpFp%Hzb$SqtDi(!55D{U>#x4szkC19n;(C4q6~z|ar>e#K<-%;rO_Jnyln5$
z)Ki~Q0aG-n@#HnMVTMQ@c<RUd?rY4qd8J~do1MFV$(8I?j4$wY8Fe9k5Wk2k`9vG_
zI+qnBdip8XF~!PFf$dR|R$BPN5%w~!<86&~T*bgkB|tI6In4GMWz@Q1^Rwk{6{EAx
z-?+IIj%yfn8`48y_44w75D**Yd0fLM+cNN7tT}(4r~AL3>-W@1Ji^tx{JKZDc9&nK
z_t+y{xj?m5_;PUq2INEK2*C4Pxogd`TYtd-qp&RwD(W}9xFO#GlV;HX8>tP?v(~Hu
zeZq^-hzO^sE}}#!tp)sZv58ubTH7U09I}?sTI=OuTIArtdDtW??Rl&q>bwgwI1wKa
zwLhyGz`=ZyRwezvMM;+n=L)&Ot52Q^XgDFY``}+BA<4UEo(juD-M7FI^#x!>r2p4B
zB{QKf-VHf}9^W}$?Z|J+T7gGo{73`|f|jVsN%?)c?OO{rqWj_}aqne0bkL-I)Ja3|
zMyP$|f&~$9(y5FVWvxtChXRUGST*(^4~L&tjmkDpabq?T&&0bTvHmAHo>ENAFeT$4
zkFduDSaOTwX=Myu{ag0#k_Ub0X!2u8dm!3h;c60`uMI*Z34{|b^Z;)xLLB*9HtnMB
zzT7K=XRl@BNMJ5LCC2e1zO`TjKjKX<X(*99mE|EhL`6nkf{(m9(@<I*Hd~mcg}yd+
z2ZoWPJw1B+q?GKDR12OjYlgtjXqAQH7bo9pe|sghEP|v_g+5CR?!^WGRu0m^s+`=<
zfRr@_C`C*bYn^h6$o8bg%WkD{*hQoY=tK>9X>mqvp<ff8lX%R~J*FLCgNVxM?~L46
ze5S<G1#1}QFq}?m5~Z<Q{imH5gvyn;5lAI+zo<>5wPr2Q?cGj$*K9zeGa|bTtwi6D
z=>FutT{c%WDLInmhXMm+K??X}T_x1-zIoMM?WQ5Rzr1d;Zyw-lB45Y%RT}B_<<-@t
zDxN^aNJ6NrRJo|+P&?P{)GRcGZ1Sd&s=S6w!Ge6OrXmnY$cy7ku1p>e4o69my^&m7
z0*VDW_YG8?et;d!n8=l`*+Rn<Ldg_ft6cq}2FZYWjUuM8g*Zg{`|F1!atu9rLf?&a
zWa2zdJxbfM6sgxO${s^TXJ&S}=pwtQ2o@$N>Ok)=iz^|7a#K+GnmB2LD_Qp~B3SrT
zSQV@d3GJD6Y^EzUzEEy08&sCaBe5`yY7q81$7<Iq*H6h&qy3rH;hK8BW^XyLc~hQ;
zWZ>aC$aBhE#Uxy~ce5jujPmJch+eg%Sm!0K9x7$%+xRAFc`~TL*y8Tiakl2JX@x0^
zAIj%l%Wrfpk*vtHuE5-HNI+(o)Rp0;?tR{oL-VCSe*JLY{0iiX{OFzT%vgk5NMXSg
z)Q&b~76BZNdZ%U8SSBR5hs)#PCi?cO_|Qj-TVcfoECJG+r1d4!jv^s8uY7s8Q(xZg
z)R$lX8D0wY+rK^(ceVOY87&>t=b?*>X>--BU6@k6?sHSV(nH4R%wFnksIBwa0~xa<
znyI8{%SUAaZqFP@ycjQ70yiQhZk2#jN#;P0#W3~5`)09S9kfQ?G_4o2ccrp2m1Ium
zx=lWxzQy}WE$_dOO3b{dH+gvzlg=K8A_^*lf^%wKOp-G24Zy!gu+|f@u2RmbAJp6_
z|Edj6jpwJE6>-k1Lhyx&>~1tXHg4{VUL#bDpYuH}s$AV~lkc?)RS_%+h{6?38u~Fo
z&@NQ9+5vOJanC-!mZZ(cw_m13iK|$xQs4U^t9);FSmdX8{_wD7Ic2!AsJhGD8ntgo
zsmQ2*F7DE=_0Q;+LS<lMaUpn$yvB3rwV@pDT(FN%SCkvr>E#)OQ+u(ZL{_7S6)_u!
z#IeMaWFsrj>`hj9tDcS9l~AX1*-GtJ7GZNXRPYrAyC&sDM(B4Z<oMaHPvm?<^Vd?q
zh7IQHP}g{gFFouNAudSIh#{S%3Qiwq<B16LNb8xUt?X;EVVR6F#{d*L;ofj!G|etH
zV^?K$kx@B^iU6;KbL1!s^`yAa8(qcQBKtO~wJ2Sw0bI?J(svK$_WC~m>h1%~k~jCq
z1evz~*{2)09AICJNF|6G>PXQo^d&p;voq!gvSRk4`5aUP8>qJyuLZS!K?WQ<2d8_3
z9gMa4n7o$!u%szD4=PX;a3l?1`|2Mw;=OKz7B#Q_yt-8_iJ6Ekvp;sb$%`OaawN~Q
zy|ojG&-TWRvh&%#r-Lx(M=U!b3sgI}3REZf_yws1>4faFHF1W>SIy<{G<mkqnXuGG
zqs8ECpg`k3$)g}^Qol{mlmutPn54Q=%a(pQj1H;<ez%hvcw%1z%PW3LSsn=*Wd7p%
zsK_eHQ4CdC-h6A!Un!;A?I@TPJ)}3Ox;p*Tw9zCh#ndCU0Zg=U3Eo*lcSWa~{XqA!
zp;;y`T6In3oQ_m*Mj0>+a5~{jvd71yVYZG7?kB3R5QO4CixSKve0$Z$X-RdW|89OD
zI3bQ|e2|>r1EMa%P*;hBo8C!UX4wRJ8G(;c+QK!tQ(K;ywmjd~X0$>WDm@s5{SpPx
z%Mi(Q;|z7&W{8ErtVTrM!iHFA>x>4PR`hUl`KwkjVx>%X->$G2DcaAQ1TqCqH8X^+
z`(Wm|nDaL)sD`Vu3MNdpwH^AokJ)_l%&TJRE9o$2AZ5ngQ%hg74>Fz+YFbd@G)#O0
zN7$X%<8$8h4J{gH3WJ(MI$R5Q(YTEZ4^q?Q`x&U*xJ4-Ao*$HjXF);8h%^>O*?{d`
z8+R#_?{;zgtnFr)$Kb`oZwRSqT~<aP(l&_NJ=WG4q(NbknI5YR4GL>eR4s{u`f#5$
z`2OSJYLGRd&QZmkF%mis9<;e)AAO|y-Fb0B2o?g0j9C0}Mj7_di!;}jNh60%Q6Vac
z0+?LWS~-WXx?3D6tyJ&Jg$;I$Stj$Ukau&qM|+jxC!_)x|32oHS71Yenn5hLzr4EK
zz>sp^)!-6~!H%NlitIUm-kcsUozXiyY5{@h$xDijJ>O=S_p--$z2eG1*hEoUhxpKd
z`SM_lLE}<aRMR&eagx`lJq|HsyM8W-?F6?&fnv~?^pMZYC`72Y;zg4JZjArgJ7h98
zw!|E^I6q=&r0N({V#-=*h5@yj|HK#bA0HgIO3n}bhI#~7k0`JO@(Py^CR_;dp_c8_
zw?#4?t1l~y1}s)e6iBm&WC8Io-}KX?s!!bWhBWiqm{1pPQOpMj3r-EGj3@A6SBK-n
zoyH1U=&w3diO-R8%{*nm=V(cr=n%MeAnM@96vJhb`-#0HUa<1vgLuJ0{*(8ML${1b
zL&P{LaBbs`y}s|^0?Z++zx1&<enh@r;;{TTer@i=fAmgXCjawA#O@Wei12*yZU~RU
zFb0#Y!F5PfSzA)w9VXf+Z^f;3d5eB`dFzKi9v*J$qn4fWUBE+*A49JDKG*e!!3>yu
z4Tq;s`3Rm*)-~Sm(brymqhosd1y=I-zC(hmza+SC;oxR-cHsE|njG1KQ@!^6ex-J{
zIPT^IpH}sYiXRib0}&Tba}C(Cco+30`E-}ebPg_6PEoOs`4><$NhyYrejD%{!sAEO
z<Dd3GhiFc{yu_tYRrr$0^U-vM?j6>ZCaZD;GU10;QoMaQ?s1;0D)Sg-bT}ZBGzvp@
zAHzPlLwcLKAk~|ftLqql^G{h}fjUq?_XDZ`-)&J;6;fR0`SoQObb7Ko9a(epvvn0Q
zb5)4=uffK^n}tW!9AoYSArG*0L-ZOP5OIz_qsoPRL{xiiA}Jxv2(XDMMm`$b!%+jq
z*NmrheWuJpqX?BC5G99FZxIL}fEWi)`grbQKTcr3WFITXirUK)!SQ$?V=C<^J0Q^-
z2YVF=K`47*4>I7#ruwNNds;)9`JNsdE6|Q){T4SLh>rXyKfX11HP6t*4wp=Dw-b`x
zSwW1mFb&vksUeGA1eYwt(U>K<0A&LoE;ur4xMb4x2{M^AAP_gQTswG1plM<(w=4o=
z3_Ai@uHYHfGC%J$i_4fmC+LNg(?pc|>C;S&{}+#4hm!+uyzO*9R?m1$j;w5mBF12w
zfpVi}&Valku*k)2FE1|i9^_Os`_nB;P<Jti7Z+mlfhzPX2cvq*-u>p+d)W#aR}ae`
ziJ+_&?2Zu3ccD%&aZ4_$@m=5C7RcAbZ<k{1!0FlG>0oRH_4sMqTc0OD$_Ba}U5v5Y
zGJbr(soY*2e!)><$`GQGU<{#jlG5-MOP5CXbbBH^`D)*6XZzX$uqb@4F-1xeE=FV4
z+g+}!R}SKMvtVWuB(<!#J`f}QuZBo8YKD|lFew=Thm_FdIM8sONe`yCJ$htMps_uo
z0|}v*<_>gBTuIH{O(6i-8Az%j&Mt&Jc6)(FF}~@K(Rfn3RNJM=IUvs<ACi&}FpJK~
zQ`cUgr5muSoR$H<oPhs{2PO34RGdVn)sJr3m#<`*?E&e#{BW~>^<D8BzWr`bXsEYD
z|CQOjZ3<DS6C4z6Owk%hVWrJo=F<FgadCH7NT7!lE8;X1#TGd}8G&a}SDw&zd!C)%
zy92Rs{UEC{5U8^x^+2)p;Nd~Ra>WAobX__9>P{@^*XBMz$}w@o3<cdUQK_t0kXPzq
z#N%RPq@oM#cE%&BuiEUX!5?|#aekH*MPIa7=`nUE`WES?p%3{tnxVO7Oq9U~4es;c
zZ#2S63&)<oF@3nYqAm#o{;MkjmU5eG_H8!<dWt9Z9LR3K(X}N3I!R0ICYt2cReQqV
zK*OyJAwx!iB{oe`VVX%X+hdRR-dK|a+K#G&YJv=u0AgUA287cHR!QN?6F+ml><t0K
zWR{5z6V%M323Em{#32?SA%@5H+0M6F2M$)JDGXN^E-p|IE-o-0`uvcIeyu_2!D_y|
zM<;m;0^nPY2%@424l<Y6!(Q&84<)eMln^0$VFD%@NJl2r)kpV4&7RSB$EwkR2EDoY
z+0~x3lCIk<|4KV)wbNqDGX>CiMG6a!I<HQ{3fCD+HE~LgP+l1uAjH2vKJE*s87W?1
z$k7w<_XX_OxXT_ptJ;V>Pgw@e6~Y7DGf7y*==NG!eryZA__JA2n3t$(UC`^Z*+2iw
zK%OKz!%R(LH@1%$*;O4pjT@3Bu#kOz0l-Vmthft0oj%bDc=(rx*7wy4*8O1($5E35
zbplK}6vCBcTR7KciKrK$kDGU7Rx6*pi1R)J(u`NtU`KLh@~}CU_16+@oaZXV@BvI^
z5%!5swij_AtUd=ITduwmbE|`1wkOf-z<)8GkHMo)K9TY$Z*ZUa35_L<M51u|w3?3*
zT47|@%%Cw{_;<GxduO+^{t4!$Up_zT)TD*ZGPRO=2GsfF6;JOglw>e>#(1TZ5W{Y*
zuP55#gobS=?czDBr?W1e$8|L60{vkS!GqKgbR*-C2v`^BpC5D8&E<w{+HI>FIVLn&
zMLC8bMbl{ZY6}^H1l25afZ0Q7^%R>w5ptzSe`KGt0a?=$;%`t6a>4T^c~{hIx%$UB
z!v-xzTD8m_pwBs6X98H=wfNbNw8014778#wB7Tggvdp!7T{Q9)#*+9eNEZTQ;#MsD
z;{$+OAK^g>$le4j1fbYd0LKT);>cMrLmT4znm|-x0rSEVT@lxJmc>%TDzz@o^{36A
zTF{(Y2?=^QnE9C4Q9fY9M2Q0m`f0ts<OahA+x&4m)G-7I43b!dhZ&X>;@gfPaPA(}
zl8Ek*6jI!w_#f_s_G5WdEAT&cdGL_xQmz#ecSD}mC_Ch7IS6FW3S|k3fZ$t;`Z>Zl
zm$hRdzY)VAlz?-AS07wq9p!jRG7b3*4KVL*o=fCHB4cvgzy8zzdC30Lo?9r%XC%+C
zm{XEc!<zp?Zm}-JKdxS=hHD@iO-zPCmE}u#4xT33La+{gJ>`$)l0E9R(Wyfe9nk3V
zoI#ANE;?YzYNj8z4t-KkWdH6Dcl+i_5$+T)`2wCt0)S|iQFmn6TjmS)PBnP8z5UsU
zct~CC7Z(b3a3{znCdP~kE>N)s9?acuN+@|Pi?E9qh4_sUYDnPs#Z@ET!T$0yb%){C
zf}&F<nc~#^ZS_bjv$`Qr#9_^WNFM4`x0NLYc&=VjV98`u6F}ii4n<+PBF@dZo|$`(
zKyrhM43t4cZ3Nlw!{tE^sTMNh)i;<;vvY}$xpn}nKoVs-5BS^TUoUSSj^ArgAU^<#
zjk=bHqsifbl|2M|gS;;4rb!)O3p+P-qio|6VfC||^D4O@ZSfSAstyHv`)7~>B~oXU
zO@4pY9c0oQGD#B4y@-qr59$&O43ua2@WOa8kiA!iiItTy=@gTmQLk^OotzLz0jT#W
zh;UVs-eoVUBla2QzoE`7LO-G$RFbNV4sh;^EsYuA(ZGNgRK=23ri$S1nrr-ewy#5C
zARF-$5;}E!=%b@65HY{}Ap6^0SL?okftpjMJ}6(L1(BmJZhS|tA~dLIvK}&ZFm|Zf
zFT>_HXca4+L;~u*X%nFI41A~U={%j=;+~9!ANW^UP|8uMMhs(J(e}}H!Snr-+j!L*
zIrI91e()ZB&^rdavpvNNquwmvJUSEdwBb)OqO$Dh5D#5VN`;bisa6Wd5<;5rzYmu;
zss-who6fsVFu6QZsi`EtNiiYIkIGBRQ%TyxGw<Y0AVGU=4+%r@T-9I$LK-Ci=e@S4
zUA*ISJ^Kg;(Z0SE#~1)RWZ#gV83SN~iV6{pxu|xsd!{XAATXF|fAr$Ihk!n(Nja%z
zk_T(9Ik{Q`<#U{Xyx3Z((5|k8F^pzIR>o@c(2D@*#y>fG*mV6|J-ezbBmc8O<`LE-
zQmOU*^F5|x;v&l1iL*gKlLCQXNj<63MK!U}>&q7+E&?7L02p)yFpJ`{;v`nNLzdcz
z?|!M$GAuFLdJNVN2X9~kAf+VhDfd%qgPYvsS7}R&M9Jj8n!7_I**qka5xxj1e=8Bj
z5){#wUPFP0?y9{aBrBFj93?QpKj3G%Esn=uYOM^4WIO@Ak-!#DViAl1bq>i2ub+Xs
zFg8f1EYolG@-wslN~kyks`IH!Bx)-3WpX?&D~<Zp90;qerp(|W-B!NSISJ)Vy>G5>
z%^oJP3PUxDsl>{vQj(wTMeEj8jhuPu#_c_$WfjO9NDh;h065iJQ!Q)yNk>^QzDle3
z7>8y2?&^|)bIa7k>d63gp!`U<%c((@`qrtNGgh7|Kaj^%auEWBM*-DBc1oEu2RDFG
z>d`FN%PBzHE-qv^q=HzTMpL1@W(s!Ip4I@Qk{O(0aI}1KC<!uX1)cS=AcXB4tqP~Y
zOIu+k0)D3gqF6_+@+b5}bzkLe=mB%GJ>+2If3{CBO!NQQy|9Xae4--}BA|ozm<z1S
zo-Hf#nB-BMVbqp35kXK<{=2JvQsh{&lSF86E1O>>D<O{XS3nj5_n@D`--Y7aU$-+q
zO00_jZ&Px{uK_mjsIf=u2QXbtx5@WZ{k=R4X|VpC=VoTzsVX<gbIm_h(<opK@j!a9
zpJ58?17bxuVFr<(3jhLS4V0^J6wU}IZ8~dvv12@@#Uch>b!ow3o(hMkxchJn$z<s;
zN*iG0flz|hs!S=y(Ek3xWOUD{U+6F8av|m%CHaK2nfrd@**&Z7w6~K<0wGnF!JJvc
zYsc{5XE`Anb*tCU9h2Bc{c;4Ztq{QD2^Jzn#6UJ6Y(ls%hYMW?&^rJxNmCM@GbF)#
zTfF^NspKqu9rF-(EW<$RXq!PBPR%nU22wVtjBdGlqIV|JEq76B&KaTS7z=;5Q~7z!
zv*hO)^moGZCZ$;oOQw^Q-8M6ry0Nl7C!PcO4rsC_3@V<hxBNwgK~)dUo*s0p$N`Ch
zb1KCtS)ifx>p7CwW%7@_A+xWdIzWZw85C-ed@6x*M6x*LSsUh>>8Ct<UcV>qEVcgU
zefVmOBCVQf2kydvm`uob_l?2{_gV1G?Qvf=_rElauuA4d083y4_+p6;Az{|R9kRxh
zLZe0`R<FxPo?n^Riwo(n{&y79m6ln0M1AXQ3TelCIWVW9mJG`xhJK3@79xJGIc3-Z
zWEZ$N0=glrI9V-EVQC*Uq{Q|BW2OO+fh^zz^<re#%}$ir1dEH_uK5?-%D#VOvjfW^
zyIq7@2>d`;kh=jyRIS1h{q+~y&t|Qf{k$z}Z#L<zEwU6O9dfk_Kd-RVI5Y;Cai_Xq
zbYSzt$+~z%^W5YyGJ$iCn!C1w+gy|$)2K(a<;=u2FnWpvI(CmEANZIp-`3JY_TnH7
ztxG4vpp-)!^Ii(21c6PblbsMqN=}^XUUFh5WaE=9MsiY(4wM%9aC^k8C@Tre7~*2d
zFYqE3izgh;q!vADHhSSVJr1Jwa3xy`ZOHdg5h<7@BSFYQ<igs4H*g%jlnk>?q}Txp
zHxE!djKx53uT&G4XLO_F`eM|JQ^S>U3hePyd}PQtc1!Y@VUvRdn0Sh`M_+vW`RNMN
zz8#<B%(6*Kq!K599f3EAiUwJ?1ebp82yO;v>2x_|0@Y`hRLOx1L8nhbX9cb%OUho{
zzO2j?j<jkf?6d#JDKa0Zvc1N<YLEeWlws_tnxcqmY^{#I$U&?Y@oIyrA_nandUcT2
z8b8NE{O|uZOX7e2=hWU`QB2J{&ROZ(8VnK_nE^ox1uN)qf=J{xc%@bDzH<)vPo+q#
z&IX{Tf-!<f#}^t1IkDThRk?G%`rIFC3(9*ZepcJ=6#xQ}XAA^h1h?|+#GK#2f#*lb
zCjpI%rP|^c>!Y))ywG~GTf{a-ck9wNf-4D^ffj?u0FOM0(t^20A)T<|?XQ}fSMQqp
z@0y$MZ@!^CTh@o68OK=k1NWLAUfxs$c7#KN=Xh(9qS;jVo-qA1gZJPLdD)BRtKxTo
zHag7PG8CiN%~xGsLE3&CP~I!M_=#CaR>V_41fw_d9T!Lr@`{psW)x`DATlaW2q9JZ
z@W>2RAecN51X1qLDu72)-<ssW%KIOi16$+9!8@2FII%%)HomQm9#In>B>IObj3XRh
z2}_V^T5$;*{oCdn>NLy2_L$_NK5`6Kw>lW0=!Z!|1~AYg;+Yq7^4S;9z?Ad@vezg_
z2U<$N@tD;urleZd&%Dlt&0+;aF!Sayu^-^Vo^P=YKGTqtK<Po%q^LG+Vl;gbc%r)-
z<EImZ8?wsCt)tPzc@TX-EpXDfS!Ji>#G7A>>i!++gKv$aM<&15924zLLZ2Vs7i#fX
z5qGP^HIF5o<q|OC?>5I4nX}tjnR7z@(5jeQg6PC<*9D06cum?Ut~}FDDR{(lE+8*)
z1VD@ySz1+7B8yO}7E{Y&WXpF#kX0K9vx6LQf;3Ry*)pCP86iY+?xmIq|1}6U;QPej
ztSIBtUetrg=-7yvjLvQ+qCsztXY7&NqBKbqr=(YgkW9-0vn^7>Vh|ub@1(JV`pw~?
zylURu!0>37qD)^d#>3tOdxMI!bA+r%WSJ~9PWbNXsnw;L=#U;fYH@98A5mUO$pzLo
z$|Lf2oc2i@Ql|}PEVnIRCZY;zAa$cr8~aV7m))6RO<-|Tu(W`hNoq2&a2QCN=N8nO
z>v^@st7j4j1LO>oDb*6LC<8Q%|2W)$#dCFXp0|h^>6955<B3~XuPnX{a2b`C!k&cs
z5BE|6u0avO@j{F2#gk3i*9TO|BYsCoITRS#{dM!|hmQp*oY&tJ_r>e~7gWyA1PoR-
zv1%RisEhFG=!#sD;tkm2_GFemNL-V`V@^*{WhuG?^NnNMxi0TX21mHoG)RL{RWZ{U
zT*y692ucZTJ7h!S;L%A`5;784Xz(kNSx5LJW@?6d)CdVkxUO+?m!cTBxcJLKVFG{t
z-4CDFzul-CwWO90Q&lBD)L;3h)Gy+<l%OuS+12Mi{-7e5ZWNQ8<bc%I0(fvdZ6;ad
z5gs-nanc^wMvg_1*!T#204sBF!)tKX)ZW?P#hkv0+TfOPhHbe5ms{K?vS8OEWPT!9
z!LaxKN`<#wwBU6H1fgp$BvXOuGuDH1lSPow#u(a1B=K5$RA$ij`C(g<@av)MtC(eN
zPj=(ImiW~#e^;1&T|JM{Y>j7Gok|;;AKo6M#E_672s9p?MFnoq5OspT+cv65B{7Cr
z!Gu{rK$vz_$A7zTB<Gz_6o92@v`LlX`9zBKmt`o=2AXs{wBWXLE|Y|XvQI&#PW+I>
zTstg!eRm~iW+?1mB_h`qN9m*x6)`cWXCl4y?o>;AU<@pD-7O4Tm8o$9@&nlrFl{6f
zu~REc8^Rj01Nffmr%VkOGLf+aJC}$*w5ODswXr~t*^72c+{XhGi^G^V+cGYRt3JfF
z+K7V}lkmy<k^(jlh<HZ<)-73imGW-TKI{k9C_d+wQV%M|b&vFk^;Wf^&{n7RC5XSG
zkB`c54>S$cH@Sy5!!Zq)Oiob2hfi2);k&B?=PZ!p_kCd3<S@!xWq`VJ>tl6!x!b)t
zl6ch^V5Cv3H`k4J+bORmUiGzry{jD3E{^v%6{22<c1j0E(MQCrwcI1D10+ID?mtOx
zDdAq_oR#nHcJinjubp<sgr|*HwV3Ib+V8m=1(CO2T$q6x#3TP^WA5KRzC#>MBvsd-
z83FkN;_{$F;|}O<&NX|m*<L1;YNsGbU>(k>y2NOz$z>X}c)o3Fb|#%MlOaOQWs^mu
zK#CyXN*5P`nL6DE`lxqt%vNOwNjQm*9!5?*63|qN>NA7DZq|ZGBt`n#lV^MfodK&?
zwTgJ#8(9!|<Elp1gN}N;dVmz$pcSc>tF-|z`PCJ<^oqYEBBTXQCvFzOuL^NZc2{4k
zl;M6dO))ch#QGdM&#8mx1KEWHHzHbm8OM+~b$Ho{_5X!tFST=H8nC?Z&T3bJ%E`DO
zp8y=ieSoT-l8sdc>|=e&2&cJaG$8z$yTRrNI{d41x1H7EOyJt@KPpcuZcL;#`0z<e
zHJZS`*^8RFd3lh&kRi82%5wiC(sF%IkeXIxgowe7jlq%_y7zT&o=v1OZYpDOUPXQw
zoV3#&Khejxm$UhF5Ji;Y0*a2PUDRi+ZVZPzi7kUOw)>JCud=)KVI@b9oS<@OLog3-
zwbwx4NreW7wp<vNvnd62x5EN>EgApXKjiXpoDy=~5MdzvLKW5F`(JLFT8<buqcriu
z*rTqq0_}^uJfw)|*@ILv)r!sz>GC{HE*gpdZA*STG!{8<7)S>xqNBP0-)H`Rs!fuv
zzHNE<L|2sI>%M9;F-sDzp#0|KKn8H+=}ff2cRO8vfk_eeAw2iwY=d5c1~#9Lh^aM%
zOC2ELx~>d&E~MFi5l#FbkUQBY+*LBQ;FuSmXyviGyHrT6ED<k=a&VGD$lwU8*68rE
znjGC&%@wce%w!iWVUnU=`OrVaq>_@GB6i;>4PL!$-M}I=%_&F5zBI6*z#_!dBiI^8
z!qi|dTE%#S$wOLZQ>f&^BEY@YP-&G3vlH!8SGrd%bhLZEAj<<Zyr}SqM^}PrB1?JU
zsmx~o(+!_&x2R6xbg!x?5P#Z<2c2Xe%0@v51<>0|kmZR^8eIC|)WpSwg5M$~+XaUT
zPT7;6C0);j)}+;7mc>4J;w2=c*t7_c!5ydipluNLHLr=mun1rc08S~Wab8<P@$jp>
zLGPh1IGJneqLE7D1}8}pX1jKBwN#7#FP&m*v;VpqbRDtMeFBwPT;uK{BG7_kMmA>5
znri;J<XUo!$3Y2=D|XaQQ+soe-0f~gt(Z-Ff$pdp&eqgz%NmGX@M#hQCGAWco4?Bt
zWkFR?jt{4?$S%pkJvl@(`SybXg9LvGU6uWuhBam=|Hr#k_-<h%=*k2?)=vsf0BXrm
zeD?7C;4ESL!g(6!qTP({>4t2RiR(Jwi-c+pfCzBIfY;M9`que=N<^3<3OQWGD<r*y
z#h?^=Fjy%IPG4sh2c<eW5y7g)O-7iv#Luy%ROf(_hw(^x!fy8~nalE19C1ST_U+|W
zGuf3C4n%SxZ~14BsVno4fjifFaLqs}m3l&D*j=?Ru+L@J&3#ehK;^NtP7@;j8Jt!)
zXoRtJJbgg2W%9LeIA=nfS3Cp_Oqk^yF(m;Fh`VL~UkZubzI*_B4reV<G5aFE>VqRS
zxxT6-LdH`As7whjsyccC!s;Fu?$7e$67oEL+(_w!{BnJ$8~OQgS<8<P{Mher@m9)z
z-I<3}tN8Eo>Zkr!$kL8-6OK>3%l4N&)wY%V*R}n#`lb6bCY!!n{i6T82WVZnHl+zN
zeQNf;VtQWv)eN{TK1RTxArO7C7ha?knSc`%d_n*bXMs4a`oOyTY1NoXA-4ux?M#PO
z{O@*3JKe#qs90TIol)XXrQ{FdT#S>%WXul^znC)Zy)0*nP)fKKD9i-=L@{QoE2@&Z
zYt(e9>W!hBBMX&^8=O&urUB50*FvrCX9pS3u0)+E$43jV%!soA^#&ISWrXH*)Yq3w
z!L@PdsvdT9A*H%6Wc*hLxB_Se`O|`a#t-q}j)$ll;3Q*V1mtm}4W~ryr?*Z%Pv3|s
zK_WnWAJ#JXMP@!Qeahz$wLOrTC5;pn5I-=0*rdY{aPO~A+S|R(YKg03P>{WsN-$B<
z)N$8NJJyW>sV7iu#;gr;B{`(0w@yA!2P$&30T#;whAoAxOFebAZ`@?Rzzj=pou<OJ
zoKd3iW*{P*XthWS5yK)+UP4+_!ZhB%F9-mrFfKdNVyPALf@3P%EcVR8d-|euS0ZYC
z%=J3y4fLFNARZO9c!9h!&y$LXjW!51T!_{m7n(c|=CHhj^ZJ3}d}9G6KFGUeie#&S
z-jz-I<A9oxiPj~(Er*0Xd0%46eVlX@BnC}W6SuNR+iL#Ye!HzWG3D+fX03Lmy6!dS
zb^Xk{H<*WCW&w<3HM#etC&bml>#0_~Qu>Uno(zTU*X%I7OoN9AHY8G#EC=C1BP2#5
zds^HE?uxZ?VrhvA#>j1RcYS$0;&q-z&8@`q<I$a~g0}=ufG}T7beOe0XPb6{Hv__?
zB*z!Ujwq=~78@u6i_Jg)*Bq+E0H~=&P~p&?6WhJcYNN7|_#Dy#hN`R#!g$8ix8Jl+
zpb}%!fQTHEj+7duKh{OVld?IM#2|Td1=a?1#Vp2uK<Quz4&96&z#!S6E}=yfj29`i
ziU(C8*@y!BG7E0BLvrd}VR6Hw1eZu6E(3Rms9{)IYGd8QwIn*AUh0nUhyeM8N|6-S
znaF5Pl}v@;%lu=3B?aj9@CbqK;myv!RRpiVx91T8FA1t}gmvao@nn(==Drdgn?|a!
zbG&;IfJ2l-7i0l2L2^O#6ANnuLAK+BJahh2;#eivL=~ZSVV0V%VKe_3*zAP!VW;*5
zmw?Wy`8QnPFRjZmDb#XBHH1wNRoB=MgV|4_?Q>5S&iA(@k}FT;(e5#r^~m|aW(7<a
zb$P~*#;zPZ*{vLS!3l-nHy~>Z$AQ+v#zJK9XaYc?E@PA;n+zmtFk33@`58aj__MAL
zvp{98($p)`25#Ir=im70gv@yD|D>hVYlL~txI)G-qn?hR1*b?oEaU?$%p?YI7+UWf
z_Fs4$=9{kk1JQxr%6<s}VDgYQO$;Tl0l|6pl`}l3C_o~%BPA+AcP)<D@j*3n<e#ya
zluP3MZ?_G2VRVs{7ZUGCrX@axn`d6Qch4j^fi!eafh~&f*n@JC<Wq@6=u6fPVJ>E#
z@>zLxm~ekUS-ZhOAFsUbxs+FmFNS6!Nl73`^MbVbmZMUAPOi;;&v`BkDMU<L+?*Lu
z91bV4D<sti#XN}QaNuhp-$@cy8BVZ*!(%FAZ1>btq80EIqd~O>bYEE*@zI%+$$cur
z^K#i<Dx4bBNgu}$um>^e!UE`OFD_}g;zc2OLXz{y{P~UA@$2{e=_Qn1=uY8MV%KA}
zk(I>?>AWG%N?d9X(w%l5b~}~2M?#8Z(COu>A8{H#W9}@xw%32hFPSwZx(Nm&qH2yu
zHRxm`rBvVJ_iHK;omf)#qFqz7Yb4b&Mbg#aiUuMRY$5RZ(?k+R&9##+$Yt5?@7aO8
zA_u=HOLIbFRX|z+QoOrrUm}afdb<YCQgh_-Fr)&60uid+Ds`XecP!D5m@_lPD})R*
z@U*h`+}oY4!{Ne)DZuC|X<O1CwC?@xDh3J(#JilaY%{FGUX%<Tu!AfcrlBOBgt-JT
zW2*6V2UY`#F^32NRDh=inub9~#$WA)0~6=w9vHK#F&PQk7#ZT4jMvN3j+tFYe*7(S
z_d{<4WRkdexVaK%d|gz8Q%G4s{Q;a!=a-FT+vE*?Al8EWnudgP{7Y#J)H2y1qCWLE
z*hMi}nj+E3N+fsqw`&WFLmn-Hh4mSS1sMZMW}3^dYUK$gLAY)C{jMSUcf&8TEMFnv
zsYSyL`_1Lun;QyXm!y!GO!l6ofwUPOIyYf%N*pP&<%N1?T>r)iY&h#I0yQ4)3<^H0
zgo6anfyl6DYtnqhuM&M*dNjy0am&nFs@Q&Hg)zpi#;ikVI>$}^T}ZuKwL2+Zq&OW=
zu>i-XqLM;Mf2=<)rb@y~2vQUHhOLjxl(}PKFdQe&hQWO^=Yo5^KMdTz&Tin$uGUEK
zjo7qc3j>jg9}7}tU>p`sdixZtv=Ex^OPlr^mO#8hO&j1;fF_P?jPA1CsOm$J0DVRO
z7bHeL39L#$wN6C@7+iTNE|d$W;jzbJr0a(pkt$QL&H+GzSb>s^Qd<N{oNkK#Nun3I
z*tF2kYckz{JObbXwmn3UzNE1GmRxSe!y|HNQ4~C3c~J~R6%JHOHTq^Ql?O}9OGLD4
z#me&P?ps)1_WE#n*}tA%UizFiWW*qi!KeelR6<?}h=GH1+Ab}-An~Vh>bAaUtYBL8
zr>?z0rsCsoM|`4J`@6$I67vdt>Xq2%60glAw+8mr;a$_^h;c-gFLcj0_hJXsIb<*R
zN?_>5wI?cQe_0-mojM}fI~u%hDwRfo{Vtj>K$!$BD*XO+VU4d(pYV`Nbc47kq%Y7J
zlq_u<&6iGTd|0iW_WwPdYCRXeoVLxa5(kW+OtR$r0I|_hxy`Gc>(lX1pm}8Mc`&T;
z#+8*{Mj6TF0$R#=Z>^(plO1EyOGs3J<0a2XSrCoZWI}46yzY`DcdKbP4AFf@2j`H8
zoL+dD)~+5Yuo8PL^c>HC)a+>`$W5XXBs|_MKmJ<$R;py&AG?edlh(%#Kw5E&9DZ`q
zIz2Ez;I{-)5v=G2N;^{^((QEhW+{cJFK?(4na*6S?ugY5_NA!bNejL_CKxVN&tw~F
z1%umlOVo20R5Ix|y9>X&XWZHZ`U6C0Q{lOYV&O<(VxQf8FmgM3NdXWc-18nhPFXf`
zJL=#xEuI=>-CzmGq3W(5P%>6ytTa$?p>KbzsDMn9y!Al%X^Rr0-@U<5p1w#YhdvT4
z^ESZ2Ce*-GA+lo}ABpBDIMKz8s-u(mO!uWcmdG^!lTah#m7Hk3tHiif!zE=5tmw&K
z-`&?x5Xy2i>Cj!<Ha=!mXq6;=?!$UoxAwW?y-86Ep}nQfnw*tNaM$!Doi_cbMw|^<
zp|bZC*{%?*)r~66>#!0#R^Y4>Q4Z^KMis2W>|vX^NCtB<=O2qQ=O03MCs#XvDfrC5
z;!E5yq|U2E>S#*5@hH6OCfbVo&P>xA3T7)=3f+rYOcAL-MF<`}5W-qBFeQ|{d@OnN
zDw-8N(?&<Io`>*(kZ2hMprb3{Gdgf%T>*4D!_X~~5JrOTNDmkdc(&6Ph-F}|bnBmu
zHeBT=hDC_8pEL`>dyYdkI>)slBakDKAsP*^%3w3X3bydXuLQ#*Es*L`t4g)IT$I^a
zb2B9Pb}Elknc~1YsS%@h8{G_A#C}HOW@N11jq8cOaSfuTSPK+_Wq8{m%PUAHYZw7_
zg(N&<bWSi1-ydA=X#+ZJ^3zq>@i+2nl{h*g2w-O2#ih+mwF$+$a&aL*HZuK@{HIb}
zNWuVVC;{s&FU3_M7i@mu+6ZHe6F@J3z5v}Z7sURV5mxQq?Pxci25GmveQ;9A;ys#G
z*Dd63^XPryE@5{h{@y5P(}zrYCI9PpW>k8CPYNAcMjoYf?In)x;i;B_k&6vYa2kOC
zf!yF!TRXTv30FMXh)7{u4&=p{97R=tCP%^<+GcmvE`d)+5kF{I>VvFPQSz2nk{GK6
zlUk125H<%<w_2Qq?w&S(r5cR%YJK3iOK3#IH25~#6&f0e%;iBw2HkK}miDZaFu1!`
zM4PB#YH^QC+fFR*QKq-8XHyMkmD{q|ZkbCp2e}7WMHS`z0;&Y)_3@yIRMw>w1l|hX
zbT0t?2m~C!fZ3Mx+fNG;-VoRQbrD(ac7CHSy}44rSN*nL|El1Vnm7$%eQ?fVqS}K0
ziM63G+4c8{<~+))+DofEC+-8T&}b(t&AB_@Gss6qHtAX%CtSW|u_DQaixOyTkWz6>
zCk4bbePn8cXO8tMNipOq3!1%(*f6Ux!7%dnNSy&+CX;aS<Svnp29?3c*SR{TNiU{F
zp?r>_M?5B+b(Od!OU?yu>y>H~NBa8V2$+RB2_l_XB5Qx9IBfPCq#vTngU=sBTY|By
zzhPFVYPv228z184tLn3{E<NvdqiPuCuc~3wb9A;HRW7yeWb0B&j&Dm(j8R?BAIK?*
z3$_vRh+qPWJf0oxSunCiwKsnw@i>8_7js7!Ce%bPDNJZ3D2DPyqx7X$5BHafMtnx`
z63vzuc7lbt8u^e&7ozo^>+>2ZZ1%a<q?@EwLAtS29yF0q&*&EG((Z1guZsVIsq8!c
z9aO7@9~yC|<YZ%pIhX_BxWHG5Oylo*{YWbCZiiHCAo@VOH^27lN+;kqC~fcqi6w7Q
z*0<Pq+S~A@(M;UB`l`9QVo~t#Tw6IN>Pk4NsQ4E!9o<%i&SDm$Zt_=m2GIWHd!Uu8
z)ha?njHyYaMq5a_Tj<U($qV+9)Fh5m&3%tB&mN!R_2DKh?!m>rl*yu$-h<DCO7E1g
zmsHo7Yr_|8TL4shs+WRoOB7x}e8`TWW=_uF%TKxlBF9@Q)~8)u6n5IhCCfoOz8K0W
z#Z8oe@|r_w)g}o=upFfW5}bbBvMXeTF1jAf(zF(7=iE^i=?&8&9xZ}_YUFU+!F7-W
zkLOcGAamJYrXEt2qHy$fL~Fdw_np5BE{eU0*~MFgE=JZRoLpGxI^!nNWo>FV%W}TB
zP#Y3|plrzDF42iQ4N2YwjL|qrd5vdQ7%$KUmL1$D?OZiJdgB_wtJ}uTn`;ty;}AR|
z-I}_@o9#B~<+rFhZP(g5Ic(XHH}C~~EkBg4qy8WVE*TIB<qRQ=&VZPrMX4*FRAinZ
zZ-iU3ZOMKkc2{Ht+P%n|-&b62k@$r18En|H!2>5Fk(@-pB=9Bica6vO`*pz}M*Mya
z5O2;_7iIG+yb0={uLDqc2&Ph;9s)Nd)`ndAeb+)Vz$Kg!B9o1&JuJ;#)8b;0A8L1^
zf51>mbcke2gbZOh3g|<L4yh}ja(A8~v7;->0%>(gCcB@IDOwZf4kF~ET<A}&=aJce
zQfI)63*1-gWct^K;;w$~9*Etfg~!5qsJ<#E5Eex$05u$u9iu0jgRB*+h{ZM3!zGow
znDl7R18twz<4<@ehrOL67@2X~kkC&8T3uMuXe9&^ECC9Q(az<Efiv|uApA6gfKnKV
zOq|SkD&RO%8N&On09lr<N4+#S0X1Jp2~wlnjc)3-JfjymYD#MU)KPs&zFbQnhNN#C
z&vk{*98(*op&|mCjk{dle8;j=Dy@qi;RFQKh{#Rd7#A|6uKlKFMjkN@lIvM}2{;g|
zSk`(RpyU)j9E)B?RyD??x#;x9_f$h4Zm^+vCQFe2kY*;(mKSkCu10^kUt?<0OgK|_
zr0cEo>ghnOhG|LYtVmX^Jj_F^C7L`ziFeGNZj7|KEgpyytcXRK=2b=Nat2G20?($=
zn-cVN<nEN`9IjA>NaHv`4AYY0w0e6}VMkv6tfI=wV>+Ho{h)%iBA6?Te{XGIY2?+D
zC%X_+1aD6olRt(B1?3oRoQ-SYaTXf${_tYW2?<0|$m3D99yEa<<I)`0*`-CwnuAl8
z{Hk}e8-palP=h58iQd4t#zCZ<rQ+6;5!mf!A`#sPbk44V=-NlsTy4|oS(-l+)x7{D
z*D42qBwI<k#XA&{L50(j9S0DV>bpU`8M!|<zME0#*NTW!{ULHoeX3q4RgF1%1#g8x
zcA;rk4Lhe-b20>0vzz0?wTLy+Gh@MyBnyoKXqixRZ6XV{*m=(@>YQc*(m;eFAfgB}
zHTX7NGo1<5yFur9o+vq0y9=svQ5Nt&69J7|SXTfZkWeL&y2DS3yV0yI&ZFI~!?DzI
z$OZh{@;ym~#z(~m+lt^56-0D~5-I_h)t63v@kd>1s#eOgCb+p7Jd|L-w(J3fOaWb6
zv*x-C9{pj~(KM>~g}#Q>c6_*_xNUsO%Iqwj)2n9%h#YveahBrd2B6bPD?D`wkPiuS
zTZ&l;YMeMWXAXg`GfK%(lWI8b)OOLjv+EofDnrFk5ps5$Ba!DLmjw}V@}e{1LqcqZ
z+sO*h6MafJ=wY2L$&Dl(KsfQ1`ZU!@UqX4@bQ(8lDCE!ZBZWEj0w)^1c;K6*6a9#$
z<@@xRH1We;mxG06(t;iggf6c1B-UYadwn9j-ii9zX=IB_QlvcTk}w^`dEBrc9PV8_
zPP!o~duyO>l8Boq%nsCAFkY=r)oG-snqzyV^<HPg%zkWj&v-Gs2*`4{r>T!JRg-6D
zR=bh`Jlup;3o%YfTEB@DERNu61M4;sn;96}G6))>n(JkR?y}ZbE!H$u8%X_-SQ}0v
z0BViCsxF@zSKi7Y+VdW-?dcf<XJKDE_A=&~XlvBcU^1KNG$4t<)7PNQMflbQ9J{;P
zw-@~#(48mx{AJ`)$EW!ywLtck^ugvNwrP(0H3-QMN{NXWJEw0s0`gq1uZks`hIX2v
z6137{)c_gl1<<f@2-!9?Z=hAF2-7tbt$<#v7t%I=y$RU(xba9Kp$Z7=DVG!%Ctzb^
z29Vb_YH>(84|%hw{rAi}5ge_2N}NS5wGwLS$Ely;?=Ei|l?`I}2pw^^s8iXry+;Ig
z$OR^RNpeI9Zd`<hA$>X-*!iRMR2?hlfKmcjja5LH52!FQmHO!NLd++PeT=EHfXy1F
zXOSf$d$uhZ8{$bMW=3ceZUpLc15p{B5YHcFD5Ya3LqU2$iXEo&5s?7XP!K5N4ZFjm
zEFcIKSJWdzL3TN-W{t+%ZWQ9G-9}k!S3<EL`xaDhip&hQyE)`Kxw86R<GdncB*UO1
zzn1Kgz-PmVSD)8tb$3nPxm`1-q6%;w@MKBKC2YLvrww!!0Z@`eEd7#<(N=2Xoa@ed
z)S9FY;u_&1qtYRycC9bLuA@-aPr!wd%=<y>?I7%S{otP8H?=Wc)a^c^dU0W-qX=?W
zI?gp#*n-G00~#4neqYQjY3wHvqiSRs={^fU$#fr;!)>+Q<xL4;d<%pJu$d(OYc)Mw
zi+r((%(RfGj^~`x6X;HhIy61y`($i)(da+I$zpuK%J(W@C=wMNL>?zfkP6XV%tZ4d
zvMwO95VC9_UIm(I5Y77|iN<pd8PSAT2b3!kRsdGxbky&U(o21oZjTP4k^?axP{9#l
zSV>L#YIN|A)76zI;vc7>qHYZR$igFVaiKdf5Sd9AZG;lDg+GuQ(F`67VQgH9HvXad
z``l4UTtOgEksh4@u~bQ()*veRN9ntqH%~b+ZK#X`lcGMV=tF3Jya<)`O2V0cs54Vq
zgy+O7vFwXb&N~9H31=Q-kU92gfATGA4MRVhI--ZZw*H9CLg66AYYP-0;Mm$rKGeY8
zDb33cC45+dn^A#wLI})_U7T>eH9my~2^b_LUjlA-+4bg_b^5zwcT=o%?)(?2^4XJ=
z$&dl2PVz2fRiw%Kpo^LM9=STv(nc>m+ouyN*ESy|L6Y3R3Y1w7bZg1Y)J|^*rj>#s
z9Z@No1~Wx_`yTJ}Mj?>YN{Zdv7(6#gOjqvk*C#*7c(~3RyRRR=awdw*>FkFJtU8Zc
zXyAg<1pWalXFlD|b4PsH4)7!4i7yXA|6n{&0<0d0Kch^@s0%qThPU)f>lw`hV@9u;
zEhNjkP0b6zaVkL7qLRaJOiWE@;<Ffa9hz<ByoKn@YxjiOX)2DYcAG4EqK7#ECpeNp
z1(y%0EB#RL>`A|tYv-koUvc7eQ{TSpE!flTv+2jAL*UQK;JilMBpI#@b>)%md&U8@
z4FvuQf_L!K2uqe^I4kLXwh$UPmI1ziO@^LF)N;jS>U1HeCCTsw7rJ26BU~IQzA&>%
zav$K4G=PADL<qvm%1<WO9y#RCyd+lr=pI?ASp>Bs?(ww9km9EjDOMegufW8=t3G!5
zwVj=uaDl(4=DIKcEjR9uWV`_*Cd_%j<CSIZ<)j4wHz~%$_@;^ZJ$|jQ5|Bd#>K(E+
zm7Zzm9NThwE6mTheSrjpD4q;o?Z<oR@^;F60Rf1?!3Lj=r6Z0%B0M_&d-^O}D@e=;
zIE5j8%(wwiE0_<JjSe1M(EUoa67q>|o^h4<^Sl-er}iaU%X^OxSNCIG_$5ANxec|i
z|1atU<2$N^<&o-9XWjwB79v|oY9Q_y2@$a|?>@nVn;eJ5Zf*39+xizO$<u~|HU*-y
z5*YXA3#Y6d&nT=4=iux@7)s0n1P);@5TwXQeEE3E_O56r&KVi%6rTvSQVtqHMtKW@
zL_7|Ba3LV#0U8OeKes1<^x0td$U(nQ^kiM7lt>Vq2T_WYcmg6yF7`DqR&Rf#uXFoY
zJ=Ng0sjR4nKJ_oqr9gZwKqIRz>dkGmlhIYeNQgl4f+R%1Pa7f#!houXs3>zND8VyS
zAp(0{y=1#1I-|ZXt|@Tx$sQzQ-H8wM=J+R>oM-ejW4{Bfor4V?6ZVsk&2xI1H_zwU
z+cPHZ3utQC-k^LAb1Y$5Tua3dpKR;ser)#@<A-bkPpC<;PBI|(Ufx%{eM-KxkTrjh
zQ9aw+8~O=VXFwHGW0Fxt+NlG7j1E1wI~VkvfLg;kPN3+*#<Xr0X8ajKW!u-yQ;!ep
zWQ<x0^n#imQT5!WoQCWE+Rd$$M!uXwH6joW790#b!WAT$4MutB&#QOpoa*`tnK>+Q
zK!zibDd5u&Jlbsq|4%~2Hh9J%q5TT!xa79lI$){;8{0GVOTn;2H7XR)U_N@0>6*#)
z=Idj8Bo1fs_KMR-Rm&__a!fr_pqhby=n-@S>peBb>~n%hK|9+9B)xzo)dHMCcH+G2
zOHZx^uUiI#qO;sITc<MZ9mtR#`1Pc;!-)ZOn_44l_ArInV3Yy|3PgMq3IrHglJkWe
z+H@IPm|GW!w%x?gIuQZ@W(a;Rd~+;zisd(l0L-Eo8`T@zHnEyFKKJDovv}*fUefMu
ziF%YoRVXk7<6Br2HrTzJ8}1s<GxqxPZe{Bu1yg|3PtZ!xj0)19rxJ7mY?x#OVM4M@
zKylBYp&J1k{`p_j5`7MFU>iwxe;F5Hm6SmBdLf%@-qZX}$$BdeY+z08@Ied<XxXZT
zsfAiQ58^*gJSAS1Vp!d-;Bfi9V?6M<gk|lM;}%zN_Hg3qShBl#CW)O}m!Os{P7v$<
zqvU#DT%ZsXAaihF6j%S=43R{jEcwl18c9)K;*&`X>j=>9cvbDivCHdg$voAK)`;Z0
z-7qD>0hUn{NLs1&qjx1#l8Lb4IXP3^%)%|biVR9qL*ZJG5tstglO!Rwydccq7B`n2
zPi3cT<lUuJS9qO!33yVl*=7OygFa)n=2^HA31Ven{FB^SQ=m$bsuPhg+V^B2EwI$|
zf*Yr>yXSN!v_3s0USw0D)mH)WIQ-hMaQ<>oAQfH0W^A`KGzkf1t_jpF6iGGRmezAU
zQRB`ST2kOr)*kWv9Ha(OXJz_V4op&2C>X$>PmNPlCAjCmQsftJ1o3BhJZ)XBrtV2E
zw%tx`q211Tt=?^}uD7W$tMkIPKv6^uM3=BskspjMJ2;Itw-f2G+pRRyt_CGZ{NTIq
zzy9jG{k!+yeE+xi>3)yTR3V}SWm|#oL9ia50Wj}+=${}@B7k#=3B$Mzw>A0Ck9wiq
z${baIM}Z1JC@=;#$!ukcw(l3#n_ODm%7g=Ja?l`sD<D_4xKSI8Xm=|Y)Z~D{iAxf;
zcVy`FDAv1RQ>zk!l#oNCq(s!b+I-`cT|k{;So<|BY?3@JKm?DFobGuLKotvmScP6(
zH<3@5Uhq87yQgC?A?|vrI(o38vs)Qd3Z#e(!r?~5zl?zbBY92QY%lh~D|4W}Q^`7N
zA3u92ZwPmZgPgK4jv|VRND4xscR-x=F}k_?hEPZy?elWUc6hQax^Y_F6=44YI8E_W
zPT~?JtEXeV&Ook7YM{ZP%Zs5k-~a(#Vb;)Meg>)V&il6>vOS_Tg<OE+reM5LorW&J
z5vvicmkwC9Anf{j-t%*y#v&$44uF7UGLRI6hM-qt%{e-VH*Q}cdgH8|31??g_>qRi
z-XHGv&DBwAxuHKKU9BppEpB2@BIv_gjEcCu<!a`a8*Wv|!4&b#<zf5M=0F0)3JD2w
zfCOEhEG6TFJ<U1SMr2DuNHP`tUE>%s>ONYEfgl^Nsecytgx#)l@(J7JDSf5jk(`Yd
z%>RHw{}f?(DrJLhX1}+#jj4kLrx{=d!2yj06Kuv`q9${gq}aXxT)k;#@l|j-LJ?2p
zY@=9GPmKGjyyJiq{#GxJOYmXEMCIr-G9XaQSEdeFnM#s^(cJx9hyf$J0Hh4S_u4kf
z8tU1#^T-wkPac??W~Wm4h2c^07PrJu@_=(4a0%ou9Ua2*K*S`}(j9k&UKSg@Z^U)W
zP}l*1c`tK=9wGxtwDUf=yv^R;{+xhvahDyN57!jJC_)xAJMwT~_iRcqVrZ1TXs2QP
zv>%bt`EX-0f)vMH4&y5<-GWJsCnRPThPSAWYQ0Vscz(sd^#J@v4q|#ONGS#|<%i<#
z{<64w^H1@!ekJLBD#fq)=R+aLHt-;UP6AL+4278=p^~aAuOIwG?OL^qG!C<IqIbop
z`dcFg8Rg84%g_I!n<k%gZ8NvoTniLzJWHRVMDQr#7zLP|Ee>ov4ftZ%h~n<9_|0Ne
zZ*E0c>K5!zH)wjBZX0EbE%0@?R>2(r0<POt&U8ky7-psufDo2x2rz4ul(``BzP*)O
z7gvN()Lb17w`HMn!yz!h!D2i`z~`yuV6V@-M7Lx7l31#$DkzvCV^V00Ml3iTP^;O8
zVU$$9t9!VLj*@2$lV;Lptru}5fF+D8#l2zX`}#F;_m2Isf|->!5kzN2$1octDXgHJ
zSEGBDUY7I44_Aj$EmflXkff9(e@B$<<wWJXt258*!4Qf)4kzTCv?EZwq7=jj1j3;y
zP;W4omtHYwg3m0(oJY7}q1q6#WDz}1;wTb=FbClK$OzQ}SLV!am~I!u1;lQE@CrsA
z<qJALPak6JF^w&r>%xHb#SgeLUrs+S)%X9Rw*6oq+8YXWgOUq+!H1*>P;E$^NRD|g
znJJcXiN2xI-tKm`Z(5C?{JA^rofW2MLsnRMcPRLPT44Yp<&;g8q+(`eB#e^o4NEiP
zE0WAZ1s2cEy*<Ei%n}uiz&)XsE*7PnSJm!Ki?5rkdpI;v4#LC_Fo=Z<dTGbZH6#pL
zK~MvklNXc%dB)Rv8gCx1gV6*&Xoe0ljeaRKHI*DDNM!V?I<0^b2nqFWdPhuNWhtw?
zAtX$qYZ2B0>LRc|>dI0tm?fcGZV9GEXj&<hfS@%YglTuIbsWyVi;JyG`};eM|HPu@
zwSZsL5foD;77U}p`64?;r%jyoT62z>xBEVPTyn1M^=ByLML7frJ4vOQ(t+3tmq%U0
zr>ilOGn*p5xE20X*pi$P?>1kgPu{uBC#`a~mzma3H!i9h>ZA!Ew1n%y`%^EUQz(2X
zH$idv=R?CefTx=QMBae4OuQfi)J$PckM5b7SGC*Byy8S)A;VS!qAyVsGXYM4kvp$S
zf~%ewYA-FaG#L5_uRLx66x)L?eAp{}gSLY4>I30{p!PFz#KlK2yhqyVXcU14-|R+I
zX$Qc2iBf}HRP->{xA#KV3PXXw)PcB_Kvl2c%&3Qvi=C>HJVU1fy1G9;l(t8uPaRp3
zK+D=Dgn$q$?hVo%Ba#P-*IQUVov`)*08*C8U~q*Jlrv+Q7?j=v3{UAdna+M1f;ELu
zxq+&o>-i^P6X}rU@ResIVtLT7k@OIv5*cJUqcU0*O%I7G7;;hnggiqArw4JH42i41
zzTE=&hvrRo7`#CsS^!aQ+=kKsLm{FCPPfpUrm4112&>%9JX)3AI0&B^X#xxZh_7KF
zM~<{rX|D2t8HhdUdxx#p?S<b(vCW|$B?*NLQ~-)7c+!G-L6upM3y3!%mb3;&r^<-M
z4iW$#C^_7v49xabB;qGiWs(v#5!Nd<O;Pv}UX3|bM)hr~%BVjpRc7h5+At^!rxggu
zAdzxlh4@<F=hI_vcrhNZp0*fv@^06p1NiTnLs2w<mazv8F@(&a$)Xbd!CdPkh9iUx
zRp@AMsHq(vYoncDjyJD`c@C;(VqG9FigwS#!!PyI9($@lansk(QI%q9zEi**NV++I
zrF90V0D75x=l@_N{-<NAs?B6rnKyk!#v5rgH2}?LV-B4Ha#slGeYhtb+0ysw9M!;2
z<ZQDqC#*|pSdMl;nvpPFcROWHZ_&?onqCUKT?)!C<gnOArCvvo9$|*XJ;;xp3ilt)
z{o5Obz}3Ge#;OY7E+FKPfv}=lVHK3<<GpebQTA1_t$~#Eu;F~pAi2=Zb9Xylx;sC3
zM`l-ZFV^ng6QhYV#HX?dq^}yf5etL5{8(fj1Nh8m2g6kAXB3v2KsEj0`aLel@z)ZG
zfnSR5i7CZ=Wq_wenMbr+hubc1WsHa4_4?*Uw}(5ie!)P7>m?WWD#%`9e4l#Cv=t5$
zRLDS%Mv#A6t%eRi<&I3$x3y?}qVd#&Wz^WA?WxbX$e>D1liuRj>Be?`hV@<V5B+^d
zS#rM2_fb8&ms`ZrC{p|qEx7>5iVy`@*$VDG(rXi0>X*>C8Gm0`YG*VgfeN>lwh&Fg
zX`*#xqg#Fc-4CDlA2-&umcB-{lEwbx58Bb=lF~YZwrMzkg(gOu!Dd9FHpSO^7PQ{q
zw_wu!=;`x7J`D^$ATvS2p~^ZL_fy^1&V^_0KBSF6!%-)Y6jc3tY_-GP<%i3g;_6j#
zxo@wE4@dP&aeaC9oBSp#<sJ%g`Th3paDS){>Q)({tL8@jEWf@w7W-B|#BX(RU%XP-
zYFC#f1V7@b-R*7;_vKO2mwBanhG(nd=5Qml-1_#*OkOCO@ABjF=;cj&5N5Pj-yIG=
zJ>34=;n;=O-I5-WAHLV$V|PAD$mFjAoeawjXqMW7&vXuf$t{84@Z#b$<(F3L0lvGu
z#~Uq*pI8OO{Xtm<9U@h(qNsASoZEPPeQGmt#y6DrA_Tgt+T~7*cRT4KDC3<FFv&>r
z4k4Dg)wjBZD(bPmqa-LA?AiX@jO6i5{*fkTZ_O_#6<1f9zkwQNv=zx+06!fMoG2CQ
znu(A-=KD4gi1FO*7|#>E)HQ0ETW}#?6kh6E(SzPv$ct|~XV=+g7OZ;ct7%;EZxmD<
z7|P6I=d(U%hhAMeHPm*bMUG~JqO_B1$X#des2SGmd(zMMwx1od?qCVwFp|Om4odJ(
zpcQ{(OFNc3q5X9m(?!DTLXK8)dr4GELaCGrU=6~fYZu;$fttUhc#_?5(%!P$`#WF4
zR-+VVIkX_l4Wc-Tad45o#WYQCd%~jplGhy%S3fuIVL3hhAv&1cwHl-=MICALyv=Y$
z<IPqFjP5Una@IcFR1%S!XOeWRR(m6o<>vdFN+Ia$;LgBuMT5QuZB_oJwndIl>1u!A
z0fv!d7QY-K4(~i@NoalD)z^PsUM?drfdPNY9aMyBU6TRJb{?$PF81X6YIWn1r*@Ba
z2*?D)$4ak{vle;lTt6WZtng5G?{@#H;sjcvX%$#q0Q+RFQRqWTCkhAPjI>68fQdE(
zc#~G}rn7+tcbsU?m#^sZ$?Kv)Y75&mO^sDIP>XGffzc@lN#d0+3H$4?!%(esG+4rt
z<cDf47Uv&%VFXGe{D>qjn~XCq%7X4TT1NyJ6Jf6k{PN`UwNNq-${uF7uNv?dl5Es?
zBKshpyVvm54VDK9ND&Cg4ZT7=bFQBl`KO+cTP6+YF=^$#roR3IX1I_agdxQ#ZPR$9
zX@ukp;eZ(3^n#7<CN~_#96tZc51mv{dPs6;Th<H>E(<>|8?YMzB}`!$LjhEmPBgPu
zA*32)^;?FmfiSN}Fp|6>DuzL^Vb9lwt!H_aCHjogj>AVg4Sj`Yf}kZ(@>5eAWRr~a
z68?u=1T#OY(QX9wWN_D}LD2rj7032`6I!_0qdZQT0V;T;g87^#XjTC|8;_95S#ga}
zfGn^^!Tx1$7<(aOM}SbEKxRNzOTct`+lgU0A)z19L?IF;WkpU66hDj-7A#yoK^PZl
zA_VZEq*{+}`c%zJ&4+0eJUSuSvsF_<&zFc($6R|<TQ&$E=i4!u1Vw_tfdYb5ihe*&
ze7oPmu{xKM?~30*Zi=;ET99f8ND}-=5|V@nO0o(h6=U^{=O##{=#Yl;BSjIX8$@5R
zhKgD{eGC!!;@LS73EDugHW*&7gSBhq?1yt1hlt$6oJA06LLJ}4QBI~r$p^cuYyI3X
zL57kG#N;M~Eg8%o^1y|v7bAJ?_0joT1zuO>|6&N4I%GQ0XlgP=!86w3tdL#at{b|T
z@$RC!RKdEmqO_!ibE9S(6e7t860mn&B|5=Z&7Tr|rSqR<B(OskiI31zb=;ydp^J*G
zZk`xp;%luKCJ1e1zq`Lv`mU`8;o-U1HS?b-<C+JVekOy1h)g`9tT5)VZS2KfPvXvT
z_?|z>N{Urqcnz=$IMKY8{|ktrV-~3^&J?@(6KdbRc<<J261G@QjJj%Z{GeSabBf$Q
zVMS{W?ee7gq10w|H?Dpt^jcD)2-JbImnlrvNh+sWm+lx%(q)~MVAhTwt7hQ0xF&V!
z>Pm%+OSs3_%HWlO%qx^Zqk9&nWXtD<y=K+}@V5$&xOdF}l0-2Yz)hdpXnrSf)oFnh
zfLBPhP#shexEMYHOJCabwc(C3<ERLi4nmO^RAipO8c11>pYw}Krg^@lu)0tvVW!Ac
zQgDc4HO3jfHElj6KjL^$JYAvGlmd@d7d`;E4XeOhTNot0AvaEid<XZWSkiF96C;XZ
z@`(uwOZJGlcJe#JNqDMQ)Bf<0Sc_8@KLIQX%gU&#+}PCyX_kuo#!Df%8qjWWTrEg5
z_3f9CX46isuAQnb&==ae3PK=AEeQQ^tgYY}?&Q^16QfX$lGLYcu#p_!lk!V7ev3ev
zkzX()Q3FLhE=zE_cKO)7jGL~k&7T|gn&n&8(80i-*MfIYq&}-;AlEm2YU8Hq<riei
z2_?`KlT}mwEhnxLZJWOK^yyrk>=ZT_NY&Xs<b#n+r#yAB_TCUK9%u1D0QhrrNAl<U
zyWd376xY|^lqXuYq|}^=KFMI`O%a4%P4+qos0@KFNRx}N{|rIy-4~w`%rc<DCmhRa
zx4m%5R|J+0jGz#x`4soItP7<SQ2=qcvj9wZut*4{^`cojb2koBe0d5cSyVXmpjGv%
zioFb&6~7^Cw9G=zrLjPoeD>8>L`!}URr8HoNXr6Ra_Q^JBc+I_w-ZzuzC#WD*`-H;
z;!e!6A}nDs@uM{H0?EvPIPpYd`b#I;@(io8sEB${_E6$xB>qgh?2^?ai>e)K%Talp
zHaS34v`IDt%!!Depa`hG@+=q*AM21*mAa>6UDiej>PW#41W`()7I*Rc>h|3|BJ0|!
zs^chM-rYgkHW5VvT4=4;jWEq1{zzGb`mkzXw9z%EqkH7FFTK@BE&*t{l8k6@CUCSk
zTWx;uyFQ)RS<1Lz+9-Rw{M8vsKNcS`+Dl2A=}&M*GYkP}4$uJmu<WEE^q$&P?A&8V
zcW!Rx#?=Qios{3m3kj(gwgC8Cr+^7Kk;O%A6AUpjNw5qmaSXGx$|f2S$ueHX<P&jl
zGGC%!(vkv*6k~Dd)J<{@#8E25t~!7s!D?Gpq=VHI+L&Oqjmb&gujC;h^W}fOCvqLh
z&r2C$3M2vghea9&CL#2(J_flw8Qe$~D7l7Q3vUjRp$)J)1JIDul}8o%`DzFTGweK*
zzNOueu9;^sxuh_j<Ys7QA}29LJu<qPg@FDa5dlcO5V8O#NY$n9os;pDL^2pA<B7lu
zT81bb;7(9dGxzdX2TJGCw-Du$_C3x_d(ht)r-hTigApS%1W}Tq7pjjXI?+!14P=xr
zF1~pn>`mNl=3IAD98ES~@IiEbs>unpmbss&5&TR#OF;YF8KjJR8xj#d<o6$&8w*Yn
z_;}CorBUlZW|HJwc2|39^)4>cjrAjj!;}?_vgE@c4Ox5=G!@EAbS^&j48yUiOx561
zBMf}0$gVPjgKogG^gPhniwiqwr>B8ZHkOmFR*7&FfdEti{@#?4DSGT?Avde#%|8QW
zrwL#f$Xc+JHh^vTY`~kw1d91SI4)+=EW)q*H+||WO=T`K&#b@rfEL(Z9e!czrI<=~
zJ=OxWg6J+0VBKch>L#9ek>7_W<Rw^_WLRPhP#Pv^2F|WI@sj9R+^dz{H6}spCe<jc
zQ_ft#QW5flTWq!f`$^k#8}<6UE1IUUB;5hQQO9`+;WwTUr=<F|eevo53`P<;E?X{$
zVN?}#3O_4hpx!nJ-AL+}ke6IzP*L>FNy1Xt_7Zm_O=GC_3^F*)lT6(G>?LO;xka|t
z;zGp#TV!NLllqy&tVOjD)iFQj5&3s=%I6Pwxzgd5t*HnLI25Xpk35k9Swd?ok!CqD
zX*tch6p;Q@HA?o1uHs~0-&gFz{`U4pXCf@W@n1gsUtc;Z`|x>Z(=MlzcsUd`z@`LE
zOEglDkkBPZStnXYrxjhgnxq41y;N@$W?)t^^6rbD8i{HgL<JzV41XPEN)b+kFvO(l
zFUw@Su$l?ZCMnDX>98;XkV`#KGex#Z&B6fFYIaecGUlGW2foswh@erL$_N5{04xeo
zTBs~jPXe{hbtBB5)Q9iY0O$!H@5Zxa;!M4NiC*2NVAaCD%^8F~(#cJQM=}4^sSk;T
zI92IKR?F(445S$L2HFcC2ziodZQyLXHqkv`W;_6rS_<$agAT6tPVB$F41;+Q=4?;6
zFA}LG(|HqQu#pUnj>ITY3Hj!gzV!N3!sz};;$rck>9*t83d}@Xmuynnn${`##?%T?
zbsBjB>trtu6fx1R$FJ#)$^5oy?o@&+Z%hDZ^Pst)sH2Tb@tJp5Wn*uB)9S1h02&dn
zp;(}<$bZwCz_V|<A@)z?QOR1CUfOzbP9@_&Y$ypaA5WYY9(Fk9#ASB;_yDBQFOnCQ
z#U7$rY<%jgh^H|}=AwPW^3=HRA*!2-)5Rxq6^ENX@lVf(uM+c(7u5O*Jd&bQ7{D3`
zu5eiz1KGW4y<L7PhPMXE={*qSe51oQ6loHOOMQ0E<gN{`4&0{5iVS0_+`%9yQ29fd
zwbgY9o3SEV>zh`RjUP~%?uTAfu)e#O%*~!e;;NrDT!_jRrxg^=P_zjGES|eI6Bwq^
zJ+@VIFO1kj!jcDxTn)B2NngI_`92vHa=|{iybSE~q(V?zK*1FeGXP~cG!}+}S2gz{
z3OGV!2@1pxwhKW^KoF#$wZAN4t&=r#jVF6eIa%uF3fv0GEDW;{`B<|I0sEs9&h@1R
z_0neiI(B1CxjXLJIK(c{;(Oo@a2!7A&7o^X<5S{XhEP~AC2{}U@-RA26Ig+dxQ0Ri
z<Qh(5HIgqZe&W<8s|AcZ+@?7m`GNQ;4~MH0r_0iSM6y|!6l6?PlWXrM0g%#`-Tb83
zw~vC(fmZ?VVJ>NGg4VLIsQNkV@+@=m0Vyi38qz?>IUowK@T_}iH92f-IVDt08)0*>
zfEFI|eKhFrE{`N6;&}39J+l%qN<;-^$-rt+0)YX(O(U3HXTN3jkfKJLN_U7jsAv+T
zjqV$B`y{U)ZUL;(5FG$ek>#3zU=U<cR4xmxK_3UNpt=kwBna5E7N~Ut(s8z4WBra`
zc(x%vB<g`kS{PY5)*5JuCVYE&)qK+&tNF#K|2l6#eBoF*b8qZTocZV1tw6gLmhcE=
z2|RX$nC3iBh<+DTP2t>Gu>-rN%qj<Zn3OhQExGOiXO#BTvtA4GuDa7%?EO&9zN3@Z
zV_7#?O-TXrs*?X;Lx8~!8f)ZNt@1kSOEO+BE%fl63!r;mgKQE>NxKsfSTl;vJkM%n
zrwB`*y-y?KjlcrVCr%DF6<#6~9oKj}Uz2>&IK28%Q=vWSB`>j~{EF;HWKIgs8MRiJ
z65?5TS~KT&n||kDtLRAD=>_B#>&z+AgWaSw-urv;VgeiizHC$gm;gwF<l~42#I;RF
zP^e#mwF<Pi-?V78I8|9gFTWXq;_)F>plYA^D6!JPW+dn{FY~ua8?DzJZmxdY{|w0I
z$BJw+aG+DL6H<zZIRRym%=JwJmG&>=+(Ln;qSQnCCA8Na#3u!yKXh7As|^4ncm+Aw
zfZ$Ybe926Vk)#~d53nJ~D<?MzYvOS$aJY5PUcWEk4TXs$i->8FdIUm^<Vy8>_U!h}
zZ`NKs+N06z)$w+mRkD=TB}a&;fGrM+1U(WZi&|%vb9eRC-|E|UN?%-BYI%1D6>wO4
z=ACdDg5cK%eu1%sVvB35?knwQ99H5z`N=*FTz`Od7J}zU%99u~-PH~4=<cO&2{x8T
z@@IvWUgTMCu#Q)J-w!{O9p(a)QSBhqhOqkyLtl+*Ke%H<liasuSr(&4;BNvAi_G@L
z{nIxoP_|=_l6M6v;Qr@`{=svHMgk)Z&=2fxMoOACxpTdVemZ%G*XJnBc?rTREky`v
z={hIlowkb2?6d$et()p)unQ1rYREqXF<OF6GdFH%Y0|f}dwD^nG*AgqMXg$!pD>1;
zhRzPE$XuwyJlHHTih~Tm6i(b>OZD(48=5*9RCzrmd&J*^IK=280I=+S=-cY2|Mzft
z<BY1BeEfZ6r9oeePlj`lbve0fsf{du*Rw(446wI&(Fq1qPOF!ZaeNHite3a@>$~Qk
zi)Y!XCQILIpzy#Kt;;5%vPp^%#!X%v)=`rYD-oIFK^p?Ffqz&{(tMMDPBu3>yJ`w*
ziux6%2AYGuB}<QzC*m}1!Zw)Rwlvbth)iFumIKv66?Du}-vTNp%VF~J#WCq$9vyX2
zB#e$E4&fw4c9Ow`bdd||jl+#m{mcZV(4_=k5JG&PLrID&LN3_nl@Ceho|&v!q&`Xi
z)yG1d2?Sy@BoXj4<U$}S<zaJG|5k$^(V;I)U*>!2es$NXSAp6Y=rLGBIV1(-WOj0N
z=DjmHwLSm_By7awABYQAc_L}6lT-VUO+zgl-osKAx5<nE)p|)@08EqwY;7r#Gwzg`
zMp41W2MO4h#0@07h35gu68Ee`1aSh(^W&S`Kb&~E?>x6Ul$;;nGEzpHwlUz}jKy-R
zXNFSfCc=gq0kSc(QdsBI$K9bsDW2#hr^ix~RgTSGtpx_AsGHK~6z2>lZ>8n*aIT+d
z?&cM>I!NrQ0**f1WU*I<B5h4<P!_)yh#S)*T#^kE9(gUK7$oB`2k7?&Wy6vP^jhBg
z#kNH_Gb!+}KqTMPlueM{BZkBBoa#+{2}rGS3);m<p;!eLa{;Tm3_D^^&Fk>K(ceyd
zMR`iWVlrP@9dK$EW5g{IB@R5i+NXNpE_YT7+7Km=)HqP_gL{-?#>^Gg*;!L%{C=D=
zxSa(6JPfgZ2(yVkFQ%S5KWcP7T>eaom(1OXq0sZy-?};$zz^VV1n4-0=#Z^;YAj|J
zLjl~VPeDqBTRQ-1V!A`sV%xAq$1P{Dg9`mx>Tc1ykjW?KX{K$s+}kolSfX8nIi~7k
zk&CR8q+gACm3_E7Jlq~njBB@$okxAWHuSTr1I?ijC4#o=;gtfJ_{@REx~@ySbT|k|
zs}t<Bi6{ige8V_Dy(d_8FfNil+%hv%*z2Bb6j5f~v*-hWsHEZnUIfXr?biLaZp_R#
zu>j%?71&ZSQA8(DGIK=Ejsm#_(2NjR&v7-ApDgIaRxs&#Ke0kOA*AnIT@PZz0;os2
zEQqh*%&1ZHJq@CulNBeJrtej~$8#c@LP}p@Q40w<O!0wUl`5a?1rbfjEGA%s11d@i
zz+o^7RuN6#A6z_B6>XcI@^h0KME!nOp6!pK8{HR|q7-2&h+abJFb)b*%xFj_9ELZ`
z#5=>X2E0J}|Lt$e>Cl4~hZ%-6>7ziuAu9RS=$;PZP^a^4LAmG=H9+qMMy3v6$^la*
zK-L*V4XS+9xwQSI20DZ3QJaZ+T?{yZBqp%ewegcc0ng)Ccmy+9ufR<cDS?S>4!^?o
z`ja%10)Oy$G3_Lj4}2Ni1Bi|Y+kt4FS=(~88$4$r8LWX(3cA|(>a7Mb_^+TVDey5e
zk_TnyBdF9tQ{Ys<iQEXK6NR=JGuSm$n$nR=l5D7elOYr<Zay>{Hrkx<%_L=|Ar&|D
zAUni79G_2)3wBU>{h87bbUE6F^Goa9$L61VR00x~f&WE-;p;8&ds$;kU3Lnd1|QVw
zZ-30#Q`7zwU@l~Y6VArZbVBlLu`|4VRr~|w-1?O8!yQWEiqM-{2@|>qU5Uos8USkf
zpe=!XTr{G77b3HDdu2#YG}9Tl)z*;*6<`BX0u{1+<cL36f~rs=zgQpFHACUdF+@TU
zIfV%!NC}{ZI=ev&y0tM(1TZClvP3A)6a?Zkw+)>bq8qS&Dk9cERGcxts4v31j1LOe
z4Mq2l(XSGWKTaCz(E~Is1NeLL*gSLWYpL(3(wusiyh4+qk^8_6vkbPJv&XH$v_Tv^
z#-L*8e9(o#$G|<0;y($HEVau?36KmHn|1vazyCezMZ@wknGuSVLizCNdOlu^5+>;_
zLQ&UOI|H`m+s@ubD1zeO0ND)2D+mXQxvCcsQ=w=Ix|L7hJfYZm4;K~e!J@+H4LedQ
zL`nQ(L_NO?wG{uHzDl?JMCJR|Ng}u}BI`GcOwvXIYN%il#Q#O2rruISx@KDLjOA*R
zVBzwroWP|3!29Cga^<8Fh<!NCtUPDD%^27jwm<c{pKsmFDkH~%`c!ge!S`lZW^C|3
z>mzodDQc|^;T9Jpg)=nFN2#JB$Qja+sdz%fIm_%N`aW~euB<6pH4rf8Ad3NzmjP0!
z9jDt430Pt)3hyBGj2n{oPI|hWp;=uu39$+?K1nYCeT4A)aMdi#(lei~D+9OQ2Tsj|
z)J!VQnEwHj&Dz;pv5_f5PHW<7Y)0chm|yPaPx)%gE9x{st|GTRqvdCv%pOHGa4k`|
z9s-nE5>eT*v$_*+!!A7Q$a5fQ8ZXOgs&#!Z>f%P=NGt@+mKL7<RRc&<6p|W4+BQkP
zc!OEU7LaE9SD$O%MIZ_D9NKD(e>WtR`iuiYxW!3Uh{!F#Hh1FDGY7=^Ym&A>`r4wm
zw*@uAk`sGI+laT}2gON7PBQk@$;0bWZ9_kWZ4Txmq!C>8$hoO<Hc?BuRlOju91Z5I
z<z*9M0S(40Llzh6Jv6jSdfcR4r}VgygY-O?C8UBV<3!(>gn}fkQ#ypMkszjRlA(b%
z5<9&1@peJh$PqoGM`{4Rkt^W16>v@zRVi5R;O15ZA#4*Ys+!zS+@6_4zGfOlX*2M7
z=R&ZNc250pQV=Hw>O*QmT)k+#Vx;Mh)O}ETKn|!vuL$t3o1)4=u=TMYo4^;5AxW(m
zu{2Ulz??w%D|N@>*G&}bVXxG^hZCV2z%_9?9PU=9EvK};1s9zolw2RFu3sD5Gxf==
zAdwH1E~JVDQ|gr3V;hZtg8`6akr?;6kEc^I*iDCK2j)vFKIW$9EP3G^f|UJJ`a`L6
zF7VaDsA~_wXZeab^rTQJE-|o(*Yf|IL+{C7>0zq~6a|z7;=Y487uH-dLFZwshO6v(
zHt_lq1h~0KNex1D0Qjkk14lN)yk~QRI4h6_E||*S6|Bd0v6e;nPC&h&xHHY&BCMIC
ze7MP1`|TwahcJ1;WWW#uMvTvIJ?X-;I1ng!$BP7(1r>X>r65=kZ;$)va0J-Lls<t+
zPhf_e2tjaI7ISMK+<3h9i=Kmm;x))&VuZQs?PSrfeUmNt#A#k#1k^inoRbEC$qU~b
z`+vIYo^SCh7O(A#Ka6vjKTEhg6HazRDl^)dkAx+}jY-`#J1fuADi&(Yjf;Pzb<I!F
zj9<em6>J~b33xJ7iI}Ss#mWBZ1@2^BZ2IVA@xuXzOrsVPn%0C$<TDok=!0i3ep2u~
zDsb|&hJ65_h#86h9GyJ9yiZ?6I>aGPG?)=E{h@Po>KJEsolZk@T!3N*Rh(vNMY$_p
zv&58@kJe{83(NF~ljA&f7;a4tjTAx-rlKhOvd5XO4HwSpr~w5-lmf)HAg2P<<GkFq
zbsnn}Cy*ZC;HdC{0~v*4zkTCu`Q)(o%qlo;skpSVxFM^#w7TDnYCK-T8$M@s%+*nb
zwzf)Y$tdwjsx1~3<8d3#RFBETAu0oD2?cX79iMVv*`_l@zAxGNC6vX4u5%CTajG8A
zH*BLMar9uSZGk@v2tbuAxtajdR1bdgw~RK-IgKXR5@(138<S*N>jGL9&S&ZOy?W4~
zaf8Yf=T#PxCdmd}RSz~Sud__s)iszwzXIwwkyAi3$X->-f$}y-;{8jnoBNN4`WR?z
zxZc+1nvzxwUU950FIh2?DneCo$Z1X-vEWtqVi)&_2_W2n-bae>F`nffRySN+d@c74
z69?dIQmicc9efWjKow>!_+KCzbJmlfB2U45nrY(G)S*+qE$%<^TBu;T<>vk<*$KQq
z{k)KF%mAy&t86>Cqx))1mNe;b*f}B}Lv2bJ1{RwIB}hS_wkg0I&GmHNH>lH&s03^P
zBx0>fR+sLXTA|XD-R_6GroH@CEzDH2I&tyhLU&VNd~_G7i33WF+GW_i@s;Yj9GwHA
z+F|BTWB&F_0+^(W3w6W)&)&Q6#&IP1zWgZ0!WeiCbcwEa6^|gm&skv}*0t=Ji@P`=
z>M0Q>*&H@0S-aTpetr>|S(VjY)m=@IvS)VooUvt9byhwj<MEGwxOo#cU{`NI_y}aG
z`-u#x-9+gnPz4>EQ1HH}rIymq8_VlE65x+mpNu337$B+`oi_?BOwHcVUbFp9I5<ll
z(V@?<hbZOFMbCqfC!wavaBzn5x3*B__7sg<l#R&V*3DSyK)>p@q?^3{g;HP8l3|AE
zPZEe4*tbCvt|GcJ)N(faq#vhoGj9E**+1rNdy}(p|BT1M+L|t*Z~-K$OAOkaTh^SA
z%&VY%)F$;lVtFRF$t)xMz>SoqB&U<8rXMgHs3Mn_SH6%MKe7Urm@`Z$5|+hOV@q1H
z5hfSf@~!S!Xz9Cu9Qv<pj|M1G(?CH%5%P$ndUIQ+rpo5SmdH+<9nLCEQw(&_JP8QO
zYRGViWm$@TzZB)>d`-mwEdwIxRG1MXQ1mU{Bs7)&X)oKO?&>bD?k_GO_}moVwAK9^
zp(x0Zwzn7U27z5da#=u;g7;IhRXFkXnen)7?aj#zyU`tMr`wy3IVs`o9{=!`5l1$r
z;xbkzsDmMcfhNz+Oh=rA1y^}}chb*G54zU*3Rc5|f^lA*U$&jX>VmF<qp2XnjVcs5
zpuhg9GrxBlAiY>xptS5;CD{Qj2vZ0=@Bv6Msp>X7R#|Bjt>b24<_uv()>TMR^r$1T
zL+Xy<N4JEs!wPepg4OUKycEhXm`un=DG}#HRw?l$SzG>s>eBd&sefTqD*C=V3kk)4
z&Z`#L*Pd7FMks<>0#PYGtWfH)bfQUZy)!?j>5bl$=eO-ud2wwhogp4&xTFt6T?hz}
z=C)tb_7*C#DQAIi&`m0BiNhhQRuVW78VB>ppANUJtPf^)_$%8NMo5z|#y}B`Fooku
zglgYa9y^yb^!PiwR+?Yfe;dG}lo>2ic}{gM@zo=?1>wHiwkfD4+$_7#lx9TX-sAO6
z&8Tg;C-QXTuB3oU1fseVx><U=4B<c_YU-`S7n`CZHDZnrwK)&;=-E_%$KCW#bN*J=
zZoQV17(+^pTN7Yfp2G8lec~R@@4G-unD*wp`f#VEP~iWIIw_=!$3L*;H>`eO)W!{5
zKPXUAFTm4DY$a>eeDwlZT)bC{D|G8iVRI7rI$i=~F5K{|6_QtI?B(He(sp#goaJFr
zwuV;{gstHMF|T}PmR2Y2Y5RV&-du<lP2Z8yfrNP@(!x?QN?g91lpq$q8>7(AE=0I8
z>2c%N586c}prL(-4J8Rk+z-t)`Dw;{uy54$1Eq;GcLhUZB5_dPJLBhJajt$NeTKCM
z=8lliCm>H{(LY{75%i_x9#G#EJSPyf+8i9w*T#Ez{#1vd*$o>mg3ET;KJ2rk0Coy}
zKw1*XhfLD#v+Y-BcUq8G$qm(Y1#P-8N+b<_7n1LwsD|}RF0QS2w6!AzH6<xJ;eLek
znZOZx!Hl3*3b=WxD3ANFrumN})?~zNEg`0k)F8@YwWtHkUC-b8yl?qQcVcnti42M&
zP@|qC8Qh~_eo?;qry}pLQ8)Luh7c9rL@kx@u`<{dQ~YLqUtPA}l3>w{YATAny|vO9
z9;3J*sRqOWoE|Igzy9gN#PO7bJBJayXM)_(GD1_DkD8{w5Y^ut6hBO9g-9lHj)n`_
zgg3jgn?KPqAM7S|p~)rbq7<G_oUF!>vPB~ouQp~N1{#VeWdP3&uK>2oDwRw)$`=c?
zL65Y1&iXz5?Ktf9gOgBFz7Z;mRGAQP^r@<Kq+&>QY4A3beTwRaF(Y<GOgPm&mTjJ)
zD~Z)45)X$JB<}eNYADo5&YpcX{?#kqcGYe`g-A&$3fc+vvLs0H0izEdwkcVM6!Opv
zyEKBhbFe9mcG`6paCfU6OC5vFYYItu+OqUr*DK%gp>645Y=q;~uUL*2^HIW_l3@fk
zK@vdjWgM)>t^kHbM5wKVpPwiec7;fMZydc5`fPU8jwNu*%2thi?ngQ`%M|mn#OXuw
z0EwZnW((WKNHL%4>)ua4Gl;(J-p=3bd53kkd8<6xSfkL@Ku|!oB)n4wySQ}D2jXtB
zJ;_-DeNX%YSPRC6xz+rce>M1Fmwvz}Jt&Bv#`v*I@;@jjjhfk$9*nFjPK#YyGb3_*
zc1$q-PUlpl+YVv<c5^R|SX}fX^o%SHC<g_c5Ro@p-0h~1=){&$CL{3rB_%wzyv%BW
zh<7d+6~frua~HkkUL~P4K|LZxwvsZle%TS;83fDTru)(urdgq;Cx#QlXp+=8HyOUI
zk?uFStiac0xe=)lkXxTp2phHl=#M&PR35n7W9d$^mU|5Rjc68JO$ny4#Bfw0MAK0X
za8P${?l*5oVmOn1^woWroXewww+Vhjcpu^ldVDU0V9R$HOJly-oDpxQYg86#L19=T
z{o&$}*8?$=%WAW}yjL^1=FE{50`m$q4S2sy49PxsUGI6^QX|+SMi8uI1by;yP!Jh{
z9ffQ~D2v449Uk}1a5vZ%a=jU_31WFoZm|aXETnauu;~-Yc9aKN^Q{*_EZgkw(TyaP
z6)I0$D(J?;?*~r}!|&Tt1x+WgAV%1pTRMKi!zDR&ln$WM=t>UW5gNKLX974Sa*&`Y
zT-y)~`f_GUG|yin!)EeyfblkB`bf?vsSURv2+PoAKJ_c_UhgLxfHGEtu%W@RAWj`O
z*-X~%1-^IE4({P7mpTEGb50#yD96XzjO$u-vzAKXwdP#L6eTMG_XtTBe?NA+&Gm1g
zP3J|y3(%`V3g19_R6-v$M8Wso&r5}ce96YZ1=x{O-a%9}N^h7i$usNjn;R2bWopxd
zH+j!w0RhFcA2k&O4N)n3p3Q0ldJ@3eR~_`r%@1uSZm+&J=-^eYs8&qcCf*n-6Or;T
z_Nwmom1Aslyxm9Rt>YHk@ErQ*PLhPM9N>blDE=+tS$OaIH)f}aPxqggnkl#ASHf-%
z6g<g0Nz6gajZ|utjFD0R-ykK<E94t@MqWg9fRYPjE>FalFnVLuL_aht<xy#`TL02E
zPD7{YJsNY1J_<n@*k{|$@XlmQc9F|f0V0a)5Elt>Vg#e@`P6WU^|nffmgm&7#D9(M
zK#`x)M3nuY7E5({YNR=Vb5YZMZJXldYibNuYpMmkr<Cma`}fyvqgud91J169EJQOQ
zCpAL%qjY5>?qP}J>tpF?wi8F|HRr>KfSFhldM{*eAgpmp!w-qFX&IKL1gnW(Ej_aK
zeus$%&Q4$l5?Ck-Mm4AYZ+4Z$L0}WgBf-P?pWLbq_f8N=tgnCJpd5wW2PTpgK}0B-
zxoyoxI9}>C_{J!TBN-j|H4BVCahy}9+}E;)Rnp_7CW%^)`2`jn0L$B4>^1oVSTAAk
z6U{22ShTndJF>n6zVvQSlc~`&jblI>Jw5%QeJ2uW#`Ufn%K;tGM|)gD6_-KMMI`G3
zx<#VfJ-FxF{l!RKOul?xcKnkuz|mh)RRw4Z1z!NFF*W^TThU4WLY(w-L$lueL$B$q
zT9CxV6ugw9<{wD^9cf!8-h?jXPx7`ie~B8yunhRJ!~u!{EEU~;xtp7e`GL4YWo(;8
z<5_yjyek+eQPre?5JNowZG&`koAC+0>*8)J5L4tI32m#eDERK&-5c!L7p5ocaXGSC
z4dK~m$G!ji!K&Q-xEgj(-GSkRC*|#J`Jvc`o*A6cSQ;yuE2%#J^7H#h^7R28k-DFd
zsqc1f52d;1wXgbT7P2B?Z=#Cviu{nuf`*Laqlb`Kzvdo{2MB|Y1M_f&5Sk|HpOtm6
zO2wJ=cZIV(1Jm}uKMM`4Z4ejPh5{j0FDdWN8x2+_SZ1vd%aSS#QyFT)&RZh=m$`Mq
z6{TW>lpt*dC4p3BpRoLYrH$fz2NR#yJ@jk1_6hRlSPOLrJd7}saXNn@k2p6*4q%7^
zM9}U5TB<A)3p;8z#PM2o&QzS)2Ap5@2WKMSd??tVQ3Z)V&?T^0I3|Pxowyx!F3bg>
zk%rw^j9-D+#>0R3sGjb>oS;Y`RMbJx5f)(kZQr)Ll^dl|<S3P`O_cr*QbFjV*1r8k
zrtu@L$hsh&Kn@sYUs^$dWv|HJ369m?-}+VVdHtUB?=z>?*`4ldFQbXm&LIy4=-Oim
zmaOsqnWOv$y#=U7P(Eg>_hx{JH0=tegZd<_BpDW7jjf0KM=B2@q<+P%d$7a693k!&
zBB#7)NZ-^Bf1;y)uya)=>Ps#KmRkVmMh;n^u-V8)fmni49^bUwr{>PA*tg_vHN;);
zi;7LhWu==|_vBLTE7bb0dB&oXrA1gY&2jwUxxJmWvR?>}zQtT=uXgPi<3E#U2PX;e
z5#`BHt}CMRWC9C2#=Pr%_nLWev~uON*r)!^Q7hp42@8nYh?!7}BuHx5XS{gCQ}=nH
z&vBuJ84*X}_DO}37c4j^9^kYcOU&QTZmiiZnEAw@AME7<Gp4=XfKfWQ&j{^AF%{OO
zq&0|o&=KM@SvU}Xb!w6wWLW}A&V-GqcGA$OTS0)k$8#FN=!n}4Z&L@|Nw)nH=O%J~
zDe^ZYluAMcPFqx%@dw=7yZ$m#??Lv$Ob3Zc(TU$>nZIm2ujBUn`DGc)l2Vh@Wg*d*
z;;yCj$MtW_E@<C=*lluBS*W^x2ZHb|K+*v2Xv#!FWerVzKTh7G#_5Nv%Zuxu&%GZ+
zu?P!13GheL6ZX;eOSTU(^<-!GzI|zvs(<)bDdu+xScwjFBq>0(PeB;Gd6b(Fy?S_I
zZ(D{jMLMVxL$$>S)NV<Op}5X9OG}>aZ6w#%nhS9=K*G~dIhUJ^I2Y-JwhbOmG-2_8
z>f7?F?saf-{s14uHy5{0QTeOI6B0^QPFP8(eQRyxeVx!}+hwY)TiENXi;7PVMeSW}
z$s3>UDPuiBc^k+~ZWTpmP9c{d4VXhuPE|~Ptj_7yYu1Icg|zHH_h-9Z=jPM&<AFu$
zJ3N*RWtmv_lq4DY*Si#DsQtI6r*SK+xGjUkp&~c*LBZH@6dG!M3b7ao;Ot(zz4QZ*
zS&eFhRwJRc1Hx3p|DHpbhF@)rRx{gVd-E(>caSV~3CV;w*rOmou<UM+>2=>X<d0hF
zI+4hU)MTYNGt6?mtQ+pKlm+9sA6%~$$#3}aAgfAZI0RWQaU>X{Z6?A4famm7lR?Cw
zlpGOG2NH`A27CmNUWFK6Bt~A1e1g6Fw25_WLrkv^o72<#>x*B8NWp8d#&#W(=A##z
z8ww12pQX-nK+-zUJfiMkx%-*$Vi$=9AF{^$n7#__Dz;%qer^NHI?~ZT)3KWj!@XnQ
z=|;H1AuWXT66eFYVn%N?Ph9Y4XTTFTAI{Exy6f^k$scw3bCYDg6$<%!{eIVoAM(dW
zwmUR;r>7+6w4JO7|B|Um^e-4E1-Pg%2C;9~tUCC<8K=BsJhc<LuMFQ>J4^aB=S5#%
zgO+8B^Z`KgB0U=dfYeXr|61zE=M+*EIH#XhG1IrPT4bYF1uz66pCqWZpv{CSh|uM8
z?f==C2``<UF{iVmesS{Gw)URZ5;Wl_uL+$<?616i^G;v+U-kNWbNAT=aKJC+@7_U6
zb@J7Zw{81p2i;;n_w`zDZr63YLGpgncIEx$-M828{@8w)u`kROu>)+A4!n>=r7Lt?
z8Zg~F{FN6coAN!?cP=GZCcxOu$#>Tfct8IFERG#VKSjh5&(6MD|MI+l<;BUXw<STw
zt8dV)hPj-0@x{qc*B5`kZx6imL-}4NdEY0WeP*B9fBoTdU6p{D5B=`N$;<1vIBxDv
z{&IhLdGhD-=l0dbO?&cP<190sTTdJ47smdfU$NJB&BeN(Zl{R%(3H%+AH?GyW_Eo@
zi+g7o*g-$kxK{Ba1a;Ag?Q5S&qc%(02|)XK5`E2vApq5{w+Mnis@qP^wF|vcO|r=Z
zv;{PZN^ZzneX@LW(23M&89Ldd_^vN6+gh?SkSEn0Tl(}A?cwy)ZEw>N>ty<?>ybkV
zfH_D&9RPbG%~;}nas=J9_tR^~w|yWc?Q{L{t{5=q;jy|uOlV$0CRLzwM^uR_fzli`
zp*@SeOdya{jpKL{WrS5VL)ef4eZM(+hkpCZ#hv8Z-4k?vWwy&~8yteOvoEng<T$)I
z(akM?+*oGCeJA4L8egbnq^k(C>gv89)V4_V@Ri>?#m}HV_x<=WzBZ>)>y`dcjhZ?F
z_)aJ&z~$Kq%Z6ywpJ+UK0=5-a3v_lj%hzv7&6Vihr|HvRJM~9ddw|H4j<^Nao{!&n
z)Yb9bCjg#e&?}hz6n@a6d_CB9svAot_51s~oBO*_Mu{jMPWn4(pRV=2g9<kKFqIF%
z&9@W;20myM>|=MNKjxgQ*``aHE-FciQ8>P<s`k(^4{~KR?%pI0qs{yBMzCgrzP&7O
zZV+P>YSuK!DkV!u)G*8k@<;HaOuuW5q^&UbM3-N44`2IW=BxH9mPXNOp+~A~Xsd-(
zh!l45+VJ3`nuZ|<tD;sPPEnEm0mvkV9H0?AmVNe+4=i;D#&_r}3=QBo`Bp13El8RG
zQ$-FD56nF>K2BzWoPy$ZW}>GseqUaQK^CQ8ZK+E_C6pk9uco(*-0S^DHh0m%ja+vn
z#IqIkx<P?<;;`W!HakStr@2*lWhGUXaa}c1ER3OGbMW9H)7Ni4t!l-HvNFpljYWm-
zHY*4!8K>6KP0zTy`Wd!==+zeQY&@p>!a_yJ0;g_FfJINx0(7(Iwb^%Ny8G7aoF1eD
z7l!xxgqv)^6ii$JLz|1-DFFF#{I)~|bJ8a*Tkf_SZ9*vc7Bi1Wz60CwUWM*eYO6`l
zxf6uY!gD47&Z^+8fngK=ZL&?w4mXs@R#Cpita{f1Tr?JqsKr0JAgofjXmjF3#3cgU
ze3d0Jgy1cDx&Y4aZauYdY-m24Hh)CdHDLwY1N}Nik@+-c!S3Mpdj$e!pYn2ewNTeF
zA$Gk2<BsXXTg1*5Y0dI3N$C0X)PW3MVq3nn7&DnLN=6alkaw6iG7BmaqbNry#IqsF
zc>i>E@=PE7x^*^UE?<$E+76db&YS6^{BsZZE$9+<Z<vHBrA>q@Y5>2fy)rR*y(Eja
zGG9Lb>ec7!RM0h4H_1>=jTjGQ(120mz-g)O(U()x!!h|S-)i^ZW7}PlN!dS@56P*F
z$=1CCmMdR_Xhg0cyoy;3f*hLYawTl#<5%|gL6ok8ws)`^#80-lhr??lv@{?<;*=7X
zI7k6BhoY01XYS5Cs^PT7>@rzsMEl5qp^{DlWzGsWvw8HOX4w{?C<)dS9K?{!ni8UU
z_Ph~0mlstXi)%E!Uf)%lruf^-@4o&2UjF#)H~gfa4tz@Fq$Per2`_Gq{;71O@KPVS
zMVyOuR!k0axGPL%9Isf**hN)?|1JcdZNrKS1E3x}vq<VlOX{Fn#PA3V@J!w2$K8P{
z2B!B-<gRr!HnUg8go=N@xRfG{&?b>o3&mKlqE?bXi{*hTILB)0_Fk`>1kfo}_{fAM
zBxtmyW4abzNU)oTFjok1r&Sb}gerS2Zg&Guk5DN?tV)QJCSsVN{Hd%)gC<E`9?D2F
zfALHNO90awT$iJ3?pu-AyZb~h9g^O`^53e5o;)y->ZT=z!es~(Kh<L)`$3gNGxVPC
z(c+HW0(&Aok3Pbc7U*nAVUUZ9NK61VK|~#cl*@}lIXvDoKD#l`&W2O?V$UG@%fzY0
zF~O-Q2?(PS0s~uqyjqMU>swoBDf{d__(LflEG3PiAch_OQS7~~E_eoC7?P|LtU%F`
zKN!Yrn_~^W-L^f8FCu1;7L*WzC8Pli@F0t?|H82*UxI@;FADM*(<Y-f$6k|9zM>*Y
zJf;z=<aR&>%C0I_aFLLZlgB1P*(}*|YB9dPBP?`##10VZ?FtwURRv=*Jup-s!Q$WQ
zg0}-IKt8Z=rA3CbgM_r>cffAj-VT8F0*nlG!zsQC`!&r!z~=A2aP$ty&?2GUAh1mE
zN_cYj82$1U*#UBogcs}3Kt2$%&{&+mzaXs)Y1`hugQ-S&mLkeyqeDwX5(;L43@S!s
z<_AU{>&21V8*ba#kJ^gkrVXSXS#{7)r6fPIMpV@rePdaZvA|5W+XZXA3X+fuxn}jH
z_>LWTfAhsRc(Zfo;dY0CTT&`;<dhKLK*UCyN{kW5wDmS3VHR;(viTXHf1T+|7i+ou
zN=-;}E$1t#!Uks>thfLgS*jzJ0#!7J7X}<R*@v-^mOo%Aw$^`p%E0{OAZpNj3(^4P
ze)qmHvlLrRPA)}6@<9~icT0%xQ$0!tzIRG#b<vbkArcH2RdZ9VpKBKR(XZ((MWn0J
zq9Qg&at;NiYj%jQh_L+7MLG}ra3}A%k{`XpW4!`)JSetcN+V^KLP>~QPp=qv_j}{J
z*1z0#1@)3+e1H<!BlwZuCRl20o4P3wgODAX-4nV^-v27>n*2MUK;N_*%6$tc5Vvqe
zHs{ayglUJ8CqUq8KqdT->gKvzjMjosPye&MU8^mn`EM*emJF2<rA&l*^!z`>^f@~d
z+lQ4PGTAkwM47%PDgaFX4|^|bvhD-m9+YMg7gT?E`__{B-QBt9ac!Do<UxBGc2pnN
zva&|x_OE&$cEW+{dj$fEq5>64ztCk3!Xe=}tZ$QVRZk4Xg+xS9|BkP5_uweS_6X2F
zU}`keb*$AfFq~wPd6tOGL`{oUWan9ilP`Y1XA8#<{~)Aw)Jy@vNkwRQPlgW~g29D*
zF<fubH|^bxT0M|dGw)TF6gk2{Di4`QI;RGoV_i?157#*3zP$C^VOS?NE{$e|v<<03
z0!2b0MeDq{^fg=T>Sn_~-QGPrdnsX0Jtyg*uSh!D2#PbCJc@*&8~_E^@}S7D?<Ke_
zdHFgq(*M2v7<nHjM!VCG1I|CH#KOcOF^)FQrDUcD2|CmnJ;brRmEs_~y1)W3{}z8M
zgk|k{`wI;7)Nf~Bg9O0$LOH~c(&Dh%f$-7a?7Zt3Qg&JoR$uBbzJk;a1!ngXC0I;&
zm5Kiq1cPi*!iCL9n9zol;EPSApp5ubNV7tHetq%gy1e{x{WFBD9AhKAP`GE1p{p+L
zQgUWscc%tiXDqNum-h4w{|yUVKlb9J|Ksr8K3g$12KrRC;tmyc8ml8(*nNRUXEilH
zuuH|rfl+3V$jROP&1Gv7rI$4P`JY~qkZExsUw!_=E6v8VJk(eNX_3Ghh%(*6*27M}
zx_N$)#?SblIaUVo#?~MC?;%zMaPlMn+}yOauQ`aR13X3YRkk><sm?@T3&j%+7e-GV
zQ|8g0dw#D)&A;l&k!9w#DZJr}sVPGjk%38RbW4O`@BQh~sGo@hY9M1ksb<Es|Dz=?
zsk{Q%-jy(j3#B!iG4*_VW?;vBBGj|lf*^uzG{lTA33g0)m11ccq6y?-X4?+}sFCpR
z>Uh{yh<yCJEHm67X`YH<K0H@R&BSOseG74Ok82&<<QxW04Y<O$C-t_%5(At%yg-M>
zuN*mI6@DdPFbYGwzOVEQ&?|b2c9X`?ndAlKCAd?1T(W^5$#4NC+3q=z-uQ2I2OoV=
z1~_rw-x54u-=4RZ8xf6=MUq;9QMQ6v6Me*8(e4#%xsShYK}OquY2ba}{aOKVoxDYv
zvwx=0<Nvz4zcVpQU+|b$sST$;(L3*iQY>wAazlP+dw24?SLWZhznpx3-EQ8l?@qX|
z^xr>SZ?ML{ZZ9vV-3#CgU!2_Eytyr#_T(??ySM0suc3rL;UCRU8@};}^-nh^fBx{3
zc}D?>UZXpgqWv)Vb^j-zpR|h;ct$f)Gy)yi?k(FlIJEGBo?Z)j&;b-5(#9AwIX@2n
zv-EOd2RCRc=in^w+Y<>G-Cwo0q?f>1c24@q8<<m0{!HYfeADWT_z1Mo%HN^vUr8=N
z|LzOZOmkxH+E*?@Ir>@u@w2nP5VP3rGl<!ph5?#RZ@&k%2F|qKd5_ud3;Zn?mqMZP
z&Q55xzQ1nltYF$S0OmLyN?m<I4q|z^0g!8!;7j-S?k^V2Ob@3UR6jR=t{vAfNMl{z
z+mo+lvCV%p6JPP>)U`43*6u1D)0Y<z9j}}FnyuGe+-~m7%+>3g4<~qo-h)*kzIO{}
z0f3JicH}Gjwi`_U7a!ZR?S{dhEuJ0s+eh!ii<AFXj^|^yd&~lDA-fMrF}LY_iFBkO
zoM_^J9Gv(CX!;2;IQ8OdN>s72Hs)Vqy;+$!EfIzntlSdx`$0J}^()Synj(|pary^l
zH^>*oB)aD6=U#?G`j+!S)e3t_pNrq**mcw4OGcvH)*|qazQD{3j+!{MZWAA!Ubl%C
zUt=;#j!nI0B5FeE2n?~U=I*J%BKIt@+51FIXt|fn2|UqXBc#5PxosQKJcj@Jp{?5s
zFpP5LxAqPDCi)T`B*SA8kuEFg<16M~>N6tdU$EH_b1&@6gqZuyixUVlJ768U;YyV2
zOJ@0Zasf*gnw#nVF9Z)x5iWh*I}tl-i;*GyyDv^iB58k_5OTT*-h1ODlY^p2fBrEW
zdb@$~V$F=p|KRjy-fs5fyUX$&JO(n&`{r$U?Zt^f;+QEASs`h)W)o^N)3VDc>Hm(S
zg5o=ezUN-|bov*HOgg`4(7n|*untLe;Kb6A)ch(n&mDDl47V!9vB=DZKq-m_Pv+bY
z6G0G&2f6GLnACAF;RY1)?{81^$>7Ssg%TN%R_|*N2o$?i?PCQ%DW@g6IPF0)o25cg
zR04{HOH{ETBsE=5>^~ji+1W5%YOUo4aK-YAzd>AuGH(8?ub-Zp4Y1j@&X+*JDD6!Y
zoT5WHVJ}zh&N>cfzi2wxL(*=4an6)JNzMR2DAS2senlQH8MU#LvS;~nAK_-Y_${o*
zf>&#$$&X;HDYaBa-jGPwMHEW$ac%zAH8baK4#RzDD^2f=*@<y%@xh_CJJ++GQ|gno
zE9xaudzoVIg7sz&EZ?ID!qZbT2S1{Ee&q0pptI-6-j4(7oO|y3VbkYsI7RQIb6D$)
zQmkQB<KtbG1mJvV^t{(F!r>o7L{18;6pCkb*ihSE!%2C+Bh6gTu<3`1-U{d+bMUIR
z)mo8cl14Gy+xrflN=UhVjeA5oJi;b~HK9+037|<BHSu*Y%6-@bf3qza*FLBUt4f)*
z6!#fqP=M+m0#rDvKOSlUek`cFLcX3;)GER$d;qs{?1y{^10)!Pd&)KjLqPFinPg3A
zn0C?}vwx1oGqeR20b$tII>W&AeLTbA5y}By`o$sS6=zun$zED_6j6dv)%nwQuZigm
zbyC4fc!5s%Mkv6HgOY3WEAzLi)XZG=_J^d;dheQpU_`Yq6Gd}6JyiwD0O|xsH$<!O
zPy#P#BS20<JBvScD_S-4F)o1fySH+x$VRpUVH)G*9f(Cy=DtlyRN}g&YB%`^@P~Xm
zR$Zk3_>Q&}z?p98dw;kuZ%6KmnV0GB#Kq}Nm^ReknkWqI?!{@Ner;LD5M@!|0Nw^7
zMASW8Uu@Rb8h#yZ32#6PJNjaj<7W5s@y+x`y_YSnedJz!yuLonUp*WvIHj|UG>s~z
zsybD#Cy&(w25-gB(~n&cOL~7Nx?zIV8`+L(a<kjvISwI=haHD<9dKz7WbPmP+hl&r
z_U&ibjSX}Fq*Up@on8Q&UJQSF8ny-Gof0Auh4{$EZRbPNyBpmf(tQdEv|KIVCn)nM
z*e?HtW#1@v)ni#tE2RD))6t)~a;&J%#GP^d!9>A7MX<S?umJ2oagK;eKq$=3GW7@s
zZV6Y0KqLW&X-TSG^~k@;j^Bx%#<I6|NGS0e&3MES%+$Bw5@78n4v1L-fQe=GUeG(t
z?Y!-s5v)M-UvwXE+lz&hm*6J@v?Ev&n@Ym*!(-P@k2*QfmViAdeoEdSyzE(x5+Ii;
z9SK&%LTyUafi{R?Q~kPGWzbd<$!28sMiG_QV8LChdayEkID%~Fy#fLnsN!+GFit3w
zYT;0&f<yu&$S9QNskY}s&rN>lE{h=>YLHD(;f760#ge3`I>>N(*<|@Hyro40-=`x|
zbP==(Xax$q!dHaya1@x;eb4)#uLMHx4q}eN<w4#BQWkYy37l@p)ACjzDxzT3M%YAX
zmc&Z;YI&pfmMT>)7d52JOWgs87VJjWt8uPPw+Z^a8N-sYiLmN3VNSTdSJ(j;aT9cK
zyZ{h_9IfAw<6n8d$ioob5dammFfkjj|HXI<n=c%Me33Ji<G-LJ0v?IbRa)Ud^xqHS
z%^gnEb5~MmYXH=fjv{cBd4+OGRZi{BAuxy(4yY=QG>Bdfq{4}J%sMN#Acrw1w{bU|
z8^b`644_3U-Q-rWHLFSX>{*Y6NNUHFZLDUEl51O%#|T{K<#l}tTI-!!(R~`D<9o+&
zqEt0V+$samS8_ro1Pi0R1O5Yb^>`DI)CA2>3ymOfI^x}C4h^cw6n@&dNz6!W|6bp<
zdY5E~UYl@E?XCd04)q{|AYzU|7MW+#uYP%A(TGJ@!v~r|3P?g2WqSm*s|Kig-4sN2
zc1B9&*%>L7F8r%yGaMz35aZx|<Nrp@?-MCGmRJ(hP_)4MU5K=s6Dc3n3s27ERZV^Q
ziqb?<b4(bmRL*>C^Pccw1CaL}0{KFmQ5k#?J|FdwB_6>cC9<oFB!sZ6#YBO+i;4AD
z{Gf+}bV}I~MHLiM11iFE2Ln2-@b~-IUcO_!Tu+koO0FWrGab2Su=hctV<E|M5)OAP
z7<2jP?uEH${fp{u0JfSB*T(DSYOX-!bb9*TwSA?>a~bq7bo<TcKZyROKjI&jeV;!G
z<+R0onHG)f)DtV+{k8H4N&DXuhLAq=5``*~mzSJkh5m%#Mdbk3fP`}jYk(GWPdRYU
z#N+L+?hN*>ioj*HwUmb?|4Q5}9Pe!}nt#q;+T7#)^QzxY^mpc;In#RHL5#!(0_{{6
zSqt@f5kTL{t?nMWMwd#Ie#HGyRjsn{N|C7ov&3RiQAULzYB8djL9YP)2jBIcKUZlw
z%-Ogh6TbXO>MCRHYip#1py}aUF5*?432Je{bY~D#ke2~&34<o7j5}|8y6x>I@CI4y
zv$OBCj^ofbaS$FntzIC21ZbdlI7?R)<G~|7>5nv@5=GTwcz3RX9Bd+v<PZ%R;$A8J
zrB}hckJY$U&dz>R_sS7B0BK4g{L@&MBx3-zo4)}b@^Me_cPk7Ba(j>+Bxp#o{Jesx
z%Q8PCTJ_{T>GwdoOL7kyDts4ut`4~rr`kSN@ubuRET$_wIIxURMbq~mZnZD_b!qd1
z<xubikg!y-qfl2X>5_g0(CtqcbDL1A$TH&zv_WeJX<ga_pTQ@A8X|y#lKU(TNbTSt
zI|d(%mL1XXh!NN8tcs}2f3#RxYGc~Em7)VV?4+nYP}Ro7PC^o!apCZZsTXw$cUm9g
zK4(7x&r3$$9J&1=A+Tsbk&Z#1edSGa`(jQ|QnsdW1cZ&iwmq>UM)+2Ekm-<{Xj~c8
zG(<vl0)I$`Sw(!oB~HkBiuN?L(;JK`>Pb<mDi>2hdvo-BA2dZo`z<Jx7G_XQD{p`g
zeK43#3$s-zxpY&(OaNfo(EX6HQoyB2LMc3?Xn^LCaRlvtAvY#BYY#04n`sYH*$35r
z*{DazT=?d94m7J818ZfqtT+Z-Tw<kH*@~E&(bblY%Rek#SY<&Shh+z|Y~CEPM1n{5
zjzmcId(hxwPl*wbYdIVV|Hb2ug#Sy?4B8kcN5glpmuj*1MMg2nGe?4-%UP{DXkvl}
zwhvB}FgN!%@t&PLQ7jjQp+UCc6A?J?NI%}wP=6#$Z?Lq2EL(}Dfu1b4q#eUS5#&$C
z!6Q)?aM0iv$izF4rl@~>=7GENHBfK#%)PtP3@&J+1_cTWAcSfwF)}L~xj}on470rt
z;rI<d#uk$h<eU_ngw%t4h=#c5%p4j)8?0V`km43Uatx#Ewbb3j<H8Oik%BuoO~r{Y
zxdywx&t(my<1|tQIG!mQg#V?(1wte4q3*9^Grls&4<&1jmXj3Ck(?XY(y;D3HmrSi
z1ah52adsv>C1~9bUt=^vXlT?T^VkWPfqQE5XGU<kvo<lQd4x?)ac(NYLCoRGwom;a
z*iBTRDo&9{CCV~p3&eYiS7i43q}t+2@+~R1vcjN1uK9NYE?eguGNaXf=+D(r7lmad
zfuNfdmI97+3iqL7O|y;7e9)v1ZqNMzO=WkB4ih5V(U;GtEC`(yYXkzRMQN5zztA=8
zXjh~NaGTQ*^j1a3p5NMBC%-dW3xM1ueB1-5-2An1KKC51{=4%@59Tdw8iARbL;~|y
zcje~ivok?PpPl__jj{JP{s_~8IFs)6)1R@|bze_@{x{NBit~(mY3A-R=i@|Y2YPHP
zKpy`K#`yGV#Trfj^px0ld3k#3Iw1E*55+R%Ib;(d^J=n(Dl)N!JSU`dCx*%G2PIv2
zvOc?`)%!w@?0zhi5Of`8i&ffTQLP&IIc){I-a6jr$&4tgkVI6Rk{hIvNY|Vvb8`Qh
zzkGtlG^;7iN1ibpktEk8fab!Y&LNE1XAFO$u6Y(Um9AG6ejB)fC?T72Y3>i-Fu1d`
zC!4!tw-O#4F*DktgpjIAU}E9olBz)R;K@#ax6X)H=hCmldTdax@)VRxhLE54<Ct|m
zMmDQ*q+5$$?K>PC4TTF5TF8P`W1a33B)N8aChwMq^~~G!z+)2<{u`400WqvlHRnA*
zA2S(a_fW=NP2zvrf?<T=jIl4+%*T#(>D}*wmej&ZpmxBVsEHAY7hSn@jvlq_03VLj
z-QV2{+VpjM_x-hk8+Kw=ChL9|{cz9>f=~tiA7nxvp|1$XxF|h_eLy-+@-v#s>FL+}
zb96U(k|j$ZWD=!kg(r|`z~VL{*gH7XkkrNS9w!aisBM?yE8_1TbJLC-D#o8~ZLS^%
zZpNw(_tR5T`{7FoS7?~Qg)h<7PfzVTMz0g6gK3a)1YB>#_<-^j<g`b|wKVbVAht=9
z=U3VoKdmze1PCRRa3u?oH6A&WS7~3-RpIl!4gBb%00HbelK~hNMyP}`?1C=uZ4EyR
zJ_@+TPCO$BFwJnm;PnGhVt#4NTRU%rCQeTYc8)fah0Z~46jj7Em;_3g36=M#mWo&Z
zgV2$Qit5B1{(!4ShXEDVDQqvKj1v#$h~C_9-ny^}VU(d3$><Z7kkpPrC{%PDCX>bt
z#gY>A!6uweSEM5n@o3H&1}W#JOj`?hrvNHjq7KF4|J{9UZ-3^AdLPos)G&6nB-RtR
zfOUe+Sb$6;#0?EDg*7l`M7RpA*YMJ(>mXuAKTWq<2-485FrG<Vhts(4)&qNE*>Lym
zOYiGh2ula9M35CJOdae^+q1o29~204VADU9AK?2+z{!>$7?aQn5~XSCylYAz>g)!2
zvY^e6aGyYV6%(zOqD7>Q2tpN^pBc~h>}<?jIbQ825Vs-@3uSb%g=k_p`c@EaCm<ZN
zq+@*j(*<K3k<TnTbQ0NPS}DO+LTf~6%Q8xc@EYoC9h($onmFZqPL*5@(r)q|Vh43>
zNepz=1%w`mPDv0_pBx_0qZ4&)F^hpr0H2k^k61+z1*4ey%wk_?gm%FGI{%JT)rJ{c
z0;ONMKLR8Lh<Ue<vgy$Wv&A}Ab!8rRMMyvn{0u_KV;$SeB~_ShV{Y^vtdR(71N>pH
z?t%y`Z?{%~dr9J^0WsVs6;}Cu(kNhFFZ~O7$W{YjOAc00R5;y%%}Z=po;U!k13t3t
z+}sk6zAdjzzDlq%$8M&xKdv9UyC7kSLgQm6Zd*V=r)OVn@kEE78P#t~FVb1maY>xU
z&dQMO<@6(F$e$;CZ)T1fBGCcf=m-c@3Ip%rIqEAL;fz#37P*T882fQ;;RY&SbB~e+
zzh%$9-_JOScGOb4`)+-ERhm@4F?H5lIqHV=FR`*3h(<F(Xp3%)7Ut_gMgJ98!!9nl
zM1g6ryg~yGCaQ}g;>ewZ83bNS1KwnZW~cU(y)}O>Ba)1`G|A&2q>4+UA!7yR(2=vV
zVZ1Xt>`BXqtAnarUka=#jEKgrprx-sT(%Oo5eJn#JbV_O8PR0nop#l^U*Ue1Y*qQU
zS@36{>6-=$@w7vOD_%)A7#flK3QQffQSg{2;(T`x7YxnEtoBZ?qnP+1S_k}=b*rL_
zR$+(gvF<uCkrwQL_Ls80J9pic62sN{@|+0vEpm#QzAdLkMZHTtKiFoUl;aNC?#3G>
zs=M^#`PV6-CqT1<UpC5=FWnbZSwPBDFmJmwKt`;Z+y#h`gw$7H9^+RQcIHWUpu@l7
zV8NgaB_Fz>oU&R)zbsmOQR|GO&D<{{HgF^Sd~qY!${@c-($Ksl{{-E|>#{cTC%N@p
zmr9^lBGEF)IEC=lX6wpV5J^%&6*9wRYicC8e+!xpJXT^cNwEQV(O4>G)S8x{1v5-n
z<x|A8m=No3II{2B`RyAadUJgrgpi01Hv=T0oAo6I6zA`n%R%*qA_qwq0R?4kBcp_m
zoCU+plHbVnCG@5f4MBm%jSf{Y0B34MvpwuB)%yyTG<48W6qAxcGA@8GT%SZD7kwse
zE=AN#b(=beq^(mTDvL<95l`;K<+?kS;D6a<(Cx@niYSw+&?3iVN=Y9P7Hyb2DKC)V
zhnji!xi6DHt-1(5A<!#UOy~nkIXOmM{GzY!$`u!d27LO-wZp8<Bn1?-dI&mMZkn;e
z@+8_}0^kk+F1(;Ed;>8ak?AQ}rVM@(k-Vy;Y;f2#l+O~@PAmT=7jauW45u-L_KS0U
z@aSb27dbqISstx$9x*{8*!{q?QI#IGTn3z-gu;sz1!NN`?I5cH&6fGnb1f~d7xpa8
z^R$v|%NELMZQ&t=x)jVgc0pvcYpcrlb)G7<(BNX4u+;9joNmfHMEJEZY3Lv1UgK54
ziHmtBmw%-F-n8W{2t;)bfIT3gMvB+q&ym{Cqc@=T)28~Z&jQ|N_CuL{7$l^ZiRJ{A
z68^o5Yta&O$Yxs%R#I<rP1o6a=Q*m7ms2C{ZsQGQq;xvBO^XqMf2fOK5y)3@Bv5H!
zW9GY?p}in9IXUK<rx9;vUf<omwuAR($9gMuu9T<p&;(Dk;bwRxH!6<myIP{XVaXPS
zX`vxRLwX@Hq{eR|Dro<QbGaE$Zm62PZceHXcewcOP6+U<Z$H?7nKzv9@mC;-e|*3G
zTlvBD$EhTB00Tx0^>@{fz#w=(@1AEypz=2BN(#C3^!w{eQw81V<h<e5c>4?Jho*~e
z!DUrAjuc^vAoE;7AujcGwqNS^kD74{a;IE%vTxS+)n)rFwsX_#UgCXoR<>E>NykR-
zd@giJWSZ$KC|4$gd{*GpNt&Z-^iMt1erC9FP3uMn`=NdJk%}T_6LbvNELoj~<Oz>f
zg&~a1df%wGM5o48GwpnwCR(K)YmQ0^?hR)H^|^E%jL|UDm>KML!k3_f;OLSa9oDR}
zNcxI{U87gnXVSE-jyKb^HBerQO58h6w#<Av@DT*#d?|@ZNhzBQ7-k9`45G;$0pp!H
z;4rYQ;3*)Vg?Lg&O$;qvLF>?58!KCN)?Za%xFd`9TX!Lq7jQ-4ruCuN9LLn0hhSy)
zW$z@hGEQa`TV^z|{7S|Cg46Qd?fOdgwplkT$$E!X*X2ZLB-}uuDwbkc2N6a4dp7AS
zn>n+Sy--Q)4!a#v-!tN4AS#J1kvbz;k>j4tTqi*)Hxa~m=SnVG-b(193`#1dgf$hW
zOQ8Yc8r*uR-+YG$J-N?6b~)^JrXXV-;nYsKT`O>{;~@u$3Nxu?#~s5>&d{=wk~+|D
zG?k>#I`s_k?cSNN_U?1zR2p$yF#<y0Ox(u1I%Tu$2qYsz<e&3ab5}?%Zxy1)Q32C}
zfBWkv2nM2N)RMP^;9##O!3*3JK}#}Mz2~E)3G(~9E<Z2pT5qUxxru0CmEt*QsK>y~
zNWhb=viq8}vlQkq!6Y5GWEmyYbfdU5W|w?oL^iD&ii458IJv}kYpOH$;YRHMieyN|
z#$w|6e&u-oQ|6#0s+NKgSye>Zg2sxNV`FDUKPs9O6h8@Qz>tJ?OKhb6sU5EIf{4oT
z6YHXwV&moT=;2XD;0Q;Xd<${n?sh`OgCz2f(h{2=+D<kfbEHb0{gui&c4As?(8;-9
z-*RWPX_92bC*f|B3O}rEVuYvY)5yA=nh`r+`DwRZs-EGtr)F-1W|bEh{^pa$MJD4A
zHZ~oHLFf*D)w@Sx`MX%&3PR4*#f=aicNY>rA%Pm37^8@A1msO@A^!!LQK^UHf2D6V
zq6le9DHDE>e7|`uf_W|fL91k9vh1sn&`cRnR6!>LG1d${@m{866F`R|1DY)5u=<yK
z4@!Fb9xTYu=?{PV6aTVkg&-#^P!O9UH=mq)FHxbreiuQ<LO<X!VCD$)!|hgv;+)~{
zt=<kj`76vRVJGL0KV4sld^-7Sd8<3dG5y$}rA*588+=vzZyUtpJ0y<VALz6kO%ETg
zRYRo2Qi5$6kz&ty5V7l@T{v^=%eo#DAC?<VqpwmFY%3#ECPMHnT=p?VY9M%IL3Up=
zJL>qh>!1Kkk;3so=^vObCfk<&p>2+13d<+gY&zfOHgLL0o)ABMD5SO!S{>R1^GgO1
z$H(Q`O@CcAl0jyQfM(8pYdSU9;o|CoLIy%0aZn7_LEP0189pKeA@G2ciaQOB^lr4*
z%%?5?EEzj;u)WtlW`{vngC<Hz(hy)&E7dpIVRopxGBclBdO3|mG*LSa92rmz|3{e#
zUqtIS%}8WRjM9`t?rzC<-r(+*8<bk|c^t}wk+2DVnYHs?@N6f&#79j9U+SAb3F;^5
z+ar|NQIv+%R<4hhy&&rSkx*D46i%rpxMM&Z#!(4(46`~33g-$D{N6OAP7kynMl`#N
z8@gM&)Z>@@`Na#jDL)nuPHCl_#4d8YD9%$!Xn$gp2Z7fQ0SX@6<S{B0Bsy_HJst3<
zMvNajyAHFS5btYZpgt{mG9<-){8Hrr>>z!B3<O&|8*U5#WFJ3hkuKaq3f7`}JX=(@
z)UgWAkjF{!LiiB62>x73(F+96=5ad6g;|xeGw#EZ43;mo<n^HA^byV(z62}|f|ykd
za7I$$hiT~V+90$GuU|-O?g>?ANx>wguwui&y+Jjhe%H+Wl2AEU*IH3lfGWc}hO2?(
z>#Q>*Fxygf{M|y5tuJa)LZY8rX``b6C{UCtNmpr<Bu2ej+=emlF-JnqDJYRVri|mv
z#vhG;=m*;Ie}3RpDh|FtgjDeJQUDuZ)oK{g%w$+oDkbR<S|Z}}xEEr%g+XFI|3WEL
z@DF@ulY(&P;Z*(X-@g7g$q%wme{W(E3s7?o&56z<*{;I56(c^y_w)Y9k8Rz2vulKW
zV2uEnbR-*61}}v)&=U5_8qLj$`58!4bWbsn0@xC)A7a5cdr+zTjzK~%mV>N8ds0xT
zo47^O`Vj2qG{6)?xsIsYl;onD%H=l!FkRZWJ+L_AQd1q~^mGw8FPH+G!Xk*4o@t3X
z^63#^q7#q6roT#OJ?JNN0Ttd}^4bZEq0RSQT)dg*r*XkH^Lo-HMOzDL^9pdTGLqZL
zTHKRC^O**u7C?S8V4<KxDR>=<%A<hPrEBmo9nsJ2B{oyRjX@phrcGQj`th61B0(u&
zUqC7g^A}WDr0^Rg=+e>5uiMkWWz(o#A=ibqK+>DAwFkKD(moF>JOZs!@rxw9k^-5e
z`BNy+fmR>Z>_PUNfix>A6G%V+U{u`s@ah>2#hHr-8?tl`5j=|tdAVp#tYnKv7GS|~
zyZ$K&v|=b~BG^z#g^BScXbc-?g!luG>twG#^~q)d5mJg#=StGqvL#T6jvRU4=!{YZ
zsBl$6+CY3!(wDfvCX91yt&;a3g-Y+%FOM3V?n)za%s+iXt1vFWlt8nQ61nMW#t24R
z*{+-uLce;HuA(1&koAaSioAf1rKJc0lj2*CeFS$~^Na8AE-uN!yT7VTR3CMO(&6wo
z;+!a`dYXp>zlO&r?{N*D{EdI$|C_RZVtFC6F9abzH%Nrf)z41TFiHwl2Zaf8h<wDF
z@L$k&XB&;B(LjSR=bL+q0>3c|Hik|Fyo@+Ab_8x?8z$^unQf3l0<HSi`&a29)C_S-
zii?o$3!jIGvhho5si+)4PoIfgBoeidcq{x{Fmpm<oWZ3ZwA@SjMA|6)Y&GMDr~C;q
z{Ohl!X6u~^VcLMVad7T<Le0<QpY!hf6r@tt#YtOH4!g>^O1ucO{8S>#J&;V?zZyB9
znB(P|nQ5_~)zcvzKRf$&Q<pdGH$vQ@Tea|QwqX>sxYd6<knj3P*U{)bQoFbd2q2N9
z47Dhm#~TQ1;W|FkUFQbSZs)s`zuo1J=xGO(E5uG&0Tu%+H}2`qJlgs7M_^~Z-)gb^
zD7$L!-maUC1x*Z*MV`s5f(_BdId5cjU=>x{0y?WoN-5`5AJ(Lq?U#=HNa+8b9iHMV
zhSCq*8u20QZ!B-G7be9-yxZsIuN(QCpCvlDa86G}cATEdIp1~qPZ7pw{)*rDL1zmA
ztW_1ZS-Aq30_w%P)d_&+j)pOj$=z5~&oI%PgVR$Dl)4vp`5OHouEZ}8e>xc5P9r8q
zjE5kARHcl%C<q04-t!th|3Vi0_oFSl^ir^t9<YWd(0-zlrMQ_Jd~A@-JeOwY&hs-Z
zbLCF`aoZwX5rw6E>CM~rO6pl7#lV5EJ)o(?yPY7OF_=p69ZtP?@-_XU3hOWD&BYrb
z!)>UcdLt!ot@BU%y(@f{PKiXDSO@9Os)d55YVjywH%r98JevQEnUrY>==!+toue-F
zkq5p4Hy;oggXS|W3P2UT2Y%o8o|z@~B*-VZXbzq{(qpTjT|qnEa!Gf{iU0a9yVw5v
zzwPvY^lj8@j7|;Z%54A&Bw0np<X94CRSne%{Euzi<NwjM(l!?1R&us-dv$Xsezqhi
zNT&j8j4uHEg=o_DA&N9%QR?Geh^NY7Wc!{Tv?K<T1a+FobytQ_vC1Paq2eRI;0S(G
zDA*wRL=;6dFUpzPDigi`B;ey9!~J*;F|MU*G$$Ctm;*s#0S?tD7XH<px29+Olk~Yz
z46qe8&^&PUMz~&^CS}zGu}Nl`Je}?$6(7z;Z4wQ}UNjcorRih4u$vu)a1zim0o)q(
zv%?!pIRzpyO$fQBjqgY&Y;v8^@uu!U9gt0~`!hEkogeZu92jWp`=f7HVL%u=T_q6_
zF9<>Q&Cwi^TIOYh!IQ3!ya;6;Qfe-0Q^)}*)Wc<HQeXGUfsq4tKtBt%KNP<-w_ID_
z-<5zK70quGB*+^k#a80?RHq<tY4+#DyZr^bC;UtZ7Izt>47u<I2dvD5g{zUU7K4Zz
z^1uE|R_VY0`|PY^Qe519d7ML{Tac2*tcPUos9SS8EN+GMR!sT}-_RD5_ac8`<NY0Y
z$?wQ__`Ut_9qhHaBN>OrB4eQ>j)gfk2oa(+*3e~3^;4uQtoVxS2tzsugQ`l|{soy)
zS+%WJMoJfVKpDU)T2+!GDNfNr=^Cj%zFi{~i(t^u&?wjz{r4+Cd+hd}^s0}RLXlp>
z3PQ-5ETc#qM;b@fT9n&Ct|bk}LQEs7OWd+|!&OIFfCwv^c6rb@>-PM?`@|!N&LEX*
z@cfW}Ld{4?j$yvFQlz61KXw)zOLoz8XncS<2^tp!wZA<P`fSr#?31n}HS(NXBPr-Y
zM2^6<Tf9EzVf-zRNO*!nTEE6z0)Zh>piAL^rh?-PRfy?;c>nch=N<pD&}6{60OCSG
zKnY9}sqt>fNcxwaemFQ+^o#%5-mdj<6cMG|fNH={2$6~CI`%yDQ#!^2^~3=9nTbDv
z^;jkFvrAT?{h=S@o%t>4K$5+W|BVbG;(GmWXFeKG6$mwtYn|B=3=ircN1D=Uuv3%}
ze_PRPUpU;8odzY;3Ew0hFzj!9E(d$Gk|<E$pROcpwxWbrQ<keFH$U&SwHZ$&VbM6v
z5~#$>OxR~8<+Lu>7LUX8FDzN%O$m@nfGhk<U<*<@Lk2(Rdqk(D21Ami2_RFPb)N6>
zyX$?eN~1cQG48_%H%FOYax2#mmyk{+E>;P~83c)*;tN5C47&2TAtN1M$}3J7)THAC
zh;Qih@)(zJzaswr8gAGixLo7DxR#q$O-N$Db<#x?8X^K9(O=n~55P20;xS6w8gw~e
zmRzW>dy7i%P;hxr?<+75Doa7;fn77;z`;u~N*ng_^GCM2&2pmE(^FbSm(x~3UD;N5
z{TuZ-n_r=m1{RKMCv5*NQY*ySf~Tbh{Jg@~s}o_iCcid53!6u_rK{~WzLl!<RqvMT
zl{S1A^iooiM9b6^4bu$*_qexUU?tcFt*dx^{%$aEa}#K?hqissGb?`3l8kF`Bf`o8
zK|!j7)RS9!8x@6zp3DLgd~k+zBqjHI+FZ{|H+6r{hZrJR3zCuqKyEt(*Z3&^N$xc~
z7`>A~ZfL=T>Opr;jq0;-GY@q90Hi_2fry}PDQY`s!k~GdPxnE;l3Gx$SK36ngkp33
z0j=ixgDy1x@C%m!)B{iAs+XXTu@B+5rpQ&55p$`Mw!n#U;U#rF!e@f8S--!o%gvny
z38yXcqXg<&qm|}T5zv3Z0#n%qg_+3Dmk!a4|Ej!&UzV&4oK}bDV5f66nL<<&;ueKK
zuWn4%#UspunQSQ}!FG+xmeSy0HFUD=Rf1d9L)SjmBJT{4TEs0r4MFP#WY==njAnnn
zGr!7mWCg*iC<O^tgW6n~<p@@WY(@J@A#<HLR$TwBYd#7`9F+`1Wp$OF$mu@ch2U|K
zg+vEISW^&?RXgI&8o=>s0P=K&CXHT)_>y~Aaq~vpI!xP-rq0TV0iBQkwwFG7!;POE
zC3}3=B+fK2rVs&851=N)%)3aZ`tVG`kE8ohu7W}(;m<-309Msl1aH^t!>Hhtyg;0y
z5Q_j8BFn~HgGa(q9bgi0F$iPg0dOoNpi@4ov8)kx4np23)%dUi&8jojX+<Z|JZjN_
zq4q<ZqrcM+qIISd&Z2X^%sLLDjJFcXi3!TY`Z9g1Rp#|!DJh~}Pz51OWA61drz(aq
z1A5K3w-zYMQNSld<{N%ol2)BB<su4oL+LLPUEHEqXNeD3qCUy>VLRN{*nE7nfGjIa
z0~jDc*2am|4UfJLVb*UlylgOX;yVze`1n2~dIae6_Rakjc?%n}@yB~mbC)l!?@7m!
z8~U7I1fll-Rrx{GUJDPzKf>iFoUzdPgWor6ys*PTE{>!1EqF-4Vt2}e%_KzN_^_iA
zjuq8iT8{bdYYtLiM3?jI>^oHlM-)RsA;gI_pC&_%a^OiuJq@E^8^a?tpG#k>ptMs^
zcI4AweV~n|1=@7K&AlVN?BfS@JsfH9PJo3c=f1|Mn?4y7Fee!>C6k?!G-`xmv-h>>
z#xpkTQSrO&BP#B4;9NNKJIIsZPR55J4wosS;`tlU93PK&m;sTJ6m?alcN9ylUYrFj
z;J(mGQgTw+EF?rA1n}8b0Sn-0gy-9djP_?QKqV9GtKIcZEW5xYB2q#a>_^t*nB|Pz
zhA>bPN%}Ed{ruUSBcG~=DLp;4Z;aeya;Nc7I*;!p?2?Qu-xLRw3BmE`dEelYp619C
zXdOx^`%yJT*C0rQ^tB}1h>Bz%_HFiJtQV$mD6CRA3h=5?Qpq?v8|&KKqMTOr%n|zr
z^Q=NfmXO8)zNR~K`^H!V2fpTQ9xA!P)Y~;M&=l0}<9^Z2v$Pp+2caRgs}(m2_4p`r
zg%oo;=s;sj?QTadjlm5pr>zP!$RH6K2ql-+DOH_l$zt1W*+!rNIW{zf#pPwk&G?$!
zS{EUu*wHXZ;*z>9Y-dr%wyx!|f6M)p9TI^rTLnS^$mKG~pY0ni2tZ|Xcj#TgrX=i$
z_LibHqqo<>Uf?}<9hm8O5QzL5d{RQlM}j?t2Zb&vMgjMpyS98CV?3Dc=E%$~+4P8U
z5|az7rtF*$3Tl$=i)w;{jyid4HeaZEY@~8-m!A$C?*ZvQIVp<}j|Ac#-!E0?zvP_^
z5{?u0GB|h`_T!a18CD$bZNfVh5?g>HH5N}OSajCRor*mT$wune(J)F!0&fQOcJb!s
z;zlyEFki!v9Z2!IO!ORS*n7h*;Z`$P+EBs5H3KtYhH}sj3T6LhxZZH<zJa34@HCT1
zE6lZlU_T0+T>yvO)19x_guLX9RIGPg*c1$-kaR#wsjy!P`p+Jg{*$AhnNXOf^GQ-4
zI*nxjXVfId(m)iDpjyEJ$EZcEnRr(|(chG5@6g7>0=asFqce;p*Y(>I^XNH&1AL{X
z1~ir5s|~rfkZIljg8S|cwj6wPX?%9}OP-#~zi*7$a}K!f_WaIVTK=Mq1{5S)on#;=
z+(1{-gf!EDWFC~%t#@Vy0G$PuA39=>33s(5Q7#?;dj|$Y+(*0JohrZWRxiLClp(MP
zJmSe0B=+>w!jDwLSx+(_#P#Hz9MdyN-JF`nseT3F6}5ZL-{NS!R2Cyix5q1wr9<R}
zQeOf~8eZ7hYm;rR`q`Jb7zc#-C`erB=s*NpK!EPDn?>yveRHzZX^INW$%!csfr{cS
z^-g1b^>#P=P;IU#9a-dMR@Pa8oZdb=`V;qhmbVcFwLs=o2}RxbmVJHDqazX{=@stQ
ziVz*4zd~d;S|fk|9E)p5|2NlC5aN4;Yz`xc2t5rT!2#d^KnIi1g~FQQzu<`Fo;e$C
z`*QS(%~PV4ii`+v@WIRzJM0HTbSl01Y>%8gI=gR_8%qr_pr3U}s6$-%y@7`@rSq`w
z!_JVN3ErfTL89wY6$QU$CguOQ=(bY9r(@pxhV0#lQ$+-WR3V!yz5JAeiB+P47wm#K
z5W+~pX-3=|!8qSWCXxR0O0F65;K?$KvK$Y27ufW=L%&bZqxIKp{EYloepyD)gd4MN
z{?}1BF#<R%a7uHJVj-iXS>KE<z|;s#8~z9)bmt0Ce-Oh9*&Uhz^ZR}THKdf}siGd{
zLV0Tp+1U}?+ajssHE4r!6#y~nNWrF_#GxKcwgEjo)&+SVaBQPw9hwExhBpfhOc)?Y
z3TS+yfcy+kicig=`F%eNoKDJez@$W|4OER$cORX1Z%lg*zh9ZOEhZ1-EyPVnwC8e6
zxNpzSc7Puu@XY#%Z8%NA5JPZ5(-BFmP=%N@wq?gtzj@u_`4KixTqZ=E+q*CM^IjlI
z>QnX3(IxC4uheCXR6afZ@%Do`8G0}kn8VpD83BBu32e;B;(|RfJT~s!$)0**1V6@1
zx<Pikxw*W!6E;8bm8@j@33*v0!3g_Ip}#LqUdxMrArVHaX4t=E6_OFsL#+7mn_|r4
zCzo)bMe@ILPVW(E8$Qe=WSv%MU{aINW@89$V)$6GL;LrG`P$r9c4pgT8puBdJ2K7o
zD@rgXXIGXaI05?gPSN~Sa(_Y{A+i|HQ%z`()v814k%}VCljrwAs%w&%fWkg{8fICE
z@OyR|F8;eUZLgS~ki={lh(e-w$QXHGXn5>J_D=GZ{tArB5j?4xL4Y+8o`>7)>({<V
zE^iYwKk8y<;&ia}m>>PfZ<TGxg{KX6K3o!*9Fc?p)$L-`0X=*g5Y`TpoMC!wB!U0n
zFZY)NK<&{xJ(g3%Q^==p(HMocM_7TjPoW>_*Aw|CViNZ^{|*)RK_P}gI#@3vg;V?#
zl!L(h7yhq3%D)IGVXoNK_VIn(W%awe^Ec%MTPJFh8aFqr0@&u2xS#Dar#tp$n*1;*
z*4M&)DkRPj{FfJ(B=pb<-GSF921izrTq-hk;=MsQ_vnJe`1<yv3*@jm6oJx~h@c3S
zk`UzvUON2dT&-X}QMKF!klfva^2^Mj+SC5`w<bjEJ|LmqFP%vGs*h7&3fMnI<l-lV
z*psMbQxGue`S>lJ3i6tKz4euJ1NK1$-?DKD5PJ0(m`5pe>2|?xw6JHrLh^q{YbwR)
zSC6qU5DJd1>nK9RbyX(E)Fa@RhyCFowSeU0HANLl2t&*S`m&qV23xm>Q<v}A6cLi9
zn-XTami$RrCz&5f5pj$e+n4n&5N7*$_>riiwfzCx&_xCOk1Jvk6-HFttNKPh8vi77
zxlL0x6|e{jJ>E(n*8|Df8N^btK?OiU-CMH#tQZ)-Cxo@vl!<pI%XhHJ;VOQtZ;)wi
zd6n5W4=*1e26%MvHxtSy@kf_$<UmT~IE$OSB-T$4skTi)AUsF?tJ~ekH>fohd<+@~
z-*6g(aLHDyXlQ@?M?>H7TdG>5#T8^~(B446g*o;|$wf8$-I*p1&H>5B6>+0j3+0eD
zp&xi+u}}3D5a21E2hhKvIJFLneHQmm7t|NOZg2O<{U`2sLns;58sjv9d`3*NgZ=)g
zxiNa~o?dU8_qv<=A1>a_)e6Tr&aE7NC@BcgZ<YQI>UT5onN<Ysc##C)fhBe=g8zYX
ztA;f#Sb;!ba;RxFxG1-Gxqmd!j^OZ$fn=0alC_rU{)yN=8bB>$954mGQGmZfGQl8@
zXyV|}0CyTvh7o92MLDv>w;Si}BdLoE{Sk$VCF5YlfnDmpm{rj}+j-LKXhuOfB4`6`
z6lqIw+hLOfj$jK5osNEhOV)XD#XhjbyyRbsYC;Q;Qsd&m8uUY%?nG@Wieu<~y{#-b
za!7X*f2($iuau~YeR?{Mf%=#+zHxf0A2~hMPj8{Z<PJJL-2)rjdV%zTtrn~)^#e)*
z_p$shmXnSAg~$Z{E{VN@unYw9BM%-vVIO6uWSv0HYOv7c!^;6zJLMsZ=O{_MP>fmB
zUgHff)@ET7eSl1o*e+xQX^A%r;Bb~v2f9CVy^IlY)j&@fCYzFiv%nQ$YgOzZj;*^3
z(osbh1h_`hNLiLaoa5Q$#-Dv#PxV4ThmVS)W*|jd!0!k*5ESe4UCq8WT?V^elI<#;
zq`Klk@lXI~gNBmweZ(@O$|!$J1F}}<LkJ@S@o@p+%$t(qC_3Lo8b9-cD$=9PO<V7{
zmv?6UfkPql0@!2<gA#=YvcPz_<ZSmJ2)j)Xe1Fqkn>^r6d<D%Y3)z4~%*p)A+7|e+
zm%1_gOPt~NV0^F6yUX&8;8!VuLF|DrIznj$Px0<T@$vkdi`#FnF%T%kAT~QyerpN@
z@c%*>wjBz6yT>bj_0|2wCHyzJ1o&*HiG#IG!@fh|2F8wHcMsha()T{Qxn0-oW<&KS
z^9M<Qx>{c|(N|Z5QKI_`ap*@<20}{Vg=GyY%v`9W2|U=)8*K=R_=-Fot~M#DEJl*O
z)OLFmxgK4h7vH8^wx9}4MEdEe1m+<9HQn$3V8?NKY6qf1Px9gzO$)$BEb^F$g2Z0-
zbYf;&vJFWbq%P4|ih)cDD@o_j#Q`?a#twNIvxcIL73K1(66A}-7iMqKExg9IG_>O;
z>^NG#-U0HZ5L0ah%x7Gm)BtUvU!-6=>?Uo)v`lpBVc$Q&cXqWoL9N(0i0A_wlI^lk
zS`NTgXobma#4N`QimARl2DW;N!Lr$uJ$q<{TbMW~(A*H=C+ki8F&{ITukV_R^(&(L
z226P9<A6t~V9|yRf*0HoxBAC?{Oh+!nBn7#jy)wMez~}N4V?delM-DvHIu^#)1R1E
zP~a&Eg^<TQ+7SZa3?v=<=0=4^9LD^L${4sCiHUPs?6YAZM!ql#X2m636b)2)l8(RE
z7bf<o_``@^s&b%nyDT9eRX|GHh>#}`1Y{7p&a%QH&M<}DLvg7}KSw2(j6?bVHznpg
zhmvS#Gu~%jeo1Poczd>fAnKfO)6fmvT@;)n|0(18V7re=Ylf0@Bu{I`taWb;4|)gi
z1ZB-p-QDjj2g-_K5F`!PqNqwLG#zT*sIxY={3TBJT|d2n5KhjN5KFy-t4SgwT*Pfd
zGJCVWG8C+G3j~@@?fYk%ltO*t$<BeOHIn4NeJMpuuX;FF#@dyr4kVTh?k`<^VwepC
z8mp463g47A@JWa;SaU&&5k%$x7xI7Xc8{n?mceISGXMScB{f?d{7@&_Rw5Ml|1+U8
zz0ZID+5hvxl3bUY`hr}wZ!H;<g6ADi)8sSV@4mS$pM|^z!l`ZEqo16U@*@b4VD?SJ
zq;7M;>EV%@n1THxHpgIUD9;wng^YLPn=#`xAC=uZuoR3EKg?_L&-u6#fgwqIgVj%}
zb%-;`Ti&g;duC<L#NpkZ_m7!wFuK%JB%Xvyn5@tfydF(XqM2VACwj@=y|;L}%@sIe
zQTpy0v6gFsJ)9Suj0mJZ>I~r*Vn;ZGZ1z15pD+2&GdTsroe+&aCVqgYrfh;)kIa6-
zqJxOcrMld}9w2>NzB!kwOxA3JzY94AstBhsSV!(@G27ri-g8it++xYJ8WVh>4(D6E
zAUq@u1ZOr8iIsp2<yzgPR(pJ2yMwlJoRH&7-7Eb2Kv9I~=`h{UlH>3=qWF-yh?6mh
zqK4d<6!TcT6%*>BS$Y%i>B~)TEAd>DXJ;Cy8Scrw=!cQiJQz&cx$qCcAUe>HxCCR+
zaS+AEtjmN)+j#|t&QoUO7ZYpQ<JNxku5SgrBWk|TdqS9`-R6P~^aI{s_zo0@O7(PE
zL;mzByFU(nM;&z4@Yw=G2GZRSckyQai}`)yO}+68d)C?10{wn&h(kjTGPwOwZ=cTX
zQIRkYjT?}$m5}47zVa4qh!LXuI-$>I1EG7jDS~%T%c{$5KcAXSBb#}%cgIX=zSda^
z_`60D*A(DtNY3Yag=7P)l<37WaU(-<XlGcMU^V>UpooRpG+ecOv*{@5W}_7|pBRJ>
zF<1QABud=giK33j1-cSyaY1BXzy)G=r9R$K;vQcdNgjI&j|&EBKpGs#Ztqacug@@?
zxy?R5+rw||su2%kU)Cg_k}-@KzR%bhma4dEfpo~q9$csxl7K45t=590bKK;)iQ(*E
z6b$&mIq}$%r>7jt)6?P0zCFwoot|E-1#VC_>e1t(68|J2Wb#?@>QN37Y~X~CRjjwv
zOh%tuii<Rf<1$&1_<*Q2!DmqXYHyASDfG*pyK!+(|0eu1($)T}F`3LE{jAXH3jlPw
z0FQo|jHNM)0mc-VCzm{+Y`5<<=(H2;84HF(Vd;v1*(W$UWdhZEN5OI^4}?H!baZxP
z-*^c2D&KRT45wuFKH-Qx`XX)J_*5w(Kta@nq*AU-#Djn1e~f&1%n5SW>0`F}6!)+2
zM6Ez&hDktuONqOP5%Z|M)+Kq^g<U(!RFQPwly@a`wh9cJzS2Vfwe0>{OOzt`u!ac#
zB`_0E#4}A%v+T1^a3o<^1$9f+z6^M&^0_U#&HRz<xzC>Zuu*m=jHu&B+3*e`Rj`@M
z4%@=+AF{bf*`??z`D!aTyWwM)w7KSwyx$8|+8%wn#uo@$3l<dDRtQR&vcJcOU$?vM
zA)i&~-Fy2)@bu~Mys}oyA%PC%G$peV1_iLnd$gR<(JF4+`kjI_59&E95~SGp@K+XX
zkjT+{iYsEg3<OTluE_MwGct&TFw;A7UntCU-z+b<=BTvUoZqcwEHc-?Btl7)kiUZ@
ztx*mM!T3^qNcpCaLBPP_wya43go`A~O)zuz2ZF04Im6op9senWo!`LO-Wwo%*d`L2
z4~vpl1!SrafhK1b<I+U6+;^5Y8;kO|-FAUeoRTtLQ`aX2xn~yBxUdf>tsOe4>;58T
zHHTt}$s)}ZTP71EyH0S~LqB`t3rf%2H7$IS4N0YtxP#fek^hnus<*facnjJdOl_d7
zoJ{YzyQ`IM>?tnUjtxo11A190@e@=Qxn#}frf)~HN&D;1@G~A5d+y!>Tp@$k|J2cA
z&`~v~0%V6O4K~e=-o7Ba_@U-I1X~QLWO6IPts6CcB!2wWG5Pq6%0dh<hv8u&?Y$_o
zhV)Yd!LZNW;hJ3Mq5+zILB1sQKhHnE&x9V0f7l7*&yD;=^SK<nkb1x%2&lNlRV>VC
zGG1}ijeOPVch^F1J0hknQy}^9myn!K&aj-N!L@8Z_3R5WsjUCokL4URi!pY5x9y5b
z>~+gl4<#fk=_fr8;%usx(F<l|#0Vzz#P=TA{UABpJVCw6L1B&r?mj{GD{3}u+X4=H
zXeWb)^jqAy`!pM0`tIqp*;b=4drHVNfL})ZGWkl1*X&6-u?h3d#VwRbX{>VI7Ur-3
zNyAS3<!vqI_e_A7t$9sk_iOo=8rAw290hoDFl<*{h?5tt8j*tX&W>#><j^k#Pb8NB
z=qb|=WAd|{nu_7P5gp(n`<gG;<$Rr<&h`YHnb;g4&cPr=iBSs<X@l%607(I^2)G;C
z5c?eYzMT}jv)vergN>1DCqevI__;31%WwbQO9F#r2;%YM0*~=|`}g}&5KPL-jO@+<
zO_yy=kNc<3|KmRYKQ5}MgD~yo!6X=Vhg4L#*uUbR2ra~dPGg@-bDvZ|8Qe3IvIEdC
zZ-rO`8yFfCL>h}o;K>FyO&7G-p3Ump#^X+RfzL#iXA+q@+nb@ME`bPeR|Ap<^8XSX
zpeJDaB&DaNK-D}Zct^=x0Lw1QY$|-eOp2}y|M=gZg?=T8Pc}Ct#AH&Go_jLSqmrAy
zzkELB+*IIhRsrEkSfn6}<RTl*O<?Ed*bB_zSJ{Ttx`*?DyG!+LQE#RWqNr(K!uT;Q
zLU->oOH%*ihnseEpKWOvV^peP3n{glumgKWP?WB^E<yAWyAu`&A(-&qnb0=2TGh%I
zT0$5G5Z7*!H(3d>18GYw@Cw3D((dT3sg`4zh;$8-_Pjo*z;p>dXi0k&_<0dbxNZBC
zjugD;3JV~FDkCH)t=nyTviy$+aeFNV#m<q`Rw)y3i163Od7i?WHSxKzN~Z(ve@zL1
zoa#mm&LqHVl2qb7m#KJSRipr;M2dZkKH6j?Z0xEcewynj|8?6%Wo|tq!>4XNS;O5c
zZ?`6v@(WTt?k%@Snqti4kZ*+{nb?AXlIf9$Dj1Caf0V!M?tROS`r{fuEogeVC<=_e
zjsBOYxg`|ZQcVLoE(tY3N8+9e8HWz$Xf1yz<}K(U`0FzSYaJre{9@iF=&f{)CVxQ2
zGMV}pZQjy(m}=IP=MeA-VJh+_g?~!QJKMxF-LNcEY8bj*1(xkg%q5k4xuGb%s6)C)
z{BDcdd*@Ewn$lrH2P`b~NKj6+aFh`bAUm!<NU^L{{EB~A9|}M=h@>dwjeP)Kj}6D*
zWd!<WVODfm*QM#xQ)&AlUFPVsJV2&9h^T=bX-ASFqBPo7Rz2I9!agm2n2Jd1KT|CS
zYPupN>!gPT>onq{&>h&5U#i%bkqB}A-CNyv{d8pVS5&EV<*pmp1~JLVR;%J7$gp~}
z-1YA!n||T!^sP_O-lH1r;aX}SaAl_0V_;}tE=hzfc>S}v(}uyxm$frbDmq-g0`foT
zQpkb=5cGo6644<KpG2%~MO}y*)-^;jIs8!NN^(?o%%$T5>l5DtaOQ?6B?+80D@sqW
zvpgT5u9<H)qi0wfX3u)|=E*VTT)MErQ$}(kMX)JfDrTlF=i)<CzIpkBIVc9F<ph+L
zxEa}cNPQQfCQk-pAo3${-4f3gm2NkOZ`YEOB$u1^b~lP5`8Dq0L7gOp>OX_<zksBc
zvY%`REA@JBO|O$cU`wi6TT&iJlEuuckG}d_+ZB)&)NsP;8Wix<9f(`FVo0iI&L8MU
z@ATMh4bwuL#!??rwv2E+Z*SS9l1Jq2cCMD)Hel}wgh|#Nm3A7jlI+6qzAA>XXr;)%
zkcc4VBFSMTs~`{(Xn9~A$U{eZ`M&)<$JQA$7^=TyB-qEW2bgPVs)O#sY1?s?Q8K6C
z2zM4|{=`$CP;dyn41PsiBc;?U_NE?Asy$M{4#g<ds`x8Y4X#E?-T*p};5HHTuX(h5
z{(2+?$%_s7o|JMgYWUp;oql`9)Bfww<3O2(9*#K{0jKd7d6d8h$psL9Q?ogZs3wrW
zu_;_%jcCs7j7OjMt#cZ|t{&ih!_Wxf$zjj$UMtoJJg^46;E|17uWvpOrr@7i1`bZ*
z>o=OHSi&w`rGzu7ffb7Sz4gxaX$TT05-&Cz>^^}<5sZXMuqDxt{~uY(+x~KxNgK-~
z&l>iKG!wpqnIdje_mWr{MtN74^?c5`5{p5`8+QrhN-?JBoOjHLJ8kx<S2!stG#kPd
zMvg2&K&E_hh5y{%l??&@1FKBHOUt916((&oK`jL)M%iHMo|Ft)7S!lzZkVP?_g`i%
zji-b8rWOzm%xzOnA51~063Ox{C|wFSzGOe^A&Cu4`*3T2+krW0gp0W;;Zl{OFq~8}
zul4mpqcl>Jjjaa>EG&d8@%qIOmT;~0Psd~aBufju6~_ra@&wmbmm=i+rQI(!AAQ@6
z@6wu}5*!EQe1n37t#>5Qw~v_*an)y&>iiS;m?#AMm~szs0q?(PEZ!BggU9i^yo1>C
z9xg`-49LG!++sINQr{`)0wE0rM>0X!^n14##k~$lFdCXu@)Kp_*0!3d+?@TZs3#72
zXunTlg>*xrx6n40S=>^{Cx%8-%tZUliR(Sh98_hYdu?Flr3iT)hJ~=9&#JO@h>;o-
z4TMDu70u`}PrNUn{ja04z;A^8O$cecFMKeAF1vtFeOARo8(^EBh5v5vHe`E}QO(Rl
zLj`t&a&~FXrmWbN!{ZU<v#=AqD=$^<$inWni?uqmD|j;)U$O#3Dy)7eT*KqpcAt2r
zbLt;J3=g>mB0dw2EAIsQ)|wsbo~!E7d%C4Ik$+xN-w}5}7=bS5K=_jPSMKXr5?2+T
zV2DCv!Vc(_V@Yg0hg-?}<}YQEiQFl92#ni%CR<gnSl-Xw>(<zz!a-cL5!AO3RN&V(
zM|)vX)!_T=2=}GPWvsI%K!)|cPp&xK@VVj6WZT26fQQRC@$e4qx`#=4hV~Ea_IDue
zCm_^)*$>A(6B6nZcRtQ|{66A9kX>nS`<>#5FHSZ>CaNCgjR>+}WgOVX;is99mPS-R
zK4K63@$(Ul=uRGy<YIv=-<ybu9>%SJLSKSvr;LTTC4RY+;3UZxzq1Lm)p~6t#nYx>
zHWjQ;Sp+d-M+qM}CE6Fg;s*;>oOou-**sCDJ(V6yUfHP2ItB?T4yhuec3wEzhTq9c
zMiwsIZ8nrfE+Z8&Rz!KkK9|U@gwnJ*a{@-+d*;#!^@Z6^u?<Ff^>!D$WFe<EfeS$|
zPQo=*iR(+rF`%$ofi3_A8JoaSH9zgwZ`PX&VddxR6o`P#9;cs_H%Uj~)=^&SP7-WL
zNw}m)Mf%5(K_L5GhO8vP`kUaH{+F)pCp}vS^_Vy>q6BT6Y*Z;Xfq&S~uADi5pJrta
z_8qV+`Nz~Cf~}eYfkp>2CiVVx%Y!P$Yf({*wk+Yl-&(glXO(r-r@E38pZXN3%fKn&
zTcO5R-o}J(-L8{b>y!)D?j066a=If0nmmS#_iqRl5J-cxySTpCNca*Gb`DoqwB$tv
z6eQ*{(noXhJvRPqy%_PgJIv7gw*2|@^l$uA<c~?R7tc02ARj5Qa3Km2u56h1BhY00
z{qy_l4OLJ+<1&FI`?G)h`rkx4tH`r;u&8anqq)P7LU}jQht9cm#es8P6R+YUfcjQ|
zn{ueR$%P7S*zP!C4I@2#7!()8B#59jvBFyKm+fGPy<!Y3u+I#Zl1tAle*}N@=~H##
zC!5kin;UC+b2Hm~3iXJ`Mi2zV6p*GwQ0$q~T`9uw@jAsBoNjFBZ7k|W?sSe^wxqB?
z#NE9zf)|uvN>Wk-3YZM3T*ijvfvpT7zw&84bcW6CUcW7G4Tpy;!TgL``^wBVJpU5Z
zgmL`k^_^wPo8EI23*oKv(aw|W36?k5&DxfN9TEG+@|Ta_bDP+=pn{c_qtHlexN6$!
z{*4qvJRkm+*704p&=^rgjEo6xGfKivy!g=OjiZUlItPGW-k9q4*dUSA_oKj3g^jQJ
z^(WyPV7RMQF5;-niGk&L#nOu;^dU^L{!hoJf?Yu+sFoZw>VQ!aR=@wW3T;}4V92@b
z@IF?hMNMv7+e`M!&SD<Cp(EImT1kgpq1jV3UPt>YU7K(Wrc@5cS;I!Bz>xOkNb-(m
zMKnF>Qlh9eCC|+2Ep5XGZd0r;X)!PGO=TgavCKC7ZSZYGus9NWZo!1XT{<|Idv{qZ
zwa|+4ntM_Hl*m6q&K3c}s;H=0(FjA<ii53B<b*xCYh&y#fMypJKHx%4@hS?psON;)
zaf3>)s3A-LU-75iq@MBfeZDZWmFJ@?qz?e`DR8_HS%m>>GP*K(DGPkxxM+9W%I5Mg
z%A1Y(Q)A-vlo}JF81=pY>&}2qn4D;8ixTm`mqPHN5BYDa8z96MH-4${UTUD^)a*pC
ztjJT8@&o+6=VlmJjL^n2<64;Q`HllYiAbQ~Y`fFbZ{%N45h;*O|L)xK5rJH!L=KD)
z1rFer9ne30K34VeQT_1UnVbGTnb<8<m@nmD@_i=S5Kp0j7W&Y3gfbwINd=JBL@hpR
z#7zHm=*TnG5Og|Hqdn?h>^gp&Vl4o4{kAc^L3abpa#-u_E<_M8Ncs~6prU|W%*ih3
z$94Z2*m-8|z%9&~&b<y`YV0yqBgpyCsnMJu4X7;=@IShgx++MfIFH>2)PF_UW*7fZ
zzVA1(bu4|Uz&26!<)m?kL!J~=Q7F|wW8&|~8H&#KtLzAhwdJ$3KU}UW=VCs5XdK3j
zQmRDEGO&DIQ4Sch{v&4kjvqphmse{N3I4Nf&N+v!*kjlLIe{y>h|2(q2Mmkd*OrVh
zen5{>lXBQn${N+jut|b}rIH$&Qc5BeK|>K-l9xEV^hCWO6;HpzGE+DLj^mnq#4aSB
zgKV+SmV7!oywu*OI$-Fe4&ue3Tm{j;iBEawMK@OZr}6_-&xs}l&|4|TM`>xO^0JmX
zpERLQhQ68xd`*+#94zpW;mJFPOM))|t)|8cT*o>1YQhbkGR6Myksl<*t%`^<Qj^aK
zlEYPXA8*|S^W%;}N?@bmqXCepJd+X|3b&lJ!Q2h<kbO9PGDt}US)RfFn+9zu^(`k(
z##~?KMZrTlICW4+Y%Osff^DWA2xdjUbNbUXdmBD#=e*5KwJTuA&<2qK-;^!Rba!r!
zpQZ)d#QQSD+8{k~!sK-x6Ms1T<wK{6GQLgBi7X@u1BvWT)!axv`jC}DQ6;HVWXiIT
zJkFUz)_~pyk3;Mo6%SL+9kRXsS}>XJ%*8aGv_y<Mq7a=3Bt3KXO7p1q)hA7*pBI*g
z`T_EP`rL&;m`UeoxM(Rc6{1j0oV$JfdDQJ4Or1SoJQNV6{4DmR%u>JIhO_s{I_RAO
zP&r|S9}*u!jNQxLaOdw~y;-nrysx(vbe8Z?k+vnI+^pM@uP-=<91M~N;n#wTQFeon
zpFiI>qK`j|6xGYfk-&KjQEO(5<cA3ExW2!Y+}QI=y|cMX+0ii|f`UAB4suJ=<5%_$
zY<_1yjcv0cM{z|gmuz=fAS3~Iux$=6!0{5ns@WOW2>MVNQ92%VgYb%|+50{?KQX<b
z+^Z?<(KgO;e^6CB2IJ@?=)U%cU8-H2t}<GXvj}4|6|n;{%LT(ffoL=~_ZEaeg|`Rr
zpJl9nEtK&KiT^2Yl;OZ7X_*x2db&49epnnT$v8&Rmt?Sg?rSrAd;LyK#y>g}DhSCW
z5Q1*Owo2%=LS-eD2B<;<=2B{F`Y#yeg*mYw=xZSWvVeXP^_36&vHhSc^WZ)~EPO-3
z7mSPUeCQd`oJzcPP;daB5H641*N*C6YLsu?VPu)FFE6PHC-7V<2vPk_3jy7no__Ts
zfBtiMW9H4;pnr7}XuT>qm=397O<A3wW`#Yk%Hi3v*wP&whSQ!OI+2;3AYE30MpH-~
z06oQ3M8KIjK5E8nM_%qaCXAPy3QrezOdpYrwF|PSYes=Z@(x|W1)Ng-tR!BBJ6Nzh
z{ZrGK_WB(aQi*+hzpMlU>Ln?yTnrseLcTG1!u3pTw>)M=nA!o?WJckHSg+N^^GAnm
z>6d@VaLd{#CqcL)Jd;Q8^Kd0@VDIUcPOy#bP01kj%b7IBv$O9vuQh^W<jte(VGWPz
zEeIIB$*J>=mk2rwRd$1LlBMw@PR))-?TF1odEF){QL`%&6a&Fo{)H7Hb<<r$-Xflz
z=`n^SnODxvOjR#9DXwr44qn~^lFS8Gm#@pS&+MIbxGR4mq3QcuPK)|kRA_=a(J=g;
z`89jej$5SCSL@r`^?S)Xa{JTUs8(PdY|j-v8~4eHxdgu+=^!}U5OPsS+=HAHxI9s^
z^~tf*@2<E*vp;_^?>Q7EYZ&&XL8K?T6%-$pbQiZ9bU)_)ylph2V@2cz&WTk;_5fZ5
z%*w5IepAD<;mLz5dgKn#{exFkmK-i$og_OyB=U&z2ZR`ad91MV{_$^RYMip^E&7}Q
z=+E1~LyvUX9v*?6$-^)H24zeyU5=1T-*PNe8sSl2CXLKYiZFWYZF#UgC%D`|Rb(A2
z^<>0O)@2Rg1PJ($c2NjODQ%H?Ew;O)L)mA?ZiOe6cOVB2trBiy)H3cFSt8W8?DKNs
zu8`9|b34l&JzqJ68n$^v)oH-*b%ejn#IFzP*AKeMd^r`Fup=y76?JH#SR<;>LYc6m
z?wqr;1p+}ef~Q)d<$_7B-WMnT6NHkE^g#m2BGC^@g{KopavAh{@MGjmetYre?cMp$
z?+`RKWDFFZAZdh<Xes21?%{7m(j2>usRj0CAcZ@m=UMpTaxGi0CkrFlvl&$GX;%&k
zK2dwLxSRSz+WKephX9v=x*t$*n2;*jVAcuze|Y6-&AXsDDA|n+{f%z-KlX-lureFk
zYLxIXQ>zzxc~C{5!o)4Dhe00yqwe?tIk;y-e)N@x$H6KmX;yc@13+2j1jU7Q-8}k7
zoxdM6{(ZRj{}V1qr_2H`UaZEb*1q6<xxoIBJto%Eek^ptFfxI(t-1i3FbGVGT%dt4
zG98@ae{H#GUz*u+2dD3!W5<00zl*hJ;y8pJk$SCl7zH?!|3U4UUWiGAD*Pwa-0=*+
zZv;CPVN1w{xP||5HTThieS+;i=rSQNHGp;{X`eMklZfH`qv|rl9R5q6@q#YS=ej^Y
zaZc3#3HnUGThyLCnp)NBG*Xiwfx0N5oCY}af9W)C3-!}`^tSt_)@k}_(Os7wz(((Q
zgl7r)s}%@5+_2=oH%TKzRHih5rIb&n$^T7c8=%D`)x}&H0yx^6l!6>BXxj|frMjF`
z!&Hka7fP-j4qstBUOpIF1v;Bj&YCiDkzg)|#3lW}0PKLU<91zBpk6XkJQ&OoU!#-(
zcyX}WRhBfR6r|&8j}qMnDtWbjC$U?&A=@M%>n8xLN-~H5CFId!AC|hvCj+kr!ZOUr
zUSN=|`>0235Af#uy1u`;fD-EZ?)JkH_Z=0bWH`p7N>U}|aPzz^B4`{8SDt<P2;<d*
z^Hk&TR;+<rJ*7k;$EvP`s_oHMOh*s~qqFaYN_q^`Q~MY9>;m&?7vGxzCRp#gvCey+
zJdWG}t^nU9=QpRWgj7@`Fm)tcf#j~GdwUOzYq|6MkAKyLIU2$MeE=z5aMeQb1#K;&
z_rVZ`#~HE?;}h5rTTq3Z(v0APsciz5G*f)a1E30zGX=|6y}ywEnJwjx;!ZH8W=$60
zcoPz;<1OV+y)Y&uEA9)Mlz&iMJuDJ)uvsSsnE>x9lz_bzf*%R_dJt-22=5G67Ss_G
z4z59SXQ&v$@y_hcinCZ`d=P40D`-ipsH8=jljaBID|IN^7Ce^!!qV$|zaX9dGKB&~
znFRh!HJVC_S?+#$QUTJB^|1CZ+Po)GkCbxsk=x7i<_6vKoGMvpVU+aDI?4;xNe1yt
z3I28F-J`~7K26cESX$#VB*IXnmLlj8fO=Sw%x50fCix^cm!;zW$cGH!Vy8MF^iWjZ
z6OBZl9o6zDxEBWB5|oUqOvum!^0+A8c)V}v*N{3}xX{@XB$&o9c&kV@!qTLIboZB+
zY(37EsQfXQXy{eKx~8Hh%QgAt(#6}O;^+bRXL9mpmu+X!8RXe=g2=UDA60S8&1Ih*
zjvP5p#HZdu|06VttcEj~w95pDMo5C@KY~UvER4|<4sW5qJaxQwk6FJw`rMD}SXY~>
zy#K>-rj(f}xthu<rYtfr^e4xe&M&!<<N3lYgnvM7*KO2~)Oe}!O98+3)|7;R)2gc4
zDuGxZ?T8DafBINg>*El^1X_Sl68;q6W=U$26_l}5WlM;`LAQ$Y0J6jZ<0fw{9mb#s
z8y=a^0N8pS8E9&JvYP4s!0-%*eOZJ}4qK5B#5}k^9<@&RuTAX|8^@lt!Hi4XhNe(o
z1$Rlu5)@6864l0v3u5D5KWMDl8%qq;gYQ1Tu=PECL4HB9;rY+)hjU}8u~*T1Nlafs
zQ$mTv20{+u9@~9w>6YH3^ghtT^IM$AoGIKmc@VZCMR=>WTV-Y3GJEdfuQz9pB>#jS
zc93lBln#Fd6`NqV!`}d3_Li(!I^bjF-cCQHCSQlc60)wG^6l8`qn<A9hbQlTi@VGo
zSBgB0jw?Qwj8ZfOWZ2XN?A&o3y|#D;=5?EYrsK-oxZ_H3wSZzG@N%tix(U~=d-&_k
z*;5@?0y(RM+O$x_1CSH;+lgaxz(co8Gub(zF=50sK{p9%DG*Nhbm^x@hw}KWsKs}v
zrZz8i507rqSg*(aydf7UxDnO~^=Zg!2jAw>^!ryn>DC&@{#4d}0vBQ|$B3zbwFfrK
z7@BX)GdybMd>uC2e=Xn7#B9yF52xMWIKaW<VamW;RNz6}a)axJ+?QGR)%usV5iM}>
zE-~b$(+5}A8$QHCNsdOVePZQv@nIaVf=e!qZr0+Rr><BYLpPLDZ6Ru7ZhQWI@np^4
za5`20GIX}k3(m$E3>|pU?^=`)@#C@_)Q=+78K@7{aD!EXxidU|tX1iQL$0W4RYiGG
zQd={~!U)QB38j?HVX^WAhwI~sPzv@hv-z%-3WEg<<B-izRgs!wt6J#l+|$RJ&EK$c
zyKRe-HHaf4sd5rKnGC$tzp^blmP|&v{sv8Z-y#LZ1-1p+C(1FllnwcnEYhi&`{%fq
z^!&n-el6lq%3yR!7*pIijw`7WFXvaEKGymD*By2Ejta~rq$nBD8A^)ftePT?nj#>s
z?=C5Q{#fhs8<wlR>0!N8fQb^J_)juqD_}1xS4Xcs!n7=R8ca!t-=bU<v&PP$=%8(p
zMbuQLfRvy_+{0gc=18YnrtklDLQrCP^j7t;%n+V#YU*_U{LZdX5yROB00H1ZSk+Q5
z%jggK{F5%zOP9stN)#S61cf<oaTgETfJ;lOr1#hFZxsbaRp}hv3+8@kX(;IT?TLAG
zSj&Fgo>SXr*>3)=Sg&rWo!uI&gmK#F0Nh2?!mP50D)Dge)s@uR8y+uS?*nG+Km43U
zE9mQPAr*zi^y0FCa(F{cRl_`das9KnmWZw;Q3<CSi3&M1Qv{Cp{^VbCE09<IN5N-1
zQOKbA`CU;LI$Raha82t@ffa{;_Goi_I6vgK=dqeO?{&~LKt6$5WfXNvaDhrZ_#b(I
zj#|HfxR(k+Sq{$+C<ttw?{9<!c;5{H<nrvy@d7X2E{}G-*)qR*Mru=zZy}?!I)$Z8
z<;Xo(^5b{ggvLqxIy<|+zWBw<`mzaeJ@3=khPC!fp^1M+R^SGH=NFEI_#9$h*-%o2
zt}iQ=*(QQ`+*bDW`sxa}EBv08CYoO#EIn5xxbLZe4Nq_x*W%&hdykS|XE_@{T4x1S
zQOXpIC=`NT>8rzOaeE*J>YiCNF>ta&UVV3a&xOO3h?_YtGj5fzr1}dbmxP>P{EAG%
zLm2b}-DTyS)c@f#6hDoc2&4tFmb$Kd#(QqghkEwM<-eR^Wp}Jsm?<79OOv&r>@^TX
z?=SA&p0g9m`r_^beW^mqR0xu8#s9TZ%yaa{Y;VjwkJ90Gi-Gag-7o%M=H5g{jw?&k
z<f8};p-?rb^0a-45fY#zs*0V;6q}?{Gt(G2Y!!VJ;T{$4A(B<7ckl0<d(G_H;!8Lq
zvqyl)V3^t6m$UrmKO_)@O{QoOi1MV3sPWRJ><8|)n3tRpA<)F&_;HCt%WMdlFBO9Q
z$cVb@9oaT-HPI=v<Kbe@Jkps!@eCS#{K_{bQ)$0FpJ#Q%RhsxIMmx_V%R<XJ<*trC
z57FOdIpl4b0m_5YK1mDGv`m*nU;P)%f0*Zf9jADx2tNDrSt4f+N0na^t{Vm<GBkIs
zKgyH06sf6PcipWdUSKCANVdx?^!W+A+X=8#@)?mwihDBfI$MjBaPj?jM%=&R93r`p
zoO0yg#88>G8RW!RGB9HB`=cBE_&U4nlpXEaUWy>8YE8m6a`SNbNOFws4B+5POoV&Z
zQMdb{&B3y6J{6T1TuXGF7Wtz9&YqJ%>g4BLorRA>n#8qD)+YE__(+oiIoXhBobhg}
zVm*yhdjfUYA#-^7YXa-b7zmh<^GkL}dqQ&_Ld@S(B<eOCTo<IGvA1JOu8Sb9GSE#v
z)ZrRIv7IJE8*v>jp8D3PGGqWW3m_)Wo5V{bngWDN^p;rw{nkD);}_=Y9%%mI`XQlp
zn#NI)<RBy@m}o@ve^wHDr`bYYm}$C1bkYwxsq~4TnN#h;UgrI6z><WNF(=(t5Rj8x
z$O)Xg;+tz4@$4yIjg^d@MAi}7%RvwEa2=55l4Q!l2ccFn^Zc86(pN*+&`Yd?pem}m
z4*4nSe|O$S>0|$RDnIPAkHI+YZA9E;7}XKX6)aMX0e{%tNxHz@!xKh8J1?nl_d}M1
zv#a_$88-ds)Brr0;ATOHi4*1-VJMa4)q$|x^vhP|oZ|=o{!riCxPs_k9&a@R`=F5Q
z_CeJjl1wr()aKJMO(c@H&uSi$NuzF~oTL>+NFr7}+n+oTj!Bc~OVKp~GU0L8fR!};
zzoOrB-6ClBzW>vGvo%Wa-d+naCMxcz2ABjGs2Gqe*W0tN=E;smUPNlcbxs;0thZe2
z*X`)P;d*}dAsBDyA|#PA0FjKWSXorC)KBKIo*rqN?Y4Qixp`xL|AfsvjM%Boe5oRm
zl0j;}yOVHKAe1CY^wP{D`*kgRCidCU#XDc3{ca39yMXr7k_+{LCT#ZAiXFUK$rg4P
zdb+PF%m}+}pBYOGU%r38+iyOt_xHs|(QC=JNEYj|1&&=-ZN~VERCnQR>U6s<YHlUY
z0Iv{huSm~kNWOUt1MT6pDV}I#0ppF$l7)5oKz^kUMVw)lXY=G94KFxyW^b7RXMFmL
z&yLGdCa;SG<K8Y4V0>8bN#JZ-Ltf^DbYi6J!aCyD=*R90e~*(SEb;#U7$z-!33T}E
zNiw?87xvBQ`Kc{3MCI2Hiu)smzG?m3CojFGR3Xrh2mNI9*X*bUT_I1tF=E!(?l)FL
zoszFF3%#T)Nkv(*8uZD$(&_nOcF4`mt52K5yF+n!+#5U9ECs#HVGnQfm-Fy77~xZ{
zjv&uvAt?D206ghFMx?dj5WqN3rY0k^-Q2u2gwT3zy8_n*?KHO5SwsK$;?<{nlBaJD
zFH~UBgHAU!m7KLa`rhyn{HzRZnwA;(=%ytbRZM<eJs_S3`W|bVb?V5{Ag>@IYa*Xq
z&w_Z@CsXA~hR&vLH@N`&lTe<lR<qRYVj(a&>%}l|ByW4)3csj8_0^<M1a%(^LFc3u
z4#wT)j#sU5wVGSeW`>9pZR1q#+mJ!+Q$(C<jD1U-$g3wPQLdrw>AIBrwYiZlyacSN
zK5dJ-jM^G`HL1DHjj8@}HOj63pRHaysJA0~oy_)$beOQ!!m}EX!!zJd3GG@)hk16#
zS;^u*|5Fy(fBhF))NpSiaL7O2$sJl84iDz^I@7EIb64R(R?)U38U9;0>xa#4^U~yc
z)YjP@`@{vSSyzSek1T&8J-|Z1PwZI8_yZU@F?rU0lqX2b`o!I_*2lE5*Z-w5#YjVM
zf!4MeCfycA$d^>;y(08YU$A?wMfY4Q*-KbyL{aNguQp8xKB9`)-GFxGe(r2nGX?1R
zMXt2oVFi=)YwNEc(-JEsf7k`h&$axb{+dDcPzB(_W|d%PXI$s4jH}-dYsoNKfCeMK
zDv^r~8DB-p{QqNz+Oln<q(Q_FgE}k_N~W#sJ0w9EE!knX1z<>yjS9Iel>Kj<p(H13
zBwRxg$(T@AuoxZhP%Tl889bLIxh6$Goxa*j`A58e8pr<YMlRttL$@YWH7c=!RvrT>
zaalaOuFyv<lw>bW5SIZK%Ovn5QLhGjnL=}O!<vg#!;VdIEl6IR=qqcie6KF`*_~&M
z@2Ashv3RoxT`7_Hqqt;eO7fY`9D5?|yR_`0D7Q=+U~y(7W+mDlz`mE{+zf(Kw-3+P
zxV#uAb2oN(iA|LZ(sEvsev$NHlG;8_!hrp19?ATj6)Q;yieQ`P0a>xtrL}OM$#C4<
zEF~8@C05QZIeS#8VA>q43EVwk`$aq6g{jrRqmQJ=J$ul_bsi=nQxX)5L)CF5bjNXj
zE<gzy!jBMQ_QVC?8UNtl*d|d4=pglr*z;SQtkmh)B+d#BPf{sHiz<4+=N}?(1Rgt4
z{()(;-2nb6KOY*wQW3*V{$2R5VbaaW#5_M#`Z9zx()qFqupFlaM5{$ZNY28^)qk1y
zl~W@(W=*>6f+H{D;xs3ZX<B#oU{H%h+=zA<)ufTFmmnV?$3lb%VJBSOJP?aIf|9H7
zv|uXaL#uwyR2khIPtAdnG@tIlqtOm%aqG$>)G2Aoq!d}&JhFzEu5z8w#kys3g3T^^
zOU#n*vFYmGn-w=6P9EfR3?5_#WFm&g<MOZ5Y=>TO-lw=rV~@nGMHz}|K|A=(Kc3Xe
z9Ukh#2Wi`Cb-SyI+tunv`Rh-O(hZw~8^JDve|Rk@0>%xb1JliaLD<5PfgaR7{KlLz
zRdahQCq(-lKiJ<LIeB{1i)jREaJ##?d9N*c&Ch@QV`rFNP7d82YfKi4?pKbux0-ZK
zz4(6|&L@K1dOMHrJC*s~P+8P<5N^(v(G21LNFqUc$%EyNoM}MUdZRJ1UXC|}P=})W
zZT;(G@gP@vfWat6j0h{Z>jGgJwDQ665~f`_d(PItbqc(Aq#+BVqQ!mspZ{qE&;R<b
zFYm8jTrmZ1n^?4@y*2So)N*|RBc!~i9{NrZ*GW{hLSJD}yc*n69t-NWjWDO^pri(|
zA~Ruid|e9UESIIAI)43WSppeVE&5AWQ3dcIhLVc#J$z~<H;_It=nz+7>S`6d+-hZX
z8maP#$aA#9IO0@{5d<4?XoxsyDm=5k&MyjgS)E-FF@hv&dI=8_JD^77vszl$4Cy8b
z*bO|e`{l{accGOa<2G9#KG+K)0INnGdB`<GfPDx<_TiOl(#k%|?Hq5>3!6LALV-_u
zZC15WkmHpSyw#wEo*AQV{(8fkADLr7NK@O}-AB3Z{dm9mRZhnBezPv>S_H<R$jK4o
zgDWc96u=jeP~&&>ax_9Z$Ii$P@Uba=TdjWKPg$uy=+<EI3)=%FBlN=_?Z<ut`D`76
z2IcqPJZ|?z+kA!WO``U%{@Zu|?W=bCkJkQjyD33M81&<IcPRJx7;iV*N5GIfrWF56
znM5}?pTNq>-}m<T70bx_@K0a;%OAfo$MtM567!}X-C-Uz<FeoUhj>v40ZWURbOBL?
ziV`|#kxoLi-v;rhx_xuda%?dveo4mBM^UZ=XnVnrxQ%n)*720tJYiWX{UELIa+GnJ
zfW+a{;AWi~crB8|QC;T0`C&_hGdDOlSeFg=VKzF`rIMO3pa<))EW9WnyJQfPyP?h6
z!KUF}Al(QDjLO4-4Je`j<C{XD-T=ob$jBOj>61Xa;e}x=DpsfWh9{fi_NRwBP%1dl
zY7r4qEc_{UVMf(SgW4^W!{(0L`aOT{k;i5z+VNu}B<bi=qq$6Slb3sXncR`(d1#R8
zqHli?<X8H2skh6w{Z-K2GhcTv6#9ZfYfMj47>P0nm_;;>Km+N0qt{v{joEMR>X2m}
zSNEbahwHWefKc<OL8M^C&{~Tu#tH+ZNv<pRjeZyx3QO&q%telstHtl!=5-db+WS(l
zsU0M=qHS<Y(3)<Aq-=O;T2wq#9}@FYu-gL>8^3?{I>3@guQB5hqt7lG)QP1U!g6zn
zP($Pl!8Fa`ME8mJj`El@#0oD<AHw$t7hlR|TT_I5O^s=tuz`{Uu4P8uK09BE@4wz|
zWHE9~JcN8kab&J7^Ac&HPP`mKv|$qCLa^ArX9S27E9uq0>p~LZzHh&N48=x=!vJ$#
zjCGEqQ~%j7CwcAV(rZEU@3hC`N()&OqU-yCZIADbpkGJ9jRYm_UULRZdoBYvp0=+v
z@E(%5ylP{Z8v%-1`wA=Q=4KF?dyLS;HF_4bZ7v{dRo;KzR;$&^he{gXs}{NXzxLd9
zj7{P*NoDH=`2D>~h^qUiy|b>@86Zo4JT%-gZ<~e$DaH1H^{M$}g@mydq8$<~u6%4;
zjMQ}R$IZ6+<w1tW6fIAAP5%0G@wv3bEzWP>9qQfV;cf9zj%6d!Ke>M`7(htn62Y%<
zaV_+3%Ux>wWxBJ_bn*nf<)D5_%QsuwaNR^tZFic)*jOUY0B9*mC^BoexjAlbUJKyj
zy0J;I`f$$Vkj~>VXjqE#x$kZdF%4){G7R5uuC1}bb^*_Ronl2w#1b*9QD@_R&zzL#
z$G^d0|3!U7eJM&v_Npo((NT(+KdW(oBV4t<&#hpfaPC4dc7XSKfE9cFOK!H+s@Q&J
zuWmof@#g!8fa}BOdx9NAI`FVG_+(u3>!4`}E;W{6`&`5pU1L`jP3Q<w*hvYpH}taz
z-P@_!+KA*XxvKCqZ5ttjZ;{X-$K*b93zvR#&=uPavpx9rKwKg6BF6P`BReG8zwF)=
zpKo_X{RMr+&<q$M_h9u%^IXnew>efS#44tX&IAu>ZI&ro#FmALYwr%?kt-j6m8lE)
zr_30j>=a9S3KWL4WUO?4Zx2dpxVicH&}Iq*yt;;nK`k42;VMKP(U_%%4%~B1ld~+w
zE>U7@!r|U9SyG@LhFnbDL9pYe|GwL7-vImBe_01|a<@@q0n8u8!gfIG>v2IH_<?KS
z>T$~JHf-D63(>N&2+gJM)~uS%_Uc+HTuNy0X+#bT{&wekVu~{^cmXQmw&qWBvt2P^
zzL!K%Ms;B+83I_&(zCg8V`k~vp7~jx;sk{!la&V4*BL*fGrao@XULr>7FSnM;YKN=
z5Y;+D5aA5!r)b+8Zf-;czqxtGb<iAM^7CJlYimL|D>1&odCt1466EB*CKse@u@6_*
z(%@yy#kz!Vsch|#nR(Z0MnMwS)&fowXk$!X@f3WlXOx92mQh#&aq&Xp_CUWzqkX8O
zzajAS_5JUWjQq82jeH<jepuyAoRW&k-Ro{0$rsg;(g*ClP?Cl?6fu+cbL*U6osZ*9
z^KiG>?=i3KukKWa2N9xY(4|SNDYK<QbE{4Eys@`jT~Wp8iG8$5F`uaa>sUq0m)O-6
zH+WPKJcwl@ua6KFOAr62p3(D#%(eOdURx8{Vn8Y-gfjv;hy&#GrOE3LZ2Lp6nGA5j
z>l;vm-H;KEd^jkLU-OFH6r*OOoMd_Br7#N{L)kUuq+y&FCDdaPDa=au+H%#zkBAXB
zH^1=b)g9*;B=|2Dlt<!85KBMu_KpH!wE08?^gaH9?bY{i3};7BMl}GUfW>rVhGl!A
zUVQsVXouBnt{A+8fYYj~YejyeKAApQ>#5BQdrh&x1-J)8;%-9^Or0tAF^R4ndq$op
z>82<MED1nfIAiZ#M?Vl!^R0NCf59!*1(5s+Fyz(slChCHs?Jd|vmh3SI{Vt{5myWh
z3m(rhz8iRNV!yQIVU(whVwx_yAJ;$Y@78FM``vc^9qdKd_5mh>1UoXpp-mmaUha&Y
zbKIXiF}|q!qOCybXXs>DPlO3fhOpf2Zm;eTCbKGS45_x?+7gY_pqJ#K;wFAy-T$~j
z;OeygYi5fbn9D>3F`@G!I1D?!!#Q_?H`?p9{mGEz5F2x-0LY7=ktB?e>5nr*csOou
zw0}PnH1VZ<%Np_~=P);7&kV!N-dIMdFcP<(X4m$KKv|@1ADC8<VJgMO-w&O3VJ4|w
zeKc@FB2|=85=Sw%aNCj1^=Azv;#uuSJ|qQ2*m#^Z0(CMr{ikTQ6{@p`!!ifKf*FT~
zT~`hPzvRg!fEoZ6Qj{z7JF7$P11C1@+Iee&(92`AO$p&kefOZ9ROZ^Zt{9z$luD$c
zM8P0O7+5N2flMkApp7uMUEQS|UdFb`vnI&eREQO1DH`e1C}!V3J{00VzPg4ss-lwg
z5QQ)77Iv|BFyAW%2k=%wigxglO^ij(o^V!Voke<IQvsK9>-$~<IEsa3?*ua@ABsH+
z_g=J_cbofv<6q5#A6`2)sQ8|j<(NvcrfDlzD;5Jb$EFyqzQ{g8)Hi0Gg7mc&YqxRr
znQ0Y+EMV-+C-?JaPvDE18Lh1<#c77d6cr^P+Pbz*w`)o&<D4S_dH@VaDeg#jO<Fsj
zpq++Ac}*ovlEg(35e|=!uPzW+<p45if=+e(=llES;ollXrr4enyA1x$r!3N-^l`Ey
z$IwNb0OYs7#aeC1Y0i520_0y%H3Yb4ep=-0To(m2C|4I#*T@2w9>wZi@x71YWRU<p
zMW&;-6$Ep(NsTo^LRyE%gC9n}yty%tDC*|sWewF4LEPG&u~UZC%{2aI4Ob^?C;kek
zEWwuoB2vuX7uSw0@Y325sA?~SVhcJp=wJj`)(_3lu`_*l&TYm*M&jK8-Q>aTKG8&3
zONujD*})In2t=Qdk|PyIunt3V8b^TJI6>vXHy}Cw!5m6<Q@jxyxWMoJ>7S22F(;J{
zwp&~L!xpbqCgpY<wV6j2;kX7!&iyKKSNHH)D^7mc{<N(aVX1k?Pa(2IA5QW6p(t;g
z)&9fgZX8kpBTk#e5?6*XHnZyStXJ0+9>l~s`4C8e?W!=m4UXr~9kS~R53@3>NN1aH
zS~O+E-6F@%GqoJ^Esn}EgXShGd?C$x#=;57%?l13KLBnY`S!qkrj}zJ=K5fnp|^0p
z805h@1ieR6+YkUyRFm-~6$;9SIc~>j3cUh1(@3-fg63Zi{`4@;AtFJNgH<yZs=9?b
zSi3u%PrdA+huxxO%iZnAD}^gN<XCSAxEAUsj2sJ<Y9+?DGO?<h>5`u$HSx3!WN#=3
zqTDQ${txHPbLXldh%C+s8?OMuKyl+N#^XIlm&A=&5iJ@uej-4Eg|_`qJKhc!OOLN_
z{_!91z?%SC)uW&+-7AlP{tYba|NJVjw#74z4>GcxG~iFF3{tl6#0&^JV#)JweqRDr
z*+>(<H9x!~7`eG@5d?+UpZq4Q(X<F$T^tJO#w<R>4v%R8xQ*WX)*Cvna#24U1mm*)
zhXEGUx?u<4aBoT^j)kS5n?NqpGq>+q$>aEv42AQd0AGu&P8w|l=wt10uK2+mG5DLD
ztM_<qxUgz+hsNNS@yce)=Z)R^-1Y|9@OWQ~(5Uz|MdLzXpziRujj%}rO1!LY{3|{w
zv+%Y1IS&2fJ=Nk(-MH5efJPfr<ywV46+~P|`?-@m&cgs}IU#FUy~AR;*JiC7e9+H|
zYt=x7ehEC+`W!CJ<I{wm19!A!a!arkiMjj4qUg8X{ceN3Qo@YoZ&mAhcBAPj@~;w5
zAjZ_5#X;U+wCmps&XZpV$P#C%Ae)qIfYa@ghNm!jKxWVa$0ycT0La%iT*rNW`t|L;
zusuZQa|!v7-w9a`y52&2?1AQ>>%jFK9vY6m=Vyk!Y#7mmN|2IaSOFB3JR`@O-HQc=
z%4<<Bu#>#_?82EPPfr!paJwO=5C^%uB>$fG1q(!u-J_s9l%EcichQ)WACh1-07fM&
zVc8LJZ&4ImG^$><K7mA+SgnZa0kWS;3WJ4-)~&Ey$t8QT03nR?Arp8+iR1YqNvXm>
zO+X$N2eN0z#qwc&ZsT;Y)VYMv3(Vg)Z2?c+tL^Uumz`RsmyIV;QOI|NPjnr4nwY*G
z8_zj3@!TzfmK<T>0+t0=D<n<F%a(P?^6QOjgXQatTnIECOmYU|mLGf(Y8RT{$zK)%
zCVsaGPU}o9<bI9_;;5Sj7&j-)Vl7YF%G29rFk1|_=9i#TFPnS}dP(egepvwK^Zo1A
zY{wIO`I=oEDc!S+=dA?^pIdD$<XRAsAe%<SJclQ5QW<_RZkT(!^GNF|0LGU9g5DhV
zK%+F%#stuAqx9cF{?okP)>s~aVe{1tz%IotMAFIflTQ>pq91`TG|V(-ZH!SF;93#O
zTY<OFwN^v|z}6W20`p$>nt#a;@Q|6PlC^}G5Uk7DmNb<wwv?b0|EBZY%-}?YwM<RZ
z-wrp#k(v!iA9N4^bcEQt@t`&0UT*&VS*r<6zYtoWw+@;R-htGs9RrjJPDqUPcQTa-
z#~sFViMePVpwJnZvA1|pO*;4**-d)Y*>w`)M}$Q*w4rNlfj>y&Pzk_jbD-Y@h}L98
z?}OXS8)i&&`CI#N2M8Dj`e@nMTpCILkr8|jdj%_hRQtllT#$QDijU62BO3Gt&E&=g
zi%gD6_``r#vG$(3nHuSJelB7h*g}_5KwDHLIYy0fL(KVP6q|3!4YK>Fs=)<ajG;qM
zK^u|W0_&V0RK_LiI8HCS3(AFJ2`4Xh59CPF2BVLS%bm9v>+z+H&WffGav?&2Ia2aj
zqfOzeNM2fGk@*Qhd=T{o7+57DVBFplhyD5KBS|?XAhHI5{f8=@y}nR*C#{J8hA8@%
zWaikrz-H;x(G3M=9v1_qX24pYK(IC~)PQy2@2*H5Z*i8urbaIDCIjZ}@bTN@#mwOn
zL|vYY1Lr>NA%aZTpFq)<zjJ4VCA^DdzKWry$K}NOu+L<wVv}G&JapLlH1Oe<c@%^m
zv}zL4IEb+;i?}`#M2lFD0v`%o%5mpRWVd%J!|9HBhMF}#Cc<_OHBJ-CLGV01A}j?%
zCAixVY7Q)y&sJ`W=@Ekz8>=F&*nl*y8He1AFw?^PrWve&oLN;(fMr`5b?1vq70S>S
zQ6nT?g1qm~RBFQ-gaEaKa-jkfWbXMdZfjd|U=fg2gEPj>hSB57bzsMpeJ1+`JXVp^
z05O3r1md7Eqs~)vCCf#io8nRr?Z`*^1-&-ygXcbM{TOUZ4dzF@8eiHzRJg&1`^D`m
zT3ks1{9aK8`arakp?%MLER3eDN{JBmL4$&+f?9_qHdNc+-)E-Hu{`sM%=0_Pxok(~
z2lt%R4w1-J(%r9C8n`Y>LZ6?&xPp1i!ouhcqX51TC9$ixUDaF5L+q0y9)>Tj304GL
zj15T0nn-jc%VA?&-TV+Bb{td<NQowgWZo2NBGKeFf@I<Fuv)!?UiE-MM5D%JEEulz
z>*8xmhW4gYopNC^TbGc&Ff_jK1z@?%$t*_Hyz#ikI=JS~j8P)@U?c1YF<icRO9&wx
z_i#|rknZ6()_-M9eU=g0G|t2TTtHIdXct2S86pde033>C(ts&5SI#q*pOIq$^emCF
z2ws3-ba0=se3Y38p$^3-@d1{bqw-m@UnQF@&Oy15fYBi16?vWtUAFjKSaqpU#?2fU
zEemQI)wX1Dyzkb<t6mQu#bGW^1~!knEqpwBF*1OhfV^hT=4lYr3BKagUAm%%vwt7=
zhB0TkG3F)tQ*?C0_$NQf+mS411_9c@l2#>AMFc-67aLJ7{lB@9PsNgZ@5UbLhWSSD
zLHH;HjKVfjS`hP%88fAvLqoL*n!Ym6wvTrbwT5?=4QGUWV?oMIt{^k&4nN_1KOSM~
zIn~unxLy@obB?l;kqF>q^k8AY{3#0e3|r-j<8l~a!x8(=4-ds%GddG3MJwm>YGt&9
zp0mr*65O-d^nP&#5rZx)R|N5bH-l8zEL9^DUs=Np$kzbH0CO4v7cRvGu60Ca(Jj@%
z6?~d`%meLAU?Z%6ST8ie+~0+HjJDp~bb8r)rARTV?-z6>0FKK^2bdCXRTKhpe0o=`
zEWz0?bOzsYi|Xx;*|A$U|J=n;d_hYKtWpF{3tMs(H!)`ohni5|S?-uvHPxssVEzbe
z_&*+YpVy?&ew3T40W2D0;KX<YHd{oY(Hr&@7*jQvojr+I(>ZXrikXiE!Z@9pOWW7t
zorbX$Y(RlwF~7cj$LC_&p40{tS(+YDN+m?F5f)%#&9Z@}#}04zdbH&{U_=R8DjFhS
zn*_u!PLSzzbnnCRqkM9f>4?~a8Xcr2upXB{Ih)1&^QO72*IQ-b$f4edQ%ozdu#8Je
z^zoEu``f0uU*8GkBneo6V<VD7X;G7-1F{zTaPkpktbD{5C6N$5poElMY6)4_r=>?&
zc10u-KFNmUOTyd_2F)m=&cyn$yttMN5B<Wlh7hX&j0aa@B=;htIeBN&C_iwYQz<#0
zNcw~y87r9AN_e*W!sP4390qnKQJ8{)9C+ARTi|}IrSYiQw@G6oMN(JI!H9<`0~tvi
zhfw^PN6X&@O1*$y20u6wB6uj0;23apys*7Z(=NOX#KxVl_|g`6nFKf5^vnn@dQv+c
z^VLeA>#LRK+OtkQ17Dw4RvVw6*s9g}CvpPkw*JfjG%)Q}STUeU!jNI<l`M7s$!cNt
zgZor5Q1eO`?>n(H3rB9ng2JgiOioB94)UlzlBIfkSl1g-fFUtxFiYn#;5MwH46^gQ
zn;rQu0zx61K*DVcxNFEeMS@kqxZ0_gmr{9Y4gV6{YDB9P%r`5gGD+_2GkHI8#+%Pp
ztH1KyynCkvlTHRB@E`Wv7}_Wl71+qMJ<m{nE~m-*1C$ta1_W`-9w9{@yi^E%T1jl=
zE}gv-omiYBP(zUTk|&Rh>JjW?ra(i^G%oO`g>hLd5*|kg#xsuAI1I3sj3y@Hno>x*
z-@rXX&_SA!;lUq{V4XdA$;=*9XoQKd#nCI_#WqK8YzSya?NdQ?K69ppGchS?NSlGJ
zk{CExfnswWx?8#%$62waQgJ`8R^}o53)P_6R}UNIXk?mFvKa<7BqOl3!Vf(hx6-?8
zE!0|O7~%+XdIaScF0TM#bu?D}i)USZ5b6MUgu)qOQP_fvtxt|^sgD$%Kn5W<v~|L}
zk8tcI@Wd4<lHI7z(aUG+Ex1ycy#_oq@OIIO*i-Hqro*VZ#v36EaWnx&Z9ZF<?6b6l
ztg6DjQFHi{_xNvF=V<Q<jSHlcej4KJC7H8UoKE-N<(*yJJgi7;m3~E-ag>%4J|m~p
zbU%*SSLWk*WYt6N#kGesH}SauL^71ZP5j@mnT{8J(c1S*VTnv7GOFRcHCB~wEoL9c
z$YoFb6v~oDd?u2{R<m-^n*K%jMDDw*fr}ckD5@GL9pLiPW_K?R_XznM*m^z@K{&q4
zs0tea`i)+Oo$pt<6X2f;e9k8?iwPdKw*0QdR9-Tt56B*fx8gX<i030p8dg;EZ1L`R
z$+P)fT(YJSUSQcx2>&MS7c6CFVy1V~)5{;NUqV746d<Ku>NTWhGD|C+&i<)N4Ag;h
zPx8mU<63%ctr8+**p#ahW{H4F!VJckYf8KFe6?gGkz!?N&TYha;ztQ<XhNbIBsh@;
zl$v<5VL4yYq3?H(gsQv(pi#SB8d(d$!lz+MNN3T&@>rO&Zg%x9*S5IT(bS<LY#YDG
zDsUQR(&On?mjW-odLa`4^$`_>m!$!~vVQT$joetVURcnfVR4eJLbhiJ?TA)@J0_6)
z9{R*J6OExyvO^Y2g3|@*pP<@65Pl(h-ju}qN@>_JM>)0@F}Wzo7BCB_u#^)(o7d}Z
zi#5UGl;YBXUkM4wldLgLP1;G9M@(`Ah&f&8yp9*14lHX)QAxI`EJO_D3TKi#hP7ww
zic=eQXCk|Ef}v{CvPk@MSDVqt(d(xyVbdvaOT#mR9D$Vv=m;LFp)_s#g@XevfC8EL
zX0_69Rx7!-CukV3%&;Yci0KeY)+a%e8EXvk`nQ}5dLni_o%Ss?pR87xPgElK@y*xu
z=dHfzR;x3nzvU0h|7px?cPMjWI(^q{>(eg~;4yiDf2KgNh(N8re*4ByiPFr~N)}7k
z@S*Aj!|+U+EE_ItlKm0&fv+VHr?<Ju%o6q!W8*tFgyI+1))`J*hVuEx??~?>={!e*
zDpUnPOvxzUsRP5BBL~|O%I(-<C>0O0T79?s=tzFnC)0KB*_X(fE@Hufj-nJAO1O1u
zbL>Xu*yU4yB$m#XBh8&k`=wyXkV@HqS)tZ<rav|yGP7RovVSR|W-KkL@xHbT>!KQ9
zt;0Ev5s8}>H>Ww*?W!8p@MG~AyUaCJ0BQge7pI<F37XbRE>qW{Z#(f_v4wE_Ex~$p
z=Joc?EvEA)cc|i;5av1`>ULxv>)A4sU^>L|P*UlA^DTrbv;BC{u;H>R8LkFX4+~oY
z(qv*>x_PaozvQ0W4aglar{P6o-2Aqa+l)wMx`DIAcB6BaJiQXEC<q)V)sl|U_98K2
zj#J6|htF~rUtLXJGgbsDb9dlC7b_ftW&Iy^jR|w}YGo@@OzV~N0%SgJp=d)^gtpqq
z=%bVpI&3xh+1gv~m^b2V`T^!oS=o5Lp1OU|^P9Lq)FQi9>s$6`>*utqnuVbEmJH$b
z>p@H@P|x9H5QI!*E`qVcb5aqwoU6J-;1b6(F-&Bxh_R#VY+2dY%$E4}Rx8F3f+aBq
z%HQ<t+6pTl7#&e6S<c@CAep`7u0j=Zuj>s&T?OfMV3>n30*+g=_T0lq+!Z1)Fjxj)
z`Q$|a9#U>K68HFogh=p$tZ%miZXF#Y^2ycI;7@#VXyCko*-KbJ<s3EFraLkHo%tQ}
zWVh6Hg9p=`M4pHYNvyLqgpPKTSqgoPx}Buj>*^yr9AxS(jwynKb4e9K4@E|RVs#TM
zB006}nP9ouPiumx)-WUBrv6Rw%^)bSK(x@o!N?v-Fwp$9<As_sA>}|`L0QI6!O`xg
z&}9jahL*&`<KO!x;k((0lmRh3QIjoTTuBiusS}R(C&vuCGpWBcHPd?gC?pS(ryE8j
zjuyg7NCzlsYG?1AC>A(_ye>|~wGN<^$yr74dWLTR+ib(-HGSzsfu6prspKdM06*c_
zBt3*lFs+5Dh925`P%ly@Zne^i5!T)zcRDAmS+t89EO?&)E-65-pfSlaZq~XHd}hKd
z>cshK&Nwf~y@EAHthPzaPgZPjtijV7IMe5SIa7)FppfX8O3=ujwUdn3H)yYm<lu`2
z;UWQed79)?{_mvshV<Up(y;8}9l&C>u#)q|*oN7NxDgKah8*i`C)?w=n<AmUM&2d}
z1$?99$sP`itczao19sE8!+Ef7$<0{i@GY{m3L%dH*5bS{U;cebnJ#~h9ST9CPcV4L
zq@Ag-+%hQLLn**Dt-6b+Ym>Wrw9k!P*C$N>0>#0}3gJ9Q9r0f}2lkqo4cbyI?tYtT
znt_CrVHqZgn4|)C91AqwoV^5_T(mZiH)gsZ_07$$HwTz&!&!F)oY$DJ0=ynRY~=PF
zII=B8!kRHzy2E^O09tU;5MYqckhG!LdKZ?sAHU`_<rM3TK7ODxUiBw_fRPMxJ>m}F
zC&1!rmxO&`zOLpadXLbpu5~T2#4;L1XdKKim{nmn!>QaqmeNuO<Kr%}Nju#^xNNOS
z>?t}F+$(UM+I+UpRatK)lrXZOfzmdIsTASXn%uNwj`!ojj-8y{AZjEkA%>`sNK+Ze
z*;O3L{lt+Va)qYgbnjuwD}{52a~o#RRycGP-aA%i%oS{w$oh7--+yLe<17YC8{t8Q
zv$nAJ&G;%X?Fr2av)}V2xvf$hv>p-;-qj2tY4nD)!F9a2gSUJE6S~$XSt2zKyUzs8
z!J&su6vku^F4D%57Q3Fz3yUU`loV=1<U9$N$sx_cyAH{zF|C7lA54SOVi#}PUgVTb
zuO^_WiEBwJkn_hmU5GRW7s56LQ;dP$ac<Iv#PFzRKkdzi_e04Wxvq+P%**N}z{<^$
zNx+8Jrd*DW_h{jBW_$P$DkjW1fLg@UZk79P@~8EtASRoK-^HvBieD(K36P4#Pk*{X
zKiq%dpaN2}Bdx5s__;5E4}@fatCJ{i450N`wSKD0%1Dl8C}i;ghb0B7N4ueg%usb^
zZ|MS@p3tTM(8_i&-2=(&+heN`vQ_K`gg`YudZJL3IvckeE3<m0R?zXf#?m}oOtbdL
z%5X&!w(GDHf(qusCTR<JltH$bTPSz@DY|55WzIz1NgoAFK3%oOFiUI99`u3TlF^f(
zB)}^ef|q)KamK4Bbbq;BwoO4EVKIVtjtm5Fv@NwM)`|8P4nDXQ2_i(TL8)tSb|3%R
zb;uR48e|Pr3j}F_;&C83!&WnOT4$jTO(cK?=r}-*!9{$$8b8t{Y-W$MhE+}!N-Rzw
zP6tVhgH|(sWnl@L%Hu9|GpHc2^+gqVWk7PU#Z^lr<wfGuY%aQ!ZM5KIwT@Qs8R2^V
zv2!qzzZ6Qxf;dvL%Y;t0L6NQPrt^i8?*jMD6IR`qG#TKXSYqL0gm))z#=3UbWY0(y
zlY`<*bd<$mbhH$b9!b^+te#4yYZT<^nY--zxb*m%&HU)>Dv(yt+K8OQB2J*OZiM-L
zJL<>e#?=`d(7MJmr}?^M{=28EmE;VCX<#q13Kq4;R$IohB0ISVRh`j*g-`6PBqJn4
zd5|J$507PQb&Ll`R*rjjbd}o>SaMwL&o)fW%U#p5V&AumOn#69h`Ysa1E6+bGVH@{
z!;}2n$55j=3D<@qgDkF^!<4j#Dbit@O6)aZr2T=zH<~a#6H=r#OPm7+oDmry(e=v=
zbF0+UJ#=c)uX23=j~DU+XyF26E^LluG%6wRwx7w<>35od@m3S?)?|N8Fd0Kw21kj{
zc`Yb0o=v~W52OX}awZdtSRyQA)%KB5B->^GRKBwzU1o~*EC~n(+=+38@k#b7Z11E8
zz`R3Ln-9yhj#T6dfD7emMWQJxC|+hSZf_s=n!#LKNp=k+g}~(HggeufKu(qSu4#Ug
z;-Wo2Fve9<Rb_>1r@#o=3dP?bP%oaurwYfHrLu1X9gNT~z)l*1U1aqmg89YBIrZei
zhmrUwyt5QfC`AaRJMr@bQldDTwp$0}RML=J<W$>-;=6%{?vnBgFxA9e5xen4Lo*$B
z+$a!=&~(D)3etFJ;c`&Qp7R}+_N0Jnc`KvYf(U|cBFET^CS*MoOP^rnWCEbV+csj_
zh2YEw2M>oWo`G8U+O0@AttwvcsERKDlfgTP;)mc8k;z5B@V&_za~kPxg=1$Fj)0}}
zQzpeNiM1)~(+|4C$TIQbX{f;r1yF1IF$~+oX(cZ>UCRF4911xjtZ0PBjoy=lxENzN
zKn9tT?)UG)*fQiWVgxGu&zS$pto1>YI@S^QqtpzuAsT@h5!@yQG9;<ejF`<B-ya%X
z!`#t2ad5D^OZFwa@z~_?T8`(<$+;w)t@UnuD~dKaPVmg+<10CCVh50?lkI%u2XZVr
zUy@!AEWclIo^y-mgF#5T+!5^i9<Z_f=Q}cF%jtoh!nsM{L`^s|p{m+M>!$0w{g&2|
zhGyRDO8|Wl95&e8aW;bQM@n@EA*0k+<WBvZ-PtLZCJ_ol<OQpiQz5i&BfCrb5Av4t
zTXRCnTn8XcV0q4n!e@<*7f4ry`ND>=WD%JU^*#r0h$^g&n$C9j<-FgEE&wc%gxTQ$
zmmqu19L6qnAw;rKmdZS~-;Qmzz6`t5T#+CsYgie`iwUC|xtj(#URICCm*eoCJa3U{
zATbCMNSuYS!#P=;*Yk&l7=-;swR#+<LQ6zi5qNQ7J~{SLx;EQO7Bx03-i$z9T8iW4
zdi=;9eD&tRiXL2$LLW=Ob1Yt0dNh7TT09oO%rM)Ix|4TopidlZ!-#bP*z8<u>WH9Z
zfRGuh72XOR4i|eVQb0#fredb-CzC_@t(NNO-P%O?z_OUh^Nh8AE7BVSNjxJ)pcr#+
zMjW(osCN$sZUoAZ(D|c;g*F$j44fMdIcug~sG92e7i}g@$@OZrZ6Ry3kBge*6*)Jd
zY}Eeg<&6>IPf2Mkt#PrjXIry0XoCpQNf-okmoOeeO+Ye+M3Pi>3vaVaWJwFxmj>vr
zyH7kH_K`ftAkL0vBS}aZoMq<u{PSE~y4|<P#@siUA$`fhBqqrIseFlIHJA;hho%L1
z8nq>|;U`iRH>0j#a($COJ{za}c5zcu+R*(@0xAduBN(TQ3!yEu{9e9q^!R?QUEB(*
z@6sp2gBnewO`Gg7G}~$8CUrvu;@X39E(S`DEz<@q{O@T}H%eg?bL&D&7GqTntt-if
zaGw~YXBiEmRVqR-!AZbVC9Z9j$=|l>uGd&r@lv7fLr4k~#1R)ZI~Q=AN?Ks@L~;5=
zfRrSSJ^C>&x0Y+uK6AFk>{FI7pT@8r04^Z=EIWjh2j){(@Eg~PoFYJgP6aQ35)^e9
z;<?0N5*rcN4StfvW*w4moBIV>W%15#LFf~11O@|X1I82`ev2mTXMW`8bdDWY@|(FQ
zi97~n6OwV8ytJ)v)B}rzJX^B9Fshb4HpN;NKzQH?1aOCeT{8x=biSyD-p_>}jYSC=
z1{7yLSQ;Ic>1aP5HsFw6Nd$ts_1#gKDAEye&Lo|RfjBjRXQO~!@P$mGDV8}z0lKi<
zfVdgJ>L7kN?nvw99`cct7wwI-8;~11KzOO(x+E@#8%rL@;&t6bLo43#^ujiPbs?uW
zs)Hac3u|Pat|aDF3V)}hHe7pd+5MteIK}a2;j$6LD`lrfT2+adJ)>pnpQ8A|!&Ct7
zOXAGOjAA3R#;;QQW{W^q)N7OgRm1UWCODEKa>EdFZ7#{_yl6ez_Km@(+uP^Fe79H*
z$kz$&KeC&b852|N#PY~s94nXKuU7JcNK10Z^frkYdrZST=Hx8K0d5xOwWa#Ljs!=I
z(a|eb5(cE8Dah;w{8Kq=Yw=0(Tvy7~HE9Q=B+QM*ZXcl(Vf2sjl*0j#8{O#Y0rEZV
zN+Tgja^gY+m1ELRT1hRQQuy##I%08g{W!Z5@goV1R2nhdL2|=82Veim+sV`ffXRhU
zl>a$E3ZqU~o|pck%j-F@wBT6xAqw*p7uJepksgiKc|tu1mkdPV35<zkPlWpAU1;X?
zpd4DoM{Z|NGy>*yLA#UojQm0*xL!Oaj~2`Wv%rT9-^oZmG(qV95bTho&lBECIieiv
z&3NNXTD(wjf9J#Z?BNykxb$=M)GsaAGJqK)F-IQ=@HESyXbOmU>=?j!`i1Qu@$N|s
zJ?0Jg!X@^}TJ<cfwD0<8)Gu7k^LgNA1x6-jc1a-B8WHJvtLkRP$H7j(JoH-$z!FIv
zAzSp+l%MX^iDe7f7cK)-0(jud#-@y$?H$Aq_6|7E3{okG$g#x0D`ysrLC!4<HXmKO
zcL?%=-2=LKxGV8OoLPyJg8Ql$<_u1KE;Xz$f?3GT8FYN_oG-YWp|*_!VNHkln;0jH
zM)-n)M|+2qk|}iZHA#pW=K70UJ=!s3&X#mk9_DI4sH|`K_}XGfu3lSd5CV@P6QP`o
zU0&7E+RDXhsfkxuUbw9ZF62EDX2oC<brmeU&V4B-IjG{S$?<dKh&QCop1+=~@4I&!
z2u>i;#JUM7nq_nw6`ih86imU4JHhmLc);voeia*zdFEUzQ%NDiV~%|QTDlk`s&xx>
z73jJg&oJg1Xm$eF8%WVyaF*z4FIKLZwd9=&h%yO%2xx$)H!n0Lsc=n{JO`p6EwNgk
zER>7lf<l3AlO7Qg9@uQ~!m;Nkg&w78bVh5`SadID4?j1_D)rux=!5=#;Hepbv*ki{
za|kx~$?N-<b^QPkVh@;pf8SJ_cB625_`F#o9t0;12yc78$(&5S^!f63x4V}pTv~=(
z1>_jXvY<5#QyVuh|19ULUvGD1Audrd!*M9$eS^LONL;@bCshS}bO&?XrV@%OFi|aO
z(b9sLm<S2hvF}g5OZcwdRgZTN!)T6B`8I^anph#EU$RO$hVJpVDW7ice~;t~pqLnT
zQ?k4WYJde|pLJ8U_$5?XAK+>d-z~IMph^g;=)O!QUuLhVNv9*EXmKkrvM{MpgeT0(
zxX6gwBFsKvh(>Q5EhrPk|Ni$xoa7MbZwN@229fH=PjOn~MT5?bBXa)Q(ITVnU3i1;
zb*T^t2Za%ti3z&{V#WnDenpCMg+!Jf;u^?9v-pl(b2CE#z7I^bIczm8sL{k&<Z}lG
zd$!;ibWm?U=QA_@ogJ=&zzfkY+yf*nkRb8Ic(k6m;zTBXS}{1g9FF)TAUvi{#7e|a
zCXVHE-gHN~FoKJE^;fI!Zg<;8%8xrYzmGSNATO@UGV)-p(867VnNzqnZeH{<PR03d
zJe~$b27?@_2-rlDtg$md9jVuTe?`siaGH9_IT(<`8F~V+$DYlFnLAV!PP@<dSD>vO
z1jhMr+~H~R3qpAV%={RF0!H34rX6X*C0#$#2)FOkCU881bb)Z4I|-H`WB$t>GxoeQ
z&gkoYaq&P7=;n4)V$3#3pv`t&IP2N<tK|^b!AU~haFhXqnV$BU0WC~`T2I-z(%z06
z;4uu;;vq02PQI8Zp9~KMjtn`&&4zN}oF{v4H`J7+p!X=u({;FY*U&?e>J@bX+gck8
z4n=!$$nmeIKp=N2<0#kM_!<zNSdcR$_5z8U2{LE#&4sgjUNFR`O@F^&<|2`BP+?^)
zN%1f)czE+z!61f*7Wel$GLHuUjl4@SB7}!Ue)iU}0#kE?$h|9+Y-A=SzY=0?C0QTs
zvt!>TyXw%8Jckf9aDl?_OyE*W0cOOH9iQd^cGkM9_s#Aiwr_^B14ugv6FgKWPv#><
zA3d1~JOpn;?sTjRRYwhZ?1Vg4_}R1BJtfQui2z2DVC>)(2w#w2f0G-*v{&q4{BLgr
zsB6g`6D4RcWo0$kBgf+PC-bP{>9L3}1>T<oM<b-qv2{HkX@c3MbFsz6cwcielg}HM
z3{HX=f<ue5akXOiY&tdT<ERUQ4A|IF2&-C)9o86mbI0_0ve?TH{N(6~4|!MM)hL^V
z1in~1Lhcx3p4I{h`{<FL<4b4Uh6(nRjO{Qi!Fd2dU<1F??Bcl$lRXm|hjlf&c>F;9
zxt$CNssUz#tdxM_3?3z|-NiPX9E2k`&!erxy=FlANRFeB+<{QsOMXIR#$#99v1N4S
z6$kq$3EfZ~BQI|fAwre9j|dk}tJ_b$ems4@M$nl6)Db3NQpGe@Jy;f&kDMY`b{oPs
zLX|_HR<KEu$=!7ONs{Gq&F4EUR~%SI^aMZ85Dm2IPT!712J^ik;V>FM*CJ;f)^K2L
zkc)tZG_!Q{n?$Tk`W;#$X9$)~Yz~QLB4&1ve&?vp;3uJlg_{F=0#=*x&YLyTekhuA
z9_3{M?gaBDHU$UqCL)vhFc^CG*C<nq*v@eHW056h0XR39Y~tk>M#lX%ala+!a0c5s
z9%tAifaaY2w!Phb+-%z&ZB7VRMd2s+RuMvkIzUX9+f0@!X|z*7m<AaDLb9TG<hoYW
zjPrsk^~^_rUQ_^A*Ge%=W-2xV6f7PS0I=&^FHB3E0!sEWJUWn%FcHMl82EVig0#eU
z0Wf-k$&$mjiNUQo$S(V9<X)7s>*VNR4joXr$E~xcBq<a8f}C>l|KwaRP$zRvc8vXi
z<0`ZJ_;J7oEjNq<Wx|-`DmG7PSaPIgdCcyFGQULtWf_@u?|ajOVLD`PyN(?E!zDER
znDMs5)ZIL!cJ}-T%>kBQ(&YYqTG0<l*9wV0@am9*xoK)V*}52ACga6Pnh%8mpUmX(
zvP5*mF)r|pjF@Rt{8Yx64c2H4*s&Hv$&$S!X<^i5OGIVq6A);|(WZ4gIUmk4vsH{`
z^Ii@X{t{w)xkfzfyB+hB<04udqrWb7;z$hu?Y+Fl90^1x@GQ0>v*a2u<_-OD>~oe|
z?a@z^+s^6E@VXh<_q$=^?{%wc7@!^oDjtefmY0MiMM;Zo8Ec`{%Es3Sn2P=G7II<P
z{TzN$I$wG)nwOZ28g3#Gv&LeTnMwYd)=v<B5)AdsZErjulmWc^Wc)?5HLJL%*Bp85
zt{NL+yCIE<abdzT0d2W1;|}XM>7JS$rnL;?Zvc*8I$2Qi2=WBq3<e`*A>h=v3~m;+
zXD}FoXAvxhyJM$~yJ&gDLRuN)+aU^*_zvSI?UqM)sP6Ok)jf4J#T~Gm-FDklhc0&j
zYlK;Ww;#&VknmYDq>e7V@#pz{(}0aOYl}?tNhwYslrU0Ua@RS+&G@@)|KSlt#7991
z<uM_t1XO46+xb~x@Lfk*tCEx=M{KGCX>QO+;tD_tAl~s1oT%2<z%JuJ8VcZE$&wUk
zxA2Psb~sf)FsYm<{}@|C-Vy*`vGPuR8%`_Eg0Lkfh+uv+W+?Mdd>k>*;v5nt(IyO-
znKsABaI&+$NJU%d#cm6U<-qSqGCz{8GpFQP8PLZfRgI@79lojyl<9<!9~jgcgeq;L
z3&+v}l{EzcUAL%a3wQ}RRfP#wOcG{rv*Oh;BRBJLTu|^Y62B!UWvt^%PciV3AsKjo
z9wGq>*hqHV@kp*~yO1MT=SbB7GA>k*X2Dy9baK)R`}nFJRj}>DHAsLiQ8<v9YL8}S
zxZ_2eOLGx*S`klI_|VHnu*VVpHd}<g&&2+?*&mv1gDRx{v~J5c41oB+CEgDw`&f69
zH8uKp6e8I`ivdlePx1hA4n*cAa<~2HQwV^o=3ZQu<S>9xzb<nQ_#E`Z>GtY|KODpX
z2znkjG8>5G#bIjgjYlgC%}02S*w-M4$evJ>Pxf?ep!eBw5<9j2-6&tAgz(#1vO|#8
zV5~sRh9@091c(>r_!-eLvjkYmnQFa5@mtf=-V`3p8Ugs^7;bcK!ZRPo=9t))%<OL#
z3dn+%dQlnys@W1UC&+ZzF|W7yMdi|xaDhdDo>_aBL}#&vpdCQ9#@d#mmX90$Sl{PA
z*Z1anmKdPl$pNS?2`(%IF~QB_94M2qz8H?blXJBHj+B%_kDbUkhgP}hSH$Q$_&}K1
z@?lp1>{ZvfM*`OdXC^BHq**o@<<ZBv`yD3*UK30X4YLzkSmJV}fi9=sU#}p6wR+NP
zz$9J<$e4qUZ8TX}qsskssQ~n9_AV5avcke-vcN_K1fFz#D1?n+8bMy904o`w14-WH
zL=@_UGAhGQ7QPS2bmP|r(UlNpRt`LP{{8Yu$QFZA1S4Hiaes1+T95YfaLz|U3dlSV
zlK}WKNL`QsPAxh={r`5j<%X{4To5b)2Q2xSU~~aGJCU}=!!RpATENh8vLrQ-91luV
z1GhTTh3vK|5b7sQAju+F79sDA1@wBd3G))94SrJx_zehJ_XtsSP~G#nAl6$0h(l1+
z<dTMb3MGV;GADLxB)gSbI8boJ7bW2n5)W)7t=TokkgZlfcRSq`CQe*qfXRGFW=NnN
z0Qa1rW|Dhhs(nb5VH2p13ULBT>FzONavLsK(iNcBW!`uSCSM!0x<W!k@Lh|W)xxoU
zeb_zTi-Lythw@12gc6D!cRV4J^7_^o(>q_2KS6SH21tg!1f-8fcJj4pjicn5y-7+m
z4#OsB2?7f-Q$Dc>SrWJzS`r1dBK~oEjpfCz6^pcms56G<0v$uAuX802Qjnt?Be@ys
zP(GvDl(at>gSiV3R6U!2tJ@8>S_>DPIJhsU*67%ShG$GYZuMleB^r#lFp{x=$Qd8&
z&tARSc--n!$q61|=xvD>=RjMUH;eiG^4^Qk>{cFdlY|JgESV$$ETxsZnRN8pH+u=P
z5Ej2~s8>^_WOtj+%uHnICes~IJ_uBCklIS75Tx^!=vo3DdXn`KkPI?20mT@Eku?Y1
zl6-lf1N=}Ds*?HUQS)4|`e1eiGb+geQALSHmN*6HjZUK_FW=z<{DnlXH#Al9zRJ?&
zP8a?QklGL(h-m7*F#gsPfoNT{{K=Orx(FG#1)!D^3MXIoj}07AD!jS*4h$N$we4YV
za@kIQ+aokh1LHS@%56UNUq#4w!Y=?W9!@BXB3zgxKOIho<<D}+6AUp8-{Q6hk3eV-
z?wX{|&5&k}k4V}CCEmE^bK;@v_;qRY8lvn(L2RO&{3$kbO6Hh<zqmH*>YaMCF^Gro
zw{R3kDXY~8NG{s``ijTS<$z>l4P1VJBNK9xb+%<EjiITjpTx66**U^q?%y_TkFc7v
ztaVoIgy}UQl^Bl5Hv_j&jUWv;TMq!2HQ;%gVuy}(GH*gD-Z)r<1Cmey@i8~28;d<@
z!r9zqi%PEtmIm}ZHfZ=#I3Kj59eZ#;WM5Vl3^8}0G{2X)!+&dTVFWohbHn>GE+PM9
zzj62C6V4=&G;|7%XkzxN*RP9x$~;Pw`3L|KA_SxoX@DQhA#j_0<j0$Bb^BO1YXYxr
zVlNQHBt3;?2OA<OwpfyrcP2;K(1gI#gBz+C(z#dNVMT*H?EYcM)V3{5N)B1%tU-aK
zGTjT?j9WyP8(uK$NCsR|nEXg3ZC0pb-+$_y^{BY<ZZXBYSzMyIWJZJ00ul%kE7fL+
zj`(bzsS%fKS-|#0VM@9`h@1-RvbQ-D^olfXdChfl)$&X72A<TYD)2WXzD<seGg@7P
zlb!PPN}g$tU`MKx46`+604Sc#oz&U<pEwFf7Q`iUf#iT40ajDsz`*y7>}Xv>Pi%!;
z|D-m5C^iRS5V;@^T8_ILZ9Yhem99E9G&_EcoIN;A6Xeh13GRjen-Dv6CO^k!WP0o(
zqn^4GuIM+KFD5FurNRbVqBX)gZp)`O!4*Z02nXciL4*RwK`e1YazG;}J2LE5b&lnN
z2vuBYIH3{3H_{rTmYc)V)bVm#k!O5IcHCz$z!7N=KwlEDQX%jS?U(3YdP=8nI1ZtL
z0k9wzAtgPs6h_2A)diesWc`JYS}pFQS4J1cq#VxqX1m|)#1{lN3IIl-f$&His0LFh
zr+-Dt@x9riwhfz`3i{0~SOgg%>u_5j%{Rj-C3QlH{N4H9!5d@eAt@%@zeVgQ^ydEZ
zO_L@n*{pWw5a^mr9U~R_DGlrzhcO$1S75q%4aCRV3*5-<p>Isze3TaD4v?fR`Jrnl
ztdRvR(V1(jIaBD27nGhl)Sd+)bAEu88on=yyws)U`jv*_-3Ir=BME14IqiP>xNS5d
z9}uy?4gk3v1VaRaSV@$Ra8F63juER}_tH@Q;+VLnfUA&TCTlR3Rp^J1lUi$^OReyP
za*v!Y!mr2f2O<%8u%XzdJA}!XR53nG5ar-NRwmUd!TL7d*wGu28U-@{fUodih_xg>
zh)!aeC0sqVNap@5FrS3V9&k^Xqo|pTdJ9ws7bE##tD=DWcB!6#kBW!GUJ2s)CQpfp
z1ZI^bL_3yB{o=eZIyp?Op0FSEpW{`B#4yDbRHGy+qM?60|JV?(;meXx22#{}4P2s_
zT0lS9IM;C(^Zw}Jee$WaSUQoaC3Cq$eW-_kHZER^iCB6?Q^?~?q(X!m(~6KNPv$KG
zWu?^U?r}<AKqMmY<59;5C7WaX&hcX0_9CZ3zXw|l-f8?$A{J>e{X6qwT<$wu#rS{-
zN{dLZ%nDkX%*3+ytsTxhQZBTTJe5lUkYvH_IDKheFQLH2b|(QFw}ufGtP|P}EPc>3
zMHu8HyTS0nyZ~bdwM2pf-X(=AT>qpp&qZfai?2MLf2n+jR`ZE~mXTZ-%@ZR|E#7YZ
z5CXXQcS-XJr>Izay&@%FXp7z1BW_wSmgdp?8v$m@MDr2ecpnz}nD|zV&JH>Gu$VOJ
zawGO3vT)&P#i>UG3_c_4|DCBl-&<?j8Bt*Iyl16?OC=)_`58EUtV}br>pZE7nemTM
zbyzcruJ&=)H8!uh3(y~qHuuyw21WNsK5}$ICJ;mCh4~UB2x+x-$+~R2XUiX-n`Dh7
z(R4zd9CeVGb2FWdyPTg3?Ois+I8BhtpZ^B~Ob$;Qz8oKhgQNxXKi+b1!JQ-xKdHhB
zjH$E3Pj1m8c|e8ZRuWKkoYcxn-w8)Un-iQ)Ak{&Lz{3cXM%!!^k0lhu(Er7YcdP-t
z<~DzARS>D#B>Iwf*cHe<VO9}#g6}rWWVYq<U&~Y3dNvI1bQ|W=_Jjr$9uY5u-se~d
z;SDf*X0CkW2HD&jgXq(2<$zv+Z^JPL9{{`*X8E~@PcxRM%2$!|oS7UzBc~qW%up0S
zi)s4d`|dh_*r8{jihlQDb6dNErWLrbUnicid)CD?-gl+g9}J_K7>l*^Zf&`-j!>_Y
zS{}ukH17?>pt`zz7mLsrdcJ8RM6$pgpV~l+g*^Kirmwr*)(}+f-fZrhy_?f`g1&B1
z^Vs;Tp9ZDUl0)Fm9MIQK=%Q{I5PfRxIonQUw406pgzk=20Z}w@fUwVy*2YYM%Tac`
zd9EjD!oSuc?;#$9WLpPW<_|8{)E1XwR=g{=0F1W3L#*Buy5*rZL&}2?D<rC~MK<oA
zcDL>H`*?p}DA2ILAq(*)PU{eup#%4revv>;aj$GmsI=Tt&_qbGGQg1ic|7|Bk@fJX
z*jyM`QD76I1%$!Td@@pOx=mpF=WeDG<0Y*6z<QL<3b>i^o1sB1tr9bEZo%D3xP<Dz
zpHBNj|4r9mdu_Sf6p&y_)DjX9QICzqev&!l%UXAY3-{6n&e(BD$&m<-5viEGz!qvc
z5<j}R`AJuRJAx;s257H`N(f~ORB%Z=+}hnLiQfs=UVP6%Anvyok`6Htf_;IUS+ENF
zWV(ROS7Z|U&;W51DG*tt$_f2W@Je|iJ=tf=Uq)o*6W|*)kW~!`8?-hF#7Ua2Pg$`1
zz_nR*eb>giU7szU(K*^ZJ$lHG4#Vz@pPqq$H}ITdy@cbRWVX7|7SEVj>rPCJ7(^Lt
zXh-OGnHuw?D0tn(pc8%C9Ny{PP4|yr4EM5!Aw;Qg8>d8)hAfo<9kujbBpH0=qohJt
zBSZtjbn>Mc-Pg@y*e~0mPIr{ue#``CVxgFE^2xRMiQ8h(#kv;7di&wv)hQ=!Pb7*P
z;$&HpEp2vgnb!jia%uo@VbdbUl>}8J$U5?J1~vNnBL->uT7yo+Lljl;=Q6^_%J&m_
z-zc5^nHpl8Cg)@slN%S3Ph9NNm!``(LY<OYTLu=@5}i<N5&~+G2h+EKK$-Bh7!W0#
zBluOZO-CuSs86Qvn?d04LSaDP^iYEUiJApy?qFtVA^m(mo$rO~f2*`OvbvLp=H4{G
zCwIH#HED4%rs%SwP0FLL1(BpDiSF+A1O`~}Wpdd4hBZ_=3$J7i)E9ye_-!RQws~~o
zW8Z(b`E^^|zLzqRz5Xl<lW<PPIR|70Q;$`O)XXujKmUaZ)9?LAr{%8r1UdrRQVN1n
z9*Y2^o`{A8K4Lp_{VVgPf!Dt!xFC6_e}N^F3=-J1VYNym`9jJS=@^On_Kd&Nmhd4f
z4aF2>N*R?{#f?eaWsa2ZS1TD%qTaMhL@@n(zR`B~NVE0B4y@Vt{3$aR$v>$l5$g_M
z1B^mIX>9{-%5{6%U0%<kvJF`m*@M$2CIu_`z=r)ZED8N7{vVIcBjFL-f0w^$T81`&
zwU_MTLN_T^Is0rr_HF@n(-!~(r%*kSMg@qm;2P{RDZo`N+_8KMeD7(Rix}k~#UvpK
zB=Pv>bUV4}R?il%1AR_$DLAGv++q6-Te7`b1<8q)zOI^{dl;lkO~5_X0NL$`5Ra{d
z_Ya?+K2TxmN!o4DNtoGN&-TD^U%5RvR>NguMRo;D;=<&Cuf`q&Zg!2UYwCxqBucgo
z04d}!Jyq5L%7r*cftS=_F2ZH!iTnL9*j6Cz{2`KT1$B`iL!>bnMs@MI7?Noz?>Bc1
z_tVpsI9ckTWr3HU$W%Cy%`xVp<u0w|qS=GhkLV@>tQtH}NHj+_R9QScY{Yf^t@&Yo
z?k%22BogCNCL<0<io};{>HQUv+EP<ns6EHYg8{>80LZk2h)L|c93e+P>JD+7)98>9
z$WmlxNZ-xm%(m>bBXTdj1&VijDIYGDDB?UoR{3O^u2Q34&QBngS^ay#fPH6vxNyJ(
zGL9uyQv88awc0CDG`iAzScF{xkB5fTZYVR&CwcT<Wnd?)(3Si;E!iR?ew66V`pqqX
z*blo~Nz`%XJBu2sNUfTJ%;%=XM&|HAnhR!!*Esr#KkQVd1@N;>xhcWDS>ta%l~MmX
zZXL3J$Ug(3K_1f*=OusOdD}lekismj<rnqW+*E+_6Ob~b;sBh{QJ*dp$=NMscHH_2
zYYIXIatEa$?7duY!(&-rt|o1US6V~TC;q%}Y@k%i1u{eQ2T7JZgF<(Wx^B5Ykg#t5
z;hb~*gfLOTJ`G4nxS_~`tiBv)m*~*u(s)rqn(ThJ+2h3&Eiq?Vk*ZD*_97=Z+e<<h
z)7M)}4%<VD$L@ZwA7B+B4H!{~NLCU@gKS`)$+)=`BJw@dfu?}@plN3cR8C-=fP7!>
zMUs>eFzeKO{rw}b5S;ddJ_jaZUFf?szJeSKDuImiLFgVu_U<2lL37?cmX|hX|5y&q
zk)+ii*-^RU8Y?G<!SGmDm1C$lGdhdsCuszT@MW)w*9sYVI0~gS_(ML6%kjO;+c00S
zRN$+Sl+MuU5CU`jBRGCPG;$C~yaJ=ki3UKDd~#JxE-T?0>rUQjb;Fl*m@nfN_%)pT
z*vyfl1==_IG9DVLmtj`hY35UO+9W0FG$mM*tQY3sb`MlDaFY_;<#o|ThvUX0oT?S4
zC8$Az<#Gknv(>oA=}eKXH9Z&Z3X&8;W^T1~=lW?M4;*EpHynQ2s%9`daZl`aAf*JL
zWFe+6_&$`o*X(xR8*JphUkIiJ%^1K)bZ-(dYEBWaCLIN4tFB>kUb<fjh5m1#!qB^W
zZeh~ol196Uft_LBaqjMuA6{^NlSc`a7=8gnIV;N@Zx3hH<`%~bv312=vp-$@>8Gr<
zG^#||$M%A+kkHS5nJ)K<^41TJQ2mw7uLNlAKcHkQVpNBU@&ZsSXuk#2%TU>*GV3Qk
z_{QF6|GWu<9#OwsvmYC~hI)1JFN==G^rghXw{c6FZ?wEuFDCDFd(JH~Ci_hDDSRkI
zLoWRQ&OPD~Fd$$~8cqiHi^SX&(GR!9ul5?pI+DT^7=rzUD9jo$T(tbK23ITdImUmz
za*XVIsdQqc41|50GNjRw^b{;$l5P$3$=mAYMmt6JFX`LAJ{Avk$E_?6t%!GXW5r6n
z0ZsC)zhRrBiUb#IQ82A7RuN`L+We1fw3{2b_?H^}kN@<?fBwpO!wQWzH)<{6RA+*X
zaQaV+>m_;kDE6J??JpwF*~!vl6dqxsCo_^o8x?uF!IHxVK_KK9m;^SX1kqv^0+owu
zEdhganb|YkT^+t}zC^HUcM`nHvVswV@Ft@B0^&DPhXG*pVPHR`#l>wdld`G))O@zB
zMy@1Yv@G!k;WM;ccy3k=cZs<rtyUD`-UjBFK5>@9Z4W~Ls0wnDz)(Hha>tt+1P`15
z+_ga20Y$D`L`zGn9mZaQECyK=iVohk<xv}T{#a@G!{b)V7dssw6;di8`X^*`ZzXF}
z|8!|yGzCy^q6}yX22@Os0QUe4EjCI&@nd5<T<?Bw9)#+Os^R3q4pb&++%TAno;!I*
z8sJjvyL0pL&}L+5<IhDmyqT8<V3&k2@E3bnWIb$v{DS~gSy1q$k(&--Lh{lFk{r2z
zy4ZKAGqqKM^XKBjw?yaxN743xnbAr)lpH`)O>|fo;s7TX4J99aTWWH}kmXL!SKgu^
z$E|}awjd6a9KEa+osj1$-SB@9rnqkQRbhNVlIVz}y^su$I}6GdQ=x-!eOh;B@(yX5
zV#wce5Ox5RY_78DDHF-W_=!m^s5Uotj+%T01xmUG;-V!Fi0F~imt^>T-*HyE4eo8^
z-@_G*?*3}~`{F5p#a{88-|FAJ{(J&{V!n`-0@X)R0sJSaH-S{k$7uNL7NSR(E_?YY
zGu;Ho$uj0pBi8~52&meS3{jjUu5ewIORIQZmYhc%(Cv;dD2@>?U}zzx82hTGEEpbN
zR$zW#4aFrK3;==vg7_7tCRRxQ^s>^#osX=^^`UvL3D`$hVc3v~3fKtxGbdJ9kO}wK
z9}T0#`onG~)H6^<aY7*slD(0bI4*mEW=~)2nq&*}m6>At5~al@>=Z~1A>uAGC+-d5
zu$aC%DGrTA*U{`fN+bvYdT5ArA`<+9VUxpX`DIRMWX0X?PNcy4))Z!ct{ZKF{TFxd
zE%%`N-uge9hh3xDw`3dT8b~U<8OnZW#|o-tu)(+xM4E?M(u|cn>^d}jmutuEhmfk)
zP!T0XT#-~t*jW0f^Dlj}m6#sdugUpJ)Lugh0ThMUfh!EPjlVf7h(kwEM_~kR0v<-1
z)i0Kz#1Ow=TC?^UDyAVN4j_|6fRHl4o=Okwv$0g|i0dZ!)=Y{K;B`zF`U?TC$oKkq
z&G{{}j>i}eis;fH7gN^J<ei0LGUT_zX8Xv+BT>LzNwgUPlCTAl!U8w@Vr0DTr<z=;
zvl0-brLZ@}=UYfZ&KZofD6F)*Pk(NHR_9YrOads{^`m&8Si*2h2xm8Yo)~_5)jgH|
z{QX)Ll2g;Pry(ObcK}ES94!mWfC!vna`?oD8moY{I1fP2pe2kZ=9_=u7F1E$<>Yq8
z*C}g0urHSlsOQGCCTmn$kU%8xiE-h4=*RT$)EqmQWTW#4@+LvL<l_`rHiJAgVSK6t
zp6(Rwn{lLfdp#n=JZ+$V!K#RvP2^5awaJU~)gOe9_vEuD-gAdvcYXNK*bT*;kxvRC
z0V#xJ&Ln#?yZy)v9VtapBz}A-?pfJ$k?YJ1iNh7|W{KsnK%)FRRBvYloQGH$>V)_i
zoPBJ!VJy2544}l#Z;S1(CVWBSOqvIr?F?Jvp$Y*7#k+<hBrsCE3o9~ukmS(@JbAGV
zAEIsK5|kf5#bjqOAFlnoEB3wWh_6SmOxFn3`4p_yPSPW2uqwj%S%_U4H5Cc{YIiIC
zdhELU=tHsp5R#$B_uqoT+uf;pE?Qvpr&s^?yL7!~)ha9_C_+$ju@7g2k9oyNV6Hvg
zDRs4yV)4-z;&(T<*T3<biw7kpi3=IASspdZ#Zptbu}<It$p>9L7=y;lcDE??gX4uv
zGb-_vWI<J$9=NeiTIhdAOA(~^{wYO6PUMl|m9sFb;nX&317&e=iK?u*TFH%ZE`Cgf
z5y?_2G?9WXRk}#=eo8-Q=<ZJq5N_Fs6fJ1i`m;%virCWUCm#Aj8RE{NAhUMviih9C
zllYEs8vXUr7qFU4Uf`c8;94;qxWHGOTEyXX4IipLpS=~i4ww-spg@?DFVLVL69@dL
zszSxyq{V-EynRa9m@bLnsM44uj(ChMti<sMxMd6U?c2|XX8#NRktbF}-bS22U<v?d
zkz&u>qAvZdTaf^H%>+NCFIa{J5D%d_YAnDDy{LP3RYCNFdU=aQ>HE#4uEavT!pM~*
z{UONQvf;a@n-uxeeY5@PUJnjk3Kz^M<hl4xTL5HG5LzCQX|ZnvT7^%E^XS52;eo<K
zQGjLx)JC2fGXSoApVt0B2+sS@_m?^h@r{D%g@*w%3*mo8M|Z)AG6D?f(~ft}Oj5iN
zy9~_}76((RyQGCRvvCM+{sei;g`>bK2*^%^8WG~-wJaL$;7ZxA(F!*jZ*}QX06Z2$
zbw(!GfPfeq>JdAGE5*KpVNZ6+rA;LvFkA`=><|DO7qY-A>5#)0b=i>))VnO<5RqK!
zY=!w=bBg^v`E!>O@11bJU)XXOYtdmduxwbs(2RAdxqwft0*{>>qT<I_Hunn)Z!$p2
zs9hz2i9qd4`)A26VAzy-1Yvst1>@q?Cyruz0QWme9=yS(6HesE6`W5Kc>}o!PJ{rG
zhR_2pVYiQSzG@ZkEF<uR<AZwx*s7#o5FA|>i)q@u$=pKpw$m#9(i}KdMR`c&9>QCM
z@D`8<O3)HD)(9*%W){Os3lef}Er!Sqq$;KgaSh&1bI(TxUcK>0{NiUC1ZAk?UnRu^
z2IWB9M`(PPm(;gN^R9<6+8T`OASXxVkkiZAM`v1;W&zZ&ghrAzu;|ue*P`<!^(}(V
z4HqRaV>ny{7&2;6GS6~we9~ZhK&}E14ecW4T61N0EjnLP-y#od1?glES~)B+ZO>M}
zoa}#Y4%l%H#cafOJjCbs2)M_6@6{(=W90l^*NxB~5{^pRMW0I<&oIaSbJw!jO2j+V
z1i1X5YemJyR%k^eXD7RDd}3cR`m(jbwP5Q6R1J(EO9-)@pR8X{kBr%)g3>X>0(v3Q
zHALoZ+EGP5Pj94_U$qw0pUQ`RxCT~%<!yfYeL-JRYI!gVK-N5PG$0$;PQl$i=K_$a
zLCywc!V-X+12Z;p&ptjrdzX#`%<Gpk47j$U^>*LDt^c6}+725z+9W?f2lw2)y0g71
zu-G7YNSbh58J$n&d6t6qN-OGmMV=Qx#c=w@xMmU?CH72XD078&t#joUAOy&y1y>-a
zi^V}cQ$5-%t*Gl&0ikk(4HtALk@=Qm_PJ{F=vI0A+ulU(heU<oEo!l~Wkk=Iv-z2-
z%C#nBDUFawGtzYBa8|ZTN@&)f!%}S{jg_3@oI!R`I3f`W*Dwk^2?}8}F!4jKHr2)7
zVo!5V)Dy;+h{TmqfCgLFiBBMfHrhoEn<5FdGenP9wL63m3AqylJ`hUeq$8DF%pJ5i
zI1sv3AfS`TuRxu2;;*9&bc1tQ@bg4ytPw{uxaE<5h0D$!E{>bAcP*ZerkWI;ftZ3%
z0lwfGuxl3u=$t2`qQApIec{|nSYHZ-Gdz6&>?<?3u0mk(z#5-2pw}Hi?9{@+D<NsV
zF@GRGS#Cx**4!=pSfId(@@wc$K__BstQ*oM7~w2+;sf3CrSb0#?&T@g32=^rI{~+X
zGnyO}W?ec<#?)cqHJ}qD7|Dg#TsjdxC_I8O6N~_CTq_FA!Vm`Ju-Y~+EIhy-o0GmK
zZoxN0YG{rfr*Jvo(fE4E=Tk-qs4vX!H9jZ|MFg*D;bNOj3@$N$|Kq#$FE9V}>aA;l
z4XZjO{zYi|2=Z8(x_uwS+k3!;q8X^(g}o-^Kw@FgkR-H2Oyp=K$8bMR9d9sE9)8$8
z+!dDs_kkIZW3u!L@N?Lw&CWkoQ@>TME%_M0VDSVa28$$*j2w48<f~@f)DZ4~HL-Xf
zd=Fc<aBS~11qGO9Y`S3rur~ryg~~WQ{^l5FP|HcA5U~iX(HrG&#3&>~JjH+p0oCS+
z@c4=+FUe3_G7HtzT!e+{NI&9Oe!Ty;-F{(=4V{Jjd7Q=%cG0TNh%Rn{9r`w4X2hTP
zq$=6JfRx}q<rq>+kl3H!{vgKX^lPI=VW;ho;~G~g`Z#0Z!?>FQVu$nsbG&cj;zm)*
zU*3?5vRsKxo&VjoN#1&PK9W3wjVG!6n3kp0GGtdu83{?QM9=DoRDva)1FnTx%HC&=
zurlk|`=xX`Cl2t?W6+>`6&6tZ|K|2tYTqcaN>mz3Xb{KT;vqy)Ks&I8nEgFE{)aO}
z7ai^Evcg<=hCp9bVV&g!fpv>iqsK?EXaDb-N2YFq8=@BeBa#$`M(JGY+>jz9l{^LP
zGudJUXc5#2T!L(_aBE#qu`_ir5rQt@O60tUUC-Vor>3rN{)GcW@D;&S85aula(*x@
zt&mj_Nj~`KV^jP_{Oh3-dfzlkJWvW~VdO@HidOrRk0+}O$9K+RK|`zK2tN}U7L@aR
zb~)(@<C>jiA24V@))3^x!Y>0FRcT#e13)DM=Q8)y((Y>;;4bkQoGnmMzW|C56KY|V
z3t0#KNDUDA)b=-|yMAI&CL>h1WDy2?gpf>#3YlD9y_mk#ZSgaub4=iPS+_DYWT1f&
zsEA8K!~i34gLe;Sg~=L|;4_#`^zTS;S`-ly-$AD7I0KKualEh`reFGj25XDt0Th`c
z2m^xf0K+sIm^ik~c6KB!vD7ncYOv=o;~2DFo9>e7W)Qx()k@xkV5<1|gVHSuCp=*F
zH5oSm7IP0qSa!kH0>{xv`|hc9+NDh&*GpsFE%M}wiEEb}j4?+S(3I5N7ssn(S$|P=
zC070jdWuGPG$0GmQO%rvC+4CfKC8vPP2RVbLq(F^p?AnyNMh2iWh8_kiGgQH_@-4J
z@xC3c(s|!j8QJOt`&z>7fMt(d>X{L4pT9cj{s60Bf^P|45M7@A0<X8^(8H-xcc~|w
z^(rH^<hDE7$L?j@L3qyh7%7mf#3;Mr>=MZfFA?F9O#scgI!h<-=;D3OMnqIleJDVu
zcWnTLfv1OV<4KaVd~mvqUU}{&7zRR<W*HJ0c1{k@AtqJ{K%nY&)9#+T&YW^Zrd22z
zVRDcv;7G;hj+YX*ME`WDUfim$wjd18?ps+P-OF~)Lt_|EARVj<;#&n4>RT&L>fGP<
z(*^hK(bYA0dnX$RNLP(9M6xsDnX)k!Za7P?v2<)oj{3h?-SmU5bH+{%H7o3G72#|E
z?m#b@Bgp|qOg}$6kkb#k`i#XqAdU(%2lnNb$gu7R{2SC4HJ{YV4AqtIiNhI*1M*0F
z<~p<2w|ChPbb3sOZ)`UQ+7#}UmYdVV<%MF@IR+`N7Y4%S)1l+v0T25?UKW!!ydnh4
z$D>55cLWu2-u6#rjgRCNDMWQczgPPnl?pq9$(`8gC<LorxoO2ZnXv!TNly>fdru&R
z&~od=T#y<MfP9PN)l-(`;qmd7xaIjase~o^2KWu@A`G};gRw}|80Wd}U&j#Q2!V8R
zwNka=ogM@)(S6;O=n8!kbDhNPR5iKNNut=2w!;X!jwNuhnwR@(vw3C0EH1O5&SXsh
zFJTK0a{@b(M*?soL!Im2&q(XwcF3)JVgH1AQNs4XuE%UHV-#CnBHmDVr=O6%L(+00
zC}d<|iz>)rV2FZBP+NPp7|3RoU=}_e>@FaNAO|6zgxO_hzaAy@#E#O&WUk^^s8d>V
zSpy~sMKcdS4^}n!%(<E!B7)JTGd7uFFh*&J$pZ+VG{nCU1OkH^xOGkzLG%mJ3=(VS
zWI{&Ei4)S?kxra+nr?#L`5qivvz%qP1zKK3L^}96i^_?-KG`fcQ8H4QWQ5BhFCYZZ
zT7btE+Ft1z_S?`dcRlK<D6+U<!9>H;EOfGrSn7zjB%~sKh1Fmd{kh$CrjmJzUTm`>
z?FjWHz)=g+as~IrO)b?t(dN*QAf3A(vph6DkVc+Zm4REl8Xktt1(yaa_)t@jnFu5Q
zrKJpMYZC}3;BJJ9J|*DG65MsE3}(hLfO=O9z!R8j!J?9e2fs=jHiYmQdrI#3Ko+aN
z6lrvk&5=yu>;$~68NMnDfBU<%AQwmF`U7@p);kHPA%cWpHzYO;&x%>^4mfFXAY`R{
z4<zJQEa>jGI&qER^@ACLP!%ln02)pmkGc@M;>QcIA>lMEmN>;qgcEPUG|)>0<5KK7
zkL{jJ032v_9ajJ^&n@Jx6|?IGw;#DY0g#ie4$k1gc0NDOMhzJy?j?f?7b^^}B-enH
z_43wO(_X(nF}iS12W)m^d^~WMcB{)}3TJ7F4T$IiqQ{D*VS#m!yuXA?=oO){(E%a3
z|NgikLE!q1s9bPhAh4UYC6R;lA0P&6oHU*>l(Q0?d*tnzB!+CAiT?UMMmL*U6n_Ec
zOcrd35j9osZj3oPF$eVMrgpzhwYi0?bP@{C!WPgiw=;ob^D%Ni%uKMVeksN=(3HfQ
zz`g5I`Sf$`ewo*g_qP!FYp@~IL##CLg)O#QtVCLAmp*DLns++>%Y)4uI<ZIfJ}ie~
znwU<={vO$n$d|iAx##G#n5-SKEkG~JBwDRLK}art3nm?WSZCfxc<tpUV%iI6B_SRn
z&Q16h#d7878O}i<4V8-%EpWd3FFE`$AQ2Xo1`+%kTmpkZ+8NP()~T~5X~hA+GSisi
zT}Ck>VjO@U1gA^WxQ}G@BtTiWYenj0@IIypFbOPQc)l0E@x4K*jqiS|RW2kl9lf$d
zpDDoli0-UU7FO&&s&MMiKp&Vp=<_Cm$G)hn_0kQdm<*&ebv}xV4m;vLB%wJb8xNdQ
zJ-9gBVbdjVTHgW;6;}-;i#SFrWMbJ4JX>l%7GjHVi@+WbB8J?DiMbSCr+Kva6<Qz4
zmTXK8o|L2~1YklRDR@isXz44p@R1Qvd|m{4LWk;uuE)quHi*T^i68Dvmr#O8+bIF+
zaJ#l*FVZJVmH5bXdNA>&#JEydNQzPDiEv!v!^G7rZFFB*Dkhi|gOE(Bz`e;5LkJOe
z9Ky>Zx&dGAw7}uzrJ^<Uh8=XMUO@A3L*l_AJc0{F=1LweeVN*nBJ`=?4uLfc{|-UY
zzQaZ9E{e$3LVgGU+chK>6<A+~SZ4IHoDwoxsGAwiI>O84+Fssj@vVIus<p(Eq=bmJ
z1bA@Z>yxF{&$6AMT~tW-oCU<N)=N@q(6YgH_n&DNeo@Ie9>OpbSIMHThNhhuMLQ*6
zOAPgV$F^Z$1BtDx2@*yzvd?Bs6#dG6pUFF&l88e?gjc9+;a98}kM7~A5(XI<@Gk;q
zN~?u;&4yWxt}dry0v`dHKqrKi*d)KPreZJ2Lx_Xp2Fpy82yNEVi>F%T`=aX&&JqzG
zV77u;75I)JIT)UwDkvSw0A>v%E7KB_IW4gS=%c;`yS*Q%V@;xz@WU}BO-z#QiiMB!
zHE+a^=Dskinj+%rgE<IblamBD!a0q-++#BI$<jCUmm67PLkV7!bxou^cQWjEz=V-_
z7ET=6I{GLqCFV&`3sMMWfWODj49q4<@EHgSc=X2EW@H$mhznG2V$60V-w{mJ3<d|G
zv4P7&DaK7F=v*BFzJ4d&dLz9$XX3f!Qf3ZHRuo%=`wP0h#bLoLsXjWQYBDx@6-l-k
zmg3^ee)y}%Cu`6UHo;w0N=|bRwiHPEJnM-bqquq<zRSDv4r%Jr8?uFv5?3T?YkXWr
zrO^-0l)uRTV(#CWO^h+Z>k3Ibp}L|HYqz;ghH%Ew6q$IuNd=wQ*Nbx!>h`+JSz%)w
ze{T@${@PSBv5#3Nu&FN^It$ieC$}M!l7NQW3^^0@!ooyE!mgi7_NcY|#Nw6FfdMKJ
zt_XlP3*U5RT|ctsW!u;;DFp|W9H|9HuQDU?Bzu7zLB{$%+Vy7(Djwt@@bQNL;2^r*
z3(GDs($fm6KB~nRP9U^9z=9xSL1oX^<+&C~AipXy)&Ni98AL8T$r+h5lrYPAKHKN#
zN{^X+O^{ZUr1B;5f(*>~H*I2<C-oQ@e{H<o5kc1yHAB=o$daX<d#+hh7Dq2Lk&}4|
zrB<|KC~D&cJ^fr+a4r`2LL!L9CgC4|x+J#_DlVaJK*ydwB_b|9-mf=;Wr=ajLiGou
zD2`f$6Qvf>hZoO9wA%-&7U0hgA%(`Ysn(#&8)i~d_!0ZCl7v9)bD#v$SAb;Xge4P(
zSeG(dH-1Ih==;lBRqx0dZ#j;6DSWOX^f0pyV@4xJcC${O>`sr49~vGALe<INN{X$p
zwPpvxn-&kTqpccTM;9~=RN%A~<Pt@YA!#vqTc~aq?9}~23%e1~L(d-PeX#hn+ecg6
zc^uJx`=mG|-H6H4R}helVqn7%mbc;GsukFl?m(fba+`qs%TffyJoFe9gc|eg_}YH{
zRtcGnJ^SG36E{KxAeUp+nn^Dio%D^#rqZ!qbJ4(uj`6M}MGir~^Q{&=z_Q@yLXQAB
z0wTL`F06lRK8wUgp415O9l;-y0V>?97Ypyr#>kIQO#nP}lyM4#icDUJ^#>}rRnHNr
zQIJYvjCf>q&~yjmS7zl}Qo_XWPS~rkA+2bc_(Ej|0x@2=3Ku@>==NwQ^crMdU`GPl
zriWzeQCGb+xakXL8lp<IRmNdkXu!+B^C)zxf@T+yUml(*B(nKCfkLt|NvR7!!vl*w
zpRjRvOcoIWy4#eElr|;uVZ0z%jK3nekBBmIam&?T!>}6@8G@S5r}mjNcuZd3ONeH0
zz}c!*a()b*AXiL1L|iC_$|!>S-9}K3R<><v{HySGrl|bl-<CNd*ByykOOjCGKd`Qw
z(U*~^McI4)*xxr*B!pRfM;Hy1yKvVNEe2)Cg4Qwq&JTp6S&EWUD1by^vQm-K(LYi6
znN#Nl9j0YJm6X9C*^=hN<R+GMbN#{-jxSVf)cAZ5r{`-xTWqY*9U(V*6Rp~8S+U#0
zS$-{KD-su$p5&?lRcsc_F?rhbL+=1LzF?t49RRz#8C@%BH=@(~2qPaXD5PywD@?L*
zAF1rNOSp~^mF%|nNUg+rM<Kx8hy8s%Mn1R=WqCBJEmUc`+@mHFDhx7L6B8otpV?cp
zo$5!Lz{jQD!N%A?gAH^R`%fdLy74PgMz-wMdMYsXgl|XkOmJ_NaCk~`26MW*x!N72
zXz<Kl>P=fTg|ZP6tU#e(!f6h=Nypu#$#$x25sNx^!hEqT7Eb^MK{_!IM4<?>$KN>d
zNq-87nB^b}FRUQ~29^-mi4l$z&XsYgMrNuO0{EToyx#wrpzHll+eX#F080Y&2akL5
z5{L|u!NrhdKyTniPZP@wU~|AOMdDvxvd>LGz#*|IgcU)(u4C?U4_V#yoreBgI1Xe>
z;if`sfzE(Phe10aez@Lm?&_#`s6G&sbs&&HY)DLs{J4e^N|X!{4*(mtxYLO+z@`f>
zo0IXO`U9KZuz?v=v;2GYuz&Fn{|Dr)Uzy+C-0;ip$Mw&O2w#InhOYSlW=Y8L%+nVw
z+jiZ2SQp9;CELmm+!u^&F@Edp>4(Swg>Z}V(Ga;{QT>=XADWP>D{End6~KA&!&WjR
z49O?tGVp}V4b_o=I0EAkH#AR#gmm>pgU~iVQ$sOsL&Y8Wp$980gx5Ormo+rR!HIQC
z+5B*Vxu4$SFA)>?t@;c(*4Fou=!4!Nj)gVaSqd13<Y4ANF_fC-&rG=M+6NM6k|_*o
zB;xTyE@a#s!qM7%nD;xbKNb%p75k7qK>Su4o<U#@1^hFpyD@0r5_3-X@WuD?`dj2d
zlT3F!+omwzcV6lMB(g<Nu((YKu7o7U*zv!46sNmRhZ#2d9vUcBug84-?Hj14xHxs^
zyqC?L?AjK=jZTsqDI~=tIPW${u{}C7a9L3yjvpB;uBjLxMj=`1eH*=Zap#&Wim@7z
zK*1M3G1rYaDZY8MJn<KolMw@h_dW7cD5rAaYB1$w3k!B(tbJ&%0V?fp8=^%r867wu
z5UGkbiSaqtoJ{Tu#}>ol{8boXAz1?ej-Z7v!#0hR^GR)c?Ayk0W8x;x9R&lHJ#Kn!
zn|<L)Z3C(TR}yYEf#ZRO?}qKtwsmV1#$ckB3oK+L1A#WQ>!Y2<euZ}Lm+<5QA%f(Z
zRD6LXzSHTFgX-pnm_W{`n;S!a^^M*EklXKIUxV6y_vxFL+s}VAwDx_$LAd{jl7~rB
zbThKF+~W_h_g72Kz|<>5jwlE{5;1rA-EXd}|E{@<q)66{?|D!?BHj{v=o3|B>iU9$
zalUqESc_Ywh|r%&yO7{TmO;~JPb~iQxXStojXlW-Xl6P@B9Unk^Rb>Ja+*ZKrAx0v
zus$)lAwjYdawVQxd2npz<||b0x>Pa}Z<VZ-E$G!KZ>87@I2H70y0lFamjqoVt-=C~
zKL<r0V=Fne*eB-E)7lm5rA%=WvBvd)vlIGgxO+{j46w<{DY`~`hQNN9I>{cc8X_LU
z6i_Hc9|$JcyuWep{F@sF;^yYnr>fDxo*eH+85<q%NFKxCE};lEMQs4H8tHT78mdc}
zBgUuukxLTPY(&Un1|>)VPbSmIuAJPZPh4v(rhbneskKUTcmlE95eY;BGjqR9YrTAw
zj?{vkJq84eXQAQX3{b`v`ZhmmPS&f_b4-Z9g+~lDER}L8wQ}rt62|!{A76V*k|665
zn%aV72VhraQCg9vAM6Wc0cW{1;xFY)&bfv00~=vr+=^b@0pB+gU1^Hsw8?T<Uhw;p
zN7mSOj(whEhG`z|A21(Pdn^7@Mgc9N@TOrpX^`EyaTnf`qr-IZq&OR5dG2$m{eCFQ
z+h(=@umM@<<WnPmYYtr^=>~CG5d!OMkuNV?s1j<DEmc5Q@F`EEt0QX^8h|DR1^^oZ
zyuFoa(UD;kZ$1)B163UyX(r)=8Xs|Yk!6*f+(8t9J2#tn_M#B53%l`M@wtS#xF8JH
zFdcUf)IQk#YDqWg&c&uXtTd&(Il!?XAlDIDj7pJ_lp6th`j#OCM*jh{LxMI~6AzzX
zR6+;*m38iZm94y$_f@BP_11+ywBVaSpERrL#UCoXeY-!H93>B*{~%i0ukeUImJo{H
z{R;uT2udU=BLc6=g76Q0A^(Ds`Y+zfUj^w4+~U7}#bQ%ZdVIwFOKX!C09DOYh(gg3
zJkH;>DG6Q}6C!-}j}(a{y*|7c3T#OruDtH@E9dvdk|PS2KIki~fyBP(k{z^L=Zo%_
z^Kbe_YC1X1J3(tSP*2ad7oz3dlGDX0t^1X@mmjNxs(!4hNwe<BMhE#kumymDl5dML
ztX|xA@elXAJ<vhJ@IM+%0ng2cO)^6@^HNxT2bo~WCon3dV%fvBt<UG5HMcDv@#p$K
z(8CD|G;IEQ0&x3_8NR8%(sWijKYqgW%wDhQ*xG!99QO!8wV`lUbNBv5^*~UFeJ+zM
z|9J8LeE;g(pZ|6J`Y%8H)cyS9>%Y9}et!Aww{KtlwfooGmw)-!SMR!iy?g)mh57o=
zFaIyBc212$n<dCmn@sK$M*V{^y_aig{KwrxEx!^#qx`KgpfBvRPu){t$FRTDA9>Lz
zgZ7vFLp~O@QvOz;7=KIN4EeWw!!G@GEC0Z7t?!vS_8%x&Tmk$4p!xfXzsv)cNu$Hd
zYAtuS-H)1z!z^v<LSVd2J!Fv(km(D4vH!5GKiPsl6t^_)u>QTceQfOSOvh{sKHq`X
zF$2Kg7;&11-&ytitnK9Qq5b9)z&#HyTGiZX-Tz|lOnBosvOHfO#S1iy?uCY%_rVba
z$g(^wtPjDG+q*Mp6!Mg~rbu=bY1uQF@4mnHA~G{FvySBHMz=+>GAlANju-Fz|Lt#T
z(j%-WJ!j8rbVL5=YV|KSt1G^?*1rG7Ub*0=6?EP5LuR7id#q5yV8SNb!otDeHEbR}
zWL=r>+uzN2UvK!FH<TZy%a>QRvq677Yd-4}uCB<<TXWGgA`hh@2A6ya;OFHD_BZE}
zK4bWMyZV3H7QO1aX<O45ySmb=n(V5pQO06j{=O~+ZT*aHnV;r6-5=&XZa`fAZ7su5
z*25Tb)~_zkN^Mq^hf%Zohc37NH?z8n^J>L^+8hNw1}}j*kR-YCrq!R_$j^J*H)gh!
zJYdb%U41}y$xj&%>R_2%Hk`cT3Y~=B2i;HeT)C>>l_$yl^0O8BgK%o0Em2t{-C0W!
zGMjVFGPu;An*XZ5Nj13sLXoNdr1(>Rvg`Dxg?sCMuY^fJR=gk)(xSu|%m;$4Cl>^b
zjte*VX<6v<GDa@xo9K-7Yep~VE%^VyL6fCOngQ$oKlSB1S=L{a)64n8EXb=%Z9)Yr
zoAn$qyxN{!tgc8I0bz%Kt}ZucAM_Va=Zjje$j@^U{a2(M$iJNPgrIrs+4XjH#aPPz
z&|g*;Sb!HR#*D?HH_K)HK3Wc&64-~K2a4RW5;K2wg;ZEwX@fEh+Cg-Pv-Wph5|+>H
zjR*&R(S*9yN5s=MVCW_%%kai)Gc3~)v!BksIBa_T#)Z7y%?JIR9cCm(e@xq5sM1b;
zzqn+_Zin}>BfBP;ELm>6#Qd5$nrusE>wmhUT2}A0(qP+&ms>xP#lQ*{I1Pff>Hy{#
zcaIq(eDxzEhFKfiwX7eJxa@cp?(PRXMI@DTi<Mo@C!J()KGH|%Zkm4RHr0rXl^a$K
zp<K=yets&*i@D$xyWBs1<I0BNSzmpWvkQ@Hf12};>mQBa<A(0QlAAAB4|4PH8Apx%
zOk{e0>PSC0?Yhp$Z)Q~VL!|jfZkI#U{-#eGhH3>pfQVyrkl7J4e;_mhBPFdU)wktS
zU)H6vaywE>FAhVeLYh6@9pBxlq35MDG2L;ZUnii`-OqW|{fZMAH<?)rdfTuGQ2)#k
zEiWkpA-&T+_irMjV^1u(;fmA${OU{(yVdJ+XwKFzMd#2D^(@uj<OE$^nX}s5^|R<N
zS5|E?AN|0fUa|P(`&XDD=BKP=cCWeR|EOYf1;x)NKD#0zUz8Jb?X5h+K24_9eEL_>
zBDyYajoz=yf3F#e6`(f|a%PXn+gzVZHIf{A{hvB6&|Il5pc_UAU<&Mn&GuS^n@Tto
zMSk7tko`a8IreO|SzU{;x<HtTQVB{;!3yqwTdNSezS^9@6~W5(SHF_4vij95^qHz{
zyiPlmWO6-)tZ~!eQbW4-$~k*SF3e@0F$`vsP0WJ%&9?Oq5X|kp$SDuY_gq0&1q&7Z
z>z~)}U;dlf!Nz#)K9U1U^bIPIuDj39<RE21GAo2rV47;WD||wBmQ)R{v}umA4|470
zd!s^_U$@tvu2E<?f6U*oJ!0G0KR%v)zzXgDlE<&5pvBx-l&o+<bZa@<IBRTs<WHQn
zQj&#7)P6>O(T8Sh|IpBxp2X%0`nSA;y)GiK_|Uk0{O--$cdB&vpPLsdsNEu@$YD!U
z-~907cV>Tee<%V=&|lL(qyA4>mcvE)YkV#1@8mTR1^u7e&iF6C|5Mr-{t{{1U)t(M
z=sHKESN)}%(Iw%$)Lq@(%LhZ7{4sQ!KZaiO$Ixm1SdW{<Ge!L%7Hrond#e+6-AB!D
zR~zA=>;9G(fczPoflb<dC{1H74$u0x?|;$`b5_>PZ~cApF|WDfQ)!_%A6m3`il9Qs
zNHB0sR`93Q%lGepT>tImx9gW*fBoa@ckhM|etPr$`{A#5<G<ej_~!e68?OHN`kVDn
z-@kG0mrv9j?H?eYynFrX{hJ@YAAj-v|9$&<_~ff^e|Yu3hd*EcpSM4*WEF}oU>r_%
zrF{GSJG=nbsA%lXOPy)?NUCaNeB}26I4&Z{c7M5_bh|-5lT@;9w{(9~%W(5aH<x^J
z(R?sw|0f;L?k1E+BI^BOm5(*xDKq6f6Rn;e&if+IMSPrJet^18G)>!U`Mg02>F3Iv
z=3Y757IyyR9q_n+Dxt^a{Y8?XI8zv+OTGV1kAUGX6b2q3C_TCgl4vCxL6rw-Q1l7J
z&R{+9fOS!po95T8WGR{iVRFY-dVz`IDC2wfUu*q!p?+Pn97RZY;Sxu(>Pc+>mhW9$
zuEsap7PQ0KGyArB(wT)TzZ$E+{4MRcW1=r(E?K$g{^5R;y<@*9yGXysz?5enn2xgo
zOAC!eq-=L|sZyygB}NR1o%Y*ifJT3q)(nF$(@%`v5dGSl#AF*LMg5)TZ@FNa>m-MH
zsCfmQS{)YY(yG<JZ6z`jsmooXnc(h=Z)o`4Pt5Oj{!Mc{%(&TBpSB;&^=_^WpPbVh
z`4u;Idu{F$b4Hzc{pyhOS`SV$>)n{0E1IdjOBUO3k9{KRPuvrXysY6y>`wcUdYSu4
zFiSvR`CL>i(JINzyU-P`dgawtJi7X!u1dVAXdtpaBm?(Dv%0(zwa9#Ie`ig8pyX(U
z=w@}R8$*6ozpGKF&4=CU-O_8*L+3a9#j93k<y@ymMnj+c(PUldySN|d?=q^qi`bt0
zP{#sKw*p;$lPle$^$%@ltHW=C^24XvVyBVlA4Xf^wQY-X&KPN@8&Mm+)Jc)sSLYY{
zdq3i4&}N#MSv*XVUCh#qet+1t42ZD`wY#zyku>Ukv2$xCWZSLv(d~oQ(Jz<LMz%`|
zwaIy)wK<1j*5#t3U@!HrC0zi+%owSbWV_Syx|@tZ8^1<(&DwtbpQgRhD{%h8tj*z5
zTW=EUzQ5nTjQal&s(=mHPh|aHRcm$v+B5pyuZ_8EJ~zLkKFW)Wv4H(_-5-uC(?;)`
zGW+DhXHo-{cv>}jtp470MKR*6kXuo7!??`VW*O35-f&=&jiEeSAXfJ`S8;iX`6kj;
zoJb~>t+xvP*Y*-@;T>kgKjeZsFp08A;Q&qswmiOO(}Kxl>(bx|%~`w|^SQtV*i^Wa
zlP(qRM+_2#`71=g!gN0Bp{afer1G8Y4apR{ZO}&oUDdzT%_ro~d81Ju-_uZ$P2hWw
z28Ylj2U#!))$@_&OUU+<cqx>N)Tx5_MH&E^a8BrvJ5wq`g$mP;-haOQx%mB^?viE`
ziP^}vNhPJSq!m)O1b7aU;%uU#BwmL<Y-(60f8$1QEvRWHuN+R_kZd96F><51sfh~8
z4@+P%z)ol_J%_dyNsVW$YdW7~mYK|uy)~eMz=v+DGu$PSkkhJ70rVi}faH-F+F8jX
zv2R91mhxN3c*9zVgov4U@m{AdU0qS12jO-GV-3e5z=fAL1bttNX8Oh=b!%^K)2m#~
zblE11B}iVR+`#|V6hQTrCN^u=yW4>un_uPC-pF*%SNPr$a|Qv_G3p~yz`7#xxEqt!
zZ!?88>2KbwQpl6RE_JPM#5|EM{OKkxN!7WDYen9c4q0|q&#M5`%V0gofEut!csk{=
zwiMW;;ZIlR`m9MywiPnCVE3%ZawPqS%u1as%WZ2$#CA(2z;sB_%3qmrG1)N=R--$L
zGEV!^)d5Iu0jD8tm;!OgGKOVB)x^e+b>39VxPoC+wu~>hgYc3;o0j^dDLCI)mh3p>
zO_p&+OrO}kq#0JVO&c&Hw)nM~3kqR@m*+?jj!jdn<AG`3q*0UP2}xwRyI+^}(xzlW
z{Z}W{hEPiD16*g)F_zD-?llID+*e?BAUaE;7C4{jZp^w#%4C9NwhXxY<++GB0AHvg
zC<D@Z$g7sRY>Az;T(lWP%+%@WE25g)XMg_7GYJEed;LsCkSr(~JU#vP^787P#DSl4
z!x!Wp59v_a#d!z(z&vEL24X^r>VdGJBo@SxB8I<0@}b=u<~@0sZiE<HJRF!5Bz&0U
z85n0|B2Y?ke!lmaFEk^f!WnDMDb13L^z7<CqXx@dJemkjnH9+DWUg|&#H|2Gk0j}Q
z=%mj_TdgXN91=yryYMr1;Oo_Y{g)lG|Nid-Z{`mAv5t)A@MxD>U=AW`L`Y#xsk`Jw
zmvm|AIum)4m@}oLh@TugJ4G+w>gE5D6X*S<h(;sV<;dW_SUpTEAkupwWCGfQV?5}P
ziOfNNv|n1OrVR<7r9Bdie9}wqS-hhUqr=j^PTw!eTRjT7V2jQgM4-vfT-dKi7%zJs
z!GHrr8xoY-jTA7WVadxZ?$OBNjaA7=m;|$g>b<HWPq<`h>y?2;-nXZsmGMH0Z1pq_
z-s?@Lq|FaHhBEzA*{_EYkuM!{nn8CU8LHXQlwBG2XoLENga)gaaGbIDfm`wXw&LB#
zuf0!~9O*Woo;578L^xNo*d(SBppXZ+o7%qa>FIa!{2wmPf42$jqr-3XMo%>`qt^j>
z8?>w-3@I?F0140$;rQ2T^u<T?9?j&Cg2^n6Is&`{4Cs_4_<%e|Qjp$jl+SNWWkSDe
z0+NIo^FeFD{?yfg9H@bFjD+N~P5m~^S(|(A?Pg2#z|&JXmgPA*OP0*SS-pDpI?Gko
z*aN(D?4x6m&I`b^pf*ix8$Z3dZZk2j@zb)zaAEO+V0)uX3U?5Uj*vZ&sXe``KQ<0*
z=FFh-DAZJ4Q92Ad1ew~x4u{6qUF=)hqeQq`jHflZz;%=eyGQ_<jvS-o(~DOlrxorj
zxQHk<2iwchRrfsJDi5HWdcF`rra7#37E;Kc=mWmM-xH3N9DwsPO~t3GJuGr+PACSY
z3<+^CzC~VO+DsrA*M;Caudl=taiei9Iv)gVpA_!g+ym>iMUmWf<E|#BJv(}imvs(J
z5j;7do&gYGvg>ts92lpgt@=?K7Q%Q6xLXc@#x3XXX!|wf<q#TzLW|7?p}Dqi*&TWe
z+ETX_qJF-;_|TF6057p+FD84Eed$X{rpZpiCC$Wu=-}nN6$$>7DG4WvdqclS59}4H
zs>SNqDijzkQn^w36nW+#zkumRi_Z1o6ts4zT7)l+Z8?(}?h*f%XF!Qg5x8sb#{hR0
zq9O+zSRsZKW;zAOp0Rax){P~aP5dZEd`-&BJ6rdw!Pb>Nb&8kUSH?1E{vod$)~pKH
zlc^BRp^P6EMo8<iD0y3J%T5%&9S`rAxXeU<)gSeJ54sx+RhPOwOgCUg%?qmVn;f$=
z?r4|gEgj9%^1&bOhx^8|)cQBY3>04iT4ae*6gfluq;Co+0<g#p1Qi*$^Fq_v{Np(t
zea3%!Kv@tL$#cEmKG~WaMBOI|(6trD3eLkg0fO5|!|sM9`y?k0)o&8g$eR?266at#
z0YuA7bXT8C#|Hz|nZAzpZ8CrEF6k9?J99b!-Rd!Gex|g`hT3g5<Pjwp)bc`z>!CSJ
z6ye^S*}1iDV>ZlsFzU8_mELHGau|1jyM?d}V(r4+aol>iR}Vf`)?|o$uqcHMm4Ysj
ze2x^LPy0*;O(R5xzza@!4@(RH%)+zGvybWkb5)a=vdt#(;Y{S5SH`g3!E%$`&ZS~O
zdCfu--^<C#EApb6T4wkTo=mr!MM~K#_{tSJ1X~CDyzizw@AOpXc2HKI-L~_GbcC5U
z#%N(6!m>i0871ThL)SH7)o0^<G9$1@qkbTNRajgI{%9P)5LiOW0ahK=?dXVne*4a-
z^sy(VnM)Qi)rbN#DKp9TO#ig*Pp6R~YGz&jox5FaFG0x-!3?Mq!2V$CWbCw;#&M_5
z_9yD;a(5L_e=rwNMGP-V45Iq55%+3;7r!6X&IAUuY>Sq-5r7bah%xsK-D0u_>At5^
z<K=d=dlZ5;@UKI{Lp?VfBlqmyF`rhq@8r~bv>ku+rM(aYXu)-^A>+k+zw4#%D-uSf
z!e(W^ZJJ-C3~-QWC`i#2pC0XT4E_hkq@U$5|3JsLv&X$N`^CzZR~zYOil_Tpc2yE|
z9gX^Upv2nGB*sfJCutT?z;^0-(A1z{<iO5?s|Y-cGUiThvl3)i7drX%VkJXBy8oM1
zH$t7nbKZyrGwSZKAw{G?1SudiRSLHsJiM5p@}LE69~g>++$VziwC=T00q8!+{g4zu
z^@}LdOA{q5lHpE2HP;_6>uq4r2nQ`p6ipUE23}ZAZl{Eai0S}FkO8F(lrNZE91r$l
zuPQEU6Kkw%6KxDkDsUwMaSs86QWaD$N}Ho`J@D?C)B{i%B}7(uHJXevS;CM|IZ2qP
zyJ$c`o~c?mOz{qjf4O7^NE>2qYB)KUV32lVNqdB#d-xN@4TB~R0P-eupI{z$Lg@LI
zf|+CXh!Mg2*WdVk_J}$2&bCF9L4SJsqh`|EQTgJ3SkMSdeQl0NvzFfjS1^c%nMG@E
zl7Hu?qx-(d2xJA7-#A~=qCmJk*!%8%rD0`C|K@?6NMdfR8mO=eGGY?oVWSvd@oP%n
z`e2-V_4HIm;WiWVVmvcP&&OEPxabS0^1?vZBES-G*I5^OWu)@lx-<HC>w9tMwp&<t
zoZl`tAp;Kxq2__?*pewhpT!BgTcT0<pb8gue+SU;W^U9TT2<XsgU};*St0JiGKb%B
z^i(rz-TTeEvT#C<o`Cowap?L1jEDtJiUW$u-6rjj3a`ueXb%hEa6o*;;?0s=3FP-_
zdbjT3jy3*B0_5mh!VX>H(M&V=r9ffe*mK|Vz7qAIgjsq{38uvMQt3OuzTm_obO{wL
zE0@F6UK>v7+q4R_j|mlc@P-lL$^0s+3Ui#wwcEGqLj*2RF`_m#=UWA`;grsBo`bEC
zKsIUo#Y=m+qdk}=OQ2f`Mi5|wj|7L&dGkpM&sJYMael|+c_jBnbRcp;kf8-Wd2pr$
zE+1SY0ggA9y2#SfUJrOV;Icxso#BlnQUQ2OkC!udZS8Z7kRYhz=;IQBRjcN_0cceG
z(<mX40kt=>*{n8U{n_4}UyHPS|0kOn^jb|+RI{OL0mdN!U*yLSk*Ea*)<XGMRYyGu
zq{E+{;&9%Q19km+v$=d=$Ku!l4_Oy3e_}1b?ZuA4dJCUBUPOg;D}mc1%s=tD_oF^F
zt2G*+=pBMt%u*l(3{eVTM=;%oVb18V)A}2ZDG06t1M&!<|LE+5t00U#uI-IYUiwlA
z0v?tf7M}3fACI`$coz_G#GWBhA>agvIE!zG+B$yoqw*4`Tm!p!3ZEKDkQP|?&|$ME
z2_~$Pszg4J2#8C>V&xoabv#DLdku4T1J5S>ieU3v+-Gfn<Wx4mQ-e9f767YVBEQo_
zK)gV`)8~j&xr4VIIhG;azyu{QC^gi|f(srsEb$W923Z9Xn!#OjVD$?@N%QIIT0LG3
zWFKD4-YM8VK2n_7&Rx_o`zCKtOjVT<-&N5`h=aL<U4;JiZ`AF*Bjs7z5WQUnAtaff
zRhp2F1s)%eWgrDdqS5gD%#}~-I(vnUh;N=T9UN#yKbDIfXq_@wW)RHzIT)}w5`bzQ
zhHZf@MbHF<q!==ipa!*^fOc<N7&D3<n}j;s<Apxp&T!&Y?~-BXWnmO!;MIA+Jj!Y{
z-7+b7Q=PQy+JZd0+x1H^shC)}nMs)<VH^$-fR|ZVlHYTr8%9qy{sD>F5?CRAIGWy_
zn7$qvs0ktf%YdUe;dGZ%ZqWVrwliaasn`fUSv>G!CqO7VayOLIemABmA-x)eqabaQ
z6ew2%qBsRk`_f{z&IQQM_|JU>i0svo@G$Y8qe9OwAoZxgO5-f#Ff;;T-shcZ==bgO
zj`X*My(Ymmh0p*uW=!I)Wt`AnCq}>VL#tx81qC{q7Ymv)gwlk-TBxc@Np&$wsJX+g
z)IF-qR1@gkIIMg@$gkssWS15&)`o_69-y*2yDU<^MSTDa13LCC$2P~Vd&90KvQBXo
zRTP;c(v*aa48@^LYfqAw_0g%3rsD)w67#Lv>j-tk^1cl>+bDRGe7F~hBKn-bmOsL#
z;ot93f`_3e1Y4bV@?qhtIN;fp6{@E>Arh16Hhs|h&F|f7soJ^kZ6=SX+5jyHsJ0S{
zIw<K$xiED#q~cyG+O(iczy9v+`~SQC@rNJYufPA{>({IA0LkQr-@o2mUOoShKmX-l
zzwrIPzu;ql+<v+cEE4C_|EblmUuc7;r<By5Tl^33RIe$IJ3SS&5>l<3qWzxVx=icU
zTi7hFFF$=vrFRFHx%}HNR&?YaH$4F8ZN3S<Yg3Q9vh*EL`bnNC&PQLCKmJPoIhk-K
ziCh!OWnCNGMyQ2`L5X!tq6@x5s=#>MSrTY09)SD}xZs3tgfm3My;%}E!cyS^Vu}!L
z{aAedTT_k9n!egaMY?455jh3{yKSL@N^F?k=GWNfw5h(Go%=)s_Pk!x%HHCKtYHw%
zjibCM>XPF*YD0=vAVknETk6o|&)9kRQTP!7$|NwpBv@5enK3GyrrdB4Na@M4qm;}F
zQdl8FB*js9y|tr{8cXk#vY^Iz1}>hsaOC^e<Tob|@11GsFIl<y*Rp$sD?Jr7jx&Xc
zr>ZIgBA(nG#1UyBW<`iPCUd+1f^#S<34|9T&LNv?Da~nZQ=`mUquU?Sh?)8wWhF?L
zG-zWmB`er~8e>}BVck+7W;jdM=f&^9aLAVM@jyhRDFzTP!Xk3lE#YJG=z5geNy;`w
z0F%K2Y%e~&IEI1Dl<Z_iNn5<zW{b~k7ept!g@0wUL><30nL@1Ps=yuyDmMmwKnH_#
z0eaOoDMC=+aX^k&z&^!|%8VSY;V?+hb%g3s1WC7S_I#<KWDA}I9+KoJiSCzJr}57l
zyurEQm^LREcSCi6GmAuhXg%@2xldWJIBhi%<sNvxC4>c;P%Sj9T|0}a#niN6J_|2~
zOO})wYR^g>+S-im#a>Y)3pzCr6Nb1{bv;@GUlp#+xNcE9s57!|hTF?x-`8ggwuF-C
z<t5^{AqPIBcq*`lX=GBz53M>nDr?CPm01<Kx}pNml#W904LvLL<B^AEFV%bqbu=)J
z$CWxC6)l4iwd^MLA>}3htIy=&Tz+;mCF>v?G7LvH%Hg9xJZEHh28ik`O{9)i4++V^
zQ~PJhRLtIvWKr~4DZPQ3E=x?RnK@Y@02D+S$ZeFGb@o+|u%RA+C=HgI7M}27SsmDJ
ziC1Na13wRf#z!6<Msb!Q#3a7_tS@P-ygMur(d7kBk`-b!45pPb&?tmYjpAKA8C_!W
z?HdQ)UE8L~nqf>5YIWNJN<y3Qy<k?HCdvkeO46tC2?Kj>gSA+v8jae!$s8f+-t!KS
zqt}Y=qAPHm!}`8+#Taky0&h*XLtw#W1DHK6Z;j76AdxMUTo~}9%`zDEc#%@&XT>L~
z)p7Sw?%#Y?><^k3cxR%XF=Z`ifg>DdDS;kpr9Hsr%alZYN*2NEwjOJh$#SEql_vN?
z(gh?JZRAV#%2FAY3gm<FJaN7k82HpC6b;T+dt%CS7D-c|80r;ultSX%$-*S7;nhYZ
zrSOFeJEzHzlOTV&`Ea8l2hzK@fJP$gYA}d<3B_qgeP&a(cuWGK!^9|NxAh|b)_P4?
zh13tk_=0O#TUw5B1Aj84l=lbU@*^p2$VDruOa%-|xZ#L>)b*srMZ?)0P8_NwRT^-e
z7FYz57szS48CrZ2O_XHL0*X7SW<(2-WO$7*f7was$L)ko6NutEt|@6C5k_hY*aw;>
zAf4C|3C)bN%LoA(vXhhViYt*9Z#n_-jhu^fE5O_=|ISk?x|9XVwaH@ky{KhZLMLwf
zVmyQL%yIUp4pf)+VmsSj{MkAZ^~Ybn_?H)7=x^?6pdak(V&_hNck@Z!Bm_+qxq^tm
zPAOq7icqPAi-XUt^G04uisY_3x1&>zW%~Gq^?x3(Xts|75uaM(iliq|d>RDLogQZf
z<;BRl|I)0lH>34#tphW!%Y^$5!-Jap3SL+rRtHoMp|Ts7ybt?JWx%2x>qZgCC<3=1
zwziBoYa(2KU5LSsJmT;4w3B~-^Ua*gOO4pD;%_d#ySdI3qmOhAW|v}d3fL&y#ve%q
zIks(g@%i2b^=!P*^jVL%J&t-*GhToMn-Jy7BXqz<c9R9nrg)G&<VH=5*YikJ7yLcE
zPz*D^Qz$H9o$yi^+d9Kk=Lhq-;|gkHa(HvRCFDrMZpSQl_J<rshlqbt2>mcPAcV_=
zY}WOvJCr@}^};t_V#PuPL0Og4K6g3%I|Uw2NPUQr6ReEw>AzFiHH7M2oq*@#g2A@|
zy**@i)^b~**b$f|=*Dr)P?1O}98!!ErHG``X(!FI&9<>AM}0hSVn@8c{Nb}C^oy?7
z#Q<F|jo2<8QVEzYv|M2qjSAvSBqkG>!2Xjk=Ww~pG0<(RXXul{#FQb%Gb=lVyEmbR
z!<jKw#2)(@P9f+`sw^*X^blhnzO+d0_=$P_k>(XcD1(0u2$BLrUeY_JH|a>dl5y=<
zZLIgi`e8Tb(kf$)uw<<V<h0^fiUqi1Xs;Xd+~~$eG^@$ymh#KdYmT#>r>+&{@8m=x
z7Pl8DW*+h-&qOjglLQvt8kdI--;?yEuOI@jCd1W8F?E^?>y37ygJsw=9`k^<W9^vl
zEFF`+ACT=rUfW=bQe{=uj#x1(DK$z_zZIRX5sPeoa{w8J;+j31vVUluz|aE*5ryrf
zJqz@PNI`ckEIg*YPh@%awgW!Ff}@jE7J|yPAW;pMyA^kbr(_Zvl10X%rpM%T)FdjC
zqL;_`kGhMK2UwA{$lMDtU_?lz<l7R&r#L<%4a!J@rI}ChB~0GpYJ@+$il88*nAazx
zeBz1-CxKF7RqV1lH4$NO;zC=5xFqEbI^_%v(M*!ezuHa58nO;IIf`l@;xm%G>&oJL
zJ;_${(^00!+Gs;aC8FGT<^ksdR>qt?Pq*)OcM3%~AjKM|wwL0wbLMQBIN$xIbxb`U
zX>b5Y;F)qQY3!d}z)~0}fX+l&P-|J4@dy};mT&AylcV&EYzq!r%`6eQ53M?eGG+b%
zmt=v+edh)#LI85G*;E3h$+kD={()2*GLD?D_&G4C(3678DJ|d{`S6KVitB|CYS4Oc
z*>TpyoQON_ljr>r*crIsVW6hamV*@p1=k-V1A7211D-eXL($v=;Q*GP{0=a<{xnwY
zrK>*8cifpvKzw7Z;}Fj~kzshPO8lsz0`^xsW3S7?SqN*TS$>0Ia<n@GU`<pO5mjxJ
z`bGp15Pb%)Mx+gP@z4!a2!YnpXFM!morTVck(zOV%nJ*6)MB%1MtCE}*njuS+11Y<
z$%7dA2j1SnKOlY)k=vAzajxL1=NO>Ad`EITkUF!8dC~a@bVzQwnLu)pJp|PN<17_r
zT9t!84Hg!<R06?+<iL%DUW$90oxJyU+cD!V*x6CDF79y1`{b$;WWdjA@Fq)YK8Tel
zA0+kbhkA7f0dr_fj@zjuW-^T=SpXYDrRLa9HLLm95Iy>0JNg#*>pU+76HR;`;Ah<O
zEru1Tn|Qf&GUDK9_Zq3-BK|~S5_l7C!lnwGdDW1c6daQbPAaM}ESE{JtAu+HHjAMA
zcFDYX7shF`?5!{<E2+>60kXgfXS<8=MR8WNzu7kL#&l1?n52U&>qwVd7@{5q1xZ05
zu0SSij-*FldU8-l3Dx1`M^_1^mmJhPOOLu2egv^rk)KXJ6ly$<5=`Dh0%SH3+Mh=s
zr=xoyja#C27!JU4QGABWw(}$H*#kQ7N1ILHpvQbdaZH80)6x0&G&^3`N83+HsPm}5
zg6Tek9(1RCoS*iK7X1SreMeuTCC?3#*(C7M$-KlE5vj3=+^FL%vz>6<ivB=OH3?7F
zUJ;wzBfT0LV_;vcTXCsTxTA;%RkW<Y3JT*8h)K_w-uGw^aNi<;-xa(<58t&7dCEz*
zXT`X}7=LtBwfHN^X$zn=?}T7q%IU0ynJ_l)*}g7TL?A`6$M=D$AZ=36(1hAGt_!kW
zG31>J(w&dhrXSG>j%-Y_po{`SXBkCSnIQW*of7#Do%R-IL8JLwc3U`|wc4?hEdK<Z
zE@OP!)bdI894ZfH#DY#6CCCXY4X17&PkKgp!l+EMSJ%+jo@?^<T0UrM2pxkVOB~ch
zqsG7bSez+F*~>1(w<jOP+%Es_5AlgW09+U|kK#ti%10y7As3L@dHF`-Q+v9PLa#=T
zJjxBcP5*YLeHgJX?lxpE`Z06utH&NL#tKa3oFr=yo`aS%%vm_*b#;2|NG%`0Q7Qhg
z#vXM9yJ=hA%R!(Sonjt+{sztl2#H<^SAkX)_HpQ+?qFxi;EGWfdKgbWb~YL)Jmot^
zeHgNxi)_!rol2eDjit%hpPa}G(fG(@{;At|_lT`ysu0(y{hGAZpcG}=SxL@2?Cbd+
zxj96H<_dk*sp<?V&}3B4V79lQvXja$k00srX64zppQ)6n?z-b=QjQB&dX2PU3kzTs
z4PKATG|J@k=dr;5kOL)8(^Z7Vk@Oi%e&d&3RB{%BHcGAn`7@d|WjlTE7cuA2C<XCh
zU!WxUhb(SfX4H|^HA`Xi0<$sJ4jJ8XoaE<ZqD5pH0*;AMPsMs<<CRMn2ih*cry)Mo
zBuFbkMVu^-S(iqWeef~HWYle)lYO5x)Xm04g5w^qYj<(qLF4RKd*s|tqXHJCD3jI)
zRs!TJ$zpXj;rt~h;_uNG^-*O$lz2J5fT#jH6a2hg-i}%Kb=e%8n{JkmKVL8f(iD@3
zLl6nQ==qD+$TG-@GN`B=NJz^rfW?qvPB*_|pLm)~;Q|W`+H15|oOzTV937b2leAi5
z+?7OZ0=6<X?jtJTM>~`im^leq6=jZNEWlh@GD>Fj+*8O1b!Yz_T}{hokuqzq!TCr*
zUO-_t12*rU(~rsYnbj;S{TRv=K$B)3q017CZ}I9hr22&*yOebxa2AqxsZ(ul>CLi`
zYQSkE=_U;1B=V_eE@}?5^?x>-%dNB;L<y>j<b*a^EPyeiJEYP4Db%K;D+5ec1|1JR
zaRb;o(ER5kzexRDxYcy7#(7^7q2H#)y}m12-%)g-g-M2(=wPOZYm`Offc&UF<|dMb
zMHKmoV0kyhNF;ZuPbB*@YiXYr)AOMWtNf{Z?u8`Rf+&I0Hz61*sV!(v;$eAyxaV^d
za=zTA3hiC>*rSUqsz?*YITW)Q$ZOr{JewU<d#p)E3=B%<-HgZHcAO2?!Sk_GPuS)S
z$z%Y)QQikbPgpobIeUCaT}~~uK+rsZ0+s;c3Hrium1EY&KThv}O`*aCAA^@ddYTZL
z?UNbzFdT+Gw`VAOJLc%}O9;V5<fY)+fb31cP#&SbbG_!NWkp>QYfow*lYk;1Ph=)5
zI3Rb3v^~SS?BJ&46zwYxsg(>+p4kBNp`Gt+WbS-98yDA|Y(q&edt)73ay-ZrI}0(_
zR6#ky<XEOMgG^M+ZHi3Lo7r|!!Xa1hVJEf)*hz!QdvxWdw%C~tfzZ>|q$p8$g8?fl
zw7vFl-Fc=%s<{YgD5t0I)Z9MWN!Qz*fzwO{0Q59<0ift|F-KZXM20?vI(Ua;n;7<p
ziZCOZr{GE_b>fk8Oz!L<Pqdl0rCRRecDrS0rSKY5iU{N<^~ChSgz*k?yS+#?+jBZ<
zJA3`n<|*Ay-M3w3@J>#o7Zgc8q(>TOMFQ;$N_k9KcX0=gw7x*++?<Zn^zWTo#Xg_(
zf`R*E{L-XgQkB`}go!}{Nyd&0^U69&R=6zk_}XE74A1nEaqK4WHhrC#hfiW?A$dsb
zz@1t(jDFbok_zUykrpkuT{e^s($wO9LJu|I)?_7SI9Ewni6jlyc`Ikz?C<+Mebjiy
ziL`Ql0Kghng67*fs2=c)?A+DrsCh&uZ<+%D;du#X6uHuZ#yN8GnpJW;t=TM)-WGBW
zb~!c{dqir?5Y!mfagdN0KoVh2fh_owtmEGKrMJi!9ru`Zo)+8gQ6)W10N#qp?GfBh
zMPdAdeP&X+9aB^ic&ILrVjWj)%}gxSCl1+|%am`>#scz@T0e*0G|Dj||7qMxK%>W?
z5rklDg}~nIbjv=hNc=+_OTf8MtpS@3DfvMd@S4ZnGrCH4*kMm?E&`T^qFj`DOHox3
zkSn>k?{jVNk901T#Dc-?!LWnUN?=!ynV{}IU9<=vLxDcD{axFOibKk31Q-c!Hi{FD
zgvZRg4I0pc1js-Yq6V=^Any~k5-Ziw0d^TDo!Rgt$Li6eh57>kcradtgEC1U%wJ{3
zde_M-tLi}H{b-M22FR%}Z2|X6@Lb`in6K#v&=vl8pA|J$AzZ&;h=aqJxE#j!a!YX>
z!g>NSMOu~=r*SgQ$8YhveG11E<U@qnDWvEB1wli0*u5Q7p#MpX>u!#z0xX~kEDnf3
z$<q};+50-CX5D!J#}ueF1P$R?CE!XR`gjg!=YNMen;<QKlHe!DERx5L(4to3?T0TQ
zZNSZ^{L<JlJ3TzzKrK}yAJ;KOjz2*PC}&s-u&nNnRE)cQ_jA>@v&S*jJ*7Kg=Bmge
zr%IL_CQKm-2UVRY4x4ipF7Q&=7wG&N({Y;q?O53TLGx_4V`|aB{V|TIlv>Le`<>i>
zkQZ|D51c_WuY60#R6mRl@0eOPj@<;_X37V(Os({%a!gS#1ZM+LFmU3CHtrhzTPIH1
zLHYw7Q#D1Gl?Ssx3p5Nll%qA}Y@4}bs_Xkb9a98u05of$O9$y03JU4KJ(DN9o()_5
zNi=9qC-C=SvICqWOg(^2?(dkIy^1dR<$j|ZqrDtel?gmTwhmNWimD7H+hd>PM>`~3
z@sMgk8}FyEsUP(lbpy5ZxIbh#F7q2DaT<U|1m{Bv+)v8F{ipF8MNng-ZXmE)a<O)&
zG%h+K_wV|N5dK5_Mjp;|xJ7^*574dy0;<P+FLssuGx&{w8U^{YYLXa8V+~m!NlEJa
zK3CTMK)+F#1=9bjC3`jo3-_3fINqm=7U536Q8yZbfp>6~>S)b|?9ldi{YLN`q~uiQ
zWg-cVN}{P{x(7{;VQ)N$-$;rvEByLYY*Z8+?vKTHW7}!<Pjc!VmE>M78M83%C1k<F
z4ZUlHn00WQh)wsd{Tc5>Y^1gO_>KIcC_xY<fa6D*Qc%tP9uLstKi+SIueSjFmC^wm
z0Hi(X5q4;6EIS!1Xiq3JY5<j`@?nbBcYL?H>(;0`i(qhoHoj^KiM>SyrJY3yt`>!q
ziJ+#KOC3hj(t20wVl28}RFXLgLrEO6h^fYvh@)IGbgae>F(g(t^$K9@las^szp{i*
zPC7`=*Za|l$&Hpgtf5NBODQvq^0@ZF4G#n|*2X{KoB#4ZZZaq|&_#427mb{YLkTB@
z57xQ|daw^hx>0M)@eUr{0$AGtLCOc24nou<<%|Z|9CuvTtA)tB7DI~K7V4`&<p$da
zdN{P|uAN11r#?_o&T#{`z;u(LPMwFOt;q~Lzwr|@f2Mw0mgmWdxHV5s$auu{CtMWr
z^QUWKJf?O{W@LuFX694=-BBWHQC{*q6ka&gMc4)kk5_Tf59F&rd<(!{&+_EJtx88t
zf%D^n=i07j35A({1tS!k5KU@?!$Whecf=JXOjo%i#FngTj@r?<DEQjx>6>o0o^?}Z
zRyg9~qKP&CJ)ZJno5_?L$gGkdBhX0Nk&R_Q3|S#H6y&TlNVlL!&ua-p>SV}ziw#|q
zSsun+adPs*)%Dq>)(;ES7Htc!n=A}N>L#1kv~cv4gaNcH0VD(tu*C|V=u!H@U-EB9
z$S%L@s$D9|0R0w>IrKCD*+JbaiUzz{%zZw8F0IL+j!vZey)e&$COg9*h6D?Yzd8`-
zw~nUSah3^3-pS?XF)!9nweIvgU<O5Fa9(=TaLVOCsKUfSk-C7|jBn}XKribKp|L`c
zMwNHbg2zs6iV#$7KZ8pKckAV^&E~wgx{^8;*4rdW%q$pv)*z!p2f&qj=mL?Rp;iko
zI=fC9UfPNS@Cxe(*_$Qh=s5u6LMzW1cn%B6p|+gv$;dBVT+uZ!jEpgn4rtFB04oYS
zWf{9zE({}UCeogei=YvGU+M$~UI8z|e;z?@LjpQA%;>_-b&mHg8e+3`|Ly#;EY8hF
zG5dG#@yuSGKCDFPCUOH7eFZd^Soq_InHjvpOQlXbum?cx$ly_Zm^RdA1BqLZddtx;
zyX)RBxbwl(v_hg0LM{NNC9;0^gO?6sbakUVt|XpTWSRxc7{I$C(Yr%i4*yumU1Z6S
zrW8}=7l5oEdm<!c-5sAR%Y8}38@2@yDR9<>d2K>hmaT2?RL@RsMV{RaXDY{oUZJlr
z<Uv`(Xn6t-Cn&;tMP|h)wX}13stC5gk`xyons08-&FV{zywR*nDk{4(OFE$+NGD=y
zWJqC%NG=naTpci1OO8Gk)h`K{iKw8mtk9f9lmIvz34QVG{$nJ~eM=OHLM??`Nh)R`
z3t2i<E`BOZ-+396E<@Q4TplK3c<;fPAP>WR0H=LH4Lb%L%-zl_AHtdR1uR-v01@2`
z9B$muBVd=c<R-<9(O%6!k1NIfNWWML*_$O11m{1@s9A*r1SCDlyB^=NaFJ7e*E3si
z*g(|*^jYpFBybufc)>>T!|g}j=$AF`)}D!=;gymA0JWIO1iOVm#<DHvC+<sFK-`+V
zxdgt*qz3s8&?s%JKSDd$b1-56s)C59#w5%wsp4H&yJjy_r%+5lTa(nlH3B9)ets`z
zV5UnTL4>sle;edMuUB6wDN$3ezFKvpIx-INC~b8CbCH}I1|t1ZK*<?jL^yS@UIwZW
z0FrX@>bU9Uo}tLyvG<2N&zRiq@vx8aT*$RRI0EU(tlI?(C9XGM;n4rMB2BoEVj4t8
zD6V(CazM;kD_D<+F{_!H!Cy<mVmMg^*)l)vAwD+DPdi!7@+_u4N+>?zX(lUjJlT7&
z(&50#pzj8nKW(8$Hqzh;>6tN|auO9t4uo4bvQ}{B8k>k5t^3&Ai<mjz!WXpu$Xa6#
zVeuo~041q~gpXPt9Vz?L%g;p!H_>LVDH$e>MkjD=<xD{L#g>XB<Ax5Ds1zPXE`4a=
zHnVc!_O!$R03?Ke(ggflvJ<U~>h|rBf8zr=m_{HhL$HB;CF;oS+bO*QxFSx|maG>>
z_O9*V1jr#sPQiQ#h`*W%x)a?psL|-%#Gpvyi5h!O^%8i`rXbFj=JG#Ib8wT@Iw)pz
z%M?g=bgSlAoY%d{f!ZMsdq&BbRG;sJq~}|*T1M7*XIgKCdKBeJh)4NxcSd9C){-<x
zIfXMATLj}x=3E{#>h;r+&l^qhs4t+3pdN<4sR3J1C{Kre?`2{}x1+=hW~wMn(l{~8
z+n#0OnqVe%tbf*jM@)P0%AA}i<D$%n?-|-fae%RnLzHS50stTkI1U7(Yd9ls)$WMR
z(W5$#V>pF^3=~qksqfNT+bXL`&aE&Yn<&TjY|+#0!8b-_R2}W)1YTZ|X6_;!4T-I`
z5XYZpr^>*j_Cp?2HC_M*i%&TZemtu{B?j)w3fF}X+N<S5oh6J65S#`$0=f|zJ;LGo
zJvrf=H9U;!bpBcx8RZRoHxvVfdqU{eqWTPqZ(ahZbR07neMw1DGy+;K==AD4q}DzM
zj@l}rYjJI~fVcDQCJPEccqy9zw^2EqW_L+b)Z)5yeFxR4y|bYTK>;P`$CHznb^US+
z=KC(6Ti1ZDVmQ>+h2BYTh0n19Y7%M_YEdkefpwzx6Lx^3vTJ!}rS0z8jt)@ICXBdw
zj)cx)yN&eGLTi_h@&c6|Jq2-@5>^<ST2>whgV}H9MtTvOw7g!zPCCDf7{~U#Gm%6U
z<vFkogbf%m74XB6pBm9<bkaj6(in=LX2Q0P(J_6ZJ#8U`pdudn?oNSTy1qy=J%m5K
zK{q4T01-N6E=`*<Jnjt(+w9A$z!suST>XI%5C>!$5-%AIIsMqzwMoGh4drPJ+zCE8
za*ESjNbVQCW7p74kCB6G8HNSW$*>M!#51<<(ZL#`S}h4u$OLe{QoMwgMZkQ2Vvxp~
z_Iz{QW^gTRw?f?t7eiI$LJ9~>Ybk;3$vwkcO&asM8_6gU#gYS|!l#(yf`epbXa`4b
zKQNOfCQiHveo8-~Y=-0+$SFAA98cHYMt1tHBx4B>4Y)-xdzh(FQ^vKnx541-0=m-c
zbw_O_*mt1VvXIHyrW#D_w&8|ZGk*9DsxCpH>@}ieBVLZKC8mfX&oU1p*osq$G<6q`
zwPH=luAu~U5WF}7C0_{moU``q5KnsHdphfl^oZFC)0z(8$Otkl0pB=_#wQhf0e^>4
z@%xwAqa}QOw#9|~yBvoiws-*Um6$}9Ea%(>rOC*VG4K220l*_l=N3N!px#V!`AG<i
z0k|@mY01b+@1F2(4+P@gQx^AG6$<MF#u-shGrad}yOXoBX&4`<(qIbWz%9h<Q1Arp
zjB=jJTCgTrA3Z9~xSXF~5<WimUR*yp0UDIJ*u}}oTl0%!XERNz(uL}O*fzzc`ltXN
zvB>NOa%lL6NlLd~IFm(WkCg7&Z;Q>g*)wB%#}!f8))lFQWB?>Mt#sKY#@M<=`>L5L
z)UmVTKtO^aF{JK}xC`-b)Ar8ll7oH!1Zz4sT%Q%^um2(K2hBg2Fz61zj)eR`UV+m{
zo41AHldkVwZd0q-es8x<XeX(&n{lFrS(N8Rfff(%%Z?rI8J((E0*u`>v(<O^Rvss6
z3>t^K)b{qR>lZ#%>`X>n2$}uNOevt`u6oz4ncEM{0^MsePGv+vtS?6)WQgDr?HVVu
zpdWOc)SvaYrjlKDlgYA?|GGhvv~a-fL865pEQ*ZwHnu>zF`D|sx_KGdAv-q!Fz~37
zz!0Lv!)0%TR=RToEPBWRe;XjG9(+kLY6}6P(!>tN-0rt}A4za9I4AQAiIMvXsGByx
zkBOBC7l9Q}V}*UkOw82t*`Da-tclXo`RNogZ=3}1AmA|cKzudpYGlROjb&ns`_3^z
zxRkc-Ihha!13fawi62WIpEhd=jBI-&d+ycc`8nxDBp1Atvj73S@IiQ`Q0&_ZhD{v&
znLY7GsY%_GjntQg&3k#^M|BK!q9l!p`o|%b>|A`d`6K83WSr8PoF+h=2p2%|BNcqT
zPH8k<Kl@l*)G!t4sI5Ci2Q7z{3JQG^!TMb>zVq8w+fDVq&d*Abm-6#uvt704*Q~Q@
z#hAcN`r&tRb$__Lkf$0)5pb2My(#N%O3Y31+aG@RA^Q1<NDNW=K%~H74nyGU)%%}+
z(2I-O$-28~D#2b69;|{{6fn)#D{bff4@SE_+NZp~oyPEVLRlP8U=fl~AQijzY8Wi)
zSl3t>(3k`SDg-|DrDX*}Ro_?=-KsH6J!~rSPjH}Ag3Cza4{CeY?;u;$n(qx?puNbW
zAz|Q6%SvL&eS1NyR>{$E>)YcCwC9T$h*RIgX#gK1Bllr*w!K-sdim<FufJaFvsZt<
zNup<8oRKyo|NP}}zhiB{58M`{<51OwxMHieZ3DuhuU9YMy?XOz{p}Awzy9&n%XhEW
z-@SZ0YT3_s+(AoTofEzX2EEOz98USJrJvruJ<`(X4q6ftiZ+qd7Lw(NS#&ME`s>Rd
zU%q<(`p5OFZ(qK9w|ez?_3i50-&Q}Ze)?_oa$B99QGK={nW5RdI>+}i>UQ9pZciHF
zaY>xB(et#%fk0*sn#H@T^Rw&s&F0hDg`5-5#TWTv1q)ccdb8CB!Mt|eY>ACF=4Oda
z*)(uADXC)9+sxO`gn*bfzQ4SF{psrZ_tiIN=k(TQ#Mm@5efseRC(rAed|}uQn}6^a
zr<a%m7uV~{w%s<@tM5RF(Xo2{k9Srn@48?*KYa1UO2+gpudaPRe!KSm%>{3DQJn8@
z)x4xgLQAjb_V&f<r}y7vYniI`&u_kd|JPwA8C^e~TxAXm(olT?;%t%@pcfQ{%Zv3z
z^ZEP?uHY|a{#GUhUmu8Cb9!3doSj2-L&C({qJCKyS9E#xB^zmFvMx7drd?cPf>-Bo
z0RJk@=$8@5r>9mTpPt%#PftyXX1)4S^IxTnfSYh~upT)@i}TU<?d8+cD=}~M+h?D+
z=gq~h#rYYnIM3?u{pS3#xK>l>f0Oqyx`zQDF6h#Fr?%+o{pIC%#l`P3iQDcQG90I;
zRyQHvlRt+q+b5fQUMq&OO?7{FEsJ-@b?c<wd)<Ejz*krAKW>_4_5Sna>Ia=L9cj~t
zS5W>@*C_dHl9k5*zr6UpYs=(8o}SvgG21zv-;Sw%`=Yyfl*XCy@y^><U;a-CJN@}D
zs}EP*hH3lXIv4c1*nHr>rXZ{B!+Kl%ib5cNed#W<_U!cZZ^gG~+v_)gBd=s-{OcFd
z-&Z#EP~K10i~Rh1-^q@M=8YjV9er+XZD?6`>|oo_i`Ch7jWf6UxNbiWzn7n7cz-VX
zp;I~4H^_47_O|J(vo-shOatA0yL+aK@B5}fMe1&tOwx@Ez0>?FUcX<PqM;v3LC#1(
z{+3O>Wf8C{x`xcx_`sDoJH_}&Y&tEC`=l4fjgLjO%+g^QHhRz?@{w&9TMXH+e&+yr
zf62IyA2Ymzd8hGXO*Xc9@X;e@Uk^r~PkYmk!^dL#5!rlpb$a?&e(g^w=ks@GSAO{8
z<;_LSCgYDFGJkY$<lK6oiSApwo=l_Wn?bar(UHXYRBV2cwc{r9npNg>W7K222$z0w
z)=$z1Pfx$Uy!f6ZJI?FA|9V33`M-lA|C1y|aI9pjFTu~^A6HxDlW7=$kHl(Ai9eKQ
z*MdQh!<^g$yzWVxc<{byY(lOLha!#6+DW2GJCvjVtwHi$4TE@F8pE>JOQ+vQwUqDA
zA@MVk<YTh=GR|2PCN$?}d(GK}p0p~7i`{%$eRcLB41SBep@V#yn2T9=G5>UPzTR@?
zo%4=W2_0V)ldvXbz><94UzJ9lgswZ+TuRG&7ei&zgc%&Fq^9N`W>A0iIcx!%XoTtI
z(0QpB<51eb%sH?#FJVVU%cx`Iv`c<Ad{vMgVDG7Ys<UWHQEckz#OI`)(>FLd;aq8c
z`;Krt9;7!i$7*?Z?zqYGN6#iXm-qy+7Z9pFMW!AN%Dx=b_m^&Z)(9=Z4uPEOwnubE
zN*E4jXo+Op=f>#@Iugj|VSTTFXDm`*KvcERrJFow$d2Tn!cfY2dUL&IyNjkt90bze
zf;4lIJ0(anT<({~^47IX&@MW_nSr4bGN&d4HHxhzFRCm7JGyOs!jqXcL(|oCp%yCF
zo9xc<G>`MBcs;#5pMB(zG|7v5IRSf*a#RA5z|-PeRIk2V?cdv`P|#a#Zsbcu2ArH2
zAwaMPk@>^bR+eAZ@;fgnasV*zI-^!ACngY)LP&7WUL0hJ6oHwI*T4FozIxjym}thq
zPyz;fCBf5{AQ)_8IA|~o)CMwLR!xuI8sk8IaZe9b<#goV@RBUh;XRGpS&kQ?ByuRT
zugpD8_+zw)MVQWuLPEh2CG3psiztAkd()y2D{PJm>bTQPrS4;UQ!<(jJdXIu0D>UM
z4*Js|D|V8gSc&fwqp5z8Ok&dr=^qVv^nhp*l*mmyqVG-Tn#%h_APDWR%^KqY`|HEH
z#RSr5Amt1Y?)h~Eg$EPN^zONLnC%@WM<$`IH3t;0NM<7h;UvP55$-Efba(M!6Zlo6
zjqdot(^pf)Sdmtr;JXvl?*6j0WBrR}x<~7{JI&_HeQ#{4jYyydL8lJMKZ;$jE18w)
zF=;ChQ;tU*xISDoIRj_2^`t{#_30}7VN+9I^&10HktjfpC+i*X1=!%6IhPyFO}J_R
z@quHziil|n5TG2g?rA2w`sC!_&y*@}88sz0i{&8efAR&EekYZQl2>6Iw?xgej2hj2
zWp>?WvuDc4a$`rBMBh2;z^ytg?<j)NY+V(RPET8+U<pQi-g=owKC?5BOC*q;w>U_N
zmf#I9eJ`VUl+&WFdoe<izN0}blOr=VLSAEiwK@A0>-^;8{pMzS-P9y5)|a1N;wRmz
zkoCh4&Gq``!tQMm4y^~}Sdf;a;`1v}oY5V9AMY;Gc~hQKWF)RNWC8dw6&HczeTYcs
zqV6nLkS^U>5;<kX%i$rbpNAyW_)4lfbmk;Z$S^;Z*4WqPP=OFo>qcHHnZ8<KpvqA{
zj!&g6_8sy9xZQ<1ff#rmR*t@JHN~CL$(g3ONKNb?3JY&V(QZxIdqCn7tEwM`W$K}x
zEPFsB?PL>bfjOOo_K=b>4Fs?Vtlcl0K^U2T9sT{vlzkd&a3)JS2(UYS*IEK59b~2t
z>{AAIZsMU7|Le<}^1OMCqF%qTLP{2UE*k6_{Iy?L@~Kz(l%2uE)HYQmWmWyve$8bj
zY-qYAuV?GI>hYwG)HHKjr$8?035Hu4U>1@GMOvAM|9t4l?je7sN)=nw1|Z!IGIvLN
zCw<&6xuuS|@_fRBF-&wKxmEKwU6HRI@-NBZqH}6gcs<4MR@!Y0`Mzw96dWuzVht$)
zCvwJAMBT5%`Dh+@NkUl$$|0%^>YIn|=HiIxBy^6`Zbp_?+@eXS;3a>DIyK;T;Bx2P
zx^nI?kU4(Xa&9Q&wHydQ6zCa52h!OYj#HzR%8B6F#2QYCK*8{le;mXi=P(GPiKs>A
z*H%PuKmOwlp#XGME2KuB>2gTi8t~g3R6|c>3;R9}e@XdSOE)FA)6cxBAaM|75P%Oy
z%b32$2Ptrd8q@bUT}radspVltKXmofbc&#cdSFgZJH6Dt&(3SZG8e_O)8wZ?W<Rda
zex(2!jr$5?P;)S;5>|z@rMgk#o|3vfx<`)R-bR?Iw8pT&3;^}7uCkgqek&Cq?w9s<
z$CF0|S0sUJ<QtCNlC!3*lM;?j&YR)#sJ&??{IKhCX9ToW*g!B?S4B;Jgd~NI?vU0V
zOkca5sQ1V<Bil71f4n5^AG7JPL}wO~)Du&~Ko*#X>N*mg&cWHK=emUMq9LLaixy}{
zn1vniYOn{F8A=NbzHCtU26<r%tzpiJWxBH2a2w%!t=7$jsG~8iAkY^urPxEDwqbA&
z*ZYHW@7hi3vk%5COPV~=C<(nfPANl}EZ^yJONq${sVF_5_5=(FQr7*Fs<MPPwb%Of
zs_IXyzQlZIMUy$BcbtNvS9G2{Gf*?Pq#Uk>cazcS%(4R3<k|z1CL`@26t%72i(>3d
zIw9^BqK8}KGnzPDqBv-Qkf`w%r8&yrt(&rzQ|*xno#PEF0*J?Allo;2Wu5#ZUb_x+
zCy>-*{FTf*=TyDJ)OD89E!DLh6Tq0d=xs>p0JI;xdV!?xqZ&z~xq{}(@i@b2Gup|w
zmzP%>+IY?l1R@=UWRGU-2c}(vTPlmJq!y{hSBHNDXCmi{dqWo_bFqC;e7fV>9vXM;
zOlW-iEgmPTUGW(g<WI{^<MSg=9v?~jHqlYN2Xm7Gc&UC5Nffi`zq)qzjGuJ*Xsh_p
zvI6`#ibT+=gv8a=ri^;&$Ve3?-H;A1wx<W<89dq-U#jp^u=Z1y7Vf#*^ku>HK7GIi
z1;F<JG!1grN?_}So$daZagC($d=j}Kj|MIz6yOu2-&4gYT0#k^>1hGiXHg6M@JRG7
z_jIF@;m841DdqSCqUM$jS+QFc?AxfyC=3SI)F$^n$#U@1kps%cMB0pmo)p)P-%zJ4
zT4H^M1eHvf)i+neSfRn@{gvRGtNcPL+Rh2SigMvom`N<JhI@rbso2Wh)%`8_L4Om_
z6||C<SzCEP6C@!B#R7cd-Y{xtroDFAcVJzA#I=t4YU&`+Api*p8$5B8jiPh9H;kGb
zy<KR+CFJwAc)Qw^%6_SXai)BiMsGS11UP}E2fhbf)cO-X<n=Yls=Q$q0l!n#)Hl>*
z{!4du-zo^%M10rVkCz*=7|1KTx*m0Q-}~n~zUW6A$skzcv0Q(~Q%FCUabg5sOWG$4
z4+54kzD1t(RQ|M41QaVRC+r#mnTxgI8ExXJq!i_wQ4NwArEe6?bgnfM9^4B6G!DKx
zT|J^dxrmG;)qzJBR5h46SgA~hokm5DT0Hr-$kY_Y$+t8fwmmD)0oalyATys8P^X4@
z1}-rQB#$B<=G-DP|0L3=_h{DW!+?=gq=iE=VyiEoYVq~GNIeoaqB;m-AbGM5zeaS9
zM|9>=TuWfG0CXv%v@tVwC*>HsV-~kmo{xDLMPJ>BrYw@T4O^<$VhFTI3%0I;QM~G*
zmH2$ax;vA^O&;$-K@_BQQjr`Fk`-dHKcZbRYh={T)lucGr9MJ9SSTIBq;E_O!xO#E
z(ay!hQ_(6bV75p(5|ZfeN$Gh-;r`CIj>NxZvCsr!Cc<jtcnl@7G>p?Cm{c4OJVh%L
z*E*jJeNgA%%%U5H8K-1pw4*=B4MTD}mGdEvn38%>i*xcQ9&AwaOCFVhqK_|1-~t>E
zwqs(b8%8oByY;weoZXZYO4JDif)$459X3J>D^{O9Q%Gq0L?-M_wj(QoY_~VuX?q|Y
zco_c-fGMR9DNhUb2tH-A*B*6mbUqM#F@=Y>Gmfag^u+(?3_APVN&1#GKMeXpEa4$1
zr2rPr;}K}KB^87Wy3I*3Hsr2nbs575{L|C<4P9>Jjw_>tmi-Tq$+X7#yb<%Rt_OU9
zycOr$JmCdE?8wJ)O+h)X_yX}VNqE`cMe>{Xy#C);->5=L;9FMWSU$`=VBe72A%_)N
z{r}mBQ+}SjVPEf^I7l>K&Kz!W382YMTx-pxM&$YgIF(hDilZd?phybg`BeNprU^@)
z0{KlDXiB7g#8PS1iG*9P&bY<XjQodah>}a;e7$8;){-pIk)tHYz>$H0*Cq}<iS9N}
zb|8Zm>Vg>DR!ZPA5pz$vOnNmgDqxz0=LnExa?)JK)FY~KwML2|$pF(8Z>n`~xVw3_
zMILB-^zRM$O-zXu9tA-0As*?{0`_fa6*y0>WV1F%0fV6xgmh{Hog}MAoE;Q<5<We^
zLrNGf1xnv!OzayP>%C*j#z?P@p;w%LxD>RaPs7edrcX1xsdO?CNx}~o&4=Qe8YiR}
zXdl$G1G@-^4=_MTG3WY{2E(G1wDq)#T2%HFr&d|Q?Th=jbW+xdZknt$MSKKrTELNN
zA~V<*HaM=vs;0M5hewO#8DMo&|J!gvgOcC~CSGsmEEaDPY4UurCP0WLg?a<zD>xe_
z)ro8U>nzfnx{yLaO)CT)RZs$kTF(<}GPAY%>{OXaldU|2{gx)?9!kgs;gd`l(g{IP
zf?O7v?<C}+pLJq;kH<Nt>`2Fzm>VG}9Iq94or=t(S9ZDTvlml(hg~^~IgYkIw~~M&
zCJxXq0)Pr)xn{tbtJ1^Fly19YL_Lr}>zt$!?n#;vg>`>22*)BwY<UiRcH4LYq3vjO
zjw&tn8+L0=KGlJI5)G6B)CeZ8Dy8zD2(*pDxq{m2C8DhDGq-oET}_0-MI{5Nz^I&s
zW18veFu_I?7d7n<uH0Q2LAMP%juM%2pY+={0j|5i!4VlJ=A)QZC9uUP0x=<m0zi7?
z01$KS)e1N_in1u?CF@z%WNe09N^xdu4oRc598%mVFp+#;U?M+jZKldo0b_1HU_=pg
zhO`6u1L$xeSstX#H#u}9x>225`ke|y<i3KSTr-kwNf6cfO+flY>mv(ukAtee>h_<6
z?g!~Vg$^J-r-GUd*tzct-u;zFqYi_c%i;rs794QNjvR~bU=m;M6>~q@7S}iI?jfgL
zLS7ksE&|UXE_3J!Mz;)O$xM-Xs#Ulmq%wOR$l278J5H7uMhNYIs@5L}&H**~df-==
zpUB;5)}J|9*B^`Xc71a$DLi21fFS_<B^4olmC&P|ckb+1Op9CKK41+Z7s6&15PzZ8
zq6A%?5GFW$WXboJr4@^AWkzW>!B#}PJ7&5_LNLAe;{dY(4<9+%Vmu5pv*=8;tz>0_
zb{*wmiiVe4D#GQ?=D0oEY^65^U^<lRgy3YCF+~C_Y`LPvb=`3$8iCEoo2(mih;Z2j
zR&r&N0n9NtOAtrX-Herx*I**zX`Vm8O8tpEoIC(avPX3>=viO&MkRi7-GcoM2KGhs
zFHASEgo^;c4N%t7q>{WBx{<mrR#QFeQoU%##e8c|`o%$D9s!>X0xzijhN&(^!)*Qm
z<BFppX#SV8SAbX2`iJYyC}q4NpBO`~B!i!fQ^7Z#-}c<nKj9+THbcSsFu2aX^5e-}
zez-<zZmZ3i(%Q&^pxA+wlz>E=ARtW3@VIwqv*ysEoOwPZ2ES+q8b?hGT4qR?6lImw
z4_?aV_iuP*)H1DvA9Z)8IGfB)e^hZ}0&-!DgC1UK;7loKbnQDC;(ZPE6*s04xc&;9
z&44@ucGC()4okvjik|H~lcf6;6aQG$XTSZmIln?f5LIB(HYxcKVnooSq@>JQyiB8L
zAL!udO-))qwSWK{V^xD45+sf3<k5!u-k3(3&?611ZHuI)rYtZ9*S+7=v`t-$0I|S9
zT7|eq7Itv-rY29Z4suF2pc1Q~0SiLMt+QxOO(Q_zGp%70fd?I<;yuiqnzqrM+6Yih
z_<+bEu*DC<R7`~AS?BfIwSEP$v?T0Lgn~+AN#*W^qAZWSP4)9?Rxqxgwk5DFbx0hJ
zMv;vz%(Xs$c5KnSfq*=|h6D1{;9Ky>b7<nkvavlt>vr8VG1PrjXTc>}hQcShYzRgx
z$28TJF&bJc5Qkw70N2u{`q4Da0CC(>a*Br@?ja`FteyLhrdd5mED)mtV!JhbYs))1
zdSBZVd>(YQ&cW@0TW-4Lj;|imOh$054uMK0(<;L_oebN=MmeLVNG08<LuMVuI54UD
ztUX|+!KR<i<-V5s@i(nNL|DMY1QRr|NJ7(Q{B8A&JpDe48EVyxLKbSxP(<+HK2YOk
z<ph)%Rt4NKa8QEq<T$icbnScp(MXz>NOow+d8?>655X36{mUX4_O;ZHr0tIsPNP2%
zO>a?ejj|cvdnC=WVY9^v_>k!Hm_^l8cJ1rp=w(eyNR=$6n6x2(k*L38EFT=U{$))o
zI6Uw+=d3%4;<==eJI@X4jT?2xN>g(FIfL+_0DlR`!el>8GQ@hfURTCz8VTweyaotJ
zSPrBO*>z^OB+tIj8m5Sp;=9n7G$vBV7j|&;re=M3DYQvK6jf0mi-^DFo7$yX_~frq
zC;?w*O6`l;QTKgQ(>8_~5`Ys8@cD!!yJa05y{TCoaHmqm0e_rmwg9d!YiP2<+A;&+
zfRq{ZFy7a!_)dMg^PJk<lzPBkqAX(igIRBtP;=<)u{>{cgvW&bf+B_nu@YVyGe`Gt
z-OLg)ACcOC%8k#(Pp9Y5WWzuJx$pddG`b|=sfHFbf@ooS676ZIpCz;N3JzExA+f<Y
zXHhKN^(fE2&(0&o8CDtLc>>Cu>XpOGXy==nAtR}#pnxj^X&%{pYzub{^>1n#L9r!a
z--D=-#A`&&!@Q|!8$`jD0$Y3)1d{N2P2SWP%)Oy*4E<diE_Lw{n<gn^iSgTXu0dJe
z-A@0WRv|#K10or07*0iMn9O^c1BNHxXF`F1=LM;03JU=`ou1gcyEl?AX1FMJh(alW
zgpUR9&eUkx-A@0SrVTQaJ?tI06RUvrYX#{&U(+;AE^gUyn0X8&wKzw_AEgrec4(ZD
z&RY{x#9*e@;n)tf4fQW-&qhvHY*2DelN`3akr^t_zR!dPl-5@e`eK*Cbrj)h9GMeS
z5whz|?FNXj&4^(^P+Sx^FPAmczo{K}sa7f}kErPqp(C?$&DnVOH?_+pNc>EIiO5Fg
z0n<61=wCMn)OLg!Suv<ONM7pQ%>Eko=)RWvcQvz04G0St@&l9r0{>PT8D&$SexGUe
zV*%4b&IQm4;yyG3dGE%}ND_~$AV?;Sj?L%IOtO9Nze5ZF=}LKI0}q6_9;_?r79(l<
zLs0;s6Hl^1IB=%t=|q^E?KQ{9e((wkahoKsL(2RnOL%uXlUe0}A%%c&C9&z0MQjG%
z4$1vwFX7KPP5?{*tfC;Qx~O|Q1|8NU82{*7k`Z>Rj>uj+T>WdBA;$*+b1fl`nwq>k
zu<Prduh}*2g(<Y^H4tv-4a;U>^qNLP#6BlHK`o;fQ7qs_4%EImGMlCiNYQGdAK;zC
zQCf9q+xL7;(=_22=u;akCwwr}N{wgJ57qVD`FrP%XS@YbOez<weQ*Me_8?B>yvsM+
zjA_MC#!0^NTK>lxa!k;;5O`ud*$SwN3tMTul8?=AXRWZ~BoM>_S&$H)McXVm$IPYS
zw4e@iAQL5fh(Z7s35ZP8NxohwXPSjs8-3>xhqwoU7%ZV=wQ>|BrF%Aw3Bg$^Ft(F}
zokG~918H;FOvFXs?c~IO#eQvGZGLD<oc<ta+tJiytc51>JnFPcBx7!Ra!bGh3QQtA
z8I)U*giR%d0W469=9$naLsxXOY21XzJ=TtS9SivP?z*{B6$S39<_aF3=9*F#Evezm
zC$<Bwv>-3~&XRBf?~h#NJ7P8<a~a||)GqkZgG>s%#38G+ozD6hrDfb^evhT~OZJ6A
zm>ivLA~XW|9t#nP=ULfs%h{H6%og`ogws7EBr^zsX#4v`m5?{`=?qYL^AoNrEGZI=
z1T>DsC4y%7y(DEtbT*?Um6w<2^R>Mv&Qzj&(>Rz!AkXpd@OWWmm<bU=SUepkFQHiQ
zZORxRyudw%_)^xvR-^U`b%F3b-&EIvbuHnt0@%PNz*`xGB&wr1O>Y{6!>9+8e><(w
z5|AEXQ%L9ol@9ieaZ4+eo&wxE4wpq_4sBA4EbU8ez_#h{nhROsRRTzn2psg*ye?JB
z1;963dJUeH)XBlZ3q#gWdXQQ+v&7segD}3+kN*v#!H><SX8roNYg6+d`ha<bxb!HW
zB9y~pCinD%(lwuhr*)x^@B`A{hQ9z1KsS)|z`PA8Q1c|2!?~evX*?1JZcZcoj4h}a
z1TchOghWsP@oXGbFZT@?;FyDfZb3D&h(5X`yJ)jaf=Httdj>L3vhk4d(6kcmHhwir
z`fP*de5I4%7Os1~$`x*<d!XAs#k(|(zLR78QzotJe1w=HU7ED774Elq2>C7~89@FP
zf};bRm_EeP&fMZ9jvhlYK}8jD`U4+C2_p4==26C0Gmp{@-zx!qF4kIxef~~*_dbSG
zKO{g;DL0cO)Coq_vy&rv1C(HBi*M%bE_oM^(qgE%v#f-(x<_ZS$$c^{r>7&7_oI1(
z;l(xd6dwUsh2)-M2|(At<3iN%`H^NHc(&kpkfaghU4wilTuzb_jtZTv%!un-FO2T|
zdi@)qmG3wi-`Mm*nOR%sgl1Vnqk~5tVp@C#hnKrmh;F;wLA7b{G{XT#Bn_H0^AKZU
z&fjXU*0p!f@)D4#P}2xMO9tVfS>tXtrn_hNw!dTv0(Tjr*Al9wcoj03!xMDmQA;KW
zp2-%@<;0Vn1trTPyxT~pLYzlw*;028aS&9U=6RV@CuzoVLS=Bb4J`z+F#sz>NdgL$
zj7FIl-}#@uefy{S_X};<EE2dMAg#UlT|eTV(ugO1OQ9bov#$Enk8ib}g@caG1Xc-2
zTw&0{{zFEWl}7h(9R=g^^F_su1xrfkf6Iun1Wx9-#IgWhR>!PkBV76#<{b@y`^m{W
zj{D>9IqOLnVR{m*!xjSDToU+D_hNVUbP(VFe$~7&?T-NS_N83~;IEQ!72;4N<t8y+
ztkm7WR|V9pCnw)t!U{vB>7r9)&VZR`lxn8X`<4Ksk%#wsrHqB-QJ@$0>VznqgYM`%
zw<PV^#o1OwI@CiTJ`kozOA3i<8-8;!1UJnV;t3L7^`~_BeFxS3T8}=2WG03D*B{mT
z5j-c#ktm01aIOeQVRuoWZDjVSsuMC6RU;idoZ%GO-|<`(ujcw%>1EN%GSUz5b&-OY
za%A^cmyf|wn?!O65}3$I@~S{$cU?QYhNI9ILhA#0kfi@YrcMGafZoLFBnei4aO~Bg
zYnb=Y$esh=W;sXrV$PI?0ifG>d<8REzBt@4PKsOx(=>ZTnnIq6t&@NgM2O31I**#{
z?!qGhgM~klyed5736;=B2Dp0Gf`s>(8~4zWlsRSHq=k`E2s3I)H5M4*`gC=Un$*_>
zCrI^iV}Bf78wFW3c-1Ok3Z<0R?4HLR%I;;3_6_yFA$}>O@i2Q@AI?8X-_YJX$eVIJ
z60m;R!}^wXe%pYd-mvpYG$)VNvGYe$>1UXx*Ho7nFgB%2mJLb@H#kukE&_)wP{{M!
zWT!svfEj=;#XBH$m!e2`gi%ZJ@jdOnfLQ{s1#u#<4uF|*ycVOuT)Hpteo=OUCmVb@
zK|O!MmpQsG$cd7I5YR?QU#V?;<Z-8Y@ty?(B?Qn3P^T1bNr4+;3EpyFz#y8%Nehq%
zIii_w7Sb)-NWnY;fTM<R6FyISL^xvd7?6xPvlKyzfQ@W2!W!VyW5;&~+BFOz*|R?z
zFYFik<1de2b~VQMD6<mw%n*$BiUYw&?>_?TBt=i+SPa<zux-?i`){=SQVu8Bv^PhW
zI1CeQMg?T-5tl&Qe*En>jO)?PQRxAu3tnDd5+1^TuFi$RluK=HMCCLo`6gI?%gqx2
zS5u20l@cLPES(U`Xf}O+(_BfFPYEj+CsI=9c|@{{U$gf!$zgM@iyZhPRwf?L03z4A
zEi00SZ5i033d><7i8hQ=n-oU;rl};eIyGdYp<KK%2!WJ&3BPLIvh8gS$`ifL(TzcN
z5!vmeK;#wXsf{H5vviL9FqT0IMj%n{%$n}E+!!$x<`s$U0g-$Rw%f(>1Wk8)`AK$)
zUuB$0xHdr?f*%+Y!d`QNStj9uKuKzu4E<=#WavlW+zJ0CoHuQICOj%3iA6z`rj)^F
zWG%Rs-hqZf6NYKqjM#l8riGa1GZ}8Z0DZceabqY7gBJf=k}k2Yk1}-i7z-r!l95Vc
zDV1{|*_aWvwSrnk{?b5~%<Lt%VvvZ9pp(D;hdjH7367h8+!Vskgi|em*&8=2;CIxM
z>0#pN0@);=$-LOaLm~xpH$bU;W%|>3%)97?+gGlc8a9IB6~${(7vPc3<BaG~4rsT>
zWK?%NyyL#QeYGBu$UKM0Isu&+1ZOkGkGd@*3xOtV9%x{cSc0)d>LD>Bu+c<q5)$Z9
z*jfgiIP`(lE~gAU!0QUeQax|*1WS>83XM`kVjlB4zGd)J9B4NPHqEaP>Nc>CPIeOs
z*<calUJ5{9fhAkcvt73?dJa&nqy8TirnrSr?E*Z((8QEd>iKS9J6-*B-DckcGB^Yo
zW$^s?hR@gHx258@){qBjQ~)Kw$0$r)fYiQTP41EIKTLJ*9Kr@xM3ivO1oGK1l}$cN
zSFvyQ8QnfPA%S6w%eQ~4S08UKe%VSCqxUZsyQ5Tx{3Z&Ll?iX@+SCn0yCu+oP;9U(
z0mqX%Y;#ctVd-Iz-&}kqT)S3wu%?Mf+s-o(=rLI&c->!}l&k9eXeNPF*n?$CuvVl~
zh7*?rkvu_ihhoRmm66AF9MT|suI}QIJNM8ijGX?U1{YKWLV1Gk0Dy@>7HVckVgeO@
zI*TOPC{j+28OK)3S8;$xtjhD|Vn+Z?UA1ZrJ>;wOsAo0!vnAYO1o|mCH45s|>GPw0
zhStqFh3w3M7h=Fri3rswxuA~oKz3C(D4q!@OhmPN5cQ~Ae5+rs-4WrOmoDR`l)%a&
zHyJx}uJE5ZACJliS;~a;&~QPAsPfxc+dIaA`dISuGm7B=A}=z#7Tuu2QD6G(pjHI|
zH<7S>{Vwn3`z-uR0xIH_XYh0Cl@em(Q4>>CA;sj*^}*xLke;53fKacySy~U>Gn4Vq
zY&N>J0lR{VD)y-QlENIUYpopD%g?{0KOOYSllP2dPfy?mqd==Z<y@80ciS_8KRnpG
zhq1%%K;K5i6_goSO<^(k&sO@}mG9{e&nI1|!BNq)f*3^c_LM$OwkYh;F2eu-J0s8m
z1~!O^QV|ur27>z19JZw(0T&yI>9lMdvcO2h0G)!IH6bzBbN6iyox}(&9zakEyf3Ol
zVTodS8rLNJI!@r0PM(}tv*G0AyMcE7ZE-C@9FaG#dI2>$NycAw?$_X}IfP{shq_6(
zO@Tj0QNaoChTxvIF>XmfZ#n8mcRY8sy~N}>d^11D?)-Q-UIQP<UlCh4FI-()rfj0(
z^O1@o7%0v@8Q%Fu0?GLK_%`&TB+9e*8C&;;(L4BoISw2xX4i<nvm@l_F_vL<(FE-H
zx;-MgvykK^k}Ws{0IMSX7x8JZqTHNN>7%P$XI-<tuL{Yg`F~9%vKWmT3n9czYBP=&
z+ZeK1u6Nj4BJS*~o}N03t826$CKb|t;KpLd^ZN=#_3fsq&tx-oU!RZEH%pf4j<4I1
zn!Y4y0znKg0<7Jby0TQ9LFhX#n^TQMlN9%<x&C-rZ>L4WqMPYT3bEine?$-40?8yg
z1!M*gJXQFeA}V0TS1`Im7gqlanVdaqG?Eo~R1*N%m%Iv0f2skzNH|;QzOAY}y3L$9
zly^x%$!Al`ejqeOX)M4~l%A2=gJLA9q-(m=tTz5?6Ra%8EB4$95S1kQ`|6$0qkqM1
z@8zy;6#FE_z5zcR-I<(UUjA~U*hEcAMk`eac(utYWfPi9v$kwLW!5EJ`u@){1M7Eo
z3M3!S!)H@segvd549f0~-XPS^nzd?X>+=R~A<{}Pz$k)}Z{wkmlDWw}(xZntOb3v?
zT~K9A$_Ra|NU%3TxOhoL&2UEzFQy9#hYtD5gO$PlRlAi}3UVq?(vpgipiRML&~N5$
z0+sGi*_bG^0LgBh?I`<crr#OUqf2mF()$!muc`4fL2`{(&V=v5I9zgo?bzkF5vTAp
zimkt+6)P)7!z@LmQ6T0Ls5@nanxz9PT$Y2Fm^9fhQdi#k@#HQ)aYRl}j+wS3i3;Kh
z1<aIbj^vWwbVmssy7@bgCxIvLI9WIh@XogeDjkRhyrDtMb``hdbZCaL7GW~db3{`!
zOvujDW(?;3)xee}djJAfP9?As0Qn_`uX|vr^=K(1@c_fE(4Z$IK*Nfw8*0htavJmz
zLHUDpA?F;niDFh`INtXodu?W;i}1E~I@M||#{evag3x7^#NMU6=ct+cZv=lgAjl=0
zRK!1xLHN(2`GA2|AVCPmk^hyt_-*dq+pFtjCF&yaYGT9*We03Gk>>w&+Db+~1Ij)u
ztR=pAn~`^PCP`RAu_ae>bM2_Nq|y|4`Ej|ED5rc?^V>$d?T<GrNQ$NIFQ#@FVmPQw
zbe0~$et<Rtmq%OYQUmErIrT6!BbmN$?|8%gN3}Jtr8te`F>tks;kCvKcYkdS;3udZ
zqnsr}Xxi3-{xcq|WYOa7EYkr0Hrdri1L)UuAMjdqYT`}+vkt!kxCrEb8ebs6`MuhN
z=r#{!blmO86IL*y>oF@j#`kM72>aLHx4>{ivZcuub~dySvVgmr!L*8Wt~rLLH;uOQ
zBkUV6KZCjjqbI}_mB~TV^<c@aF=C2$I=W>*ULuABI8IC|H1a^@!2P#O=7ZoJqlf}t
zC}mCBtWJfA&xezWV2$$$T!!US2)s|lFU?wu4dEK5?u%@3HUFSJDjUhH%yN>onB!eH
z${5{|f@IE85mGk{kwVyb8QJzT9K6Y!ShSH07uLM@f*}Kv8HIF-aFSy=&2Jm#SHQG(
zw!U|C0MyDGK!ttkj`3$X2Fx9X{akqI`e9GeopXT&C84z*4|{*(g0B0+!1P~3cWm))
zc~xD+4Z0Oj2hPCsw=HOWG%)=arTv<U&$MWxv@H`)NUBBWRsRj6+%eP%L@+U=4TXdq
zS~HcpRO=QLJ>q>7&%L?y9B^iJ!_3;y7c^XGBo9!wh+!ZdKsIHRVOHQ3kSrnl`O=b~
z^|wi*&)SPWe<}T%GP~HWot}QJeXE~+p?p05ag+W1*%#n^{pE{)dGSS;H79>N-P?~O
zomJFLZB5xZ)kUx%Q-(q19uam<kM5!j*1d4B-Ny*(a|2{7)q4b(Wh8b@g%3nOE>*z(
zn>CQ!Qav4mjz>fgB&swfRfjK*Z`s)nk&o>)*&Mhpgubx6Y4JiRj~9n|jUNLfwW?v=
z0ff8b#+_~Utmqw)BcUi^K-5{MqpTEOjfLYwnve?2i+jV+Bq5xv#fL5R9`QF9&?jNA
zL4-}9fmTW~{vcWd0tl3B3|OIqG#8&g*cy3u$F=6HEob|HuBEWm;=X6O+Lg~i3_eGa
zG^Eysaf(?uyK5K{r?vTJY&`HUK!*1rr~;LgP26q9B-+y>kv8+qC}kS~<}uKo872x5
zsQGQrK{J1x%_yv+szvn?PaY*Urn^gWa$B$|K#2!42xZQk%NC3NPFU`4>j2giH3j7b
zNan;8OzU$|7Beh8t*4P=xb5IjMz@YBtce91Y;w<Ch1ena<*bV7-iz(l>bl9sAvHpX
zePD=7$&e7Tk;y&7ayz^O0j9xCl|w`igl!`@m-pF$vlqPm=5uAbGba9yd8(qYr~nfb
zBxS)7*)dOdTi>(S*t7GJeoHmKU0G3ps!4PWCO0q%g!j<dclM@7+jZ`6?dlqMGXMj4
z0EV(X$+FzlwMROg-LB>CZW;zI#_R+cTX4xDffXOm<~_%5>5T5_8@_UKZ78^w`o=gn
znoYMI5xzS44=WWC>sZI)oIB3Pj@Vm7S^-1w^MFi7V6r6X-cd|wb1Jj>NMv?I!KA>1
zfHzxt98k5-8CBLOPjW#$m%2fogzL-_Fi_eL>@Dmu6<|ytvkxy~tbij$8n%_xD|sD&
z^coO!!ATri5jS9;ykkPn{ZTe@!oC~vPS_FC8ABrLPjkEGvbf1R?=Qvge3#UnFfT%Q
zkl=5JoSV96?e$V8^p4aWs$5vu=<Ybl3cNsO6x`73(bOF|*}F<tRtj9GGMsq;_7DtL
z?B({XIajV3a{})z&V?C+8;_dwc&1=~2gMMgnVNDYXW~Y6shMWmp%II+nWV5z#7Pa$
zA1}%#?k<iT9XmScy)EjOb#aBV9?5s)0H%Pdpk$1Azf_H}a^%8r>W*G;`u!!ZM@C>u
zk{m_-m2lExKcvUP7i$tTbj9uC%W&~in6Vx%1&p~M2D_QWmI~xoQN!g{8#3ZmPETKM
zKHPk2F0TLPo3rpft0SsI;EI9aA_kd-fxGL*!={;l?{BWon}y2)Eu0*E@RJ~Z3c>Ql
z;Q4fQ{rmc&_|%vxacyniG!4%im0ANb1QT*iH3sNCg?P%un!C>kWKD?Y&2MpHQj|Ml
zFxWQ&wrc(8(vjk6FM+gKK-^PNUhmsk*vTmh3dw50yMWVhyw`>rdryb&&BaBt84Vxa
z8kTaA!~slPKyfbke#}bS{C@OZ5dwl<2t^Wz1`0~4U3k~*g8^{5IG_MP<^kC<>0N+X
zfVX3p<9(*r2SXWO4DuN~snX^`?vg9Rh%KF7%2OLKIO_<hDk!k`pWcSe5<;6oT?xq!
z4YIoTRk&+0>xOn|Pw|L?yzT{A0mCo|_4n^7bUXlyf!j>!GgOQAoKgpu+tXZo`t8~F
zdTCeD04hM@sMhr<Kob_G`|cSknL%@70pOs-2xk{+r@q^FM3~X#@@VHYfP_(wN0AGq
zx<IcUoEpBoaN9`Pr`G@&L)X9nv4`h<7Q6@4h15C-)e8>&!)u6+E}fW)>JJVkcre?l
zCL3xz0I?!W`JQ4yYBD7UGnwgtI{<|V+_eV;v4x7%%kF{J!OESU4u`vA=CPnm^CP@V
za1=q5s#3y5a4Sktig`A7FKgT6{TZci7NVz>lM^f@sfM~1#aoOx@}lIek{V05N!d*v
z@L3Fmxis3V0z=x7OMJRAsC`EH)RsFW6?tx_oA&CbppNhy(i%9I!U}LsQZh%N%W{J^
zr~$U}i&R)aL4)uQH3heoq+on@O3_jmmP)(PH8Erd9Rd;SI?ZU<E(U_RPPmf7B$T)j
zoa-`7kb##xA?iUU0LA((uOOj>5idF2ohv>nZk9dB@<PWcSOC=4Wi{c(GQkTAAcebJ
zx)JGgD|y5sD@N-sm^J2$#R$4Mpb|jc@*a{|b?gzhCdv*2AqT*K^xLE^#Oc(Z6t@}>
zfFTK0kQ!GsRJI2847>GPqvZ&N3>m|y^OXE+cOJJkP11`PZ<Zj5nLzI}MMd4ZF8bd_
z5@5s1`PCm*kFk$kpcj+-_U~s`Vg)WEe&yyjvajb~V0Uymy@2l^F#&l9Nzwox$>c=Y
zwcw_w%XnKbqFHaBY23x!;eJOd7hdSQWNwiB4(}pg*-v5{qKy=!6O&6BHI!aH-PHP(
zc-}p5R4J>1b5o!EaNvYcDxtkZ=$lA{LeOz#N$r@OVWdYZ`VJ#~eAOJ)vvIaG9^i+V
zhorew9Pj`2Up6`IzyEtj=kKw!Y+O)9?{rzNeo&Ug=ZEgm#ktfM;<_vVX21j>DUbMN
z-qh^r&YyAcdA);sXO9VB%0!M+`FcZOfX@mk^FXc$LqQV3KT}bmkxS^D&j%sPBZjXC
zy=z73h{z+teBhm+%e8<gXjXc6QNBD{K)Ra`r#;T}60_(I@7R{4lq3O44>YJ81h3J;
z-g%H7^JWxdZw4aHpXV)*UJD^Xf;Ek%44%pB6>u}x>$3}q%#px$^bDkHu2z#3+qLRM
zj4I`PIiAI$jME6n1Vll1aW<-tvMuRCMBuK$;L8|Ru**3q_lOH;$2r=>A1%gN#SsR7
zOo~wj>Y2%w9WBR48MveJ3=JB-M(PyF)`Kwy&0(=TTRyrwgq8DUSweRbQxp>f5{#gP
zkK#?76+6Y$@T9STaz5WFnjU6Tf}Wp)(+?02Ay|uDu=HhzVl_wt;aWi3gc=3-e@-1!
z$2OA3!wZd#w?R-+!wkmY)%lGUr9^^R$KYX9r;*SN^;cy^ES!Vvrjru{H`vd_Uj|F%
z4u#}#C!~uKf-#;7U>o`BBO<1eVE0Xji_gNn{h!U|a($&B?QsZHDRndi7>SZePKkDX
ze4o6;j`PJ2l*F5cYM8|lEO=jo6hbzRbDum8#=*T|@Q3pagemmyo8o+L+wM(A_g;b-
zL~&!xY0I2inBOH`rU*yUMDYB;W#3MH0mFRz!L9n!g46*1n^*f0A<=ekB;l6L=GY`n
zO=b>(0-tPM)gzbg0fBqDzyZ%h<v~C*6<mV=W|vafVXrwh_QR>C)C6OulH?5yK@OeV
z_`H$gJ=qVox@XvMYKLZ>f{?wjy1fO?hUf%PzoHdJ(aaOZ&jC1_J+`M!twx&UkZ`xw
zDHucsf?#>nfXf4ix`%f}D{}3DPqgjyRHJRDr#}`KADZ_dt_kmhv0j#}w*n$jNO52$
ziYk`e#O*z-w~*y_bk!3sr9hpm4G>Q2Ix_~%(&aD$jqsx!bXnN`;B0`BoYCyI{0Knb
zm}irarABo+JbTv-B(UomG#WxeNN&l@p>~}lRO`LX+&U|DRJG^Vp!$R9`;DfDT{pE;
zOoPfc4_%M?z#aV);YEXg5z&UR0YSYJ6?)JYLwIJHBxwjwETp?#tm{9F3dLJt6q~ma
z*Wl**@54G52V0j%*)M>)E1RM7_(7?|f;6TnaPxE%BaW;7c2I9!Q7f{TLQhGgqvlgG
zlo1soz)U_51B&?HTyOU^mhZUt=xU@~0ltkAP!*m`bf$M>c9VGUnSpPep5wcH`>|rx
z@LE7gk)jWB58)`_#xSVN*YtY-I=Aw3B~p3PM8Y(c1MW(b-4L5*GNZmsR=v?NyDCFm
ztCyXC8ina)5AZ?yr$Rs0Y;EH6Hd#B@igam;S1Tw&023LOK%wRmW2e7r<<EQ>Ije}}
zFhtEjY!_COYl(7NQWKJMpf3O%wk5z%XiIVcNB8uvJ;sVAom6f+C-Tv?B%H0_4I<HD
zSCKPwe9NAOSijPcASM}nFT8AkghWNdO!~@qF}mY$GoQe_G0k8Cz@XKDpc4r_AbZa=
zWABh=tp9p1_ruO<M2w8)hcF)KSsn_gB(w`U?sR^nz^>zg_*!0en4XAK+9vz@2KN*>
zs|3bAHq|d|LqjGO5eTLF72q{WU`v6auzJ1`AM#z&m+hCe(WO#8A&tmX(vy_}Iy)5+
z<djMzktnuavTJL{GZI%Y%k`6!t`BnwteGgq=Ir_-K>2m8C#re5x=5S4@)3*F13*PM
z?5}-;VyVZ#$3uE^RFFDP1(AO5&V71!Q)-_~+pIdWI3Y)eoG59nBBkf|zCIZ?L`uI%
z10Zal`jj(SJ#*<?xQ?M5S;L&ODIxN1eH6sr;u0h>`Oo^oj;|rQc2qc%JV?PjzU2fO
zH*^IZ%uyKSHWN&JzNQ%&o=qKBGd@)Xt8Cj+zz9w*iMYq-x<30A*~hx5e7s~;LV|MH
z;Bo0T2-jr?-?^(_pZz-Rs(B<;r1X}jLi!wH187&5PNglnm1Gn07}6q-h#m<hJzZVe
z#z+AJ=BXrCAWswGAhDG1Zo<_jT5aOhCXrT04vxq2w^1Sllry%Q&=F!uSxx=V;NyL9
zlQ~JWw>n@+f56&~D~cCtkIgeIil;qbu?|yo&(I5~4NHakXb|A@SG;u~i==L-Jz)SO
ztV|LarnHUw4Q*R&itdBem;G;VKNhGEpS~`xi|75PFIJ*cJnwEYlHfs{DXdqa3nSZ`
zY)3Cdt(<r`N6$=MSSzFWypmKdRm%rx%@J&mxlR7vACLjp1<#4XY6u8~6Nn!v=M#I)
z_)$h0ziV}vGP2$P@FU6*TTIXdVkoL#bn)3TJ=4;q`u|T(%#o{>##m`HiEpR_i9YnW
zU6u%v9WDSL2@k==#1m-Io0f_RD{2U9a$rz#01PA9B(#ZsBY=KWzQy~!o9Lk_mCa=B
zR{<r?0HIl1Mo=<ur+V}NQLv3wf#`VP0g>Iv;bVPn(&C4P)Gjb%1##!Y<z~Q-TqI*)
z1Ub6^=L)q_fS*8q<_*XqCK0)AAqwHp6YtCPrssbaUG3Qy{~<sA^^5TDPB6vr?rl-i
z2K%UkXXyy@eCH;Z<L$$x<Zo^G?(ngY$O+O8rBXoRbF9&c*=-`&RqMEI`$x}va0p3a
zBV<cR9Am<fxdYOxMXs0_Hj4E6!=@gYF)~bg%yX3i2CfV!hZI{663{T`?0i*RTwGrN
z*idM7S-rV<dk*GM|8^5omGh-HJfty-&w;Ff69$S$biGc0SL0>W#$ex=lsiqkv{^qi
zggrsVG4G9d2jAKR2A&EHhs?tD#-hxo@Kweo09e5E0WHHZ+FyMRKln5C8Fl)d#q1MF
zd3yTo<>l2o_@o-+S9<n^F#t@aG)^alDD1BNj~B-8l)AWIM($DuE`sb1ve_k;0c19W
z@;ZY%88l?c0Fn1l#9Y%aH;T`TflMdfu!noI+!XN|Ic?tTJ=M*CDxEjx{cLXXTUnfQ
zqr`kg{+%B}?u!;c7m*V{l9`|`Xj$9%MWqQD{$H)NG=1?G{X6d(fxXk$ukJm*&K|bd
z!!tq7HZ&G-0GgH*W&vAlCc*TrAD7XmhkE=)XJCwH&9OJ6<+%g4k3A5FX$Th)IbhrQ
z0-B&viBSjc(XAIflvfz6M*5K~HKQ8oZz4qRpcPF(c!Z)l4M8`?i3Qsj+F^NiEhVoX
zu0QtkB)&RMoDclSzB>C52EUOq>kT&^mCFTO+SIS(KcO_9Rj2C6lPvS2UGwmfq9>8A
zP?P)|v)kwK%Rguzm?d}g4GPj)eUz>|BES(8gf;fP!M&DccW58lv`70&pp`QZHz}nf
zlw=$j?R)ff-_Bm7T4lt9w9tX075@vVuMx|GoSjNdCwoy2v==L^|FtPjKC)GY8}t9q
z-n&3qmR|LJ)g$q=aRe(1v>XGnEo7dh`#Sg09%Ri^YBU;ES9hb<Xl6?1-g9qvWvZ)M
zRn;>+V9h9)6|>BWm&|~I0aFrSTiBK?vj8JG5U_CqAuBvW0)&ULjRD&$2`fMl#>V;W
z@7w!3-+A48?yZ)b<z+4P+*9YVzxV$3w;%s4m;2(^4}Fwgcq1cpN+x#TN|A2usSx~x
z9De(F8RJn72;&IfjImb;6l}LL`$@mc;+G9Ycc8U59`mU~LL;1-)F?PDl8plmeS;f@
z^swW~iQf+SySmj;sqJmgnXsGOIXHOB?GxD)yS)W}5E*}<x<(KL69khX&}M*3OP<E~
zg?#vs^nBXniB|*GiHTy#AkTqFi%1(m*S%IofE!|vOaX<T5=aGxcLIWzSEStItP8|m
zgX>KGm~_lJM0^-sJ_bL5ZB462qW;Kv>-P4xHrc0kaO(VZ5-=obMov{QEb%>HyP=))
zcY2XfRuPrBr?Q;Qv>s<*04g$~Wynq-u#=#IV*OzU8{h5cL!NJLiF;w_Ul{t8%`lA-
zL&&)eMhc0Bh{Eu@SL}d#uQgM#l!i5{4>Ar%KGFyQ-|tHIO51u#r3;#_$g9VDxYSB&
zPJI6HUd4O_Y#H(_s_6KII@u1iWfhYe<a82nzUm9VC^7&y><WEOMl#U>cpD5z8ax@J
zW$TNl&B4L)f^&f^l0FIpB$j>g=~%hxWK-Pf$RtYkV8qG3AHQWiD79WmbwIW+oKOe>
z$EOUvdfm2L5Sa5$&D++{ZN(v6S(Ty0+)TukWeV2ql#_o|0%)j8i}C#rahB`=L_Z<c
zX(-``7{v=`Nt8eL_P}*d*-yN7iJR%VXcO#w#8|VrE;~vJ#`(Q%*e689mi5hMP7n!M
z9|4lXtXFC0QVDwex}4qAb-=j~k|dk&5N|=eCCM4cByiq?q*VC)=ScCI>y9z1VhclV
zKleGZP^+B9G_lXM4savlkpLS4u{FVe%98DVBJ>n1nIDFIMD!_OTeA*seMojy=Jy|F
z`n5d2q1otT{{l+_*n5r{%?()VOw=$P8g?9~b6MHfgl?1MJRz+#4pRf!Nt^n5^Qsnk
z;Ocoi!h>xOT?A~1oY&xhffgfLd>6x9K1KPn%)O5kN<h5;BOO;Ov<X;(n@%-gc8Nj3
zGL{rGT)4J=e1n0I1ABdPX2WwjcoTcas%|F^ER1AXYU@ro-jioJAcFMl2B|=BpBm!H
zCzvo|FlD2cGl|!03BDuol?4M^(}53QG|qeKdV%eMi3%E4XHH(8NZxCu0YDRWBA9A>
z1mZENusiiI<&c+XG$+X!2iE+t8Hb!O>4{H#>~HDZ=;vLn!%b|(3uj61H$^2}4=nSa
zTA-RBm?-VIJmd;svT+A;V5Z4LM=a8`Hz!;pBczivqa75RHWR1TIFXD4e9jlR?ty{<
zXaZ?aBiFK~&$}Htsrv(0K|`{Dw~Jz8oJc@X-yeQHj@pUgOd>3ZcIL20c6W0HsL}hw
zUZqz)UUgZ`iqk1aYVn^)fbX1Q_NlVslFaWayruzmMlLEm1rvr56@|F|m;u(XBQeHC
zX2i`_Z$(`*CMp(N7AN=#(C$N>f$OscC5-P2$ro-hH^FKG2^J`86e6PBTRpYyn90Xr
z2=wvV8;{ukG7y~H$HO?-zrdcHHeq|)s}riMESMb8SBZI&0`TJl<2{`Niv`%bVqF$8
zx2;`3q^uIXSogM9UhVk;aa(14$ukCK$1KqhO~=h#jR4y*RaehxtolF;lj96z%`UDB
zlK1w8LEBKXix<5r?&3w)^otjL({;CNej(cAKcV`!Az5KaD<WoCQaH&GURHEGo}O<%
z)Xwe0*n6Ag8(65Ppb-s7A_Zu3R|SSbc8Q{JVCk>!=~>lOWiS#HbDa+A$POn}cFagA
zD}6v<f$M{MolOfpke_a&1khd>Ij9mSgapim`vuEcZn|qzY(aam-luhQPH~7zdpA|Y
zO{U};;QeiM*#gl_-qU0<7@=qEjUyFZ(}vgg4w*P3!BQ}q<0R5`VOdPTkIM)%vJ=#=
z6EY5T`{UU4Q>s`G8{O~X?Sw7x<Yey@M=czWNoR9gP@eaW7JH}99l^0kF`W|OJBC#Q
zs3G15E50d+5@nFQJKdr4w`ftY`17(`FHk8Dh$>aVQ8sGVppq(Ej0eJITM+K1qn^Y~
zaEj>SLQ)cbDmC^{tZfLBLV*B$vi`tsK@ctzF4-IIbbI5rRnF$!@gV7u@C^YKpqApM
z)*ZO4garJMRw;7{sxyS+$q?7QY!1-0WYj6Xa{s<}dh$B~6QqU)Fe)j|s|)NYee#_l
z<&|l4htVRdC(=c0MDiCh<4*fC5`tBUsD)rzO|UG08;@#&GemDOV=9ztqApy^XrRDN
zn86eDx%lKxsuf{su51md>WBgXY8oXwA%-<XTC_%xMY{;R@CK3V*cr;LQS@SUdBbVC
zDqGOo*uzLhdFAwYR|fr!^8-NfooOt1;j6HZd<Uv8&CW=?Av+N~=-jmZNepaxWa%+(
zQ+PSEtX59U8OM$k1rwTjBD2I{yWDt|MLrILljjd-L%dvW?a#Vh|GRf^<YGKY%Y~}}
z5*1MFf)T;F&AsQIy9s{nP|^-RG{+Pn^Zfz$_|iCVsF?cLo(_~eh!Y)jx`dE{&_7)g
zd#OPw4qbll=3Mf_Pe_yltQ@{_bA+iOUG9Cu!aJb~;zK6<tlnvjhXf~xTbY{y21K;)
z83#`(i(VvW0~j%5V*1%;q9NdgD3nU;>5?aCJ;|Qg?c-L6^<<2|49D{I4DVFxnUwgh
z_hIt&+&{T}kUrmB(~JNO<m+ih%D$<KCw_xCN$$_w1g;d-?ZuBrlp)czw3soUlGp?U
z2ZZ#V*belW3L5;SVEK>9UiQZMU6ZXmgW$Pzx#oi?2?IRb-nQ?W+p^%mN`j0<hrmBV
zebmR-2NKq)HR3pu-T5uY`2B%p3M`XAGZC^uqS1~XrrS}HC;-{@yz4)~2H;U8GjgaC
zvYdHG!9s+AYn)>pg%%bRF!?)i_e(K}JHImkI7m(Kk{XcT2#3UJ<lt=6xpD0Jpw#rh
z9~=|(Hzz`>dF-x9l8+6>&c16NI}(Y528gMb!@&?o1-D`v`l&!|-G1Wmg`*)E=~4X7
z1_FKLnas7NEa=+USP%e^q&)AUn<64@kVSef>*qC>qYAYQu`mu|xcey+X3^mcUN{=^
z!X_)EKprex0)YqfK00skiDLO}HTgof8`~?8ANGbIg-sHG!;>7BPuNk+)hl}j(a&96
zhZDdyKpjUeD(o2|0>qn!{H^;!*M+M%1`-!A36E{ih@-<q22vVuX-P8oXU-zyDdlj9
zd1#f_tHkWbtcN85PK^eE_?$#^m7<SvLh<TOHF&sKAxUBo$3Z-KVhN^m!l}q^gMv>J
zTNTJRE^L_bfMoGxte;7i0+<gZg<&sY$_0tb>R*c=&BG?HTxbBOHoXDfj$Kq{8H#Y<
zKMEwsn-z6)%$JMY6d0S7Xp%8$4Tc$BT%MG#og8B-q+A^xbG_sd2?d4!&X|=(x|lIB
z)N_$nFnP1hx+nSA1*J$mBB48=<{mon`00VFH-D$_We$Nro_0A14v0)ZA}Y_0#^D2Z
zlSrmMsjUe00cfsy_-tu@X;ENaJ$&|IkuevBZwQuHk9>jHc5v~Jr+2*Os*4%{1}A5L
zUciHr?u{3<t7f#Q-QRxIUR%DXd2EZC)Kw@nQqc2oIKtDU+Oz7!RwqqV1vu&utvXIu
z^f@Z3KE87!gQ-2oqArpr{(C`WLkIC32N@Gp3gp*Zb4B_nO0fk<8D#i!4u9oYr-zNY
zzNwuQMf&7Am#95J`X<vEJ(TzTvPr=a192E&Yr--(fwIZRlVV@aY0;!`e=94;E!!Fp
z7hs&e-?K^4746=nPfS!dB`pY>iG3Hg=hB%!=Ja*avMMoHORQ#aJFzro0PBr<GZ3(=
z<QrFWhqE@pi3?N!?Clcp2+0-9xNve^y_yRGr0vjjV?3|tDX`*Ga6Ab=KnU^;P-a}`
z?AgqWIsbz-h{Vkqw%ZwLUnn!KBSiy>@UVdyk3jJOR&dNRrekC1j68&BeKzbHu54J4
zOZ%B5enwePx1JjZ4zUCe7MFLcLw12yY<SIqt6g!Wfy0#sr?6QDY6Gc=qKO?Zh%y@{
z&2Jy?8>F()Y}A)<xOl}mf9hz(xxbYSFJE!j@)ehiNlwH>ATvu!1W&APuo=7FiZit#
zU$f!>PsVjP<p@PG-u}F1|6Ib!Y8OP2J~ao82CR<^qy#*}t1Eg5{n~LW(jRtEtBi1{
zOEEgkMD1V<Y1z23N;@4ATmoB<JvX6K<8j*;WmGh7?r-Ik<f5-Dz&Pb_V4M<&X>bxy
zjFMlM(`iXZvEryvE4Hdu){on8F_~nNP1a?LmH-K>mNDYS1&5nD_%1U}1?2ccVsFDK
z3(3W7-mSTX(v1<P#AXSk4W`g+A&?MypjJ*<r~Yf^lnID0BZ0(R%sDw)vS#I!b);xO
z1E(CKNg$=BBs1uw1pGzadJcirH{5ed(u0pVgM#rysvs00Q3=|wjRObbEMh964H;>{
zLZZv~qIQe3g(K(_xn|L3#=0x6IB=v=z;O;23eFp#ih7kx<&aqBl-PiiK_b!A12E-8
zaEMo2p_=i+)pd0(UsrgmWK<!=JOI;`fYtKEU!vryTUVlM7KIXh2|py+1IJ|kkM^BN
zhDh>i(R=m$us~mOGO(G$9Y~eIR#Q{`=4EBWS~yM=>pwu-&;HxP;5jC5XVg7$x0Xj|
zknkODR6|^@F<aD3%4MBeJ-~~{Z`7&mT-lV2kdi-ogpXEDqigZV+&Zlrv;9&51nD}J
z<Ph8uSbL2EqH$3rbF_!3Eil~@;w$kgO^eD#*E{poEGy5v>O_9~v@mexM$Aa(Gea8+
zvJVM^1vo@zwzu3n7h?ByK_S=76LB<$w+@J}z%=K?VIijM)%D&Qhj{`ii9(-ss1zEK
zLA2x}`O)ViE46;vG2X_|^F^|&Oyux_NreoV-M9<}ME1+ZA)Juq1+(U0m?dm&-6cb4
z3uuEOv`?1~Ay&KY00SfnUsANj=a*%xk2pD!5|N1$yjENmN~<qfV4XR|&s%;pttiP{
zfmt}ZbqfG0bS)q!F8bMEz%uR;lgbpXf47vemwr{^fYvE-kfbnnA4)7(UI5Xwz$Xtg
zL?))vNPNwk-)}5rNejq@NGISGM<z~mSYl+f0tl3dS}VB`iz}~P3p&`;NhRKeH;@cy
z7<W;%#nnQbxVGl<_DeS3S%?zFF^L=u12Pi1j9`_GtGR^Q*;g)M21w~R69Iv+4BYRl
zY_@R;fo2b`lmJ-``!hT$nz`VE4y41ZOQSeq%&}{y4fHQn`BnZ#qoIY+`2G+u=nP#q
z5d^A(j8!*{jX?j2AKREdz`G9!faXTLWp<h#gf_%3|9K7FI~z3tl_IKeputHJ3m2#n
z{TrJwL4ZXvCr1~}KpWfK1RIAsg>oZ#TnRYhE(i$+BN}JHX7buYYf+yJgbCqd+wU=*
z(j_Vwt9;!#zOnM;;BxtG=J@B3fp>|bKr6o%b$m_{so`*fk3mpvbJtkq%baNG9yMbx
z7PB)UC*;@^-5fKmR(99QuSH#y;38NJL4PK5JS)G6x>Y{79QbY9dFE6kf@bjo?{NZ1
z@w}RmE)kS7&uY|yD_%YoTKU2%n+j0*;l4HLky;SkG|NcmR(yWus%4GKqzkD8%-0JS
z*-)ko<t&IM1YUbB&PZf;2Ykzk=oW{o2QKt%E1rc@Kp*%3P|UhmafYo7`|Fhe{L>7p
zA;&c^FJ}Uq)igJ3lflek4k=!>RA=3<jHgRR)$bvXppqa(26onjw#`MCCbl2dc<Hgc
zl{G0RDX#LQI>3UR4ae9@`~WJgR?5(v7Fdxag~p8mPi#_BsGPlyx**TH)d7KVh`Fps
zT!v&e+h84xq;u$SI*$BLiJ&(V{4l}cgS}6m$w^=s1EbtbPeA89*~g3Xja=ddMb!Qk
zneYuO&l_ZNX$0Kr48t(GAkyTLX5P&TwOb1Dix(k&@#2;J+ui;yX+*LUCwATAN?_3z
zkRC9!XI)^Znk&&8#FdD>nQ;MZiNfz@Y`Gt@4(O2y+4$hgDG3SO02ZX0Tj}vL0u~YB
z)<|c2D7ktzS1yF@WSWXY;S5Lk;n2?#{OR^wB+_F$ug;!7bmQiYCF$Yw+uIKudbc9(
zPyL|!hgO{{^Ft5pmA}B%=+&e(Io+SVdUvPoOqk<P0Hi2T*CUKZ=4j~`zQ_G;*T^wB
zb0tkCDd<K6R5N}sX@;LTny%VqPN?Gat<#&B-atdc@w7W4%U0%(O9fvR@8SOF{sCUz
z(#4l7RZIi8RPD^*G%^J-ORzP>wHpm9ujvY5(y=yfAM6)yTsi^HiYS5GAf|<IIC=BZ
z$>T?-k4UCj*B7H$;PiEUbL#SZg^E79#!|*%rUN)SjtJOK<`UVISJXS4`<}46dmnsX
zdw~O$dBt+~6@B1jw!a@Yqxd+q!=nA<E3Ybl@Ohek^$6!o*T_P$Z?{Nqr>Bg^;r8~M
z?;M=&KLiflBk#Q8u>Slgx#=6S`aHBo50Lf(_RGn83bL~UgODD0je`XA@a&ob!7m}-
z<tqaqYG=g=Ty)@V(1PHejG;2_?7Gk-rx;Dr<Ky&s<((xBNmPogGczk%cwAo>|6V{E
zS4HIjP6EzTHkzP^Wmj~JYv{!!-^^%_fQ|cYqF3Wr8`U7+A3$aokpzU5E^42-s$<sY
z3dHc?zC1;-(I;Po1iQ)5_$kL#o&nGAF9pu)DrN~>@+2!u(?L32WZsOVhh7kcI~HXW
zgBlv8ehb3fEE*9Y_i|KbZMTdCcLi%jmncBO+?B~`a~As-FMeeziDfU5hR>~n;7AlX
zrFJr@q=R8+&tFW5U;sFk4H<*FC~xw|P66l<TWvlF+<fb*O720xM$tQ9Yw@CqR8?kB
z0AS3s;f^G!^8Q@X;GhmBW9xK?kp}ac`cH?p)O_nR%ZdmC{t@RKK%h92OedwYZ_SrE
z=wlZVdxRDYPiL$+nRjFw#=O$$79Kx3d;)}&YfF@v<^5N%0P%%i5YUX{wq(^qo+?Z=
zM;TR9kJJu0nTzu2k>lf|<2UW=E?ZE$)=rICm!mc4?|pQxxQ2635dF^jD`pCKJXXy)
zmOZA~L<90X9lx*z!V~bSlUaIu{_uQ}!cJSxiNz$t#ycSr4;<Z*DOc97;{s0$fKVsE
z-f_?$P)EAt{)pcWHl4Nj5O7TE&8OH%rl~kk2xV!p-&JCLQxw(h1St`J!v4`9QFz`j
z|Hb}9FJ96s*=;OxOq`QBs1x`A7S5#X&R8>tqm?ryF<(dEuke(?Kn35_RYg`R8e!XJ
z6bI+p7BP!<sZ#SKwIGx-tQZqXP6&h{%f^z_x=xG4R$m3hTMS*g3E*Ni(Ow3>VEY{<
zk{$qaN(F{GFV9$z*W9k<M27ZP21>U;!h#a)C6qbC^Ks}oT$N#<Z&-INcM`^*h#6pz
z#JkW7>}mpg^@BSrw~d`6yg+?uiq;iTa)dkdTyXKgyz=&X+lX3FEVDH1)12jJB93r+
zQ}jvo;gK4GYJB3kLeth(ts|QS%5l!K?EUnu*OJ_0VRg*mn~*}X5R)IftAPwAnFgu)
z>iqZ?dS+IrU;4Ie<b}uf59cQwD-fC8su|wPlLgZ^o8kzB50}f6EX*fPCmN&?S9D<u
zkqN%N?a`#!LmuMKb*J5e#4gjZg#L|y_o+7ot+!shkCx6s+^ENMT$M<!M%GHfv6gMH
zaF`apRLcIjXNRW-j#|4Jf=@^GLAI|xp%0|z@S9<*!Dzv}S?Pc%fD*jtUPije$c(!f
zqY1)$htr>`9oHu-X*`W4?n5|ZknIR_JeCjdp;S08z>&AN5j!3Sj$_@UKQN{pq&r|t
zao~cjxQ;mII-RlS!}M4`{SK+eeCM8vJ8@_NvqUx!JgLd<;D^hrbC>D>)T1-!$%KIs
zcn8u1MoA){V!tGT9vL5lE54T<AKgaxP0~e9$_#6Vbk4+SbFLRh`T=K|>T4Aq5#K1B
zyo-BjQ<0cw5X5ncOps$_Ce;+FD_^9Aix=THTBQH`<8i2t58IVfb*pyaC^$zwk_uiv
zY0Qv6YTD(`E4S0b{n^EfU;Wi`B7N7pE?#td)}b@}vUwcenZbWAUVQv$Cw(4)IBQov
z=RCY3i3LPC1Fxwq|21#FGmg`yHO~yfSNT7wZV1JmCSsLoY>rc4IITu`_h?n|-h_PZ
zI9d|Ff<m;z8DV)zs?G4(33ra?*}kMbFnz}PCMPNU5<<bJXt(g#l_01!>S9%B)oRjq
z5&A;9JJLh<<`S{Ayd>GxD(M|1ze>Y0Lm`7XlVd12D=h7L`qQH$e_B@95vEY}JmXGi
zA)O#A_b3ys?89=AP7mhp%qGHNcZ}#jNWY}WJifK}Y<h4<cnlUMl#;m7;;6frcbG}l
z*JMAmIv{CQ&e`X!1N?B95%EAAr9`U7hhs=v=D;yCnW=Q+`C)dP-Z(mR;6XqXbP;uL
zcCcjOtVHhlIW8kIH3VhIJ$2_zCtNQfM(CSM%eQxO^XOO*O`wUd7_qb%Sb(h}50V-&
zR#NIIrTN`-CS-6nB8Up~&>>mI*-`x_(nuz`alC(Wr#mUtXAk8t#PBf`vqTR_1XKcI
z8j#cUDq_R9N=gaXr%5`WCRk?(Au|(Ah0?JYIri?{mWGf?6-_qVmmv1UKE-0<wP6}a
zbW-AS7V^z}hJK$k<G8fq2;YyjEzvhY3zUTq@#Dp}N<0pMp&>(LeM9Ms{TutIfL0vs
z;jlvTa)I$e2*UMzK%-c@<i16BRDP@2ZK~mzqzB|@A;B9yRXO&>TzrWzu8~)4ilt)E
z!L5ku#4oI(=A|`e@4nz@kV^}Aj{aB-_k*EK2q(<B$F-E41)a!VYbnS(kdZS93Pdo9
zQk)b;B~W;yky37@ql*DB==U;`dXiAat5ovIq`i_Hr_U{JkFOn~zbBzz-{&O6oQ|dy
zl?ndE84;~+d=f8mHZv+ExxMXZZg20V&jkiW25TvSmH{&|<D4<WQ*Vyg#H8_$q)F#0
zV(btG*v~11MTC@<P5>(y5~#@Pwuk2~raN?8WN(p@QPMaR+VK$zQXq&(O+4(Q&@8`n
z?sCOs3Ob@_DoM*U?tsp^kYu96i9gevtM4YRdyG8(4Ww8c01VZ~$<7Di82QF6qTT3E
zy1jmnT-O9I5Z>BRm4MEyjcCWi4*n{RP~<?t%8RG57wOMc^V-qIV+P+#9JN^Epc?C0
z<UEat2ABNsbP>64$Fm7qVQ=F&R~rh0OAsIMMuJw90uCssB!xYuz!oO(B4NG@*&rq}
zlrKcmk1=cD#|=*iPwPnlP<ApOJ?vc>m9dbZ02>Zr3j`kFcU|6ft#tQkx9@)TxGBz%
zRACGrOP3Tf$TADEkgz`%-dIu%G6GW>*+qmo5bs3PZy(?1Ihb7>7s68^QH5#KYB}`$
z6EAc*Ek{*Y@_K>F0Wkp=Ht9>uwP@s3X;<OJliLfbC>B%c?lEpVC}!{~OUFzzDrrw^
z+X)~X&-V`z{q_OQxCtOnm+=~q2ON|)L3oXx*Hh>L3w4ZGvv)#<7)YdmZ%k3(b=Zdl
zaSF9=^g=BS5Dc71;Z9YzI3FO>DIBEK39aI6KnN0xh8zYg{>HZp)Vs;m<L4g*1m}`!
zHM{*irp3wZc;6+zgY=xx(J7pskgg2A<@rj%GKfU7y<MWydH_4P0E4I|tQ||3X$fN;
zOgr*HQzorZ{eAb<&gzR4@9>>y3;@XJwh0`A#iRC6&4fvBH4sh=(QKS@l);jKE?x|d
z&=-NpBSqcs-0q{p5w)!&)5mLmNLE)Mlt6D`VU)=PAE_mk8IMTU!0`l|6Kbom?Y((r
zoC|NMGW{J{pf<jPXD~t05t!2!z$p_`2D2dPkYiRu@3kZ~(151Gx2?x?fjbl+$f%TX
zQX#&^6ZiTbPu#fz9;b&lC}>xHBr!=7{gM$@T#Odrf)E-zW*hZ;L_v32q3*mkvb%0J
zRE}Y_8b`$7(FmL+(gtJzAI5TY?nUTT#U%^;5-&m;=%=K)5yG*PPCo-_4ENdigp-$1
zi*(`2DC6w~>I%7sa~oz1WMzV+hS}JQntfmA8ZCZs6Ou!3R}iC5pT7;?li5Nv3qIx;
z2Jrh^5Qdm<ZAmH~9^C;f1M?xQ!`Tn{1e3=U=%(HjnY8EZNU{OM+F|$QO2eaQ$F{fS
zzs(l5F>*Yi>KM?$mnL(stKK~>Ya#~Xy_;SLPS_>0&O}Vi?3`0SJI1l)V4cRT1BwZP
z!hC_>B76iax5Nt>g>~Dm<l0Fu8K;4>%0vXfiB#8ZJZ1tWw!Q6R?Qkk{a9|IjZ)v%7
zF#`dsgcCp?3p%G;&lqBx{0yiu@L-RymOr;t5-2kT&b%POO)|E2j#!?t7jlBPrd*LR
zKx*of_Y`h92b@!n{DnS`X@dy9PQ_WINFn5%!3Q1e4Q0f!<IOt6D|Ju0vtDP?0hELv
zKo<Pch*@#T(BwFNur@V~Yo#2VO@`$DBzM#}0aDDbh*7*EO65oqDl;tYu1ZN$VzZH*
z(iyS{(b|5b3xJ@$Bt%PedaBZ!Upp1tKJme5-K6;_BMyqak)4)MM&G1@CC3-!JtwZA
z{ieLu)Tih&hGgxP{sLjrbLW~4Tj7_nj6L=bPbIez@yDJ1l>A2MD)BLcWpH1lz<XQT
z;DBR0#o-^0J(e`P!2M4+ZuvD{opCD~)*$Z_q>iz%+rtJ19_Fxaojb#+Q8(bf8i$+8
z%mPo1Fc$DJ1_ThGUv63}SC3o(rX=;P4)?MFF^>?oOI(yQPNIDj^6Eh34lM(jQr+Ys
zNMj(ny?=P)5<8zB@vvCn%Y)4yuXsN5^()w`{e&!iU9Dq7-vX)t1`8oy1Wq9I=-yIw
z6<XT<2HK;Pl|)Pee%ZKkNlH*V94F3jG}#gJ(WS%1(df3f4>6VIz!FR`N=gI(>Dj!b
z=lZGg(Jdf&Q-{9|+N8t_O*#YQHe6VmOB$1rSageWBAen1B8-JN6i)9wzx5TkimRp^
zRJESLM`)=7VP%p5zLJn?2jl3hk0~S4?D{s1AJa<pI_{`fGN4gaW{qGck`o2B{UFBJ
zC{Y+J$c8H`a@s@XG49O4&mz-(rAI=Mg9Dr)_#hkORnY-ep3zzq1k+Lp!`acnom)=P
ziyHv>q(RE1=Q|^ff)HUJ1pz(AvEzpS82a5lfu(2&=y9}_v4tRixjS~>?YVR8$=(c=
zxYKcpEr6X;l4nm{Xj1jHFtu`O{%ViODg8m-lX0g{1XXv$;l~>T?!Cu1s~nR9IIW=n
z;_{7ohT_eVx1QIu^keX;4o=gdokQ;dPnxy6x94aX7AXTSa{CnP4pvh(FW?eJVht#~
zAq3QUz#q#Ni+y}f_MSc3_rU-)T(cy1NiKVsF-Q{V!qXUF(dYUY-kRT<-8|MGssw^*
z4`>(!KxEC1_`wH8;9My5%@N;`wq48;{W0D>xMzsvrVF}P`HNo1eTar8o8OhZysrH+
z&N3g93E=fiw2s7D)xB6Mzt@XjIy%NIX!HP(UU2kI8BQ`vh*75g)iOoj6I#EcXXnR6
zBR^+EIU<Adp1|L_U};J)M}cVkw$Lp=@4Gj*x1E(bVn-nhjb5x1rjU+FM2z1bP<APX
z3iel-wD|QGrr-l5w|>`Rud@MJw{pU^ddj4K=;-h?-9PjxNC&>H=x*FS#*D1=#7Uq@
z<-kcA)X>NFij>4`aG@@K&Z7O;-VVV453zq%%;(j<StlT320ATnc6|^n*n4FWMeEpy
zIYbc-VetD@jJ?bSDRjG6PLIu!uDdx{ax-EKMgz=I32N_rTFaNo!O_Xd^Ap5YxHDHk
z^@`qUDp3(KwUc>|t$IAgc_&L;jDC1rs6m;|aCY;~;WI)4C^!K<CeDUM)e$v{f8={O
z-t}D%yZUTzhYCI9=!kR@dN-}tue6bfu%+Yg2@3O=v?J`0t}_avO>HHrQ;nfP<ge_y
z%w_aZs9RCy&BkLdNfc!Hwdj|aU?&5Z3A+*Ci=+@xJp3wkceIkz@_Ofxgn2TWqE^Q@
z3rEUG`63g=O%X@1+jSahjLujV7+}IV2r5D1!p;d&zd!nU)p+5%$y|;_!Z`T|w7))K
z`^4=7I0b4=aaMYJ#~mi6&>zgu3yp|z2H|rk!R5xurCx{*G9%?($rQ!=gnrEDK({0G
zqJ@=q6yA`p)ff{kY?*KCbr&fK;Q0U+5L6?0|E^kvERSxeU3^iSsk=eOE|i9V%;Ew#
zT#$c355tA5Wv&X2Z=;wciYaxTfK2De<$N8sjl~722>T7*;^aB^qWj0SL_8p*cjtZl
z!e$FS9f#S~ogCje^n>pvrHR=rKSBlwH5!k>tjNSIs`_4G9u2*AtS57-VGAA3NE0ct
z9F}RooS5hh@758v&7`Eojkhd3l;(G3sz5fdI9x*<_wjSJR^uE1HRPkji6<*_R^c`y
z5O2uEQ?lfV?_yz54gH4cSFDJ6tSizD5sQL50+_)Aj^4#j%Go%y4a7toioQa|NT7ai
z;!rA}9fao~n~i6TO#DKj77Zi^g!@STDEO72nq$gDOF!>m>xi4s@Nu^zUt?Fn3kDiE
zdjj4Gx;8j5-Bgd_VRkjpAgwGU2xNu8oNW!v?A{Fj#c^MfuC%Dc#1S}{FQf`X(yEaQ
zdL$`G!S(Z+hE-M2W*qO|xG6L^g5nZK0;3FQG1sXrYSHs<FHVmOGY7+6G!0NAM>yeU
zWD@~#oEY&E!)@r40yX5$KyBI|5gpzmV`*2C@<b;#S!x>hP+AqL-WR1>9w%fgK|FhP
zc5&`8JHU9sSscbh6c_nBRpnbaZ1D|N05==q_C)ft(i|sTday2S!KiDnHwfYrxh8t^
zxNi^%6xC;f;9UoLg!S6{oC)3lAvgHC5_5)I9b440FB-9lRu%-PDXyWE0FW8z2AqOc
z6ja9V@Ga^SU{>Fv$RDqhWF34zamwt#dc|b0>Z7K1wJMI3am-HQ5AjA4q|r9THMA~=
zc;eVv!jTGNMsyS?cqCfGH6<ZxIV!K|t12Rsc4w;s5y23wh;Ao;CRzvt_t2ls1(v~M
zw7}uAPopse{sstRHd>+}hQQh`FVjA3Y-j6YF-!oox)>!Kfyh7FwpeZLI6g%<$$WZe
z|9}(qiRjU?2eR~be12HA-rtIUp~C>2I2TFvSVXQR?@CIxjt(gv1~Ct#xDZ;`?YelU
zE6xc$S?tdbWQ)K>8BA=9X+%Z#P&7tcMB(F(`}pde+Xr}<=(kw5=i~?@6AyWr@QYaf
z?WIGKw1k*ez_>>Mj3NXR%P|z7_^>I&<&J%w=cnPr0hsi}RG>XY{nbglj?(W)wIAlO
zuxy5GLgGRPs2%=vON&JD9Ev0;86<$&Bq0SKHn8P&<-@#4LYwhJBu)jTGPzE@p3@@K
z*eNVj`mGITxcUJX?<#ENK$#P8G?XncOb6Ah(G%oY)M<9{Vm{5BTf`<6=yrS=PBqW8
zLAD25Pb65tv?Vl=;oF3+&SWagWW-0d2b3qOC0qm3VQK&Bb}UltE5V#&c|W)3giAg|
zU&6r_#0D&?844<d-|)CFv5GYO(MxRF&_JJ>uyc+9k)4Ce7fxpKxIiPg8TY2}_6#>@
zq*YG8essfB41USSI0UB|Vmtol$Ij7gidfZ45dQJ4AWufAo%x4&sL2}Te9<N19JfQf
zz!Qn@i`Pp2dKU$6w&&foPv_a*ZNx}Xa)`MZ1t2HRKK{oB&Lc9r1hM7c_qu+Js}zup
z@Ou;y88{alhns2uLr-r=k>e@O2>6I`ga$sekQum8q-f_weD5%$6J|4EzJw1MPG_}>
z3GQdkc??KLk~M((hZU(ya+}5)J-44Z10d#*G0DPE%`Z?O%;GqKLX9T3k8ub*@dgpL
z@gC^F`0}9)EaVI*_8ilZYV8sIaL08xYXY=963U=5Bh?<$F+6S<y9x6M0E3gctOHc5
z<TaXMP40mQCh+ay>GIESrQ(3N=o2d4A=;npD}e5@IQ{25mCuvdu1?#LJJ&J^qpJm4
zVK%0YoPVc&?ORa3bMC3=K3ypfm!#F9fQKQars$Kg11mrFeh?x;x1)k5F=swb;X~YV
z(o{Dv)s3PDZAm6ehdl!JQVd`yi@ItaQdh7gWGYHFfCd36lrS-lq%cW0F;OlmF40w@
zh{dtY`!np$7Z2g<A;NyENYL$V*OT5eWS;Fvtl!Ne5hhwTlfyK)TKI^PU<W0gT8=%i
zfUnr;{w?trxZ@%UJc3fe021TZJ&<J&oXFIcvps3<vTQGPf6I!VqY2~;4^TVce0l&L
zZd%fnJJYx%vZCfCfhgUVTyTUJqyzlba#k>q#*F<SmJV@oGr-P~5vXlH4Rc*<=Q~5n
z_c;*}3>KvRB(zzuP!ySC6#H$i)1A~q8%b@nAm6hRj}&^AJX={e#da<!F<|XJT**I{
z^}TWVBra+wpTux^`OG;yZBciDcGf4qlf;hLW5-`&U#V5?ujLFq9BoHnd8g=mXPG!B
z3)?y;*)Byz&fWxV%}C$nT#%>0*do>E&!s%Kk&o_pkCutV)9s-dnU6(xeU*#h!O_t(
zF1AV1J>Xo3#}CqQC)NUn&u<^I{Yyw)Vm4e5CICXfnl~6ONbwPAR_vpp`{1NIydmig
zC4^KW*p7~$?>&Sr{3gCkoMXkk1W!=%Ks>Vb(5zDLMjGA6Au$+{N@{{wfI|tM0+B>q
zsRJx#|5=eK2s54^<3iqf;NbR6Jlp|BgAyS(Df5!rOp(MSS4sZ3xl$FP1M%9}yL5vn
zL+LCC0~bOh1PWvVr}}8lX=UM+_Qah(iHK7u!o~uhG$ZpFz7FhPLNaSlX%akNpvKY%
zj}}RX9IQB)v2lc_YfyABku$I1S_tA8@fo09V_+4g5}vlF*zH}v^zfe88Ieh(BU7AN
z`UL%ESS%0-5t!l^+7q70XID%^IRPh}{C@~XxVQ@I4NsdWj>8PX+r`-h_nhHy?}|XY
zQBf8JVTI@&Nhm03*dE!cd9R5&=k%jP%*7(Vos5YsamqfZVp*FdqSu9Wf?CQ1wTG=q
zIV~ilh={^T5phsLo5_yh5hX=MDWnQmDW~blGuzwG0k^Qd{Z{_lcAF*$bs>4U2Y3{6
zAo9{kA>1IQEY30q>ySqsOomTT2{N&^Yo3r{Y)?)Pa0?<;Ui$oz^W<z2FDl{>@MiNN
zc|-d+kO2YUSxTW#l=K5q0)l62$_UaE?6ergM+pAih+%RlfL5>bP<nWHbh--~0)JjQ
zbkdRJ?J5LvjBx)Ue-7$ETr~u=Tz1S@MWgkrBi6dENXHBz91HkHLZq2(wxLKkrfP&r
z5{aL<f|P~HFqcPM;D_OJp%<<QB>tYoc8Hh9g7iC>Fv)mOIFp{MWDj~$Ckk1~L*Z77
z8ICaNjLZ*_7<Rrkdw8N^$^M>|jAddD&NQlgdb~T1wlP<-_qyDqw>{i(v1sBgWDKlq
zyu@Zbv|o}m5bp>-(gn@F8^DGj`*~XrqcJFMlrRR9iI`;bERH3jhGHb7<YDIo+_oqZ
zMNA2HBFR!Z=n?7QS4ezjEEa`9|1?-D8oVEBr94qtBC``#g!9itvr`nfP_dvZa?ogZ
zC`2fdy!B%+tcd?svsK~n;Yf$TJ2WLHu;?{Pz_2c9xdHaas{+>KdTCtgrE&=jg#;UJ
z)L$9+_jr#2y*MIaw4|?xsf^>pMs1^<!^Q6WL=f%FsI<;7^~4)$%n2Rud_rIRalgPZ
zi^aO~9u<qsQnf-!8G!A6#Ace|lh_k{3)eVRC`um3%DB5i2@!R_GRxm`+qqMX7hLaY
zT6uD7B;=qWD5ghVBfpJqPSl_Ia1fpYB?zP<vQK}oc}>|WrK;|1$JiqI(8n{<Kv89Z
z{q-wvlj<sEIhOh4;0P0vy<)^b;w&2r`obZHz8l96?%(M5?&9~>AyQjhVQx6h85yQX
zA5C_x0ihEEfxn42v+~DdX%BJh7!mO?C5IdbWXTSX6`Vz44_lE)MA#y&mt?OLcRbRN
zG3k{=vXlfES5(7e8bF0p`UFgX0jX@rhB++lP30zl3t=5c+#U`Hfd7zQWQh3T+FoTO
zHV>@_tJAd<5XTPU!{0y&A;klNk_2+N1PpX;!E358(VGjXWw9W00@FYU+LT1;Aa&FZ
zT_TVrCqqb&@1pr~O7Rnzl;~xrqy-yIF<p?t5wWfX0Us|<0xcQ;4!uT@B})a^ivs9l
zKJ7}y7pC42n0?Grgd7p=kSUV5*RVGbV7j=aBw$&9{eVO@Ci`-%9&Y%M37+j)vq>j|
z-T~ca3MePq_tpItPkWLSb#XvK$Ru+TLALF`mKjg7^9(B!a~<_Z-(cRHD!ifUrO6IZ
z6mAA%Tt+a^jU{zc&3Y~NI`|-N#)l3V0bIkmc8WHBhEGh3CPa%Sm9y&*y|wtQ&=IZz
zRhh^ZjhlXiySe$-e&t~4#;co@&FJM*!oGbe@gaup+TLzk$^oYJ?QI8OE%IG5lN$_2
z0@e~Pjrgv!@8VDHiYY+$uTxCzD&;VOd50)uQj`%(?^W1UK`7gQe$QFTIU?My_ERnC
z8OTT^ufx?0{199ki*un@imSzKnWoo7Zj*Hf>@gfy`T(#Z8KNu`zecq5J^;Kh!^%E5
znj5}`EaQhi5E+ulg@zDV+F2@e{28Q%4tA0`8z)!`Xhcc&P->;06X5`$sTXVLATa{q
ziyJ5NDkZq8M8}^Jb2@qys3Am3AXMJivjAH{=Tcfey^=;cB(1BVgpLyT5fBnc>VQXQ
z><Y)cD-R$^Md}A|Dz*{q=ES*!%F!!Vs5B2encncZV;_FCcL*|rZ0dvo94+=vpA*m8
z3DAq_B85Y<%YaEHR_LbJm(CAO(_Pc}$&6V6l1rKaS<unlH?aTm{7^b8s-58RO>z<O
zW1pf1DUWe!uBaBirf!Qaal&{$0IED1;jLJjEA@0%)D7Egmzt5LiX61VmF@MX;F`Jt
zbPdue;7lZ+m|=!oQ8!O#Mcr7Q1Vne)h_Q8#<JdJ3A$z5@A<0)7reY7vF!5z<FgS_#
z1f?V1o|*`)s9ly~cAMdD49qkKKD9~OrdeKa!6&t*??_&Po5x@df>?$-fu0#+yOrbj
zkKTSrwec-EF_8wKId}2Pn{}{Rd%9sR*JlcMPJyBh!fD49V^*lZF}$?Jdn`x+FNH;S
z$M}DdrPLoE@)Alj(p$TlOK`&%ljpQU7H{w}$mC7fdTHU*=Q3?3@3mGj{S3!~$r!BD
z&SZ$ASGoG73AU>Gey=FdM?KR;r?C*DIwqImyj!>ae$B-6IcH-0A=1s^+!Z1Lm@)PF
zftU1;Uq5jHKu&crP9u)s>kUdwsR8SauV?Wwc}_PtvE!!N%?L9Uuk?6buGv4zi(~rO
z$5;a(1CRPWRInvcWL^5z@fEu^>3Pv1kT(kP{e1PWjxTEp?F&j(P))(GFR_?4$Jh8{
z+(8q}kVA0m04y2capDiD1%w61d0Ju&mGmpDs}b4gJ9x=sTd>q7e$M!{<cK@v4bd3u
zsBW;<kYo)*9sYy3g86|h9APcLlH%s??Bfd9Rvp>N0EHm8I#LUvKMJFh6fhNTk+BOL
z7%Y^BH(GLI(g@&0j;j$KI(?*2H(3f%pbiP<D&Q}d+Sas(=7vBD((RG(aHLT~3VrIk
z*rluqC{b4=5^$Z4COb+Blm+^Tlw2uO?dVwNSVSgSvrkYg&Om3v1q&??M`zb31*21u
zyaztHR1@l0dlboVot>g2CkIX+uQ1PFR+7KgmOMrsLIXGh;LOVDQx8$`JgKdHoocbR
z`he!mha9ZQHP4B2tR}ft^slw1kGB_glYv+fuvrPlmMDT&(Z2*Atf)q7>z|-i<d7*j
zTV|t$21l)=f2}qBIg`FW0p!^k>C`;8lKv(5Y`gjkRw0=&#~DHV1ZsG##!C9vTGQ`N
zdx`k?;Xs6cpp9=V_tnmyH8SQf|ADvyp@->{P85~4pi8VP;o3SSqzPfLxEhb~Md6s^
z=1@UZ@3Aq0snM}}i56am4GoAjn33QQquVG$&Erd{Vw;3gq<}UkH>E9Wn)G`de-~rP
z;R&#(FDFK4^R2<gvKGcoshIwBk@WB%8*#)0{9hM#Y!UXwcrcX}2sb6#Q{wx9BE@e7
z=LnJl`b8a^?P_S_T!EK=yH$bDNw*8w1Ti1LL`z77aE+z{G+=3+0wnn@IX(M;{gR!_
z90m(uRg7*9V73Hmrqnm=2k;9-{yq{F@vy$?Rmv@ZR!Wo+V>5`Nv&W4F*UM(g!Lg=g
zcP|iJiCK`;@}zwos4}oR^~IrxKmdcTX-S=gnIySR@KmM{bic0N1-+?*`KW_mS;wG9
z5~djryo74^K{io!V}VO(F^?$-%VuW7`3&c@F*$;X(qQ(u#uP%EeMmgaVgGQQ8HtzO
zEF;*ux9D+Hmn^F?<>Pr{sW9=HSWCVFi)e`WFaWNbfl%n5B;EoXG)SI~uI0F*i3jZm
z3zoRVgK^<&+(37u&K@FlCge8&Murpzir8FW1MZ}$KnxhVU5dynr}MUYWRP}%&BBcw
zmu8MwUJa?9wb4;L6u_tksE3VOgkw2iuB1sMGGJ(q%H$AQih1EAYD1Waid6^@hHLcd
zsi>t|4jeH`1Zt2ID#5=IFl;w)lY&fEz}>i#<6GQ=(&vEll0Y5ffB<r-9jCBPOM{x1
zeu?ZOE!&u2AOwAjNFF)BX-dPQR8nZ8OS$?u&ejKQ_b33UIykdU@slPDS;JQfP^HCo
zTz&57t?Bb&7~5@xl6g<Sj3ymSC?t|}LsgxiwE!N`Shb%UlR<}*G{K03sS`uz)eQx#
zMb|1PVXcI_C~aV5k;Xeu@Pzn>r-^G!!T;IOUI`0PB8zMeLk5jhRMy==&Hm!Z%GxE`
zpTlXMA9S7l1w|eqVSTI&Lw0w?V6QTxR@f8uM;TJcv3cPtg6r}?lVTKb{9HSVh(IBU
z;W~&C*k6&_@N6YV76FpV_9_gZlp!aYPaA*_A!nhGn1cQTK=xu-BQv_zxs+{DN$qFu
z6gByLG{MCLlsNLDyV+GpNtYKuPPmQASR}aZ;{^z=FPZN~e)lhc(dI*x;|6V16sV!t
zh`<u>jL|~%ygX0{y3LC!K{jnv9+r7=au;PCLW0Tku@<H-NpQE{k{@$=!;c=b63TqM
z@M^Sxb>v$T$Kf9lXEMX@4jFc?YOmOZEGE9jIfQ(;5`qaNDarPxh7Q}@Dc!!$J>Rn4
zBrwIta+V^}6L+Sz{(|l(uJ`_JOKsnhJPTsdAr2a|t(Y8rpL@#*49G{R*DI(!e^M`K
z*{RGzBWX-nlA0wDpdT!mIG;}m7$q3kExB?5C9AL(t6TvtqTrFcURbLyVZz>uduSia
zW?ulR*DS#ugqD|(3Jxs72tKwrbSb`cxec{en&wXOT6XOu!dz1lOA{?U#piI~cfE1}
z>vmG11V9-HN$V%T=%pik`0hz36-q$H83MpSKoATZU7jyNd!<R0=``;s-DScIzKT4|
z81wMV=fHsOfX$#onAzHdM$SXyj$l-gJ&7c#34v;8Q?TKw_r{&Ev+%4@xrCSrM-li!
ze9Hx#W;_A`N$2w#lw2Mm2e~6!;R)v=wsJXSpnj1;y2Ewr<|qnu$xVD-2=)Nezq0_!
zCsF^Wbt~r_*ydmf;r2(eEF7Zv-}<BA8q<?eAf-zO;3qWHK-c1|;%Vu8Zd4Q3%?%hJ
zKCP&72Sl>~ZNEOHXma4PKN=1e^D$;`VhYtRy-u~ltl*^7B~=7?`}mB3M6rIo@@WBR
z<%9$>Vo>GapgYxIooeM1qKE5zO2$x}gvb`WalO1t;{q*i0tP2JH3#fS>$g#I@re14
zDS=PsgcCcHl}vFiF_@TKwULdQ_qr)T4)(5qzLRDV{%_g1)}a(li4N(nL7rM<gTWND
zM{yimRVz%11Yi<Ut}~h$AiZWZU8i38lo(>*73&cibP2Td$CtHwE1wehICoH$XQ<(U
zWY**2`n24Xzzv9K30zw6G4GQmv@j)FbyqYc5GWJU@c`7A!NDxEo_1KHF{5ruu-O4Z
zG#i1JC0_8wYPF&iO$ov&5F1Hl(OCeJVa@^TR4YsgtOpW(N!%dAi8ZazU9IYsPYECn
z@%V!pNJO1Pm5erw?P<Af179wD{>Z9{HU#D32L0vg<)(yWMIve<>n2$BKm=aDjnR|<
z=>}FqI2Tw63-aE0Vj9&XepdAwlDauDB(eu4y#S#A+->tMUW-&TDL6Z#EgfK?VKL$5
zy+OsotQcZl00_J@ArCcic`CoIRkM6rAeHncKneHRj8LFx_peXP&kH0)oDU>57-$BQ
zO<I{x4DzIa;R3j?B-Q~UVS_G<X9k)2X2=44lsY)S6vPu8d{)nkyvvBT7iCs5>CU@-
z*qE=F7n<6Wa+4p%MXm+llDcS`$S}1wsi=i`LxPgt1$<cS`jR6o-yy}vsAUsfy_oVi
zevJnUgdH?GdcN>HtR1bWVneX2P&Y1c$4UW(@+WEKJmNIEPQ_;AbtHE@ES9+sSa+e3
zt!PCRn}f<gjv`#q5Pmu97l^fDi4idnum>{|fPk)nbAkznax#@On>c=Icv5hRj!vx)
z?jNSd&%2(mGplzn*Yn;8^a>EHfI-Kd5WTIhX-s^eXxgUDj)=cyc1jqX^l~k2f*2<v
zWX}oSK#D9KxLw6-{pH+IwXWjKwfs0Q@TB<Z!w?Ws&A=E=sw=vsrsf6Wr1i=GDg*%o
z=plSIs@;;TS9NAkUiA^s9rFRl87>5vw}yJj8GL!C7l@NxN9;AC=ST@8QVA^{(KV~i
ze9fzl7XXq6k{jX-98|e_f%;liFAztl0UQpHQ-N$MhAP=i*AryTWUQSq-hor+`V7H|
z+|mRSVK-o9)^vOGpw`Wp0(IgZ66Rzwz)*yU5W8+#<#qF`sk~Dzy%B8R!eUbYZLL0s
zblhS9JMN(gPm(xLV|4*ex3sDN_WltnV^m8>0!c{&=T?*on>8&kr1K>WNFa=SfiJ_5
z&<@QSQ(Up@(KiQ9?Vv#q`30;k+;hidv+*5Nu-G`x@_?Y1-I}B7sox*U5Lv*rvrMNX
zufS*z>Y<x9>S`LT%XPeWh|(t(h+rlXp@<*8pNW2M3wUi!Qao4na@ELew-^u<h$IP@
za;TUgv4<#Q$<(ob`{G4s+4sp9Hz)&)9#HSd+{aOy)4RjyQHaB+j5ku;{J47m%KmNB
zGrw-*DiC_eHZO>ic!!zhcKxPsKp&9Ioa~-+aycjL@$_o7%1fGJI_-^{0^>(WBqoqN
zLK%2faTPF;T)ZfTzmrWns!M85)EOfXZwYc3ux;fH^!~r#P~J=r$(HwUdYV?7&S;&x
ziM<}M#S;0+kr$4OGD|A)8mw5GHmiqIEHGCnCpnd%){2|u{Y)-ie2dExOMZ}zhelLD
zqzl8ML?l%vF4TGFiJQ#Di;wOf@T<M%M#~u;;~SSwa!cClzVubXAFAncHtmN#DQi$l
za3Ui74-AU9hKPX|FDk;t#f#n@k1B(8fL~s=afyQt7WQn+md}n~WH7!@@UYVM*Y(kQ
z$%PuatI&<t4o|=ia(3&hM^{ddHy&;de_%MI5-Gw_RSsMEaJ#WpKbngd-wbNQzO2hf
z-f0dI_rK=tGj2S!dFf;gBw%tZf$c;5$v52r@B#&N1x4l<U;3^<{p79i1LC4-Gn=D+
zKrYENmZh@sybvu2XAzvrF#by%k`(*)JL5n5s=-s65(VTQf4B+fLtIo)G{$X_-oALz
za_Kop_jB!PBxfM@U_hD|^u8>sxU6VbgCF|cpf}jKRlpFT7ywoPO&f_8HyvppBLH#5
z!y6OQFdM1(xBeywT-}`WcONY&xvbQ+!H`4OkUb=4B>8JNH3AtnlBni<=7pV1U062l
zJ2`$$@ool(6>o5nNTrO|fY_|80$;$37js|0P0JagBgE>=IwZCO*N;ud2$w}d{+;*z
zd;kyD`m!!IUKBv?O)#M0^GcvA24+u^aPE!Ux<K+6;SbWw2-LDu(E9U;v&e*vnbeoF
z4v@z5Sw8-5Gcvp^@txnavZHh~0_2k9o#1T-jpPQE1<a5AoqWIeumew3sVsv<1_J=Q
zbI_bOktb!-dK2Y8SpeZe%`*-pYG+)(-gr^tt1y+Azzl5!i$3q<;wHsbXq%Hb9&TK5
z5(y9y45ay(NX?>%9P?mx!9N!do*>bU!JQ{1$6^FZ?WU`aNR%FyYyKf!<MR=BQe0>C
zyx+8II5zZA*+~9Rf{+qbtgJt#V2j|n&ZYzN?79S`GNxqx+_+*3;t$B~!aj_NNqkiE
zN#a(b#S)%pMyDdG0L0xT#9@TncU(x^$vQDMZ40n1a{}yOOc=5WJ*gH`a_ir?Ab|^>
zOlAwQnt;*0>Ey%QD`*Z2vdn|gBhaJL`Clws)E9oyrj?t4b%ftFg5h99AnL|41G5b2
z9o!0%{{SMyl$FY%XWzJDXhY#>K;fgqAr9IT+#hdD4<Jd<pwQ%UG{;>h9_}K4D>@`^
zTpl7Aoq}Tzpf!n@Me?QM%5xr_n^G5B+?eou%sAlO4+}zN`LyIpEBUP6FAJ%7YIODC
z=*%%|V_}_8*o<`Xgzkc+fNxaX=+g1|HU7X#r(C>fi5^ZiFL=Q=h#~?Q2LvPW+{t^}
zF{ZHV-WKdXcUl!>zD@fdr=BS;6XQAZ4I2C!=Aq$mUd`e(cIV-V_;Ss$euF{+Dl*BQ
zef!vfHf{hbfyj|$I!C1kl*Xn^33nnwx)Acg8^cR*<DC^B0Rin}WrEm-+!zmFad}1&
z2^%*aAV*+kK#e4Zcp+$x`E0o@sxbu0#{uihbv$05zEoja!Nvtm3?YyxFF;uaiKS!P
zgc1u1G$&L>X#L?R{y<hp)UCMX+uI6;Owv-1Wd4;N9J#FmdQSGtF35r6IbhIKh3I>Q
z%YEc7;Q}XZse+1|0K$`j9MJDex)!XubyPk6a7(Iym~%!QGWURaCQ8^-jh&mdt}9WE
zOK}tE6mbCP4O!qbiOBGT<M=Hl{J;uK;}YFDu#Dgfg2qf<D_pW2-GU>&(p?9OxKzdf
zZ;vTnZ!_2ha7|v>Qvj6^wtKRFE8E`o|GhK5+ho2j+W?3r>5^-ah&&q5vA{NONb%;0
zGV%TP#5+B@nuIgRV(^j759g|yw~Z!87cY3aWD!hJxoU=i0%k?I=14B>`(=UF7zh<I
z<=`@+`F)mFoqlOsb=hh96C$E}gh5W!KD@N*oY-4eotQgvR+3YIl*}XaA8t-Atvd6i
z$<?GhUuHcZx4<^UcuVpTb;Mj+b?NoC9m52lkZ_kkWkABwaQdoy_F6w1anxwvF@nfQ
z$}td4NqN=rJZpK~hl9J_mb{CT_JV{^9f8=w!&IrSSV?WWJt4IlUd$<&XOLI0lciOc
z8Pm4g;ooGP?SM8(_zj6=R(JdU8r{AalCv=tXd*IK(KjuquhH!&kVvyG9v5>G3QGEK
zi6ve(WstC1PZ_coki3FKrTE%`@am6JOR2M#8l9TTiwQuCKIqm1qC~-V)D&#XsWYl=
z=L~M;0u_kM=P>19>?Mrl)CD`Z<#eBd6p#N5-rcj|D77G`W&IAIZ0mlP{RrWcxIK`d
zfbU#As<7YI{f<%;M+lr}<dn?OrUmsi`kmu4lYPK+1kGWt5r<3rT~<@ueg}*KAj#fj
zFvHbiY#=$y`W>*$*8Pr_yq{oMBAA%)gnrA_)VA&j188H#t+tCsTKzDW_6&Nh_I1bj
z$|55AYX}Uhf~zm3ert_6gWD(wBQp}Rfx(4)(ds#KYmGT0K#BxE0`3X)U%(ewHmbMQ
zm@_0h>5*JZAe%C<5n7Dutu^|ctU-$|E=6oh9WqC>=oxrqqfca+M*?Cz7bFn=M~*<v
zP+Eu^tP}HEvx3PSh-HE`1rlK~&RT4JB5|~3!T8cmXE;|=dBUR<yLai76eihrIe`a7
zt~&rd@mU%Y$i8|?!X(>wJP4r@PK2=3Pdj2ym5nuy2Q7EJh#ajuzB3pT;za@m0*+?*
z^|q+|8XXS^u$Z<12NmtCLc1>Qc;S+5JD$Cds^g_60cw^GeR<bV_tss5iyr!$6kP*>
znwA)|L4dzI9&T^%?Xg~4?%PBWa&X7ikDopmrb~y_h~r7P-;#VECum}Y5NSw_)=>z@
zhK`TOx1>%|^KP#Ps1!9C5uLtlPDa$*!v6tj39u!BrRb8U$;6-L8^+bh_mW}Tz8PgG
z!id}^EjuYM)uVYu-$1@)-{2aFUJ8I(i8R6Cuub1Uy?x(+M9dx{zO~s<vum#C8^Q<L
z_RTaUGwx^#+BV7LF|90P2iEnFZ`n5(g2mMzkNT7}JgL`cuC9FBzLCf{47P-r0=|f3
z<|<!6v&dPctNiTtoqe=556O?_b!q2KDhY70p9tI*m}Dyb6#!+>jBjtNW_)}5IDKvb
zwC1%#GP6C?8n9C`BBA~54}oNn(6~poUOP*VZyde$cz$Ca&F%BAJvpAe_Qw9{%{$ZW
z+0m^pLpepZT(X1`+&9A_`&w?^-ai0qTryabzwYGAI@{gtf&1=Yf4Y5qa<52kRf^iW
zM(#nNM5BCweKf%Rl6UZ{AKW2d=;6t!n?o*l>+oo?@acOAX26G!a}x>UagvIiy@gcC
z(OXDa9`F*O8J;_!z7t|XV$-p%N_C-UuP@HuQlD*alW}r;Tf@q`$q|ZRvIjf|Myh7V
z>2ZLZ_Q-_>CkLbpjXx<c$gH|`?SU*K;i_!eob1bk(T6V1Ci3P;-yGcGZwYaRL$N_{
zwCE1U9DN_zk_Q<5dfrO6oZ8SAs~J2<otBWC5!j#}Cv*)iTTY<cKfZHv>Vj*viKyF$
z#FQ`637Eau`ybgVydf?0PT)-Z3Y@%;59sy+ti5j}wD1Kc?>XjTAjtfwezQR-lO6*>
zNuud4;Ei2L5bjvP@-`PcEg5)tA0VShtkpqNE&adm`k&rCT0Nu#c@2Q?Oh5=ov5h$q
z0ImgQp_%xK%LAns`i|5#iNyb$s0P0j3lwL*0g={C+7Pot%_PF3cSBNb&~lDPgjY-Q
zBSINkG`~<?9Mnj5gFXtw7yv|YQdiwD{rpg$qq;)LRrf%$ba#j7Ny+%ho<^D&MN}R5
zW0!lg!j)apVG`VIZ$EzI&>s5aD})jqOuh&S^8|Z$Ca4kIUp-d&@?$MRhKwsfn@<_5
z&ZzIuChzcI-R0+LvG@c}l7u8+1mRuKVl3k2=ZT1|3n3l6dy;#RDmh+$ywSdeW8ouv
zJ|PQ1O9MhD!O|y)f!G7jWaQyyE$y-G5*$KZIiI_HUealP&0M)NZL?<NwE<trngQz%
zT%`=_0wx_o%gO!DgM7^_U(SP=6iR-aUV0-oWb)8U?kh*?<1n9ZxcNNjFVa4a1i&gX
zUNFlWZW0bW-c@Z>V?LuF+&_KbFq73mI<3?6Q1$~H{l)~!k+})LYTR8O+47IJaBE&N
z_<eGB^?5~pp@K^;slNyf1`dsEHtZ_gzn}fjTYE)1k^rF!|MsD25&!n&NMM823QR%F
z%diV3Wnl2UAk{KvUOw$E-(hoR?#rQ=A?FPugJuJCSDu+GicqV*)Lh*3DEqYQ(mV(E
zD8XDnxcZz8oYM?vnZg^=ie<s5`LJENdF(>$PHsvHiNT<gp%WmV3tR*@Jh$qVt+y07
z9z)iftJE>Lxqss(WWl7waw^`b#08Vv!ISlJP;*zL$H<7=+Yc;BGA}Eatr+_(K>~BN
z5w>mkfi_&`7|Li+h5><^5WYn)uB&0QXi%A2uqUXbgmFws$BiNjNEJ1nop&~Q(o?iR
z30n>Ja@dqCPMN5>GTVuQ@yKYJH+)}CPpCME2SnnIrYX8OaJ-l9ys|0>Z@zPIG~mJ|
z0^;Ds;S{7`ac>oPA$f2=dTGBvz1D|6i}LC*>9*WF)NzLM`2lfz8AqYsi2UsR0Zv+k
z>_r2TZ{SL~7!tTt-tYt0bNe^?`!PCjz&-gNUSLrXHS9#{FH5oO61bBIos?-ZaqyBG
zkpq<6D3~7A=%_<pY4QpNl1`6~Iquw0(r89OI}yo0n<ThTA<jfEH1JQV0ud^fb*2FE
zO#0aV0c+~|6MfU>bLUWaAYV<038upn0_5?r6Ayj=D2!$Uh03HLgPvscL|30me(*3U
z3S2uMNiQ`mksKd+XHjtU!nx0(2yy`@EeTD)NfcmUKae^(%4=i!v=eMwRstS|Ai|ON
zEt(T~W!Il}T3atRBHmMgBz?nx*YRqoMpk3V%F5G@_-aI!l%r9GPN=|9<&%Qwx!$xx
z=;$J|0WF1x5wqHLLBp^Q!^9cm)d<*0ZvuE5sD*G4n>ae+4HPO9M;I~QHj;sY(Hzq<
z&rRGJCY(8BfqM7nFlR(!b1SsG5qF1kf^Cq+CJ4q8)zTZBpM11VXT`Dt>xEQ}cnjlA
zo}j`gCVE?AzLY1ow#3hF5NTMH95<a`hWhg-ItMG&57QfY0GwxbcXIy99t-dC?A2}b
z{h_c2(DiZ36gV+I&pmFu>&QZ%6p22#e|r7MNev?D-8~Y)0kk4KIzZ#Wh{g{>xqsvY
z5x+|<AzQlx5G&h9@j?1@j>AZ%wM$V+udxGI-@3JkWd+}4fHx#TZa>j&zioXVpWkp@
zdN{v97hteO&>Q2ZkK>X%?6jJ#rG*XrM|TM7H9;ddBzC+ibJNKh?-x=-LSjh=2jCT!
z8GxnRt!$js1<(PJc@7SU=(TNS)0KXQZxBN&)24Dj0N@sBMluM_Fe}WLo-&0~M5ls;
z;eu5V&49yte@bI`ZpSQ1s(iZNceAhYeBhaK<$SP!?UP*#=rc@uBp!0TWJ27UthK}~
z5EDp5JR_l_I1*_FFFO*HN!Rt>vLnF&O$6yU2#xH*lN8xQQyNud_agB|Hh~UK)F~-q
z2+$1O6=JdNRb>V&KK3Mt1XCZJaUdh(9$j~{D)lIkr&t&X79vWC?3Q|9(UV1EkG42j
zkOT(II!>GYRAzw}1lsnd%kN%fx^l>n1&xAx%yD)w18se2KZFr#QQ6KY#X$-Ykt_q~
zZM-zFQl!X-$saMuRgB9IVLS-);P@6M{>H=PNpnP-pcf$#Z6@$7GEA~Wk52ao#Wh;m
z(@o)4mbzK=q@xEPk5rOk(epj&Kd!3Y){}p_I8=2z#J;2;$^-lT$kw$tQ`H7}TeRWA
znG*Ms9f{HbAWSH(!IB&G9h!`^HrG$(W7E{&d~o=ZxkI!X>}ZYyISO_I$2Hbbkpfn<
zxV(rs>9frH88H(Bj{dGU8|1ZI;scNaE=e#izMOL)YQw%z(oZcpOXZD3u_YVSB4HH+
zK8a^8sUY=`tM-!e`LS&qJ!z1&a5clxp*JNvSRZNPgah2x!~A2LZfNX4-s$s><j0o!
z&9gpUjtlWbB1sn=#r<$J$_KS%;ZaUdp2VC35IP8I>frveP^Tc<Xx40PX{YakSt~f%
z0|Lz@?Y$dO)#Fu8rGe8pk+Dv?lPH5RvDTQiITA>`ZF8UH6QmE%Ck+4w$Aq{TaoAG9
zf&N&ox~py^eh>$s`e9fknLW)TG{i4^?d>wRUvGZk&?i}-B#{#6qUsRda#~14Gn;y!
z2%rv1B&MyK7KNj3%_@*hxkjTfpDsvKO0*{$)A>l#C)l)Dvyr7~K`xWg0(&2U?U?)w
z&RE6WGU?URf}jPCpe%i|!i<0uYBw$Dr7n5YJ1L5MoTu`WVrz|V5SfqXw^)_%T9#yw
z_!KgKx_o4&qT#vBRO`G=*OV`Y^Aav_ObO1DeWDN}b&Qnr=A&%Ms_>kIcLukPvOVGF
zs2PR>VCu*y$Zi2Ekq0e!NqN%v%FT!a%Q%3LJ4zy0Jqx#Xmq&KR$_SIjlg21XbO))w
z2Cz+hy_b!0rJ3k|M2$qkDQwvb3ElP0bZbNOTqh!>%LVsOyfm<E)pfhk%RNGH?u@3d
zcK?}?+U3qMIcY|j+{j)nGh>wDkV<X{VBNY?QMEkm3R*Q#L;u>)R|`UD4hTS&46x#?
zD0XE3NXF|+wd55n%^$%lrwveu3E;v$G7uO^ImYA@w!*1b3|whjC&ejoGZ=H&cu>m<
zY3b-J>hWxy9_QuNJwCwYBLUq8^$pU`QkLK*OSP+s%mLQ}=mqg2kX_NbdN?R_^|EOa
z?b(wdS(GwKoI1p~Atwarg>xd;m2+ZAB&*RY>28!TvC(dV5l<NRMAw{ty|GB<Y4>sc
z1S5vU43sB28aFL+0i#sKs+jDTu9$CUeO$X{I0WLP>L-`~cylpX*#f{QV=@BbvX_vz
z&Z}pZj>(&I?uSNeGUTX%D27v*c)5GF;57<+{2`<Az{$;JX2Rs;=KkVzAa4yofOAqZ
zTFB7|%P{V^_{y=j$b;Ng=(T1dk1f}4y~U}w5(FZr-2wxHoDnkA(*@2lut4`jDtNqv
zm*f>ZmI{iV4D3PNM=)EFC1Qx5zpLQ!{RljceV7MDJB}S2bj;M2(xJ$?BCw6HMd^^M
zdVP7j8?^wWU19nV{m4ILeea>Rc~wicC!&NUaGk&!1Yrc?N46eo)vfZ@;J|k)XQMtX
zp8{w_Vh<5D<v|$thH06PPnbZ&yAbt)1i0WNG?P$IKY?^&${)rrbS{;Lsv<U(<`N#!
zDM46$;PR4mkoc9ow1VnaA$(}hPjftk`dEeV0-a&6luXUet;yb4Z%P7ug)cHdFOt=W
zL=ZM5^Cn}Ia;h{{e^hh<#U@{A(mBro(E)%H!2LP4R?W+?M$2XWU}XjTC(SUb6WZTl
zvcxTKu^8i7L&8_IT2rS&#92Me8g02uA#Hh^S_(sDe5976`H<8Jutt<#tV5(8S4(?C
z#wX|H4Tr_@*?5eVOHvG=HpCrO42^f#yx7v^$4OBwh$j0dd$*6C!?p5gv3L5MSZ~3>
z0lx-yXR-j9Trk8-?<}vailgP)0^pNo<Y)u9W|ZQFUfRDJ+B`TtPWKPQ0xDT>#4wEn
zgQrFxpFpw>5!g+3n8GWqDp%8L0l_3l9GO5O(K^sAj7ih}T5e{KNV5S`5>pj1+~S&2
zAX9Fpc2>2S333|Vxdh!36o--rI&NIu^xM0m`{6R$A}h*aGOwZ6yiNL|_`nK`TMw8=
zqIp{~PpVWr!x7jZQie@gdmYAueKp9MywHkd>Cgrz0H_nkFizdfKfg~kE()tx|6rbG
z@%)&OmK0GD3n)kTMASM<n^&E!PHe!8fJT-jAVE}M{I{c0YSChX_bWWE!#SZdpLubx
zxkXx)N{eU?;_3io|E!x5Wl^e2X=c_4r>e{a{scYY1gn4uzbgdD8Zv(136nr0l95}0
zWV;p@kT<HSHs!AA5!4KV9M~x2pf5Oc)EIJuG+XH#P;<yGBo1*nMvv5|VRdaPbU4To
za)wue<XI$M(e<&Ome)OW&F{jIW~X~6AUngb`dEZ<SHWuo*nB2sY52+<p|Wayw|6)(
zFYrSm+@?>oqgK#M90*E9>9uky#LYX!`0L>098>7HTwvzxgOBi}lM(`hMVUDHa}u98
z+Q;+Tvhm@sG9*Y4-(wuX3AqDD<@o5<o;=0X{?O@K)pSj`<@uUH&IE#3NfJ-yL0|yY
zQmTElHt|9;(7;VHPR=CZ#_39Z&o?!~mM6#@cb?%K(Ty;tOe6gp=WtjHIbZiPq&w=m
z+&9G4Af{^m3G3RmXUIUu4`>5YxxkZgjpTHq+K5g2)Tnk6bT2I2u7ooX7va`KjY#Da
zE%tGokbg3ra6d;GipYr3dM<`T?%y9kj+|w84L6Ij_qpojd(QhcBN-GP-M~AbG#U-#
zJ>VQg=*H#!+wp@E$T1=o0bpkqM7-f%6d_(;AhA!;_pmYs>8zjnB9?Y_az_GQ__Pb0
zF7h8f7v$mNz$@x{o`mjRO2r0jO8gEOIUp*48YG}^Zomqf@N+a(HRgW6aP;a37#v<K
zf&?2IJ<m~unjZXs!6^X}0Cf<@P@rP&brCXPct=Yn5nz<DGGk(2y*9#t^?^1Z^Mi|v
zpR${U0n_eo9xy}%jk1|!Vhq5ZwLnfMXoSNb0VB4;Oo6<TpI`*dLyaO<<*a(Z&NH?8
z1h|br{Vn8qImbYS#Ve5`Y?AmvXA6?Ch!L~Mw^r7^ykAb3_dvmc9V-Jw{Ck>W?wb(O
zG*wio)-LfCM=6w3Dat9baCXVqCwl)Nu;!hyt~aFh#i3LffCQ37pk^WjB<)+~(0j!z
z)pK?Ms`R`g-Yg`wEI4#jlxr37q%c`3vKfes?CHR<Wf^hIV}GO?`ou03+GWkdfjY?G
z^QN5F%RlUyx$k^7<Uol%7_%hErIIZre=MWXH0z6nVJCgdu@>hJUQQ*Lm(l?RZ-mwm
zp9)m_l4~}8LCR^fJ^>p6kaI#xlny9{;^*nsr>P6QI9c)TS>EO4^$GkmR>3*KCTCe(
zUTUYLmjQyarA(*oZD#ED_6|Pe`{_YtbM*%t&q#+Ed3_U6M1xhxF~Aj}DdAhz9_-aq
z!U~SWpD`L+SoDeTQT7~C?v1lCI+uZSLYI-;RB|bB0FqY%e#fze^cldBd9MWH0A)e5
zGD#{NfT$%n03P?G@=JyW%3fNZYjXhYZO;J^>fu-^UhPD0SuVFy2^$Zn;{X#D4v5Eq
zGZJ@UX{2o7l>21)bgXcIaSAkGiWenkdz^fV9H30Q*xy%fw&DP|M~sGjHqRlm5oX|~
zV^i&mC9GQZ841&nRmsQ1c8>GKBU|X(ws!cpbj9;hpO^alGMNDqNXZhOA&G)U(_^`C
zzq~6~&Viw#>M@4bQpBG+_z~sYX+jD}4ozb`P|#Is63%9ZRIFY$Cb=KUpUGR7b>;%!
z=&Dy_N|p27TGdNPS4~E)E*bGiwC8up=IYTj@xh|!fJY!UdBmQCu6ZJE9Nf=)&QJQv
zHc~%9-@2b!Ak+9cuEk@GB4}`b3X925mx`4WU6?*}o5!X_bQ4F$*|hc!<_jmy1MG@b
z11uGgm0Ubg>78?x*z>LOB_0#0b-MQ)5m$RBr~9*Ko~NZ)sDPy-kb6uP=AQVqM8#J=
zSU$n?AxcEvMU^A~*nLi0Iz%>mwExQMe61k@C7g-SL;4|34s)1a-<wjd8yU2qGA~Kq
zfH}j^0Cl@*xuLx^pI$3R0u?w0DV8efzDYym1+M1xfJGqTpG#jl0v#LxJwh|4V0*}s
z-aQFxB3C_>bW^&?7LfzItGgh>Er|1<0pB_Y0rZir7+rvOWG<{EoXa7eDv<-oAzhGh
z2N-!Ij3+3Wg`}(Y@=2DryTcdh>3ol+&P1MqG@DMb&ydMgQoImf9Uix$=<<h>a0UvK
z&J>L`heB+(ls6oB_<VQSmR7NLLn8WcW=}Be;J~XPWX-+jclz34A#voCjFf1^u>4yN
zUAOPoxSv&>?EEkgM84<><^ll-7(%@`xN@%1L!ni!x5TBC*t!&BG`ZJBJ!gGBbUwe0
z6o)9x=7)H)yB|gm$W50mhC20--RXD#NT%?YvduWlxe1di4}0$P5et*5RFH#$36mMg
za=@<|;YNUmf@KG9>PRIJnO?k#E}H@YLJtsAO5laU;WbGa_52Ni*BxN;rQ%6<QBw_p
zt)JsB+e4~$46dd}`?uz|hWwk|7Jg1F9xiOtR16&w>JI01j~b?}d_3acEfzOl11d%5
zQy`K2cy*yF&}U0Nm$E%33f5Z0M0|R%_OPpn$A^2g;$u!2G6PVT;a$m$<O~GJy07@H
z+gQn*VfFU$(R6-t3QA2AIYwPEOJZxfH<b_)gU>O#FC=C(l~B)Z%DmBn<e>0@SXB`%
z2`NIqOV)eA;wsTx=1p$(^hBM_m|6%?WO_zzO71?^xH}r>W@UM$MNK_Iigy(7${Dg`
zgKh+41U?&EXk1ZTky?<98qWt(&y2C2kfBSm$AD>p^p^LJywaMeH<%l)LMl=_$+OT6
zq;hJ{8}EsVeCD0oxHxjogf7Tnxs#g{9HVaWLLLVv!byk)=Tr#*H47|n0&gs7fuk4o
ziPVKYK}MKhZju-az-GmeT_CuuPa=x0LzE)HpUf|eb3+_ohaw~A9U`x=IItUg|4J@g
z&(ta%B!t2F;>AmY{ft_R<q%gq!n@fK$mJK;nm3koLxrGvjRA2&{u+$>IN?v{g>}Ij
z)LC3?{3wdcl)n;BjOF$Bt~}kS-ytLYJ|sse%zQeRRMS|(;}*y(OPWwe^H^y1L23a9
z9(+bZWf|2X&EwWI{q(-+Xp)VG)IMN3;84KKvz`vGh(kaaPI38gf3TA}KLOuO@`7IZ
z7u?KuFYrWTZR&OjnE*mlCx9zd{)FWWr;>d=!JG%|oP;dplZ-c(^j?Laxeb!t7w8Sn
zo&eEyIUnZ)-2`aXzpdCJOLjKNA`FH(02~;0@UV@~_#)aC8~~S-?mHvqokKD4vUjl`
zP4IXp+8^-vw1;PknmO$a=@r}O*D7gpE4{n-Y<h6V?YE$1q_~xifk^G(cEP4+PtQ@n
z{$VHp*=!8w?_?=>y#()4fIZ!~fTCFH_g8|ifiFOdMzlbdCF(w?r;YXc#|^~v=t$1t
zC`WK6>k#pXGhN!j(jJ~h)n9L@3j>fLC=H42U;s$*b)IOXN$6PW4N}C6<eLZx^A1~i
zLHV>^Z6k@(_w*cx;Xd#^B;f@@OW?oqnYb}&FL9Eo0t6B!K0qhLj(DY<PVzNL*Fe!t
zNa%=!%xugg7b2Vc<`pl6FW|v4z^k#hKp%jR=Pja}RlK69?15Ou;RcwaIRHQAC$O1P
zzRbSFace>p5OHvWOx>%k+U=Ah;qXu*EoM`Ye+M|%PX}zoh0b1&bcHi^!97IlLVh#A
z(aCfj({8C3(P|f#;%qu1EgN>B8Sclu0lQ;9Kh`B{JdUM^ehU>2t2{%=)hThNwR*z4
zk0@s%`{JBjS6!S^uyv?Y+D2nn=mdg$GsxoF-5d71icz#7*|-x%xS}so%#kG4o%FoN
z(ne$>e&m@3`wF`-GZ^8KlUtGVuhqYG`wDA%fRU3VD9B={W#UOu@ljsB!*hmK=p8Sm
zaB9KFj9lp>!adP-pM!LTX$;ZE5kdyS2_Z=&5b(4&49X}iZIVih6Fu&OgwAB9a!@Zl
z^k3(addT5M#BaulsDmcJAgDH~cwt^+R2$+~io4aAY{)(3M;p?OCiW!h6aLa0;X*ef
zBFVc}Y#1_Kw`X<8se~&(b4Pp;b+g^5uM6CRygtOA6Q)U=BzY#3*KI~ONQ^MMIZl(L
z3Lz&f2QLEC<9X-&Kif;h1$kyMCr%0QN?c6|Ix#=Ijp`dQ5HHYxA2|o!10i@pEb&aY
zlk?J6i3UFdjM6Zt5x_kbe!Us(n(0AGSo9!(_DWV!CgM4|Tc%inJ*B`XfQdVq3+&w}
zJ<m{fEBp!b*_5#)lMiOtnL5I49_`ZybC}uJ!P^BlDxBPt`CzIj*GUuLP(8Pf<DHaj
z7i%k-djJ_l-%W~g-^-hmwJ@qaNz=0o#HDU;J|TwvymU)3Pk3gNE^U^OxC496$nP(k
ztFTp-AFHrYnkS?#z=snAU;N`-1BO0lT}%6CtRy!F@j?+Pk>uk!(X}HEsF~;6+K84%
zf<h4p1nA)75+ofZuwsJ4k>EnECHO{cQiAM&r6N$|kke!Y{B?%xs@OEvPwhmMLL+L5
z;IN0TAn7w2AQsI$C(t5V$|<XgAm<q<#3XbEwhx3EbOp%ARz%BvzfcCp@={0Pxyq@s
zH^%Bc!@e%k)}C{mJJ~;3<kuP3wOU5++>2T3@L37scAsW^3U2^jD8s-#Py1xX#NZuB
z%X1^0?F(uD-D!0HG`cSenEVU*t5tRSO7_m7R)|9eNsP!&iFY;UX%W$U!TyaFEsROx
zmPi{xxx!JkLzoFJpOULNBAK`B&SBg(`O81szk9Mc*_UtRDhpSqdX<HzWE~9m>?u8w
zfA0RUcibP*YdIaB<fPmm?zJ29lSPkuINxA@Ie(}By@6FYJo1<Gcluv;^OJ=H`g4JU
zCKq^&FjVroT=}<9<NLR`@Nc2V_IJ4OcThU|J6!lXh`^W&=@g-s`+TibES0@JyIrr}
zbI}Tn*nqq>eQ}DLFS>JpwQ&=4`ad7d5S6r&OROph*E@W95%)R?@eC4Q`-(6B)Ghhn
zm+9|?t!s99DcrhpMK7PpZ@I6c|5OQGH9~I+Up;ArZsoTk8t$@6=&}*I9KPB!LMQpH
z)r5A9(3`_oPZ^=3{MKqh*NxCy!dFilp?BuD%7osnkG?Csa?LJ(Dcrj9>w5X(pYua=
zVe3j0q4$TcuG-~43%8!G5_-Cc(6@)LF5Bg=g<E@7LVIOG|I*%momKkUpV7-N&TqY3
zoAkB%d*9ZxZ!A-KRq36VZGGm}S^1@Zti}DT6}z=#mAnv&+o{%Ir?1p6=QVhJnRuBJ
zHF)vN$QsQHTRTr^Nne+j_+GvIp8VEt>!r1e55G_ge}n#V>uJ5bmEUTr)@Lh0*D>}-
zUahCzq0hf9)Zr<+{9w3s*)D%yZ!r`*c6}jK;wihdk-M;U*)FXW7q*_V%P$EZUbf48
z7C+V0plz*!YmohMnBTnb%>MXW`OTM|*&jBU`26LSiSqyG1o`y5nOE&P@3Y;BK7Ld5
znq5Dy_bzPh+U3_rui14z<hwtqkAE$C&91FOp;qpX_h|2ZF!bUzyZmS2R)rT-zq)E)
z{d)MS()ZP`F56eX7QT9Nbq#mztA7=~s_=$tS=a5W-wa<>SkrImqfdE#;3#(aSh!WG
zVfCx4_SNIzs}^Nlwy$==SCw{E%i6WCz9M{88L!XNM}H=~vQzHncj%+z@XEEOS8jz@
zuG-~$!>vj?jj+ASYPQR73}01hY-Rrmy+B6zQ+oMWe#_n}|9(z*<*I#kIlonY+y4He
z;g!pF`KoYh#|XVGzol1|pI3!fcB@}imY}ugz53P5wx0d)i)EUr-uO#_bYqv<r*xTJ
z+AnO=E}MQYY+Wrsy0BH5@-?@rUs;!jC&KT;9}O2ZJnF($Wf_z|zOZ$@daE)OtFPE#
zh9`B>L3pSaHNsK#l}eYr{sGTZUeI5L=RJD)JNd0LA^Ymt@XA%Y%n4mFLR$|S-?}o;
z%lq?NO|;(@XkWI=oc5DO`{jYqlU3R+TDxn6zA+THYnN8Zx(Q-EkXPxtQOf(RGWyl8
z-d6ppGWzz)H)|E|+v=Rz^>>DQ-7~xXP`KASv+Iw9d;K%J{?Tx6aAwy(8SW)#cKv^Z
zd&4uk{`GKgbY|Cie~r(|qq?jO-=?$>{;UaqGu+y>7JN^*wPOwV!EkHW>i=Wm){a&G
ze+{>Gt@ghXZtavSU&D<4t-fs&?7~)M4ZmKeVH&36HM@NHp)mU&*UKmKTjhSL61r-H
z9t~eTStV4R>ROYp2{pQGmsULU`r*~(?^^kfh4S~R<yUxNwISDy&{qUPPge=G=-Rg#
zA!`VG(+^bkrkmRE)6fAse_k&Wt$?uAat-QOt&y<uc<1%yj=QV0e_wxj=jvOvoanpC
zHukOh{x9e+i=a&U9ZKd#=(oxiYOfrIS1JYBD<|QV%1&sn+zGE#!~%OIugi72%)hEs
z@7+r9LxJ!$yL`>Vwmd3AK=rGu_SKu8@?SCX-&`5_>UWpzyWb5JxMG(^N(QXl^HoZ_
zM(N)MN>AFQQKC{m{K9Hd*NxO)4_&Zlmmhc}wC`gt*dO1oH<3K-GAi<8EsA`b75Uwv
z$fxbnN}=}ee$oE0a$tFO85Q~NO4om*_R8M~y>rbjzc<{f477dqE#Z~xcA0-w;V|~q
ze;dAfn_cE#RoIDr_1D5zyLOp>RpF-gl{E%2$u9G+8rx;BzHIAG=gj`F?_Rd`uFhF`
zww$j#>pbL7yR_13q*g1-I`6{PI{o;ap&zf>Wi&&oi_=Q8myzu4vekFieVdKIC*mvX
z^7VTE6ZzF<BmIf|YO_(^tPeM9*MF*^@GM)+|FQMq4=Y!D=26>+QN7zAe{3h*yl`fJ
z<jku^NpIvn8k4g>hHs9@*&nUQU3n~gxpiiL{P<hK%?oGtM=NrFIVNX+{BBIn{&=nS
z016kooail)pY3`-f9-vjeXTyAzcs2F>!iQ-hR}emGyCH&U9y|ce&9v><5R!FZhq#4
zGyCI5wFKmt54>o9v}(VVCFg6q&OdziS1STmxyB72{?5t|oxb0S{D+}c&;EBW+8@6i
zZqiiy<Gt6c{k&;^<TYM05v{Da#;?#KI01i-UVcq}%PxOBROH$Byl8(|g*d#}<?Kzq
zZcww!Zw|M1?DA*At*0K*W$?KE^5Oh(Pvd$0<(6IMt)v=d>8a(o{8r<*eBWEGW9dWt
z<BvQUZeBREKRzSBxpiiLyh3l%9d;Sjw<;4YtMB`DH9*TQ->RL)41eE?_J?&cH{bJB
z_Q!X`Z`vPupYK?o|MPs!yzfQ(!>TNEq};<lq5RR_q10b}zWmak&_l-O>+dIRz4Y=Y
zU%Fs_+R5)z{p~9+U9dY}tRMW5@Z_nNF4)bUKK!is;Y*)JSG;teJ^ONf=W}Y_dG_aD
zc<DZS;SKuY=QX|f(trN!Z@%!-r`mg$_5DxTda3j5PrdNc%gb#x!coWkW@VZk=|S!<
zh6CM>UD|iTM$5FV@OgeX{P2tRhn?71BX&6myA7&)`{Pr>e0s|E8k+@tS}rotqO4jn
z<-WT7(%bbVYgUa4<4szXh|X_)RhiDQzVu(~FLdnEzN_n&uhG{(6h5mcHojgTeMfj@
z*Dj4RE&JxmK)qMrk6!xWO0|DPU#jD&(T6`!p}y?HpUqe9kG)`j{J())UbZod3iz?c
z0-~4RS9$4|E7k9Y-S1;zvg}%cIeXr<9p@vu4GE*LYx})#t9$mZ^tt`sx79oQFTT<<
zQ~SMdtAF;G-m~BPwgzYK(tGxM-&S(=A-!k6_iYW&{)yhR-}|;kXRlB$Zol_!jn5v?
zd-i+Z*5vG`_1?eNUulP3|G;%$Pico;+po0am-V^*N;~d*n|@=zwByV4+J2=SPwBlE
z!+XOsyMBMTH#)QHe-!SG&+PhNgnN@SyZ+s9uXFa(Px!k0-M9N+*7%=P-Ps%Uw`SS@
zOC5I`e<z=8z0s4fUv6GF`y9P#zudg<Y+G;IFE?Ly_K4oJUv9qq>`A?8zuf$!vm?D}
zzuf%fv#-&c_RGyrIr}EPX}{e3)UyxhP5b5Mr&TsEYvJz&3Fpc3riqAZ0?1zu0!T$O
z^bQqFqc!$*6%P4V^rc_X-x?12-TLUq^!H_3xBqCR)*sY|9}aYOzh5sulHdC8_3|I)
zw~VU&*4Q&mevTSam3U1s{M^uOPd%rXFXXpOy8HIPuPPgh5sFHyievWDJuB@$LPGD+
zZjU<h-4z~RBd6PJ|0`jPcI<M=u>H?k+OO!Zuu8i&$sbpW^3HCb<*)2o`TL>#imjpg
z)lT)RinYWD-U@^-zf&*shE-~4!tqDLR~5p4sE_QRjltbE!)xKpQt^NIVm(wx<MZ<s
z5#pfw(#I;|^!xRt59u#V#4e3LA;f(6Mf>C10@K>D%cv4nXAYzPk(_=Fsq)a;SAT1*
zul~8dZ6YXoS*zpU2-Uu3msagM>90!ZX`}Ri1xinsYi(csUa0j|yR^dS%c|sV-+e|t
z;8xmqgwn43JH5QCx)Wx~Pw0{Ge-B5)%1rq!t&7o?wPn|NKkfdK61PI+HM`CW+_eIK
zB@|d$U+oIKY7P5fXy8@5jQZ-QDon@7=XHP5`s!Ok$2@8E{Jl`m$`<=dEjTXiZh1sM
zqA&euUQ4@-zWez~Eq_Yiw{B%s+2!vCQkAZ=SFGdXL3k!K?z%NDAB2ia$UoJ$e=U5q
zW0$`XZtdEoDd1`Zh(}e~_HTmH?P*iGeOFMrRTjeI`u4T()m6KUx~<AAOtts5;kzg8
z@&n=4j$M9_-a@FkaAtqp7iv{uwMP9*!Yh?YVWoY&l9my$>t6^ps0`eD_0b2zE0wL_
zTlLX*hF7lqb-lFqu%L~=_l37E|9!puXnw0aOMgorMSc5Im8twm+Uh?QTK|+?M&DJ(
zWYh27qvhCisqrNHclyfb@7gh<GG?Epk6sF|RD?cz<qhY0<+E28WUqWrD5x@j?3M0S
zYf<AXd3De8%94JuUj5Udx;u6m4R}>=_$B&&KYVx9E~D?N6Xh%P{k(fBo6*<kD-oUQ
zM71X6bSgt$^UA|le2>rcm-FXm=^*5TQ6cmXv_d}=+PY(x|2o{NeDy!*qyHtma@8)Q
zmQ{Q9U+DXJ9V<Q5*Xl=fsy$TG)-p>tQaUH0J9g|cB3&KCuh#efLip~gT}IzkoAxdG
ze%{xWrd`nCi0D+C)?&=8h$B@1G1A|p`jT(f-x}q^&1&ht`L1%WeUrZQVf}sCR_9e`
z_QyZan=rB;(#s#uZ#9wnuJFpv@9X6s<hROSy<Z>wM0lmL*BHV4l?v1Rr~0)ONR3~i
zo%PDlX_fJ@YT2tb4Eu(Dop=3}YS&i?n?~=u^=sKw?fQE|eV#Ps-Y@63?9z06xOLd&
zA5+yF`V_k~tsigM<)6#nvP;tg@|IoR&fl_2(+u*KUA{km%Pvh<$Xj;#Gx=L~Y1%{H
zvdfpLQjpr)rRfuS%Pt4`TXtz0M&7c^dH$AN9*0|3?eZOAX*~Jo_0oopN_;?XU01~(
zw|+z~|Hu4RdA8cXeor*8cAXFGt_|#847J+*5-o2MYE_x%A5x+@p`BmVTfY%z$nIxq
zcfT@p`|g8!c`3hjqL*Kl-})}S{M-4h|4lD{DZll}TIJ8kt3J}p*X6fv>g7>>tK3zl
z4gP*@u&e>Q{)Ny9*M3ni|1iI`rFz#tt-l;<zfdo~B)?^se@8X49BQxHb*`n|wM*l{
z@>;p7bqZfo{(eE24A;AQnNOMPcKNRG)|25fXo|0YhF)&xx9svcz2!6x_Q%)d@7bj_
z!@XyJ{FD4WQ$|}e-FxMBCR)qK^;d?(uD@3A$#K21OT2!`hu@HY_<<MfkMGu-HRr2W
zXr&*`D__&@a@FmtC&E`xSHF7Ndg1<{lCK=pjFA0GA2bzaomuzJtF<D3AyjD3#_AjM
zTUMcmLWTCqh21kkyIQRE3mnaA^!1@e70G)?Yc>ltyk?hw{Am;EE4^r6y%4^-`XRmi
zk^EM<srHo>fQHj9Um41(Y^F~sL3_2`SKpvtS+#K3{HWgg%urTkFuq-1`8<84j$3@7
zLizIF(_8<i{?@2&e@-8LOn;%A+4WYaP(`r$MScC#^9of|AFtA9w*#4LAJNMn%5Rki
z!@kPGD_8%jUjEJeR+UhNdm5n!!&jH>^83QAr>lf23Iii_D}1$E{i?ES+E;%re0AL}
z|9-f&S0z;G#%+E3e*JY`#^vwa&2m@v^ozUtEBwN)->vuHgm(E&(Q9^{cX?$BSZ6+}
zpS>LK=TAPfzupz-U$ILo=f16zExZ1^`D^9c|FAy#N8y!9+=0FFKZRE+v%p@-sa&_q
zpAKJD2>+@+`r~`XYOdMkw}xAlKrZ|0#qdg{I`+z2r$+el`}Fb$^IJcwm;Y53-ujta
z{_+>~w`M6D?cWRS+O^A{3N?EA+B-a<f1|&+{{LL+Z&|V2suow_wN~6G2in)|(kjWO
zUDX@^j#lr}!*`)?^J>1$s%gJ?ty?vJQ>)9Zj&{@&q3_;imp8+$J-f7?=0of3yvdc(
zw0bTXO?&0zF`7o(h7gmkT|N?e?rFPx;u)JMPgRGmqBb$wHeR^0+hwbvvx-D@%7^aW
z&9L)U)7lg@?>*X2Zf4pafAzpR?}_*6<r86<J@J%Y{$PHq%&PuCr?hn*o9G+=(>r+&
z{Qs?gUaJe}{u_SanGHYxg8i|Z-~8AM_J@tEdoypCzp^hM(l0p}+GX_J*S%Q&?oi)<
zHhg#W5B2h2-?S<Dq+Nc&zTLWFm;XN8dh$Q}Fa6Wc)?cLTa&g9R_X1~pyKzKghZnZq
zZX7Y+d){8<C~q&*{*&6HQG2W2CHB%!>b6E_{^|?%$4BPYyuBaMOZ$D<){FO@*&p`H
z%?sh?w=BZPAJEGW=C|zf@98Z^&;Iym{$9CJw$=Y_ZJfwYcAfLPC+zaRu%qsMuU`IM
zxOKIwyVhaYy>|YwUfRaSS>XTHTkqB}k|OQe2J6Ds6Ly)8+tpvuFMd6Y?v7o)au#}L
zsF!~>zjZ|~ujjXJ>*byN)_<dy-;m!r)5~8Dw|4$OFSml=vhzy4{M`IjqL&x*TT{J!
zCfwTl0-Xh)5eDc9yZl_e1)qJrUFYNY#3$?G`Sh@ep7>5(DfUYrZZ_Ia+GziF*o3dV
zLPz=Y!)Wh(kzNk+Td&j0OZlx2>*a5RTi3UB0=y$klPiBmFFzV??f!^f<}>HYvYC@l
zlk2v;e=bauUAz3WFpgJVqnEvKYsW70nRCT1zdV2I4SM;O{FYtj^XrOTK9Rqb>E%Iw
z%P#X-c*QRNKlZKzKCa^EuWVsDfe<<bhZdWd#4V1am<uj|O+D!(+p<+SOJ`eHmSpK<
zV~TA$1VRYr140M}Lhmg=D1p#I@1YYQ^lpMF4gtQ|-TBYH+kGe9*%A<fem{HX?aj{4
z&d$!x&hFbc&tV<R;L$D%pwrb9z!M$T?-{&bvQlp|_=#jy0CXCi0@zn{wPI}sH*i@1
zo!+Ma_IFs@GdR>`0d%7y1#m})wJU>ryDWf}l9d8DNwO;H82mu8Qd{vz!#qa&4Sj<l
zH2I8R2n9=3jEzraY}5mE#xWT)*8Q;vLeBfIyf#qzO4zrbNOx62CHHVyP_`zQ1vP@A
zPz)am;tWu*b_<!RTP0ws4g<_FRTnZ<7cx~BGF2Bc6|BO*l#_1?J?xqi#I9cB4*Ehm
zDp>wN^v8>B3LFZc94RPMj%Co53heB>041pV{}^S75DuabFr7CE%4AqkH|b6e=gB~4
zF;zQ4l}nkXBNR8``a1h8ms%zq1?~DJtIJGIDfj}=xdnmVp_D@j`m>4&HVfgP?wBb9
z<7Z<T83ExK7X_u(lT!5n9igDVKI8dj11S}72!rhWiGUrr9FGf?BtTaxh@Rfc*iTET
zpzc%H8uk%qqvod!I>#ay05@}~Ri#vASSsjGc)UtH-k_a8`B;qfl>ad3N(Ce9wE!j1
z_RYA?Ev4=taJd8jbdW>&2ZOJ>EVOe+X?j5DP{#g0DHUkNtNfD_dlDcjh*`*>&g%Si
zWBrBo8-)P&=9SUGvO=2t2L}J>viwmU5}E=+bEVXj0~mC)r-ZbF{sMDY2huczrQqM)
zk`Oc<la;q}b$=5MDnDg#kOYDPy}O8M-Y&F*VQ_7LGP#rqt|f#6rMe|3HKimd6}0{l
zF6F%RAo7l%MvEgK)D4u8f-+@C23@J3?g0TxAc}HE$q3<!84MoivQB33OqX>P_rx92
zITh%qXI<8Z41VsieAS!AG*K-r4^QW;<x*WeVgYRu3#k7+gS!juz$Bi{1TGdrQ);->
zK0+uE+j&8$$*G`J&_%ljD1oq>8O1Hn0$q5MQ4r{eITSOU+q+QO9aIzs^8%DQR^4fw
z>Q}xHDLg^)1}_1rMve={?Z$!z%Inw60H4RSD3TBG3du?Vyg{<c0p1~5DS!`3Ryn|@
zBr65*CCMrW_>N?y0Ddf4<pN58G*!ajnvzuxa0AIo0o+ou$^j0PtQ5dul2s0HN6AV7
zbWz%JL}~93ta5<&OI8x#-zBRY;B%6d1o(<%l>>Z7vXTHll&o@qpGj5{;3^U-E(f@_
zWF-M^AX()Aw~(wPz-=X~9N-R;l?3=x$tnl9qhuuk-XvMU@Cr3`uxP52d<7(bxljtG
zedxC<RfkeHim2)U?ka>*wG3iF#oWX90;3$%f{0eQb;l?R1tpjWLFM04cR9eSHW046
zWsU`J<FpHQP@48b0DdH;0^7Tcs|9MQnzN|?5<IQX9F(dBl#8cNnB1yr?okW3rXT#t
zVij)gcR1D72ylmpqT(tBpNyaZp4E!BSBzyQe#@z*1{iXQ385XvRDUJZhb#fSok(^v
zzy*?(1W_mK<h|VF7etbQ`xw?YSn4a6)}#PdNmiwR!a{0y2G5lGDgmA&S>*u1F!^kL
zSDeJHzlKv<<pFde4%ZTl?NEX-`Z%MEk#<Z0I8L&X0QZ)x${Ge8?SSd!OnVC{6-fKj
z041Pu1WJoogX#4|MmdR7ty+Lfq*ze-6^wpYq?j*w{Pr~Ckc;pvgKxSlzZA5wL^`<|
zpzGwR0G)zX1AIUVP6g<6HfX;;v`W>wi~7jmI$I=A1MmXLN?yv~n=T9B+mclSa3kR>
z2@tJ_SycIaMTfj&VKP|wlhil)H3m^Ht+l?-RlE8EuMqX^&82mHfLnxk1wdFIy|oJ1
zu~h-K?sp|0W$-hX6|xn~Ui&aM3@+6dX!#<>IaDYo0iM7Or(#LKC%S$BxJ0tb&tvdP
zm*s2d&-kYq`B8ozpae06t=p}6PjDLZj`&XeQ%X>R=`}>D1oq@&N|mG3;ZiD?D8src
zQ0h=A6+}d*@=pf~N+62k`KQH#60|c!sRZ^Z`AeOFpE@v=284lfHBeP0z>!j_ZWM!+
zF3Z;n5V}nWl>_{TWYqwCO|r@XZZ5QI!s>$g3Dw;qgem}{4tm)G;42O*tgbe!E;yos
z>L433Dgeub@A{BXphV9yC*X``<99i0sW6#b#^C2J3*g35T`H_DP_5M&dvht3M5)m(
z%kRrA`KKN7qwK>!%@dSBwSbZpluCeCNmjsdSgIVQu9Z^3C<{wfpwyqGRL~i-_$Q!}
z_XO}5DV6#?gO|B1Utl32VcHR@3ke172nk6$9HIJ<P|&nPnb|)H)4>qBg@1ZfP$~hg
zmxaLy`X?+^j#BGOsi0k9sS1?ZKuQIT=+8e*5|k={+sp-r^>dE4;KiI$VCuwQ*{shw
zr7XY8LfVy}{j*=&()x5waL6C!rgwsYaxid=FcA34VW|p~IzdVWvp-6KF|s-UBRqa`
zVE1jSjw!b^C^x(p<sH&4Ox`G0oV>$Qg~%JFAgn^=9hUo6-o?m!4>!I6-YZ$b$c40l
zO6S`E-u7*&6_W-X*zdo@mm(cZ3nM#87O@j`VC?@(QJl&JEvgI}9n7Zxr6{h^L5pAo
z9ZInD#7|W+8CC(r^hT5D@dx4IY?<q-0RCL2=)mcIl%)>SPgkp{C3whkm6Tbs1P_r}
z@x+DxtT>5FTqGsu9>2gx8pl6YiGPvYhrt$?)xqEaF6$ZwUv*jVLY|Z+CgG5*atyqO
zAhc9aTdrg_U*?pS5izy-jYFv$iYm462+QkGZU*(}Lkkvi10oU+->rC>>lr073F1#c
z0UdqIq0jbv0hwSca01r=GKNQ=&hUA*A$6RR&{Eut>G}I(#Y*kUbwn8YB=9A{$RbA8
zK_|c`a2~bfl!bUW$#D+w<pXS^3?3fd;Y>{s@VW;I;_C<D;pxL9^OS{nc#$({D-hsP
zhxhtHc!;zuy!hcXX7!KK4jR08xXZPp-+q>ZH90lo84nwCCiPU7!6RLk-@ks9y7j2h
zQK|=}`-M{AVuYn?Q0hS`6&TDbxm7nw>w<~oTK>tg6Ii`hxq_vf8motgAI-PYB7tNW
z%yMcCAwT@V;rUYX>1!#0{KZl%Sod{RETRb41!fnt`v~otLl}I+W%*pb#Xl|O)JlOL
z*4baAFrLA3PK^}sQ0?&A7(B>jbyuYk4A<x=r9kOep%lmpOn=U$DZY(Tw@9f#eSq!i
z3e@KTF8u<hnnl1{@tCI|2EeSd4c9Hi!{HIUqpTb&IgQyp>Z(RZsdg)-&@7Y!z4j@Y
z9tHE82~){5gW%WdHD|gilc;jAR2fXAp#Gr~I!X<bQb9k!Hcn)NNn`CK2G188N=^qJ
zZghCCjLXD=20VefD^-J1Ll1{q=jACf(!zT;K^jPUbHZ10Fby1<HbO#Aaf{xPmeo9T
zkmYUL1$lWysVy0mv<cue&Z63mT7ZWRhX?AfyDXn^P<N&3QOfZY7;==_KnN#m83Y?f
zzwqFwCqexQSJdYT@>%ZW<fDM#{!E2#rC+UbaVZ{mWO33B@2in$7MCL9RMw!i@Wb3?
z2Q4l|E;NR2rMJb*uc^hWRV}vN6JY}sYq%<HGXS5u$f8rfT(=Mpr*kIlR{}(;_mKdf
z87+&4%Q;gc0tVBz5^fh-5OZ#78Z+9)sWB9IIF~bNP`=LKGKW{P1P^K<^fbAg!BwSQ
z!Jzc3)G|Vij#3JgHWW&M=`V~@Jt*xelmgX7{f9`4Yfx$pDHRxsjk&R#b83W#hcYLW
z0~tKn;gu}G!zB(cqDThx>1#=W{Ebp95DQSY7nGWl7(}CDHi3ct8z~h?X%>s(01-(N
zU_|d;I0z3;?}Gh`Bbfvgoa|TQAy$i8Ii;)z7<|iR`7#O#)n0zECA5x|ss)&ktQvrh
zb})<j1I_d=M%r6W2*bF-ahw_}hld%QNrTAe-KVen7v$$kv7mpuD)zB(RSOV|7?Xg9
zOND&UYH)C?kgA!;*sfGC79jMi8P&)N51&YF$z8bzDmgW>!oxn&JxOT6K`zS|pI@aG
zA8K@zQlK<XC<PMjic&u*RtXU78j0e;)mVudk99?T-aq1>N)LtUteMT=jV>!+siOrY
zXbK2_Pf(JR7~F?bBXT_K@9_NEz+01`1U~X#_@`SOX|)6o|B!OYAMi}HJ*S2RJR~_Y
zW`y|kbr*wty%Y<C0F(!WgPLD5_VH3GP+?#X6O^F6Y4#e=7Vj|#vaG=ooCi52Q;Yb`
zw#Q0mAI{)aF3T7HI!vHJ2n7aYPyXo+L8(Js4@i(DXhcjYzwSXtT29~LH0A*0hyW!J
z=sp2T&;p=rAWMYgP~H)Q*Bql3A2Q*-QYr<opJbH-#4;qt{Ta>JX(<)#3%2l2&vQ>{
z6$HF4vl=6wqq*4SoEqEC@MD}3LjVVJuvYtWfQL!|H<e_t)@Au!b~+P<*y0u>cQDQi
zoNA^3Z!Dw(g~6`r6@n5-sh;DNof3WxP;Td+p39H&0|Yunc>^lY?^75>HvzEI`M`C-
zPp?Ia0p3i;U{Guz|1>Jn`GEJ6Vu8SRV!db-{ip(XwPdCK!r*O^6}U+tlopgqfY(V@
zZAd8CJOH68DOC;-)yF9einU3x3V=%_t0t^J=r$0llTwob-Y8l1A)(;xU^!z$o@O%*
z53~8lzN(}D5}%mC^hXU!&g7D%RI=X^Je@48)d4(}v-+q73h?y~&8H7(9WTYgGllrg
zNi;B%{g1Quco?U&@d)q+$qJ^y!Ti(D1f>e#G|5Ws%itw0%Wp*&g!XWyiXa5$BkdUN
z2>I26={bT@4Q4NQS$?U7{L?9d5@_W^{8OLbU}CNUc;bmRi+sE@7W$-7uAh{v1Q;n7
z#_3V+b783*U<21jr)TzMu-RoTVi440&e(wV>q5H%AWBhN!kcJN?o%l@8Q^?rUd?d~
zp6Rmk3FQ+ZR1MG(ngT+%387$r>18GW(a_ciz!#-d{RS+Oh~RvVx*#;c5h|k8wkuTX
zyWN*^D1qfhBOFRFO8^B@iU`b=3g)&om@S}Cv~1nF#jCZPU={y0PS?;Mo>{!w;??N4
z&pD5tjMVxn3WMQcEzazxGs_pRhUZN<e^s47cl_ejkO8$^-PWLg^83Q)k=~5COD*xS
z&;oRi_6Y$0PJ~|x@LA5H32!IBPO*Xx=!&{478qZ@m{|~mt1E@8@+TMsCuV7c2S-0R
z<+dT0b7QM|5og^f)T=Q{28b;Q7A%t(J1wOuvkW@gl_5ugpt>N0QBN@)5Ze2A+uM}o
z_vZ}$32Dqt^7!d_))_+ifI&2wvO-H5L_4xv*HxTq-2uE4t9#7C!7pZd7v*OC);3K$
z^MJFQXSx>;TXO{(5#tV{Lg)E{@oSAT3tD94&tK>hGnw5{%W1>L%o>%vaUmXD9keAA
zQ^$?LOzCr+Q^#vgPL+V)iOLBNsGnp~3AjsMG-7wnjT0V~8;^Fu0P4K%Xyr5uoKeA@
zKrGU$J9S4ajxp+n%j0@A{CLDetjMTQmpsU?ax#yVtPGz(*G90#*h4Hw;6B~LKRqER
zRnIWE$^T(=SCun(qsw}e!7EP^tZNzE`eeyUGuZbOm&IVS%Q}t0^?xT=<qU3ps$@OP
zVCwgh^;-rPyR7ol?60?RO77`8f3R7jIi;+9me{QCo*}dn3?AjOPGNA(GX-lK1}j|F
z{S2;hmSD|f@G+P5A%hKn6s*Mz-srMEU~rqW1uMhgDK5)b1#}{Mj_fhOYot`*JfPGB
z>C|%c^Vu#7{ro%W=W_J(eJ%_Ae7SUed73+Qp7e7$`uPf%g?>Ik`neqa{4bY<eqKd7
zwH*CC-DPdf{kx0wbNSv3HoB~m)2(PX<di(E>lwVyWes2j`4gvv^$3G+xh&|+Z$xLx
zp)>z-S<snDqBG_749<30P@`8}7S!klQKNFG(e9!%<xrzDT~??@<)In{?g$j(1F;1a
z0M{3Vs0Fx#WK}?I?hu8jg+g2)3Q-G%I9htY77B5p%Ys6<fnN)ScuN$b779@>y<dyo
zN0*cDuvgGywdgT7%4^YMZv58Pv%r5PBCUm#|LU?rDc3^Ee~@7pcq@?dQjzjxfDkRk
zn*k0LDNlx!Yb2{?E`uM6;A<fGzl-2&AozBXat#FkipzrFr;8D;xg;>cHRy|N#p2eW
zFaA&Zq6QY%^+gT9Yh@%(#z>qY!)`KqY^aQ$ny|-eFnU~%)u6{Nk)cwvBlnc+#2R$s
zCDMsCVJ8MLaP-(a(qq*C(M|L=JwVrE)#$O?q{pVfoc=<(X9{|3GwF*d=&@Fp1#ppM
zrO=5#k{+9aPIRMZ3VLjo^w<>i*oM+$Q(#V?aarg@XHKV}6SLBZ)#$`+q!X*riJM3#
zP6<143WnWx#okQ`4doPc^-&HB;DwTvg6(t)F$K2s8BvHSu$}u#?@xh3xKTX?AQVF{
zOSpiWm8W2!yIDDifjq|Q;#{jrfNzQ>)rV?R50PFfA`Ry56{hXG4&NX`P)>+1CcyR$
zYV9|;Bfo8$mO$4w;#(PglVs%jx;&f@0zbXStr+}IdVdoj*ob#Ui_pH&;`@9%i5aoE
zzK)yw^GVi~`bsnejtfN=06LC}X$MMwODKHBzQ@P)x5EC`_>e*QcC39n)@;o4Tbs@E
z>$j$sEu)K8<#o^C5*F+oBJ33jROWMQVrHm_!w5nMbN1$n{$Li!Nit<rW0UCD67a7^
zpy^48Jq3I5A2NY8Bqm!80@y*IFW7;=^8AFVm_QAudQTB>n-C9n^ia&91p9&^O3;cd
zS8zuDiegaEz<-Fu0`@=<n@BPD*kKz1`%7kL77yD?;Iw=^gL`sHcqL2lfT${M-1y4p
z)7OFpc~>kr4N_RK;2`N^EWzQzcp&U%{^|D)1p(6viJ?{_o;^;&mjR()2ZVxF6o7&~
z8*Jto`Qu>?i9eSQU~mUcjr{R|5O$3GefnDdAn%F=oOe~MMz{*(e>KbGdx8>(4KZ~D
z)akIu9G3e+k$>uSmOG-sgtZxO^Xw?wJptF)+QOcv5hflsmB@YhNCtQ0)Cdy~2<yiP
z)2FY63G%L3w`|213xs()3vnA^JP;;!>9Bok8jOc2vI$YXAA<*RY8s3O>`=rs*r%^K
z2YFX4XmDZ0f(Dl|ca6e$&|p-$gi$m@fR{<JDu6%Z9Tt7G1Tc1A=wt#mPo|0qt->D2
zp)ywl#|OLO!4a<mam;M=(gTPeAjAV1_{2?*qJ>MPg_T3OWoVV@Q9L*<Dnl+R!Nnrs
zA~^eVHdpi=*`bn+CfA&55SlK8g8ssuF-{Jc=HTHTp<ezvgYR%^nuCY`I6QxP@#$-Q
z0C`s|P|(7P1)Y;+MjjJ}f(F-mhagOYaU$X#*~%+_oxyiFwGGDavKbZ3r#^k%V32p4
zF+qb1D;74G8F~zisi48%VP0{>!!#HV`@4pm!r&h`H4Vmt+kFcf?9<l`26<O3XmDZ0
zf(Bz}^)O*PXz)ayrCMdSs>c4O+YqnDX6LESfxukmb~XdrSsqEhmJt>Bbl8bSN@mO-
z6ct>j+j|YDoX;qC3VQ(x=Glod-v%hR@J}xbO4Zv8es-Z<1=Df5@C-f50hxj(03+oV
zE%Y0Pa?7N?a)8^PgF{^P07ptz`7arKgSm=X+<^8PQmO)k%3M}Hj=(;x+W?N`QY3-n
z7gq4Y^l0WBepu7V>iC75^1~0KnIrgNTr@Mq506AMU*HF%ruKYXyM|Ri%)FGI3prMA
z&){&E)xzL@F6(LrZ+BUnoo8tb<dl|RJ_nC+4?ZhBSqZR94L~_`yFP?ZXXo*V9@E+N
zi&ulxA?VfUN(wrbPrtOXnA$~lHH%ln0|eSnQ6}N%WBvtUz6xN3`B3dKOu%K#(0!dr
zI+Vb&L6@Ol<W~TE`~u6X>2y3my9f^;bj;x40SZTW0HJmU4-e2m!UG6RG<bM`Gzrfa
zAew;wp^Yze5%iF<-e&bdUs0A%2&Lw;_L8Q3?|dtRGEOP$I2OwiPGj`(WhU^N5DFIZ
z7#SEAM5To}oSR?KF?cX?sMMbs`}X{$Fqj^2gK7w4qfR0O0<YvJgrOMG%kVX;f{@S~
z>xx{1-dM(bd@TF~LPYO?AN`dlzf%jr8OK~K5N@i`yBFr~<;NKNAFfn6V?#$stRQf2
zenKPpCp3c;KNRb$jP!=k3B+*|n;%%5n0L3;MOL48;FOF8z#}B92H<^?RS)oK$*KXE
zzSz>FY4B&4SnvQ&DGT6nm)W1Fapy0@!yh=4@Bp@65yA62Gi1LqWIu-2AVLa4qog_I
ziy1^q$&Ek@Ulgp$j~U!i8eRTR2GMwu>7AF_Mm)|b(faM>HtPybX?=V>gSWb@hZ$Ut
zr9iYcVerS2RXK{m-CS1plB$5DAmO-ID<Bu(k_Q6tXc0m!Kqsm?fDjp-y#wg<qYfgf
z5&a0PdB{OEH~{0MLg8DX-(&W+5;iLVPL!-b4^V0|L75EDl?o05qtwPysv2NHJZ>xH
zssOs$0z-(}fJ!<6uz*r%4)r8JSE|QaR?RJf8c>7{-QQP6N($ijC948pnPjCfwBB`D
z&>IX7B0o471F0I$+E<1};O@M_e1elz)PYZ`eoOGUl~h>?5R5S<m^;{Eg1NDx)Rh3|
z@^Cg5{ZM{bBE!8B7T^|_<qu?V>_$-yDx4z~)&PWIr3#OVv9dKWRyOo3$8*~zacUOf
zc$g^-PnI#)yK!n3;dpR%E{Rs&F0BlvuEUrrnnrHkt!z7=78_cJ?nmFpID^*)gp#0n
zEQ?F8`9bN){4Aju8l;N>UMR(a5%f#0r9p%;chN#T{94KdtKZ$Y+$(OL46iFZijj`z
zlxBE<5yNwQu+#-oQe+uKMlNTPS93}l^uj@SSewgH=5-745UKHngM77JpG!oL!sf&v
z-Lk-^w1_D|A82NQ7DHB)<(IlRD3!dKC3~+p9Z7)TQb%@uN^dcxJ*8M3z=I{L79a*7
zspfs$*$+ym*FkYdiiN5RjaD!v_Tg&!Np%$f!MN!dpYu%_|A$hp1|Z7CHF#@AA1cL?
z0A1^9LcW8E3t~E22nF5rEX(E-PU#i%)%q>LQ-2l{weFS$cyNADpu?aBF~<aE-r|bB
zkWNVg+|JduXaOEvZNZ3zkLFMUv(~{RkCgrns2tBfT`DM50RQ=@xWZxd3gsqUX_3gq
zJc_~JxUAC{JlACbj8G5n>jrhOLf$ICrmIk4{f1Xta2BT|?=}W+b6IyW*!NFTa1{o(
za9O)EILBrA`W!M<5i(T+rnV76HK3h!S@~%1E`pj2ah~k5AkHN&3*ZhSmRfMI{dH(?
z?amBVxGaEc{MllWlAp2w5A!*bEE~X6qj-3@#o+;5azlh39<Ja_q6hHQTOxRPSjL%z
z2QZ>1rv%0sUGk1-Z#6)Ok1QcTC&_9^GAUxKgV^qtUaDKhVDcJBGBA#3bIquhmfQe`
zOE1--y6at*uK^$gl_EDAU_=DrKtwrL+ho)R-5}o^pkpAgg&+j>SGpxV#u4ODtVmY0
zoMXHaqI7Z#w-;Fh-V`0oi?X5&6+pV{Uh8RPyHMI%4sfWbc0Is|-aZ)&U8vi6LaGAb
zkAzeWzzC`E>ldXwh`-AznX+(I(VvN~E=cs51U$HsbPxy+&ZJhrHq4Z1r2;d}5iaX$
z2JdrOm}xc@qY})(U~Gi6Iti_N++{t<;QKDi@6>VpQ=^~+buH(gT+@<a(~@Y~$<mG_
zn)Z;(Leqvw(*pkklI$;5HcpbDU7Xl9WSXuiakSBtmF}gmx@t&ns>q}o)$Ql9{9c;C
zd{1*S@liJA(vENtNN8Y`$hZhq9*sUtxCs;jdO1QmF+hRWa-N{nV_w``=EeGL864!Y
ze$3zmm*uzg7^Zo$(5?pUt))~oXpeMRKB427Kn#-`OQ|6I7E{V6d@B=vRyYg<v_4mW
zzKGif*oAQ#gqeWMf&9}S1*Q5N2Cs8jK7V)ePcI2dKzN;Nt@pAyr!=wqRPfVJ^P`OA
zpK1jqsOSX#>Eiq-5A#o5$*K^X=L(=x2+nIv$N9>E5sN{AJH4;C(?O|?_$Nm=5Z6RT
zX%{NB056cN<RuKg<+6O2oV;at-?xfGo-DuKcKa+&soMcwDp^T@&q&tf1Uu_{h|@k9
zV5MXw;m2PkS%Fr~4p^@a`K+GKH9OjYYZ@aKUxVjyU5h!@;j(iXzMj*VGl5&PynZTj
z3tBOjf2tLfpeK*xpFZMLR}Oeb5p2a9EUGncv^}HI08etup+yVu&@9WLikRh47|^<$
z>xY!7%dxULTSx^BEM*SY<kYam@DGIhK*LeYp#=RFq6F)wZMlLUyNb~IgN5awZj^Gu
zO%_lJ>VLDV%U7c;|FoD>qecw7Vu1o&#VGelu^~$UKgD^pdch!j)n)k%_>^ev=A(eh
z$C1hauP&ppd`$*7b6Gy6b@`_qIMp*3;Gave)GruxBQ)?w4r3H7_+t*|L(`9A?I-2z
zbCVqi>u^e0(DP5F^8<Yap}ia-zhOWbFDQZHZOK0k;#BwaXoh!|Vu4EICs(;dDt`7?
z+Zr;*K0hc`?g*oyU6e{Ob{(f?BLojO3#sIb3@&qc^nDh77%8$1Mv+fnivZ+*AjN{d
z?yA^n!c`?eFhZ-cyB6SKQz0KLmcc>0kgA2AOp{W9gz?k0f>L?yBep-D<CH>_e!pDA
z*jGxaDuD1%4BLLW>lyzsDVG8mDR=&Xez`jt|9&Z#1Q;oIMo?~@zu2bi$ti6>`lK`b
zQyZs7S@3YRluO>l;KL5DWC<SDyBR7RD2q>DD+|c~TgV4&0cC-p)IP)DP^m2FO<)5x
z=Cst$xb#k(n)c%1P$8W>mBBwcypkn&c*)`U^7QHJ_JaJMrC88jpzJ9q)t4}Mi_7vW
z12#}&+Pf1Q!~@vMXnp`6Dwd}b;Agkmo}?X?B;a4(hTcv6hQUMba%g~$<UCR`fWN)R
zp#eUL^9T*#q<bA2;AxUKcnRP)9(H(uk<uvrfCnswgl>Z`v983iP{fe}_`DOxc)(5^
zlOYZ;O*M`OJe3<jQyM_<s?h*{&TS%b#PC1f=O3=!5i-vOPQ{h{(}Vd@R_B&(EiDeH
zB>1PSpp*lIe96SU9>nJ+Fg|pQoM(V9J!rd+%6+l`4{vfN?Fj>fXbc`6mWrIJ07m%u
zq+34BE<ZSVgS(Zc+_xD-J(LCT1F5ncpzEz#zqewhZ&Y`&$S|;2K<TnAK!R41t^h<i
ztx~?OpcrtBJbk1inK#E{Fxwpypj2PRWBmge^VOT(ZF_ecPRS|r>xv=t<lk(m%^jg}
z3|6?T0th{RrzJF$2~zb_7;JS}1rU1j4ohe_6C^^D8Jy#?3Ly0K?Uv98CP;+p80>Ia
z1rU0M<^MC$+Uj}++gw%wgnX2nxinH5gVikbj0ivZFn8!<(y_tpbq{k0PR*o>hs}k@
z%H0^;n^Q9=@!;B0c>z~-iBuUVrC+6<*HELQR2NbTJo>^Y)r6FSlLL2gv+i{*_C>yo
ze{z#ZV0lB7U=|Be0>cub1Pj95c{0Z=7IX0SEJm5dx*T(K=@Le{j8oJ1c=(JnX%bwY
zNo>ri>3clvDf9zz`1Ey0gZwBd7O3P^T(c6C>a7?Y?6Umsd5B8^HO8S@z@_gNDgnzO
zN^s@_rC}tD)bOyGn1{*<4DQ9Lks2PH8L6yiuWE*PSHXz!tJH!-jjd8+9Vj&jrC`K#
zMal7014@pkV8q<c^}^^HG2menF}IbwGPnn)MhtjxX1Nj`<vqfDAO^omEe2l=;&8x~
ztE~pLT`#o-4ZMRH#`I(wh=+}2VyfJk!QD7D4a9?+z=GEJ^mS`MewL6Ada$cvuC|~x
zpL1(g70NXsk2Mhf=T0oUK49m<DV*wY^{CC-l+&1@b}v^0C&6k5XKo@hRK-si9L}i`
z9v++<5sXuxz7`(pa>WAE@-}nePy+eRU{0DGlfI6f#XrH7GL6H-Qdh1Y&w*=lY8r<J
z=WGRy^XcoxfxIggH10O8*`WlD!>o+)O+AMd+7+_ssd<>e{`c8_CajM8EeLI(tQ{V*
zS@(;tUDL)2adv*ixB{{e4XfUZ!O1QQOzkU71s>_G0iobl-Cje1fZh}KrT~n1>@O_v
z6(@!vkb2#b@=M(lw6r2D6)4f#EX{RAs=-VK>keZWGmfudwooCVVD+?If^0Qoxxdl>
zy-5h1JjtAyk<YLbV&Hduz$i|qli=2AYY&xLlgABoA#QsZIN-<F5InTYz$^a^gC}xo
zYzQ7Mad^Jc`1G}yK;9J#3`AkYg4qSd4itu}&tUKdm*w;LG5@rjQzHXB?9LX4{LeIl
z(>XOVzymB3;bDq8T&AjERQOeDv7kmrDFsSdp%hr#&zR}GgwJY}nkl6MtMz@xc69|^
zfS(R=tyN3#@PO2oe4fFV9bU;2JbdWze5w2NwFp4o6${t`%CCfS>JJRMQh}8I$f6i5
zv7)>v?~BwbR%Pt9B<w_owD2%mNCmxn9+Oxmq^dV$>}{k}&?mPuHc(?$O8ax^UkR09
z2wccNUBYP}b)W)_w2x|2m-FwKK4WUTAwUU)b`PU$!jo`}#qA<Y2g4K_R{9r{j39*v
zjmER_@03X(c^HG(grQKEuX+zN%4<?8=tB6EL&b#%P-=tOCO}!tD9*G8C?7D&s*l0R
z2~gJOpMIDhWibDg6_lzg8C?JGAYAo*28T#iuo?iNIw4dE@c$$$5GYEG7nE{<lcla8
zz<^R|DOCY*H7OM+I7(%t)MS8lT#7=OJNbQ%VpFA9wSZDtU~LvKwi9A7H-F41p9<kh
zfDwMi`}}OkmF^*x2ZzLt=bx?>lq!I&|FE4(Bj^0^rKg}=WlXv7KzCSQc}%%83aGCl
zrd$~4M}7B5`z8bY>^UfH4Zu=vGM!5RI90L&EdlMn3GHftFG*HyNIS5~XEQc9qv`=3
z{kSlB4)Y6wWCsC)*_iVbUC>_B(Ox-1uC*)4(E}p3VhCNvrApNt`h+H)puYX|3(Z@P
z527bs2xi6DxJsC>1PC5z2!%rd3_y?R2o1nUxp3&A98@HtEyXboY;>RYjsQEo3ruQZ
z#RB{77c(9(s;d`OEMLgrVVoKd7!QuEV1@T6i+`Yysvg2%lgq*&x>*K)Fd8>u?EX@!
zb{hsA?b?u|Ku}!}+R4!dq3=A2kzRZJ(-yp$Q`)p!mHFLH_^!pE-&ibEz`^ZY%>z<h
z-DXc%+7CX1>gxJDYrzFVyKXUq5EprFsKyz@U?v0YZMcpYe{Wy@=@d@2&H=tbij@Pr
zTe6Y>F*f4%5?8X=9a38bz+bSKsJ2SL3q^EEh;9&zkTxfFWbogd>XLxbi-d-b9Lti{
zXn^<PJTpY_Fjaad32;uNEZ~l4Sv<I&O`>NbVhkKKh!HBOI|*=>b&^clQ48<nhid04
zg#NQn&9o|p+$RfS$c0<xKDj*1Efs3BxFd+;r3>&dUplN7JrQZd(gnUN<=2|ih+$9J
z0Yo)iy$}z-luTOC;i1Y&@9Kqk$Vet(;vpjEtK;N+b>Jd($s+0^7Edd<;?v?PKCRn|
z^YqA*(jyT`hp$d`*^GDCNK!K%T7ZY;l1cKzLqvWL#Z?@>XysQNZ3ZkdSz_2hG$Q6i
z#ZYDlV~n`HE|A(qtRFXX8nds7@i5nE@KFo#aE)ki6+nz_s_&?UcyJ~>xP7pm4OxWG
zMF;tskBI`NF2<<0GAkblOSNI`!Q^x{V_zwyDjo?4iM?{o2-dFmv&nl&EM$N(oDI}&
zGFJvDm-A0QdL9#F6~N&y*etTqNx-8ykG!^B8T`pV9hxsiP=8Dqs00X#Bv??oQHa+)
z>=BO<KWGmZ&dWh_tPl$PC6xM!l&S!T(xgX=7UE%NAyol3(O`p@uf;zU`jY{Iq|sA6
zIQo-g=!etF?JP-%u~cQr`^VGE{43pgK)F6|C<`nKsCJJMoJ=U;mX&d8<^(*PDa|hb
z3xl^gypkn&c*EiOEco=bK>~SKEErdX6$@6gd%tM4H`1x$T_>P@k#Jr8EQ6oAEWaT$
z`KLL8QiJ9{=CX<?<yv0@T{%e9vj#(E7`KQP%4_n_+?vyv7~<+oU`rts=tL|3<myUo
z&UK&yiUgt#2r?!(crp{ZJbzsvysb1MSW)4p5saes18`s0(2$>?@4KS3R2ZlQrR{}y
zpnNe}6n>-q7AASOkPaeVgSm=HQdQMd27mjyRaCMbp?8RKEmE!$;1RFca%4fDVDMv?
z)t9O6!zp0_oFQ42Sq2Z1tY8rY4rU1l<p7VB>goaBC0QwesFp7L060skD-SuS_XiF*
zfWXMQ0gT8l3`n5dVZ!-jFwi0l1Xd8GPz4<z1o+0Q(o@GT{DdD?;TBW(9l!8<{IFFt
za|k~`AO;g%_DmG>O@2T>8cg&gBxN#v8I9vMLOJMQHo$YF`9a^J)E<IT0kBKSqFhSK
zRRN5Y3$+>A?^p_aILO+e1f%<EuJu}}Js56}@lXF2l<FV9Y&&lRr_`^$5KCXOC<#sp
zWk1F~G=HhX82dO^>U{=LClLaHv-1;rj7vpC7+&pJ5Yk0l$wN|EAZMV=dIeUb3gC&7
zl>&ILWK{uNE?KEnc_^&UDfy59w~?$Az>6iT3aY)i496;fyGd4HldtAhT`R2%`=5XM
zx1dy~x!QKAz8cl9DRqS^!L1xEt*r)u!yF-Bk<Mo9OI<0n9&C_GfPfQ7P(38urAl1Q
zjKDn6$_pTjl(89jfW;y_fUsKz4-YV6ga;6&%;4dnf~^+e`BsgxVBjK62>r0zxe0$0
znFh|v?p%wT_NoBhAq>>Pf_@-bf#&bUKY>?T@P?%VrJK*C4i&-`X9t9mA)%lhXRxx}
zC`wla@CnJP+u;p6EXQ&hvrGyJRf5o3QYr;P(_EIXtswMQslFWGU6K_9)ldp`(yR<{
zw$v4fF)TG1rRGSfzyk<NRio4_DHY5UefX!X1SJV^j(1tUG#2qsrwK}+K|uM9pi}}p
zPqG5{HY`<+Qm(E*T~O*+AzTrb3Y-`;>PHNaMFx0AADdUArrgZnBQ9%jKl|$#P6=y`
zRc+RmoKhB34Uz$zL*56#(}i{&KyX0ehw*?>FXin7*zr&Y5WHwKz>cpvfRmY3jRts{
zuphWVXvem~emOw!N9H<|R&~f}b;wm<)KT5WQe6eWEHg>=HH@%*kMYrykxso=NKFB_
zS40MYA&ZzU1aUN+-XH_mBwe_I4PMOLfi<cg;Pxf<H{DZ!_uxFTDAzCuxo9*dCds1=
zp}1Z)0(PVV`}HmtTVHBRhNY5Vz{wzqP9G*iBpG&k;E@dDY8*$YM$SSVF|RzMTBxCJ
z8(`=o?Uw@lC-;;V6W}-c+J+Juz<+TTp(O!-<j?>j)o6hGmRf4M2EeOw9@PMFU5Azg
z{E$Nfh*Z}AxT~%X#W6(0vC%4MXU(GwzV5QPvn7EL|0ud$aS?+MCaK?=ER@|vI2Cma
zE^t}va>LL9Dk$|Z5S9w!mmx}Ery7E~QzvrPE5c5oc@WGfkw!AfV6)4Dh5giNHLU3%
zv77<zkWetrLX<!{seql-VVs4oj2RoAjBmbODcgg~ezJ->dizz>_6@Bq9ohcr=H}Lh
zva*KO=H^U8wu$n}%BE%8Gnulomexl4zoNA@JE|kwSXS0CzoWjPb@uGmma?+8_SS|>
z2jPy(Oiy<<XLoLyyL)E-p#BDN`t+u<veu6Jj%<5b+1?$gY<pA7jD))EvQo8Ydj7Ob
zRZCM#Q+CwU{K&uPKV(R4LOuNbQbovfIy0k~-KLQVwZVsd)!uEI*HI0v?ZjfbqoIjv
z+_|G6-Iig75^Bo*ebkuFrsl>>yDI-aHF$QXG`C}Z3pILldjndgAL;kZer08Q>cr+Z
zwURJ8r%%tcXQ=&SI;U4;(nQYvNG;Gfrd2_1ihgXVNY6{qpPDmh6}6q_ptGZC|BO2F
zlTx)8$+sdieN?wyFgx8oD?_3r&RD`L*A;`h?{!qUM<zXe@Ae5T*-U#&x;deSlJ?|k
zj)-zXOAAC}^JceokW@Qnrj7KH>4sUE?5F_)Nf>W$O~SB!*J?VF)WmkEkxoJ#w{!)>
zv-iA~OygHApr#K?)%bKvV{@kael1!7Cd?)cDx!t4BF;bR5=AJ6s6-KEcAuC~>gH0_
zmYvy71Br}DOJjXjz1>o(Dl#2pMR+{7n+GyIHgmv0Zn7R~nfCTp8VWn>g!na$vE<6i
z$daX-X;?RC(_}H!c&e`>o6e3Ht~w6TN|j8{Z*EODs{MaJI%tY(vd!uJ=a-f3LH~bg
z7GbL+OV!xc&X%m&c79(~+0aIIGLxRIF5ae(+NHg9_L%wEOvj|A?99D7n@wYOZ)#~&
z-`imo)!EXKo}TGHy=B0_{yQZ4$M!N0uZB!BNu<gY7)vlq*c)}0g2g3^lpm2z)wI_A
zj6rPOZ`7prrff!AI2zX5mumsH5Wme({%);<X>(aw#5yF@C0CZH-CCPklIiSB+mC9a
zA5yc2j8F?pOUS5CSL0sjOEZHOgJIV6W7O)jwq!bHwr0s@&aY~l(N0#|TAt%y?5jp+
zTW2>lOfYu%yh)`hIWyftS>w{#bWZ16^A$3v&R8R8Xa4z9TTngFL3*X;(1d!gNd^ly
znkM1SmL{6GrW3SFQ*&l?Hrt+W#Hjr-4-G)^m6+29s=Crr%*AGQV@)EP@8;uaoizC$
zvMGjJ=pCrWXLEXUK<9|zgZk5d0~6{@;&(uCGi1Tox@!iir^$bv&^CAY=*Gr&)qi5H
zJ``Rx+vb8RhXJKFPCTMijc%XOIXgqfVCnNYvIsQ0BcmO)va*y(&7@1y@=KaRL%u0E
zMu*QK>w`Kc4pBdB?^3O_-!rZ$zg8XgOb*jD$*cF5_u@qO6?sC%OprS_&d4OxmY#hv
zgG7tx`&*Df8#Yv(a(*csDr?UsrDtVS*^heJ${VX`oh@y-pFdt{v$}%rt=fAt8r-b;
z<n)ubPx@(6HEjjv1mm3N%m}a0WNrNS0Rz=7TdksK>f;G+`fM5t6I+|e@rxKBle<f6
z`|Na<JlDu98RJ@5lVwV<&v3G51R`sXcdByj!*;qaH+(ur`^}KmP6Yv7t`0Ko?PhtP
z67R{1#uRSJP@~dhk4TKI+HKahY2xsN8c%w$!ZUkLpR3n4?W<Dc7@3Jt4Stx$e|p};
z46le{IS^NmyL#8=)@gcCu+bbb9^tHFD2aE&^HMDNyl$R)BP$iy-pV%3rgh)A&i1rk
z1`c8uC^t8uQvY6oRm4|iTGR#4<!F&@=!!aOJZ(5<gI(^Xmg%IJmB#;`K(O)K&f27}
z8k=sInHk;OG=tVqa8=Br*m^<qe?2Y3J4xzeDMmn36|aJ$P8SV*a$w2lBKJEz!zdQ_
zcN`YzkZw2WUL-U0pwq$uX1I5bBtO7<yP5s;8npjbW4F?dFaJ7_bcU7D)5+`q(N~RW
zrB%W_a%k22O57BdOr&ig*9rA31-DWpjC6Bl>#R(R+GaH&&@^mlLLJyop1I=u9$=3}
zP!g)1#y?vlF-q!uT9Zd?UxV*_smg8HdNwyrqZPUJ7RODfP!~7KxH4ifu33YP+l;ja
zoI5c33)UkEHP*9+rdM`pv99)!KkBQJ>6WGjthk1qtkl@f4sx~C(PYClpXyKK7Luc<
zR^J@%p+uI(&ZO8)D%;rFnN{E4vP5auwsL-3MoprDl7ER}$4#3KJz*`vHY43JtE_Au
zO|P`j(<?<i)3)o`Z#(i{3_-&`_ou8}FdE!gYR}LzT!)G(GUTzf)9QhY2E~kQJq>2b
zg=LhHYcZ37X6WKC`Y1zk*Uof14@XU-M`BUxHqsZd(@+N*UKH`u^9}{v_M^V1kt~B(
zmKYAp%}WE-#Mz=oo(QNBR(!eK@6ptfF$>2cLTRK1HkJl!Z{=*qIMu^*_nq$+GL?=<
zsM!w?(~%i3T$Yd<lh3-mJXu<7I@r!Usren*%<M{<n^<zX)ilYwfQ1_VSuc9U#fFF6
znD>LV((e3L4G}`DV~Y2U7oVq8vbCwBwZ-(^DCndgi?xG*94*mDjiG}_bM-QFQo1Rt
zWv&&(1dPZdo2plvog>vV<Xtz^&n5RzJ=mX(Adm0486u+n9e$3)G<InjLy--tkcQ%2
zL#^e}i)wY|tlVy=Ff7K8UVPIEX=kzr2!n^c|J!OQ-|ei?YeB@XBuu)(T2g=}79B?Y
zN+h6z4Wv&`QT)zKGfgAapo{3VuwEl1o7yrR>XH9^jckK8<evMP-(VCo`i&$C=vP=6
zyOM6CO;+9{FwTzQMGr9obdq-u1`~%`lSCi!lj7PI-B-!yF{@b{lVj7~+Su8UX@~Qw
zmg=}#boMh2MUxIPCe)p)m#EP#tu4BrRof<nIn}Jaf6;$ftvdHP6T1;NBWh7hK!<}b
z3AJv0A2lvR;k5CY<~G{Z`Xg;wvq+*f!}W;m!qD1D1XumMO9ACAsea>}<JdZpNhXq<
zr5WUZRp?|C;ty)oZDgNMZ}1J!;RN%eIv*@acRL?wWxNP=k{6gU^rOoZi6BP;5$bT7
zPmJ5BhA$J@o1$$LtJY!c>`aQIB-GZI_EF9qF!P(b%*EKIwYE0r^${*xwgSu6V&{JJ
ziC%fh?we^ztRqzP_*Tb!^d+<+Kf^`X7j2KCdz|NVw^{t9tpwDA6!+4;2y3USSiB!v
zMQb;RwoKnCRYnQaw&C`KEM{^d#5vAOj;TqgF=VCe5G>K7(bI8tR#xe$i=10^CplL6
z&1yq)Ye#20*}zL5&oOhplNYy4Sn-G?O|(158%JZ7BO449Q~N?j@_^V;VH+O~3mOx}
z;ge%Jz%Ag}p2l~L3r|d=UCmi0qH205q1MsMeO3sER*`AQG|i=`j1EYyX}1HQHVz9B
zny5`%xQ(MH8qrFSw*^;saUV5-j*QT9S8Z{sQeWz3>Fiz2Cd~*P2vyh9K`OWc7#Wx~
zC49hu>~3*9V|06adVWHk{i<|&G?0uPkq(M&yj-eeA)p52?l;EvyIwG;j29BIm^0HI
zG&^)OwNXH~scp!x3flK=q)NsWf1JV(j;kksoEv8uMan_;;JWT6xVVEE8^8NCazRbk
zhQltpEbo4KTCB6F&nT>aSgEnPyR_)|h3VEC$)@s2q;6Mky2>8h@!h<n51%M$R|{x2
zh1tljf@3!9OXn#f=HLW6?p63kCa;dVZ6@4v-Q0m{?0i|;ntsdihw{2Q?=7Q{ARQ^A
z12c4j4ED-Rb26H9j+xO(gUc12kx0*`gH+yli;WhW4Il}aCe#De!P|{)nXeAjyUQ>k
zVk+Wm<wnFRB(?u@4%zkaM5gARtEe}7A<n2q&@qdONfZj5rM7up%ps<woNc^>Iw^3(
zNo<9zyVMaMtbij}>=He8G~_oR#k;cy(%~T!&DOgn>WZ;44!a#E#hZg-8$;7h!-X^@
zwv#_b)=?eP^=W{Z19^WB+>-p36``EsOkB}zQh%f^0UopYJ5mkm#q%L(=|HvooZ<#y
z&n!}@Uk7`$c;RN8rmhuU1Ca|^@}_SQA^}nk8K?`_?4#`3_KWjMX}?T78+DFTDD2gB
zx09zT-7YUoa<^XH&igfG^)7a2N8UN+(8=0$G>+ro=`u;hnmG{|c~HjX*5~l5veQSJ
zMkdrPYxSk&KZTpkp5R%utp-P29A_NDN@m(;H+6K->bgVqqxm;LbXzHU!)1>q+B%@~
zv+5EZ9hyz&gpCLy@vW3uZ5eC5sdtc?4#p)^)q7upnaw{CMRfTM2OI_rtAsk9wgI=B
zYE6SVfC2w|;*eT(#sL&U(FYXN*kB5@TLQM=%I>$RA0OREVY9KRMZH?k*6!>y`SN2b
z>7e|c>9#^0m#$n08tf0eOfM~wGU$_tbY^k3TI<ph$62e|oR%ay8X(J(gxW756H%e#
zETQ(epN4_m`r=^_8QYGybSWd@xW_%-@ff2Nu_rnb>fj4X70%^T;8J~dF-0j_>}H)g
z&pMNiyXEfTsUtrX(_?)zLtC$%=$M{a0n);oCNVN7Lq?FPI&_F$m}XmP(~<_QwMR?y
zjZNC4!Ak*^W5_VjiwI5WW{T3btF<Y(ha)BG>Si$&CJd6-yuANp&asV7ieHYg#&A3>
z`ZDc9hN%)7ugP?KM+PldZ+jyAdN>hF=sg);SDQY?xoUe{B%$VdzP3T~_P}z&NNVn1
z>7pLmo9k%HG^ouf(BL93>eu2i>yX8FBAsqK*Qr(5^;F<Yig)ckQT^m6G5}nGw0CqW
zp|+tTE>VXi42eVztt8ZGH}+BHi~zmV61%OR-<>IB3xUS^I<%6*`2@^Gcqt_(Nar|>
zi%2Kb6$8kIT6XL%w5ag)UUwDlJFL(Wklu0WQ(})Ts9hiFt0tz~?O42<hB)m>=(V)z
zqR6C{che?=qjAY1UR5gI(>DCXuILi#o%{Nz$g2dZ(Hpb0zf3O~y(L4&_CXN`Pt>{R
zk};%HO;#+1joiaG3H6^J^LC-(G`c^5bHKb$tjEx-*Mu3nwW5;u&<>-VAXM+uaMWAg
zn)BOrSXYON)N9)j<OUCqHhUiW?7$r{z8{^V(dYi_?WEn9Zp*fYM>$gBu_V-u1Ny4*
zt*x`vU36B`#9({#tW8h3-!x8#cX4iAueJ7^A@c-=an8!Q%PC(q=)ucfD=wsjAN&xe
zb9Pk+SwAyM)zvqZQYd!5J|#8Nj|>Mdv{?n3mTqrv(l3;av4HWi66$WUk@f^&yV`J`
zG>gu=i6;>86DWK_;yISyGaOw&|Ceep=D4-p=uu=^A^B*NVbzJEbIV1`jpX!iWG*6y
zY|5O?h@N<BY0XaSp!fKin_4>Q@K$S<W@kE6HDY*K*?uEO)aw*)Ceg9sc6u`@>#e@H
zha*yOA;N@Od=mzndQtZ)FJ9>w%8SGLkOPpNspfe{UbyRxjgNGeoOq#k0|v?}*wI_M
zQC}6Auhg&U?M~f^O${_(so#Gh0-~dJ33Y)t5A=ewVcHRIM-%E)+AlBHXGh^CyD5##
zPZ1|ZlisE~kF6Z5$OMDKrRuF)N|p8t^a)rsoWdp6EhT@uf!@whtLR9)C}<AJ@P!L?
zz(4UCQ8F8M5H@mLws5Z_q3SN9D`D)LwQ9z4+U$4E>W#T?SQu8d&3~>k_dt3cjdC-u
zvyCgYy>=5$<VPxOZE2vreZ4>?Z@QwkL}`OHR!euY$P$ajs%p%;K@}66`WwCbrDrM{
zx}l1x@nnIDvMdqzBV|sP>NPd(nK8dMnxKAN@M-KKX8eSj8PkoJH{kwZn7A-_uOB!)
zVf6yN(Jzswc3O@ZAKV_eNPQqyEusq%e<`76kh5Y22ASNyYsZOp$=xgNu~u7MUew-5
zu`hYqy^&1UlO#>uRt5ib6fI=+*im9$s_1O=fIs(9y|xZ1rExrsUd^Us%ncbj`K{wE
zzavxGL4!h@%X*54q<qge&sZdXD4~|Qg`7c)EZ%htE}>5GrlZ&$8}7Q5n!e4h4?DuY
zD%#O9cI&y>;s$xarWIPv;J|<lS>=X366%g_qmxFU5zh$6cFB@cFzqe<J~6Iw7_IMh
zp!Jt}udtzwwZ1)MK*veuO3OL^VFl3ANiTTh1TzxqbFW9cbubVK)SIo_(iULO?w-2a
z^SW%s-f=y%EBifir*>&h&roNQ7V}9HwMowVVQu;i1kEuedh2GOy7HglK@{_nOWgWe
zZL%J{2x2?{^`t&QoZqC3;WNW(GaY-fOp|{@2kH?(RzH?t7xheQyE;vuG|Hi99S{Fi
z&Xu&fZpvSoBXjyR^gs13;MC5MwQ9=(=110ph~edp0}6i>wQaK^X4jqQ8mP{D(sX$k
zSBd!CJ?<f$@$m`-<jJgvSL=FRR)jeNrK_c-tk{YP$G;g_KX$(wjUK2`gXR4le>tXZ
zqMcJckL#0$>fK9?qcJ7Z-dbf|z+ccQc80B6{9-8bWBl?pPHg7o0vi00mkc6w$lI6u
zULr5rbhSpNA#ftaQ1rV~6W!6Bd<IHguE=L0r&x799V(#f-W781dTvnPx4Dgts!`-K
zg%NiX2#QAB)n&!3Vj}{N?>Jh~NA3h^pGWi7ELwY??>Qa%U~qqWsn5P8Z9+(~a_9P-
zbn~6#PN<tZa&=FJnb{3uh4S?|q0Zfe*7@?Pk6KQCYR+2Hgj3W7-@y0ZolPy~0EM3A
zKcg@Pui+y8OP)Q@HE8p=cZ1cgAp_OmkF1>@AGzC!c<lBxP=4(TSE<@F9@Jm2*IP~{
z^P$i1>m6V9%>KC=h~4A7y7vKJj8rVMW>m!TW!YN)a57MIAnJOW;LQ>$&hwV=$yKot
zV|zIBY0rC$jDNlmDmcM-bsss;X|U}+2A?&hSFqOWqi~CudhhwrlDc?Oa9H*QvexD$
z43*7&N#8Uw-^$ycf_mCFNT}6lt0ebSm)fo{N1a1ck-4kqxvSTXfDVS~_Y~A>_u5?p
zr$dodw^{Q&OFOW1jIWJ6XgVC6T#@6sDIMgc2pFARB#(YBZ71l_GRkdkdH%nR0k~6!
z2{lk3Ca{Cjcly<_^!_lvMx!2CgAZ{;-x*ZTVWR^&krTyNThUFBIC887!&>dEM7~)@
zP1eV&EnB&#fMt951b5UXY}M0y+0Zd9@zkQ$Tx$`#=gy|X{MM#7ooNN47v5&gW|kfF
zK2mU;sel6&J>_tyb!D4bHT{cPRMZ87#ai8j`otYY>ULq;+q@h`_m1wF$)+3Wgok<o
zZ+Ro&=j@mr<i?S(=Z{aHm)rG`N!0YT-Q>$VZ5*F#{5U9*wQrt9mPNTy0Cm;-<hmDq
znz{Hc`q@ePcwJk&I_G5>W@d!tdSqlHD0rMuXMHSK7_DDn>~t-+-C}r-9hJ1=b(^y}
zN1od0mHW9v^ktOx0w}una>*R&?1(#_ZJ-k{D|wO15YMUp(!8vM8nGf*Iu`p@o9Tc&
zZcev@A5kfHKCRLVY_T2pj;bZpg*3gGQG_|Bir(zaSs(v$6>)K_jmJo<G*_|EOs6+F
z^6SsU;cA_3Fh;1Wk2BM-K25LQq($8ry_BMG^2h##sopI}rrL-_Ddb&tIt)n{2)Xx&
z)aaw=Oue2OO^ipamHWaBSK%z2o8;-*mzQKb8@yoDH?`26q5M*Y-gj09=2AD#Tu_B}
zH*sl=*@ZJP!#(v%g!Z)6Z`x#(K>*_On=wpd4aYL`8rI$Q)hdNV@Nkk<%QmVi3AN)x
z#D_hN*F@Ldu$pp$Gj|6k<(L!y5{arsH=#G7*nMMDJNaR>b8znIv|es(vy+3mQ*YUI
z%PSPqFiA`94d~#8z0XuTWMlH3tAplWNl|DmY&!6Rn-#hbK^1%2-}KkY4s$)RCDdqd
zxnfkfM_vh`L-`(Uqo!Jln}r8|5X#3wC!zlER8FviUnM`>qiJo1k%jM-&(Ad&m_MM?
zs)g>po|tZ+_xa4N74SlwPb=fF;ILytweezs6-`HN2Bl2Q&s+;?M(+gjwav=ni}=lJ
z$H59k#z;GK(5Bn7WfaU?+{>@}_LR>|cdWT^BO8GDtpaCZW4ANXe34T0c={dhi}~dV
z&hAfj7iqJ8p2h9*&Vj(ZS{p-Ki{WKt33Y%wE*R@chW1Z(6;>_4q|+&3cePO%+}mzH
znH9tez;@?`t8xfMW>1IZPTu9e+V1wZl(Ig6d9mmY+E(cyS*pwFWODAw2p$<JIrgCL
zk8bsLwy2S`Aft_}Ok?!eiW`slEJAEYnQo7@(mISDIT&tkkXNTQh~!ye{4k6hi{j}x
zCrVdrtY13=3H9ke=|yHbm)O}hzLnx}$LhdV6V03t(fPV>)(t#nx)b-J`#IU(x^m%l
zMV>v#KROd?l57&$2w%zt(U-kVonKTSpbPC%U#uqHl0NGCXFU*Dr<^XY(A?5f2A#rX
z<^lzMY;yxSo510$_RRFA{aifll^ky&s`PSjgD!s7Z^I_kPUPd+rfSm`-fF&*%_kui
zI<>B9&3OEU<3VTSoe@+!UOcrnChl7gDx){93V3Tko$#Re+Tx(dm|)d~%Y7LIB}}}`
zyr+`>b~}f^LSYTVK<$r2BB9Rj=<t_a+}RO~@YH8QEni4)5VkcpW%t7Rdz9|cg!(AP
z1m)lUvszNjnY@H5rOPGQ#kE0MwJ}}ARrD&R*kDDmlcp$Y_r_Zrd$-4xP@7DVxs|m%
zKaFqJv<GD>X2a5GcmdKbT0_2)b*@N&E~+k}>x3$M@SR0<z1}G@0~~P!>&&VX=$*Gc
z(=DB(Zu7^rx3=-uexkEiyfew4{weD&5==8Etv21!U=y+l*0{UV{vVDqs>KwsGJdUI
zga0{qd2QOD=e8c2;niX#5kJg!SVy$cHE<O0<qP2w>fQHx(b+84Dj8;Dz4ih|L=ZwP
zqKrN!Fa@rTcH6Gdy2bX~p5l{ZL`y{Nq6+1^L+S@!{MMhaq6gL!>brDWXHUJaib#l_
zvEt9Hs6Xg^<(3ikdP`ijUry0pdk>e&9zo~vTRY5+*6LmkhJ;RWG-Owy-{y#ZrbL}*
zj|+j1FVAV~^!5kxD?>v4>si{FjJ)OkFAA*A&8DX{XVk^H+f6ZJYs?CNY#^b|$UQ?J
zcT$00@xkjn6!fGI4JFhMKJ3MTR;+RF<>|ke2~Q8bzfv@?__?9jMkLga$e+*sa!~;h
zq;LR9%xB|#uj(2f(e896)INo57_6A*noz$e;4G{alx=E{datyz_>RQyf?Cl2lsjnj
z)j5F0PDRBkR}qtqI7LO2={2|T>nIm8v+GF^rK@S+y577pu2`FzpV1=vx!6dVww@K<
zwoKt0>*R41$s0MZ|D@ydMH^8goT$H)Kj`vC<hYZQslUPWTJ#$m)DCs6JA!5Q$n|%5
z)IsijUAv%vA2+d!zgACNk*h`Dx1-}^8uDI9N>FrA_eya=X~%fDxi*>JNhO!fe8_}O
zM_G66Qhn~!_=w$qcSKdYmyEl$sIWFY$NwU?rEfy~)>Os?$LLj_X|ni_&JVQBKz+8d
z@wu*FX*!rTpmPtOsWa}0oF>e3R%Q`>56(=IdY3SvPIq@Ln@bmJ;HVdPYF`bz&(>LJ
z=hAD}o47l^;f8k^z>+PA5G(1uwoDg!d+U<Wy>Ykj(6?wj?80pePb}T)Czfq`jFEL2
zl>0fp*l9SbNv5mZ%`SRhMfK*A_A8kcFouiqt8J+CgrT%h@?!e`^eiP#f6=G-uAoIq
z(UGOEqYI&i{$4428fYE*61O>k+OFQF*MZy{aY|k}iB3#7ev`As8fz;Cs{4vK-dX${
z607@NOf0k*&^<eqVq)#J>T?PPm>V_BmmMcAqEG$JrV~>33rXtkd}nFoOGke?m0uPx
zhjG*q^gZ^J-hojGIe_o)V4KZ~6ZbKjOZ4jQI$x4sg3&?N;~_Ggg?~*9#<9nZESWKP
zg_r3u<79N^d@5CcPb%-(uES{$SdU<}y6#3kp4p)?TK1vE=A+fAqF!t)-uZJ;{ekMt
z|Hi0(u_LMo=NL*@w23aDj-oAcv6ECU%Ec^b=&qiKQy-nad+eM~I4BUM(JsNsa;ZV=
zohk9BHUANvA0&QmuSlWmdMrQ(iRkJ~de757iYwOrJFLc<ny>E+RQt{pH`!cyWNe0S
zUTL%N-x6)1@3+!1*e~SSw=&G0<FkRTy4IiDFx4j1ZC$-=CA$_$IxR<^J$;4V(BeI7
z{i4=qUZl2nox+IKNvM0>Ro~rumc6!__;qx63NRz^wEq`kNo;mTNACX7$6cPGP^|p~
z`xyOp*;Dr2e9ZqVx!2J{yLV)+4%dg3rkWugyBk)kCegsu2g#=ykI!0E6ZQyR=}^nb
zD{x2gqONY97>qjXa)1A{*a?C+Qh!RfoEmpb_0cD3@>3~*D|(qq-{WRCeBHZu>M47r
zhVfF-k!~Fvdk}Tq+%=}TsO;MB;G;6M(Kk!o^db~RPZ)a7_T64NFWhrF^Mkj8xj<ei
z$kWkuvp(%*vSG&rB84On#s|FATb@5}yCT|kevyRQ4a!He$ozlUD~9dLN)7cw3x)y9
zDZi#bAMPRbX8s~N4u6;ytT&T;Y`?Xg($~Cp9z#beSK<SoYDC;8JfpW#(wqBR(wi>S
z1_~Fdv)qInd0Q%qAHBSQuGuM(jd?R9ZH(!#eP#AXFTmZHP8W~qCE2)4M?>Dl!oaCg
z{;Qi5zeYaix4wAUG&<%+=R8{IZJ4q$O#C7jx=#5&xz-|j`ZJ;SY!ZdClMs2ccy%<d
z7XBZ7m%_VMIR8PfFCiL|P}knRA~z{_v64`mY)NmnMJ_H?;}I>6gdo-6XTy5}R?@ei
zZYcEd>!n}L#ZE<Vw9&`Cc=W-9F^rZ*XChht6#V*75e~GBqaw=KaO_PnH%Q1zF?>Dm
zfP7K9z1uP^_DX;bRkE$<q`v;reur2!d?o|jPBOouBQo^e*Dd??QIj(1S)*dFzVkm;
z^sC2ddX0XELT%;l%b<4^XhG)9;@wU_Fh*7&GhGDLPN1>=F58^g-v+9Yz5Ysek9lbc
z^>=z7AQJQ_-~bUtZ8Q7n6GU6MT|er`eQ1rK-xirt;BYrSaWCH7p|(7zR8`Jvos^!R
z%B0&H=z?Q)!KNju5?An_L$CMzH%GE$)T@8|#Cm{g;ubXYI;T(PPanSRCe@r}irIfj
zsNW5cLk%mc>$D&F5WTbIUJh0-%Lb2{>pqr=AQe6>LRS~4+h`+u1zxW*rZslt(T5XO
zI1t3%V!_q|!l#AUDBAgtjG)*>rOk|-c;d523AGnpEAii~h1zj)5wV2Yofg)3S<oNi
z;X7*@Lmx=Y^YME1Tbd-yHW9D3rZ*A3{f7OrzOr;->Czh#Wo3~MtR&Pi^uqRb_Pu;H
zY74#En@8s=%<hDmuz=sOKv(iB7GvZ_miQ@&&qPqiKd#@N?=&R!Me5T4*4t|8={4|<
z)|Ps6dFnsNFQY>S`A@s$_wv-T+%ukb`rM{bT;d)Rw+j}_qPs2TRl**tk0MJKxVs?W
zGhwMIE)xU7Q}i;4gqpgybMw2h4KLD3n^+$M9jb1nJ}PD)uV8;ttB2;<@$OJB9*OvY
zzWew-FUF%!g8!DxCRA1%4#b$8Lob3W*w>`Hrq(V|Sl6riYUq}FF?zVX+n!084cVJE
zl6l2-h<{${gWuAeHM6O?QSF{aZRTsOI7CC6#*yn{6Y7lv&4nKJUabzb%U|dil=;*H
z4QDm5ix&(q_xNh$z95lMlgWmgvB|dq9YxKKJ5!c_{8}4S%)3_Vl-zT;tp6@n7+id`
zYTm<3y>W7hH*v4>FYKme4HSV`)~i73cAC%=>Syi_N!SQM6{SQs^u#_@-nIW9^1B{%
z5MXpSZ`E^8xDk~vUYSq}_4tU+?!_38p429?DrKATw<XjAMP1~+!oH81w}!L5w&D7I
zdb)hRkG)ooOxRWuxUMpH-1eI*qn)Qb8t4?d)LNud?$S)l+_Ex!H7TKn(4~5GXNH}*
zYs_}Q{An5bUIl%!Y!rVq&$|@QbYi@p$h!f@ER`i`7szTKI@DXVhgR&CTz&?MSks$L
zCbeI_cSIv0A-eXimhSS_S0ZKgnMAr$X^GwuVa@j)H#^7Zq3%|mw9e4?+~A8%`bR3=
zWl*T8h3@vz+ut`#&8d8Zx?jG#ZhDL-3%$}GGe4W@nADV=iS9Rtdft`mT%v(O^$Wdy
zpidP=+hOiAkK0jK4}2sF0A2L&PU~e!kSzXA@7}?aFl-khNiw%al<LvQ*<E-7kr^a>
zxmbL>5X(OUOxNz*Yj;TGnw;uY=(^wLCc4FW%CcUJp%puNtN||E02Di>ion+g;FrZ}
zGxliuQQTq09JpeeNp_RIH{EN;4!#LHEUG^p!A@nedr<tcMZcS?rqXyc6Ej~jb=AM<
z#@$GGbG;W$Fg+Y>!F{`T(IvJtMa`j)J%y{g=%MEC&~zQUG|3HrDs_LJ{evELB-GT%
ztZr2<o9>uJpSh#Cy{t^XciL<|Lz7Tz@mca%#nhL|sD~b*>E2%GmJdk=7Yhk@PP{`N
zK3-bnn4`LlmPh7AipMD07`M*e_cDD{AmSVFOyGPuaYS=gN9+>xp@4z?!i7C$y2Gcv
zIDWo@odV+_h`{r2hao7gt=TT+&dKwq$vmeVI>IkkQKTy)o}X0(CT3T0SoY;)lE0Tw
zhkV2O0JguFlbO07_9DNo(%g_ap;7gjEW#X+|3a;6==cHoY3Af%_)W^Zm%`D>B<o%5
znb)7PYg6qOt0!~AQw8iG;JXG1wRX;@5c91pRr)+V4D}a;d7+zod-RZD6|J2ujU5T~
zgc<(9O$)Kh03Pyh7qwPm&xEzK`vHW`9;hyONGzdU9LF-n?pf?_)X!WmC$N;)yeEFF
zF?Z(efar&U=^Y+thq-X<otgP+Sc_hW-n*fpv#lx9*n<}&u4W>rbZqQo7tH;dtfuL<
zPp$kEoOWML>+Y68TFII(IJ%o)6RNh${Y|Fd#hB^-%bd|qdu@Fhe?`|?*x+*Bwc{2W
zZcVo`N0kz4y+=!xRY^4^dX*mC4WWM62gXaCq1SG7{A!MV!_eq!thRSK64aQkR;&7W
z+=cYQ0tTPD>7_hAo9)qPf8B2*N9}5Natw(;tM^gj@b$@S&4pX7?c^JID-gS!4qHc-
zKh_z_i$733r6b0AWgF>Od(KS9iI0<$;la?4p7&C_tyA<=?t8Tfb&vb_;EHx%LY@D*
zm@H~F&GNN(^J|GKs1fv8W$JNqsni;OCy(A9hkM!fdp<8E`1r=XbUKh7@!aUI-?6qA
z8Zynz6r*nGNKemn=Ym^YEc9c$KX6s^h8=Yb<sufCzE$=&?$m;t0Q7Y%6jhTLkNR#u
z*)cQUEla3J*3>Ui>9CuPtZnJcFqlE8*WOadLEDsER+ykq`-;ryw$Ds^OaHCLZq=W}
z*R!@wJ>&1~^1jWW{;^9Z?COvyxI)_sJ$6i+iU_Z$cj+~az1#H1x?BW|h;$j`66fiU
z?f@*ho1)?E>6RH}DJpa_3O7<*op&c7&y_pPbbFKijIg$Kb@+IKY_O`0^ov<~r%?Sg
z@<A#7l=Jm;$zska*7)_Ey1I8SQ0$?3hsHu<i+IBjweGaCGVZ+4<>8lcc#^>>U%Dec
zO(Qz;rF;6~4&4$=-yT*&yfJ3XdhV{4`pK)g`VxafU-;6|Av)u&{_JbC(a&(Ya8dEt
z-$()e<Gz{_wM^aFq+)if=w|vmtc4DR8I5IZr3YJ-i5@eLVZH8+Dz(Wh(SQOi7k9lL
z%M?wGd@;S8Iy%?-Tib1<$@_zQxpUK8oeQVB88g*1qb1#3**YsjclJN>*HT5_;$1@L
z`pv>itx0bL)A^TCwiT+G&P|0))Zdp(sA_lYT+f!O?>!~@CCm;rhkVptov?aTg=nO1
zd!gZcu4<s>>ei#TWOttowS0+?K5jshx(-^Xrq6SSmW}(%#jv#Yd-f+fkUp<H-9~iP
zcY8BF{WXew78}vA#~go7uj}v(puZ1Y>Kp?*borxExMMD%9{7Y_U#D-kQZzx;QDN!2
z$oLuC*^zCXolw`Duj8KDDbis=RdXu61Cic;e%RGt>8-=GUrJxmkh|y97|$AaF|Lh2
znNUZ>m54R@KXyBfD{LDh=104K8#IW)i&|T9Fv$mwKMoLD7Z^~iN35aqzs214Tpx2b
zL@jb=$krMAhL_rQ<5ei;tNoi`aK{H<QN8D7o6@mU9<~3Dt!19^ig7c^PDZws6Y6<q
zKrHi3<gAh-mYHkW3=9f=Ma_K-!0_Us(18bc{9fJumKZ3nL-O0uKtB0Be)ZY|5<hZ+
z$@M?-MQ_%~jnEm_7*g^#JYAsts~w#QRYTh+-uoNz0hq53%g^(g%ym#0F1YPL`ZPJk
z$K_D+LpSJ=oKFkYUVcckbI6E<x}3a;rWSkU=F7|aXb;uI<<$3cLjkx1mR5Q0OAmQ&
z4>|7we7u#nM(oF1M@FyeVDsgFRFHhoTj?OV%nFf6F3;z=A9$n>$7(N_m2hr`j)6|h
zG>p>c+p>QSZ`qI9K6REmy<_C8XP_QhN~r&+5;M)IgXq%hUfVeR8f|YQL{`jZgmobf
zrPzV)ZxcD7B^Z4N*(^U*9Zjpz<*oX|M*PiEwUj<LX(mr~sr$5u*=Nn`jW@dQVQK9c
zO1G&RZRpa7_5P`i-}kIjLyFvGP=Qt`_UH^<cQ?bE_`T_`3)_=d$hE7{+(qB!wgdi1
z+STPfTYdK%4^mFB=kSz%kv2Nf_1HSkG=L0<tO)W?igb^MeNCEzF6K4q``uecd4s9y
z8uDN5uhCjoXu2!7-_%vSka1__)inEBo^?MEf?(gWN#fhSLrKRmmD;gHsXl5Mt^VrQ
zP^yt~Y`iP~VRSm&L+dK~l=x~2AuaCFY5Eg4Wo3FS>n~Cz)TTtzEe__bqSUx~>2^Nt
zrKVD4+Z9^d9;++!DdlY`MFnbWqED-iA-WnJmLoW+v&{LxMMOSsV}D*GA8q-R^61_X
zRYs*LqN&UOqW`d3^*ZG@G`DtiwrA9H1oKVI+v`dw?xO$Jp?`hU{3qzEU*=h<AD8N!
z2Px;=-IRKV5OP9f@vd$MsbBuE{DJz{h^HKRPyBSM!-VIC6Aq;C#oCH)k<QH0_eQe|
zPhM<UnRXXwfx9mWkpo&bX1<j!Yj>#PYbo!eqHm+qR+PJso6cqOZ+Zt|N6l(PgdNm=
z+}yP~$t^jPK8@BodmMeMb(Fbxa7Pjw%k@<P`7OV*S9L7%vCLS(QB31@Qek%=Scy|h
z4zX-YwHm?j4PjG=Lki18<*84C4C<d({$^v$3dZ}$quw%)NQ|ej<4HVYX(KtSZX?;4
zV<w-F$a9(=Ddl=Ip<1Z`o;y^j5oRoEtr|q_w$ifUUvSdWIh$_n(H|+MIhi>cO*(0s
zXBKMeHIJK!coM3adW=TWUv*+eQaN=CZL>Y)Bx|o6{jF1N6HNM%<~G8tY4~y)_1?>K
z(}*5eGlwugB0`#^x=Ytd1M50RnK*e}cQD@+rp}27h^|R^kTARc@~di&@Ey0gW*U=F
z(@0Is7G0zTsCD8HdIg9y(u^N<xNax$bw9NuN6u<I<>(#B&vZM;o@~A*)6^cvQv=EV
zW#~JiGnzB%RL!@J!0EqF`)P~Oxm7<ktw9gOxWVXOf1<9~GgqV72<JaZpaVSSJrAw4
z=1f&*e+sC0xoQY?Pu`KBey4wpm5{oHelnJ5ZvtS6TGG;(ZW)9N8D&yEx0j0CY<N8B
zVvgl%(RFoYxwe`dwN9x@5?U*NNT7d(BWBh@dPbu44XyUo8J=`?2OdeR<bHi)z(79x
zv092gYt+$@ZqrA}8|W~Lb$}*oX+@0TB6{v!)3XKDz}9p<YOAx0mlB6;TVM9tX3X$D
z)cA-QP)|<M+B&UshCZ^ZKEac9x=-AM%o;DVZb*t0+2H=ov|4L-tr|wktgp6dSEmy@
zkqb?pqep8acP1^2?fOx=EOm?;=L_ES*06{!bTdUvprJRmbsjlLv_bqA(g<Uk9`)rA
ztJn0cq%D;>w?E#VQn$m$3?cO_(SniaP+J&2-I+nd<^mc4x)D!P8oN$?hh}g--Kn+g
z9TLab*5>9+gWh=>-Ar3aWW?23MyRnI)~YEaDgEZOSN~Me&zCkP;pe>Weh6_MnGtUF
zWD!vX`oazAhB1w%K|j|G8manGWjQmN`SD~orp)tB8rjSu^9Ul-I8V1D(hSoRuTUnB
zVxub`dfXTdN?7x%9X&QB)SZ#YoEl6uFcso&Jkiv1$(<xm@)-H!i){N;iDQGPMBWcm
zwGn-$?ifvoW^Vea9!{8rzPG#dS+{1*x3Kg*x$o0hv}alKuZzxzs1{9h=eoufU88zp
z3U{EEE}gd31FOp+qkf4Jk*-4P^=!B^jR`)YlOfLZbT~kZlzO;K3!WywIUu36dS|K<
zeM5ucU5!h;kik`|V?#atJ#lzHwN*(UHSF^eD2NTL(%XdOSVrAg^F_00#)OVZGYPq)
zE!~ijGcl%LCv@!9n%#MJTb90Wt<E6xu0MtbYr`+<zC!tXb~b05^z^>-9K_Q`k%%aR
zJj{*gQ#6rPDWB*5)km69?Y8XpG26;L(`{<bP}sR_rcs?tv^80}s<^SKA)U<#bt_nA
zGQz&9T`mI9)ZLrN_KTj^E-SIq?5)3|S16j=>~Y4S!`17b#FopMkXC)kDuNE}>uyPX
z$eh#3b@hy^IOn`qhwA$u*QR!L?qC}E>GrJpl)7!Z0p?owkporJ+rB}d3f?}V1k=uA
z3rjF}^F;B;zlmd`1_zy{O>8nfzqvKtsG9$cxnUckX`M2X1byz_aTpa1H&MOvnMlB@
z4)sS=O-$!k>aXjxq_eH0Qkp2-X44b;+*$`MUa4S0)$8W*FfmT`^yci)Mjc|*t*=#o
zYANAKpTnH$5TAju&2&#&BY4p7yU-0_TANAuWX~?4Jxp2*H8oVxcv<=}aj!4FIGX@H
zWBfwbZ`QT+>z?$G<LHDOsjdH`<!QB6o&PuMIPKBe(J@~=C{;}`*0|3*UT2{j=?s9N
zRvFYOhr52$7o!|2&4%2ETta@NlbkwZdBjxiPCwegW8T23Y)#Ryr$wmRh5FjAPs}1<
z&kKz6h4G=zeT%!^arPeRg)>5G1~9BuyX~@^QA#F=oOUlyN4yXFfW%7@{ob=&fgT7K
zX;rjC(%Z6BKcR6BclN$dwS;w_uwB&m2uw_CA8Equwq|vRFIJ;s>fz%`WCudmc9^fn
zW78cO(z!O8&a`@{bEqCuC)v~Uok5J8R_@{y^U&cq#rzlQ2yu6(Q4@RD`8>;M4yo}P
zq_OOZo_b9Q&B3kBmF-O#^?R-7TE9=x>KZYFv@1q!r^7Z~8sl{i6LpOG5&rrpp_YC@
z?WKPH;YiY&j)o><-qQ_K#n|R_M~C{3-wC+!!Pr^rz?ag5glUUN9b9ZzxC7<8{EIDZ
zWoH|$|6ZYxlW~16(p+q(FQ2_!4|i6p*;zW^MgQgwp+iJ)I%>(_7u4;usO3;*?c8AV
zORL^gXQGV78%s8@L!Ij84r5nxmgi6GTVmI_8rK9A)ML&XVR)+jJ^P>ILf%X?q_`RH
z)o#R@*~UmCt98SiDO4vOD*bE+(fb~Kb_#Dlx=X3J9(d{*p8m=B<{1469Y#H(bMPRo
znrujq*8MV-T*+GXN1A&zGir4Lv~#&!H$oee7kuVyM}|h4PBq*{qDZ&2w9<`M#+94U
zl58f&MWu3$l|GNzeuxOctkV9j?N5I5v+6MvY-yjbJ$>|`dj4WEa}obYJxjb>5kE%O
z%B=CoBzHDs)n6~hd^CZE=kp#r+V<}cn;Fql=%;oIOUc;lZthScKGc#KsZOTqJ*UeA
zVT|%c`J%v+Rzfm(51&rc2_2x*>mT)MJ|p1;m2S?5M{UELVodZ$v18Z{_pFf>JVupb
zZ;9vcxXwIK3zOQS4y9Ebjk774_EtM>9-vht(p7p$yMxv*FJZA%dhUoi%o`U@yy~ej
zdMYI+cNTe;9c0$VWg41hr<>LHNkylVI=-d{zP5R@O+!4jR`(qo(I!1Twmo8f1Usnv
zx)En*)brdZ*UJ9jZ1_7lKIKU52S<V&FKdg&-)b1IXY6J=y=K1E@DO<t5v!nD&ZMY`
z_RaUoWE#mR?y!vY(MB0|{)it<2%_n69esg6XZ^d}rGa&??Bbx?A?{fK^m(p3==&`R
zwV6zD6G+Uvk<!5_(`I2^(uO7)I(up}7H0v-d!*nHnPloY0vgqJ8q-A0?l#k+@wieE
z|EWWL-?Pm`V<>r|bOE}K@fuP_30BV$kQrY^I=q|GY-biX>Pg+Fy3fbCsRXa`MHl_H
zjS;tm79`I7c!4}EdshGnWl(?mk8WIt(`Nj$cm7WHqDvonEjL_ElZ>CKw$=7`q`Kto
zTrak3b~<$-Bj8RFDH)nRG}O5J%otwZ_udSTuhWjvn5G#c_Zy}jaV~?mSsI<VF=ENd
zy+X^;GXm2(>9U$kJ00OprW;2$rrWf`cU7J>sBMvHd9JZM0Cp9N3q8^2qWnis7Ig0O
z7yW7Ky1}j%(K+f=5(Ye*k!p+LyV*^we?GEAMSS2*7dk6r+0R`~(pQ3YZ4|F+ItlZQ
zb`I5vGW}GIRHqftwT^`~wbAT4qA`!8p)VHSKu_n|SYCTHtwGw<NSd;&Qr$%h8{ZLM
z+jE!1M~&L8fliMi4G#Rb{o*}WsEeLIw;W`Qx-kt8I?c}=VAcnu75_Nh6s=t}6o%!-
zD0qc^_dz5V?Ob*`yG2c(;z;`o<*&-HCSzsjWTRH6sU#9V{z8u|ZEGiLAy~186SUfh
zrkIrH0o2jlo7CSvp3pMARo(DUyA0e@heY(G_-U@+Lsl@M=0$Y6OEsfNS3Yy?uXi~z
z1m{Fev?CNst!^UQ*b5V!I>sAWai&Y_;_2ENIt%rM%>Frty8h~#t36|L3*X#~)_v^<
z8pp!8`;FI7w2FL{W?2Ug)!v2CUK*9tcGZ>9eCDL2hWdlrX+y2rN=qwC0X20iSralQ
zKcz|23<kT!Imhz{H8&IJQ-}?j4mI2jYR`=871DB=h;<mIMVn7;G0q|#^1RLW+)%cv
zXWwcX*V%5oR*D^wI|vutv_C7xZNf-(^CB^ky2iiwJ;G8+sQ#J<TSG@~^hlkcjc7#g
zbDYoG>*!q*W=3s&X>MSIYCJDj$ElUH_3Y*8Sjlz2=Wan;)c5F&2+fAWhVD0fuzE0-
zaiafo@<noWS5HsYHRI+4^Hn~NOr55MfN02bq&2eSd{=~8MV4S!jTfiQ9qQGK?YaaS
zpy;nZ{p+KaAF-Mm)vQ!vy4ltEIc4%T89{W2&;I30`DaP;;UQlT89;u%v{-zfPO;_x
z*YLk-@><#U_~pBME>>T<qv!u#EPWsU#T1>|pua6DZMrq5V>sQH(?dATSN;{I^TwA<
zue}@o236U14dL{sobJS_-yUDS{`3DDes}GEbdr_tlbn9R>FSehzAvwns%`#LoIcO#
z`<(jtH*x-7IlY6^2lL?j{QA#6egAj=*~h<TisgSfr(bZo-qiT^KF7bm$muJbzQ?Ig
z->=_){<85u=5}pYW7{``(_K0B`T3$q{MDJxcRAgFQ`G0vpTfV_b2^RF*_`_Li#Y#q
zPLJaB<{rWaojaM{U7S9Yhkj$NmE&wq+c-U#Q=fmo|GRr$+44U9V(Iz#4{^I5=kys)
zUs%ER`t*H%{pT+m|7C91+I6;{*X48&r#?S#GX9$U`-Z)Q-?vEmy@l`hkN@n;$N$}b
z_VEwocK(~wRqJg(4CS<^@SpbRZ;^-oiHuh${*td5{@KjW-@Nv&pQpXW;$OjZujlk8
zuRg!O{Qmc!zs0u_@a2N%Z<>7SSq~dIoxy2)9{s$L^Izxm15Vf2$Jz;BKKJnNk8=71
zrzr2^4`({HobJQvfqCecasE_Jr}q+ms!001g%3T<m-_O|hll)?#Xp1Paw(@*a(XSN
zKK<UtN4xT+K0o>JkpE@lzrb>PlhY44txCs_uaEinP5Ji`oQ~-s{8FZ~HmB=yiu%56
z`TU;iUu&9`$7Y-k=G5m0_&0F5XE}Y9)0M@)-J{zbKW{Srdz}7@Q?$qD=gY!>$K&TC
ze)jpnxX73Ouj3!VdUy<{$8q|*Jo@<&=a)8EeO`^zwK?_W+1vR2x!wVs4(4=6PIuvS
z0;fKID_eeVrd!GBBu=O2sqf3eukiSpnuni!;{y4<ypW$S{TAO!;H#34U+>qgKYadr
z`?=Wm_clL1{bKq1U&H^p%j@gT-~XDveA`|t0beii{H=Vxm5-JH^ubTR)sJuW<6Hg6
zKR*2NQtWfF<EvQu-Qj=T>c45GjU(LGWYZ@&?YFOe_W4~={5!awA29uaoci>Ew-Nt7
zp3{k(cE{g?T+e!6GXCdWpWhzv;kRe^JosC3zAq<V4mam1-_!c%x97*RtX}NPX&a{p
zbL!*o&G{)#Cvlq2gMTUKzsc!RPD`5O_3=Ue{ZUSz;PgdKeSSV=I^$+rdUc#m=hVmF
zg!6j~zq|hG?suQx?(qHJzwGkG*7q&Gm4M%Gc>cP{2YeyzZT?VCp=q)F6iOF(Uw8V&
z^4Ht=kXxZ?vHTQD7kFPc`o;27EI!(ewAk{!jSs#GO^fBHP`beTZ==7m{H|<y$gR-y
zn^s?Mx2IV8#p3(@_GOn}+4_2#|COazY<s?J{9{|}y6D+9n=a*ampSq4uTvQRcn^Qu
z9>PDi)z(|((eK0b*XJ}}eJH=2>GT%<Jw?+0Z^u8U$oBRY{@TpPcRAgh(?d8thV=&e
z>5nJmKf!ndSfBFg`)Q2#b-_QA`MKTWe|VnpS1kUeO!wOVXYb4dte)OKe%lm^X;q0P
zC8;o$WGM!vBupwL+fXRNP(sK^6eZKQBv~32$~p)|n3f+RObXe@nk8RjjcmV}d0vmc
z^O!UDp1JqV+%cd2@N(Xt_w$_RJm-8qcWDgxl$p==GxZ|5Ur&Um!lBUmj|=?8Es0fs
zG|$tcWFMY~T}PMx{8s<<?1TDWA<pjC+xY&18}My(_|ws^hMISs!#^AScBsBj9DeoX
za9w>`m#shE{`cr}?~A41Nn?aNL0iwZ_#*W;O)!6J&w6y7UlX?pHlRPr@MuTB((zws
z;(ups`+Ey|9@PB%I`Yr+^gn_BIrzMZxAlC^yvJW6=VBgQ46VN@dZhl=3FhD3vmRY%
zCULjIY-szV{_`UAzl3i+d=GvEZT@)se_`HzE|v4p9S(rD9$$YA@<f_H-u`Vo>uG|2
zC)mcs+y2<kXLcN|Kb`rnf<wp3zFh+UbGeLfg?7F%QO4gv{08_n+zdmP$^5mT)|E+p
zww`;dXuh9fyxzFwGYxn3`|tUq^yku-)lkoeE5AKAdQK)f&Py-O)hKu<z7rk(KKM?F
z&_5jCNO&RC`AmC4zJASf8F{tt(;fA{gYSE|88(iw|0~b@@$zq=4$WVWb-LDTpReJ@
zcK^cp?e%EmgM1}BX#3$iE}1R-&uvvVzwPJ0ZT)ZaKBwCi^1kEaD}~L+3GI46h>`zW
z=CS!VJMz2ywW+(2ssA%aeqaAl<h>3qAa5?*nLh36=$FRT!ruzEhRfk9X#1h@bC^Gz
ze=fc!p`Fj>_w~Eh(c7#ek8vmZ(#6pqn@{_o@wVQ6<ed%G_XcB^|Evi87gA?7oC{aM
z&9K&0rQaWyb3M`GS4LTXtm5tdxca5@MeCno_Tw4GuKc>sFXPjFZs^!=`}$zVwtjov
zjsw4R!1hJQL4Sh&6m`IL9`@%xt#`FNpIgF*pglk8A3@wed}oL89~US8CFC6okI$5K
z41~7+Yw_I#weCwD^(UJD7V2INSFp~{p|0Z=$9l4(j9*9md+;RYJ<HK=U%%%4ko=l=
zgd_j2`1){tG#m%@Jh!7Cd%^=?cX$Ns3H4mt^HbI43%4Ha(>3%fT%T+|^ts}quixgW
z?(wnihs|fl(e^vqe7^Gse(8YiyN;`Re{>y6-}Pvm(l<WQ{JM@<(RY2Znm5usL4DGJ
zc=apZ{q@ZsZ@=xM?|hXV?^|!Y{gvI1Xy=c2e=0ivdOp9*9WS4QAA>)`ovsnRGqm-&
z;y;cs{yXL$V&-2JVZ6p^{Tiq9+j@tvj_W7Lx*mla;h1Yhe+atbpC^yTKTf>$--OTC
zpY54HQvX)e*%V&KI&XHYH_`kfsry2BF}w!a{_8&9!F9XOi&*y($NK*uPR~U+zkR-h
z8{2vVzjQ?VkZAqUx|E4lU!v8ceNrY`eeteG*RAxOPvevo9q&6|;Fk{Qepv?n3Hnpi
z0X-MNd8pj;p!=Zo-4BgZ`o;(T%H98<|5dyHAMv^ExQX(){X+O5wEJ6Le>d_S4kMlK
z59-r+tuN0}U%dU>T_=6A^(=GLqyC1(je}Q1+uwNmwT=PIe;ai_;;27b|GY5yM>_gq
z`+GfkCPS@zDPvdvt9pJtC$Z{>=9@_0cc6c}Kzkl@9KJ~Fsi=HEQRlC)9_twkUFXNv
z_X6>&;k(e4-=4?H&KGSx@s78BwfkfHmuP-HSN6WK_k*s>t|!{~_MB&(?_zV#?R@&a
z+QoSL?YzG8Rd&2@y;a>`+5L`o{)+B@<4N*<a9_9|JQ&(~eEqf`c5L(8>vmk-{a>>$
zjjoq{YYsa?+n@6KxAn{)iqLQO(~fQZ_PQPa+x&;n$6Miw8)TnfhIYN`KOFy&F^;$M
zX<a`tPe1Cq)YQ4wQSY6^eU_l{cD>uN4!h3z=(^5)$9grsIoI33zEJxXX})OVU3KXC
z?E3Bf7H(Y8@xJo~e(8W~AFF$R8cvqyZ9c3!MaG?=?T`91@wbSRzn^FRs_yUTx!!pB
zUH6IV_B^QWV&In!1pTomq3phBzigE1E(ZRx`&!-lW6w!dUw^dgi8emo{foA~XyYq-
zebLq%ZG61f8|0S`*nQG*(4U|`MICURhxRwg=dqh$jVu`_L3@5K!FL6`+QeJG&g){}
zmktE|u_vMIzG%N}l<F=9{<8ZT^e5;~Q3v$?3C=@s9)k0*<u1_s!o@Alvd@ji2mZ4A
z6!a(PPf-UF^?uR1l)mRx<CMPffnPeH{j&`E6ZEI319~p(c}U@Vj{V`$Fdg0tmp~iu
z@;`?E@dS?_LVb3<TEAWIF#H#qbv@76`p2W+2tR@wW8^<%ntWf?1O7E##@o#h+IrMC
z5dTCt18Uq3j`*YSRn>T{`)srBzZlzoX<r`T`s48BIQdtE$$t;mwVrVPhw<CGUF+TE
zKXPt%g5%*0(Dp}tt+{@MBW{W#J{x^F=e7mst`j^6_H~>`jc-7Fy!;<fXQcV7x_^o1
zdgJA9LmlaG0Ow%1<2=OM-`=yHPWX>D^`|@P_w^q@-os!IGoQU*Z{|LE0NVS^`oE;k
zpWqEQ%k$w@X#IcTOW}GinBnO^DaQVmrXE-RCio)tufaciru1c(TZG-9?T`9rdiq=9
zZwvb-NPNdI>vh$gM*X%w_n|)tm%){AYv$8FCtCb<)b|Yh68;8lz3RU$LjQfY%lUd5
zz6{qxn?L(b@z2c`u7ZETW_O9cBed~v6F<(x=P_Pq^4a*hb0q&U#{WHIm;Yem2Eidv
z=leWNd~$;LbsYojIvDFZzHzL_#)tE-Bd_*b^Sb)2{%?p2=ht&|FZDhSUx0NvN835h
z)2Zm^z-!?YhhIOpx@gaj%cpwamkww@EaTmuXy=PI-gkY`&KGUGZ@qzEI$-;*<Dfs4
z+aKKrWw0NWyB|USgZ>wFAh;jPJ_kX6g8uyPeG;69;5-E9LC(Pc{!{M@7ys8=TK{ZZ
zRrmkf)>GB@BdA|GV9%wFgZ{*}KiXHNZ+|sTS<&&n^96qCfbN%N(4U|`MIF#{5uAsr
zbsluzl)n3?aZ2C#>h90y?+Le_FMqF`0?&e1!tv1dtHoT2`)ppx_^$X5hMLdD_ac4~
z@#;U(F`xQJ6Q}-TV(d@%%%3R!8>xFI`l)>x;OLL~?;$RnU-RmIX<pZUsega!3Fp^y
zxE=Mjf_uXA;l<FNr)SY$f}g>S4!=G(T(tRJKGg%ibU^!I8T2RUPf-W-Tm<JKI1j;j
z*m4)>ec|F3XW8dQ;{$)$eG2*$^rxr;!TnP9ISBeA{b_i&e9r9xufJEuSx{VC{;B>}
z_;-hU!!1tvw;t%d?vcD_Ks(Qej`@xw{zA9`Zbcrgb55A}^U4`Nh`92`4>j@O>h<-X
z?V0~S_!mO$+hdOY#oM24>baLXT=iVczTXZX$G_51zxt;~=)V$Qr2gyU?7z`7e=>d8
z9qtK-Ir<ZC|G~`L1NMUb9QAz9dVhm|!g>yW{RQ$|=?Le-h0s2a)V~AQcZTg9{sYmc
zLCyO_7=K@`p8(H^F#ZsH<&8hm#D}Zb*Wbr8e;)oZ_sKrp2A_j(!grzFueu8*u0Pi`
zelFvCpyspjU5IaM{Esqr`JW(8^FJ8Ie{6()&8zijUROQpe~tX%{MzTssdpm06}|vp
zg?9b=zR1PEFC7T_V^2caebIi|DAipI{AKqw=ugm}q7LZ&6YY7}<9>O)JrE9nCqbJ(
z1O2ZDB<|D)h4(@0Uy1)};~yW!-yVMkzF7M=QCFn-tGfSv&-KR3zkq%H0ba}g-r+b8
zixSMggnHgH^-puu@9Te_ysyF6&3yL$+Ln3S!cMS<qn`5mcl693FMo6D(EJC6S+71P
zU9|ml`BeAyYn(FLc+I2q%@_Ek1KPiEtZx0X{qS9XwDG?41%By(?YnF2+b>rh)qV2?
z{`l@!RqwB!E2ZyxG*0OoANZvM+CR&9_s7m>$MK#&$RFGNxBF+uiPmphU$}9i)nDD~
zNq$JakD8n#oCUKVk+JQM`gg>ahHogm7*2D<&t$$D4@-Xak9YWA@bs@qF#o%r^=M!I
zpg*?1H-zc0#&1Xb<uD7{{q*(gzF))s-vM*sKk_5Eo(u8zyXIBhcYcj?G1`2-@qu4D
z5Uc(0?Wdi$qT_w%tM2}_JU`!rA3Z9sL!ZLBkI8r&X!}(_Tx<LX!K>jBizL1ewDCU@
zUpGR(`s{pH5O4EqJp;LZG92dcABS%JXE^-Vq2C4D)2B|3eyMLB{ucOJo47q3@e7I5
zeVR&N=Q{cuZ~sG{^*o0Eb*S~vcGU0d&n53FxZ2ET&&N+(*K@Atbg-kIc>7Od-;<eN
z>$t*EkNTe@?i_rv_GfwKuj>9wJ=YsAzkNLoH@4?HoZnur=y>1x0>5;??wgK-{sjFg
z>Of_khh@C}tb{3#%lp55;o0yUXwPc_aV@x>3WvnlzpcsN*O9*ty7eF7@b8SS>%Q;_
zS^rhgt~cKPi?tq8$2><p>VJc{Y4~F8zsECwRrgQzTyMPmEuWP0_y$a0EaM5#o=^3U
z#eY$p{6~A{uj>ANJ=YsA|L@e%i+!C4=Qz$oJ@iEJH=v#rsP#{G)bHzWNuIW_J=FQ^
z{qil>e}J1{jU{rQS--wcyJ-EVk!L788(tWr{H{7wxAmwVFZ#~s>$i3L#{2sJ?eqEe
zBi{aK`yFk3yw?}+{C54mW8eCG^IN~~e7=4=U#!Qz^;9>%?YHmxqmB2Sud4f_?N@b=
zuj>0>)$6b9^H<gT7t}8uu;)m}L4V5bkM>C!^sDTC1^o&7Q`CXrekuDL1pNv6^S}3r
zo(D_m(w2YP>vp`wDgS1#+p(`d(c*1A;l|OfH(Y*uJ>K)hI=^qe>gJF2{`&UM&Tq#-
zKIwq%ORUDR?r*rd;yqtg%OC4{|84nv*As8QJ>S0bMH}xsU*MMx*uLvH-u=;el)m$6
zoU*FLSG9Vz&n`y09-G%UU*MMx*gopmw?7)Etmt^(`Kr2K`|P6c`doQb_s!?)*Ljpd
ze8~=IUm|76=q=y7Mj9V)Ur?WPpuByq?EY2s{1rW4xP1xgkq)@}<l7%#zn!<L$H#g-
z)h(az{#SK>toOI7_oJ%UU)lR<=eJ|u{@Qpuu5S74`eQwgbw6WWpUs!(^;UL$6+M4N
z&u7nr9S8MD2W($-?AxEJ?$>p@=(|2w9@TyG#oMoSDShYDIHhlV;Fk_)|15+4l--|b
z`xR|`qVLZePsx8r{X0y0TE^X>t>4$*lsv6r=P>!>?YH}B$9BE;x*b=vKYyw0PrGM?
zw>&GH18qI(|Ae@f#O(yFzX5u)2=m9=Kae^mz`Njl_$YiF+VyDs1zh)y*LfZ^^Bmyl
z_w(qDo|AoP0o%a+;BnB_yEe-BH!3+k(sd7J{nO!Xj(#M1zC7xF7k&Uga;#^qr+)+f
zAK=gMS7^`A*Pj00@Yl_i^STXe0B!!iJpJ2~XJ^<R?(WF1{v9LqH^vvK|0w*&!U1p)
zwCjzxe+2Vh1iLPieK-`_dgATBk~-$X*Wl~W))R04eCAyMbKql+dR)FI9sXnK^JQ=*
zoCW8>yP;jb#-GD=-*}y8wwb5ZaybWfzE0@-!LIP&O7iz+-n-#_@F_<<C!(KX{5cN)
zY3M_t`krw3&qN;q)#s|`0(_(3C2$<H{r?EP<_g)LJzxr~Xn$?ytp}4}V@EwM-wqDH
zeZL!SY}a4eemj3f*SC_sz6=ZCCYbbpa*mq840t89^=iIVVd5`x#5Y_i^9_VLZyWr(
z!_&jW?_%P2bokY$^QkY=`8t?-!`0{OpG4iu;cB=J&VOF|^&GVOQPtyJ>wcg0Phs76
zm_EGZ=trXG({;6@eqG0>j`bv(U+esVdKbPR=koz*&u6^-9jIe(*aaR4Z9Vb!UrZmy
z!f|lCqd)QXf6BbIUX*=Wu}ZiO+Wx42BXR0q?eMoJ?-;lYo)E@=9KLhlc_w}(V_Toj
zcW^o5bsnu(=jrLFcLDlCaOlg@zjL9jFW&wSsAD6n|B}?R7wiJhgSNh}qKx;Q&)09?
zFWIqOkG*ckfnPdc`=aBZKS6(rIuM+Pvd@95KWlj%_yB$Ze{j4$EM6_o>*a7Y{2fXa
zTmGr@y12zzzWQBxRS)t<*4Og(OXHNj{nj{T5MQzb+7}l~y0<(B1HbKzj9q<E-A1YI
zVxswNoxb%2@g>hmMfcBlzQA8{zoI?AK|h0j7Ina$BOUvm4~<hs8?SkkK|bk#_QRKn
z)<55R0>9t>`}WJ8r;3jEov*6<E4$y(&R^C0?^}Pg{i^JE-}MH5>44og9ml&rI*&5m
z^9A`UcfW)F2mLSVKybg8eGY>D1pWEn`y@CIiE$ouAIeKv#g>1TH&3K-TV{%^f05>O
z`J$b#s>N5edhNdX)*tw#1GbMku5SI&b(fdE{VMM~8dufki?-g1j<4wXbYGPfJ-_dK
zfnPeH`(+vQC+JU62kg1falFrm&ZG35Pvexn@qu4Dp#8H9`V;i0r~`T~g7fh2J`cLj
z%BsHKx(*lPy*@jy?|jug-nU=A{%HH_J73_J4%oiyIOvaGe=dAQ{(GX)@Dg|>Ov;n%
zt)cC&`Zl~KzMrAS?Lu6-BR=U>iHkPAC3)Uqe$8j=)%ltj|3}1Ge;&T|@O}6htV7)1
zuq*5A;aKk*j(i`X+xa!`{p8nv?&Zi|UjGpCUkN8dS3QyXhnc+L>c1KPEI1q932i-j
z^x+fu;Tkzl-@&G@%eWP^@$W<#Ka;$(;rH+-$9yZ$UxYQ*N`2eGsqkiK>(%F+i-BJ{
z5cJ2MgtGgh{jyQ2M@rxLMDvGRr*FMBUsa3utvB#X2kgG<xT^O@*P--XkH#sZjn_QN
zX!BKeysks(TTit9k9ptmBkZ(J-k+Qd_kKghM?gED`g=s^KMUVl_%{46+=h8{-lG|(
zIp)tG?lnietv6Qw-5vETq>cyRL-0{(>(RPxKi+frb)RZ*-NtDjf32YSaPw)M?WpGr
z`gVb%fA#S-g)O1R+y14$FXwX>Jn~B!p9w3=f32yff0%kA^`B4POW@^D<L!FS`%wBZ
z1~&ad#=F9b_7BdN`A>nP;D>O-M{@m;kA=2Am;Za>tUvuT$&;}`sOvt3_3zKV9O2lX
zyFZt>hhb&=wT{Kqa}?`30owIvY?S&td@I}=?ouG*BjCd@*74J#oc}H2U;9SttxcUR
z9rf<V`m9gaYuBfFwLe41JK2%H!GGx^jJ3ZDdDGwkcsg7KcV?Y-J<-M=O@5t!FyoV<
zolontKCRdKUn9>txE{Xe$nWxf?C@Xkz3k63u+C31-Vxe*;_V;nS<iU<cbobfI_mfJ
z-$dS7@HR7_?T@}Mbun81MXc-UpJks0{vx~*+Wap6$@qtciQkQRQejWn2ip1e5B$X~
ziB*3zkKOM`_fO+9*cUx78gKXSI^AD$E`D>IuQ?9?MEq0WG&l=}%l9;S--Vqw$vL<6
z>im)VA0}U<{%e@`c6b-O$5GFJ0)O!q#i~D=r;j;54={cKZiM!HtYAOBgnIt&aQO8(
z>N>wRf1>$M{Y~zZOJMS!GTsN;`U`%S>!be=UIXXC=EP|p8^4+O6B9Jv*1Iot?hg-u
z-Jtbnvi@oC)KI-*%jwYi^YMKN{|kSDb^nq+*N2bPkbF-=o9{D6zVFbjKbgFH!mjWj
z7_Gk>d3wMjVIN2StI&JXugl?l$9mO&NQC~I$RDYHCjQr;*7L1nKi|REnCm~nGadD3
z*OdKy3VvKm#y`V)wPn0LwEOW$l<~`n{}k%He=@(F@2v#$zw22~y#2e-x69#e@J-l=
zeeB@a&rwmv`_30{e>Uq`Vb;I1WBtDV2g&;cTw><4=l3eEPlviMdf!!+f1;`91IDg;
zBK5mISE_FFs~#zR;{(5Rz}4TNKV|pF_ATgF+5L*PKTCK{pIS%Whb)JmLz}<6{ubn0
z7h!&1|5vOd()?B3|GMXT<K@4Y{Tv6chLfQ^KR=?^*h<dZRxkxx{~73;VV$}X*A`m;
zW1jx!63oAndN!E#Hgv4l*T06m@4)xXe72wVd2GjlUpip>qT`@HiPfJ+>dEutCHOA<
z4%+>Sw}0T)QqRfodUz|e^;B2?VAG!|j{Yn`Uk=~dR{HxTwEaAG8@YZF+=TBhhd(XO
z{xd!E$J;-`vz~bSU!tDRpzdpdW4~VW^zTNV{h;R6b79X<XHUQ8J%hLo_2v9^fj0jk
z_#*WW!+#aL1>O#A{`=5hh6hkbPe(lmG?03)fwyia<NKh^-y^~NM^R6PssCO_{l5Ma
z$$JJo%gkr{qwf=3wEoT1xz+a4_cpKtwEnS4;%nYecq6<Wy8IJ~y8*6+Z+Yf(#eYSf
zaP{=0&a>dfaH6Ar^$&^ApN;RxM$(^C;d#*Z=YIT8z@?t?>Te$5d{5$g4;H|hjip{&
zpZZrv=s%Y{GvUi{gCl>u{S!<*Z-%MorfTNjyNT@kUGQBvzG>;_!PoD44ykU>+Y8NP
z-j86n9c6q1jMlGtJ2x+xw|6TUUj{cpJKqn~)ux>BzZ3uQ4l>`xtjo^-g=2oL`;ZnA
zKLp=shyNMs>>8o}WBl94$**;vLVjJhuEX{_QT>BF>yMYeV@o*){oxt#dT9F@Z~qa@
zdkh>Ork>xqz8m*J{heezJ3w21eSGoq>vJhm+WNx91%By(t4~3Hg8meBz;!;X?t5Nr
zyd6iI&o@5sO9$*e=s4(4Z2O~qbus97Z2KMbGw5eg2lRdm&O>k>D)Kz&xl{U{KaEpX
zbiD6;fnPeH`(>GE{fV}|%8pO8epYln=OxScH5*`yHZtxGZ9VFrZ2X-n*?(Px^=RF?
zUai};UiH61{z(1vBlO$zZ^yR(_PQMhe(8Yii;jc-1pO)MKyV()J_kX6g8uyPeG;69
z;5_^r&x4+8rR?&Sf2!`{7N`81%cr`pU*nX%@zu?*eNtAp^#|*f4(R?{2K@>8Q`7-H
z7m0Qrv@T_$)fdzw9nk%;tZx0O?(45^`yH$|xc`efp!a=n9)j}_oQExUf!-G`ZgG}<
zZZtmdN7ko`>X*)=4ECq&{R#RL^rxr;dcRouo{wnbqn$6>`E9%%M_Zq7eBhT3*nQA(
zy!)f`DC0d}qUG0hD-*50pdRUf?vJH!e}edu{q*f$;4j&~XwOqc_j7bR`T5Gn;rH-I
zxZSRDJqg<S{_BX_%EYBQ;+LSWfm^kg`F4PIKK1>AUwy5@_}3YKONak<^c=Ve*56I)
zvi02W@c)Hw{f#?Fo_4T3Oo7q*?fJ7~o8Mly<G?Q+uzk^Sy!)f`C=-1?tyAe+uf{2T
z<Ey$~*RAwjkH#shTfFaj1HW`Y&x>We`%}^L#d|$L{>nX1RlWbw-VZ^1$@AxX9xA(k
zzV!zFlKUO){ssLE`dQQgJx9TL2+l)r9=6;CdSAG>#aZ^b(fGh$cAu(xe{`QCrSEzp
z&8xmx=Z`j@Z+zgF4(NVb2K@>8Q`7-H7r}W5&O>k>w%i4JU%0r%S@yY!RlM(f@%Fpc
zrFy*Q5AsU~wBMFNe}euLbwJOB?|INTWmSv!tvB#X2XwzJgZ>2lDe8cpi{Ly2=OH)`
zTkZnAFI?Q>lz*GDyZn6POt^nX8TW#T?q5jV&q1v_-BG`*FRI)1s_tUE{dV4X&zETV
zqg{Vx$0u4p|84d3=_Jpq^E(UghPlwLSN$Inr~b!d<lkuO(Y&sDYVRR+*Mk?p(a_d!
z&$Ar|e(8Yii;jc-RBnHCAC%Q?KXlzn-}P&p(l<WQ{JIXMZ+#l4tmt^(`2xRmK=;ei
zw?8&M+Hth=M;jk){o&$cUEjYgpYM7CzjVNL?t=bQZh!2)RQ3I^>j^jZU2nL2_Ije_
zkG3A)_(b#D{Rubrt>5PJjgPnA))#K<TTi%r_Ije{_pLA9e%rrrW8Zqh<+InTdw$>b
zS9O1^_usc4c7ES+yyuH`{ve-pz;~Zr{%HFdZM?0kvhzhdzi+&+-}WoqxVq){U2ou*
z4!F*dZ+~2Q;-x2geRkc|tzO^t27c*)JvTZI`ct*~qx+_;>iehbh?KtTjWn<N;+<dT
zsVM&2)?@ot)z%m5dJ`?5Z#`ArZ_i_8j}xt*72OZt^;fm}qFrBAi?3?++VfP|^~buN
zSm&$k{si-v?10^0J1*(o^5213pN<2+bU^!IS=IaVZ(C1Q-;YGAKicyVZG58jBdA9@
zVE0wWL4PW@Ke`X)rSJaPd3@sof90N+p#MSti#nk9ac~}j^YFjtLC=MYzURf}@r@7s
z(gE8?9S8jh`cu?_iaHNEkBh$N(dO}u|F`)+=l2+#v6uXwgUjJXd&}6aSN%ixl<Qxm
z2>UwxbMY;MEAW2?ZT@_GgH1ha7}qCG^9*3#lN|GFzIw!`z&_A5f4uxZvcAnw>)F>)
zPXqMUa4yWLB)`_N3-kAfCphZS^Q3j#{j>dd`Hyp)mst7RdFHPwe(l>Z);Gr7Keqoa
z|6E6Zrg7hWy01J37Van9zKhW2SN|Jv^7q+C<{b)$!}Fl6=fuEY+>%)JNApCwzv`dP
zKIr+$;T+lhdPnz>^Yc8ummU6eeAhzF`=rBv2fhcP`g9&!k9|L3$AMouVEdxupg%!>
ziaHRShqBK>(4U|`|9hVV=OH)`m2n>Q+$r<=*Dc<N@dJce@JARLD0+tBe8!r`#T<O~
zPLMoFa7UO7JHZrqFieF<L)Sd<($knXJx23up2uR8FWPnIQb*%KvOm%0^Nmkt-rXx{
z{&4lCP}dQ0sxOVa^I#5aJ2<laNWpg?OojbnIvfG*dNa^3b6n3vU+cJ@kN(|>rPmu8
zB6`D<O23|rei}@Na~ytKe>T2HBlO$&aN}I^E_3A1L;u2Yy#T$}$+G@5cs|U4-@(u+
z;;RS4)t7{?AxwsCU<&LF)8JefE`JWb7ajgQ^nAzlaQQXvz*9><A2vP}-{}s22Kqjy
zMVJrYQ7{dTa>Qq%XF0B`K9B1;aGP|gCkgHj?fO#CuXkLxeml-0ZYIozi(xKY4{dz3
z<9zZCJYCkC4o5-X{F%f}DQA2ZaVcj=J<5KJZ9VDeBOKQ=&_9Iv@M~BAw;Nje`Ab4?
z=(wJYezxO!2Kpq&^(^#99M|o7eaE@vT@UkN?O~;_*EfF>c^+}(%S9h`rp%WKo17)%
zWVj6G!C_}dR$m6b+QUotC!ycvxSoT))j1NM1e-(Kk7V=?j_WDt7r{)p9Ol7B=ayb?
zGWyjp3*G^<VU3a03onP6@M~BAFFjBEnQ$|->kFMPzQ!;ara<dgy%*QhV7lQbN4(7!
z>v1OY9(kdxD-B)&?R=T&Jx1e)1INfX9WK5^#<}ogSO5oHD%WlPc#qSW_nFHhn?D!d
zvE#&_1{+=#S$wS5lgzviU0pfz=P+;QYh?ZuxZ>K%sVCO`_05;Zx<8y)`ug+H8%!$w
zy6=2R<mpz<e5u480n=cAm=4c{w!RGX%N^G<(Wg7EXQOw#J~sWZ^;NfV3Vr<RhM=Ft
zU;Is$K6IKA^rN)zV-xNENMWA_!gM$_!u`v_muvVM<2-oqjdC7RVK0~l2SD4Obo8?w
z*R9`<Gl-iFv*AlH5B>pdd}ylFT^HKx6+KR(jv+7|-d92O<uK2yFb}SW`S1&9`%{4a
z3k=;P{jCSBKM6f4D|nt%h3ARx(?<5I0A4Xe_Ae9OdUNUfnT_7<meQ}=^I^xS#GT}b
zPe(rsX29PZew#nqacGvTt1V1{zuzi)XtwZ{+lAS1;~g@NcK&ej1<cd^PMI$i-Uzec
zEifDIdYAZ9U^WalU#zd|ypJ<~E_};TPd@sT`BHxt4BZ`{erw*J@0I+a1;W>$?MEK^
zXZOXYo&xf&crZTs|FItCx$hB~F9$A#)}M?1z@pOY%RztY3AvsNpIFQowpmhod<yzB
z$8}pzFfM+V|M$;l1^o#6Q5D{o1m`q3r@=Yh@^iJp{Se#_!TnJ6?}u#Ox8C)1>F;mt
zeV&7Fz|zS4Ha^;MI`htXR_4!!w>`%g9=c4%sqo$vl~b=>Zw_^=ctPsPgBQP?81>nD
ztNJ*TzHYNx`kMr6zY_F2lIM34eQFz{ex;D7YmD+$_466jU-EraD(9kKa6XC~6P%Bd
z=ObJ{(m6NjdGdT$9{zgi&-*m=2iBH;J=}c3^|JRThrV9+hV(ZRp82JWGhok+GERdJ
z7sxmVJ_d7Pm!IUiZ~s$?8(7ZxbmAKQTKfFS=$CDl>zVLsm<2EVlk0F@4f#C-`LIJx
z8K=PMFdH6PTdw=A-`AhYJiTEW><81~Fqi>vh1u})I#O=|?6Os4^{3)%TbF*o<6s(`
z2(#c!m<@NYM?Ab4hU-T*zFGApJ{vCCuJrnI(cgmkFlBq@hX=q^co)op=O&3i1K!?{
z`QdquxDIcD*|26~xt;{~fvK=bGr1ma{q}k?aks;4*k-55@}=NAGD5$dKaIFKFdNq2
zIkNd}zIcz5sOyy0iCJH~*B|6B`}HyC&%e7r>D>3{!3<a{S)K<;uzMRBr^59xA0F8*
zczzU}l;D2(ci%77ZGY3auLsBJ{!S<Fv%8i4{K!RL-J$gB|MvaJW8L35)*sqk`mz;F
zg3VyO`;*K(=^f*<Kbm)hBYy_^v;1C9-}UAa_hLEYedi1OWxqb;u@CzDSZ%*D`TdKn
z_<f7^dN3~8-(>ofVmO&`7Q7W^!*5}A>!);Y%Rl$pU!H3xz|-L+aEnv^?LhRyVNa;>
z*1ua<$-f6ofd{};cm%ZZW6-aFnQ#)!g43amA9R4se-)epABEOG*3<tr{(}ybdHTSU
zq0O)UP=x-o@lAsd!Kb0k@9WR-%s&?YHE^PdxApwN^<@W1e~vs@cx^YK^<RxIQhz4-
zCc!K?1KRxUn70E=fd{};*aO=50-hVc!w~1cK1_lQVKUVFDU)%Q;k}G=;BK6&6sYGl
zm$9C&bo%=W%!38gul!xt(_Q*rAKLXLp^t%?aKfPymjyRM8()Bae5&}<;VfwV9eaxJ
zBzPJ;6P^PXKpX#MFNyyJhI-3*d$<E^5BG%KVNW;!o(#{07r=3FJe&q^hV$V9_$0LT
zo^X`Zw;Ha4wfl%}{j1S`fJ2WK-w0^^*Wr5#E_cLFb;RFAAD@A1psjZ&^6u)GPxDV>
zo;zXBW2F9Lp{@UuzH)tku0MFJjGsJC`0~lZP0+@##rG5JeTw*xf!6;6b)_+He|R7K
zKU0s^J<!yr^J#sq`FakJdOm_R2g*1J+WI=6UjT0&EdE*0`V0EW^+^3Q$-4+Hfg9jg
zu=xp+cSm>>><h=jE8+d{A^0Br5H=XZy5S-4Fn9s9>)UpS#O(?9hV!8H|8!#6{)NQl
zz{PNxBVW=<lCK$T2QPtk{ujuz4c8mMhaLX&&y@U2;4+v8ZT>E2iGMbn3m<{j|JpF|
zA4I+$&^6x&T;Gj+zVqdsCi4wU7d{VPJzd5hoFQy>w$Rpl1p4vtxO2pJHM|4PgEn60
z&t@K-uk*R3&$s@3(Fb23JOiEyZT^Qc#P>ej2%B73dj4r#UkJm+?@XS>j(m;7<lDgY
zTt~e9{F8c^)ZOiHVJbZN2pOlt%U~wd=Up1l*_}@ne=>X)=E5~FAHI8@`19c}TJJ@o
zH-pLW5NP*f1^NeY18g-)@^pg(pp74mJ{jHyA9nat$v+Wh!C5dH>U`<sc^c-z9Y#xi
zww^)gpG=hNyG#<Ea=q|E*y_fz<7<{Pel7DKda>j`3?2=2{ygfi^=tel@<i(YC_?{v
z)G-=93fIDRH%Q(4z!~sQXzO+5dzyUV;&t9mV`Sdz;S{KKOm@uw4)fH&e;~ea{!fVu
z=hr-T9epO3etx<+*0JX$rTf#%=^shlC=>q#;~HV+)A(@y{m9cD_Jc#NmG$WTHIn<R
zKYhu7yH63{wa}iQ+sSt)oClj<DsiLXYtY84|54&1^*`w8Z_ND7V5IfAd>=a2<MOX{
z_zTc~g@3}Dmr4J|!+dD_XX7LFpF_UU@Dex{y5{?u>nDzt`Z8cH{6~HGe}bFgpU^ix
zQvWg3(+>`SgJ7ifzl#4$xDj4^xvbybKX(23CjL9dKSAGkU%%FS7WIyXSHP=ar0e+x
z|7};u`WL{Zuwa7dU3k9Oek9>*0XxBc%NZYTKCQPV`E`C<e-785fRV0e9sW^Q%DVGl
z>v1x+>wg>nw=h!wC!YRusN*~sX?<hOI@+*~u8#Gne>HJ?hw-1Gd9ITF{0e(zmfo)n
z{FlLTa6I&lkJSGS`G16);AR+#u>R)wX2NU}XU|6~uD5~hVMpj2AE|#5`EP=e)|<n=
zErHL%<?w{7WnULSyIva~ss8}-^?<!#ALyKq>*?dAt_$EQXzN>qe-&H<--f>Nk^1{m
z&j2_G4uO%@|1<vIVCWiIcWrncd<xq2+xSTRCzCH74uvD2Yrb5r{~vq_z6uZJ^(711
zdTo59{`TbS2={>dLf3ry`l8Q!`@B4e=Y_`4B%kZ`@pN7{uY;4}M~>H1^=Cxrf1b~o
z$6P1ppdWk<+V>aw`Bgs;T*c>t=N+F1F6DE?^-$x+5Vx8**XQ@HQ>Ctx;W_X@X!l$F
zy(08Cx=HeX1Y6FK@la^<H^Y|-GvQRv_}1l&*LnvLe>xluFM;pD4`HP1`xF1LEa^ig
zeVF0s$8Y};U(M;lI`B&P1FYwW|AhER{kr}SO@7_4aP?k!v(z~grq7Y_jqsJbWV{~Q
z{lD4~pFzC!e}{jYnI-3W9ly@=t7E>O9PxKJ<{QmCPePsN1BZV#zW%pJeJ8-vp<T~#
z^c&$J*%EgY>^@J%S3w&;lDO-mjK8d$@mlw7#A}^5IO=uzuW|Tu$h+?>>BIi88?^m6
z9X%5sPaiLU!{<t#2jO(){Q~{~cbqRin?Kh1PH@zBsiQtykBztMv3~8(?WR9hh3QXs
zM?a?BCVlF6yYN`<ixc5#+=ur$?#KDWFN5Wcf25r8bBOCf{YS#`t|!ud=yTET&sog>
z1N<5O4z2(AyQS}E!IAgL_;nc0KRk^8^M#VH4!)MK4cs3d0{g>3(9VA$b*_Ow-b=mA
z<MKa>KWTyZ4}w#Pn-yVv6XN!cGQLfO@ml9N{Bx-DK1aPP@qGaM;nQ_$+{=#mb&mMc
z9sbZg($9|YeD>pEX!oNwzBZozh7tPzt^@xP>R9QhXA!<v;okUk9UAwUBYveL{xF9>
z>p|()fQN)b;BxrD!=k?jZT~LxjQ@;0eR3qP&DWKDI)4`a=}_yr#u2|gzOnG+M`WIJ
zpq+06>zs;zKYRzkaPi5HO8!gWJ@7~PGyDzO`Cai(IQ&<kPlDS$Ci6Ff&EWYuUL@Ds
z<_ZVFuFGWn<m<v8psml9za9B^gL|0ydNXeZTm;v{ccGn6>kpT|J@GcbZ@zHxwvPQ+
z=Ll%$JIPU(UH9n6rSCT0)u%}Pb;x^knEbia8O}eIJU_y^Pe|R3p{-x_R$Oll$A<AY
z=lZT;{L{I9JDdYILtBsfXL0@RF#fHdl=W=~o5NOc3|s;2e6fxXH($6qw^<_VX$D)v
zw$RoeE?>0qcD@btvEyQ?^LTh7JRJ^$Hok>pU6-NHhI8NpFbDePi#FcQH`h_uV)Qvr
zOJ5#=ckulF9F{lVJn}7wasF`i?fR6gXCJ7qN3$L4QU9J1`n%)n2M4e|?W66N`j3gw
z|1Q3K_$l0$d2Ie9^ro-{JlNsyxm5boAO2`wuWf$y9~+_nRD2`g`S2oG^BI}{6lmwO
z@savJC;yLd6Wk14^Ib|Ex4=i?G0#e!;oiSw;JX-(h2!A6aIfbipIxtwkJSGPdDp;o
z@U1ZOrBX*vcoaMaJ_u_&?iU*$secZ6=fQj6!Z7n~&Hicsy5irS`t11)w_mBm>2u*I
z-lzV)M)pVFr+&P)^!<7X|JU%e<>GrB+Wl4kT2Fs1^3{RI!G6#+--D~9o;C2;mt;H`
zp7FAb?}E18M~Hhh%J^r?8Q*|9weCIgq~2BRkFB?}@gIV(2OJNd4-?;$Jmrn=QqFi?
zUpnjTO`ZK6_1=MR9t`2rx;1XJXMB>wujl48)~Dy@ZqCmma5>cb=T|=O9l?E+;kch7
z&Hq$6^Z!8HwyWhFZ3i1ct!uucK8^pKJmLJVdA?^pdwyO16#UuHH@<n4@x6)f182aQ
z&{fYSu8(>}`aR@T;T&k!{|Ek-p8jnj^#4l!5%@>KNb9?ox^rQ(*JM2>LAxIH=S1kA
zhi`lGH42meYOd>ZV+H5d^?J3Ib8FYD@%B82%cprRrH?nj*>EH5#ky>NY<#5tPb18)
zuebX8sIQ0b^Ln%m&oO<T>Fc3BzqDWadgFSYx%&Os3OOIE;Vvs>d^WWGQ2){h{SV{Y
zk$gLc$-j#0U%^xVPwH6;Z9VFL-P2!_e6``RFb#&APp_ZP{>+57zLn&A>Umj*`j&_B
zZzOIoaT@Q+|B9zSMBbXPFFZEPeE-Mw&*6|4WL=A)txx^0diwvwA0lrb*f+xYw4Rsf
z^Pk#po<A)eub(fI{|ngTMOokR(5_GY>pcDYk*{l*{1dr87mnk(un_9H(s*v#`ZWGF
z6F=3&caJb$=X3eB&gYnKN9Jh<ZGGy$-_yS>`L+v_|3^N5{09Gkhw@yq^<2Z}9{c<a
z_q=sIUtfJg&d>F43h#Sg_y@G}uf<;z|K2dwGyXmD_{M9!EtoGEwu8ID32-8ebbWW?
zUk2B~=5I+~YJVVX4sCxLub1ni-zn)k(c!<~J@Nejr_=Yl9sSq!kK?-fUHNN#DEVu{
zo#1}?qTBji{xss=D`$M$DC36{e-2y$Ux%*s^ktpH;TqWDBU%5p9}C+;+mHS6eF@dK
zm&2cjz8UWMspP)^+WhPAedp=_C_=y1amXi9$EDP9jia7%_@=_|psqvX<~!miIO1zK
z{EN^Z_+09%^@T7U+J5EX-waPD?pzb!#}U7dxbLEj|EQetTK8d}$vQ8h?g`MYcLu(P
zU^{%eZjICa+4%X6`28I7twjF>{sRAkO*Tl~t>E6U3$*k1Mt>201%Gh(lSfPbt~Ux(
z;R=`sn@*MM$#5CWgZlHW*)znq2<F1Y^F_~vf7~bI(EY*-9ua21i7*T5>uCY+)9S7h
ze-hjcrodBqy-SCaU>3Z9*M|(a5avLA-lTBfPjj5_Z1hoIN<EoyA+-Cm7U6C9UpS(s
z{7V!0weq3XkjsBV{Ri<M-uHzI;L~s!d<nKA{{c|v`#UlJvWV-?!EI~Fg$8gJxVpBD
zl(EY{lDKj3J=l~yJHlPz1b7Q{&9_4xnRhMhwUvy2fgR{$XGcFZehBd+;fp5UG2}Y|
zE`l#WozHfq&ku4g+H4ZOUwi9f%a?F7+@+4_-QXZ-^PLgnd{2?@sUM}j%|8p9QLmjp
ziR&L2pRUjPHE#p_cD>fWi8@;UL_MZI(fZqx_fU8QOoI#IpU}=1ZTvyx)%kldKH4##
z)@OZMudVN4@+^Xj;ZjF_mv6blpTfE54iAS%!lU6(XzPnK{uD=i7W&QbR(OZQ@AA!c
z_#Z`o5<Uf=b@*Mr6%PM;^!H&t{M6xh`Mz}c5B){%o73PIJV(BDJWqW6XOQ=W-({Y+
z{}g@=^||&F_ibn9wa>Ln(XWB?9ra~a@O-(<_v^2+t_7@9*SoJ-&xMTbdTw^C=d9l(
z?@f;W>2qK6Y93dArjYMuxEAKa0{9EG_hUuH|LmB5fBJ9`Ooc~5Td&K1gu}1<IDq-}
zJnBB${9QN8{+tM7?e9k3G<brU&(@=LEXTJG>p0rcPhY>D>rd#P-p8A{pI_x1f8aRJ
z8vni{-mYf@zI*<VK5vAZV66O2BFvwHuM0d7c89hem+x?g|9JF4a0oor;dl9lI{cTS
zUkNke1c%?{yWZi?L4N|i0(IYPe-7i^41mM_l6`&%t_{ii+;3pK;`@b}|En<bmp6Vg
z^Uj7fS@+2>A8v+r{jrL_CCvPr!pvXZ_&w=scX$PS4z{l$`=1K!`ePM;P?-6<hnc^;
z@yRu1eY?Wl;U3Vg*X7&C;qQTd6zmJr9DbK?u)}{o`Y1RCj&=B5zVQx!i(1m3o#8I9
zJ+%FC`F3~s_d?$fc7+E!{4U>N4*yx`=fd;hMGn8qH`d`F!u#ga;81urwEc1UMmqfC
z(I>(i;8cg-<(uyC@4S`l?{2Vma~U^;wtn@uG5)O`{z3TC;TVmpEAyNHM?yPatmDJY
z_c--E1)qh>p{>v5d%@u!fv$b%Z~9>K`}%8>F9}X(U*<aYXA!<t@G*SPIs9+pYhF+G
zZxkE@ZT-Ife9!#qZxmrYTIV$Ucfm$m%X(VDeV|=Wtm3Dd`RkeacMmgvdE-|z?;5xc
zu7`HLF5mkO|C!Xi*EZ763^)$j{N?pu$UNcl-;XZ`E`p1pt;gki#^GOw{x*CM<~#f@
z-)9bg4f?hf+!{7;^wZ^Q<nZ5%{sOGAt?XMewEZcs|3Q<#l_S5-+m`D;?;!R33T-`E
z`0j@H!v|s01`>Zb91j=3I*sM}j<BNh&!En^p7m#&`Wrdwk9YpPsbhb5AnXopKV3fE
zAM4kBe1iVG!8&U;k$pQ3UIObj6MYw0QTZMVQ{Q=}z9wPni&ehw=-1EiSNI3C{c-uU
z-`2mBb-xckfg51M`m!HQ;i2#dcpkhE-UjEuRqz$qi*q#?zRGjqb;t9es?_&<1^4gx
z2>Yjf9*X~Qxczprul78Y*MEx1{~TkRe^1VB8r;Br^tI!D^7VJ~%&-0<iR<ebuj?2}
zTz#Gssc<*ebqJgR?{cg+*7-V6$KG&1cmTBf<MQcxtp6(V+zM}pXEiPTd{vfz0d+kA
z+f(1c@DO-33|Ien^4NIWANAS(xa!gQhfqgl<;!M$cK*-Mzk>gT-#h#+-)|0oBi6kG
zYzcRE^uy)T{k8SK&3$K|JDVK$qpzPI|M~m>yPW*Jd>_9rwAWM7hrtXu8D_yw{M<+i
z)W2W0`RurWzem#V1MGD>w*9i#?b!M+Zz=cvLbw5LhTH5Y*Bilb@s;g&)qNiIzYV{3
ztS3?9PmZ$wii)@AE!^0ir>f?+_4=+Sh?kCOAO6w5R`UE=1IO<q<C~%NZ;!7l>;oT!
zRn>nY^=HDFa2|B6uOZhvLG6dlH-YOnLCtUb73+Mq4xLxmW#^B#|3KD%2-Lnl%GlO(
z0_SiDyc}ja&ZnO9NNMMbG|uIVHeYp%_g!zi{jPnDRQIhf(!4HTRiDqd{=hFCsHpRh
zX#KY9_N_14c;ERF%^&Uht9pE*?MHR1r>dWypnf^Awhub?J<l5FVzl{u;{(5RAXfVk
z^s{R9)9$<P{zV(_J73_hTIVa+ud??m+WRNg@zLfB_Pgx;4*FAef1*8q(Z&b+Q}+H;
z_5MVAK4KjoZN93$ABk3fwEGcle4_Ous7E?r_f^Nf{n0pOWyfnBO5b_{zjQ$RXBqUT
z?EXaCuYY@d_nqbEb1sJ0!YR<6FZG|2AbwZf`P4VFjjZopXxEdd@vEb(zoO#5q0aML
zOP|})=Yve&A9nOVQQ~_?S%19Z?RnKcUr4>HV83MPe?I&Q_Mz|N;FIwG9Q*Na%dh?T
z%=Du_>(79fLG4ejqd(g3?a0>x9td?F?Z0at-4C6|wI5YwzQOb>9ooJ|y53CA^BwS1
z`l|b=c_uK=bx@!4_I^q9e9^8i*74!`Y2OdovF*RTZpVRNI$-;v<3#VzH{5?e!G62Q
z>(GhN)~~)^T)z}v2OG4N_-@d~|HV9qRj_|QM?G4HUC-szXX`%>-S)}$;af+%o{LCn
z=Z`c_eH9(=J73_J4(NXQ(zky$zi)iB{@U&2`H%{aglEDV;oZ>Ar}6c;ULRIezMI3;
zXZ!0r&gJ(Kt%dpUBWUv#px0|5eYMx^I0@f;m;;}Ixv(bxJz^3}hBjZgvBsqkuhjn@
z(8d?=-`(BEf6rmB$9tT^yl?Y5<vU+Kar*ifE<TmlrQ=~ZzrCJL-0E`1+kDZE^QhzF
za@JEooZkP@)??#yxPO;G`+Tu}-*K$-`Oa_sv92f9`E0$uW8Zpw{kEQpj`y7}-hSH;
zJC67KiI(54-;NWlUf+7`dh9sX`E34Z$I;doZG5!#hl`K4zG&ma)fescSl1VAzN!}Q
zTW{c(4!F*3(4U|`MIF%d5uAsz&x7_!>Dw=jQ~JgynqSx9VxraSTaRm9sz;kI+IX!)
zS>5vKx?{!a*1uS<H&*+gd175(b<3xHj1_(R7jJ*Kb@|S3^HulwSob5*^F_Pgc71kS
z)$&JMuWx*!`D49*iMBr9dTc-J*f*cA-_B>pzWEZ(Z`WhTzV+Jpc#nPS3;fan*S-Y(
z3Hnpi0X-jyb{@1Y7k%q><xxG+^J$&2Vzle6==h4B&-S^p=ePAlJN8{qy#01PzVlV}
zc;EF_H-D`6H`;uO*8gbN6K#B=^&{T(MB6VLA8zcso^bi>^=R`~w|L+6{@eT~x0j!z
z&w$I|dT7^sE&8qSKB#fl|0CCH>?ZTng~veaSA7uIf9xP}O?DTygdO0q@C<14Jxrdb
zV4lgVao2msze664zbHZD->1&T^f3kYgtx#4;0m}J+J1gaz7W@4`EKL-Jy7$<JKsR&
zI~AtGk?;aI3XXx};MMS2I0<IK=}`Oj7~`ezIjDWK>pg}3JplDwzM_3K0ok0Zh45AQ
zuH(GTOE7=Uj@-Yn8$1k}<%Y`ZuVeBb>d4;&y$d`74srO0car)S!R33%cn!4mkHt3u
zK5XJ+<-gM8f0VJ!AKFvu-5Kt)myEkW>u;K1{!!F92X4E!)ZYx+`e!DXKZklAhfl(%
z;c~bN+V%X3-aJLty(|0xM(RHR|4g_9z5&DKtA$VJ*L)9~e6D)R8*ks=+OeH)&wZs&
z`@o~%G0^(Y-B0}I!;9d>(E9ECb{wt$m@ZP!HE<TZA4Z$s)@#Q>e(8Yii;ko1&#<nt
zzwf|J@K5NQU+XF_6Ma74`m8_e0O@xgTm#>M@50aF2Drn464xBIfxEy?urure_lE~T
zThBuBYd!IvFRh!b<79XmJOkSLhM`{wN5e}T{>#v>gV)0;4*yj2JK;TWVHp2y5&Bo*
zdj+nAZ$i6XU;nw?rJt9=!w->h8npT2?a!u;2jIi-QE2N~guV=}gfBS!tI*$sZ^QQ-
z{twXq3x9^chVg$Lp?_=o+yFL)%^dyr_3uHR6nHSyeYX7!_uNf1zpXdX>I>?T4%mIt
zaiaGp?@)Ojz6+C6WqeC7VYA-CbZFOO<8z4L@i2+A{`Tm5!S3We+>t-teyyV)^=KW(
zJL>WEk0EcS=0Add_AI?WvGQj#Pb%{q1^dH6@FbWH?SAz{cg08R_pQ^;_s8MV$E{ee
z?%P1e{>9s0pE{D^So)X6{bcKpmH##7$zYy~;5Bd}oD5y{G<4J-X@0xDSm(2KWQJL%
zt>^5c<-D8+--DmPX#M)!kCb-4NaNI3+3{M3(zl+#FCEbSSqA+H`cu>aJs0*ov^q|n
zX9vQ=;b3U}Ytes&f58T6rN19ZLT>?=!Pnsza5MY^4(wOC`Cg(9yZ)a{y)~$_j-y^(
zkM(Wq@b8G84BNpD4!_H{m&337(82Wi42NIOjf=KFE}!a&=GVHEzV&IGva;i~4yA8B
zfnPeH{j&`E6ZEI319~nJ?L25*O5gf4P8r0P?11(qQkIO~a&BDlfnPe{>W|fZ`&HTT
zzV*i2U)lW#<}Z2P<GtU$`K$W=_^#L2U)}m+*Bfpe^iw(zu1}F(_wA>zKhiqX=bJz9
zO9!-nmcIS5@!`h4`Kz1X_AlP+xATP?$Ge^&zjPqnK16yw=x5pe^zD!Bd$jR3pB?+=
z5B$;r+eaP8yFWUQ(sw?Mi<G|k1HW{@)!#(xkE>3Xo@n(~^?F==cIj1pz0ua6(qI1G
z{4n_b02${)oBvvTH*medK=JPct$&fHzax3~i!i^he;M_xgTt8T9BAwJ_1{UJrBM5l
z;^>dBe-(M(ftt66BfqczJn~!sr^04~O8@za$>=x2hu}MdOZU6(L)C5nRd><)=MRy2
z*TO$xy^~6>X9d^uU`>3r9e!6Gs@r;0chUN%ohEf=oG!c+j)%vdA^PRe#xFx(1J}b3
z9sbYITMw1IgWySUI2;3~!P(Hx{}uUugH7<c^2a)UH|E<1c7ds|7fge?&NCTLfK#EZ
z?{)MaVA`3|w{PIUvt)es*+LsX#^Ik#ob|WIe}p4W=Q(zG>GL%qudOT3QQrjeOoWr+
zO>of&ndeE^=sX!Wg|_}!=bKL*55gzlBh+K(clqBX?i)Cm_>u5BI2%^A{FhVryg1b#
zZT@xiJzRadKR@CB75)M3e!F~i=!5m|fZhrw!*&k8%eRNae*}7O*cYZb{4SrKPh0;p
z<jFio?!&2Y8g%)8B(5vIgJCatJiHK&h2ioqC+}MLC3MYa>x(wNE_F7B&0uTT9;QHD
zcMrzH;Q7$jr+s~r>)*o5&Mp1<>+)|V?m*(Y!=vB;m;qh+r;}&CsmGPyt|!{~y42SY
zHi4~Sd$<qObsouh7(5T!`dsguRQL63oYFTw@Jk1@f6>ynpT6@&o4=ytedn|OdKbuZ
zs3F`J-U7#6DA#X-55Pa6Z@vkReBV}bzOJmdC+q`ly>`9YFIT+vYu<t69|BK>*6;G2
z<?xS1zXnc(lO2AS?<R+TDf_exu7oc-_Rr;e+2PM&-dCZXyV+I5|2}o^l_B@djEjUz
zq1|6!|4{PY0KbR3JNo16ALp50p93veUsrgDW4%X?l75VYOW=Q@?T@ejRL}f<M@u~u
z;LY%NXzL00dgAN1`F!K6x<Ap^pXl{f^!_J}k^7|u+#7a*ww|u&N5Svmc9%$=X#H1_
zZvxDMv*2pD7TWn-@iQWfUx4p%_%vJz?R?gs8^&+XpB>x$_PQPa+x*Fw$~o!>Pk`q@
zyI%FT=lY(oON{)s--$l9{R!%oj>M}E|Mq_St}j~u(97ih&w%UUXVB(93w>mQ_`jo$
znqy@h+g&c)8QS`P#Q!I(Y<~uIkAY+1IB4s?4gD^t>+I}UZ@m3^)bRz}47IPe{&3HQ
zMDyEved~)h-gmxu`|Wz{*v@|#=du@^0q=60*LeH2j=s!49!_@D<LkHmuw&aFd)<!X
z?YHyUvG4pgKGtJf&nxWP2fBY($n$?27%P9C$zRWrU+3MP>-)ol!}uE*|A7wwboANq
zX_y;h|4ftrSx5deu9SY?K2BKYYGG$+`=5b-EL4BfO7d$Rk5W$_{0tt+x=w<Z!ST?p
z?<(Tvgvr;3_<>OK$2;F9>Z-xKwP7RJ47P+j!w#@BOo98sL*U_1`!<a6#n7(rKJ<rS
ztxP#TTSJ%sLF2FM@N1r0=3Mr7oVV@C(*o)_?p8^Dtz&2E*#({rABD@{r|=tS`*$(=
z6>uE99!`N-a5|g~?|^r~`S5=D5Y)QXGX4nKdY+}PtKrNEvj6j-%l~46_}`(9Hshu4
zQ?C&oMg2MOX~%kA#{VkZ3SZ+G`6rY2KQJ3U0BwJL{T<D^b>DQ|HvhBuSHgPK(bQ3o
zum5WDPJ+|n9BAwD^@n>uWAj(GKi2bCcD|plmHVs7b;2xoC){nK=qb?dN37z1r4F5c
zx|zSDWBy(6^@M%#r91q`;hP9`opTx6_4)cWPaWpJ0FHCiqyBrDe<gegeg`*0TVJ&C
zIplo~=D|1N`*0()^JlWIYvEKl*Rft-e=d2RhnrySNpdc2J@NKy9UH0R8~8o6^}LJz
zA^Z$#y!FTWc@X564!HUn^e5;~Q3v#VRJZe>>yDJwtv^+Ly^-##`h3@`apk4&e2L}{
zw{G8hW1Y`;{=hFC2)7TBUia;%&0E>=wjSTHZ~cK^I^f%9m*2Oat~`<IzVlUef4IK*
zuFvMHZt=eB_4V8S+Hs=gi?$x$_^R%=`)S9%>$CB8oM`!?t*4^nedkLwf2_}g@A{&h
z-*>*iFCDOb*Kt+vkFLYTL|dP&Gv4+6+vkgS|APF|0eg;goap_Td4v4D+vSsmU8e}I
zfQeqe_SwaMTm28PFFW5T`_vxp3+;M;!CyN;{C%n8S@=9$3vK<g(B~(J-*wJZxAm*;
zV&In!1pTomq3phBzigE1E(ZRx`<m$e*~oM7)T#3PKMRh6w*CXqdnAZ|3U&Mmx4KEz
z(HPqL*W>#%LHw@!N_AVm>MjO;=|H6Y*@JU32i^-8InK{z=+`EQ{}t*uG)vBXFE{|&
z^Uwl)*97sq_DOYHzv?aqe!uhY>Z9sGKjYiaS8kU3_Nke|<?s_2^gp)!*K@6`>iyMq
zDD8S4yhYB{*RzB_z|gHSw*D3P|Ae>U|5)QpfX?fpvH$&Zl!4!NM#iqbsBWWFcQNpn
z-PfQ$72BWOcJka=2J_$==sL%d>iOjPD8hUN_;%e@>WXxpz*qLU(f*{+*NHF-9@k#_
zod(y#e0crtay<+F7Z$(~9p!ok90PUUiee`7E{3`AV^{!p>?HLj!}c%*?hjMpnmxpC
z*O8B&x|dv6Hru;&zl~4E*A}M0ePJqG0rTM3umJYmN9Id|o1mR9+Hq)KnP>BUk*zP(
zMSNZMkIWx!eZKLj)U`Om`f~BT9HHO0o^bv==Kabse*yY7UE|a5B=TN!Kz#CtTYnbw
z9(-WM%%93Uy<r+02-D%2(AJ-UJ|1SlSuh*UhdFQ&%!S7sB<oFs55XL`@4<3C6<!5x
zJ(=h~Ij)DgG0!2T_cslF9n6Qr4i$d}%!L1#AAP#xdNz7`Z^@@Tn{fub1ZKkj9$k99
zc7ES+0eMIDjZgke@;-HJ>G^ZfKZOObY5&swzUzzDpG+Mc6Qmxy9{vB#>Hn`RjsL$`
z@*wG-@=V4VQ2&2o`Gdtb`b1$SoIFIvS@2G1=g&s3f0Fp^bvsVNw;JZb?N65YB-jEb
z!w+FT+~pMUr@+%rm2o;e7iPeFU=Gy(-&f`t5;t_XFavfwPsX->J5I&d52nLgBaFBC
zq8(>5??T7?Ip|AZE?fokVCZ~Vzp^{yRJZ_!t2YPVvIza*^5v07e_wnqzeoLbm=D|X
z`^i(__7_LCpW)`O?CVLaqt+N%kN&=C{e96%mx%r`wDlIC{|Q5vihnz3{dSy$Z|4a8
zHa^@~fB&%le&TTc;Cf`Ai~lWs%HZ5R40B+=%ObnK)A8x=zb#;_zh5<6pHeQDd2*oj
zt9}^2hb;~2?;}g+_es4rq4aw5(DnDT=<g@Fhu_nY1NHZfBu$b$`#@VyFs@$rN38cd
zm2-7$oX%God56X*e+GHpk1$_8zVX+Wem};#pFzIhek|%htj<9e=XUrF!TF74Ut_gD
zL7w1#uTJMOgXhp~{C6AS&VM#O{qH|gZ<Obl{`VB&;-kHu&wTpx$C*=Qe*JmgaQTz@
zc}V^F&0NO%^N``<eXpnUbCkd9&s$EDdfWb|^yhyH`tj4{dOAFJM(O?x^f@<|emz{h
z*~C3n&iHWo!(Gp1Uj2EtaQ^Ccy<n#7>o3r*KXi*+Zwl@8iXJCZM|Onus84_1tfK2p
z^!c<ejc+aA{cYEmOrGU2%4hQj<KX>Mb$b6KyS?R~@jm}sW|DtPwE2AN3;bp8V^!~u
zJ)eoTo}j*x=g)V4g8oI<Ki_`G+n?zB8SnM`=8tv1M$eY_`Om^!xDwj>eEm0&=RfcP
z_$UlFU$}T%-zVg4c$=)NG28*h%KtU<`~~ZH&gY7^_1XQl<7oZK)O{H23H!n{*dN;Y
zqK!X`yf?utc!y&?U;jPic@5^l_3%CTA++m@HvS3nE`h7yYR7zbf9=@TXRq6_uRq#&
z-}!v~L4DFO?L(~lSMN@FZnlI+!&BhR@LuRUe^vKu-($t9-Va-U|9j>9OoOxGUC{a$
zq1RX-aofN~(E4N5_ek^j&L3}oq;;3q7w`Im{L+E)?oS@yqi@Cg&hqA|sJJBR9G)Qc
zW>ANIzR6>(pAUTdqVInP@qW(6r=#ELxSoxk@3?OBMLX7czF@ur*z|UJ{@VP>=$Ug$
zzi$1(IJ)~g=wHykq7DS-plY52eNH}}Eziqb_}g8vd47iGN}lcK36o&*{K)dFZ)t@7
zTzu!=U3&fu^wlsArrlGzU-hM2&xL9FIY73(($2ruF_(IBU}HXyRJZ$*?T8Gu3b!qz
z=0Cl)LN!BEO4VzH9w=3>9m*?JuM--cR9gP6LW}n)O|Ki;=El<WdZ90FDox)y^hH)_
z`Zl2sEp_X+T(1?{Hq?8^()9YFj8gRmq10BT`L_#Ym#S|cno-IJ;aZ`jP<E+$!_a#-
zZnLF8{;gK1Q7B_^X?o+(6-%})#or{9+O~5kdecy5sd_VqzC&nIss84ntWxzBp;@Ks
zEkj8cl~&J=p|sJZ>8(Pc%+mCoLLExgcmBs(i-cOC)($<{p|^49yEyc=4!xa2-_@bF
zcj&u0^bY^fi%w<j(06~?3-t?y8livgSBpZuW@x)mo;kNWqK9@WdCvDlPc?dv;{03o
zMWgx`>;F7IW66_g@?2N!|K~ZpyHGD}UC%i5HwyJo=%4q+2K3~oO5QJ<(Nm4ypm-sT
zLzB$?)f&C8@$ZA4ZuFk$GfbXA=)V|!1bTgw=kh|mXunc-E;jsqvUAYW(T^=&Pbl;m
zdJcMD^p=Is<)S<xS;*gcjzdpIUt324Ca8bclJhQ6Kl(!Q{}(+EJsG`iEt$6fy*c_|
z^rZHZ|6%kS(R0x?&vNv9ba|T+3T@K-=v$Geb8XhUo8&KivK0S09X%OcZ=9K`cPP2u
zm(f#=9xCipQ9sksN07e@dLFv2_Z;*B^yl%<LC@X2WS#5K^U<|GTNf^{Xx^-j;%`Tu
zW$3x+`f~f<LcK<4r%(#d&wBVzsw;W&@UJR*02KbYx=^oC_&Sw*pLDpl$f1dadTIBg
z-gmv1mb}08J{oNF?7}=n_vs{~KZ>4h^p)rj82wH3#YX?4P%o{{8ifllO>gPY_bqNz
z<IpcAzt+Ff=tma%i}oe?IN29{Wx5GH75(eN^HlWbWAwBECH+OeN2VxG26`j0hl;+>
zDc*N<i3)|*6zZj|>nr>P1I4NS)`f2;O7nMh=*Jbm{b(Gj{Y=UIJsrJ=(MO{%F#3k#
zbu<nwGWtaPxkjIjzRu{{|0YI%5dV)x&qc5QY{~l9q9+^ubM($e{}ufJqt`D^+c-49
z=&jL*8@*@oMl=q!Gj;BRKhyfrrx;yd7m`kuoz-_d`nphnemWaJxG+!A`AJU~VK>f|
zzAj{;YaV_6=bv3Nzdq+PhKrs|9(|r?q3iSNMx9q);6kJE>+?AuU7yd(@rTZl{JZ1V
z=XMIZeQu|mTe41lZl@VtpTimG_Bot7Qu1g$`W((ZU-ZYQXA^a1j1rx)LK%f`yh^*j
z^gdc(_EDdEOO3AY6Y`8M?P?tQ-RP4F=Plab{LxZR;bXt}&s*pP=-Z>~>vHH~@$2hU
z{RWaJ8NKjjsQAxe=t*P5e{JFGZqc8I3-z+r+x)r0M*YtpeZ9yu`U{15ie48M8C{<n
zc}Cagzzm~nf3l7K4)uqwmHMxsrtJ&g5*76=6J7hJ{mDYt{`A0~gD%-Zq07*7(TiU`
z3g=jZo`-%o^X^u-5k>PRUnd#<5B*B?0(5;HzYje$QT#jLf2&Y0tN)*xK4{+xjIQS`
zlv{GYzIEiUTUc0W^XluuekM=r;)OI0r5atI|MQK$5B|kgFJ6A*(0ZfyL~mkry}#NS
zy=P(m;`=2_`l+kVLN747K5vu%BYu5O>hm@g{aE(p@8_!V>vJ`0R>?f?GH(vLTn&Zv
zd7F!#On!ad=A%E1uFuu1TP1@&$MpG`gRaldq=wRmoY~^ndG-BpF1oH)pR4&s*XL^J
zHpyV0t9j^Jk3Lrm(6#=a)RT3m<k^LFJ&T@;J{-M!;TxpV&f&2ReQ5C;s>Y$rq8FO~
z`Ev>S45Lp*Utsh(=u3_M7<!)3UqIhz^moxiD@xY$EqW`X*J@l;bmPzgM&AKF&FG!b
zha3G+^h~4oN1tW%v(e`p{c`lBM!yODQ=`vA|J~?Mq9?5^*@u_W+Zp{s^lnD~0X@y=
zb(=`vh8cZF^bDi#g?@$6k3gSd^g-y0jeairMx$SaUhn@(u6H_miqY>y?`!m@(bJ9o
z8v011e}bNA^iAlu8-3fR(znG%Z;hU3^nKCujou6W7o(qqUi<lyeYgO<uhFkTA7=Dh
z(62E1{pgd7{v7%YqpwBZXkIV$`=8&9{yF|8%SzV&D|%<6*Ka2M>}&Ma=p&835Bdb7
z_e8(l=!4Oh8vR`Kbw(eD9x~6RY3QAeJ|BIs(Vs*gY4n#0_2TzebLDwHx@h@@fBr%b
z%@bX}$Jnp%jZKk11zq3&k3dgH-&N9t?nKW*e-wQ!dfI%+|DzyOukejrQU0`hM0gy3
zcl4xtOV)D{dMdisb1!-Zx_+K|uTU@T_2`Y_c^Ze3UnqG_^f{mQVo6<}^XW#{=X|Eo
z^*Ntq^zRDmDSExgF}gng*Bf1*{~L|2&;Q?zuFwCZRVC}!=YKn+>+?U===$7CGrB(a
z(v7aqv23I3^CZXU`rODhdYz&##0&eAXLNm@<Qu&O{sN=x^Q7KOCHt@k{*h+iQ_+)+
ze*k)KqYp>VF!~kflZ>8)o^AB`=u=)US?6N(#YSI^-h6dQzka_rz^p4D|9qqWfSzM?
z{T^ni(YI<T`|_gE_4}E1M%V9QHX2>OR|%PO+p~B%jYIW~-hz3PjjqqbRHN(jE%dTH
zH}v_Y&#_!|eQxM;tN>k~W1S1<EqX3xua-P~O&B^IJqLYkQCkZC=<_FSjrjHXGqccN
z^!;th<69T|1{MD^6uP}oFYURc-%Ip0`>UV7MjHK*!aPOyOSaMV??DzBUH3iT=(>-!
zUnzO6>a#CRjJ}e2Q;hx=dT*oa_W<c;Uj3dV<qzqbe%}A8Fi%ncQ_=N%kJg3Xix=sk
zKgD18ak%);0Q8i?t3`iS@qLJXf1bZq`hR@!)lg`8p}%NfQrC%oAo`1idRhB2>(!F|
z(btg&jIN)%*BM>kSO1<@GLOC=uD_<FuJ4DN8(rTIw==rFA5Jm4z8_9Cy1pOoYjl0i
z4>r2Kza3_DeSe!_bbVczWpsUiyV&UO7xusCJg+ypzVH3i==#3*ccbh3+xoAU?B{pn
z?`(8^o$70JecxMeZOJ_P`jujIef^qbbp2lCQ*$2lb*IC+lKJ&@C)Mcsx-;15n~TqH
z<Is;Lf1TnF_>DuujlTu@rAFTaeUj1j^(EKjKMemY;~$8gXY>*1zZm^W^v-XT?87wl
z9!9?#{bZvrL2vh3$vmskdmCM!ZzGMauTz;u|ByUWjQ&0PETh-iNzU^EqwDKhee)b>
zj=#ClJE6BT`XT5kM(>B-+vvm42N?Yl^wCDY0ezCu??9hnbp8Cb!00*n7aLtaH?23i
zeh%7b^c979ik|<uedRfy$_v9*g@3_Uq!)A$UB4gG*ZtJpMc3E;gYjpe7k^DrxK$bG
zS?CLk@2gPgZuInyl1KgTpl73BjDP#W0*YV1I*DK3hv?^{Ty*_>)B}I|KH}HcyUWls
z(38pk5PBB+A?W%!D-T^iXMKV{Z@-fHn-?Z5sxu#5^B;pA>LUKa@Zvw?(UZ|Tpg)P8
zhCTv)BYH0SRp@Qn(4YNF=05>F9bLb-oQ$5*Rs3_wlZ&2@z7P6O=*b6&zxehnyw-6S
z=0(@~Peac@*Z$8y&qUWgtU}K=`k&~z=+{%vzHMdRq=RY}D;;ad1^t|xda&sFxqCSN
zY;^rT_V4$Z-Ndi&Gw;BkiLT#!zmA@Vu6gPfPE@q-ncXGNU)0$RJ^OIci@)|Syfy+o
zA6?JCzK_aUzjbkj-sD+P=r8Sklz!iP#oHyH&-(ps=);n_et+BC==%L_2czrvxATpz
zpX*l}T|d`vG`fDSua{r49{pTD#pwFEe!bE4bA7vyO6Jke=>v?epVLPgT|cK!FuJ~<
zoMm+V`@7z6mYi4Lhn#G5eg81r==%5mqm8bwrxT2>pD(hEu0IcOyV3RacahOs7nj{Q
zlxuW-eOztyw+hc&(fh`fw@R*8UkB5S{uTaVM*jmn!{|x7O8yB(Z;L*|==yrM$msjy
zuf4uxo%%gwbE6-Hf0oftMqh7q{ob;jxxfDYyliy+o^Y_yFDT4k^n3_iF3*9w+}9tY
zC!z0&KCnH{RrKPIfrZyrqZiyztJuk3SBL5rKDdhVr_JX%Q%4dViJq4!{{C_~bS-+y
zH6`_x=vn*)_yYXf6h7FC@~2J`zv^k|na7I$10NtKp{FmD1U<-;tNzQye;jq{_obPv
zxA@o;E<xXK<e={^%li9$MLzmM^k2!JbA?Pe0A1f#BwZ=GzOUG`Fk#WUve5PQXefFP
zdhyqcg}L;7NFKU<ACfjs^6UGMS>#E+O7ywZqwi1h&}l<R--m=U#c$t-q@wHlkXOi`
zI$r#TlD}q0Sywjt)#zQ()2<Q!8R+_cBNu%Hy1q|HzE=Em(MOUe^*YfDk4^EPyU?@H
zwQp~t=b`KS2Yr1n;0N)qCy#!Qoq40=e;j?=PMpK3qU*Z!bw89Px}G2Xeme!duwBJ}
zQpuAvP5k=$tM3O=&~;rG<4^yO_|GKIedu}U<Iz7<|8(&miQc5M)Soj$bggqWdOrGK
z-p_R2gZ0i7f79BMXbO7zY|;6#%aFd`$hu8*`+g%EUDvyjJh|uxFz<xI2T}3!>JG`n
zk3EH2?In7~oh9`}==pO**F5@tQQo^-7Z=`#KIr?L{P#rfjovq<^!GXX`n%Y?F6-;>
zi$>Si-*raUpL@(V`rm&qW_0~NF!b@ZR4CBb@nJ^S?+G)EuCMQtjIOWCGmNg^2QDzW
zevV#hbp0ItqS4a}`&sll{+`kG^Y!mWABDf&CneYW_xpj*O6u3)pJDV{(L<k?^gn<;
z(&+lWV!#(A{m<baZS>dCR~ud5hcx-JWFCDVGScXu73L{A=Sg?U>k%JQL)Y!ieU~kI
z61$&=o@Vrxg&&lP^5lIh{!8mgKtJ@fUqo+KSM*8f8Gn`3pVK^t$&J3Gk@z=jo)bm?
zVJp$Q>?`wT4G{fto)4qYGY%Eu1i39kPpW?_(ceBm@@zy;OBel2o&)+lKsxKy*T+`-
z$-J59`ke2Fo{gR?>Hq%w&|LI(==%CzfUeKy>&TOQm-MF-{-@E?&~HXBKrcWqY*+E0
zUAst~DRU){zU~Y`PeZ@r|Cu`zFgdEK?-zT7AOm4ZSfqg<VH>J?Z)KT~1OfyyW|76f
zOs~nvWTu$~64pV&9&qpt5HZNG2}*#LU5(Nx0t(0=AgBRGMOlTBO+<w6f9w2DGJUHC
zTGZ$H`h8wI{N~iTr*7Tl+;h*Zro8$IgXF#B>L)Z`D|)mZzD_-5@>3{(Klw2E56IPj
zs9Yy{ddUAldG~tZdQL(8frgue+x|c^x%vYde`vm0<RjFt{y>>r=gl>7iCaWo?@RrJ
z2zicrG|td($!naULjC~dHEz&%tLWGIZ%oQ_86em8qw#?%x!R-gfgy|MsmG~^{sURA
z`VY<Icap0=(C~ec*Y>uYdYZ`fd1>6hxlQDCy{~>kg<SmvjT;P++i?T;_F6p}Hy9%S
zh<2)<Fm#8=Ykzr^b~fB8Jj;H)Ns9gPZsD)XmotOB{38KK8}L7i$@|H5eABqZ0Qoq|
ze~0o_@|!t6teM}Rubtnw#<&s|uh;|JjFVN9u!ql1)PM3Q^16Sw#2U9XzA^o^+Hqdv
z8_O-O@s06+t(Dg}#te&V9ODs-YaC<j>$Q3`f1t_Yn%{Ml#Wla{REukVSHHz|KWncy
zYRgqWq-xcV#_gZ9xb8a-SzO}=uUTCEllLsHd8c<+T;uBNzfx<b`U4FXzZlQm_$N~>
zel__#i{C+Bwz$U6AF{aSDLrFx%_Dlv;+jV^@zq-UHGY1o#WfDF%Ho<wG|6g*8Xrho
z{6XB8=@)KM`o$vl3!Mjt=L_GHT;u113xsPw)p@F~O}LJqx}F^%A5T5H4y}^wI#lE2
zgX9s)kIRUi<*$l<oo97^sgUdZGM)03<3(QQ$0po}x!-bot^KD_evsTAmxe5PT}QYt
z)~+KoPoR(dXxjfh=r{Y+L*)2R|5L#~!p19IN35{=ovtHRT3q9G_gh@!b*n9Yzi$Bc
z87;2odiENwZHJmqQn0x8>lGH)JcN}N*YiHBEUxR0L5r&&HTbwZFP+DqhW+L_4wG-q
z`qcK&@N1FR_AvGfB3~s(M9lw8CLj2l$bW(JOBeajo5J(tI`358l;=K;dbB+_Z`HPk
zYoRCX`Re@A@VDA}e#+N3&WT%G&wrIIuKT&o7T0y<sTRK*_Ly<6VsXtcy5HhDp0BpJ
zt}C~Hv(|oXhs)op<=Wnsy;IAzz1?qdZEus_t(DjIHr3+V-WFI~+uLf3>%8;cd$s!Y
z{A0no-(RvlI2*}G^{YMQ!LR>CX;*#!kalt-+lj^l`~EI`j)*%tzB%s+kC1D-jgV`*
zok9H-avdknBp<T$+(quto-?TbRq(KOsQVYq@7LCY?o$*juK6L0EUtMM0~Xi3i;BfH
z->+)%k6@>1pHEtR+`htJviNS~&OdAI{~~$B;xoxzi|5IwTl^&Qc^1EryxrngkuSBl
z_S5bEQETVzl&@Oy50W>0P%Hm?@`%OXAa^ak-hNVVGc3Lhd5^{SBwu0i1IViupH2Rf
z#pjbZ{HxafQ^;pn{OjZkEPgHdfW_}7AF}wv<R4gE&u6(-{Xb9n<rdd`kChhJJdLWw
zHGVZ{aoukkviO@U_ce>F|M`K%H}DtW<D4;8`yWrfrN#Fok63(v^0dWu+}qbG_e+$Y
zYRMPC&HU^1$cUs*`Bw4<i)%h--)SPR@rU<S&*{P$URo2kX&|3ynlU~aw`n5ZU9hvy
z0b);?oWrnFAn&ud=8N`|?@B%D$2OfI_NX7L`5vw0w^3fl^GKh_N65da<$g`L+N0xq
zKe>+cYvLYfiM+-=enma~<mzv)*Ch8lNUrOB-H#YrB6_sm*2Evq7OwS{rk*Bpy<d$p
zw32I_VIk%F$r)~Reoj7M@f{|MofYz5Ir8Zx?>k5A(fG;3<bxL92?D0QMb532KZ(3d
z{&VVol)ULYkyn3ymnovBnOx-;D?eZ4dA#5G9(n6h;X70RE>lHMKluXkYrw<iSv{v&
z{ZM;~T%hy90*k9Z_K3xG9P6{V`bE<}s@1Rl&q|AHp7uQ!zYF%8`S*T{Yo6OP7XJn1
zU$D6D@4shpjkk|?#<IrbOW#Ma)VePnuO?aYt6A>87T0m?MoW*zlPiCc=cw&`&H93T
zds?M&(S{d9UgM%~pj?05@v`uBC_g?Tyzdp^_)q_%an1p9Emz~2Rf}spbBJ8ynG>gp
z{_3luA7N+zqj65>HQ{Rins_F;mb)gNY4J7j#=nXljW=psu|lrnjOHUbuh+_JT(Ls_
z5$!yBn%G}?L*yrtZ+ejMA##lm{EWQ%mdO8>6}{cTB0unsaCCG3a{~D=`F-RXhpfIU
z@^&0@h+M}9UEekTUDk0&Qjf0R%Uf>j6Wup_5aovTcU{NzSnX5K!<N^rZT}iq?6bJ$
zLG@c)<A(zl*ZAQ|i)+5qLl)P3ry+}L{?cm}*LA^r7T5fx_1CMtFU=1hZ*k2JPg`8`
z!{=CB^TP`k*K?757T3J-l@`~$@h2^=>zCIouIrZ%EUtOuW7n^}Up?Qny~XvsWZdGv
zNBi;PkQUeVQLDxEJXG1@x^BA1;%`vDvq7z$>-i0MoU^^fw;_*Pd{6RIEw1y|c~(2u
zI6%eXI)AOOxW<1TvbfGuFIimYskbez^NzDl?fo7=`x`8-e)}Yg>pT^=xW<8-EUy0c
zJr>vb>luryU;UcJHBWo2)xR_kEn;!a6Kk@#o^NfoxW<iJEw1xp^LFBa>wKa9c9~rL
z##yLOGY<}s>o|X|^6f>>^&CHS|FQLR!qxv@Mfu83!cU?6;StUYJJ;Hy^Jd>JwOr@T
z0rCf^N9V!H#9Dcs2Zt@b$(~Z~;9eqsCiQ6EZ|mN|HSbsF&EZDjI&Z4~T-itXZq%dm
z=@7ZTM@Z+>W>4gAr@YRmk(h9;=fAPuB5~ng<@~7gU4KHjJ>ONxb-tT^2%qBtB5&S9
zXFfk7@9!3VCiUz5Smitj_t^h@5eYV7^We<UxIc}KbCy}-iN-k}vbg%sPg-2_b6&H!
z=EJ;aagBd2-KchaP=9;Dm|Cv!&u2bU%QgPFbmLlnq+d^nuUh4*f4j=!1=Nq}M@^B9
z{CZrqsnq96^1(k#{g?f?t>e5$?lg)#o1-)BFh0k}MShPhMUSq#BbN!+ey4el1LW$D
zX@4Ii*Z!{SW#@9yv#Y3g)PHu#)&JD^XEXU6%4?oOg}j$s*WK=N(XZo=uCJTPBb3+t
zgfh7wroi9y+(d<3^AmJ^UAaQ^=cq^Hs7>DzuKIN!zm?qH$B(QKd95Gq@6F`e-=F7r
z(no#}%U#0fHAv1hN9P6d)~iIn@~JcA`3_%Q%XQzu-P-R^4u%E)qyB2sHp0J5ejW6f
zeW(F)e;WvY`yO~$|Gjq<uID0Ovf97)Uw4zSEK$B*^uO>vH;d~z?nM^Yb=)JC{-<G&
z=`TYGY5x(HGWPIr`_)c&Y^^=oPphMpyV~M<?)7bp?~HQ&_29l@kFH<VjFa2dK9?g$
zvGe#*_>xihm80;xN8y9u#?FS>Vkd`lX9Fzg!k+thf1x+dnXzqcz3oljZt(-j`z(GW
z`7(>Qliz6ZGsz#a_+{in7Qc!7ZHrgQ$81+?|5M}<i@!qdTKpsOvc<QYX&T-*XNkpk
zCtq&y{mEaj_-yj`EWUtz?Dn<xpGF?B_&3Po7T3Iy_pJ7R1Lfyg@~g<(E&e$9c^3Z*
z`ErZ@lYGn$we~kOOTA6B_^#wrE&c`al@^~#{*c8B<ii$UOg`yzwf0<0KGovalFzZY
zo&#Ec(^@^6KQrFqx}KeAaXnw`T3pwU`&#@S+B3uAkC4x^_z-!!#os1B)#78mB+q53
z#kVJ4VR1c=ywc(><yTpJD)}Q8*K^9NEw1N?U$Xd7)Z=`%w*K46;}-8DpJVZ5<O?i*
zBYBU-SCKEV_#pWm7Jq^KZHvE0-mqD%{kktU(c-!<Hr3)|XUX$gVDSj~sTPluFSqz~
z@`}ahkykBVCV#}@OUQ>TzMTARi?1YaXsE4+DtW}>Pm;S9e~Em$#Xlf#wRpp9skgGl
zCzAJBJWamL;xot}vUn@`YK!-fH*8*ezvq$fW$_i{O%|_^A7%0T$$KpR4EY@ve~tWp
zi#xufj{SFwZ%ICE@k!+4x2V0ZeaZK-cr*FF7B7&`u=pbKc@|$vzR2PO<O3GJgZv(g
zKSchB#aENBw)imlYZhOBuC%KUEIyum{J7fs*^9i{;!Wh|S$q!pYKt!*-*U@Z{il+r
zE#6N)$KuzK_gMTM^7AbI2>F1;hsY}yf1A8&@iG3w1n-Hm`1a(lS==RW*sAt^r;<;y
z_)+9(i?@?cx46dlmRbH%ALZv+^2^A}7T5jy8!bIIQhtdgzlwah#Rti6w7Bm3ud?*N
zK>1ac{Cnhs79Z<xaNwMd#Utdy7LSw9*}As=r;{(R_&o9+i<illS$qlklNMi2{({9<
zk`G(FO73h^Yv+^XTUz`j@`%MhAm7*G4M$0TFIapcd7s78<SQ&bgM6jMTge}?cn|q%
zi=Rh6X?*Sdt{|Uk@d|m_;`fs;vG_CO0~UXceAwd7(NaI#PpGwLOLEuZlgOJauIHu)
zt#-aI<(n<}X7YI!FOV;?_#*P97GFxf%Hjj$FIoH!^7XBCsODp@w(Qq@?3XP55cNbX
zJ*&aZ`hAe=_uEYM;<Lvw!u#jQy1pRTDU&;Mg_p_iA}^E2$v+^kko%7ne>?Cij2nDe
z^lU=;i^wAue}>$(_%8EAPm{$vz|HSyIA`wVYo0{?H&VXxgp~UW1}y$a`AL)?L-`$!
zb({^IE%{%L<MLk%!A-sOzb|_Ju%7(kN8sx?+dE_Wq}&F|Z+4u>_kAexb0|Nbd|-Vk
z@gUlBGq|z8)w1Uwly9Z{`qY0wi|B7A*Er1A$jjs!SA2kc$o$X-KGUh^Bl3ZDg<nNQ
z`?ZRGmpo7TGWqZZB0r6M0NmKWz_R}t@}n%iW0v;6CiT<88(TqM9Twh8{ycewoYm><
zg8;1m`zh2viT1REo9ET{l<4{MIQhf%<mH!zKeev#55PBcwsM+yeT3h$aN|Z#_4^|K
z8s*O<uiPPgWAcj1-zEHA*5~u!#?CU^iMFe8=xBxyT6{YBfW=P(H}(u%D*9JY|IOt6
z33)D`q5XfPp7htGeac_a-;1mtPsob(<brN;mwM0*{m)I{#?CR8o_|rkb)x7wj(WTj
z>uopTV`=Ac<dNNlH<2$RZ{0(<+J7IoDYt>;PNF^kBp<ZeRpWe-f5zfj@*%68EF+&z
z{WQmUi@eFY-+dOyeGTm-c9!_u+sGRt!uO`4yU3d;znu2JPd@OIjePP?@^l-Y@4dpc
zKb}I~bf56~Eca(B{{!LckPnl$J}TVdbD8p0(ciS8*!d@xdj`1QKCOEDj>?}WdZ@;E
zlDygC>mD!qTgi2tkCK-yo+GcGB>H!zJy($rlcO2?pVi>T&L;MYN#t9!3tvDkcjq{V
zf}8$Q-a^Q3ls^sJ^!HZ&x9Yi<@&jW;p2wb@w|xEEJL9Qe+sUkjd|qQkegf<NI`Yb9
z!hghao&z`Kp2z<l&+k}==&62I<hLO&f}8uT^10~z(oepKd^+W;)YHuQQRT;U^0|=v
z%XVDTOkTD4a`MQL@?1Vc{X^s~IfqqeQd#sjldJwRd4;^2dhQ{2kE+%0oFICd$W{NL
z<gJ$cGV-#;pC=#g7yV1waJ??k-*<xW`}w@SM&8^bd;{_)$XibouJ5&&h#T?e7nZB{
zdnWl1`Q~gWcaS^Bh#uuHl1I!Be&KTf>t}qA=x??7A>;$(TTuQx<W+KQpT8#`B-i%V
z&@1|f$^GRCbWI~~o+tKvj`~j~FO#21ek-|itjJ62b(|N-8_3n32`5Uq5sM!|?vksW
zXOTCP&tkdvkXJ1EzmgA<Yy02%Bq?`@+;@+m>qzpZ<HY`*sDCMWnf#~Z_o;k~$ZNlN
zm%N#L7s~IsNXqRaS9@B?`^m>q{!;P^IoxUg^GouERw;J^`A6g~x!zZNv6S0Sz9Hq?
z$Op*BlYg7MYVjw?hsg0*{m+<_MSp8n>{0voBkv<0OZhJHe)0kG8_3;UZT+uS{p4ED
zo1Y@(mdP<3`JaQxhsZY}KZSglT-$Snydf{;YWw^%d4&96>e=>GmP@YnHj})cT-(nQ
z@~S2O1M(sAiPV3>X`;WOAog5MejRz0{C4uE$@_{Tzl?n2(?w6DRI6t{@<DQyFO!$&
z*Xp^JykUXxOQ`=h<Q4KSv*H@hp#5JJc^wDNA&*%6IdYf$K<bb8iJm@-UqC)+@gefa
z@ltM<dXi^~o__L8$(NE3Sn_`)Z)g`ia5MZ*>T9&e;!DYg$<L$wA5?y!=s`2~Ke4k!
zkJBMs`^$yo5po?L?jd){x1pXtlQ&!P`rd<9OaB&2X#X-PcfvZN=w$K+&X239|3&hq
zcSL?G@*~ft9_oK!UHQXX<PGEGiSJDL_H#sjfPPnw{8jSmJ)%ELzVKX;cj?C}e*@gC
zuOpUUr+F#WT{iYL97;V~<3X6bl(Hwhk$ijQG2uIq?@ZoLo*|zE9+uBA;F~?pDOmft
znwM3!xaNB-wfI!%H~z!$zGM6nb(~y5?(A2~-zIO(2!|W#e^Td*o=Q^qNqoMik`Hqo
zr}}?O?oeKN@&eJ*Ku$Hz@#GQmBU$bMc^|p9+egX!$+g|S4<1&Z8(b*m_VIq#XS<pJ
z9wxujD17%(_&%zCiqy}e6IgHHrkxD$yRm@v<?C?Dw^E+s&e7!6<3!KqtcL=*(<OXs
z@{`CT<ewuyUpe)BoBUGprpcn`1M-`|eLKHEJ6S&uk~gG<50O7dJww$0&(DgY_mwXc
z{o{GRn=h66Z$4J|uUPJm;9>Q@+bDb=>KRxjdbXsV{mI=w3eVCJnMGc`PWXQ0Ir659
zgk!k#KPQkoHwo{g{F&r~7Yo0C1ChU!y!@PS?bj>G8=e%d?enMPtxpM`#Bv`aAAX`%
z{`cfn-tT*x$px>F_fyaFa+&j?^6v|nwX?`?dJ+3C?L1>W;X9K@cwbl3o<?$)_BXPl
z9!x&SdYeZ1W5~-aSMRqSJnZ>)kHSwLh4+ubZvi*sTjWi-U!CvXBX1&~NIO?vEb?XY
z?Z|Uq7v4|)E%Gxl4x4`APM7w7DEXz354$gY-^Frk9M<<6thD%!e!Y%!R#{x%r#EPE
zeUHt17T5gYF*}Z>h4Q8O!)c3a{&2I!HBWef#r1r|c^23A<1M%N_gJ69yNE}9C#^cR
zU+TF!UbsH58_0*qbzWFaK1{Cu@aAw7&2w*<AbQl#oJw9H-<0L9Ag_`iNdBhk*;e%E
z{G#V8hjtP^j|S=cQU(r@_HYpOO#eoBdzc4q?5rk5&nA?=LHVV^ccK0_$cHZz&Tj3b
z{!jEcmkU>a=?wA+c^~yZNIpQ`O8uLmqKrMxH${)u|Iy^`vBLME{5QzU7YOI;<DI{e
zH+)6-DwaF(Qqez1u5pIB<b6kr{3g_Y3Aqy!{yzCnl_!KJ$loGw+DG_r$oIO8^*m8H
zv6CeqwD@J@Ll%FSyl;l+;cL^KbuOp=BZTXCawmC1N;rQ8*x6vY$T#!~e~a}qRr!g+
zKO|pF9+@ZnUh>Duhsd?v?)FXUCzq=n=QQ#rwzoyp^G9$qj<pu0-KzaBkq?rq|L{6_
zq$KhY>Uo>IZ@zGqe_#3W!ndWobA^;!?i9W?`G(~E<f?xxxw};4Cs2M1@X+yg6n@w!
zyf6wsbrimA6n^t4{O6<aXGh`hjKVj;1Qd3^JB`9qqwvE=;rUVc;!*h5N8#6x!dH#L
zpBRO|G74X3MR+}IHwriXKCIs2kYC5y!ddhK9f74`9q9A%PX8`@v8Ap33e$50<jwf$
z@|;(M;#ZPKcphK<pFfcg^F4mrPfxf~^bGL*PUETPUh;;m#L>Qs1KA8X@TT0pP654?
zzk=M>Kj|uwZ|3h<T|@bk$otI?7UPpAf04ZDE#arqZ$Ec{cFq$=cqcK-ajq8bFo1n4
z`2zCR14aHkQRlov-n@hGW|lh@hWYa&UqrMm<u50%Y$S^Jq&?2HB0qGI2tuv@iIERm
z=jG2N@8j>JXgv>-J2S){op%noj`r}}+0)d2Be`>_7;?D`PtG66`%<C@(}(|Qx?c1&
zu|23?aSnMu&)-d?{8Qu=o|oT%e3$Qto<9CgoO*XBkPq-&p7JVrWQDY}*7ZcuqvXz0
zQg3R{xEpBaz8m_2vsnLK<jpV2{WkM{uOWAj5y2&tpLiqn93ao@X4>CIKEU6{+=}w6
z$On0zaeK;d@?G9<kCZ!&<(^31#OJ8;KPMk}Nj#+|sONd*UBd4m|A5?mNDR^V(){nS
zT)r1Y&tct3ZuhS#H;KHnK=kCO{}OWd$726aJ|lm4f;__a5W)=qv(rk^Q|1P&`F(No
zX(6}AnOn$*2SkuRC-1yQ9=TS^<?HF4eefVm|7!h_v?#vz*SVd%e<P_MdHRlXA9>%w
zqJI;4oX#-0%l*otnCYx{i|B9W`v$dteTjVNFwvv!?Q-SgrNkuf_xI%0zYFMK2RP$a
z(I4p*`9a!qZ$<bZ6I-sQJ+F}WJuLOGt9&`1|Gvl%@rHC?`|IR`^oNtwb2WJbUvxc@
ze3-oNP1Yy*F1LyP%8p{Ewx2HYfgQx~OL@QdgFDXV&gzTUz^UhH%Dev*!%wFCHn)rZ
zGS3T-rF@CpJx0oXll*z|Vg6oWjC$syBbfHkbiaTq>+>>lcMH+;3gshrihOIk0Ii1(
z@@BT56w5uCynnvPH<Ld^UOifPo;-aQ?b%Tb;qdJ&B5!5;IhFDcklW+omUq)m8h$qA
zFC=f?RPL*T_xlF9dx_Zd2g;AXNAx&l;akX;vsn3q0`?-mk-WkM7H-r3yi0D68%us5
z`iD;vdo+*b{vQf2KO*hwT6UN%e<ZvzSLDxNd%g&K9cMeIxo0nyC|}o7KEn4|J<t1n
zlDsu4di>^xOLkc$`kR-C-~-flg7R^~@8SJ^NM1Qfxb9O=`7!N$S;iA?Z#&13ySs|~
zU7U}uAa8nE6l*<i`V-c}Uxfc$E_3?G`_2~o*FjvyeD23W$+YKTzJIk>u(L%~_y8B~
z*O9j<XF`*<^Owno&z1rwQ9gB_=!x+CRQi0+Cb!$+6Xf=D&;C^OG@L8?_5D1zk~_bX
z`*r2d&S!rn@_qZu{c8Pmk~@bA=Wyw~L|!gQ1L+lY&cypgPxVj%<9T0Q<PE!up10-8
zxsSa3V|h^fQ_qB-iyrq`0qi!;Ipj^tL;-KZX?Q^7?RI-UdG#xz=Na0w$%7(4O#gxI
zh0{!4d0Ou4Uior<Nj`Y1=+WnL;6tLP`B>p-uKuT=yy*r}@I(2t^DA<9wSf02zwa+Z
z&*0O-HSX~(a{IZzOkUkg>Oseu!+$Ay8t#>TeVBYXkCR8Jct@5Sd06DDOc+_GAb-e`
z+y3hB$SeGPv~8$or$<Cj)6HVP?#K0z_gn7`{vr7Q1LRLr&xA*5&kmyJbn<rc3g5%5
z^?U>Q@Hx_uBb0xKyp_Kfa|HR6Uy1%!{_YH>d;fC@d2>ee=<^*ScfTU_%xT6s`Z3Yd
zf3euf;nNu)FRzy8{u@rWgXGRa;cv5CZ;<vhjqypEd^-8ybE5xe^5xt~9(h(C?0I6A
z^A~dGB;mVJ&xFTCf8`sZK*xdk<SxfyZ4Y-UpCa|3b~gT6^f-SLJ^OLo_zC$C*I7Cq
zZVJcPA1AGK=(osSwukL$=gZ_(tDWrgr05yqcybEmPb0U-y-l7HdG`#d7%sP*nZFS}
zc!AW9zOUmJ<s66Ao)5@v{THC2n)`CLmkLn-YBhPom!#Y)<uN;RG2j^a$XA80Vt@P<
z`S1fGcoF5t{Z{0M>4#|lI+}cd?M?XrdF3ZEevb2`f`-Za9+&5({c+0gXb=0#c-H47
z<O9DD1Nrkv&K|!P`6jMw4yOEM^1=1xzW%}Xa6NhRWC46^&MV}R9%<*>Ob|sItQP&%
zFNmJg+0F~fpAfJu`Q79VGX=<1j<dnDqNi^wAqP_a+vHWg2Uzd-ujCFlX5Zs|9s8W<
zY36$WeDZ$s0k(5(C(n~dwv=*p9$EA}^%RBwl+X8X<aT_ZX-MQ9CZ3!?`%fot?Us7`
z3hlX)y#D~<^T_Wax7+R1KZyROsq$QYLivT{{hJF{zw3SS=FbY}&y+gn{899{eD9pr
z&kx93`95c@pD}-8xu;0GQa|B~<jxUNKbuMOb?zW<y+tbE3-aZBMD9K+K*yQGUl9F$
zdx@PozO5i1;CuY^xxYeQVFUk&^^pFv=o#8r?9usj1$pz^@&I)l{`_A=-ub@Rqj8BF
z$;)39dv>S(zpK0z|0%yHdR#7`bsYW)x&0hxyu|xGQp(l!`vv5c^Tf_OH<E%MBp*0g
z<e!s2JMPP(XPEJUQ)%bv<b%gaJ?Q%G@8pq3M32f(dqwm#JSAM;k8~Zm^PoKUOQkxT
z{azLMp-$1S@sPX7t5*No;5Cu2a30tBdNz3<e@8Du`>!T<xbD+=e8OL8XS*2keb&R5
z$XibluJwNv`4Hd7rR$g1RS(~PrTX`KUGzuZ6~!5;4(Au-{fs+lI~@Op$XDlx;6&R0
zGI=xOy=RiAhglC@Qg0aE{m(t*E;|;cA^#Ko8};-3z52ZR$cLVka&;bgfV_X2=<lNa
z2ciL(`K#%00Ssd~UE~d1-yOtq?<4Qyx=h>u^W=jUOFi#F{d>P9`dgXcpzY)Va)<GU
z9QAJnhs4;^e2UolEXR$x?+Ca1%b&<AcS}3ec+~uNMZUs$P@nsq<by4uf010~H2ytY
z|0?q8Qn{h8)6O@@?fGJVOf<&+3db>x+bkvTdsXzj&-&TmA0l7oi_kdDIJ3!}#bTh2
ztLKmp^Szxzn~FiNsQgW$cw6e<4+{`u&%jmEZo65Zr;u0aZ~Tk*^>^~&S46?t<Q@MM
zJ&~2d)!(>}eE3_R@g;Yq{KLvQf9do61Ni{sTC9G@{eX53iT?GZ897&y5C2Uh&!_%D
z^1&|Qw~=p+8}aX#{`O_$asLLlcFwc*Wu{TS%J{jq=Vj#XpxCn;_56{1aBDGeTi(FL
z4_R(f+SSvPKa1RMx0_>PGIrYhD&<o|&m~ekA~Wmw^8JSh(0I|I<bzv_{3@2aoV?)-
zu~X~$FXT;Z&%KmStRwncdA~aDokec1Pah{QXQbR2w9{Qz^pqJtkyhb2r;`tEB=YOA
z9sZNt9#_v@PxLt7m3GU^oS%~0_13(;$T$B<42e+xPsj&;EnM5}<{OB7_3Og7qWuNs
z);x7Pd4&GPsjRnkHWWSXaiT!m;Y{)f{c~+sSCUuTMPA2;SIHedaBXj&+eq~Hogwn~
z^1f!0578gf@$K8>k+jtF5xlQ|k(c|WK6O13A0zsQ*nh>_be#RkD`!c|(RppD^6N#<
zS=9eHc|Y$<?{~+~i2jCy#hy3Vua}dzTK)QA^1l5=@LtyQE*p!UN>0kveS}%${ruhG
z?I}M%?ofUu`J3bej5D84?rb9Z?f79gxZ`Z?^jYJ^Ih1eZ_*15yN5}^mKWQKzH&*o9
zenO7CsZA<U>$#%x+ep1}dUoC<AK*HA8|qJQ%6gt5dUoS;IhDNfn1E9#|4VYaA072s
z>iJOQbsYOOd9@(*U!<NLHxv0X{htVV2f6KUyh2|2qv-!8<&SEh9&5h-4tf7lsfU&H
zdtcdH<Rg4Pq1IalflV{6I(&b)j&J9ZH(37Rz2vt4f5<q|W6PgOUinb!;c#}Cd&!#)
z76aW)<i>W~QuH*jqv$+7i@f1h(en%k%BAGau=KlQ_#B@mA6P5^?u7q27z3BN-@d;J
zKY`;zmAuMz<&l&hA|IF|@>*|=TZ^8-vh=&(NOe11<PFSoE>X_~D$jg_C*?Mrd&!%Q
z7tlueO}7#K{oQh3+Fxdauj6d%G<5AnN%@*b`KAM<g12WqEFzDbE8tL;`v=wku<(i0
zw$FGeci>jxdy?NqKE(MkLhfLKF!ed~U6I%MVm5i?1mO&yIggO{Gk&7u=O4khFzxVS
zX%B3+&e3qp46l%Xj^&;YzWKVy>wZfbLKFGJly8_P&xMcIY2Qxt40<BJ9px*^ACwaL
zv!+fA73kYDOZ2==L$4!m_&P0=+jD;7b1EJ2^)BUG|4+*Ghe!N<F5<bHuRFmhPm<@T
z<KE@qrrZeaRQrEv_`2ZRN<-U=<^IE$A5kFxx$WmfPxIX(xP<&m<b%tkU2R6b5fWid
zeJ*%g?Cc{y6nqQ*d*oNU&yoLms94D6>s(Dfe2+A=INRH^<nH-WZ;#Rb9V23A|8>H(
zoi~%ae2yF*oIjJdt`d1}S2)}5#QVKU6wBQ?&hF$*>&pYw_I4e)d#OlrS>VjwS@aC<
zEt33sU1u4&bA^<9xikysb#PN}*SstBrq9dWMf8+siTpTL-ZJt*<_B&|{<_ac*0B8h
zvlD60QqglfMZW6up#15ScXtr`x2DLi$op>;J88c29QiOe<h4Cqva6Kav{2+Xr=ADM
zt7*}{g8aAS4$u2@ICQrAywMZ<cs|Ftajx9g-V|95ZtAo0Ybm!%{yWMyoFx3$<lA84
z4%6T0bDRgiQ`*CRY;VVc8~q=!ool-qpnUUrqF<kvGfC=U_)4+!aF#od-1&;sB)2u3
zH^GhmJ8ls@TA#7q4WHl~wY&6pokx1X{c+|Jkw-J|KTj%OF6HjRa`(GU<OeXWjQp&>
zhw#DErNjM}f1F}C#*N|a#7-&2aV}E%l5n+i>YheV@Y4!z?(2bfM1z)otuK#wh}FL~
z#Q<gQt9)(kIP;j{u*YE_LG78ax9D$WKWd^0UjYxZr-Sm&3!*{&*js&h<a=j?Uqn6I
zG=}R*`5f=b;d9h>`)lP5Qa?YWo=x`=JEz|!`ZMG+!Oi`;%wzu%E9h0_-w=5W7yjo^
zSLDk_3jZqkIphO8&oz_!|E2PmOMAGGd~Z+mIQxp8W--?}&gT>w@pXdATl4InN0EPz
z@=fd)cyj*dz^IfPp`AK^ok(6@B=#IY`P<3ub}}_4dRi}%`;z~~&x9F{cG7UI=z&}7
zf4&B8`ccE@Yv;}Tsb}CAk#A?YACdQ`h2KQ})wn4)__@&Mc>m9?BCqSIUydUG9JuKh
zuW>x#bm#1pko$7ku6kJ1UF2nJyj_?S`3l>u>KX8P(9Sz3AGuEYm(DvUrlj7=SBU*{
zc<C92qkT5VrG|BUyNA5Ghsf_t`K{BUC&G1Ziu@SEO*`LPN<5YgVmWyO?^o@KW!7;b
zymsW*fury*gB$&oFNi&7@uEw>{pX&R=RS%2amtt5q~Xh~<T#yQpq+0Cxt9-nfZX;E
zo4zRWL#?7m&zC*w^O2Uzzh9?(We2fycRsK^_k|ua-p-K*JDZnw8;<+3{o4=8n?Eml
z&ZGQ+n6Qj|m41lc*D1=oL|)tQ&wL)V^C`n&j~$QNWq;A%bgbO(H~GL`@p(|s<_C!U
z@HNujq;$u5)bJ4f+ck-N>vWOSem$4m9tWNzA3jXv^|^mUKG-ki7C8<)Ia&JMLywER
z&R<&{DE36I6R!Trj^L*KjGtON|7MLm>e+4&>rD|J`MT&?#wvNn_m?(vmeG&Wn#x1o
z=x^Fp^t=4Sb>KU#i`mIK*L*MKr_-KElwW76lsjbgqpOtDUmZ*NdDBF`x<cw_raVsP
zPV$O5K!?w%the8hM-CFc1^ICYu^#x|9=Qw0sge&}B=zurEH`qn$Pe!!4JXcWTYOHT
z5nm@z-aSS1^zm=s8Abkwl(+rQU8l3$d!@if+3#A(%d8)54_h2!<bxm2=a~1GOTBHt
zdN_wXvbFTMQ+eqn<ip#E{XeAq56PQZF1wL)!l7d4(A84UD_K8Rl2_?hi#EskEqR6O
zGVSjd9wvG!7mJ;5v)rE<j(%s4^BW?bW!m!)=j&@|f7WowSJ^Lg9y}i0wA%rz9o|Ac
z4(BOdN0bg1J@$BVhv6u<@8a5avgHxN2YC)rpT&2<O}XVMwf*H4%J+52gI$;RyYEce
zf2!1j`V|WeN4disz_wz0_?~i}7t=iCXUXmUep0jOajqBrx-Rg(B;0<!uaTFR$^Gs_
zI}e*B_qE&_2bO{xJ0q-5U2jgFExc-tGuM(g>?iH#QaYv&f*XJ1DEi6TvOk0Q#^~?=
zw#du>I!=+?<vQXK+PR9{9^XDUSM<1+pD>p^vZvgy`pLH$j&?P4k<{DIX;A#jMo;iF
z*XPKGryr|&ZYH<=nf4<^zun$`NIrC@l=~>}Yr;`tzwJ*hCy!h$9dT!N)W^x~`Do73
z;r6!~j{9xm@6u{Jyuz19{nP(cKlw>=r$ZX1p6mJiF`{Sida2JoR#l9=m44U$<R=-9
z=i9{hyy<#;z~{kwzJv13r-}ac*e_lucP^9`g5{h4S@IRp-@tXjp;Y-Cxap_QFixfO
z+K%%?zRLK<R+L{%-pu%eu3xIhiXPXRf7d-u^i=K=Lv$VIkq>=Sp6}BfKhN|z3mfru
zHRWBdH?@Bq(*pf?UbY|mZNp7}>6VH?dWQdbjoj{!Gg`&|rbZdBnkav<;W*cM1<zeN
ztj{XA(eE&RB~QU|zLFI_!1`&Yp1Tc)ofY~yI{r+`iG1_v^1SY&{L$bM{(IzC7v=5t
z{7>>hYu#~Mo_0=?3ciB_#|wtT9(%u|t03}yobR;%?p~xGYdtbVUZuR=*HtCaKge~;
z!MuqZ4M)9|Ie#rA-*~?8$UnqDbSwWe$LACp@pU4&X}8M{kmsfA(;tvGS?&3s)Nkj5
z9k4*kZMsSdl-B4tN07U$Po4M2wu$`E-6G#lo2D6#`m8PyuH(ju;E@q_>p#CiJq-)w
zxoG>DhCqR-pJBFht^a>1r{AdZ|98BU+r)DXy6$@x+{`2Hvm(ji!P&80^bc}9zBdgT
zAa9;4@`G|4&a;N&zJ{1*tNM3aNISnL&+7^H-zDIt+~zyfLMh+@%2yr}OHQHw{W@rm
z75}`(=UQ89zaOT2-=*?Im~QK=+bMebc;Mp!4$zay%bf4fT>Z}}<Q2=WOO<I4`}G1A
z{T;(m4-HmaYgpyamU`HX^)UVf(Nnej{M*4zyIo|hbKjwS-xsCcbf0cgm*{D=+ULH?
z>38Wkvz)w{??sf};W+R6d~H4Izs7cp{)R`yexw`upUFN~skPs8Dc@&}Gh6gX{W#XV
zIR)Ibhvkfy>iECJ$eVUfe^^_~fxRNX;4ea|EP4reWUU!%{`GBeqo@Bid9bTl|Gy@;
z=dUp*ihSi<(Xa870=Ye|zD3?}m5dD6aUfW7lGu6ARuUO*qD2pY8++__b=D%ogP&`B
zj(AIt*z-I^UIjPpWH=*FP}h%pFBbhS$6>9v7knPnzy8T0?<D2<-pK)FK6#ThpYDK;
zY04eXIJWu&E#Rj8N7(*<$D+PV`5X5YJ5~Nw@STI^I2&Q1YU;;+E@zVuF<!0rwclwX
zKTN+x*G*l9!=B0wBAI7dr-B>%Uy6!7W7yw+LOlc4y6i3TD(gYlLAReS`WrZZ9Yy``
z7!La*jO$J#kDVdBa+5T`=Q)vl)#t&AxPbC@yy%C9<Gu!O7X_QLJx}Np{SDUo{cOV_
zZ~M<r`0~MWUmAt4d#30gSSt0Yaeyp&g>iEAOTT3}%C+m~I$u6m?!%O~?VRv6DYx$c
zDOcy09`fd>@EfRdrQs;IIw1Uue7^Vi^1*T+rJe@*)vDh;%aj}ZO!GPXaIUisr^wah
zgEvY);_CyPN6Guyel#v|G5mlq{oe&Q?XyDvMEmtCzC7Z$zZU&)v;EIeXG{GIPLh_t
z6YaT>you{9-S6J;9FceVzGCe!;|(|U_8qA=^;>qOeCv)Psebi$$eX6ffOj9qjn{on
zBSw5}ey)@|#JJ@YwV&J`SMO5!y~UnZ%D?UN5sLZG&z>jt+wEtb;pmU8e9z%+9G@>G
zZ}^<t*WuLvH*$MjJo|jnQ|0eA?!j_@Kwe%Tc0NK!>Lv0D=RqAeuDd|=M7Teq>#V;R
zj`|<qy03})_qb5x?fNN@S5J}la52Y$Z-8%(c;h6-8>z<mw$CRx?@gC+uYrGf&ex+-
zYro&5{)pv&es8I<C-}L~=NOkPKkWnZA;!1AOFPpS$^EugWE}ee>;H1{GRilfpR=e5
z7fU_3%tPCed}s2$oYeoHIIeyL-1MW?-Q<2Fl)niL&$Nd@zF$%E9<QVxhxaSBiad?4
zi@fa*eC9ly9*6$rR-W5^l(+X2kLqW+R{dN^KFs}>J!$8gKIeao_}b_axvv41JBfdr
z4sPzNd7(6Lm;UW}%DJz^>T!N-INF<?N4Lp0M324xI^O3a4B<adr+goOFN2TKd6~SK
z>j+(6Z2Ny=|9H!9nFsFMKT-Ol{4d^zKyJsMcUmU$5ys(*w8ta2{f7(5TRFe$zU{l@
z4U45=#&`qsFBScE9O+VWJAUY1Ci3=t-9~QDn-78e<2>7^_Q#Dc7d?X=(w<-Ac-2g9
z$Cu70cR7D)yZy{^(KBTE&sFj==Tj~BLvnkZIpLe4r|BEgaxlF6pVSq?``NDac`YCx
zjEel3T<G3NUYQ~mGTqa8ihO`^a*ZQR{g$bp2Im>>@9^<DXM>w|GR*geCHRL2D1QLg
zvnBE|D@4BeWO=?7^3%v2&dXBUj?;9d$PaPc*7|&#+*u+m`2p6$e&2>X`jI{FTu9!`
z`LvzoE;k(ZyH|+<?T^=!H*j9i_~F~+gVw%V1=kxr_WE(=K)5|ug8S{w>UYl@d86k{
zxvzaWK7amd;eFg!<*``jX`l0EMtr?W`PM<Hu|KkYcD_dR3>_sktovv!<PQC%$EfR<
z<aRs!r|RMFCNxui&ufkT;HSxOJQv&l{F*NxTz{pn6FUe0Po9Y8@!n7FT5<1Pu9x~8
zw$|xIpEo!+FfT>NnH#`OJ@<3`cWLtPsi(?uK=Xoj_>Rci{rV!G2k-Y<$`5QVJ@HYB
z?0$pjiEJzNul+qoZjWQ{`8=q9?2V$Q!hWayWh(gq*Buw|(!;(h@^(D=o8TkkKUK>A
zp7P~;q~ScmK;aeN6Fq&G$#c<hCUukOS^Sb%qH(ar;9>3IvQhXCM&ZBlIs61GZh7uX
z+Qa+R^}^uI<cu49p7-V5BD`{n*okS^{~S-=%J$Gm`8UX2{%+R*`C+$8dwa-gZx?}w
z`Hhzw&TB`0-RX0TKW9ll)pO0yD*v0*@Qb|Ypo-XEZV<i~?f*5oJwHzQzQ{L!LGJfB
z>M4`=T_;a!YX%l?A-D5g)3=$oCGHULW2b_feq^`X=g5aQka8d6%^z}mxcrOCx!<Sl
z>ij!Iet5Cy*_ZeG0C|}|FtWb<*;(&SBOm<i;d6{LRy?6ZZr9s4N6~XH<?V6fHN!E!
z+51HAQa)nE6)(O^?yJn-T{?n(#p~ov^wV^{n|Qa#SNddL*jU@G;V9SM7x)L|UFL;;
zja9M*`m=dn4)dk8o~MxyE|H47h4aqo<bBhHchJuDu|P0-2CX<xg1mB^$UjW^dF1wf
z=qhkC55Ba2?YiJ2$~(-9&^Y9dKQ!eAKQW(w)``rPawW>=I9H4!e;?)TxZf#1lKOPm
z-$fhNJ%;0c2Uf@vnZf$sZIy86dg1S~-o8Ozq5p6-O@4&D%=*;lyZ(=*+$O$nP4^jR
zft&gn&wcp_^(-^onc$pvXzlv(KBLF<M=L&d+D{A*elGDj+RyHCr;91_py6m&{nkFh
z=J$&JR%>6fo!lM=Hmr(##ERQj$y=?s^y&AB{4n#1)$jU=;jpL7{n>f6^I^*OS@E26
zek%1giE+**%0C2d>ZiiErMCZ5ekQ!>BB=+Br~Qt6fc;V93<usX@-F9#U8(<O!(pe(
zdYeuD4(09q>SKOx^aMYrftz`G(kpC%Y;X7a@@R+F^F0L)uxTfKj8m!K@?-LcnEx<|
zMSTcv>Y<;{UFU`9gTh<+ytIA(8Qj>j(wg6Qdr0ngaIP4r^Y00Un|kKDN#l^u`8;^P
z|Dt?9_pf)Ri1!Q8W7pd?<jq$5Ir^6@m+^Lu?~Q+0>};l;J=EW7IP7$-^BtG@JZR_l
zC~vPTcYZ|lG;u#j_Y-H6H&}W2myz3fWvNF+Ppj3Q-z1N4TpCN$j`)?x+kV}RJ`dWz
zit_e8>4}dSJ;BcfhNC?XS?4C697X;maMKP4EWc=vL9x?bzg*$-V7d2DzVah!f!9&w
z^N))jJFayWxjmj|el7A%*8WQq&OsZ0rkTGps203K`N$bkuEz0penRxv<J*tPo46j~
zYapC=$?f@W){~;ApZ>F+m${PMj${8z<=G!~KDzZO-j|i<AN`H+>MEItzRMfyQO@y7
z`^9bK_WEwh)4X46-2TAlT3c(sw|hq92N=hwa$ucnINHx3$3wOMD$4g;`xH-;S1mg~
z`&*7bj6bM9FcaML-yy~c`)Se!zcW1e+12NW%dvmaJ#qd-ZqIA6-;4eVe}`22-E#6K
zjvHsOsK?05)_k$oYUvmKR=l?p+}LmDtqqbptbdL3FL_qvn>em6V7Wgccj^CZNk7DU
zPUNd>|NBz@Me-&q4{*2Vsehb2z$d9EPi~KU!zypZopv1(J^fa^{aNxV<4fDnp2Pki
z@(r|8=berID12~|JgM=tXF7Qk_x<&`|AD;B_^qx(clZ<ZpdChTlXWYWxBll;!%_eC
zeXa8X%RO8CZLJ5FJn~Ix$=A^S^TExycO&y#BIJ)4dDH%RzF6Dsc7GOb$En)Djh^Xy
zi(jYn_4kZC?Cd{Z%6*3V*ZGU^KHhJd{8+=y{c`_8&kM|_e3|}vlJdVIA7GyCnXI^V
zUlcv|`l8=(W6$^Hf$(R&oJYu8*&d{}@vexMM1H^;$9_QWvj6J1)bp~)4_WizKCcL`
z@Wr1W(*6^C&i@$kwT$xi{r*Ea?bNa2i?15}!OvF=M}0ciNd0fd_R|J#{G#`6(~(WC
zy=fFZRi7h1Y3-kG_nO?7`$MVErEKS|<O7$Aem$RfJNeN5!k5tG*A0iAeOC!j(9ZY4
zjh$m?XA|Z3{i~Gga6H+Mya(K$$GPs%c6cY{2eD2ypVKM-5_y$zQ5iiP=c?CD+#tCB
z^&RlAdj6%)u^!>Ls($_l<P~cj{mnPTetZ7%hQsxL$#ByjnIEg;>J#M6%ukrb`+C;b
zgZjK!>QmPR`~6MIweu3MB5yrY<U2XRtTr6w+V4-;^G(rXpNCrJa~d(?>u$>1=U87h
z9Qxfk@?6vp_udly4qtq=3)@2vdDY6_*z0X0AN(BPb37O8oa_q2QEtUrC;o-<juk(5
z-w}K4=XEXk$bM9%34f-%eQssvcSVowkF6rN_anCbyT}i7{L%U1G4k?{rNf=ZemCwt
zk+=7qyUAUiM>~>s-r@6Ly*)zt*2U5u&Zfu)|A2nfn`7l^pKCbA)h5oH+CDSylUx4S
zFnNS=vlBRO|MZ`fx7M>eeIR^@{Zz->)#MH5iJd#s&i(%-@^(CV%!lCSx$}LM+TKn9
zH{(Vh<L55*{Mg9jzTC%UKGl7P)JMWA9|*_e_CH<Zt(>PcPxU79Ce9Zv)PFqQdJxub
zm-rmz(%&dk{tohH`WyNj7p-IT;J#MM%!TlR|GB~Eym-XdFThQ{@p*?z#HoRQYgiY0
zP(OVqi=Ha^6vLr^fcYwXt*6rgZuH!>fRQVfd!6B^&*jYTQvH7+pKkF<c=43cKWz2u
z7kxg$aQ^fCQTV2K@1)Vw#JrR&<)@Oj_DefiL4FOmv2!>ke#;oz{{rRhadPSgqTgPJ
zendWSlhoUW)brqmkT?B>FRs{y<t8=~J*|txV?37Q?Xl$cICIMwk?(t0<S(F}=fKVQ
zQ~k5tS08!gGa^68xUsh9qkT@H5nsoHn|c`XYU|<VQRMF(h5yFqSl2Mlrt|5Tjd{Pc
zNB6V#GaU6(wer<(p?tIDC%j1czFVZ8v5fLR2jRs;Mo%mAlchEsr{8eXZrSg29dY1T
zbH6({Y3n>)1>DG&nWv=l=I%(4^Yt7g1x{q$?YYd11DiP0x1%BCjg;^IqC8k`PdX=%
z58f=#@ppXg-!>ffyHjN#*KuRB&kDEm+h>8B=U&-f`dt&t{f3b@_e=j!MkmMlnJ+)V
zxn~b~z8YuS5Q)S_KEm~gmit}hR$O{K*1bl)YUKkwMsCM3&c^#sjeO;2a=+u$pnO+P
zcTaDr)R=c#S`M8ut7XO^v*)z5IE7+YaeiBOPqC||XJJdey|bg(4T(Z$%l!7vT(-TX
z(9_w~-IDEH<m5XSmfMRx#X@5;mPmvPwUpXA+FG(*UD?Gg#g3k?#ZIX!yRg_&=v}yQ
zF)kVLUoDXAsS)jNhXtJ-CpOMs{MD0-?cT|I=jZn}x=uLvoP(!KX(=ws7t1{@J=t7)
zF@(f}La6|X21!s=G^i>_k^xN_r{$O<;`z?5VyxWL<)yodrcS#$%eeiPa(gyk^im64
zHyZciseCGxOvF?1{It3*il!3jM9g(d@q8gw%G7m{hjQY%QZ!mBxW#O)Sl>nIxK}7;
z;+br$5KU%MbzKzArK1^?;bpUK&P`_Px+tDZrt`&=n}{cK@mQ+9drBq~v8?C1iL_h9
z&DB>@Dw9aKiF_uXh-KobT&ynhQrTEBA4QFO$!M&YN!E2yI_V~J`C_hAj3#o4WPK&2
zlgVg0mdod2*?77Tudk#`E)g%pO1We%RV=3BZe8YO@?OEs=hMl&m&>I}b(U0e<C%0O
z8-;0JJdvxbq?{MaxrtQF%Vr8*&Mnn-Q9hMSm9kkcfi@T|ChDubd?{bZWYdLAG3J$$
z@%l<CxY<&sn2Q$jv1B?HtFIZM7kQ;rvXG4@GhQ@aUw<m(&?|~=s^CRqiBzV}lJW_!
zl*z{vsT{1Uv%91FrM*(Am?;&#g6EEWxZOQn$)2ukTTi#=CR!%Wm@}~r!~4YEs5{Y&
zR*j9_?QMB{%{E_$bQFq<j0~=tc<`KwzF4WVYlL`bxx2BkE88(2*UU0s2X%EWG?(;t
zx1C({FT#b1Hlrz;ZkgDd%0UhO2Xjt$Z&wljE*MalhygJg%|+w!n3qW=63JYw;5U^-
zw!OVGFaMj)buPkWQZ%DyER`-MlKFfzo-M?(nY1sQiu(7oX6k5Mm~HE5Y@Cwqn%_CO
zw`Tz+HQ)HGe90~Q_h4qkQe)#(^JUCV_#i&>h$+)hSTU81d$D9RlTYW0xq=MUX)Pvh
zN`X`^l|o-kMU&_y*<2n{sJPK*GB+@7!~!G{Ai;?&J=#?1jrNDwXnzRKZJs}s#kzY6
z(XJlPZO1ci>F&vP^?c&fET+74G8M-YO}mL$-t!-jQ55f9+>wuWcI1oknfRYf9#6Q%
z{O2dC%w==gWDH%rlyFm}RD8r(f`^zc^>*ZY+B!Ru2X)jcj-gqsX?Z95UPEK|g0_V<
ztuK`=c!f;5l*nPSi<d@@ZvVORY&MEvDP4%VUfxZyGCs*ch{ocjcqWx`3&k{yOQ1c4
z`br+$vQKt5Vx@RCmB^(Ng>*EX&0v-d*A^Xx2ODRw0ec}R=u~+@hbbD=9t-M<1%0+y
z$c4d96AP9Y3wESfI?&tVLF?o3dTQH^=8MHdG*yBJP)H|ac>1IVo-Pz(iD*0%%ft$)
zL}p|Y9Nmq?Ea_#UX-vtPY&MaP`kf-<`U4@ybc{lcv&-#mJ!WLa0GOJXoj65?^X4@J
zd(D{GhNVGcqxs(~RsxNUhwxuUI^I!S)PvzJANRaOH0iqOWF{FcVnPdVP=0-xj_-N-
z&i3}A-$%RS3$on{Vhgin&%?w~=v+9vC)-nubresEA2#ji*~u1vrGR4K1|&<_La9*9
zB=U)<+}|hFWHb@=O2u?4jk?U|ll8fj88?>l3b|4ymdfRH{?RF=r_k6q!u-ZYV}Bzi
zm~vy|bo}%1Y}wTAVOp_Y)_=^_S<rK_GHU56nwb&z6^&(*nG9y=Vl<WUj4v8qeZki3
z#p-E+@gh9JWG<P+LZO(=WAvzFkVxhVF5J6ZG>MU-6qhOZlPWuta=je<{Zu^X#bbH#
zY!cD}C(b%(;=<k@f7U%RIQNzo_B1vg*@cE?YRPj?GXHGJFUWSGhB8HXoB2#MpTJa~
zD9Igs8oe1&i^8Ba7mcRfIA*4jn?(;5=j}hxia8!y<LOK~pDo2QZa$0VL#?CuF3Eg4
zkA(qNFHv+_HDMItEF_~D`1l1chBX!3+VFOg9EFeO9%KT8ofjNly|igHv7|qmz^j9w
zSTjy!I~F%KPVQLjKRs`L5o_|r<zh=)0acPsV$#Y-vu?`G$8uTm$3Lwqw8&`AEo9wv
zHj%E+cTSez(z~fl0nG=ixB4#1yP2qQDC1bWWni|9rk=Q!W(+82JKFNcw{^^KY|J5s
zg5|scjg8Ibt2w*4y)#=d1Hoj!+XpI)(g$`fI=ncyY-D1nHPn^|=P_HvBhHix=|W7L
z_RRmX;EeI65vA!Zqj)Sg(R5RpR5l)qAt*7;iD!Dhnl7E3jh~QQ(6Ok^b@J^P>yjsz
zGTkSobAFJ<3(k&c)4_J-hRKCAHa9q#dv1tN>V}MoZg7hC+~6GVxxq=^b3^(<s4Ej<
zGX~>8M9K@X8BSVIF2rUp#Afuu;I$z(M?>m98dCSskoySnz_7FpmKzPZk7&q!L__W)
z8gd`ekoyR6{k&MneT4XfUWh~J#X{~Q#3l4Xd_ph8DfD6?HivkMUOc3p<00)O9#W_A
zkUEVA%ME$t>EPX_gAXGed={Bt6=#BXkO|&ECRk!7cuSe!9c6-cWkT$#FPw^XQYPmi
zij$AUqq+KA7eq%&=|bMiC*uf(#q0AEJv4x5I+H|PG!f6m>+|iS@b}zABA3a!MYu}!
zU6g>E62laR7;(CkO^;mgj=ms(H|}EP0arGbDP@Zz!#|^6R7fC{l`F)G*@T-fB<l-C
z7g1xee941l#bm;hCH^OQi^XU$m&zcT1>X(<pE^q_#@ra5Q!$4~Y$AtXbjWNJY^z?_
z421<;U^I;fTV2?IoeUXZlfho&B|}U}2K$Yd3^64c>^WXC*mcm*1Gf<}4u=e{A)_G%
zmO2&(F|<L%bKoI(Sua;-*b}`Z9!+Mmscb2lkGbfUCMXsSdw#(R3Yn-v#@@JFkM&76
znt?BvHDOzLrFDjf6D1doI~B(cMW*D*`0zhl5}IwG6h1|)sM1Bxtf)~}URYg)G?G{d
zL)8S@ddQfLkZXusNCOM;<f0+VhG>Xa6b<o;q9L6u8WtW3&J!WNM96d-GK<E8x)Q-I
zoCx;dM6i8^j0dUUQ%D6XG94^29V{`;z#bg$Shie_O)i(CX|u>$nC;0gD0U+j-np=)
z8!N<?TxVBT=SgPOl}%>~E}|EyXg=d{(fmncGNO{P9LE22F^dhZRDFRbuM|yVeHTN>
zAeK$V>zkaS@l-lrh$A+Z^RVQpZ)XQvK#45MDW;2sWU^Ra2q=~;xiRc`rlX}?6rr)Y
z;vex+KAp<Lz*62zA~apsMG5RX6%hQ7mrA)@DOTS_*z?ULJp=)gUOJzP*0;Ty#Nd!i
z6myA;>n3A$?jfbp2qB}CXu?b6y-a=2DTRqW5yd{UmxEuFuWz(Wm7*p157BH6;X3TE
z)>V6HFNNKKVlJ63WYdU-)p=1Vhe*1IrXR~-Dy;7!#9a#T5V0MZNns<Wu8T4rT0#=h
z*ksf#6{7Vuqf8==Xix?_i!l%T+VwqL%&D;=Hdf>LM6!Slq`J(@rnBjE#zm`(r4z|`
zef<ezL=>?GMEXjpV!qBz&nz}pUBp#$nOGEYxjIWiJBX#DQFM)BDOzV3JeMmXbQ6z9
z(-@V~b#COMnI;hbPL&Y$#KWr3{V&9F9_FeX!sk&hZT3X!aDxh&l6g)^>}+8it8>kO
z3(}<mqC0ScyiBgXhg-rfXr@rau!m~Trt90<FJ+=dHwJGWZ5&~*Ixi}@DJ&V{UM3Sm
zyivx8(Y9VQZmJkhAW<QO?RiA4{8~#&yw?w6VjH=q%MX#w_P>L1LqG02wXGYuFn;VX
zCb3xzZqZ^An^QS2<#|zzIzcx-I87#k&P#~19pY<;xYZ$Ebvmd%9bAZKd?(c3C~fOZ
zm|gYmlvK%@9d>MiU{9q}1KuV!sJrQ`wiAnpB!0P=_jl0Kegx6%MVH!pyAdE<5HBUO
zrBn>*4K5lk+r$5+NIznZB8%}Hg46{Bsj-U^=Y0J?DUv~Y)C7t}R!XjrF2Y}j(_Jd*
zluAb^S<ZHK7rT<p{+H+a|JhP%&(6oCi3FNHHdrt{l(5FssUiGQBo7pjjW)k!ephF2
zx!aVSkGpBivPl#ich@Y0Kj!iik=xbNX|$Njv-v2}eX!b(X5;8498v1MJetHc`D_B|
z2QK=6uH8c~k9x-VZuGPEVoQw?G1tRRK?d8|n7(sq9c=zhE!k2!Y4XxaMI>|;6FNAC
zYDu@8SnTS?-aD!wTg(=cE;dB4-5k#*bjA$7&fG#*@dQ)z$ZN}C8_6??Kc$qb16SyE
z8F}QLWfMA2WRaVJwJCx**ueAj!jI3si^a2WlH<{Yi~YCcnwtLji{c44g9Nfn#*N1j
zr`M<Z2^Xc)u~I$<#|W+^oXWZ;8EoXn3kY@~(1g6bw6@}pFA0eYNjS=dI6@@Y?5{5#
zlgeh|`CJl7LoT*f>YSp}ULuK{Da?P-1hUBLD+wV31m{XvhUZghIKFjNL=HPLUNnht
zTOkIgK-==iR|M(}!T($-UrH3w2J7=xu;rd`J-9`QSPY&~edZO@(Rc!z6j%r)OUYz?
zesU>`%`B{(VsRJVRGk%p+)WJqNDx365lNu+IXI;v=ICe&`BO-xLq(3La!k?x|E7W^
zve6V$G_etv#lml7&Sl&rC8W*&n9PLqA^e9IHJj_0PFt|oz2FlwiO_mu*zJlZG6_8D
z#E5$N@90mPjY@deZV~B9SQf3V_y3OmTrrQN+)_S?)m9N}AYXqvH6rQ5)KFvNL2d2$
zHtxhBnvd`)GCtB$x9x>btk)PaFjGa$p;&WfT_z3xe_&TKQ_LsgNUe<*vI(@S|6l4W
zjkJbLGK;)qub518#Qy)FzA~}2>&1{;9d)ril0^FrI^w}_SjgTMjttlV$V5m0E*K$8
z1YPWqNIL@USh0Cg$@?6U?o`h9py4C;6DyF}#cUVCWqvonQe;H-lmB12@SS>$k7l=D
z)dY3GGdEXyuE~dzkQ|(mDAsAQY@$#oCga(Bnj=fx@0lhUCM1bsl*N!6MM86|gmi~|
zDGPr}#*j~=shG@QPD8j2P8kv>)dQht6<<(nFUP0je>DFFuB>s$kO+j;Dnf5qY9NWD
z-pjCygvEX;W)cZ<#b~{kp?}7cS?oDu11gt@X}(g>$hc(lV4+}qZewU1NghaNcU|Oc
zV3$q9Eu&tVL)u0M4yfSL6!N1mW0<MHO(HXs19kAyl$6@to5P8ig~(Vl1!HNBjYH&f
zCSo|huqJjDxH=k>s}b0M<I<8Xp>4L9YB$Db3;9weoi3KrI1RGK5e?|j^^w2KFcAT_
zSn~2kEX@$V2r(P-*|HWAi{&$^C_Y{a@uEU~UX&Y6!-py)5miC1Zgj*X85?~g(Rgcx
z1QPf&$UcK_Ny|RoUyDYu4{P$P(<ST@73=eDqEW<Z5h60d>lF4B>nkbd<#47Yffbqy
z>*~8F+z>*B@w`dJ&msG~u99L&B;O}82%8~nn67i56TT!q*z-llE1}x!DhY<6VWo<x
zSfZGRD__?|i8R()xGSVdW{o#q*F`xGHHWA@QZi%lbh<uo7ri-)bixF(!E;#Q)wgIW
zB7$lT10*m8BJ*uztQG@visP~upL0^@k=eyM!fR?O*3LL>f^CpwDT;(DX@nBaLhPa|
zDrr?C0yF;khE!Kk&t_qVI-V%R5Vy<~Gf_seM~jDH_(04XThj;>yGVfat8!G~QZj*q
zFjyDI@~A->)zf0oi1}+q8;;}|zl{@?nQQ{dWa8tgFC3nwn~kOO$kavXHt&b9!)9{H
zXddZ3B1^Tm9jTeK{BL8&9Q7ZkX;>=R+hK+n3}M(0b}<BEUpQ7u;s3+R2>Jmb8{Mhk
zc4f-*W3vCQana7>&FBtaG=-Qzx{%6XNmyUcNMbW5mc&vRi;zq%U*8CpM%=QL%O`LE
z3#a-#8IVV70|lI2$(XULh^Sh^Pw9lS5exCLf}uy`LDdnX#%4-9j*&irC3oIS)i<D)
z;$}Ml(PQj(6kV>Gc@O@%AkS;-K-{edvkFo>5$wWpIg`%ilP*q9<=vX7ap(m(4`IuA
z1`+xw4sqmRR?w{sdWT3k^KY3`VxqS@J0H(Ak5iRM7B<sp3(<lic4&<6iY*l68o0Xf
z=asc_!)OdC+$|@zb+_RZX-n<I9z|Fqh8Rz>P$*%`vcCGun1pj|-WM=~VJ53@NX^6V
zh~sET24hFTt#f9^n2pn)DI6y&#;~)3b{(w8piAu~g5Apt@y2oNF5t9dCJVBVOfwIA
z*0#fsb3h?1q>PZTI;QEswQyrXSa3OlZKt4INZwyGB=0X8lJ|!UuAsh<42x(;B0@A|
zZG`zPL|?G}q9IufXq16#L(&M7L5owt%1Z_7E)_H_6)Z6=n;xGkJv@W_>MSDcI24&f
z;-2^tpDsPTgp<SA8INY8dBlo}^?8CW4$elg?;JJzdC9oC&>!!pVxlt#2XN##kMxC{
zE>b?>BIMJ#@hqHgblNP>M|@IB1`_|$*fPZ3#N$}n)Hj%<W7vF1Bl97ei^FHFZ@$CM
zF&2i|L=h2PR7HJbT@hP_aEh_JYi5n4l=Nv%QRteJXFjmq6o)0TT*5=5R*X~1e}0w(
zO)Z1*JeI)r4$jr_e8zvSw}>-+B?J+%+R5h=1=;NQH1$w(Mg?cbac~#Ok!hR)L%N4}
zl%K-d8m+mU>*mosJd@Lr;?D4YY%BcZG@Jo!)?;%7d8+@Zt?<u{ONm5T7@A7vvnfR5
zKYcr34Tx5g6YIq=-s6P<@a#T)tF6(BjUc4j7V|iDjV8ukCw@~B<zj;_Iotn=mt`Nf
zXe>bX1)?0t7)r~~^FKZ7!9yl+Xb~PsAq6>+E$PYd|7pQBhfJb)D};%>qibWaZ{jpT
zw<S1Xh2-XjI5MfaQdkqkqFc%%9#$xMg+iSP)mR_L5In|khd=|iW=AZQ@p#v4qF9Sc
zF6REj^Ynfuz^6D%k2g=GlZgy=fUzja#?%ou6V*tYV}4w6%|iIUWAmKOPiwVTOy{s4
zixoGvWidB@>aoO{Rq)P*WDb!4vtfx4i8u)V`N-!LQ>lCw3q>q5quen3547UJVC2Ib
zj2A^95{fi@_(!3gB<K?(bQtglaWFW91${j)5p?#vu)uv?C!amM!~xNvWEx40NVcvo
zgoV9O49(FbHp-*OeXGwIL%LGlELky@BX6R>(OjI-5up_S<ntjNW;-C;J|d)2a{?Oi
z6%8KY{6rFtqzT{QB|8am719!S7qt?1;fdch8*2xJ?<3R`q{*aAfFhp3F%%>UFiw#f
z8S@Y=2eoH=>|*C?VCFw4A8B@`@{K1`Lc$%qnBc%1nugBId#<lD$U<o=n0?vIm-Sy>
zim+(%JbK%@iY9Up$7VTRw1D(T^l~Ida7g_aJyCCs9?5?8^L9)SK94*dyeA=B%)13_
zxM*zq<8(zAwso7tnKdT06p=n{dS50Do3J#<AWgwV66YrymdW+DwHJ&6T%JIZA5wEM
zFkmmCR2;EB`0woddI)Ob(0vpUCM0`AM@&Wk9sM|!gEZk1CJhfm<;d{(e@8!F)PgF)
zDk^V21*~c?=rzW}np@oI!M>V_Fg9ivoV3_oP;mW2r~ZlLPg*@8YtkzfO4zh0rSiyr
z_RHyRTi6)SpP2I&C42dju{uI&*ig#G@fxBec0yfbu1|BYC%CvV-q~|vvMX1lqHITZ
zTMLGmg^ftdiX}QSVr<G8<qzr6{(uupqg+zg=$ppWiTw@4my<b6`&d<*ti$Bu?8%92
zyo<&L0yJ*uDcjIvwjn1r5C#kh@E~n4IQzIEp&Jj;!w|`kXa@3ZLS{K^jfPwvHuoWM
zCQLG9_QPw%!X$&vDV*q#$rvL*$mJm!sJJ{B@4@&JrZeo^jvI3H5|@YA8G0}qPcCRD
zYzl)R6@r71A(CM&#0zU7Sl)$Q9%6h*%nEV+;Kd<PD=Z;H<U+~_Ig;aroOMOmBcLxD
zawEtm50ML&i?KW?7jnoN?|=x(g&c}T;%QJW<Zv>)ji6k}x+)rS><PzSL#_?hGv3({
zlndzv(U3%Jcyz&Qu^D8KU9phX8Vfn(9}B4i>|qA=g><ucNH@WZ5V#iE@Ie+5z(!~<
zC>Ii3MovOdE@TXghdhsXhyx!F$&|;d<$`5|JhynrK!q1KhFlw_FXVnhLeue({Xe`<
zEm%g#A-i};KSw%6$h9H1gq*#Lr-S25JY>To9<t$q?6+XKAqVb}juVs%8T;cQC-dWB
z?KEV(LfA7<Mk3^pJ@)Vda){9cSx6g7hD>+KkTS3l8_<`+8|LgjoeC)z0mcxykZVI;
z9)V~=@Y;}ZEfv!KQXy>(dksN-A*VcX04FFH(uPtYZ73CTBp1ilg8D)xd%X1~AeRmq
z6Vo9tIl)3Ocx{M-mJZo8ONVS|r9=F<bjb6-OKpSYhMmR<nd8$TeII8yg8D-GbUNgD
zVBb7=ZAiaNhx9GH79wyh0tz84*q(9hJ17@&zZtX*tXyIey$d-zG)HqZycE_@#f}0`
z3Y%c0ze>&HoNp?Ryg8gw$x4JHCJ_#5Gw*1`o1MD+qeyGiW&C#-cenc|jS(P8y15ck
zUt%#g&nWi4uceg48*+=Kq?f}fOTLo#-`0Y24>)8IPkBY8(_v%LU$+0-TJni}76}Sj
zB+R6cZ7-|qPq!uMW}yk$4qhROB*B6NI6j>!98STu3YK$TDTeF`*$Vk|s!})}8OKpB
z98|_xhZrCHr`o>7Mr#&lL0!BoFNO1Zyg~DpKeu~vH{R&Ia3M|udD$MktQ&9qMu<5+
zW9F2@(E4&nazj2Lj&qx!dQyV1=1AG-S90GZi!!kW&liv;iZwa6j6d$m#Fyqyn>)=E
zigN@-lhlQG%Od}gl^D3RX91E*3V8Kksnhf3OrJGv^3;|?jyPy$s-*?z?%R42EiHIE
zA@miZ8Jsynm<P9yGoYi~M3nmQ2HR|VG`i-c>*n?9EhTidTsCj=lwwE%$s>Y{?AJ^I
zDG$<oZR_gNmY6zc=B(M!nQ*fv2MB3_$TLV5`K&*c&P-QthrALVdXWnpFCqSfEFNrM
z@i@8t_+s-rdcA0S8xC~kkH-s#G3>bho8R&7*d8+k#ghKvp$zupl36|0^Y3X%%$_rO
zj(N73LNbS3DjWna6^m#cp|uxgQTO77=1I5Yanx=BUS^3@T7=wj{4|X>z}BfH?MDtp
z1>O*XSA`>QFqO$6j8?CTOgX>Sj3n|Z5qCxi$IGYjo}o}P;=Mg>?VgMG>*rd^*kClL
z;M{l~S-yCmV5W#DTU5fJc8$t~2_!mpB8{sPhxSS`n4=@&9kn^Uf80&t=!WcLhhCk?
z;$0J_z$lukn?SrXkK@yt3~FDJ%C{G@9sVokkOmtqmGJs{m{>qh4!tv#PfeLIZSoOw
zn^6wVGNZ%$+m;1vYlYV;B3|0iy!Oud_!$E8+W>{sv?C@TIAhvWsKH4v<b)OTCOzH7
zxv0?MN2rOF{IfIi;|1LxfAZzy|BAxRF-pX#;b0~)$Cy_`oB7-7j3Ww9boTa?dwcN1
z3hl*qq=K62#(C0Q3R%G=oB>94e1Zy?)Y8@4-P0m(DeT6(ukr6Sl>~k0c{oIb16E!N
zNxk8N=~|N#emm1K+$+YSd1S$4@XCS$UNZFw#w6FYQlwwt?O8<}>n$V`qm4>yOXY>1
zSijh>$>BAVcyS_LNs?jQ+OOY#<DIjCK|YfxVu^;GiX`%i^hIArYZOPkk2J3;WgY-V
zay%g%95%22#+#m_MRRg(O{Ij3<8@Z0Bzg}LC^77h7;tQHzPB`qp9jF<X6zIt@j?no
zOI2fF6HGGy+mSxx2n>w!-g2a$yIJJvlyXSR)t8LaT!RD!yy+b0=+<6@7sueIK9bl6
z$|DU_T^HW9Uy!*74Rqv1QH%gd<krW~GH}jn?dXG>N#=XIy0IsO)9o$(ISAAhPHL1q
zydD|t0IB#qAZIL#!F!1JcC;<>a6s3zS&VM}&YkH3*jPy-Z5jtHvuX6?H5EMKB1|y(
z<JXLAG58%`?C{Bl9MLj)#vIg(?}6m=r5KXsk@S@+CiQm~tinU|#Jk((V+*lm0ZxCk
z7yZ530`l4MyA>%MdxPJwwhyf}C{-xtI}1hGU~0jOL(TSA5ox)2bp)IU7s*$twS)Yc
z>!PLZI1cX>lbz*aM~m5w=`iohH^0?VT!d7U=*;G6N3=|tF>~5c)25iJL2?2-5xhzz
zi*sZnMz>Kl!Y4x7e;U8cP{3Q}G6^0csi_8IMP9b0y#$UU<JA&)nHSEu^X(+H!kyjt
zu?Dk`hBw5UtQT{m3A|4tZ{B@TN?~4F+a=bT)!7|49-<MBMbmg5c^t})C5t?7WEYVx
zcAVG(f9m-3v?IRULYERVE)MKs;|_0>!yAG^o<rOm6*8?MK6%!`rowQ#ErGQCXeJ&-
z))J2h)D%{8$(M0SEQM`qoWI2zQ?OB;SUZTXxtX<>&@h~ZK@b4xVK||Vw*!aVe;mJ_
zP%wr?U3i%0Kk!N?4EyaZxy3!j?x=V0v^ldTA2D_2;VpBInEd6*hs-b&8mw_~ySY4a
zoXtzw@^}qNql@1f;Iy*FqNI4BiTS<Ru0p1H^1;(uW*>5lxxRqcBOn_thAK<q<oDY7
zWX-iH{47u5#B5h;ihRe72WRR5`x8ZM72|XeqN-s{VeJ5(GR_~`g5MF%i2-zgnrWz%
z#)z47J-px$+2Q=5l$z%dt_){V;Z?Sj%o_*r0wwHwWfMqs$>0e5TK74Qb0Wx6pMu{o
z!cQD^;8!p3Qxy63Ui3$dNiBsozZ07uLP-?xe@Ng?^AMM@AaHe*Z<_EA{Fxs{@|Bur
zfwTHZflnI$Cham4AzVd5-ds?t!mknNF_Q=CG=l_~7=A!zttU%UOcsEg9)oZac^gRF
z#4({FGErlaA?g?UsefPrBYzSHB~pa~PP1Y6W6c07*=%?vL9vv@!H^a|O29E~L8pJ#
z0>Shm7KHev47`g0D`@N5`1F}G&FT*mDqb&)BX3Ag!VRpoI^ho;iD_m4fsfSNZJZu>
z3V3@f-sORf+*poBYs@`{N|#FbwFL9(4kYB^F|2I|Bc)So-%y>zp@l*MkzV*z(L!{@
z?T)ZzgghMHB&q-dN2Y{^zxMHHFZ0)V$e-x$@nVG{M#0X-=FJ?v=2nWaJiKL`Cdig>
zV!~V7-|D#-DYj@4ctcM%i}d3W%S~RKp5rfE4=I=z=qC=IJ9(CIdDBHi0!?TJZv%k?
zx^|5oc2#Q1%(+L*nKld8;gyHkD1J)-@5@3SLu#$5c<lz?evR11+P7ch5-*P*>_OZ%
z6UF$L;49k9gBo#36ocaA87;HtOr17sR>0Z%f9$<UtYq7o-<8I6HU>(T5XknRpsuVE
zvV+|>5)v;nZ{GLP?>4E-eD_fgiSTao#JlI5I292mn=6oNz@QKqYEXlkAX#E!5E5c$
zj~FvRDp~Rf50E9Kn$nIC#qaypT6^!<5j!IC<jKqc)vLOv%h(aSS<Tn{o2>M)(-8%*
zG^$ezLmt0_8-I4p@v;EIN(Jp)7*+k48-D8Wm?MFt|JBpyFJ8`{J^c2m>=6`{P+0>F
zRPeZix_{nxe0#<-&JGdaDAA~aF4pe{gLlkWb~lUb+r~(X&rSFz+Z7Xl)jmLb(=yUV
zw<o*30e$0+tCqJUhQ40RTp#YvJ@<nW**_RR2{iQBvX-{rG=%$~VhkrPE!+~YqlDO;
z3xh)}F1lIXUx1tG)T+?TMC&T4L5mNziT<UzEDCNDXWSH|pG>Y0@Qvf#7-siD=5$lu
zzLJ8c6_KKUjps}Zp_Jf^g+Na+djI#qw+c>Q3>rP9ndX^Gy~F!Z;==z5RV$odP^_~^
z{`Ws0-h(Iye*yeNVo-K>y{^2*TudzCJUCvBXCY4Se?AT9IN<uBSNPBeN-Mkb{_oSG
zRRgN2@=8$24xD+1``orIpzZ<+IFd23)7iNTUp_4YC?QZb5TR;o3+j*V@=i$6rG(9Z
z!wLIw3^UKnIBy*q)4#a6X;weOeXAeVG!{zgAW<44E0Q~ow5i>)&KhO060=7vtoZHG
zZL1losvi8(^#gL15}Wff<}&Iy*qu=Js+gqg`R3#X?`UGj*-W>!+3ahnV*b2&XXv29
zNaa7(26?j}%wpe2MTf9pZ2%@s;`708NR1&uft@FcW?tlk3P0cs3&I+r{fMoUU24l%
zj%7ByzP+;eT>|o<Et-*N(1m6w+qMXU!4rx==1IXnh6zG_bBMX-cvCPK0h7rYQU54f
z3ISB75{F$BnD*2msFD)&Lqi9p2nEUPc?J*H9kNCH!2bnbMFf$AQ&C4|&pC7eH>M^p
z3@9Ksa7KnF_2Eufu<q-YI*9;3DI40=P;j+}L<KxH;u-~EYIi)j6AudOENmK7zTjIx
zPd20R*e78t33D9sXDj+lrvZ^UyNJD_MFoP&t&OveK@>fzyGYiHvm~~PC(5#-t^g?t
zmTS|JC#1t?IW5TmEge@Ql;9~JdQ_24x)DAr0@5Qmx3wT2ZL8?mHTkUIEGP77P)YDR
z*}lUMS5y`FED*PF{t2#6I=!GsJoq+Eh=C)@rzS)_c6uRt(=1CufZ^MTBAn8ifdmX~
zN|Z5A)DmNS=Th{b*@h0M?QtDDJ!&OX#3TeFUciFpq#J?r7S58G1W<qq5d%5xAm&h*
z)MWmM1ZL%F6!(OPl}(yj6gQE=<!PTpN{zrCRY*z&r@D8Mz`-jIvZTiH>r`jl)JKjw
zV}i&GJeAsmGBPTKh)m>M6LpA_t|@JR77O*gWc!Rybea%tWc-^Vma!InIlDI=S&dLc
zgbz_9=nVp5?zAiq&nKz}ydK&=3Nggrr#&YUT6CW13p3>r`aSLR=;Kgvhxtc+ixSRh
z2a&{76mL^Nla$`Jm`T%1SV?M0-5XhkvW230+7d?KRnYT=>6VMI?P;fn;1RC4^qb14
zrO0>UK}ein6HJE(3$*w|a}R9UGD>M2!Hu8_anjgBk_mpSG~MZh@yJd)h+v_}X?*4I
zE)ZTg>7WMIWk%8qV+u%nd*VS<1!?P3<AB8lf9a%8q9_ui6tGDXL+BU7Nk|E$<JX;?
zUoAFy+)YAfQRss7-(PHE^i%xMNTkr}r<5;+f20fW8>X(n9b&N_JoCvzqy~XRJUZe@
z>9KL0@F_793vNwV1PB6A&^zf61nkv>n<WwY%L#`NLz70L^2Nd=EcFu(K_G+j2U<;Z
zOaT53;<(Anr%qV2(Iag{If3v`KjkhYyHVtwQKX7vh)+Db2$RVBdSA*#oM}Yy17mX6
zzrTm`t*|Sk`%p^}2$51tcKc9DIM$sW8UyfJ0UKnkS?%s}wp$qork1QxX-TUR8$DZ@
z{@{0QkwB;DS|SJKWuD!3Kj2+iTbPmJ`rZ08dOeD}bV=_#4z?)anBCz1MNk{j-OX*W
z_k+)s8Y{9^AsbqR&XiS)wD0=WP##Ll^B5E^-%2Uqt845AC22RFgp#zY=Q97SNqZi!
zGvHT^hpT6u9zOU@!6?MEkEvLr;^6eN%xJyynPQvX#uObBa6V{wngu7e1*b>Pa4^4K
z8>i7pk;PG|kQER8S050ghz{D4T8vLQH_P5bMhWdJ)sf`;@Fp8B=%6ydjkP7nD8`%v
zwP)CXAQEjQU`h>2F<%)SdRp%E+|8aj^<tVmxO#z4Y+DpMEf{9%#Th0K3B+d{2T;DS
zmC&Jkk%-YBEEx?X$GRGmmX)OJ5xZu7R$_lbe-pWOlAX+KQK_kyb%$+z&U3ouMv(Kl
zmZtW74izkUnHHH$LsY9)1u=9>0Tg+w2Ec_0Z!<Fr^uv1iA^M%m#d?Vf=rjGUy`{c-
zHTcj2&ytD*TSX0G09*-~tu7E&Gr=6DQddTOP2QX_GLRTG*x8+rI>ZXjZkFqX7?~gG
zR?xwxW?vSh21IETKTYcVQS}_GkOVz_kDg<Swx5*f%tQF7AG{?bK^=$|B}%>}Sp;Po
z^GrqqPRHqNrh`<PD8QNP;s)g9$qz{n>W2H)0uKVE6k|S=hgu*)CVa?0<rz@a3xX!d
zq{-13Xocdv1n|AOo=Zt~4s`4Xw9@ADdA(j*+=?=8bNyQC*Xn_G_2#BIKP&Rr>)X6p
z_6%7+7`{L|`B5u<{N`d_sGIlEfhxdVzr{-p^FwwUGl}lueX9~kAH|jsFaz>MCOX`G
zUz+apEd>l;H8(P|z|lBZB8Vb53QgcKqOc$`%kTDE#PyqE)dtN);3+(~xfV!IJ!f?h
zaFT4I7#tU%3b9TBa%;g^rrz`6B~xs|sh+d~0;m3DLzMe^^M<k@?Q*X|dV|vHX&IYe
zkt$G}$H%dNcYj)GHEjv|5t{-#Oy9}+=1gr}1>8Xt6_GHEkSek!mQycoc?EhQv}%z7
zAia9>z~LrmRrjO%$uE#4__28)3+!9|4UpHS;d^u0ny+*GDCD<!wW`8kreEh9fs*Q9
zuX*e=8|}})hu8WeKa|T$!Mp?RFt4<KTB~fddy$}g_2*j#(A5n|;(GpL|BgR`m!7+B
zb-e()*?;oZzm5LP+oB7BtT0m&MDL<~ryrt+xPLQ;++5Tv?c@p&^nr<Rss}o{xqjMR
ztLAlg8Dh=Ra;7?804BX^)(_-wfb%wU`@0_6p;XN~fzDd~aC<Yqk$cZ6ag1K6J*0a}
z`MVMY^rnseY;T-kU%M01U+h2VJcNk9T9mh&=7Ij&y#+|0)jRVyJx1@lzGQ`1{)*|#
z<P`yE^O{>`F|1Szie6mHG5w{lALs>dpY7mJgA<Yw1!R$Lb}c1Jd;RNW``WIhvOZTl
zVdSInY?;xauFLG|$9|=~Q;!ig2i9RJtd|z~kaSqF8kSGaN}h;7iV7u@yA<5iR!d@d
z&Sxf11XLHs6n$pYFfrB`bSfsx7hIbFp1=)(u)r}3^@vN_sk1y;d;apBlaBzl$MQAI
zI{?deR!}=Jq|HtAH7{<O>WPxPG_FBn-Ugr&bH4n-s@$9$sS?*q#O?cQ-WTqUu*cZo
z*dWTFWUq{HZlo=)5!aoDD?3J;u}6YDC`Dt$ypx>Yp#~sZhhV#?GXo6`1{JLX2hsPV
z4hG2xX&W5x21Vn^#}!}=3oMOl7EK#q-+FR)$=gTOrVt-D0Q?fNAvbTs#k;)kR-FYG
zq6VX&6i@&ztRGMt+X`*bM#lnLA~t|(nC2n|#KW0oSMT1f;h^=a)!jH~6vpT)5<cYs
z^)O*E&;R{lBe)_#1Osn?>LT9Vwm$v-?}Lj9^3aSeF@mAgeb@6z8PkwFP~i07t5`+M
zJHS|wi$@rP_9jA@5lUcpJs<SWq86(qY8z2W<;1+tT|g{w6MU4dF|th1Ro|-5lOg%u
z!_}+XEB4&)@!o=G@&+|#f-DvdfT<{-67(bZS4Xiu1)b^~sAvoGyiP+~=-bNTWUDMd
z6d|vGfe_OGFpK62-P`ZQTM$aOl&d|QmjW=y!^MX)+TwJ`r2(M?0f}ND%o`-so!6m>
zy?H^V+D|y2`QDcj7(TteZdS2|9~|3Ysz?!t3>o1Xwt>O<0W|R=<KDYj5lq$a9fY!n
z;%CvI{a*t|-D>ykKLG4B(K~S)xfNi~L2p2AE)5k(g_j!xIR<ryX&x)OD7M#FG~i$s
zg4@D5pmPK{vIt8fm-l4nOTo>bm@3euM@FA|APxZGiGC0af4ZymFOmdd^)2rNsoE+Z
z@pjYVI%j0YjPV@zP7LgUD`XkUbHm{_3@Xkl5CX@8zX9{S!e<d&Qa?r_QN&HJn$5+s
zUR#5kexC4ex=jbox+-oOf=Y%T50<73+%Q-QWQ(CIyy|#OiCHCWrI13dLg3tFkND{&
zKO`n%=Wx2fR5TbJ=wDaJ4)>?i9j-hu$%tY+b(Fm-yh~(Ep-v(^j2@pJbeGL-v}ppN
zqRfH=5sb(HkCi*W@7AV?BO-#e9<3xXval`6yPWOzrb$m05o>^4w5mzd^<2}Ttpjy{
z*-UdFY!xJ%l5p*5tq{Kx%gXf5MCBUFMum~R(1aP+vqZn9`Zd$9g??@I>xF*(wSK*1
zC%?L(6}bWd2)hwA|5*sq_EorfXSenB<rVqX_3PQIcfbCzx%5qP!kh2?I~q9qMcVR-
zzk3sZM>A^w8%=${lscT=hV@wJ&6msH`D?KEui@UmMtlDn@BOPjkeyH4e`fl?c3z7v
z$G#Ir8*cBP_n#d1bV5mvx1abIbS36rJ%9MkllhZxznstc?QcDP?tcE&w`Sv;hG|rQ
z(^Bf9G0>9;3%n<@%gfhSGYkb{G+1B@<0qbbtm=r(kn&8`b9M|>%-gWA!+4<?jCTg1
z252dD|BANqrd9EVA_%$D^Wx3-jg_ykNl@4SLYF|YFe#cWj#t@%kAOanY3Ye4C%)nK
zbm+1pB@QW!j6v{{CpmNM_*t4aBi(@hfb);kyKvXRQ&R2_S2;`ytL5coqXik(60VYE
z|95Yjdu%;K?ebF7y&4n|2w5ZvV&MM6n!@zcr&<Rj1@tSHJu%ICd!LB4Vjt`dd}F*=
zNXAgG;?h3)V*~sH8Vr;h4w#fSqYrv)H3SeOJqS5zY~umoMmA)Q81WH6f?T_}9wLdy
z#igclq5Y_>hlb_I#cZb4IKgOFKQtTJ2Y&AI^zYpd-^liEGI4QRVZoNyvPHv(%5bj2
zwF&rDWT8-ax$8Jl+18nG9cS`Ymw6g(boq)k<Kz)vce@{2FPLz_gKv7xfsf^zoK38M
z;54u^fL08@ldvuT^<!@cC0O_l)P=JIE)Y`#*(>fxX23hcx<xlR<vIubvEggBYa1`!
zy?N^HO|Bud^wKyZ7_5<q$pYrXxXd;NhuzLS58?`S(b>;<CRSB<_c^?9pVfu+8Fnq0
z`4$k)ee`oojo{<z12;JYorK;Ac^Dvw)Q!H0b@kXX9iYI#wl857$US&$hnH!6yI8xN
zfmx2aIP{C#xD-pnxHe-ou9i30u&&^+8Ur8*f1JE(YcOW9;x$p+{XLe%SQ7F4G4mki
zjo>FCo6QyWvFl{H2ZK8N|HSAg6EhI=D39H}9TRAC_xNPIe3_gv{ZKK(LIh5hxg(V=
z;8UQdSVK4ph?nP{MFPeTbPlK-LU}k^fR#SgM9NA)hHZ@fBs17iG?OD@Q-c|-<)Yc-
z%7M13VA*nDt;F`JOL@?1PLy`JHXKktTwH5<*D)x;+(u$j64#Jm0PN@kzQ6Ml&>Yu`
zuo>kJRF+M;q05m8R5AcFjBTLpEPrDgHyaa7geXS_LE~dhQlX2?+5#=scZ1-L^LxjL
z>Vrlo@L5po;^7CzoN~QAxrvqj*m%e62XYAndUSF?4<EkN`E9*;eYLDN3l%?}j2HJm
zjEOV6zYzmLf-zGdjnFVv>`q`$(ky@8RkNc1E?prRG*}=a0zi|d#OgFNQB`i1)FYt+
z(d<h}x<|pnXzw&LPcuzXYMafz<g098k^IUTFoEd8B7A{urYw|$G42nQQsQ#MI8RJ(
zi(Y`XF)148*ayQ(2`Gv&e1Z64p_3oBNx)wqx<-d7sGHCW2W$6%`aYqws9hw;VZhZx
zwf@*P#uB3n4TS&1Mn*<{rS;2iij6n~!!j4;1?*v8T`o(cK9szz7PD-YINSjED1p>t
z$7DVWCw8P*a-ORXjR$daloC%^^mhzJ?V0ag^yjO3x$ZR+M2HO6y5<eZ+2~)$2t-)y
z)oRH<vh@szaz~L~43aH!AkKj)TNq?BsNf}ZLvxA~bL!Zv$5TOE>&1Tudkfn6=G{J5
zMh7yHupM?gDylJNdhT@Yl+h(<>|lKfNeCB^gdoCP+f>>kA^O%v7X)usOS}lE*p^gg
zmTf=kAh%OHZ))NIxH`j-=D@VT8jj8gt+g2WL26v~d?tpfu)VjYek3VMtQksvRs4X#
zBEL&`<&pjhj}XZoG0*A4s{`i(m%E~t$b=Ez5a3cf&?h#wlTQX%EkMxNV<sbp6u83o
z&aDN2ze0cK)in)?df@TM^#FTD&L8GGV9ge32E86;@npWOOX6&%DZ`_eEQPx{!}~7B
z&=d2D|AV<y(KM2_CUg3dv|hswnZ$BS#)44%BNqTxsmi<-E*2icRUsFk2kW8pADh*(
zsZUvq_+(J<kY3P%$!gdF<{3?lm#IA%tq2S+0&ZY{1|9q+^De><K-`Ktz7&9n_K?$+
zt2z=*awAb<sX>vH@3>TuK&0{w`WYFN84D<f=YKfo)x{h9^Y@~_QQuSED~n+olv#@2
zP+N3&Yhqo5!**;u38qMLP|=i<bJWK-n{6elcIcUxe#-&RoA#vFUKOh!B>n&9R?7^U
z=@**O+LG9A!h7`d-FtpbBYXH(Cm;BvruZ#Wh5!2Wjr9_3sidKxCNcmfEzr^Lq_B+P
zE5iXf%Zm63^e4#{5}bA^8qa<oy`dkjmv64cCtf?0GVNI~8f<P6K0?&P(r)iD9bGk7
z$STU1#bS+~SA(u1$~B&>mqw89X0<HQh7knT384a`9Fh^tOLTQuLXmkgCDpy5f=xFk
z^WB;`nA0W$ltPiw_1=#pClh=3R8iMP9mFC;ScITY1dO#i`M!4}ASYt!a(L850$8jm
z3e2r<z#;RWe*260lb_kL^v}M0ZtfZnJ1lN)j2UncS~Fnv0XEoI)LJj)IV8~hfhdcG
zONqwMuq!xS%FO7TXK*zm)QM|WG<Vl0_N`A*-Xb#%=te_WMSl%FRUP#AH*jg)n;`${
zR#Fw@3sC_8)bAtC46EJUfQfqN^e&a76C-kkHT^M&7AE7ce&<s;kB*x!jntGB=U@u#
zlouo_F{L~Hm4&1uBS4NQ8#rdvA&J!6*q-?v%QM6n5xaBHlC+k@3H`h6*0lTG_mqhZ
zXqgd-4kF~}n7+oLcmAja<%aTCgZ5s8bv5biFt8hd2=e0c)e_0eiz{iK*dOOt3>AO`
zNh3gAIwYug509UoU<i<-#Q_hRT$E7GMc@<R!m;!s$XeD7B9M^gD7vKfUQTSvAE#EU
zLMXO<f^BOEyo9)&s-i=UB*xF}z&3d-w3Pj_%Sdsz!bKioG;Bmg5Tf4%WnBy(@*i4Y
z@_ecgI2TARngs!Rt@^@bD=uNNo(3BpEh<2uBS9=%<aR;4STe}I6~RDifWjezgo8PO
zrwSLIGF$wNUQ`74QS@pME<8M2K6-Bn_<DsuU_ng)fK_)o4CXy8!9NQENtR|a6TQ0V
zaeokqbOVxq=%ayv5`>@`)TTn#0R(2hTrt88eauF*Hk$34HSkl6Brni6l+8*}`{YrX
zNbytb)&&ezX!FRz5J9lWb0I(d`nyNS-+lMhS1+EtoWB$qPa5o9hKCv)7X@B^v+VU#
z^B7ym0>%2U0Wy7}3pfQ0jK(R}LO@0i$`xBC1GXdaAI&}Zq9{q=j0gtMZB+Cm@c&|4
z^#M4u!Hc;XSM#|#*4S@TYA8K`iu4yUCn7+YNcr;i732lsF|32QUexn<%iH-C1Rzss
zp)Sz23cy1ZB}UhyMuh-90+pK_*VuknYPtQ2HL*jM4UKwAt`~S9hz?^5{}MzeDKgq*
zW(EE@yO3+(s}eqWcnz4@2O+2v>EnJR(uTCqGBkDRSfO63ABhyn|8EoEr_NJWa#_0q
z9oXGZTK{~M&S?3SAU8oIpN4Z!s7DY6K)436j&7CR8z%}lCzM`%vT{}-rH^-g+_s4M
zm;wPp%0!`MWPP4MJ|XST#AP^1(Kf}9>V!O+8X43>E&<pO{tm7xI<bl!3pi10BbyPl
zDa7#_o`A{9r|Q{9R#@tgWgP>WD#!y+qc|MCe)QmmFpI>G3JbQnD4V;I!~Wpr=$#4>
zsYa{}(L&@v$qvk&nz-*tk54BL)vWL7Zti!8JndYZ^MC>eq>(xcXy_J3Y2`knUii<I
z(4Rwb{3ZV|E9@u0xp)yc5WsaooiP5kG^+-?Q4A2SW$$ZmB%r|MqmZ;d#y$e=K$1NG
z?ZjDn(#IYl%0?_lz~KEP2tjk$M|j6v4b`!I17bQlv6Y_aqPe_@e#RF+Gd2R~<AP{k
z&E+4swh;6W!z>1i%oIl~(u}kec!!`X5S6EpgJmHmjjR``QF$=QjTul1a?(1n0T}Jn
z91e~<oBBlz2P)t}!;k<6GF-ujOyF1`H0yK(rx~PLj?5_X9kzOF;EQrrEhKjNE)t?{
zo~Zq|5%w@89FTY(DLqaD6>8WvE&CL)FDWk-ybvf>ju(#QD}T~9Hw7oWo&cfIt%~Ac
z2<6!7bscPTV_4AA9*lwpd=3adohzpOL2|pYTVDr-vOB*OgLolUYv|^KF@>Bb<xdXL
zlIPa*6Zq7N4n7tA8bUcE8K;^y=JW%!W9h4ylBHd{rfOyuQg{F-K$H?Blmvvp3x(HE
zp~dS;^a2X$C_x{s@x4b5PfE_TMP;I#5-;p^nWGwjrZgD{O??!i1`+vI`_s>y8T<OS
z1fLE$RuHIQpTH=9xWvyIL2&a3Q?tAdC++j*wcOo1%-CVUrpl3{f=~v2pK51lp+)z$
z8Aaemd8R=r8KG-B99wo<^q#1iR+Pjc6~NK4JLi6c<vmxI+7kWz5P@&9Ja!9HZT`gF
z(I&$Z4FfaK613G%RDGR5=lPTU61%-5W;02i>7L>zg0e6Ok+t>{WJs3OIT48{V}vaD
z@00EL1Tx~i;^#aKoU6=wFx7~i0MAd~07zeV26rNGT9i~fvB48lp5Yp4&TojB%h`@1
z@O230MOqa#19~D)xj&c|#cfz_6edtS7k>^D^q8&JuG$1k$5{g@G6u~`n|p{A68yJ-
zsRW3)MNr#~!90{6UUwl_KplYlg|;a?SR|Rv*&N9bD!>Xf&?$eS2U?O_AB>`pt}Iyh
z<wyo0)rfo$H{^rf4LvS&u28ZBREA7<`C;!iky%X*-%k<GglNihmxTO5O$|VeY>QLV
zZvqE_-hPTc3C`qH%;4xjF;^gjeVct~!CYh<QDy-$SOz$z>BlB!2h=D)FkSp0-@Yl{
zm5LrPO7DZnwR>f!W7KuZ${4UTo=MR5=yB=#I<9sB;$1f%Gh9YT7^WfBMXw;ts$3UC
zh^T{!<e021!t~>iF{R1@nuM`pq6%p?^sW+PZxTQ$g-}zNb|j*Wo&QH>91ss`R}Ib9
z0{0YXf@Y5J^zKr9$f@fPl*S;8J$w+|yG>-l2Wn>0R=1>|@0;pNq5nwuv!f6($Rze7
zL1Qu$>~AvB2hAA*I=V8`q8hPC#0U7*ZU<jW@9#|;0nZkoGhEOvLhs%I!X`R(#}={>
zTu>;z*`O^UHMrY4nM=O^nlH`H)0tw_`m+){Q&AiS>FD~9cdMLCz*{G_%c=Ef0;oRm
zF2`<oisUuI3$T8~Mggj?nH5u|fRBB@aiN770RRpy83@9zxU~O%|5+&-8kj)1Piw`o
zQ<b9mg5g3^;mu~YpL<J*P(;Ci8XX;}e4=oyZ+~p~v5W_3S|TCG*rVBhB-HrW!w=nk
ztaeLGtH8=fmE*weAATQ%i%MDFsPcQ{)HD{YYsRODeY^%SbTVVm?NCx}E$35wFmiNB
zLmLDuFo>v?$^WBW@N|5Ol^#+>8}PkXSko<TE*k_$P(754jSeLmIl`R7JxA1+4n%IE
zSq_siLSGo6e$Q=96KmV_db{^srs6-nA^~g+%A1~%th8lKh?IUp;3CB+HfncT6J<@E
zL3d8);2k3ygB%4`(seqNe>i~gMiT}lP_z`FEvpao!EAzh!m);+!eA7%yWWjD27py*
zyA2}UVO2;fwFO)VLyeZ7r1s`|16(5xY;fx$py>!IFf7J_ukQLXTJEQ=(g7Uv0?!*@
zg^+h)%GW0QGh^xW%4A6;zD%&t0k{QyP<k8V^EbkLh}P*f96?*}+{8)lUIla%e`7R9
ziv|tY0hsd6V-C<66!R7aHHHI#drsO21brj6oj_ul)~(Bj*;6ufw|%ULX`Uj2VmO$r
z0>d$P5bb0O0{WT>`tk53^njO78EkzJE~AqF#sX^arC`O!sQZ9>L(cQ0%bb{6Tn|P9
zgkhv_n0Ldqj#Mq+9?_tIm=G2W+xZWTAn;K@z<HXwKFa1f1>*knC&9*k1-=>_Ep|!(
zKW!EJ*bYC%jG6%6p2L&H_=L0)#Bx!C)QL?b^C`B-lDc44QqjWIt7)vM{IMH6HKZo$
zqmo%~ElgANAe6O=kTN&P56i0J>c?vmb4uuGh=MNG7rRRqlBp`x$)fwwTij3wa=Ow`
zs^IR4fVA1OCL%Y9I!2&MfaDFiGdTso3zXY+K720h6TYcAsvD8m&#?ZPP3075#`k!2
zU2i53`lFqeHLWLWKuM#uNOMZ;%d^}iUg($XmBY|MIk`|k`6$v5bXkx{yU>xj4vUdZ
zEff<=qnQ?+#@kqFDnJhb0af_lxNDT=X?}_+jDj-mKkQQ!vygBdY<?&0r)m`|tF)}p
zh{?k3MVkU0E?ArW3Vk4Un}818u^baq{1E?E^uTBU_pFJDwdIaW)g6)isE?;GP{j#K
zjNIImpD4lIPuSOiwb`H{(9<uV=8jMDFx&masDQY^_`S?fn!rF1W|9t*PuiRZq=D%$
zX(gmUg0*4EcbYHI0HQ@zCd3RB!+IJnX2JfPZ2>Q7ApOej3$P4E{Yeu}Y~a9*(KW+a
zR&1OPCQBcEA52<callj{3j@`FLwaZ*JUJFXIaj=Dc|)O;S{%V{?hZ`E^72G-t_3k6
z5G6D%QM*CK2lg`dOs3m%f01p!hXDmd=mSzR=IHd)96sUjwi6~qvoSuZ$g~DoHx4Jt
zsh?sCVV$L+1X+y+2lAmqz|r({nz)RKb^rcQdDLjpNJK0WXi$NCs|lOVpd<jCj`{`G
zmIzJOoTHxDr+9oV5(F%2Y@D@U(M>*S6$w!BB<pS4xJ0Zc?N-ByEa})rOJ%8{BaJ6L
z-Ej|K!{J5gNat*V^FOuG4n!)pIM0UQcOS5()N3K6Q@#{L5oSpC7LTa`z?25m09GQg
zD}gl%9-GD;rNomS4H8{6^@$;y0;uHC1^&prgx(xcqQW3I%|u?$ZF_fo&{NIzgKxJR
zpkxNq-$CC7&Bh^Y@jHALq%Lv-ZV~+gbXS1ON!1o1T%_Dc3KArukPJNOzE9{XPPPK|
z#)HW_UwcXHXt@hODv%chu;FqnFz-Zf(BAnD-;xon+DOOdxD*^wc%Y#T${gg$k&%?2
z4rDe@-(X`mt75T1d+>lEfvt}vy|n-(%%VmgyNcB=O&|AtpdBs$Q7TrR2d)vQw(!f`
zm2>al-cmiot1;nDgEN$3>9HF*v2{*B|0ml7RZ0-ppo)SRDp~|?$=wg``$!wnxJHR$
zCh;J`T<8Oo_%rkirOGCSgli#CfEbZ?)w3!E_)a{FCkAzBtABOu{sCY^kP}&Sh9QuQ
z!_@k532D{f+k}d_(LXx=un5zjssK4aoU;+np@TcyIrJtx3TWU|hy<t$kfNQm_#x3s
z^}ON|gP5ZD;d}b4Z~u&tdU6+>LI#4yP|LCP@+q>J$MLZn%N`>8Fs<NS&=)BS*Yn$7
zp8Uk9T(DFOHUwCtb`>;(7SMq@6YHGB`{LwP0)ldT*+fkEk(RqHwOH}x$*K~M?*@#6
zQ=$CW4;CU#jR6i|HyR><?d^KB|H0}?I$1S^P8ABfIrM9E50cXo2Y4WG%|OhMYlw`W
z+Y1i{fYWK@gfz@V8fmqVhVjDV3#ykUMzjRVM;%F`SZjB8`11X2-64>l{irG;BKMFU
ze&(H41)awF?TUQ3J!h(vjL;djJP8$8Q6g?E@9bWrAG#(o9QmBg1m8aDycAvgJ>sOQ
zvA;*9x2|aOL@54&kp|=LavgG{5n02DvTl(zN(LZ6vjmR4fPhWJzU7e$bQ*95s_gn*
z+xlNWgTKUo_Q5|HKX^s1B9>HPlQ)~aY*w^~3L$aJ3z-%-CJ4bj19S}HQB=@@RGXXe
zahT4-frb%d#OHzbgKC5$^F2HRq@v(k#IQY(i>h<Ei}PDmKSfk>90@Ja3OFTPovO)C
z%=nK*ivukff!HEoq(2as4$ecdZE}Gt8RbdflT0JD4S`<oaA*K%wgta_ca3n#!<Ci!
zx2Z)gh*x;aOHn@oBuuFZ`AIRX&C#*ky_HrwO3fhoS0P8C7`7_j&5>g`<sMHJrzh_5
zu?V@0nhbR^dQw>JKx1`5>;Bxp^0R2J8ojOWo9dh5MrK$iu{Ef9B5Bq5=<gO@TKIZ5
zfViBFjxdYyBs|0q6ND3RiE9JkR#sE-qZhHEMED_G-w3uDCP;2mo7hx8`W9bN^#<h;
z*C@87ecHZP8s;NKI^)C+)=dP63<WOiln_=kQ;7w3tSo61dMeg4bd>NSrzz^_lXvC;
z22`bK7xQ#r)<Lh+4?i{sCYG&<fbrP7wU`x&1)rz~p$_8W>1j~j;U>UD8Eqo$Id*b&
zMkFV>1xf}vJ(I)J{r)B^+g6Cp7(Eak3=jIG=MoaOO3}G4;D|Pqt4%^Z(f_!gE@~I|
zlvs(C9<)HwrY|~8;)4z0PhY*He3F4ez?<D~Fq*QrbtjUFH_Ig}_Vv47?ic&z)GO-@
z<q!PLKUK1c_W)4-8X`ziC$;ZtB>R_7%UIXg?5L*n4z7@gF`Mn@qtrke=|s{fhsOcB
zu^)|hj%i7b;A`T2SYhmlQtmyxB`B+cT?PoJP;$2{=BBfx3Do-G()5A1gP%;PGz3(K
zX<X}a>4URi`rRlWd&IGzBcSe;ov=CYHl6!SzuQD4bjOuZd@<@$xL!1ZOVq&3Vl#1W
z(w?3sfe}hkXO1XXqS%iRi4F!ige`Ed^cF5_Uey+u;0bj*Jgu)f#Xg=uCEed*j=EHd
zpq`Xh>H=$xsa3~su5LDV$sszfsWPI%mlGS)a|tBIR?mga;v^mW2{7SAEqoUN5X6rA
zzk<oOSb^bpkN{4u%0izybW~w)jeq7K%{@?Q;tnu98srWOj~=}%tWS)Yj}(7xRhkfj
z#JNN|4U7Wz`hFRjOnu-x0-;KLu(P0D8k0|3k3yUJl*<(||2Q)(-)J^{8>C+pE|)e%
z6w)EzQza)fkQ)(IC}E%m*y992QUKyLTfUtHTjr;Hh~!SdLIA{t6jQ>uC{L?JPXP0#
zBDePs$CG+_ixURt$Ffcpi{LKAvl5$U8NDK(j@7%6_9S)tIE4VGvW7x2f^xVBH4Rb~
zs;4|mAIT_<R@{4Mt?23D59|AApd)E#arTqFr2Y0MQ`o3u@#w^)zUy`cIK3<&FL~(d
z(SdQ{?ZkvUA<JOa2r`}Lk9|;;1LZ9%(%I0ao0E5Gf5&Yia@DnJ$1DV&U;1ChEM%Q2
zx(~kwIg=)oCKy`eFzabG^>h5dQUw<Pvryck1%8Fb@ZrG!qo>i(lUu5n5(v;4Me@V!
zw)^A2d+g7WQh;9~u!=kYl9k)#C$Yo>z{uu;sgA<GFmx|xv#;gb&l^=6H;ibOz~~L4
z#XKUmbIi0FN(2c=m-@8Dj8YYJb2w;tzo4S)(w(Wf@R7EYaXJqHCyOf>kOeSwm$`kk
z$UH=f#|OrTYCdwkC-OM3$t2m2L|1^=tz)fC>;ivA&3!LwZWQAe4RWCH!=eQgd(vt%
zwX9Qh;6Wj3fX_03CEOQOnBv$jF@YRsS>Nx1cNA@vXVUQm1<yE3>MgVQ-5ma-3a61P
z7BuN-45EODwU@oUN3VcxBA8Ne4S5M;)%w$Q1W)T!;BPq<TrcO&rvR5k<XvdcWo3%?
zm5I&r&Zjq$pQ4d>dH1g(1oG|@X7>yEru;Kpg=m+}(Vj8dw&EcH0tmb-ML1MN27_j*
zmnEi?CH|fi2XdGtgB!8k6pEyj(V{HY;oXtiiJPjWI|Y0WJM#X+PRizoyar6SKrMMq
z%Bgrr9_m}&A08Ojv2CUsia6r4fT%joONo_z`xLFqvZ$%Z=P18{HK-zKk&K%@mO*7v
zFekMpLa37TL$TojRT8=AYZ62@9^{DL3_y{H7!|Jua>+CjGE5wC^-K%)hCOF|Q#nqT
ziOWbf@M;yEJABNpo7JKM`+Xw}Lv&9)5N}A{F##~S=!eXK5DMaGDQ1mKR*Kuuunv|Z
z-#ZM4KMU+Kq2P(UG!k)~)0e;V?Za=LKHhycy{4W#m(=vBx;oj{i|a<&%y;N-JK8e4
zDHhS}s~IvxIB1@9hbH`ECMq)b5!U&>sA(C$Vj(60T}9|6gP9ASh1#fnMn2%$ObtyK
znxNN_BR#3+ki-#KKAfhIokE|&b$ccv3*E*}T66Yw#bf+vLNw@DFi}B>ObzHG1$kRF
z0}LWdHX#~-VGJ;R-^>ytQW<HIzDGC3hWo4}=MgHG)$Mh&qVxW6ZB3(eOv(YX*)zU&
zZFeUs$_&*Gd$A^wmgI&a5qb!COrWD$lWgm_)2czc_Wkc@M1Oaq;_4P~2_jI;Y5)qg
zNv+!B#r5)fMh6ywaO$waxeVBdux^Ad3Wt)i9C8M;*i7CjcC(M}tCTvdI?)Z@LJx1W
z(Wy#A*RJ@XzZrw6VF8+zO+B&28JnUzbtaC#en&pn)lc@lg%nXD_O&@AZv`MM#cMhW
zxiP*+kG2pQBUj{?w$VVgDu~PFEsFjsv3b?h3o)Fp7q5WG@*cDYSmqn#iRt>VGwW@&
zxZA-qdc3^4!F>CAGZaJMtfr(790d1Et&%*sri35_b*F)lBbTvJH%U%Gpv69Y3KVmj
zlC#xQu*A`c+uYTd^fte*{1cv%033*r5EF)JVbC%AhEhBifCHz9L`;YTWkPCN3WoE^
zgBz3ei4SJ6*{tT*H$VBwPrrWp=<z(51+zi$N?0RLBR1CPqj|wUVvo95-&_{&^j5mz
ze;Woe{6o_Ujasxv#RUm&Xvp&Q<bfH>as?>9P;&*Jo%8=hJ4_ZdpZKqAy0Lt4ksAz^
z{HAT@TAP)}LOCA9T#e>3F0nMU-8|pluElpn5Q<PZ;xth4(!niSqm8m?7uBA7#EjU&
z_4@t>zsI$S;y8^^+`=O4A7DTbfSH;y3d+M-xa%}8Ap)Yse0_AgxWs(^;Pkqm8JgMh
zu}mupf|QFnW2u~y@w+E>Z1wREEkEvtvYOWDudzff-}QGioT>Fi7wT_oiN;Q#8h8(?
z9c+ROV?YwFNW^2<4yTRBk35D&t$-)FDz8G7oxCq;)QO`T66otL;z}Gt(#J10tHt#z
z)ELEoT>v4s*SOkNKWOcj9T*?>HYUf28M-FE(y6yt#;iAsW%6P}X>}7(P5FV3gq_(E
zJXVP9(`T|Zt<Sayht2hC8Iu%6p}S$ki-0*BO?Mx33-rBywM^N+WS5hJl3YYLaI_6-
zdfq0ozFlvIg<`9@H&}ROb9{8$?yj>FTPhD?Hp8ixM=_gyx8`B!*2-FvbX#eeWOadL
z84(3NsKykb&T>kH>qgj^?9=p4tFjO+eU|L*euwLK>j)+3x6w)jn{%OSA>1>U-xz(U
zhUjEuXM^4b>LMWVjLr2XhCZaXT6)Op`VMD=hQ=PFx2=V`UzkM~IcczbsRS|a)7;gC
znL-umLn|UH$ipCA=2NRH@Y6sqhE2Pk1(7Xl?ssap0q|5}JzTEX>}h5jmpZl*^MgEc
z>E0Be9l3p!&PuvhVOV%cjx(L!K70KZONCR+Z1zaIIS21RQ{KKBY)sT?C^i5XVW;r8
zKHm8k*KZaqPd{xo&zo1^BwtATfmQ19<9Rq!ftc8Yh^Gv49mQX<kl1l-78U-=Ri%V-
zwAmn>BKHsobM~saV!ZS#qTPpOdD&GD2^lB8|6B(O=eQweYTiUYfATvo(z)#F3mteQ
zmAGp_k1-lIT;Ke1QIamMZ&gA>_Cye?hc~082Bu8Mo6V=&jaWcgh3U2-@hhFx22TL$
z$mZdjx*CHz|7y8HV4Bb@H<cQ5Z$Yu5m`?u7ahUPSgfq6G+Du|ayIyExOKxp92V)ff
zo40=Sydh3x25xW+Xx?IfYL{}1Dx!=wj7R95fv$M+V10eVUa@I+9+`#g=n!Ga6?EmR
z^>+q}eKI0DU*oqtzu*J74di?*)L^0093)0UG@~;WxA!ook_`#Vhe(7!XOy>0mV!2E
z2qAkGgl48rq^f!&Q&yk~KipierjWK^uwdPnYt!EljExGArwvj>NUtLN)lZZc&E}`i
zx8_IR^>JJ$_bh3OG%cVbyp~gDH`DF3oW{=&CpBg`Oh&0&vrrZv7o{$eNEU<Ptc*m@
zwSq%jW+)Tbt#Q28@?2%feW5!&W&y+9O`o~^>#kHV9OE)9#pwilC&0<vL}uUTO30$?
z;!66z<PkJ~u{i_Yo3R|)htg1u;{Q{8PD;>39-iemm;w8sz6vlPB}-5b-F?b_Ck{;;
zD;^q}l0e)c{aE<PV3k+ta)x)Az@4F#r}y0jZMtv9x@kl|u<~<9(Avr<?xJ%7)iJWh
z7yYP4&35(5%G$36z06g}vdiIMcY_2Q&juqjT)}OG+G~Ek91a(=e@$%9r2RQ2HBz1f
z$56Z6;T)IiVe$Z=prO>AioZ@tN1tqSxn8`*EbfYE{MGgLa(UVk5ZZNYs;)6C6%tfY
z552mgTrzvJX*1>`U-w3#220maqLJW(Z!&CR@-3~|pifWP2ESc&XK1RLfkUc)c)OH~
zl}e5@Q=cu@pKi<CQ(|Ftfw2!?iCJ8hfkiakWh|!bdNs)O3c_^B%s4qz^ru5b6-M7P
z8en5V-)suRPY6VTCD1qZNS=|8$E}>9U<bnl?7)r%GqrTDH(hO|y-@pN{-s~c<w>7B
z6DhX&G}SPQV!Nes+V6h^ieDC+;(2rV2u|(RM)=v5_FPJBb#u88XJM3J>I!58g~HTF
zA52%jel^PoIX5J{>x>vh3J&Xpz2D?5;+2j}FwE{8b^vNmX1~TR*N0O<y}4k4!;=iz
zv=X`k7$@W`^LFOh?b^#zQkH~fCO*<WZP7#nXpYtybP5QIy?g(I(wSR`mom{+T|Zo}
zSy{A7f}N8-;X<FTdjp;}0bva`PG8B5p&O4^O$0<AUm1T$KDz6!vsLs$7Ak0Af+JHJ
zh})mN?^4}lxz9>d*8vRkr6eUUZ;{-M+eLFJI}rVwMil*nf;JW=7kX@FP+l5fu*A(~
zk~q@xE~+00S1a-;`NpH1%_!5&W+sz)pLB>_CPr2Us6iIN>ff$z3^&TTF+~=oTby{{
z*G9yq3VgK8KGQ5nSn;cimHj4LBjpAvfFZ(FR8j;#x>#15%k3pV8b78;t(Ur|A}~lG
z$9IFe>};loXz>6E1sOgRnWdUjzS}gCP=nSNT_sKeG;1Kpzyc)TZsyg+m4PAmbk)yW
z3C;D5BYk5A8995c_NN36FwY~%h2YlVi|Di4PBb{_#WG`>HMA?GIY4+VWKuAfsdyWi
z$gunLq-1E{US*FKufpIh|8A~k&2B0HL(xPHz_EB-5d;VuCHQ8Sa`&g(5IZiQ&9$Fg
zzZS61;Fj8ydVkAf&(n}~l>hqr4EC=iNEqXxf`Bi2Ka8}z6iG>lmOP9^ge<kb5mI7+
z(MGQr(^+j08l#un>&>EW&7y-oJvEdF-6$5a5+4_473DlSb1XRo)ib-#(9t@eNHLsw
zxlX*V7wb)8)HJ!5_ycna2|Ew4K|1#O@KRf>)mlY$QBawBvaX7o#+55}Zl2Nc*iW=|
zjYwbonM)w>@Ol78QBQOAQ5N3=1?N$FWMC=pT~T>v9J0@GDYV*ffo20ufF~zH;x)5z
zd$OGtedX@vPC&3f+fHW-Y#ta=rVar<1$@9W`q<91u8}d5r7A50zbp&<sM8XG9!Q#n
zIc=Txv4$;~VDThsNf33qy;2usTyGk3@fK@a4_6yj&^7gsK^@&zjm|ktmC_Egp9<6^
zl^dCMNEix09V468uMGydUcBxA^i=mnI(87N+}voaf^fYFRahQ!XiZ7(A%9v~nW@<9
zn0Vgru5UaBDLhs|D~xKI?JZj-x%^j`n0(55W~u_F`hsDUpFyrcascfsYp~;|BpEjg
zEUM|#b0sjWLSBxr%c9-*;Yw=b3qQ!_>kC<?=@Eu0a~*9f7}l+e2kfP7cRPTjQ81$A
zIe)cU-ij|Loh;135q@J0B=|BkoX<AxG{BVlfsA4*vn1DeqM~6VOAV86{)*&_8a}1d
zIri*->-AiUscRng<4fYNW-XNu9q0qDNv2~S!(_U>ByiGm;oXsE$Y`5I$eM%V7AsI)
zvcNgeMGq2D*bg9lBbe+%jjkZ!;kH{eE=AZ6yd?@boWtF7$x~XS->syLCj+bIxA}4<
zfgS~Tahnd~N?BVr!;EC?h(!_1wpW+%-|P<@kW%ZTml`3rAv)-$tNGc+fgh6Wt`}4c
z-I5l1Z2J(HC=+>9mki8-ZqrA*-MT4H)K93?wxEtN7QuZN$V9)zY70^_hGGzW+76__
zSS7@C#L~3$v>h00oOeqdVUC;ETCi4WOm{@oo&e30|JVs_29|irPS$xwO^B!kt5_FJ
zjH?0aTBC3&H@Q+5dLE3<q*XTwNCD!#KYHsUH?r**Q#DNOa4!wg2}Fhz<S?mc@heu1
z`Z~@pipzF>s}8~u_2?Fc4){N$T~VoVefO@=o|yh#NJS>2sb_54q;5u`r9d(ZKL+4J
zBnPrcnENSN+)k7=@zfLXSwRY$$|bgnq5#pnT}%b{(=5D7N)8^yz5v@*l;RE(3&?Ii
z?hx<#rP59sAb1>hKzj@aQ35tj*NlbX3zwUw7sB@lS0bZEnbO6d+6Pfo$WD{~?1PKE
zyd)pKWUt{8$-l)P1eG96`iSh!h>{s}01YX<?NVaND3ol~F)0pKsTrQJE(`fDSRuZa
z1!CA#Xi-k%?JxjhsSlLl^s8@kH?o<RgLK~YzDMQCojmU0`sp>$PxHhvK)%g72V~u3
zm{<#W0k@$jaa913+cq_184JcW*(E1#Aak;^@ly1VNd8l=Q42QP{-B0<cx+FjRZass
zxm42)ZCO2;?&%jl>ZG?Is{JE<-zSVldXxJIke0P9M~%8FoYtU7O&M$NlP7k4yKXlN
z6ODjlq73HYEQNqhfDSCu{&7N9E|$AZ>2(#c2{Dt;w}HnUXOuoC8bOQ!lpKAcsQ`PF
z5-B`aFqB!timTn2Q8~oyNxB?=y?oQGe%8Fz2j}{1x2De~hx7iJrGlJCILw22L;P(c
zx}yyzn}hCaIDPrcnUwG~<ZdqJH_d7-_4mc*-HFd9u@%d+dp=_{St0>rO+}vyA<YS0
z(asY3;%n1)E6dA0Tphu*Vr>AHxpri5hoCckHCq?;y}pg&dwm<lPbBS_L-{BvcK$%6
zgb{_GY=seC1uzS4Is)un$U*ZxA~e-i5TqzrfR-doY@khSgBzPJZ3C!^MCZU6*-yWH
z@${z#UT=cHZg=h090^Ngu{kv~p_@lD(uauwM+fC|J<)ps3%IHhg7`7g$->S<^w<`#
z%vyif$-7n625wr`7?s5WNx`4fZmIjT*hsV2^_+D;pu#+<08l21^?>&xpa6oE74G47
zNy?>$veJx8pCO8AvP9KYBUeXG&h{Q~AEg$$+{I_6cIWD|gbpy$J<UU%pstC(1ur4F
z;Vy6rUKDiYrU~F8<ngtX%k2%IhJbeldNEk83X1T2C$Ix;$U0N_8Qw0i<X|sy#s))V
z()%k|#Cx9K`%UUVvny$<o5pMHquxaW9fTi5xQZ-Nm-Y^~V`(sq=!CHa0EjWcEsbid
zEkQE?owv4oXSp;=^+Z6a3WE2rB+Ltu%g-3ucDHrl1Z@<Mi3*~WOC%p@qZp_>@dDgp
zlU#R`yT?Ld5Fk0`{Pu>O5a8@vj>X{&Cx{x+YxD&%4>{w3XMrg#%rOKXWYh&E6McKB
ziLOAdr*Id(;d?Ih<heZ#=S6}rAh*z4C=1#v-CwMW)|45CwL1Bg4Fz`*=ws*x0FMRx
zuOFQZ*AgusJ}Xx1<|*D!hd`I3Y@a|eOe*>vf#8B;Dd0#fS)U$D`VI;)6|9^ko^PvU
zNL!TRKup6chp`r0Si+ISEJYoY;xKsn0K1Xu7}H<h?f9Pe3z;M1fOWC8=Y<Fipbv}~
zDbXs}a~%y^RU(!i4I`$iG%m5R9dE)0ZPVJY!bK1+T(++Qdp?_e->57j+1)6qVckG-
zh)oc`2_F!tjiNE%ke!7VA!XSlrM(miiY1^RLNXG2t}c3rVyt|INt9FIUjRC#;<s+7
z`7Gf@trpY?m^I{#EHc0~Jcf6c44*2`VM`i?-#Gwn*Qn0m%uvb%@ZmCz{lP>)laB7a
zVI9dF6-|GDM!W~SNy~!ivRXgUveI0;*7LSlXbC>VbrB{EgNWu>_?e5R*;Vn@l}!T{
zX2uvxbW|sf9d^DgoRkd=w2Q{x0hrVTa&d$sJ^BthInHw1^@DEToiF9o0XqWg@$f9b
zjL5U|y4z0g06W~ybKyG%AiHVLV|0YKm7Sq<Z~#-H<dPNa<f6S3!CFr;7~W)cu%7Jl
zKEW<N&#q>V8KUTluSN^<2k>=h(Fof&)wp7e)=E|cAS-(pV+Xcy^#g2V@Rx2toB&s`
zz#1vnuNPO*uZxv5ze_NaAR?$_MJ0O%OOcj*juIPui)x(^-<k#jv(6j`0=Jj9YoXE<
zh#XLPg=|eoR!HlgoM%WY7!W$1H#d`|?{R1mVg?WT1Y&Q)pdLZxbv#es`u&BQ(XB@k
zJQ8;!RGVuUA#R1Y3-)e%*0$%<3hG-fBwV_e^t#OTen@jR-B1894A2aG6+0dRDKul~
z(dwJ$Bj&i~aiBp}%|VCS!@9T;M{9=%>~eaed9y#G-=7Y$1+!=)B%dU}qm{>MStMWL
zw6STPysa9gP>?4LXe0xS)8Ki(Pb?WDeh+>m3#4%rSy8m}-8IJ4NIY&)5hSt-Q;elf
z6e}R0K^FtpLkRC+TaUD55;NdU1zDfF$^YfCA9~P^(@M}~R~@=RbX;jpA^1wS*)-rs
zHT(`_)uWDwrJ)b0;lsv)%YwcP7zBQFt&F{)(pEMUvIruDLeUVb38e1L^cal2-JT$^
z>F~5ob+_w3ZByWPk9L7--&F*24`&7aC;ChXiF51dckq6@yqRvF*b^)!g1-o=n9C>%
z(8zir-2ok*vPX5rLgSG}tw>{$`VuV%QCV6I^d13wAkwv9IjP-jMY>6oG3UW0fbc^M
z+$C{<QM4z(YW^PJ5GhWA1pv=RmnIdQhi9TFsRE?-6e8(i@<Q|mQTRd(k+3&Lxai3P
zNC!8I_b8!dSGSk*o8_CBcS}O>hvHr-pu^O94=GlW=V}PCr=~VKxOFrrk9Icu_V&`O
zW#jZlU%9j5@haDugdId1ikt<|af5QraJ$fhI}GFF3&_zgv^+8#vE3&;r?@ENF_J2y
zj06v#z?hzAg7_DDCpIiN%A&IEfxVp|I(c37*yszH#$FfSbpP7v3q4+5E^oDRoUCuT
zXHuU*BAgwvgcl_CzqZ<eiKph3dO@1X%x1E5b?-fzn|I1H%jMgK9^|9tTipzCl&Ifb
z>+KwVY`-t@Po*h&n@_(gRzEagB3~f%uZK;(0HcA?3-~qtf<oeEQK^lEj1~R^sX&*T
zx70+r|L865oG#~z;gmzV;1GKpN@Nj`Zd9O|nHu;VZO}P@<3vrRUoARL+eM>rhk|7Q
zJ=`XbV>Dnp6#0AAKTWULRLCohpOKRY5NjpY8nxwB8FQ!JdcJ#ppBU6RK8!&0AOzu1
zhugUXy{9abw>^d~2e42zz<CICV-WIo57@rhl!F0}Z85WaSw?S)S0Wwq>T+2c_+<iA
z7%f>SK0b;7mR{BEC`THd`%{&zMyEt&zz&GfSg+~GbgK=(XxN!R6+t`_IHFjdkUJyi
z0wJOCXNg;Guu>BmCu(LnE(qZNtU`jcV##;>_!lp~%I1%M_VD@qmruWZ`7@T0f{G>W
zHEb!c|0N|iclmR140AzxI^_lwypchGQj!33r=6gumJCo3dv}lhf%tgZ`ysM-DYQ)t
zePA(I+_uRuwsBaD6|`$a_eLhLqGo<c@z|jATryC8Vf}P;eX3kYBWegGbr0@y06COC
zLxIdEWCGO|GAcre5mrfFs;VaJVL(!XW2`Zhhe}4ZD=SjKl3e|~dRxq`4htib4Sp^Q
zyK7!5THZ?8OfC4^!Po)#*JR~!5T><t4G@jkHm<RsHR<DdmK!oegk0$iMlEo$46#9!
z`3mV3X#>$l#vvU7-zP@0giWdY(9OcByU2iu!Hai}i)OIc`ve|Xv_BLPY)h~&-Iy>=
ztZX?1j?#3LMP+df&i9MkR5nJw2(j&U)$nsIf2hCUQxi6cI;0?50I>mMcTgGjEDLDc
zv@(`0WGz$=Sk$%5LUXp<NY~B8Kc(<ceV~aDB$Znq&ry!YM<z@aFm#~L7s!Nx7pA&T
zT|bGNR!plUG@d(iD`%=kYbxH`j$q3`Q^=}O$hztp4jrAz1R}DvFiUDYA3Q=Sj7(8U
z?Nbup>j}1gVAn612bcK^jpX1H<(I{e?=)87o$?$YCgD8YM@a!WX@@kN1{rG9c2w*P
zy)z}D?_~v>w>YLT<(g@e8dF_x;SJo{ycf46Dmmb@>#b~?&QvZcU{Q_E3+bFZA8lPz
zu5@bZ=eeZr!RxS85kuz$S^+>v>odO_36lZ$1NBxm$1*3IMN6I$B*?p=e;`5op4^@e
zPz0e1o-cJpfO_1vr!T(&0Kc-dftTMrCX{GiiX4T;jc3{8jBHLoJwNtgNoOb}iM#@r
zL#TVUYh!0cOmvdq)83TO3yQ3@y`0Y#Ji5CXG?6$g0g@nj$IwCVW^@-0JM6v|1-hD2
zOOsP`JT)K>tp3P^Jf<s{SX{f6wj76SLdgX%uvrwBPkvW2ZOyJV=5?6gUhitSI<p*0
z02(yEE2}bzLfX_(M)?Mz2@~jcIZIas^L>qwUu;&l)uy8rLv}?Mho>xtWUaMtxzn8_
zm?<y>gtkT(BeFz+aR-A7lrqnY4fA-bhoM(4|1_?rvpUFrA>eEAVo4FAsYHL{w58mE
zI473!%oIIMEm(^waHuD03thF-RaClD)&t#fJQjI0u5gtj)Xu`EN^k4}rf@Y>gWdDA
z2l<VSJ)J4Z%jI|CI3gdA(eCK%M>5LhRC04tMWHY=9eT~GuOSTG7O$EYR<KZ{3AVZp
z6DYM*nDIs&&PNFbkSWHxFzEo;ndv5XO(=LHo*Fp{5Ev*iq<N-(A^vMoOY(`#G-PtO
z_S?gETSR?<fTk!?$Tf{nT>jwAn^p5HL$e*)6Nc}^NaE*A+Y#Y%J@;+c{QF9+_K?Nh
zW&~|d7D5287+Ztux2wQimPD97V&#CCUXJ41KqXV80#hF8+VslN{wSey$61E|AKr21
z;e4*GVGBW*Ajc)tarAJ3=tvh#my4q!B7v>>O{j?IqM8^YpdU7GnNcuS0g@OKAlwE6
z(&Y+iGOTk2O>6=^oy7AWo7J*W+f&;zwsV`ce2DxROnzI*l_+O6(_lv?eoQ8LEg@B0
z;|VN&eTYKf@Mb1QGHBzNIJ|T5cnI%cy`EUz_E%0}ZQ&Ro^%JsBkvI`?<egHZY<60i
zP#(V@ic;g^rdP-Z+RcDUJTI@1E)H3qc)?|}ixEB3FnDKb111EbiGU6YSXdR0y6XFa
zSriF83VgmO*MTds<MAlJ!K$Y0<2Ok7c$N#{9{LDUJpqie2onaR&IH_W+H{O;F1L3&
zN;WW+3+!ejTPax)7HL97RKT3bZ<?UCZ`s7^`H+~FOmZz~Vu6aGn^2JbP@%1*K5N!H
zTdXuwRS}>@nS<tumFCd)##Wc2lDLoRqRi%yUwCh<LSXR&p~rZ}&j*lSomcd<4`K;V
zF8OK5vKw(ocb9YN>wY9^1t@E<wk1|^mOAhIW;YpeuaxOdI5(U1^o%>HTpilovO;30
zB1o8bY;z9U2&Y)E(!>`OCd4odCoEtzjh8UjAYXNI(GzAY=Q)FRWzj1XsPh=Ua-9Um
z!^D+Kh)P8VeMn|?s>z0tCE_HzL(nYuR;62pp$W6GKM2w`<Kf3)PEG0LiE4Rqdnf8S
z=eaJSEJ!BlMS&v2gtSr^sEweX7mM`-T*tC>DARA=tfYtVvv)Ta&Gm~LSZ3%N4DWjX
znqR{5?_MF>In*L;<I^%!B?w&CO4cWvX`gL{z~Z>jsUg{u%rT~>*KpRlv>$Ds2X<?l
z=%3#y1I56DmKYlhNC=j9Q2wWFGr2vNy`xt<GT@AXxBj>r`q*B~Za?4n1?>iNV_xg-
zkv$SX)?}AQLa+(~Vtb$fz>cg($$7?0TYPJHiDh0y^d1W^*^SBlBw!3i9v2yPiEC+`
z=x#`<Fpi<5l=Moq_9yTZgr5TQNNMV|;KPx(MRXm=8x3HxQ)+AhHl=`$XTA;OvA@7v
zgTJ$Q1{%YrrWYjrQr5hlAcJTUbN1StKm_(0-{ic-jhpzuob~xu>vmwwc-IkX<M{*3
z5^;N5ZQRdy2?75M=`Qjsy~z|h2IgfnN2pzdCl!@?&8z@_D`a2LQA4d1K`TuS57ik=
zp#YK9D#Egn6(z*ihIX*q=8!!X^+J%7N3xHceypjTaS_zTFjW_C0NVPFrE!1wKbkE#
zDbqB9azH{L2_HIjM)W}=tpSH$(q`=}zo+7}BXL6Lpz)H49vl)XT@6Ks@w8q=>r-p?
zlb~*hlG@hw7x%5X<+>?W)y3%U&Nr89Q4XI|3tIL6Ht-W-4jn<o??(|UdBsK@cw|$B
zjev;@Ro80a_aXeCKxE}8JBg<lK^e4u@X)0$m@0~R&iGZ4D7$}u1x4h^wRB&Ja=&7U
z5%DZ8MNzkd3z@!)s0U$M7SQrSn6C<)FZjN@C~aobG#2dz+G$&HztT@AeqJuB=CL(L
zlQrIt3^9dRP7GM3saGOS!Axi&)+PW<-2{@yO_Gt<i+4s2FZk*vHwg;66UWh&0ZD;`
zU=1q?D<`Qzw3o<NscIf+H_v$RAgy*sV$NB|tN{$T`jSIG6mp)sS7gG-5#~HbE(50!
z3Vv0E2{t89!FE#Z=m(Jd+>v1cC(u`ik7MT*y3IvbHRxY}6!a*>25GRzbPgQ6GgVq%
zn};nLpS+k>6pTPyQ9RoyYgbLFib_yI;7c%MK!QvbW;@a!In~d8be|TB*(`fvKo9*-
z*TD7g;y|d8t}$81`a<!6w;=W=Mu<^U25E(uGG8^Msrf-3ThLbc#YTvt0=KdzVA?og
zyr>1nj#y{}Ov6W<6$LOq3v2VFb3?+^(JRBJx<%@Nbo8-)mlL#=Hbrk(=tj?;8;<Jk
zJ-RML>;@S$2Wq)&XPCT1EC-f<T+)ra#t%juB4n;D-h%j5<|b>w(EDVt7rd`LtDe=k
z$siuq>xw#?tY_R!u>OcsQuM4vuBkA$W@5`lV*~Un7!_$w!k?=Fwm_B9_d(Q-9T<yv
zI_;Q16VSUoSUdA<24FL*A9m)lwa`42ZjRQ8x`5w?n^_VGaoMUb48dPLc4?%1W2!BO
zg}Mn{5S$7FFV2z6ZA|0Ebj4UfDHN#8AEJshE0|^4v*3>lQ|rkn<@%UxhGIU2%v^sL
zgyOh+@p487He!?!GK{DzD9bT5r}(gNl+1xGM1^k=6=L~l^DamdP2#tNA2orJ!p(p6
z?eONwOc;)tpEE#*L*3lNy$g87y}^MCbydXkLeY4ZeN8XXZTIg<8d{7<LlxFC!1jHi
zWkZlL@u~G59i+-6)i7}fON@o!^)DG^+_FjWpYzMZ2ob<R1-mXrNNjW+edy2A7bG}V
zmwrRbfDxHv&SOH}^GvaJ0)E=zHPHA12Myw=#-U&tmCnf{QQwYrCa70@3*Y(vFE7N$
z_Qef4(Xtvx(1gjkXjYMFS_<8JU~y%0#b7v!*oO(mkVs1f>S7R(Vy5L<;o8wA7Tb!{
z^E52bDNbM=z)H3zx-t*8v6J?})&OI1qVOA3iLk*|t_5(A`IB$IL|alfJsLnF?-fx@
zO{obWK~8@RMQW5_D{&#1*@~5qrZs*Jv?s*(60`a2ff(c^(asz{&ylbNr$wAB!Lu&G
z12PQZ)ew0tUKK9l-L~@6jkbR*u|5{CTXdDxYKtet6HQtM1guo{y#VEEx2xDV)UBct
zlLGls1ID@1@Z?zH2^4LBQ)Y;O=A{`8_m_R)&4jrr$|+t;)|i;t{YgoFP%|Q!&iJOX
zlc@=n;<}d0tE~mIUugV*m4<5Vrg^o}mO_~T$fkjcsyiNtQXSF3i<S;?EZz1B+APXF
zSQRFSfiPCVY4~|H%Pht%A{WdP_*@{u5mIO4SDVH&9jZeM0^G|2B5~B21j(LSISrGC
zn62r3nkg1UV|yyT&vq`Lnz?DNpoWln_{_3drarA<U6wwZzFG&ZiYcoU;=PTtxj622
ztL31V>NA@p45G;*qVU9KV8y9(wh4kuHmLa^Nn=D2F3`EBi;XlfH8#|*h$UgMu_}t2
zo-Cg1gy@9tW{x^m8!(($wbp)BBf3im%WFtceDbUavU}(`Qy}&O=4uFE51>C8ZJI=8
zmh4B7n7|C3WH~ug9U@5(LIm0?G$_b&`>@1FW9QGr!|N$AQi=-k8pw-W3JVWS4SKFI
zUGmO5{&2X4=k-2wZzfrc!i0Dgut|kb%?IQQhU<PqRFduqi0!V`R2Z|Q1;j+OO9Aw<
zfM2egW;fWj^7EP)kXUpi(;@P9Hrp%We;^@)#GTZ{%rM1ka%!WJvv;2e>E3g5@p(W#
z5q1Ff5TH6w?&~`6+}?saCA2|VV30N;=ugsl*?dXfvm41CxURh5YJ87%wr%kt7}YY5
zkb3r(uSQ}p4c3!P1HkWo66r+lE%l@~Cj-52FTXz{@CFGiWdu?XN9hS&l$Z^kajjF}
zz6H&Q@p-lqO3JPT<c?1bO}E>I=sNCp+sIoFg=sCWos51W3ANzR2m|+xKx<y1_Pyo>
zp2=8n@PTPa!!c{H<|AsTBGdnp(bq4BsTJbm)io~B=*3Z7rfmka`tz>oTP=?)qBv6#
zhe?rwuid&nh=OgnWn4R)C~Ja7as$W_^FCtH#;IG$TIKSt5s!3`#O)uaTV>WP20U4}
z9_wdBo?wFwfIZmxipgDud|%^XfC6A0vJaxoI7Fpg51pidl@E|9G<!6KfCVSIg1gze
z)$kmg*_fEc9*o)!H6Khmu+<n{W`|eJ3|zI@bfj$*0#WdaV96o<?pf2*p|SUoA<2!T
zI^;TV+n|X(huUPaM@1y`#;H>$RgPaU{$FOyog)ZmYdnHGClwNCuC%v@_+Vqn6PRzr
zrFHXGIqg)8-#CG!lEg5B)WfsKWHK?kZZ@Fk9jVex-0%J<tt@k|`}<7Gt-(N@EE3>Y
zq2@1O2rOuJ5`A*tio>H1(&o)>DS|aG{ld7l+wtN$wq%((6|@*`DxA&EGLS)N!j;a+
zBf|4S7r+t`hYAIOstK@EHj8^#!HaJtq6x%M5ZKf2-Y!;6J=ed@g%~X>c9G%E2uL5>
zPl6t^Vp|a$KM)lhgxRluz?^~?)1U)9PtO#%D7;0}U>JrKQa@txwe|SL_1BnJ4=!IW
zcF^F^9YJ18rOq+zGp_5>2CijHOMq=Mu4wVVC^!`+U=y8*(zLBfNvC5QA0_r4oMFZ@
z#EYO6#fKdCfdXg?jo^fQgA2CB@gvMzB3R`UO#uDxaYszqDzE03O*<qe(*CA<4IIR8
z>2WxX#`Eo0>_PuwA0|qcH49MGkW|=Z^W%x*Yv^Gbu2vh4$$S0o;p$a4fUg~MQ|GVx
zcFBP0ax>KPYMfaJNw8%BRG{bFw<IU^L4@HY8NRHf8&RDic4C6T>86_OAwXr{=y3i)
zoJ#%=bRtNA%(n+Sj$O;4UToowyAs5x04N;7)#5daM^_1qe@dbCqCrEM=nTaMPMhHt
zW?>c+S`lFRR#f_Ihh09@9E5vTHo0&ivOHnyGUM%Y;nH_XwTN*=DO_VZ^QlmFP8tzD
zkAmp9MXKMc+wf2)UzfF`NcYh4mnKrMQ--=)CrV962fFNbO;m(6%xl6|tK|?4#g@#J
zQ~_w+O@AszM%|R0Xdrg+gQMLXZ~{2|)}#G7r-~p=AY@%jipYe+WAhi=rPdroI-ij=
zKBMpWLVQn8k$G<16fknAK?=d+r!GLFXYfb~+`EW&=<C>HWguCgVH6OUQ@3velgXs!
zzIEGbzY`<-d*W8y_b{Ev9B!AWfHtrb5)YPppP6Wil|G};#QrUk1`?jJ3?QV2Ku3-#
z2$Fd?H0p)P{pdZK`k#1xz>9%Wvd5xmOVwBlM^{YF-D>(#Fp_F~7%&oC3p7yR3**>8
zli!Uk>%li%?h$3OYVqjB;9N?@fUl2?v1T{a_O1SdU}h`wGvcDBZXiPePjm=9{9y^7
zxhD`m%{t`S8t46=wWc?WH#+S*z}_}NBR6Bj(}8R;W7c!|pu(Z?2(f~DF?wDsYAACf
zTips=<+N2OIDi{I?H&9>*v*~hlS#W1imKEl7_Yh19B}8vtd<iO0UG_(qbad7pPxvH
zhmeUuqB9&~hjP)uA$HB`b0cV3h#S)RjY!iGA?88O+qWW@v^&K-g8<h>M0L_JGiOE!
z%xH0a+c3$gm(F#>XzBD>@$PboI@S@;j~=GtP~SAaP(+7yIgcpc)KCX-G!R^t37U*3
za%$BxXebsm9C6|35=|Zh!tO;uu~}5vh!HJZ@pJ9iP8R|r5=z-(*o(;?BV2XWpup|i
zXmg3?tDjjZWW}5qtzoVZ@GBmzwEjUM(!l8#(pY=+Kzp|n7*jr(-up230bRx**6dk+
zcESx7>+;zZyo#ZCm&=JsPI37tOR!<U5pA2-^7eI@wtyt1#=AGSbcv;tZj+uq^37>U
zgA#LM7B!u{AU@E<$Bv;wI4{Zh|E3ZcM~Itjn4_laTE7#dV3dFLVQg&!D<;k`f#|eB
zHGwb%fa&>tLhM3tbo>)WA&iHWS%qnaz@lhDnh6JRW#8$4tbI}T8v1U#K89!)iu5cd
zEWjzU&K>?}WExw}_TI?ULfwAaY@R-oP7iYtAZJ9A$?I@R%o>~&HY>ujAuUFtxtf>_
zl(#^iZZ3w1RvYS_B_Bv=w=5xPg>w`Ng%$N3k_Yp!gM7gEv~V9;zsE`guIT9oqFp6S
zbzb=RQl&rJwM4eJJF5Zi#6r}&=ul!?!j!>S)&$&^H+$#SGx`loP9w+=)U>oIv7@pI
z=tM-`I{Xw}!m)pi6W<Kv8N)_|yG^T~ge0|Ln#9|K)`8V57(d}twIudEXS<Ksvqy`s
zhE4&0fMTS(J*MD0V5`WF3>?*}9In>G!vD^#C)g_58ps03^e`{nihXoV2x3!&+q)*r
zFV`2e`@wR{c8d+vrL{=j*{JnS3W;6(pA3mT;W<^1IVm~g@n@^FHv2NDPWaP{(*5YL
zwroY%iOnA`>#eP7c=02&V?{+9kOuR&D3G+VG0rCo(Q*QUITapt4kl2;lNG8=$%@k2
zMpHUiN%nL@2AiAi)Pu&XcK7rU*W#18kcl!Ltv!LWCjmx>qPPozk?r4<WVCwQr;ny8
z&WkZTkYaHw@-8&|U4evzNz^8Ko`3$m^UTStioaCR$+Zd)kvT945nVFfB@4tgkB8At
z^eSg|EYg*|f->3SH5<lk_EOM2P5m6a?DEQx>2=QIvHlLX)7RKv;CeA{h-@n9ph6lz
zuaj6EW@?C-wS?;BTEJDHQ)Ef_Y!H;8;W$>c+Rh3f$Vkmh7b{C*kqhoUhsi6g>F}}p
zHj#t|xGrV^;V=CVMxPB=K3AA80P0RmjmMP&ut`f~Mm#i5$dUC%0H`}0Ono5dc~}K-
zm4?ZPioO_u6v--*-_R>ugGg%0d-fG{x=@b<sPRfmIY1og+oGisfz6CMV|hEPMj9?!
z#kRLc=_p`yMd%|!(u6KBd9nkA_r|c8u5aGm>{fa@;P3zkXU(W+Gj?WFGzX*+oflLQ
z&^|STW3=^|^gVW~3X_ZQ7mY{SUG%;<#GO?a0#3Qr${Y8%f<Zw5#vkRtJVg%)ER%o`
z=7rl{KI4q-C2<P;Lt?t;1!AML1}v&_pb0%#n4O4}GLEJ;>Crv~<;VjO%nhL9ME63c
z!QSVP;bPZZ-2f#fzYTK_z97aGgjG%I+8m6o!_Gm#+;2;4qeV53x1p#(QI-loT}!3U
z?h_^*vmxt8km01w3=M@^UCZdJ&}cHj#y+2TBk00{Up8~dsujkfQbdu}T<+1B)S4Kc
z1y=?o8BjE>Pjn1IA}qbFW@_x2y8vBY)8&<}E-jd#MWvo9L<V-zE=!(?#|9f31h+K~
zm7Uq}<BQwtAJ$KWhkm4<BfH#eX7VE8&B!t0L?@e@qaW5}A2qaeoYPUcvAyMeSL|~0
zh?W;nmNW;XoklwnDUMYG**&f3*TfW#=(w5PCowt`<1mBYZ8w@QZ#bIuh4N3k6>oW@
zXwC!_rTD2cmOUD9`u?Ga6E*}1=DT1aYh!`C6%LM=n1X?911^C81K{aS^l6?p|7i7p
zMiIPSZe^F%ZAq`tRduB4VWV_F*ZS{#bk-7|LsG%X03fuOW$i40tjcg7hkTuIrmV-a
zOm)Y5G6W$KB4qG$kJQLBt>Zgs1LP_2RPh)F0YkTDs{r1OADciw8GHBX3%34|sWB#C
z$)*K47u*U?m6c_&-fthr%^E%da7;yi7B*2}36GPDiBWLHh)R~B9AY&zTPn14bnHCt
z2IknXJgIaM;W%1AwDu6y0!)M`%n(93O`J_q0;-tFjeSKz?BUi`FQWs6tPC!WzK;n|
zU|Ib~t(XD}2br*98bK`M=TBZddCAG+j^WizPI^+%QZt)+oo_Q+da7bvshN|HKRY^6
zL5${ZBQQ(=K-HTA<{m>*MkZ(>+oOS-<5!r86%As1q180F(_HdsS(b2wA~?|qgPS&@
zEt=|7*)ii-81o3rhVJHDzh1kMjT3H(olcP#Vti(!)X$eES)i3X2w18@1g|SNaX89a
z62Uow|Hht5SnZH`WeFPNWTN(QohL=a-<3WhCCGvb-XyGF+NgtK+77Vgl{j+?>w|Rt
z)e@f{yd*9Vr@<ZyymXB<6jtLB(HoZTx)sRGIja+G<>~0t5`Q6Y0!o-R{;4h2>`*zK
zi$71*Wb51O$EBJe0f$2Q%Q{t=?TQ+MBKM~e(fjQ<hKOira)=re*5W?`T*1QW2hfYd
zbubfstD2i7AUPFZ)0QJhFeOzoBcuipXf2wSlCTM54%geHOgkvKo&He)6|)dSJub~d
z9>e4r<|auHx$S&0fDDY%KoENnjH)<7)3=7ypzmYJdnO#Zey#ng_tZ1Vg$X>rfCI<e
zBnC;t7y@`onH(*EK7L)jk)U<Hs<&fTY15pB3rG%02cGks@9Ue~pv3oat(0IXK;pvV
zDV)~fbohjQ9Zr3RqmHBY_DwjBcCqF#*pMoUi86(g89`8~Yy8WUhbqhLIqsDm;1iXA
z3aBk+ln5qK3pjOoO%CHv?i61Ys4iw<0DA<1tDrQcuzO?q_?`w^b5Uwwi1{JKxRemR
zfn`DgxSxYkM4P`UhCNg(E!YRz@lYx=Dwmg1#R2F*T%R$m;r?<Rx^~>NF4ERI;`^zv
zLNZhf0nu48g!A0lh5)gU9viym(C!foPBIhPoUzK-s9=sfTA9HVN~sjq5S{M2)lhsx
z*(yw+hoW*<jmp|?g@M%Dim8sadSsAQo}@Do<wo?kLh7LP<+e(d?dfL&L9PL^YIk#W
zJ@WS_1_5fvu(Uvp4!OG6lF@XH?Au%BCqY|r@_?KWr9j0d1Q69UrW&Y4R;srueG_Y8
z-H)C(Vp&;SZ@#%j^@5v06=<n^2Hdsj7N;dyHfxrl%YC*?X`fX{8|Rp5M|lhMsS3}1
zbPp#cjtBr`#Z|5){f<qs$cn4%w7{P!IdeByn`na7D0+da2PsDdheEr~nuE#nRJC&q
zhoVl9N1$Y>6Vx~W^Ukog_Z1?~b7l0s3p&Q@Hw&ujOpywhK#6(_I>eaV%Hk-H>t(fD
zR=tbHJ<0<aO@HWo)P+DfbFXf%uZmI8_Owtluzo>%!3n?mHZ%OlA)4$kPJMS}no@v=
zm?7GCj8HZ}n(K_E`P-XU0&dl6<$NIZ7S5D!Zw&}cnFf$IO3gZcaW1++R{nZ(tXnWj
zce)&>5kfLaPJ?HIBn@U<4=@G$*WM1UNX_*PJ@)+u7p!}<;~J>}Q}b+1#px^q%ApON
zCz3i1jz>t9P<Av^{e1WLEh!nPVgrfx{3c|E*wtHiC_$t7XsoRmEc1FHF=T~GC>vi+
zjizBgGtd6B?L}K;AaR_^M9(O%k+ZU*?K|m9OjohJ$&qds`I=VL=`cJYya0-YoUB(^
zV36(HbOlU)uq`QQ8OH?+9S;K@aTub@nj-Q7EZ79dW6F)?G5B5&G4Q=-%e5slSSh5^
zgEAs}3PyrCcELLB?xBI^3bHgcN*qz~7ReCuwI<_dIrE&9cSKwTv%CcvAgEZ=Lmt8;
zcZ)iEi!IJ`=h0G@CRrBsvF{!&eNy=^F-I_VqAV*>B}Rj~2IM^UpB!N=_WID`N7c{|
zCA!AG1jQ<StUCSpe5<5oH3VYAX5bnCzR?5b^Ff=Z5IsuvP+|L+ZVjabg|g^X5N39w
zAziiJHXff`zuv1H@&Px5A(|8wE<%|70>wV(;`w$ILdh;d*2aSbfV7#=Z(WCV0%1&{
z!>lgs!6{oFz4U9}f3aD;XhdJPSvhUGwnkzGS93J7WRuVbe5Yzbm?LVE#w|4SCJj4e
zfrDP`s^?k-!Pvv(LEO(9xc&HJcSEel#rS*1R)a7I#FGpf1M@3oY-yBqRPf#Q(<hkR
z=NXcw01WZ=mG+O!rwCveO47)Gs=Q{8MSlqb@_BRlh}RlGdI%i-tUC+iU^@)6D5SlG
z!Ui(Tw!J$D-VX9I_O$VE(hGPa#tPtC0VZ%ahO$1gYyR}Mzysw7IOTw>Puco43<EF_
zD8ka1GgC+^<<c1F>IMN1XN3qJ=*(9lT7-0zh?B#IOBnXKiOPmM=AIRPHzePNTX#_~
zTIcBU;usH~3_Ou5*dFyM2?DF=Hepm^))d$CFd5GXKeCl?$_YE{NN440<+joCfYKdS
zCAMxMXk5K-XSt>KsJAl4mmN(`aAC;r=EE8h*F8WMdVq;;*$EeGsk1=1kI9Kqov6T&
zShZ&>USe7*de>~I1^4J#Q9rDUn;~jyuKWAW2+#w&k)NBIDvLg!Ds=xC(L*-7I>4#G
z+~Bjt8(4k`a#Aq{!jwF~ui(qBXKhGrA|gV3;fF#W5rml{WPFb<&a%gNqi5I9s0H0#
z;274Ei~AZ_;Hf~O;T@9bU(7F-OL0PH8;qDQbt^*9#6ISZc_(+`c4C@`>!-ra?xMCy
zP^69B1g!4Z+=8nKM7E*!TN>x)LUaP|=*-<1#-u!RM3YLy`2%51;L2tv)j5h>Y;~B>
z(W71zkdL&gz^~_hzdA55y|34|R|?L@JsN>Kx*FI?GDXZ?I@_5ccS>w076QZsJ&__O
zTLU7f%2dqoG}hY>piTg9LVH(|>k3wYgb-jDNDR<O0JclgXA+aomL(5j8z4MLv~YcR
z(}9sPvu`3t&VF$XfA<Hn&Fkh37ljTN>Zb@hivDnA5xe&%@(MtVSqN$tFNA=!MsNBk
z51KI7eXnx<aKB`+({zp{fzp^h`BKEhX$)d1nN)5;;K?UiW?RR)9!AYuHF6THDF`=W
zfDG+c>)qfurP^_~MX#@mca#k{cB*(h>d6OyVBmkF+!R(>oO3fwHyDu^H9p7z`2=YH
za*}a^`wH^M=rBaH(7E8Uhw{G+!+1Jo!1<F%!&LLAr*VAjoxX=<LIo=VKtO15d_Z0)
zZFwk7Asi`MHPp<_oRAP~`t8uRE$ST2ceI%60JRJ&up|b*$c>5uH&+>QelE2*BGF`H
zrwN57Ye8(bd!DVqNb3_j@xFU3?HT5CWIZYSlgX6q0~MvIo!Efzb2hUI^Rt=OmS!``
zLtjC!-{{!7)mg;Y;-o3B#4W~Eg4mE?Ob7?Y!i1RFnz;2q4M@nWrPrIDymTl)*;RrF
zK<cB+QF++r0Vgucn9QhPwej;y%z_O;iS1BwSCuKI6p`VG1Wblq&KDH5EPWpvmM`9n
zu(%+OB_1G1r-HN(mM=;7{)N~VJtnx-b}AQi+-NigZQY`V7n;`k-n~7e*8uBOJrUrm
zLq>xo0IST$cU-UkEF<Qv8ZIK~$OI!<gQ#T9%(AC_jxos?_{}a^<Ual}h~Y^I+MN2?
z1`5NfKL#PO=p1-8h%zcGX0pieJWPd2aQ;D<pEaRLGocKk!W$rTDUEekbh5Ch+v{Ce
zlqA@e_<!fcVzl4DEQrwY2e^jIFsrq_65f8KU>Haypo;}X#cS4B9Ojpj356wgJ8?s$
z$;%`3p!+M)_O>u}$KuAuuILttl67m=|D$RwZhPCO#<FTAx`t-;T6~yIQwB$yOAK>T
zewqviW5R&cRD{>)nIL@&WfUVwm10C|waSI^8b`=WN2WL$?=1Z9vtyNUlBF4D227ul
zMQiZn)M_dSjN_D*{FD=MdY=fUwE#K_O2@oQD3|0Mq}&5JDo^j=XXJGI<mpYkv7NVr
zEs?x^b9<v&m{8B^LL9f)tC066B-Ky{*;$V|03ud?iDPa}Zz8RUJPC7%$YXD2KN+QN
z>}wIVjT6X9VT5s77p?0o4A~Mww$jWZyal!dOjvZ|!T>erlE#<bwDWD(MHV9)rYKJn
zl_1(qT{f2pqCx+n=oXEhqPZ)Gp(%`nYlJLYu43v6NN0}@Id;TI4xtU+TG5Hmma~ki
zmO+{nIP`c)g5(&oQ~JP0$$@Vf_M>7M%M_MJNM)S__8DdeHg-1^k)d)%uh9f|lA33O
z#X;KuG9b}&>$lh#8cN^}jNy|yS5R(&3PU8A$D#=>LtPCv*BESeLxKsa2y3$vjc%Zp
zzxE=mZ^J-BTw82}0%&j%m^S0eItaKrO>0x-IsN^|UP7P^vzkP!#WfclJskyI_BvME
z@I55uSb|?IHj<OqDBxl%K%V45@YqUyrxTbe2VcYLRAJx2CkIFJq14)D>$WVY%h~J+
zet0(s*|X&BW)G+EG1D4KRT&YLLyk}*G&jV|#yZ7&9wRqn^{KVFd`Q=l_!#FH_6%%Q
z&7FLI>^QcmXicXr3?ZCfZH0X*KvzSe;+0792!ot5qdb=kN+UXQDPWR1C-2l#InO51
z7TmyZJh~npp2%^Y0BnEqKnue=vppGZ?^SboDSB$sX9ni?J{vt{7rJoBia`dC5<x-A
z^t}rr3ZyPB4umsU%`{G-OsCNf&&I?t0|8m@;pNRmQ8tM5@a(9L6|INwD>N}kM<#ZE
z55@3_KJx%SWQ(?a!<`sYbnOu#EZP)mqYW31MvhJiY+vNqt%EG}V`3x$2$k@z^ewD+
zx}hkJ!Ca4>spRJpwiqTOF!X|;f+kvFJlDkLS$t6GVyLMNBCEiT1!6TCCy0vLS$ae=
z<8$b84yv7b3X=@0j)KG{NMNOQk)g=TjKCQ=;G6ZLykv3O(kWnWqbf%q4ILe(jeQRZ
zq>k^J`<)t$V!7QlMg0JOznoDWV^=zS|3PaL%W7zDv{9}wmQpE=WjjZ}S=LW#roJFR
zFp^DR5paUGUH!a~TKra<dUCT&QF!>VS&5D{Shj-3OfGMVp|)une$tpFfCB@Q9|1)W
zp{y%*u$^Ny!y+t5;n|%*#l>jW7LlvJoZ<A)Mu(#udsJOgB&slG6bQ7v(Uz_@gt1Cl
z&9+WwGg>9L4Gulu>-Vm$e@trE1Vt_yck*-xG@kj;ZJoq@pI|o#Cp(ET8jcd4hctCa
z*L#Q*aMSfYX@tf;*2TEE?h&S7sQ?nkvz^oPO&nd$D{&S?Yl?&s&XL@hvNCa&bK1~n
zqqS^+k^247;#C;DjlA8U6_JT+G_oGcHwph^{R5wXj2EUc(8NPAsEf=FBuSc4K1EMR
zQE8*_zst{dMns{X&7LfuqCY#FLkA^(E93Cd@~sZSub+KUzcci6?GiU4?mz@C-}G?4
zl;(~2DFx&=)*5u92<T5uKpUf6ML)^{t?cRV&kA=M1DZAM*5px1z+<4ubNG;0g|x?n
z5{||-7LiV;b+2WQbxbyMdF;`2bGbMQ0zV~1X|YeBp#$lf1|Hep_C9OuOfci3Ku74W
zPsP}o$e7_)fcnQYl1^5Zm=&n28u=cD8|{I756w&iF@?BrAVF|UWeD%j3b7BXpLm{W
zgZMCX@?(GxTA7Y5Oc_9Rw3@0UC$cgIo|hAr%i6VZ7UyJg_2L@s;z|G&cxY8%`e07r
z-&dq&yFT9~Y46PtYeXu~+$ZvhSj4$CB$qx9^C*A3yd?M`Jh9npK}QrpoC=FUK(7VC
z=ypmxQ8c%*&3?7KyhOK;hR-@K;ZHQtHR6s~HGlK$<?qa&fA`(X`M2MF`Gk9$HJ$*c
z7@c_tj%*m5abB@vf<`1u<eNeOz4SHl^Qdf~y#4rCoE8$f5mKUDh+1Su=R3A5au=cb
z`NJ2FpFW*`{oOC0Jb(P~#gq9r51+|Vb&i_^t2h+S9Bmkz0Fe+8;}S5nDSm|^(1koj
z^%2HlCW<I<LM-fz@?o5!Q0ZZqfnYtdO`&VPQWnLK44NOdLPUX3JebZ%S@~fIc6H{E
zYyY1DcKWfa`(oXGiCHAKkk&c^(QJh!iwH$4L!Y{N*XQnj^q{S-H<$fiEX7csWRG$}
zv_MVa4a|ul!JAW_MiUl@CGGnb$tydShY7=81@Ns6V_1gV3P33336_`66W(#uUF_3`
z$V@A$<*}7g&cPiXlv0)BCxrAT=P~nb=Nym#*&BbyxB;O8ezN8A;rYF98E`A1ffs~L
zZw*f}KwB|1IF2)2nEg%hL$gLAmVlN=moqKENYkKa;$)TS@c;xltP5#)Y!ZmPP)1wR
zBVCQ#&`xYH9rFCBampz2e(xZ-ZfhhivCOW^hVF>j5-d5b3!S6{MHFZF4jK=2Lg$aV
zfXmAG3;>jSLK=+n=(?cZ62UOHwsA5~tf4m`^ObB=GzDqyqiIR~iGHuy>Vtg1*|h<i
z1arrN#Qjm&y~l~>!mqdh5zc#oW0F1~zSux=^a8A7MlaAiyBlfZSwdOKH5K|0b*P(U
zZ-@CuE^RDB#zqOBItGP^O+-3S>g!?sxfsr=!W0jH{k6!c(o5YBCk(J1r?DPGTRWRz
zJ$BLB0Gk__9-rwC^U(x5>?$b4Bb}F|q6RJ2>)WfVp3L!u%&IW#TgcFs9ML*mDddHy
z$Zu6bbW0`@^S|RnzPmBefL3rh-89T-v{jU5a*%Rkm!JMREf&};{2mN49Oyx*!y==8
zp$otD2iewQA+DLts6fqT7tJMK337i)ZO3TqJCuC6<y%(ilw=TyWlstFfU|6A-&U0U
zGIU#zH+S#@R&wk1=nY%H$iuqEZ(5+c8RwPM#R|km^i1y$$>&jp1kD4G01PN@xn>8v
zOQjmF0xg>&gf>%wWpZVevn&J|>3&+&l!(hLNbyQW6~hbyQ*u~eUI}OdF`cVoan0IG
zfn)jbc7yTt9%&szhiJehicTcoG}ope&!hYP;n%;A_!MhuHvR}Zd8&2Dujr@Ql#c}%
zTgP`G-EXfKZ)Y>qbAJ$a1gX1xqx*sqsBjxhwQy$%I=JSeL>STW!~sTvR|#_DlKQB9
zx4fEhu}10+xY=B3(Q*Nx4QV8#zz^u_4Upu4OLo$EgDkgd2-P(j2p*(A#EKFu>&(41
z=#Gyv!Nf}h2VG2P(Q+zXRd2tYRkTLP)ejZ*zQEYqYPu3*6KsP-qh=I>Ik0Ok&_{+d
z3YB=8kham$#6AGF6<~%6H&Jh9<qv%X6`}w^=L9SpXA)%Q9?KlpptH9Yy<A+&qEL%N
z3i)v21M^08#C~8w)h8EvZ;B^^IHZ8f=2s8=KYCkrHghVdoGHd;$j<_e=hXZF31a!o
z&xZuqmp#K&1_6t^45ez+=7&Kxdyb9RMlpm<!lzYN>8I-EZ7WXDik$i?b%r!RJq$}5
zlzJp#kUMgYDo0x_N_rl^I7t+UX}MKqoj=Rd9?IW=7$$$IO1Qm#f@YiE>}()=ZQ6sK
zj6n~No$wVrrG%AZn+zP8GCufbR-z{l9<X>`ZHkibo0a)~;eJvK+|7g8^%A#$hmW5A
z%}w#j{zmn5rj_!)xu_q^<Ttb~E*{LNO!9u_`(|bS1zgISD#X?=bN+4BTo!VG{psd%
z^I)dt@-u#%y;|}s3Nd_b`71A4DhO!ST;LCknCKk8n+M%*yn9v6o3~YSvzc=pmkmdo
z12%XRn0E#@yDHw9H*`P$y5e2rg>pW8h@N|Kg#@<#^}$S!7DaC`%KS}HT{pL-HW%FQ
z3!Ho0&qZ0Tn%C|(S+CsBdfM(6ZnFE45|{h&O17;2z4#oFpy%|>=c1eQir+r?e}9#C
z_;dXCPuX|6u|K%)e{J*$^4j75ev4oJIsS9U|EKl`_x(4AFXrcedi1-`@5AH&8+*L_
z{>A9^<Kw^N-~X>a{nMrU{6DroxbJ`XFPb;_XYBj@^P~6smf!yc{&UA){Dygf`~K|T
zFu(t^e3NT;$Ny{Q&kw%m`=94Ocl_TE%s;sA&wpiKXupl`-@nh_|8#KvfAQ~_7rO8N
z*uJqlfA=}=`wzVQ{}~+rC;z!Q-hJ1T=1+3|@*eK|&8r?f_>mvvp1Sw@lRq&3;=cdn
zKQ_O+&v(bW>;I4J@sG^Q9{l!SF<0om|E9fQIbO!v`1t>fzsXDF{N#T>`>W;v_x-P!
zKX+fp&tFb&c>Ik$-hKb$?nv{4eY_9c_dgsR|C7IFKHq)++oR*%`MW>=7o+3<u07s;
z|KI+T?IYahy5s-L(eZ!y_x^(ZllyLdbFbc=KmV0I-aWs+Ymax||Ly;!KURJkfBt_r
zI{qL3oxi9DxbJ`XZ|bkzm+}4o??=bq{C#u0`~H{yoVlOw4Yu#bg9rb^==lHOAINNc
z@W6fl8?FA@eHnlL|HQw@C;WN)4?p>>zoD=F$#4B7{qE`4{>yLnKk85ags*Z=?)cxc
z$KTlF|F*uW|MHvtkNVS}@bzEfKUo9hfA09-v&WCG*ZuCk{~sLlFY})}{`c+Y|Ne=`
z%f;*U%ZKy7Kd{ID!I9(5t6399$N!N%{*UbOZ)JfT{Lh`Y`_o_Mc$vHI{C{I*?*DJB
z%>Dm~9hh!@yW`zB{3DJXp8vCrIsVzk9RK&saBv^jtsm}vWV#QJfAD+e_y@mdj{oiM
zNb`d`&i(mc=V1ApJOAId$N#oF-c2lf!1(yTZa;rK&fM{j+y~k3a<1|}_x<0p$D6<Q
zUw>^s|9}1c?GtdvxmW%>6UYC1e?dmog9q{dzJ12y<9|MJ{2%<^|EeDU2X3L)-}>{m
zzdrb#iQ|9sUoi*%xBuhzj2(Y|GjaSM{}U5={JVeIeUkaUeKijrtnBeS_y7Mi$N$&=
z^Y#krKHq)+4<|nVAO54i{{Ieap$;g5kpL=>fuRG3{(ryK!MY%^fG_}E|8yMsdH+E4
zKYEVP3u2+`Uyein`^Oq!jRkA)hd;<X)D#BR#*i>U7tA>D0m27W1B$?g8Z7)_$pRF*
ku)G6N2_Y34^}vi@f~cmWyI&B8eyPcj7~P7d0gcN50PxUtfdBvi

literal 0
HcmV?d00001

diff --git a/sw/pulp-sdk/hal/.gitignore b/sw/pulp-sdk/hal/.gitignore
new file mode 100644
index 0000000..92608f4
--- /dev/null
+++ b/sw/pulp-sdk/hal/.gitignore
@@ -0,0 +1,3 @@
+/build/
+*~
+.sconsign.dblite
diff --git a/sw/pulp-sdk/hal/LICENSE b/sw/pulp-sdk/hal/LICENSE
new file mode 100644
index 0000000..f433b1a
--- /dev/null
+++ b/sw/pulp-sdk/hal/LICENSE
@@ -0,0 +1,177 @@
+
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
diff --git a/sw/pulp-sdk/hal/Makefile b/sw/pulp-sdk/hal/Makefile
new file mode 100644
index 0000000..5f7a225
--- /dev/null
+++ b/sw/pulp-sdk/hal/Makefile
@@ -0,0 +1,8 @@
+build:
+	scons
+
+clean:
+	rm -f .sconsign.dblite
+	scons -c
+
+.PHONY: build clean
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/SConstruct b/sw/pulp-sdk/hal/SConstruct
new file mode 100644
index 0000000..cef66e8
--- /dev/null
+++ b/sw/pulp-sdk/hal/SConstruct
@@ -0,0 +1,125 @@
+import os
+import subprocess
+import shlex
+import pulp_config as plpconfig
+import SCons.Util
+
+install_dir = os.environ.get('INSTALL_DIR')
+target_install_dir = os.environ.get('TARGET_INSTALL_DIR')
+
+if install_dir is None:
+  install_dir = 'install'
+
+if target_install_dir is None:
+  target_install_dir = 'install'
+
+files = [ 'hal/pulp.h', 'hal/utils.h', 'hal/pulp_io.h', 'hal/debug_bridge/debug_bridge.h' ]
+files.append('hal/gvsoc/gvsoc.h')
+files.append('hal/tb/tb.h')
+
+try:
+  files += subprocess.check_output(shlex.split('plpfiles copy --item=hal_files')).decode('UTF-8').split()
+except subprocess.CalledProcessError as e:
+  print (e.output)
+  raise
+
+try:
+  src_files = subprocess.check_output(shlex.split('plpfiles copy --item=hal_src_files')).decode('UTF-8').split()
+except subprocess.CalledProcessError as e:
+  print (e.output)
+  raise
+
+
+configs = plpconfig.get_configs_from_env()
+
+def append_file(file):
+  global files
+  if not file in files:
+    files.append(file)
+
+
+for config in configs:
+
+  # The old system is storing the path to archi files in the json file
+  # This has to be migrated so that only IP information is stored in the
+  # json file and this build system is them copying the archi files according
+  # to the IP information found in the json file.
+
+  chip = config.get('**/chip/pulp_chip_family').get()
+
+
+  append_file('hal/chips/%s/pulp.h' % chip)
+
+  udma_hyper = config.get_child_int('**/udma/hyper/version')
+  if udma_hyper is not None:
+    append_file('hal/udma/hyper/udma_hyper_v%d.h' % udma_hyper)
+
+  # RTC
+  rtc = config.get('**/soc/rtc')
+  if rtc is None:
+    rtc = config.get('**/chip/rtc')
+  if rtc is not None:
+    rtc_version = config.get_child_int('**/rtc/version')
+    if rtc_version == 1 or rtc_version is None:
+      append_file('hal/vendors/dolphin/rtc.h')
+    else:
+      append_file('hal/rtc/rtc_v%d.h' % (rtc_version))
+
+  # PMU
+  pmu = config.get_child_int('**/soc/pmu/version')
+  if pmu is None:
+    pmu = config.get_child_int('**/chip/pmu/version')
+
+  if pmu is not None:
+    append_file('hal/maestro/pmu_v%d.h' % pmu)
+
+  # ITC
+  itc = config.get_child_int('**/soc/fc_itc/version')
+  if itc is not None:
+    append_file('hal/itc/itc_v%d.h' % itc)
+
+  # GPIO
+  gpio = config.get_child_int('**/gpio/version')
+  if gpio is not None:
+    append_file('hal/gpio/gpio_v%d.h' % gpio)
+
+
+  # Chip specific files can be included here
+  if chip == 'vega':
+    append_file('hal/pwm/pwm_v1.h')
+    append_file('hal/chips/vega/efuse.h')
+    append_file('hal/chips/vega/pulp.h')
+  elif chip == 'gap9':
+    append_file('hal/pwm/pwm_v1.h')
+    append_file('hal/chips/gap9/efuse.h')
+    append_file('hal/chips/gap9/pulp.h')
+  elif chip == 'gap':
+    append_file('hal/pwm/pwm_v1.h')
+  elif chip == 'wolfe':
+    append_file('hal/pwm/pwm_v1.h')
+  elif chip == 'vivosoc3':
+    append_file('hal/chips/vivosoc3/fll.h')
+    append_file('hal/chips/vivosoc3/freq.h')
+  elif chip == 'vivosoc3_5':
+    append_file('hal/chips/vivosoc3_5/fll.h')
+    append_file('hal/chips/vivosoc3_5/freq.h')
+  elif chip == 'vivosoc3_1':
+    append_file('hal/chips/vivosoc3_1/fll.h')
+    append_file('hal/chips/vivosoc3_1/freq.h')
+  elif chip == 'vivosoc4':
+    append_file('hal/chips/vivosoc4/fll.h')
+    append_file('hal/chips/vivosoc4/freq.h')
+
+
+targets = []
+
+for file in files:
+  file_path = os.path.join('include', file)
+  targets.append(InstallAs(os.path.join(target_install_dir, file_path), file_path))
+
+for file in src_files:
+  file_path = os.path.join('src', file)
+  targets.append(InstallAs(os.path.join(target_install_dir, file_path), file_path))
+
+
+Default(targets)
diff --git a/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v1.h b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v1.h
new file mode 100644
index 0000000..79f48a6
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v1.h
@@ -0,0 +1,49 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_APB_SOC_APB_SOC_V1_H__
+#define __HAL_APB_SOC_APB_SOC_V1_H__
+
+#include "hal/pulp_io.h"
+
+static inline unsigned int apb_soc_nbCores() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CORES_OFFSET);
+}
+
+static inline unsigned int apb_soc_nbClusters() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CLUSTERS_OFFSET);
+}
+
+static inline void apb_soc_set_pin_function(int pinnumber, int function) {
+  int old_function;
+  int addr;
+  old_function = pulp_read32(SOC_CTRL_PADFUN0);
+  old_function = old_function & (~(1 << pinnumber));
+  old_function = old_function | (function << pinnumber);
+  pulp_write32(SOC_CTRL_PADFUN0, old_function);
+}
+
+static inline int  apb_soc_get_pin_function(int pinnumber) {
+  int old_function;
+  old_function = pulp_read32(SOC_CTRL_PADFUN0);
+  old_function = (old_function >> pinnumber & 0x01);
+  return old_function;
+}
+
+static inline void hal_apb_soc_padfun_set(unsigned int id, unsigned int value) {
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v2.h b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v2.h
new file mode 100644
index 0000000..050830f
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v2.h
@@ -0,0 +1,92 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_APB_SOC_APB_SOC_V2_H__
+#define __HAL_APB_SOC_APB_SOC_V2_H__
+
+#include "archi/pulp.h"
+
+static inline void apb_soc_bootaddr_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET, value);
+}
+
+static inline void apb_soc_status_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CORESTATUS_OFFSET, value | (1<<APB_SOC_STATUS_EOC_BIT));
+}
+
+static inline unsigned int apb_soc_nbCores() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CORES_OFFSET);
+}
+
+static inline unsigned int apb_soc_nbClusters() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CLUSTERS_OFFSET);
+}
+
+
+
+static inline unsigned int hal_apb_soc_padfun_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padfun_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
+}
+
+static inline unsigned int hal_apb_soc_padcfg_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padcfg_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id), value);
+}
+
+
+static inline void hal_apb_soc_pad_set_function(unsigned int pad, unsigned int func) {
+	unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
+	unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
+	unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
+	unsigned int newVal = oldval | (func << padBit);
+	hal_apb_soc_padfun_set(padfunId, newVal);
+}
+
+static inline void hal_apb_soc_pad_set_config(unsigned int pad, unsigned int cfg) {
+	unsigned int padcfgId = APB_SOC_PADCFG_NO(pad);
+	unsigned int padBit = APB_SOC_PADCFG_BIT(pad);
+	unsigned int oldval = hal_apb_soc_padcfg_get(padcfgId) & ~(((1<<APB_SOC_PADCFG_SIZE)-1) << padBit);
+	unsigned int newVal = oldval | (cfg << padBit);
+	hal_apb_soc_padcfg_set(padcfgId, newVal);
+}
+
+
+
+
+static inline unsigned int apb_soc_jtag_reg_read() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG);
+}
+
+static inline void apb_soc_jtag_reg_write(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG, value);
+}
+
+static inline unsigned int apb_soc_jtag_reg_ext(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_EXT_BIT, APB_SOC_JTAG_REG_EXT_WIDTH);
+}
+
+static inline unsigned int apb_soc_jtag_reg_loc(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_LOC_BIT, APB_SOC_JTAG_REG_LOC_WIDTH);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v3.h b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v3.h
new file mode 100644
index 0000000..5c7f72f
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v3.h
@@ -0,0 +1,158 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_APB_SOC_APB_SOC_V3_H__
+#define __HAL_APB_SOC_APB_SOC_V3_H__
+
+#include "archi/pulp.h"
+
+static inline void apb_soc_bootaddr_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_bootaddr_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET);
+}
+
+static inline int apb_soc_busy_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BUSY_OFFSET);
+}
+
+static inline void apb_soc_cluster_isolate_set(int isolate) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLUSTER_ISOLATE_OFFSET, isolate);
+}
+
+static inline void apb_soc_status_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CORESTATUS_OFFSET, value | (1<<APB_SOC_STATUS_EOC_BIT));
+}
+
+static inline unsigned int apb_soc_nbCores() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CORES_OFFSET);
+}
+
+static inline unsigned int apb_soc_nbClusters() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CLUSTERS_OFFSET);
+}
+
+
+
+
+
+static inline unsigned int hal_apb_soc_padfun_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padfun_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
+}
+
+static inline unsigned int hal_apb_soc_padcfg_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padcfg_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id), value);
+}
+
+
+static inline void hal_apb_soc_pad_set_function(unsigned int pad, unsigned int func) {
+  unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
+  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
+  unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
+  unsigned int newVal = oldval | (func << padBit);
+  hal_apb_soc_padfun_set(padfunId, newVal);
+}
+
+static inline void hal_apb_soc_pad_set_config(unsigned int pad, unsigned int cfg) {
+  unsigned int padcfgId = APB_SOC_PADCFG_NO(pad);
+  unsigned int padBit = APB_SOC_PADCFG_BIT(pad);
+  unsigned int oldval = hal_apb_soc_padcfg_get(padcfgId) & ~(((1<<APB_SOC_PADCFG_SIZE)-1) << padBit);
+  unsigned int newVal = oldval | (cfg << padBit);
+  hal_apb_soc_padcfg_set(padcfgId, newVal);
+}
+
+
+
+
+
+
+
+static inline unsigned int apb_soc_jtag_reg_read() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG);
+}
+
+static inline void apb_soc_jtag_reg_write(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG, value);
+}
+
+static inline unsigned int apb_soc_jtag_reg_ext(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_EXT_BIT, APB_SOC_JTAG_REG_EXT_WIDTH);
+}
+
+static inline unsigned int apb_soc_jtag_reg_loc(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_LOC_BIT, APB_SOC_JTAG_REG_LOC_WIDTH);
+}
+
+// Bit 0 for soc, bit 1 for cluster, bit 2 for periph. If bit set, this selects fll 1 otherwise fll 0
+static inline void apb_soc_fll_ctrl_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_FLL_CTRL_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_fll_ctrl_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_FLL_CTRL_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_set(int fll, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET + (fll<<2), value);
+}
+
+static inline unsigned int apb_soc_fll_clkdiv_get(int fll) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET + (fll<<2));
+}
+
+static inline void apb_soc_fll_clkdiv_soc_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_soc_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_cluster_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_CLUSTER_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_cluster_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_CLUSTER_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_periph_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_PERIPH_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_periph_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_PERIPH_OFFSET);
+}
+
+static inline int apb_soc_pads_config_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADS_CONFIG);
+}
+
+static inline int apb_soc_pads_config_bootself_get() {
+  return (apb_soc_pads_config_get() >> APB_SOC_PADS_CONFIG_BOOTSEL_BIT) & 1;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v4.h b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v4.h
new file mode 100644
index 0000000..c8dc12d
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/apb_soc/apb_soc_v4.h
@@ -0,0 +1,156 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_APB_SOC_APB_SOC_V4_H__
+#define __HAL_APB_SOC_APB_SOC_V4_H__
+
+#include "archi/pulp.h"
+#include "hal/pulp_io.h"
+
+static inline void apb_soc_bootaddr_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_bootaddr_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET);
+}
+
+static inline int apb_soc_busy_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BUSY_OFFSET);
+}
+
+static inline void apb_soc_cluster_isolate_set(int isolate) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLUSTER_ISOLATE_OFFSET, isolate);
+}
+
+static inline void apb_soc_status_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CORESTATUS_OFFSET, value | (1<<APB_SOC_STATUS_EOC_BIT));
+}
+
+static inline unsigned int apb_soc_nbCores() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CORES_OFFSET);
+}
+
+static inline unsigned int apb_soc_nbClusters() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CLUSTERS_OFFSET);
+}
+
+static inline unsigned int hal_apb_soc_padfun_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padfun_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
+}
+
+static inline unsigned int apb_soc_padfun_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
+}
+
+static inline void apb_soc_padfun_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
+}
+
+static inline unsigned int apb_soc_padcfg_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id));
+}
+
+static inline void apb_soc_padcfg_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id), value);
+}
+
+static inline void apb_soc_pad_set_function(unsigned int pad, unsigned int func) {
+	unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
+	unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
+	unsigned int oldval = apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
+	unsigned int newVal = oldval | (func << padBit);
+	apb_soc_padfun_set(padfunId, newVal);
+}
+
+static inline void apb_soc_pad_set_config(unsigned int pad, unsigned int cfg) {
+	unsigned int padcfgId = APB_SOC_PADCFG_NO(pad);
+	unsigned int padBit = APB_SOC_PADCFG_BIT(pad);
+	unsigned int oldval = apb_soc_padcfg_get(padcfgId) & ~(((1<<APB_SOC_PADCFG_SIZE)-1) << padBit);
+	unsigned int newVal = oldval | (cfg << padBit);
+	apb_soc_padcfg_set(padcfgId, newVal);
+}
+
+static inline unsigned int apb_soc_jtag_reg_read() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG);
+}
+
+static inline void apb_soc_jtag_reg_write(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG, value);
+}
+
+static inline unsigned int apb_soc_jtag_reg_ext(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_EXT_BIT, APB_SOC_JTAG_REG_EXT_WIDTH);
+}
+
+static inline unsigned int apb_soc_jtag_reg_loc(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_LOC_BIT, APB_SOC_JTAG_REG_LOC_WIDTH);
+}
+
+// Bit 0 for soc, bit 1 for cluster, bit 2 for periph. If bit set, this selects fll 1 otherwise fll 0
+static inline void apb_soc_fll_ctrl_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_FLL_CTRL_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_fll_ctrl_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_FLL_CTRL_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_set(int fll, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET + (fll<<2), value);
+}
+
+static inline unsigned int apb_soc_fll_clkdiv_get(int fll) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET + (fll<<2));
+}
+
+static inline void apb_soc_fll_clkdiv_soc_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_soc_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_SOC_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_cluster_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_CLUSTER_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_cluster_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_CLUSTER_OFFSET);
+}
+
+static inline void apb_soc_fll_clkdiv_periph_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_PERIPH_OFFSET, value);
+}
+
+static inline int apb_soc_fll_clkdiv_periph_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CLKDIV_PERIPH_OFFSET);
+}
+
+static inline int apb_soc_pads_config_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADS_CONFIG);
+}
+
+static inline int apb_soc_pads_config_bootself_get() {
+  return (apb_soc_pads_config_get() >> APB_SOC_PADS_CONFIG_BOOTSEL_BIT) & 1;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/arnold/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/arnold/pulp.h
new file mode 100644
index 0000000..b924dbc
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/arnold/pulp.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_ARNOLD_PULP_H__
+#define __HAL_CHIPS_ARNOLD_PULP_H__
+
+#include "hal/riscv/riscv_v5.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v2.h"
+#include "hal/udma/udma_v3.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "archi/stdout/stdout_v3.h"
+#include "hal/gpio/gpio_v3.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/bigpulp/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/bigpulp/pulp.h
new file mode 100644
index 0000000..d559a71
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/bigpulp/pulp.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_BIGPULP_PULP_H__
+#define __HAL_CHIPS_BIGPULP_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#if PULP_CHIP != CHIP_BIGPULP_STANDALONE
+#include "hal/mailbox/mailbox_v0.h"
+#include "hal/tryx/tryx_v1.h"
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/devchip/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/devchip/pulp.h
new file mode 100644
index 0000000..cda05c7
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/devchip/pulp.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __HAL_DEVCHIP_PULP_H__
+#define __HAL_DEVCHIP_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/maestro/pmu_v2.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v2.h"
+#include "hal/hwce/hwce_v5.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/fulmine/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/fulmine/pulp.h
new file mode 100644
index 0000000..49d601a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/fulmine/pulp.h
@@ -0,0 +1,28 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_FULMINE_PULP_H__
+#define __HAL_CHIPS_FULMINE_PULP_H__
+
+#include "hal/or1k/or1k_v5.h"
+#include "hal/dma/mchan_v5.h"
+#include "hal/eu/eu_v1.h"
+#include "hal/timer/timer_v1.h"
+#include "hal/icache/icache_ctrl_v1.h"
+#include "hal/udma/udma_v1.h"
+#include "hal/apb_soc/apb_soc_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap/apb_soc.h b/sw/pulp-sdk/hal/include/hal/chips/gap/apb_soc.h
new file mode 100644
index 0000000..2d63bb5
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap/apb_soc.h
@@ -0,0 +1,120 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_GAP_APB_SOC_H__
+#define __HAL_CHIPS_GAP_APB_SOC_H__
+
+#include "archi/pulp.h"
+
+#define APB_SOC_PADFUN_OFFSET(g)   (APB_SOC_SAFE_PADFUN0_OFFSET+(g)*4) //sets the mux for pins  g*16+0 (bits [1:0]) to g*16+15 (bits [31:30])
+#define APB_SOC_PADFUN_NO(pad)     ((pad) >> 4)
+#define APB_SOC_PADFUN_PAD(padfun) ((padfun)*16)
+#define APB_SOC_PADFUN_SIZE        2
+#define ARCHI_APB_SOC_PADFUN_NB          3
+#define APB_SOC_PADFUN_BIT(pad)    (((pad) & 0xF) << 1)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_SAFE_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+#define APB_SOC_PADCFG_NO(pad)     ((pad) >> 2)
+#define APB_SOC_PADCFG_PAD(padfun) ((padfun)*4)
+#define APB_SOC_PADCFG_SIZE        8
+#define APB_SOC_PADCFG_BIT(pad)    (((pad) & 0x3) << 3)
+
+#define APB_SOC_PADCFG_OFFSET(g)   (APB_SOC_SAFE_PADCFG0_OFFSET+(g)*4) //sets config for pin  g*4+0(bits [7:0]) to pin  g*4+3(bits [31:24])
+
+#define APB_SOC_INFO_CORES_OFFSET    (APB_SOC_INFO_OFFSET + 2)
+
+#define APB_SOC_STATUS_EOC_BIT  31
+
+#define APB_SOC_BYPASS_USER1_BIT       15
+#define APB_SOC_BYPASS_USER0_BIT       14
+
+static inline void apb_soc_status_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CORESTATUS_OFFSET, value | (1<<APB_SOC_STATUS_EOC_BIT));
+}
+
+static inline unsigned int apb_soc_nbCores() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_CORES_OFFSET);
+}
+
+static inline unsigned int apb_soc_nbClusters() {
+  return pulp_read16(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_INFO_OFFSET);
+}
+
+
+
+static inline unsigned int hal_apb_soc_padfun_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padfun_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
+}
+
+static inline unsigned int hal_apb_soc_padcfg_get(unsigned int id) {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id));
+}
+
+static inline void hal_apb_soc_padcfg_set(unsigned int id, unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADCFG_OFFSET(id), value);
+}
+
+
+static inline void hal_apb_soc_pad_set_function(unsigned int pad, unsigned int func) {
+  unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
+  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
+  unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
+  unsigned int newVal = oldval | (func << padBit);
+  hal_apb_soc_padfun_set(padfunId, newVal);
+}
+
+static inline void hal_apb_soc_pad_set_config(unsigned int pad, unsigned int cfg) {
+  unsigned int padcfgId = APB_SOC_PADCFG_NO(pad);
+  unsigned int padBit = APB_SOC_PADCFG_BIT(pad);
+  unsigned int oldval = hal_apb_soc_padcfg_get(padcfgId) & ~(((1<<APB_SOC_PADCFG_SIZE)-1) << padBit);
+  unsigned int newVal = oldval | (cfg << padBit);
+  hal_apb_soc_padcfg_set(padcfgId, newVal);
+}
+
+
+
+
+static inline unsigned int apb_soc_jtag_reg_read() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
+}
+
+static inline void apb_soc_jtag_reg_write(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_jtag_reg_ext(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAGREG_EXT_SYNC_BIT, APB_SOC_JTAGREG_EXT_SYNC_WIDTH + APB_SOC_JTAGREG_EXT_BT_MD_WIDTH);
+}
+
+static inline unsigned int apb_soc_jtag_reg_loc(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAGREG_INT_SYNC_BIT, APB_SOC_JTAGREG_INT_SYNC_WIDTH + APB_SOC_JTAGREG_INT_BT_MD_WIDTH);
+}
+
+static inline void apb_soc_padsleep_set(unsigned int value)
+{
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_SAFE_PADSLEEP_OFFSET, value);  
+}
+
+static inline unsigned int apb_soc_sleep_control_get()
+{
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_SAFE_PMU_SLEEPCTRL_OFFSET);  
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap/efuse.h b/sw/pulp-sdk/hal/include/hal/chips/gap/efuse.h
new file mode 100644
index 0000000..3283243
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap/efuse.h
@@ -0,0 +1,492 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GAP_EFUSE_H__
+#define __HAL_GAP_EFUSE_H__
+
+#include "hal/pulp.h"
+
+#if PULP_CHIP == CHIP_GAP
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_OTHER     0
+#define PLP_EFUSE_BOOT_SPIS_ALT2 1
+#define PLP_EFUSE_BOOT_JTAG      2
+#define PLP_EFUSE_BOOT_SPIS_DFLT 3
+#define PLP_EFUSE_BOOT_PRELOAD   4
+#define PLP_EFUSE_BOOT_HYPER     5
+#define PLP_EFUSE_BOOT_SPIM      6
+#define PLP_EFUSE_BOOT_SPIM_QPI  7 
+
+
+#define GAP_EFUSE_INFO_REG          0
+#define GAP_EFUSE_INFO2_REG         1
+#define GAP_EFUSE_AES_KEY_FIRST_REG 2
+#define GAP_EFUSE_AES_KEY_NB_REGS   16
+#define GAP_EFUSE_AES_IV_FIRST_REG  18
+#define GAP_EFUSE_AES_IV_NB_REGS    8
+
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB     26
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB     27
+
+#define GAP_EFUSE_WAIT_XTAL_MIN_REG        28
+#define GAP_EFUSE_WAIT_XTAL_MAX_REG        29
+
+#define GAP_EFUSE_HYPER_RDS_DELAY          30 /* Eric: added a new efuse location for the hyper rds delay, one byte is enough */
+
+#define GAP_EFUSE_FLL_FREQ                 31
+#define GAP_EFUSE_FLL_TOLERANCE            32
+#define GAP_EFUSE_FLL_ASSERT_CYCLES        33
+
+#define GAP_EFUSE_PERIPH_DIV               34
+
+#define GAP_EFUSE_INFO_PLT_BIT    0
+#define GAP_EFUSE_INFO_PLT_WIDTH  3
+
+#define GAP_EFUSE_INFO_BOOT_BIT    3
+#define GAP_EFUSE_INFO_BOOT_WIDTH  3
+
+#define GAP_EFUSE_INFO_ENCRYPTED_BIT     6
+#define GAP_EFUSE_INFO_ENCRYPTED_WIDTH   1
+
+#define GAP_EFUSE_INFO_WAIT_XTAL_BIT     7
+#define GAP_EFUSE_INFO_WAIT_XTAL_WIDTH   1
+
+#define GAP_EFUSE_INFO2_FLL_FREQ_SET_BIT    0
+#define GAP_EFUSE_INFO2_FLL_FREQ_SET_WIDTH  1
+
+#define GAP_EFUSE_INFO2_FLL_CONF_BIT    1
+#define GAP_EFUSE_INFO2_FLL_CONF_WIDTH  1
+
+#define GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_BIT    2
+#define GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_WIDTH  1
+
+#define GAP_EFUSE_INFO2_SPIM_CLKDIV_BIT    3
+#define GAP_EFUSE_INFO2_SPIM_CLKDIV_WIDTH  2
+
+static inline unsigned int plp_efuse_info_get() {
+  return plp_efuse_readByte(GAP_EFUSE_INFO_REG);
+}
+
+static inline unsigned int plp_efuse_info2_get() {
+  return plp_efuse_readByte(GAP_EFUSE_INFO2_REG);
+}
+
+static inline unsigned int plp_efuse_platform_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_PLT_BIT, GAP_EFUSE_INFO_PLT_WIDTH);
+}
+
+static inline unsigned int plp_efuse_bootmode_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_BOOT_BIT, GAP_EFUSE_INFO_BOOT_WIDTH);
+}
+
+static inline unsigned int plp_efuse_encrypted_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_ENCRYPTED_BIT, GAP_EFUSE_INFO_ENCRYPTED_WIDTH);
+}
+
+static inline unsigned int plp_efuse_aesKey_get(int word) {
+  return plp_efuse_readByte(GAP_EFUSE_AES_KEY_FIRST_REG + word);
+}
+
+static inline unsigned int plp_efuse_aesIv_get(int word) {
+  return plp_efuse_readByte(GAP_EFUSE_AES_IV_FIRST_REG + word);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_WAIT_XTAL_BIT, GAP_EFUSE_INFO_WAIT_XTAL_WIDTH);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_delta_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB) | (plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB) << 8);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_min_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_MIN_REG);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_max_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_MAX_REG);
+}
+
+static inline unsigned int plp_efuse_hyper_rds_delay_get() {  /* Eric: added new function to read hyper rds delay */
+  return plp_efuse_readByte(GAP_EFUSE_HYPER_RDS_DELAY);
+}
+
+static inline unsigned int plp_efuse_fll_set_freq_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_FREQ_SET_BIT, GAP_EFUSE_INFO2_FLL_FREQ_SET_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_conf_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_CONF_BIT, GAP_EFUSE_INFO2_FLL_CONF_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_bypass_lock_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_BIT, GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_WIDTH);
+}
+
+static inline unsigned int plp_efuse_spim_clkdiv_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_SPIM_CLKDIV_BIT, GAP_EFUSE_INFO2_SPIM_CLKDIV_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_freq_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_FREQ);
+}
+
+static inline unsigned int plp_efuse_fll_tolerance_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_TOLERANCE);
+}
+
+static inline unsigned int plp_efuse_fll_assert_cycles_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_ASSERT_CYCLES);
+}
+
+#elif PULP_CHIP == CHIP_GAP_REV1
+
+typedef struct {
+  union {
+    struct {
+      unsigned int platform:3;
+      unsigned int bootmode:3;
+      unsigned int encrypted:1;
+      unsigned int wait_xtal:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info;
+  union {
+    struct {
+      unsigned int fll_freq_set:1;
+      unsigned int fll_conf:1;
+      unsigned int fll_bypass_lock:1;
+      unsigned int spim_clkdiv:2;
+      unsigned int jtag_spis_lock:1;
+      unsigned int ref_clk_wait:1;
+      unsigned int pad_config:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info2;
+  uint8_t Key[4][4];
+  uint8_t IV[2][4];
+  uint16_t wait_xtal_delta;
+  uint8_t wait_xtal_min;
+  uint8_t wait_xtal_max;
+  uint8_t hyper_rds_delay;
+  uint8_t fll_freq;
+  uint8_t fll_lock_tolerance;
+  uint8_t fll_assert_cycles;
+  uint8_t periph_div;
+  uint16_t ref_clk_wait_cycles;
+  union {
+    struct {
+      unsigned int flash_type:1;
+      unsigned int set_clkdiv:1;
+      unsigned int flash_reset:1;
+      unsigned int flash_wait:1;
+      unsigned int flash_wakeup:1;
+      unsigned int flash_init:1;
+      unsigned int flash_reset_wait:1;
+      unsigned int ref_clk_wait_deep_sleep:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info3;
+  union {
+    struct {
+      unsigned int flash_cmd:1;
+      unsigned int flash_cmd_ds:1;
+      unsigned int flash_cmd2:1;
+      unsigned int flash_cmd2_ds:1;
+      unsigned int flash_cmd3:1;
+      unsigned int flash_cmd3_ds:1;
+      unsigned int flash_cmd4:1;
+      unsigned int flash_cmd4_ds:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info4;
+  union {
+    struct {
+      unsigned int flash_cs:1;
+      unsigned int flash_itf:2;
+      unsigned int flash_pad:2;
+      unsigned int hyperchip_size:1;
+      unsigned int hyper_delay:1;
+      unsigned int hyper_latency:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info5;
+  union {
+    struct {
+      unsigned int i2c_loader:1;
+      unsigned int i2c_itf:1;
+      unsigned int i2c_pad_config:2;
+      unsigned int signature:1;
+      unsigned int flash_id:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info6;
+  uint8_t flash_cmd;
+  uint8_t flash_cmd2;
+  uint8_t flash_cmd3;
+  uint8_t flash_cmd4;
+  uint8_t flash_wait;
+  uint8_t hyperchip_size;
+  uint16_t i2c_div;
+  uint8_t i2c_cs;
+  uint8_t flash_reset_wait;
+  uint8_t hyper_latency;
+  uint16_t ref_clk_wait_cycles_deep_sleep;
+  uint16_t flash_id;
+  uint8_t padding[8];
+} __attribute__((packed)) efuse_t;
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_JTAG      0
+#define PLP_EFUSE_BOOT_STOP      1
+#define PLP_EFUSE_BOOT_FLASH     2
+#define PLP_EFUSE_BOOT_SPIS      3
+#define PLP_EFUSE_BOOT_WAIT      4
+#define PLP_EFUSE_BOOT_WAIT_END  5
+
+
+#define GAP_EFUSE_INFO_REG                           0
+#define GAP_EFUSE_INFO2_REG                          1
+#define GAP_EFUSE_AES_KEY_FIRST_REG                  2
+#define GAP_EFUSE_AES_KEY_NB_REGS                    16
+#define GAP_EFUSE_AES_IV_FIRST_REG                   18
+#define GAP_EFUSE_AES_IV_NB_REGS                     8
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB            26
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB            27
+#define GAP_EFUSE_WAIT_XTAL_MIN_REG                  28
+#define GAP_EFUSE_WAIT_XTAL_MAX_REG                  29
+#define GAP_EFUSE_HYPER_RDS_DELAY                    30
+#define GAP_EFUSE_FLL_FREQ                           31
+#define GAP_EFUSE_FLL_TOLERANCE                      32
+#define GAP_EFUSE_FLL_ASSERT_CYCLES                  33
+#define GAP_EFUSE_PERIPH_DIV                         34
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_LSB            35
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_MSB            36
+#define GAP_EFUSE_INFO3_REG                          37
+#define GAP_EFUSE_INFO4_REG                          38
+#define GAP_EFUSE_INFO5_REG                          39
+#define GAP_EFUSE_INFO6_REG                          40
+#define GAP_EFUSE_FLASH_CMD                          41
+#define GAP_EFUSE_FLASH_CMD2                         42
+#define GAP_EFUSE_FLASH_CMD3                         43
+#define GAP_EFUSE_FLASH_CMD4                         44
+#define GAP_EFUSE_FLASH_WAIT                         45
+#define GAP_EFUSE_HYPERCHIP_SIZE                     46
+#define GAP_EFUSE_I2C_DIV_LSB                        47
+#define GAP_EFUSE_I2C_DIV_MSB                        48
+#define GAP_EFUSE_I2C_CS                             49
+#define GAP_EFUSE_FLASH_RESET_WAIT                   50
+#define GAP_EFUSE_HYPER_LATENCY                      51
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_LSB 52
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_MSB 53
+#define GAP_EFUSE_FLASH_ID_LSB                       54
+#define GAP_EFUSE_FLASH_ID_MSB                       55
+
+static inline unsigned int plp_efuse_readShort(int lsb, int msb) {
+  return plp_efuse_readByte(lsb) | (plp_efuse_readByte(msb) << 8);
+}
+
+#else
+
+typedef struct {
+  union {
+    struct {
+      unsigned int platform:3;
+      unsigned int bootmode:3;
+      unsigned int encrypted:1;
+      unsigned int wait_xtal:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info;
+  union {
+    struct {
+      unsigned int fll_freq_set:1;
+      unsigned int fll_conf:1;
+      unsigned int fll_bypass_lock:1;
+      unsigned int spim_clkdiv:2;
+      unsigned int jtag_spis_lock:1;
+      unsigned int ref_clk_wait:1;
+      unsigned int pad_config:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info2;
+  uint8_t Key[4][4];
+  uint8_t IV[2][4];
+  uint16_t wait_xtal_delta;
+  uint16_t wait_xtal_min;
+  uint16_t wait_xtal_max;
+  uint8_t hyper_rds_delay;
+  uint8_t padding0;
+  uint8_t periph_div;
+  uint16_t ref_clk_wait_cycles;
+  union {
+    struct {
+      unsigned int flash_type:1;
+      unsigned int set_clkdiv:1;
+      unsigned int flash_reset:1;
+      unsigned int flash_wait:1;
+      unsigned int flash_wakeup:1;
+      unsigned int flash_init:1;
+      unsigned int flash_reset_wait:1;
+      unsigned int ref_clk_wait_deep_sleep:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info3;
+  union {
+    struct {
+      unsigned int flash_cmd:1;
+      unsigned int flash_cmd_ds:1;
+      unsigned int flash_cmd2:1;
+      unsigned int flash_cmd2_ds:1;
+      unsigned int flash_cmd3:1;
+      unsigned int flash_cmd3_ds:1;
+      unsigned int flash_cmd4:1;
+      unsigned int flash_cmd4_ds:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info4;
+  union {
+    struct {
+      unsigned int flash_cs:1;
+      unsigned int flash_itf:2;
+      unsigned int flash_pad:2;
+      unsigned int hyperchip_size:1;
+      unsigned int hyper_delay:1;
+      unsigned int hyper_latency:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info5;
+  union {
+    struct {
+      unsigned int i2c_loader:1;
+      unsigned int i2c_itf:1;
+      unsigned int i2c_pad_config:2;
+      unsigned int signature:1;
+      unsigned int flash_id:1;
+      unsigned int no_init_pads_after_wakeup:1;
+      unsigned int set_burst_size:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info6;
+  uint8_t flash_cmd;
+  uint8_t flash_cmd2;
+  uint8_t flash_cmd3;
+  uint8_t flash_cmd4;
+  uint8_t flash_wait;
+  uint8_t hyperchip_size;
+  uint16_t i2c_div;
+  uint8_t i2c_cs;
+  uint8_t flash_reset_wait;
+  uint8_t hyper_latency;
+  uint16_t ref_clk_wait_cycles_deep_sleep;
+  uint16_t flash_id;
+  uint8_t padding1;
+  uint8_t fll_freq;
+  uint8_t fll_lock_tolerance;
+  uint8_t fll_assert_cycles;
+  union {
+    struct {
+      unsigned int no_udma_memcpy:1;
+      unsigned int mode_gpio:1;
+      unsigned int partial_init_pads_after_wakeup:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info7;
+  uint16_t burst_size;
+  uint8_t mode_gpio;
+  uint8_t mode_pad;
+  uint8_t padding[3];
+} __attribute__((packed)) efuse_t;
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_JTAG      0
+#define PLP_EFUSE_BOOT_STOP      1
+#define PLP_EFUSE_BOOT_FLASH     2
+#define PLP_EFUSE_BOOT_SPIS      3
+#define PLP_EFUSE_BOOT_WAIT      4
+#define PLP_EFUSE_BOOT_WAIT_END  5
+
+
+#define GAP_EFUSE_INFO_REG                           0
+#define GAP_EFUSE_INFO2_REG                          1
+#define GAP_EFUSE_AES_KEY_FIRST_REG                  2
+#define GAP_EFUSE_AES_KEY_NB_REGS                    16
+#define GAP_EFUSE_AES_IV_FIRST_REG                   18
+#define GAP_EFUSE_AES_IV_NB_REGS                     8
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB            26
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB            27
+#define GAP_EFUSE_WAIT_XTAL_MIN_REG_LSB              28
+#define GAP_EFUSE_WAIT_XTAL_MIN_REG_MSB              29
+#define GAP_EFUSE_WAIT_XTAL_MAX_REG_LSB              30
+#define GAP_EFUSE_WAIT_XTAL_MAX_REG_MSB              31
+#define GAP_EFUSE_HYPER_RDS_DELAY                    32
+#define GAP_EFUSE_PERIPH_DIV                         34
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_LSB            35
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_MSB            36
+#define GAP_EFUSE_INFO3_REG                          37
+#define GAP_EFUSE_INFO4_REG                          38
+#define GAP_EFUSE_INFO5_REG                          39
+#define GAP_EFUSE_INFO6_REG                          40
+#define GAP_EFUSE_FLASH_CMD                          41
+#define GAP_EFUSE_FLASH_CMD2                         42
+#define GAP_EFUSE_FLASH_CMD3                         43
+#define GAP_EFUSE_FLASH_CMD4                         44
+#define GAP_EFUSE_FLASH_WAIT                         45
+#define GAP_EFUSE_HYPERCHIP_SIZE                     46
+#define GAP_EFUSE_I2C_DIV_LSB                        47
+#define GAP_EFUSE_I2C_DIV_MSB                        48
+#define GAP_EFUSE_I2C_CS                             49
+#define GAP_EFUSE_FLASH_RESET_WAIT                   50
+#define GAP_EFUSE_HYPER_LATENCY                      51
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_LSB 52
+#define GAP_EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_MSB 53
+#define GAP_EFUSE_FLASH_ID_LSB                       54
+#define GAP_EFUSE_FLASH_ID_MSB                       55
+#define GAP_EFUSE_FLL_FREQ                           57
+#define GAP_EFUSE_FLL_TOLERANCE                      58
+#define GAP_EFUSE_FLL_ASSERT_CYCLES                  59
+#define GAP_EFUSE_INFO7_REG                          60
+#define GAP_EFUSE_BURST_SIZE_LSB                     61
+#define GAP_EFUSE_BURST_SIZE_MSB                     62
+#define GAP_EFUSE_MODE_GPIO                          63
+#define GAP_EFUSE_MODE_PAD                           64
+
+static inline unsigned int plp_efuse_readShort(int lsb, int msb) {
+  return plp_efuse_readByte(lsb) | (plp_efuse_readByte(msb) << 8);
+}
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/gap/pulp.h
new file mode 100644
index 0000000..2e6bec0
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap/pulp.h
@@ -0,0 +1,47 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_GAP_PULP_H__
+#define __HAL_CHIPS_GAP_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/chips/gap/apb_soc.h"
+#include "hal/maestro/pmu_v1.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/efuse/efuse_v1.h"
+#include "hal/chips/gap/efuse.h"
+#include "hal/hwce/hwce_v4.h"
+#include "hal/vendors/dolphin/rtc.h"
+#include "hal/pwm/pwm_v1.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/hyper/udma_hyper_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/tcdm/udma_tcdm_v1.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap8 b/sw/pulp-sdk/hal/include/hal/chips/gap8
new file mode 120000
index 0000000..e195f60
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap8
@@ -0,0 +1 @@
+gap
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap9/efuse.h b/sw/pulp-sdk/hal/include/hal/chips/gap9/efuse.h
new file mode 100644
index 0000000..dc93aa0
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap9/efuse.h
@@ -0,0 +1,178 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_VEGA_EFUSE_H__
+#define __HAL_VEGA_EFUSE_H__
+
+#include "hal/pulp.h"
+
+typedef struct {
+  union {
+    struct {
+      unsigned int platform:3;
+      unsigned int bootmode:8;
+      unsigned int encrypted:1;
+      unsigned int wait_xtal:1;
+      unsigned int icache_enabled:1;
+    } __attribute__((packed));
+    uint32_t raw;
+  } info;
+  union {
+    struct {
+      unsigned int fll_freq_set:1;
+      unsigned int fll_conf:1;
+      unsigned int fll_lock:1;
+      unsigned int clkdiv:2;
+      unsigned int jtag_spis_lock:1;
+      unsigned int ref_clk_wait:1;
+      unsigned int pad_config:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info2;
+  uint8_t Key[4][4];
+  uint8_t IV[2][4];
+  uint16_t wait_xtal_delta;
+  uint8_t wait_xtal_min;
+  uint8_t wait_xtal_max;
+  uint8_t hyper_rds_delay;
+  uint8_t fll_freq;
+  uint8_t fll_lock_tolerance;
+  uint8_t fll_assert_cycles;
+  uint8_t periph_div;
+  uint16_t ref_clk_wait_cycles;
+  union {
+    struct {
+      unsigned int flash_type:2;
+      unsigned int flash_reset:1;
+      unsigned int flash_wait:1;
+      unsigned int flash_wakeup:1;
+      unsigned int flash_init:1;
+      unsigned int flash_reset_wait:1;
+      unsigned int ref_clk_wait_deep_sleep:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info3;
+  union {
+    struct {
+      unsigned int flash_cmd:1;
+      unsigned int flash_cmd_ds:1;
+      unsigned int flash_cmd2:1;
+      unsigned int flash_cmd2_ds:1;
+      unsigned int flash_cmd3:1;
+      unsigned int flash_cmd3_ds:1;
+      unsigned int flash_cmd4:1;
+      unsigned int flash_cmd4_ds:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info4;
+  union {
+    struct {
+      unsigned int flash_cs:1;
+      unsigned int flash_itf:2;
+      unsigned int flash_pad:2;
+      unsigned int hyperchip_size:1;
+      unsigned int hyper_delay:1;
+      unsigned int hyper_latency:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info5;
+  union {
+    struct {
+      unsigned int i2c_loader:1;
+      unsigned int i2c_itf:1;
+      unsigned int i2c_pad_config:2;
+      unsigned int signature:1;
+      unsigned int flash_id:1;
+      unsigned int mram_trim:1;
+      unsigned int set_clkdiv:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info6;
+  uint8_t flash_cmd;
+  uint8_t flash_cmd2;
+  uint8_t flash_cmd3;
+  uint8_t flash_cmd4;
+  uint8_t flash_wait;
+  uint32_t hyperchip_size;
+  uint16_t i2c_div;
+  uint8_t i2c_cs;
+  uint8_t flash_reset_wait;
+  uint8_t hyper_latency;
+  uint16_t ref_clk_wait_cycles_deep_sleep;
+  uint16_t flash_id;
+  uint16_t mram_trim_size;
+  uint8_t padding[8];
+} __attribute__((packed)) efuse_t;
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_JTAG      0
+#define PLP_EFUSE_BOOT_STOP      1
+#define PLP_EFUSE_BOOT_FLASH     2
+#define PLP_EFUSE_BOOT_WAIT      4
+#define PLP_EFUSE_BOOT_WAIT_END  5
+
+
+#define EFUSE_INFO_REG                           0
+#define EFUSE_INFO2_REG                          1
+#define EFUSE_AES_KEY_FIRST_REG                  2
+#define EFUSE_AES_KEY_NB_REGS                    16
+#define EFUSE_AES_IV_FIRST_REG                   18
+#define EFUSE_AES_IV_NB_REGS                     8
+#define EFUSE_WAIT_XTAL_DELTA_REG_LSB            26
+#define EFUSE_WAIT_XTAL_DELTA_REG_MSB            27
+#define EFUSE_WAIT_XTAL_MIN_REG                  28
+#define EFUSE_WAIT_XTAL_MAX_REG                  29
+#define EFUSE_HYPER_RDS_DELAY                    30
+#define EFUSE_FLL_FREQ                           31
+#define EFUSE_FLL_TOLERANCE                      32
+#define EFUSE_FLL_ASSERT_CYCLES                  33
+#define EFUSE_PERIPH_DIV                         34
+#define EFUSE_REF_CLK_WAIT_CYCLES_LSB            35
+#define EFUSE_REF_CLK_WAIT_CYCLES_MSB            36
+#define EFUSE_INFO3_REG                          37
+#define EFUSE_INFO4_REG                          38
+#define EFUSE_INFO5_REG                          39
+#define EFUSE_INFO6_REG                          40
+#define EFUSE_FLASH_CMD                          41
+#define EFUSE_FLASH_CMD2                         42
+#define EFUSE_FLASH_CMD3                         43
+#define EFUSE_FLASH_CMD4                         44
+#define EFUSE_FLASH_WAIT                         45
+#define EFUSE_HYPERCHIP_SIZE                     46
+#define EFUSE_I2C_DIV_LSB                        47
+#define EFUSE_I2C_DIV_MSB                        48
+#define EFUSE_I2C_CS                             49
+#define EFUSE_FLASH_RESET_WAIT                   50
+#define EFUSE_HYPER_LATENCY                      51
+#define EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_LSB 52
+#define EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_MSB 53
+#define EFUSE_FLASH_ID_LSB                       54
+#define EFUSE_FLASH_ID_MSB                       55
+#define EFUSE_MRAM_TRIM_SIZE                     56
+#define EFUSE_MRAM_TRIM_START                    57
+// DONT PUT ANYTHING AFTER THIS EFUSE AS IT IS A VARIABLE SIZE ARRAY
+
+static inline unsigned int plp_efuse_readShort(int lsb, int msb) {
+  return plp_efuse_readByte(lsb) | (plp_efuse_readByte(msb) << 8);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap9/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/gap9/pulp.h
new file mode 100644
index 0000000..7c388b4
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap9/pulp.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __HAL_GAP9_PULP_H__
+#define __HAL_GAP9_PULP_H__
+
+#include "hal/riscv/riscv_v5.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v7.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v2.h"
+#include "hal/udma/udma_v3.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/maestro/pmu_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v3.h"
+#include "hal/hwce/hwce_v5.h"
+#include "hal/pwm/pwm_v1.h"
+#include "hal/efuse/efuse_v1.h"
+#include "hal/chips/gap9/efuse.h"
+
+#include "hal/vendors/iid/quiddikey_v1.h"
+#include "hal/vendors/lnt/csi2_v1.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/csi2/udma_csi2_v1.h"
+#include "hal/udma/hyper/udma_hyper_v2.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+#include "hal/vendors/dolphin/rtc.h"
+
+#include "hal/chips/gap9/efuse.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/efuse.h b/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/efuse.h
new file mode 100644
index 0000000..438b499
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/efuse.h
@@ -0,0 +1,160 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GAP_EFUSE_H__
+#define __HAL_GAP_EFUSE_H__
+
+#include "hal/pulp.h"
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_OTHER     0
+#define PLP_EFUSE_BOOT_SPIS_ALT2 1
+#define PLP_EFUSE_BOOT_JTAG      2
+#define PLP_EFUSE_BOOT_SPIS_DFLT 3
+#define PLP_EFUSE_BOOT_PRELOAD   4
+#define PLP_EFUSE_BOOT_HYPER     5
+#define PLP_EFUSE_BOOT_SPIM      6
+#define PLP_EFUSE_BOOT_SPIM_QPI  7 
+
+
+#define GAP_EFUSE_INFO_REG          0
+#define GAP_EFUSE_INFO2_REG         1
+#define GAP_EFUSE_AES_KEY_FIRST_REG 2
+#define GAP_EFUSE_AES_KEY_NB_REGS   16
+#define GAP_EFUSE_AES_IV_FIRST_REG  18
+#define GAP_EFUSE_AES_IV_NB_REGS    8
+
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB     26
+#define GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB     27
+
+#define GAP_EFUSE_WAIT_XTAL_MIN_REG        28
+#define GAP_EFUSE_WAIT_XTAL_MAX_REG        29
+
+#define GAP_EFUSE_HYPER_RDS_DELAY          30	/* Eric: added a new efuse location for the hyper rds delay, one byte is enough */
+
+#define GAP_EFUSE_FLL_FREQ                 31
+#define GAP_EFUSE_FLL_TOLERANCE            32
+#define GAP_EFUSE_FLL_ASSERT_CYCLES        33
+
+#define GAP_EFUSE_PERIPH_DIV               34
+
+#define GAP_EFUSE_INFO_PLT_BIT    0
+#define GAP_EFUSE_INFO_PLT_WIDTH  3
+
+#define GAP_EFUSE_INFO_BOOT_BIT    3
+#define GAP_EFUSE_INFO_BOOT_WIDTH  3
+
+#define GAP_EFUSE_INFO_ENCRYPTED_BIT     6
+#define GAP_EFUSE_INFO_ENCRYPTED_WIDTH   1
+
+#define GAP_EFUSE_INFO_WAIT_XTAL_BIT     7
+#define GAP_EFUSE_INFO_WAIT_XTAL_WIDTH   1
+
+#define GAP_EFUSE_INFO2_FLL_FREQ_SET_BIT    0
+#define GAP_EFUSE_INFO2_FLL_FREQ_SET_WIDTH  1
+
+#define GAP_EFUSE_INFO2_FLL_CONF_BIT    1
+#define GAP_EFUSE_INFO2_FLL_CONF_WIDTH  1
+
+#define GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_BIT    2
+#define GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_WIDTH  1
+
+#define GAP_EFUSE_INFO2_SPIM_CLKDIV_BIT    3
+#define GAP_EFUSE_INFO2_SPIM_CLKDIV_WIDTH  2
+
+static inline unsigned int plp_efuse_info_get() {
+  return plp_efuse_readByte(GAP_EFUSE_INFO_REG);
+}
+
+static inline unsigned int plp_efuse_info2_get() {
+  return plp_efuse_readByte(GAP_EFUSE_INFO2_REG);
+}
+
+static inline unsigned int plp_efuse_platform_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_PLT_BIT, GAP_EFUSE_INFO_PLT_WIDTH);
+}
+
+static inline unsigned int plp_efuse_bootmode_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_BOOT_BIT, GAP_EFUSE_INFO_BOOT_WIDTH);
+}
+
+static inline unsigned int plp_efuse_encrypted_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_ENCRYPTED_BIT, GAP_EFUSE_INFO_ENCRYPTED_WIDTH);
+}
+
+static inline unsigned int plp_efuse_aesKey_get(int word) {
+  return plp_efuse_readByte(GAP_EFUSE_AES_KEY_FIRST_REG + word);
+}
+
+static inline unsigned int plp_efuse_aesIv_get(int word) {
+  return plp_efuse_readByte(GAP_EFUSE_AES_IV_FIRST_REG + word);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO_WAIT_XTAL_BIT, GAP_EFUSE_INFO_WAIT_XTAL_WIDTH);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_delta_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_DELTA_REG_LSB) | (plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_DELTA_REG_MSB) << 8);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_min_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_MIN_REG);
+}
+
+static inline unsigned int plp_efuse_wait_xtal_max_get() {
+  return plp_efuse_readByte(GAP_EFUSE_WAIT_XTAL_MAX_REG);
+}
+
+static inline unsigned int plp_efuse_hyper_rds_delay_get() {	/* Eric: added new function to read hyper rds delay */
+  return plp_efuse_readByte(GAP_EFUSE_HYPER_RDS_DELAY);
+}
+
+static inline unsigned int plp_efuse_fll_set_freq_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_FREQ_SET_BIT, GAP_EFUSE_INFO2_FLL_FREQ_SET_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_conf_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_CONF_BIT, GAP_EFUSE_INFO2_FLL_CONF_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_bypass_lock_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_BIT, GAP_EFUSE_INFO2_FLL_BYPASS_LOCK_WIDTH);
+}
+
+static inline unsigned int plp_efuse_spim_clkdiv_get(unsigned int infoValue) {
+  return ARCHI_REG_FIELD_GET(infoValue, GAP_EFUSE_INFO2_SPIM_CLKDIV_BIT, GAP_EFUSE_INFO2_SPIM_CLKDIV_WIDTH);
+}
+
+static inline unsigned int plp_efuse_fll_freq_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_FREQ);
+}
+
+static inline unsigned int plp_efuse_fll_tolerance_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_TOLERANCE);
+}
+
+static inline unsigned int plp_efuse_fll_assert_cycles_get() {
+  return plp_efuse_readByte(GAP_EFUSE_FLL_ASSERT_CYCLES);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/pulp.h
new file mode 100644
index 0000000..73048f6
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/gap_rev1/pulp.h
@@ -0,0 +1,46 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_GAP_REV1_PULP_H__
+#define __HAL_CHIPS_GAP_REV1_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v2.h"
+#include "hal/maestro/pmu_v1.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/efuse/efuse_v1.h"
+#include "hal/chips/gap_rev1/efuse.h"
+#include "hal/hwce/hwce_v4.h"
+#include "hal/vendors/dolphin/rtc.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/hyper/udma_hyper_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/tcdm/udma_tcdm_v1.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/honey/fll.h b/sw/pulp-sdk/hal/include/hal/chips/honey/fll.h
new file mode 100644
index 0000000..e6ee406
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/honey/fll.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_HONEY_FLL_H__
+#define __HAL_CHIPS_HONEY_FLL_H__
+
+#include "archi/fll/fll_v0.h"
+
+#define CLK_REG_DIV0 (ARCHI_APB_SOC_CTRL_ADDR + 0x08)
+#define CLK_REG_DIV1 (ARCHI_APB_SOC_CTRL_ADDR + 0x0C)
+#define CLK_REG_DIV2 (ARCHI_APB_SOC_CTRL_ADDR + 0x4C)
+
+// FREQUENCY IN MHz
+static inline int fll_set_soc_frequency(int frequency) {
+  int multfact = frequency / 32768;
+
+  *(volatile int*)SOC_FLL_CONFIG_REG_1 = ((frequency*0x170/10) << 16) | (multfact & 0xFFFF);
+
+  return multfact * 32768;
+}
+
+static inline void fll_wait_lock(void) {
+  while(*((volatile int*)SOC_FLL_LOCK_REG) == 0);
+}
+
+// This setup the divider between the the soc clock (which can come either from fll or external input clock)
+// and the output clock delivered on a pad
+static inline void out_clk_div(int divider) {
+  *(volatile int*)CLK_REG_DIV2 = divider;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/honey/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/honey/pulp.h
new file mode 100644
index 0000000..b0e38d2
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/honey/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_HONEY_PULP_H__
+#define __HAL_CHIPS_HONEY_PULP_H__
+
+#include "hal/riscv/riscv_v3.h"
+#include "hal/dma/mchan_v4.h"
+#include "hal/eu/eu_v1.h"
+#include "hal/timer/timer_v1.h"
+#include "hal/apb_soc/apb_soc_v1.h"
+#include "hal/icache/icache_ctrl_v1.h"
+#include "hal/chips/honey/fll.h"
+#include "hal/periph/spi_v1.h"
+#include "hal/gpio/gpio_v0.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/multino/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/multino/pulp.h
new file mode 100644
index 0000000..768e3cc
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/multino/pulp.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_MULTINO_PULP_H__
+#define __HAL_CHIPS_MULTINO_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/gpio/gpio_v2.h"
+#include "hal/periph/spi_v1.h"
+#include "hal/rom/rom_v2.h"
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/neuraghe/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/neuraghe/pulp.h
new file mode 100644
index 0000000..47bab93
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/neuraghe/pulp.h
@@ -0,0 +1,25 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_NEURAGHE_PULP_H__
+#define __HAL_CHIPS_NEURAGHE_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/timer/timer_v2.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/oprecompkw/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/oprecompkw/pulp.h
new file mode 100644
index 0000000..ff10ce2
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/oprecompkw/pulp.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_OPRECOMPKW_PULP_H__
+#define __HAL_CHIPS_OPRECOMPKW_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/pulp/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/pulp/pulp.h
new file mode 100644
index 0000000..3560030
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/pulp/pulp.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_PULP_PULP_H__
+#define __HAL_CHIPS_PULP_PULP_H__
+
+#include "hal/riscv/riscv_v5.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v7.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v3.h"
+#include "hal/rom/rom_v2.h"
+
+#include "hal/udma/udma_v3.h"
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/pulp_v1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/pulp_v1/pulp.h
new file mode 100644
index 0000000..b181d66
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/pulp_v1/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_PULP_V1_PULP_H__
+#define __HAL_CHIPS_PULP_V1_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v2.h"
+#include "hal/rom/rom_v2.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/pulpissimo/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/pulpissimo/pulp.h
new file mode 100644
index 0000000..8d10be9
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/pulpissimo/pulp.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_PULPISSIMO_PULP_H__
+#define __HAL_CHIPS_PULPISSIMO_PULP_H__
+
+#include "hal/riscv/riscv_v5.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/fll/fll_v1.h"
+#include "archi/stdout/stdout_v3.h"
+#include "hal/gpio/gpio_v3.h"
+#include "hal/rom/rom_v2.h"
+
+#include "hal/udma/udma_v3.h"
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/pulpissimo_v1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/pulpissimo_v1/pulp.h
new file mode 100644
index 0000000..4f3bcd5
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/pulpissimo_v1/pulp.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_PULPISSIMO_V1_PULP_H__
+#define __HAL_CHIPS_PULPISSIMO_V1_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/fll/fll_v1.h"
+#include "archi/stdout/stdout_v3.h"
+#include "hal/gpio/gpio_v2.h"
+#include "hal/rom/rom_v2.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/quentin/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/quentin/pulp.h
new file mode 100644
index 0000000..0333c31
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/quentin/pulp.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_QUENTIN_PULP_H__
+#define __HAL_CHIPS_QUENTIN_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/apb_soc/apb_soc_v4.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/xne/xne_v1.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v2.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/apb_soc.h b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/apb_soc.h
new file mode 100644
index 0000000..e08f1aa
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/apb_soc.h
@@ -0,0 +1,76 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_USOC_V1_APB_SOC_H__
+#define __HAL_CHIPS_USOC_V1_APB_SOC_H__
+ 
+ 
+
+static inline uint32_t apb_soc_gpio_iface_cfg_get(int gpio)
+{
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_GPIO_IFACE_CFG_OFFSET(gpio/APB_SOC_GPIO_IFACE_CFG_NB_GPIO));
+}
+
+
+static inline void apb_soc_gpio_iface_cfg_set(int gpio, uint32_t value)
+{
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_GPIO_IFACE_CFG_OFFSET(gpio/APB_SOC_GPIO_IFACE_CFG_NB_GPIO), value);
+}
+
+static inline void apb_soc_gpio_iface_cfg_set_dir(int gpio, int dir)
+{
+  uint32_t cfg = apb_soc_gpio_iface_cfg_get(gpio);
+
+  int bit = (gpio % APB_SOC_GPIO_IFACE_CFG_NB_GPIO) * APB_SOC_GPIO_IFACE_CFG_WIDTH;
+  cfg = cfg & ~(1<<bit);
+  cfg = cfg | (dir << bit);
+
+  apb_soc_gpio_iface_cfg_set(gpio, cfg);
+}
+
+
+static inline void apb_soc_status_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CORESTATUS_OFFSET, value | (1<<APB_SOC_STATUS_EOC_BIT));
+}
+
+
+static inline void apb_soc_bootaddr_set(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_bootaddr_get() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_BOOTADDR_OFFSET);
+}
+
+
+static inline unsigned int apb_soc_jtag_reg_read() {
+  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG_OFFSET);
+}
+
+static inline void apb_soc_jtag_reg_write(unsigned int value) {
+  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAG_REG_OFFSET, value);
+}
+
+static inline unsigned int apb_soc_jtag_reg_ext(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_EXT_BIT, APB_SOC_JTAG_REG_EXT_WIDTH);
+}
+
+static inline unsigned int apb_soc_jtag_reg_loc(unsigned int value) {
+  return ARCHI_REG_FIELD_GET(value, APB_SOC_JTAG_REG_LOC_BIT, APB_SOC_JTAG_REG_LOC_WIDTH);
+}
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/gpio.h b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/gpio.h
new file mode 100644
index 0000000..463952a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/gpio.h
@@ -0,0 +1,113 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_USOC_V1_GPIO_H__
+#define __HAL_CHIPS_USOC_V1_GPIO_H__
+
+#include "archi/chips/usoc_v1/gpio.h"
+
+static inline unsigned int hal_gpio_padin_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADIN);
+}
+
+static inline void hal_gpio_padout_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT, value);
+}
+
+static inline void hal_gpio_padoutset_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUTSET, value);
+}
+
+static inline void hal_gpio_padoutclr_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUTCLR, value);
+}
+
+static inline unsigned int hal_gpio_padout_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT);
+}
+
+static inline void hal_gpio_inten_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN, value);
+}
+
+static inline unsigned int hal_gpio_inten_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN);
+}
+
+static inline void hal_gpio_inttype_set(unsigned int id, unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id), value);
+}
+
+static inline unsigned int hal_gpio_inttype_get(unsigned int id)
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
+}
+
+static inline unsigned int hal_gpio_intstatus_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
+}
+
+static inline unsigned int hal_gpio_en_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
+}
+
+static inline void hal_gpio_en_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
+}
+
+
+
+static inline void hal_gpio_set_value(uint32_t mask, uint8_t value)
+{
+  if (value)
+  {
+    hal_gpio_padoutset_set(mask);
+  }
+  else
+  {
+    hal_gpio_padoutclr_set(mask);
+  }
+}
+
+static inline uint32_t hal_gpio_get_value()
+{
+  return hal_gpio_padin_get();
+}
+
+static inline void hal_gpio_set_pin_value(uint32_t pin, uint8_t value)
+{
+  if (value)
+  {
+    hal_gpio_padoutset_set(1<<pin);
+  }
+  else
+  {
+    hal_gpio_padoutclr_set(1<<pin);
+  }
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/pulp.h
new file mode 100644
index 0000000..506914d
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/usoc_v1/pulp.h
@@ -0,0 +1,34 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_USOC_V1_PULP_H__
+#define __HAL_CHIPS_USOC_V1_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/chips/usoc_v1/apb_soc.h"
+#include "hal/chips/usoc_v1/gpio.h"
+
+#include "hal/udma/hyper/udma_hyper_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vega/efuse.h b/sw/pulp-sdk/hal/include/hal/chips/vega/efuse.h
new file mode 100644
index 0000000..dc93aa0
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vega/efuse.h
@@ -0,0 +1,178 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_VEGA_EFUSE_H__
+#define __HAL_VEGA_EFUSE_H__
+
+#include "hal/pulp.h"
+
+typedef struct {
+  union {
+    struct {
+      unsigned int platform:3;
+      unsigned int bootmode:8;
+      unsigned int encrypted:1;
+      unsigned int wait_xtal:1;
+      unsigned int icache_enabled:1;
+    } __attribute__((packed));
+    uint32_t raw;
+  } info;
+  union {
+    struct {
+      unsigned int fll_freq_set:1;
+      unsigned int fll_conf:1;
+      unsigned int fll_lock:1;
+      unsigned int clkdiv:2;
+      unsigned int jtag_spis_lock:1;
+      unsigned int ref_clk_wait:1;
+      unsigned int pad_config:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info2;
+  uint8_t Key[4][4];
+  uint8_t IV[2][4];
+  uint16_t wait_xtal_delta;
+  uint8_t wait_xtal_min;
+  uint8_t wait_xtal_max;
+  uint8_t hyper_rds_delay;
+  uint8_t fll_freq;
+  uint8_t fll_lock_tolerance;
+  uint8_t fll_assert_cycles;
+  uint8_t periph_div;
+  uint16_t ref_clk_wait_cycles;
+  union {
+    struct {
+      unsigned int flash_type:2;
+      unsigned int flash_reset:1;
+      unsigned int flash_wait:1;
+      unsigned int flash_wakeup:1;
+      unsigned int flash_init:1;
+      unsigned int flash_reset_wait:1;
+      unsigned int ref_clk_wait_deep_sleep:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info3;
+  union {
+    struct {
+      unsigned int flash_cmd:1;
+      unsigned int flash_cmd_ds:1;
+      unsigned int flash_cmd2:1;
+      unsigned int flash_cmd2_ds:1;
+      unsigned int flash_cmd3:1;
+      unsigned int flash_cmd3_ds:1;
+      unsigned int flash_cmd4:1;
+      unsigned int flash_cmd4_ds:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info4;
+  union {
+    struct {
+      unsigned int flash_cs:1;
+      unsigned int flash_itf:2;
+      unsigned int flash_pad:2;
+      unsigned int hyperchip_size:1;
+      unsigned int hyper_delay:1;
+      unsigned int hyper_latency:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info5;
+  union {
+    struct {
+      unsigned int i2c_loader:1;
+      unsigned int i2c_itf:1;
+      unsigned int i2c_pad_config:2;
+      unsigned int signature:1;
+      unsigned int flash_id:1;
+      unsigned int mram_trim:1;
+      unsigned int set_clkdiv:1;
+    } __attribute__((packed));
+    uint8_t raw;
+  } info6;
+  uint8_t flash_cmd;
+  uint8_t flash_cmd2;
+  uint8_t flash_cmd3;
+  uint8_t flash_cmd4;
+  uint8_t flash_wait;
+  uint32_t hyperchip_size;
+  uint16_t i2c_div;
+  uint8_t i2c_cs;
+  uint8_t flash_reset_wait;
+  uint8_t hyper_latency;
+  uint16_t ref_clk_wait_cycles_deep_sleep;
+  uint16_t flash_id;
+  uint16_t mram_trim_size;
+  uint8_t padding[8];
+} __attribute__((packed)) efuse_t;
+
+#define PLP_EFUSE_PLT_OTHER   0
+#define PLP_EFUSE_PLT_FPGA    1
+#define PLP_EFUSE_PLT_RTL     2
+#define PLP_EFUSE_PLT_VP      3
+#define PLP_EFUSE_PLT_CHIP    4
+
+
+#define PLP_EFUSE_BOOT_JTAG      0
+#define PLP_EFUSE_BOOT_STOP      1
+#define PLP_EFUSE_BOOT_FLASH     2
+#define PLP_EFUSE_BOOT_WAIT      4
+#define PLP_EFUSE_BOOT_WAIT_END  5
+
+
+#define EFUSE_INFO_REG                           0
+#define EFUSE_INFO2_REG                          1
+#define EFUSE_AES_KEY_FIRST_REG                  2
+#define EFUSE_AES_KEY_NB_REGS                    16
+#define EFUSE_AES_IV_FIRST_REG                   18
+#define EFUSE_AES_IV_NB_REGS                     8
+#define EFUSE_WAIT_XTAL_DELTA_REG_LSB            26
+#define EFUSE_WAIT_XTAL_DELTA_REG_MSB            27
+#define EFUSE_WAIT_XTAL_MIN_REG                  28
+#define EFUSE_WAIT_XTAL_MAX_REG                  29
+#define EFUSE_HYPER_RDS_DELAY                    30
+#define EFUSE_FLL_FREQ                           31
+#define EFUSE_FLL_TOLERANCE                      32
+#define EFUSE_FLL_ASSERT_CYCLES                  33
+#define EFUSE_PERIPH_DIV                         34
+#define EFUSE_REF_CLK_WAIT_CYCLES_LSB            35
+#define EFUSE_REF_CLK_WAIT_CYCLES_MSB            36
+#define EFUSE_INFO3_REG                          37
+#define EFUSE_INFO4_REG                          38
+#define EFUSE_INFO5_REG                          39
+#define EFUSE_INFO6_REG                          40
+#define EFUSE_FLASH_CMD                          41
+#define EFUSE_FLASH_CMD2                         42
+#define EFUSE_FLASH_CMD3                         43
+#define EFUSE_FLASH_CMD4                         44
+#define EFUSE_FLASH_WAIT                         45
+#define EFUSE_HYPERCHIP_SIZE                     46
+#define EFUSE_I2C_DIV_LSB                        47
+#define EFUSE_I2C_DIV_MSB                        48
+#define EFUSE_I2C_CS                             49
+#define EFUSE_FLASH_RESET_WAIT                   50
+#define EFUSE_HYPER_LATENCY                      51
+#define EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_LSB 52
+#define EFUSE_REF_CLK_WAIT_CYCLES_DEEP_SLEEP_MSB 53
+#define EFUSE_FLASH_ID_LSB                       54
+#define EFUSE_FLASH_ID_MSB                       55
+#define EFUSE_MRAM_TRIM_SIZE                     56
+#define EFUSE_MRAM_TRIM_START                    57
+// DONT PUT ANYTHING AFTER THIS EFUSE AS IT IS A VARIABLE SIZE ARRAY
+
+static inline unsigned int plp_efuse_readShort(int lsb, int msb) {
+  return plp_efuse_readByte(lsb) | (plp_efuse_readByte(msb) << 8);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vega/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vega/pulp.h
new file mode 100644
index 0000000..19c8f91
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vega/pulp.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __HAL_VEGA_PULP_H__
+#define __HAL_VEGA_PULP_H__
+
+#include "hal/riscv/riscv_v5.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v7.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v2.h"
+#include "hal/udma/udma_v3.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/maestro/pmu_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v3.h"
+#include "hal/hwce/hwce_v5.h"
+#include "hal/pwm/pwm_v1.h"
+#include "hal/efuse/efuse_v1.h"
+#include "hal/chips/vega/efuse.h"
+
+#include "hal/vendors/iid/quiddikey_v1.h"
+#include "hal/vendors/lnt/csi2_v1.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/csi2/udma_csi2_v1.h"
+#include "hal/udma/hyper/udma_hyper_v2.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+#include "hal/vendors/dolphin/rtc.h"
+
+#include "hal/chips/vega/efuse.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc2/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc2/pulp.h
new file mode 100644
index 0000000..65bae1f
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc2/pulp.h
@@ -0,0 +1,28 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC2_PULP_H__
+#define __HAL_CHIPS_VIVOSOC2_PULP_H__
+
+#include "hal/or1k/or1k_v5.h"
+#include "hal/dma/mchan_v5.h"
+#include "hal/eu/eu_v1.h"
+#include "hal/timer/timer_v1.h"
+#include "hal/icache/icache_ctrl_v1.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/udma/udma_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc2_1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc2_1/pulp.h
new file mode 100644
index 0000000..cdbe218
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc2_1/pulp.h
@@ -0,0 +1,28 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC2_1_PULP_H__
+#define __HAL_CHIPS_VIVOSOC2_1_PULP_H__
+
+#include "hal/or1k/or1k_v5.h"
+#include "hal/dma/mchan_v5.h"
+#include "hal/eu/eu_v1.h"
+#include "hal/timer/timer_v1.h"
+#include "hal/icache/icache_ctrl_v1.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/udma/udma_v1.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/fll.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/fll.h
new file mode 100644
index 0000000..42d2935
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/fll.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_FLL_H__
+#define __HAL_CHIPS_VIVOSOC3_FLL_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  HAL_FLL_REG_SET_0 = 0,
+  HAL_FLL_REG_SET_1,
+} hal_fll_reg_set_e;
+
+typedef enum {
+  HAL_FLL_CL=0,
+  HAL_FLL_SOC,
+  HAL_FLL_PER,
+} hal_fll_e;
+
+static inline void hal_fll_set_sel_set(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll,set);
+}
+
+static inline hal_fll_reg_set_e hal_fll_set_sel_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_set_regulation_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr0_t reg = {.raw = 0};
+  reg.nref_reg_low = value-tolerance;
+  reg.nref_reg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr0_t hal_fll_set_regulation_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr0_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET)};
+  return reg;  
+}
+
+static inline void hal_fll_set_clk_good_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr1_t reg = { .raw = 0};
+  reg.nref_cg_low = value-tolerance;
+  reg.nref_cg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr1_t hal_fll_set_clk_good_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr1_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET)};
+  return reg;    
+}
+
+static inline void hal_fll_set_config_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int level, unsigned int dco_lsb, unsigned int dco_msb, unsigned int open_loop)
+{
+  fll_reg_fcr2_t reg = { .raw = 0};
+  reg.level = level;             
+  reg.dco_lsb = dco_lsb;          
+  reg.dco_msb = dco_msb;           
+  reg.open_loop = open_loop;     
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr2_t hal_fll_set_config_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr2_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET)};
+  return reg;    
+}
+
+static inline unsigned int hal_fll_check_ref_fast(void)
+{
+  if(0x7 & IP_READ(ARCHI_ANALOG_ADDR, FLL_ANALOG_CLKIPC_OFFSET)) return 1;
+  else return 0;
+}
+
+static inline unsigned int hal_fll_status_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OBSERVATION_OFFSET + FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_enable_set(hal_fll_e fll, unsigned int value)
+{
+  unsigned int reg = IP_READ(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET);
+
+  reg &= ~(1<<fll); // delete old value
+  reg |= 1<<fll;
+
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET,reg);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/freq.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/freq.h
new file mode 100644
index 0000000..74fec10
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/freq.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_FREQ_H__
+#define __HAL_CHIPS_VIVOSOC3_FREQ_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  FREQ_DOMAIN_CLK_TREE_32K =      0x01,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_16M =      0x05,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_SOC =  0x00, // available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_ALT =  0x02, // available for cl domain (cl fll) and periph domain (per fll)
+} hal_freq_domain_clk_tree_config_e;
+
+static inline void hal_freq_soc_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_soc_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET);
+}
+
+static inline void hal_freq_cl_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_cl_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET);
+}
+
+static inline void hal_freq_per_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_per_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET);
+}
+
+static inline void hal_freq_pm_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_pm_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/pulp.h
new file mode 100644
index 0000000..029462a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_PULP_H__
+#define __HAL_CHIPS_VIVOSOC3_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#include "hal/chips/vivosoc3/fll.h"
+#include "hal/chips/vivosoc3/freq.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/fll.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/fll.h
new file mode 100644
index 0000000..361341b
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/fll.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_1_FLL_H__
+#define __HAL_CHIPS_VIVOSOC3_1_FLL_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  HAL_FLL_REG_SET_0 = 0,
+  HAL_FLL_REG_SET_1,
+} hal_fll_reg_set_e;
+
+typedef enum {
+  HAL_FLL_CL=0,
+  HAL_FLL_SOC,
+  HAL_FLL_PER,
+} hal_fll_e;
+
+static inline void hal_fll_set_sel_set(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll,set);
+}
+
+static inline hal_fll_reg_set_e hal_fll_set_sel_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_set_regulation_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr0_t reg = {.raw = 0};
+  reg.nref_reg_low = value-tolerance;
+  reg.nref_reg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr0_t hal_fll_set_regulation_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr0_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET)};
+  return reg;  
+}
+
+static inline void hal_fll_set_clk_good_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr1_t reg = { .raw = 0};
+  reg.nref_cg_low = value-tolerance;
+  reg.nref_cg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr1_t hal_fll_set_clk_good_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr1_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET)};
+  return reg;    
+}
+
+static inline void hal_fll_set_config_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int level, unsigned int dco_lsb, unsigned int dco_msb, unsigned int open_loop)
+{
+  fll_reg_fcr2_t reg = { .raw = 0};
+  reg.level = level;             
+  reg.dco_lsb = dco_lsb;          
+  reg.dco_msb = dco_msb;           
+  reg.open_loop = open_loop;     
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr2_t hal_fll_set_config_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr2_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET)};
+  return reg;    
+}
+
+static inline unsigned int hal_fll_check_ref_fast(void)
+{
+  if(0x7 & IP_READ(ARCHI_ANALOG_ADDR, FLL_ANALOG_CLKIPC_OFFSET)) return 1;
+  else return 0;
+}
+
+static inline unsigned int hal_fll_status_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OBSERVATION_OFFSET + FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_enable_set(hal_fll_e fll, unsigned int value)
+{
+  unsigned int reg = IP_READ(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET);
+
+  reg &= ~(1<<fll); // delete old value
+  reg |= 1<<fll;
+
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET,reg);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/freq.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/freq.h
new file mode 100644
index 0000000..fe05810
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/freq.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_1_FREQ_H__
+#define __HAL_CHIPS_VIVOSOC3_1_FREQ_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  FREQ_DOMAIN_CLK_TREE_32K =      0x01,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_16M =      0x05,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_SOC =  0x00, // available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_ALT =  0x02, // available for cl domain (cl fll) and periph domain (per fll)
+} hal_freq_domain_clk_tree_config_e;
+
+static inline void hal_freq_soc_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_soc_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET);
+}
+
+static inline void hal_freq_cl_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_cl_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET);
+}
+
+static inline void hal_freq_per_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_per_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET);
+}
+
+static inline void hal_freq_pm_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_pm_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/pulp.h
new file mode 100644
index 0000000..9588e8c
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_1/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_1_PULP_H__
+#define __HAL_CHIPS_VIVOSOC3_1_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v3.h"
+#include "hal/udma/udma_v3.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#include "hal/chips/vivosoc3_1/fll.h"
+#include "hal/chips/vivosoc3_1/freq.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/fll.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/fll.h
new file mode 100644
index 0000000..dbeb2ad
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/fll.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_5_FLL_H__
+#define __HAL_CHIPS_VIVOSOC3_5_FLL_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  HAL_FLL_REG_SET_0 = 0,
+  HAL_FLL_REG_SET_1,
+} hal_fll_reg_set_e;
+
+typedef enum {
+  HAL_FLL_CL=0,
+  HAL_FLL_SOC,
+  HAL_FLL_PER,
+} hal_fll_e;
+
+static inline void hal_fll_set_sel_set(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll,set);
+}
+
+static inline hal_fll_reg_set_e hal_fll_set_sel_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_set_regulation_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr0_t reg = {.raw = 0};
+  reg.nref_reg_low = value-tolerance;
+  reg.nref_reg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr0_t hal_fll_set_regulation_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr0_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET)};
+  return reg;  
+}
+
+static inline void hal_fll_set_clk_good_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr1_t reg = { .raw = 0};
+  reg.nref_cg_low = value-tolerance;
+  reg.nref_cg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr1_t hal_fll_set_clk_good_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr1_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET)};
+  return reg;    
+}
+
+static inline void hal_fll_set_config_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int level, unsigned int dco_lsb, unsigned int dco_msb, unsigned int open_loop)
+{
+  fll_reg_fcr2_t reg = { .raw = 0};
+  reg.level = level;             
+  reg.dco_lsb = dco_lsb;          
+  reg.dco_msb = dco_msb;           
+  reg.open_loop = open_loop;     
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr2_t hal_fll_set_config_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr2_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET)};
+  return reg;    
+}
+
+static inline unsigned int hal_fll_check_ref_fast(void)
+{
+  if(0x7 & IP_READ(ARCHI_ANALOG_ADDR, FLL_ANALOG_CLKIPC_OFFSET)) return 1;
+  else return 0;
+}
+
+static inline unsigned int hal_fll_status_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OBSERVATION_OFFSET + FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_enable_set(hal_fll_e fll, unsigned int value)
+{
+  unsigned int reg = IP_READ(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET);
+
+  reg &= ~(1<<fll); // delete old value
+  reg |= 1<<fll;
+
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET,reg);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/freq.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/freq.h
new file mode 100644
index 0000000..89e9d6b
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/freq.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_5_FREQ_H__
+#define __HAL_CHIPS_VIVOSOC3_5_FREQ_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  FREQ_DOMAIN_CLK_TREE_32K =      0x01,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_16M =      0x05,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_SOC =  0x00, // available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_ALT =  0x02, // available for cl domain (cl fll) and periph domain (per fll)
+} hal_freq_domain_clk_tree_config_e;
+
+static inline void hal_freq_soc_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_soc_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET);
+}
+
+static inline void hal_freq_cl_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_cl_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET);
+}
+
+static inline void hal_freq_per_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_per_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET);
+}
+
+static inline void hal_freq_pm_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_pm_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/pulp.h
new file mode 100644
index 0000000..993f4f3
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc3_5/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC3_5_PULP_H__
+#define __HAL_CHIPS_VIVOSOC3_5_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#include "hal/chips/vivosoc3_5/fll.h"
+#include "hal/chips/vivosoc3_5/freq.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/fll.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/fll.h
new file mode 100644
index 0000000..73c849d
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/fll.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC4_FLL_H__
+#define __HAL_CHIPS_VIVOSOC4_FLL_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  HAL_FLL_REG_SET_0 = 0,
+  HAL_FLL_REG_SET_1,
+} hal_fll_reg_set_e;
+
+typedef enum {
+  HAL_FLL_CL=0,
+  HAL_FLL_SOC,
+  HAL_FLL_PER,
+} hal_fll_e;
+
+static inline void hal_fll_set_sel_set(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll,set);
+}
+
+static inline hal_fll_reg_set_e hal_fll_set_sel_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_set_regulation_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr0_t reg = {.raw = 0};
+  reg.nref_reg_low = value-tolerance;
+  reg.nref_reg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr0_t hal_fll_set_regulation_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr0_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_REGULATION_OFFSET)};
+  return reg;  
+}
+
+static inline void hal_fll_set_clk_good_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int value, unsigned int tolerance)
+{
+  fll_reg_fcr1_t reg = { .raw = 0};
+  reg.nref_cg_low = value-tolerance;
+  reg.nref_cg_high = value+tolerance;
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr1_t hal_fll_set_clk_good_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr1_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CLK_GOOD_OFFSET)};
+  return reg;    
+}
+
+static inline void hal_fll_set_config_set(hal_fll_e fll, hal_fll_reg_set_e set, unsigned int level, unsigned int dco_lsb, unsigned int dco_msb, unsigned int open_loop)
+{
+  fll_reg_fcr2_t reg = { .raw = 0};
+  reg.level = level;             
+  reg.dco_lsb = dco_lsb;          
+  reg.dco_msb = dco_msb;           
+  reg.open_loop = open_loop;     
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET,reg.raw);
+}
+
+static inline fll_reg_fcr2_t hal_fll_set_config_get(hal_fll_e fll, hal_fll_reg_set_e set)
+{
+  fll_reg_fcr2_t reg = { .raw = IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OFFSET*fll+FLL_SET_OFFSET*set+FLL_FREQ_CONFIG_OFFSET)};
+  return reg;    
+}
+
+static inline unsigned int hal_fll_check_ref_fast(void)
+{
+  if(0x7 & IP_READ(ARCHI_ANALOG_ADDR, FLL_ANALOG_CLKIPC_OFFSET)) return 1;
+  else return 0;
+}
+
+static inline unsigned int hal_fll_status_get(hal_fll_e fll)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR,FLL_OBSERVATION_OFFSET + FLL_OFFSET*fll);
+}
+
+static inline void hal_fll_enable_set(hal_fll_e fll, unsigned int value)
+{
+  unsigned int reg = IP_READ(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET);
+
+  reg &= ~(1<<fll); // delete old value
+  reg |= 1<<fll;
+
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR,FLL_CONTROL_OFFSET,reg);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/freq.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/freq.h
new file mode 100644
index 0000000..2abe2ee
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/freq.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC4_FREQ_H__
+#define __HAL_CHIPS_VIVOSOC4_FREQ_H__
+
+#include "hal/pulp.h"
+
+typedef enum {
+  FREQ_DOMAIN_CLK_TREE_32K =      0x01,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_16M =      0x05,	// available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_SOC =  0x00, // available for all domains
+  FREQ_DOMAIN_CLK_TREE_FLL_ALT =  0x02, // available for cl domain (cl fll) and periph domain (per fll)
+} hal_freq_domain_clk_tree_config_e;
+
+static inline void hal_freq_soc_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_soc_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_SOC_OFFSET);
+}
+
+static inline void hal_freq_cl_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_cl_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_CL_OFFSET);
+}
+
+static inline void hal_freq_per_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_per_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PER_OFFSET);
+}
+
+static inline void hal_freq_pm_clk_tree_config_set(hal_freq_domain_clk_tree_config_e config)
+{
+  if(config < FREQ_DOMAIN_CLK_TREE_FLL_ALT) IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET, config);
+}
+
+static inline hal_freq_domain_clk_tree_config_e hal_freq_pm_clk_tree_config_get(void)
+{
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, FREQ_CLK_TREE_CONF_PM_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/pulp.h
new file mode 100644
index 0000000..69d08ef
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/vivosoc4/pulp.h
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_VIVOSOC4_PULP_H__
+#define __HAL_CHIPS_VIVOSOC4_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v3.h"
+#include "hal/udma/udma_v3.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/gpio/gpio_v2.h"
+
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/spim/udma_spim_v3.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#include "hal/chips/vivosoc4/fll.h"
+#include "hal/chips/vivosoc4/freq.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/chips/wolfe/pulp.h b/sw/pulp-sdk/hal/include/hal/chips/wolfe/pulp.h
new file mode 100644
index 0000000..c112d93
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/chips/wolfe/pulp.h
@@ -0,0 +1,43 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CHIPS_WOLFE_PULP_H__
+#define __HAL_CHIPS_WOLFE_PULP_H__
+
+#include "hal/riscv/riscv_v4.h"
+#include "hal/eu/eu_v3.h"
+#include "hal/itc/itc_v1.h"
+#include "hal/dma/mchan_v6.h"
+#include "hal/timer/timer_v2.h"
+#include "hal/soc_eu/soc_eu_v1.h"
+#include "hal/udma/udma_v2.h"
+#include "hal/cluster_ctrl/cluster_ctrl_v2.h"
+#include "hal/icache/icache_ctrl_v2.h"
+#include "hal/apb_soc/apb_soc_v3.h"
+#include "hal/maestro/pmu_v2.h"
+#include "hal/rom/rom_v2.h"
+#include "hal/fll/fll_v1.h"
+#include "hal/gpio/gpio_v2.h"
+#include "hal/rtc/rtc_v2.h"
+
+#include "hal/udma/cpi/udma_cpi_v1.h"
+#include "hal/udma/hyper/udma_hyper_v1.h"
+#include "hal/udma/i2c/udma_i2c_v2.h"
+#include "hal/udma/i2s/udma_i2s_v1.h"
+#include "hal/udma/spim/udma_spim_v2.h"
+#include "hal/udma/uart/udma_uart_v1.h"
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/cluster_ctrl/cluster_ctrl_v2.h b/sw/pulp-sdk/hal/include/hal/cluster_ctrl/cluster_ctrl_v2.h
new file mode 100644
index 0000000..034396c
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/cluster_ctrl/cluster_ctrl_v2.h
@@ -0,0 +1,66 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_CLUSTER_CTRL_CLUSTER_CTRL_V2_H__
+#define __HAL_CLUSTER_CTRL_CLUSTER_CTRL_V2_H__
+
+#include "archi/cluster_ctrl/cluster_ctrl_v2.h"
+
+static inline void eoc_fetch_enable_base(unsigned int base, unsigned int mask) {
+  pulp_write32(base + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
+}
+
+static inline void eoc_fetch_enable_remote(int cid, unsigned int mask) {
+  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
+}
+
+static inline void eoc_fetch_enable(unsigned int mask) {
+  eoc_fetch_enable_base(ARCHI_CLUSTER_ADDR, mask);
+}
+
+static inline void hal_cluster_ctrl_eoc_set(int value) {
+  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR, value);
+}
+
+static inline void plp_ctrl_fetchen_base(unsigned int base, unsigned int mask) {
+  pulp_write32(base + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
+}
+
+static inline void plp_ctrl_fetchen(unsigned int mask) {
+  plp_ctrl_fetchen_base(ARCHI_CLUSTER_ADDR, mask);
+}
+
+static inline void plp_ctrl_bootaddr_set(unsigned int bootAddr) {
+  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
+}
+
+static inline void plp_ctrl_bootaddr_set_remote(int cid, unsigned int bootAddr) {
+  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40, bootAddr);
+}
+
+static inline void plp_ctrl_core_bootaddr_set(int core, unsigned int bootAddr) {
+  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40 + core*4, bootAddr);
+}
+
+static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
+  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
+}
+
+static inline unsigned int plp_ctrl_bootaddr_get() {
+  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/debug_bridge/debug_bridge.h b/sw/pulp-sdk/hal/include/hal/debug_bridge/debug_bridge.h
new file mode 100644
index 0000000..0ff44dd
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/debug_bridge/debug_bridge.h
@@ -0,0 +1,176 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_DEBUG_BRIDGE_DEBUG_BRIDGE_H__
+#define __HAL_DEBUG_BRIDGE_DEBUG_BRIDGE_H__
+
+#include <stdint.h>
+#include "debug_bridge/debug_bridge.h"
+
+#define HAL_DEBUG_STRUCT_NAME __hal_debug_struct
+#define HAL_DEBUG_STRUCT_NAME_STR "__hal_debug_struct"
+
+typedef hal_debug_struct_t hal_bridge_t;
+
+extern hal_debug_struct_t HAL_DEBUG_STRUCT_NAME;
+
+static inline hal_debug_struct_t *hal_debug_struct_get()
+{
+  return &HAL_DEBUG_STRUCT_NAME;
+}
+
+
+static inline hal_bridge_t *hal_bridge_get()
+{
+  return hal_debug_struct_get();
+}
+
+
+#define HAL_DEBUG_STRUCT_INIT { PROTOCOL_VERSION_4, {0}, {0}, 0, 1, 0 ,0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 0, 0, 0, 0, 0, 0, 0, 0}
+
+
+static inline int hal_bridge_is_connected(hal_bridge_t *bridge) {
+  return *(volatile uint32_t *)&bridge->bridge.connected;
+}
+
+static inline void hal_bridge_connect(hal_bridge_req_t *req)
+{
+  req->type = HAL_BRIDGE_REQ_CONNECT;
+}
+
+static inline void hal_bridge_reply(hal_bridge_req_t *req)
+{
+  req->type = HAL_BRIDGE_REQ_REPLY;
+}
+
+static inline void hal_bridge_disconnect(hal_bridge_req_t *req)
+{
+  req->type = HAL_BRIDGE_REQ_DISCONNECT;
+}
+
+static inline void hal_bridge_open(hal_bridge_req_t *req, int name_len, const char* name, int flags, int mode)
+{
+  req->type = HAL_BRIDGE_REQ_OPEN;
+  req->open.name_len = name_len;
+  req->open.name = (uint32_t)(long)name;
+  req->open.flags = flags;
+  req->open.mode = mode;
+}
+
+static inline void hal_bridge_close(hal_bridge_req_t *req, int file)
+{
+  req->type = HAL_BRIDGE_REQ_CLOSE;
+  req->close.file = file;
+}
+
+static inline void hal_bridge_read(hal_bridge_req_t *req, int file, void* ptr, int len)
+{
+  req->type = HAL_BRIDGE_REQ_READ;
+  req->read.file = file;
+  req->read.ptr = (uint32_t)(long)ptr;
+  req->read.len = len;
+}
+
+static inline void hal_bridge_write(hal_bridge_req_t *req, int file, void* ptr, int len)
+{
+  req->type = HAL_BRIDGE_REQ_WRITE;
+  req->write.file = file;
+  req->write.ptr = (uint32_t)(long)ptr;
+  req->write.len = len;
+}
+
+static inline void hal_bridge_fb_open(hal_bridge_req_t *req, int name_len, const char* name, int width, int height, int format)
+{
+  req->type = HAL_BRIDGE_REQ_FB_OPEN;
+  req->fb_open.name_len = name_len;
+  req->fb_open.name = (uint32_t)(long)name;
+  req->fb_open.width = width;
+  req->fb_open.height = height;
+  req->fb_open.format = format;
+}
+
+static inline void hal_bridge_fb_update(hal_bridge_req_t *req, uint64_t fb, unsigned int addr, int posx, int posy, int width, int height)
+{
+  req->type = HAL_BRIDGE_REQ_FB_UPDATE;
+  req->fb_update.screen = fb;
+  req->fb_update.addr = addr;
+  req->fb_update.posx = posx;
+  req->fb_update.posy = posy;
+  req->fb_update.width = width;
+  req->fb_update.height = height;
+}
+
+static inline void hal_bridge_target_status_sync(hal_bridge_req_t *req)
+{
+  req->type = HAL_BRIDGE_REQ_TARGET_STATUS_SYNC;
+}
+
+
+static inline void hal_debug_flush_printf(hal_debug_struct_t *debug_struct) {
+  while(*(volatile uint32_t *)&debug_struct->pending_putchar);
+}
+
+static inline void hal_debug_exit(hal_debug_struct_t *debug_struct, int status) {
+  *(volatile uint32_t *)&debug_struct->exit_status = 0x80000000 | status;
+}
+
+static inline int hal_debug_is_empty(hal_debug_struct_t *debug_struct)
+{
+  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
+}
+
+static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
+{
+  return *(volatile uint32_t *)&debug_struct->pending_putchar;
+}
+
+static inline void hal_debug_send_printf(hal_debug_struct_t *debug_struct) {
+  if (debug_struct->putc_current)
+  {
+    *(volatile uint32_t *)&debug_struct->pending_putchar = debug_struct->putc_current;
+    *(volatile uint32_t *)&debug_struct->putc_current = 0;
+  }
+}
+
+static inline void hal_debug_putchar(hal_debug_struct_t *debug_struct, char c) {
+  hal_debug_flush_printf(debug_struct);
+  *(volatile uint8_t *)&(debug_struct->putc_buffer[debug_struct->putc_current++]) = c;
+  if (*(volatile uint32_t *)&debug_struct->putc_current == HAL_PRINTF_BUF_SIZE || c == '\n') {
+    hal_debug_send_printf(debug_struct);
+  }
+}
+
+static inline int hal_debug_putchar_nopoll(hal_debug_struct_t *debug_struct, char c) {
+  if (*(volatile uint32_t *)&debug_struct->pending_putchar)
+    return -1;
+  *(volatile uint8_t *)&(debug_struct->putc_buffer[debug_struct->putc_current++]) = c;
+  if (*(volatile uint32_t *)&debug_struct->putc_current == HAL_PRINTF_BUF_SIZE || c == '\n') {
+    hal_debug_send_printf(debug_struct);
+  }
+  return 0;
+}
+
+static inline void hal_debug_step(hal_debug_struct_t *debug_struct, unsigned int value) {
+  *(volatile uint32_t *)&debug_struct->debug_step = value;
+  *(volatile uint32_t *)&debug_struct->debug_step_pending = 1;
+  while (*(volatile uint32_t *)&debug_struct->debug_step_pending);
+}
+
+static inline void hal_debug_reset(hal_debug_struct_t *debug_struct) {
+  *(volatile uint32_t *)&debug_struct->exit_status = 0x80000000 | 0x40000000;    // 0xC0000000: reset
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/dma/mchan_v4.h b/sw/pulp-sdk/hal/include/hal/dma/mchan_v4.h
new file mode 100644
index 0000000..5f069b6
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/dma/mchan_v4.h
@@ -0,0 +1,39 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_DMA_MCHAN_V4H__
+#define __HAL_DMA_MCHAN_V4H__
+
+#include <archi/dma/mchan_v3.h>
+
+#define TCDM_ADDR_REG      ( MCHAN_BASE_ADDR + TCDM_ADDR_REG_OFFSET )
+#define EXT_ADDR_REG       ( MCHAN_BASE_ADDR + EXT_ADDR_REG_OFFSET )
+#define CMD_QUEUE          ( MCHAN_BASE_ADDR + CMD_QUEUE_OFFSET )
+#define CMD_QUEUE_BUSY_REG ( MCHAN_BASE_ADDR + CMD_QUEUE_BUSY_REG_OFFSET )
+
+#define set_ext_addr(addr)		        \
+  *(volatile int*)EXT_ADDR_REG = addr;
+
+#define set_tcdm_addr(addr)			\
+  *(volatile int*)TCDM_ADDR_REG = addr;
+
+#define push_cmd(cmd)				\
+  *(volatile int*)CMD_QUEUE = cmd;
+
+#define dma_barrier()				\
+    while(*(volatile int*)CMD_QUEUE_BUSY_REG); 
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/dma/mchan_v5.h b/sw/pulp-sdk/hal/include/hal/dma/mchan_v5.h
new file mode 100644
index 0000000..d7fd9b4
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/dma/mchan_v5.h
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_DMA_MCHAN_V5_H__
+#define __HAL_DMA_MCHAN_V5_H__
+
+#include "archi/dma/mchan_v5.h"
+#include "hal/eu/eu_v1.h"
+
+#include "hal/pulp.h"
+
+#define MCHAN_COMMAND_QUEUE (ARCHI_MCHAN_ADDR + MCHAN_COMMAND_QUEUE_OFFSET)
+#define MCHAN_STATUS_REGISTER (ARCHI_MCHAN_ADDR + MCHAN_STATUS_REGISTER_OFFSET)
+
+static inline int mchan_transfer(unsigned int len, char type, char incr, char twd, unsigned int ext_addr, unsigned int tcdm_addr, unsigned short int count, unsigned short int stride){
+  
+  int id = *(volatile int*) MCHAN_COMMAND_QUEUE;
+  
+  *(volatile int*) MCHAN_COMMAND_QUEUE = (1<<19) | len | (type << MCHAN_LEN_WIDTH) | ( incr <<  (MCHAN_LEN_WIDTH + 1) ) | ( twd <<  (MCHAN_LEN_WIDTH + 2) );
+  *(volatile int*) MCHAN_COMMAND_QUEUE = tcdm_addr;
+  *(volatile int*) MCHAN_COMMAND_QUEUE = ext_addr;
+  
+  if (twd == 1)
+    *(volatile int*) MCHAN_COMMAND_QUEUE = count | (stride << 16);
+  
+  return id;
+  
+}
+
+static inline void mchan_barrier(int id) {
+  while(((*(volatile int*)(MCHAN_STATUS_REGISTER)) >> id ) & 0x1 ) {
+    eu_evt_maskWaitAndClr(1<<8);
+  }
+}
+
+
+
+
+
+
+
+// FOR OPENVX
+
+static inline unsigned int pulp_dma_base() {
+  return ARCHI_MCHAN_ADDR;
+}
+
+static inline unsigned int pulp_dmaext_base() {
+  return ARCHI_MCHAN_ADDR;
+}
+
+static inline void pulp_dma_cmd_push(unsigned int dmaBase, unsigned int locAddr, unsigned int extAddr, unsigned int cmd) {
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, cmd);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, locAddr);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, extAddr);
+}
+
+static inline void pulp_dma_memcpy_fromId(unsigned int dmaBase, unsigned int ext, unsigned int loc, int loc2ext, unsigned int size, unsigned int counter) {
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, ((!loc2ext) << MCHAN_TYPE_OFFSET) | (MCHAN_INC_MODE << MCHAN_INCR_OFFSET) | (MCHAN_LIN_MODE << MCHAN_TWD_OFFSET) | (size << MCHAN_SIZE_OFFSET));
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, loc);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, ext);
+}
+
+static inline unsigned int pulp_dma_memcpy(unsigned int dmaBase, unsigned int ext, unsigned int loc, int loc2ext, unsigned int size) {
+  unsigned int counter = pulp_read32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET);
+  pulp_dma_memcpy_fromId(dmaBase, ext, loc, loc2ext, size, counter);
+  return counter;
+}
+
+static inline unsigned int pulp_dma_memcpy_2d(unsigned int dmaBase, unsigned int ext, unsigned int loc, int loc2ext, unsigned int size, unsigned int stride, unsigned int length) {
+  unsigned int counter = pulp_read32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, ((!loc2ext) << MCHAN_TYPE_OFFSET) | (MCHAN_INC_MODE << MCHAN_INCR_OFFSET) | (MCHAN_TWD_MODE << MCHAN_TWD_OFFSET) | (size << MCHAN_SIZE_OFFSET));
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, loc);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, ext);
+  pulp_write32(dmaBase + MCHAN_COMMAND_QUEUE_OFFSET, (stride << MCHAN_2D_STRIDE_OFFSET) | (length << MCHAN_2D_LEN_OFFSET));
+  return counter;
+}
+
+static inline void pulp_dma_barrier() {
+  unsigned int addr = ARCHI_MCHAN_ADDR + MCHAN_STATUS_REGISTER_OFFSET;
+  while(pulp_read32(addr)) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_EVT_DMA);
+  }
+}
+
+static inline unsigned int pulp_dma_counter(unsigned int dmaBase, unsigned int counter) {
+  return pulp_read32(dmaBase + MCHAN_STATUS_REGISTER_OFFSET) & (1 << counter);
+}
+
+static inline void pulp_dma_wait_event(unsigned int dmaBase, unsigned int counter, unsigned int event) {
+  unsigned int addr = dmaBase + MCHAN_STATUS_REGISTER_OFFSET;
+  while(pulp_read32(addr) & (1 << counter)) {
+    eu_evt_maskWaitAndClr(1<<event);
+  }
+}
+
+static inline void pulp_dma_wait(unsigned int dmaBase, unsigned int counter) {
+  pulp_dma_wait_event(dmaBase, counter, ARCHI_EVT_DMA);
+}
+
+static inline unsigned int pulp_dma_status(unsigned int dmaBase) {
+  return pulp_read32(dmaBase + MCHAN_STATUS_REGISTER_OFFSET);
+}
+
+static inline void pulp_dmaext_wait(unsigned int dmaBase, unsigned int counter) {
+  pulp_dma_wait_event(dmaBase, counter, ARCHI_EVT_DMA);
+}
+
+static inline void pulp_dma_freeCounter(unsigned int dmaBase, unsigned int counter) {
+}
+
+
+
+
+
+
+
+#define DMA_WRITE(value, offset) pulp_write32(ARCHI_MCHAN_ADDR + (offset), (value))
+#define DMA_READ(offset) pulp_read32(ARCHI_MCHAN_ADDR + (offset))
+
+static inline int plp_dma_counter_alloc() {
+  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
+}
+
+static inline unsigned int plp_dma_getCmd(int ext2loc, unsigned int size, int is2D) {
+  return (ext2loc << PLP_DMA_TYPE_BIT) | (PLP_DMA_INC << PLP_DMA_INCR_BIT) | (is2D << PLP_DMA_2D_BIT) | (size << PLP_DMA_SIZE_BIT);
+}
+
+static inline unsigned int plp_dma_getStrides(unsigned short stride, unsigned short len) {
+  return (stride << PLP_DMA_2D_STRIDE_BIT) | (len << PLP_DMA_2D_LEN_BIT);
+}
+
+static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, unsigned int extAddr) {
+  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
+  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
+  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
+}
+
+static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, unsigned int extAddr, unsigned strides) {
+  plp_dma_cmd_push(cmd, locAddr, extAddr);
+  DMA_WRITE(strides, PLP_DMA_QUEUE_OFFSET);
+}
+
+static inline int plp_dma_memcpy(unsigned int ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt(unsigned int ext, unsigned int loc, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_1D);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_extToL1(unsigned int loc, unsigned int ext, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_1D);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_irq(unsigned int ext, unsigned int loc, unsigned short size, int ext2loc) {
+  return plp_dma_memcpy(ext, loc, size, ext2loc);
+}
+
+static inline int plp_dma_memcpy_2d(unsigned int ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_2D);
+  plp_dma_cmd_push_2d(cmd, loc, ext, plp_dma_getStrides(stride, length));
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_2d(unsigned int ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_2D);
+  plp_dma_cmd_push_2d(cmd, loc, ext, plp_dma_getStrides(stride, length));
+  return counter;
+}
+
+static inline int plp_dma_extToL1_2d(unsigned int loc, unsigned int ext, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_2D);
+  plp_dma_cmd_push_2d(cmd, loc, ext, plp_dma_getStrides(stride, length));
+  return counter;
+}
+
+static inline void plp_dma_barrier() {
+  while(DMA_READ(PLP_DMA_STATUS_OFFSET)) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_EVT_DMA);
+  }
+  DMA_WRITE(PLP_DMA_STATUS_OFFSET, -1);
+}
+
+static inline void plp_dma_wait(unsigned int counter) {
+  while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << counter)) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_EVT_DMA);
+  }
+}
+
+static inline unsigned int plp_dma_status() {
+  return DMA_READ(PLP_DMA_STATUS_OFFSET);
+}
+
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/dma/mchan_v6.h b/sw/pulp-sdk/hal/include/hal/dma/mchan_v6.h
new file mode 100644
index 0000000..a239d42
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/dma/mchan_v6.h
@@ -0,0 +1,438 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MCHAN_V6_H__
+#define __HAL_MCHAN_V6_H__
+
+#include <archi/dma/mchan_v6.h>
+#include "hal/pulp.h"
+
+#if defined(ARCHI_HAS_MCHAN_64) && ARCHI_HAS_MCHAN_64 == 1
+typedef unsigned long long mchan_ext_t;
+#else
+typedef unsigned int mchan_ext_t;
+#endif
+
+/** @name High-level DMA memory copy functions
+ * The following functions can be used to trigger DMA transfers to copy data between the cluster memory (L1) and another memory outside the cluster (another cluster L1 or L2).
+ * Note that they cannot be used from L2 to L2 or from a cluster memory to the same cluster memory. The DMA supports the following features:
+ *   - Transfers can be either event-based or irq-based. With event-based transfers the core can call a wait function to block execution until the transfer is done. With irq-based transfers, the completion of the transfer will trigger the DMA interrupt. This interrupt cannot be managed with this HAL, but must be managed as any other IRQ.
+ *   - The DMA supports 2D transfers which allows transfering a 2D tile in one command. Additional information must then be given to specify the width of the tile and the number of bytes between 2 lines of the tile.
+ *   - The event or irq sent at the end of the transfer can be either sent to the core which enqueued the transfer or broadcasted to all cluster cores.
+ *   - To identify specific transfers, the DMA provides a counter allocator. All transfers enqueued with the same counter are gathered into a group, on which the core can be stalled until the whole group of transfers is finished.
+ *   - All transfers are enqueued into a global FIFO which can stall the core enqueueing the transfer in case it is full. The size of the FIFO depends on the chip but is typically 16 commands.
+ */
+/**@{*/
+
+/** Memory transfer with event-based completion. 
+ * 
+  \param   ext     Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc     Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size    Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc);
+
+/** Cluster memory to external memory transfer with event-based completion. 
+ * 
+  \param   ext  Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc  Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt(mchan_ext_t ext, unsigned int loc, unsigned short size);
+
+/** External memory to cluster memory transfer with event-based completion. 
+ * 
+  \param   loc  Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext  Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_extToL1(unsigned int loc, mchan_ext_t ext, unsigned short size);
+
+/** Memory transfer with irq-based completion. 
+ * 
+  \param   ext     Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc     Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size    Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc);
+
+/** Cluster memory to external memory transfer with irq-based completion. 
+ * 
+  \param   ext  Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc  Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_irq(mchan_ext_t ext, unsigned int loc, unsigned short size);
+
+/** External memory to cluster memory transfer with irq-based completion. 
+ * 
+  \param   loc  Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext  Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_extToL1_irq(unsigned int loc, mchan_ext_t ext, unsigned short size);
+
+/** 2-dimensional memory transfer with event-based completion. 
+ * 
+  \param   ext    Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc);
+
+/** Cluster memory to external memory 2-dimensional transfer with event-based completion. 
+ * 
+  \param   ext    Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length);
+
+/** External memory to cluster memory 2-dimensional transfer with event-based completion. 
+ * 
+  \param   loc    Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext    Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer
+  */
+static inline int plp_dma_extToL1_2d(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length);
+
+/** 2-dimensional memory transfer with irq-based completion. 
+ * 
+  \param   ext    Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc);
+
+/** Cluster memory to external memory 2-dimensional transfer with irq-based completion. 
+ * 
+  \param   ext    Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length);
+
+/** External memory to cluster memory 2-dimensional transfer with irq-based completion. 
+ * 
+  \param   loc    Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext    Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer
+  */
+static inline int plp_dma_extToL1_2d_irq(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length);
+
+//!@}
+
+/** @name DMA wait functions
+ */
+
+/** DMA barrier.
+ * This blocks the core until no transfer is on-going in the DMA. 
+ */
+static inline void plp_dma_barrier();
+
+/** DMA wait.
+  * This blocks the core until the specified transfer is finished. 
+  *
+  \param   counter  The counter ID identifying the transfer. This has either been allocated explicitly or returned from an enqueued transfer (e.g. plp_dma_extToL1_2d_irq)
+ */
+static inline void plp_dma_wait(unsigned int counter);
+
+//!@}
+
+
+/** @name DMA low-level functions.
+  * This can be used instead of the high-level ones in order to have more control over the DMA features. 
+ */
+
+/** DMA counter allocation. 
+ * This allocates a counter and activate it for all the next transfers until another one is allocated. This means during this period, all transfers will be accounted on this counter and thus waiting
+ * on this counter will wait for all these transfers.
+ * 
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_counter_alloc();
+
+/** DMA counter release.
+ * This makes the counter available for another transfer through the DMA counter allocator 
+ * 
+  \param   counter    The counter number to be released
+  */
+static inline void plp_dma_counter_free(int counter);
+
+/** DMA command generation. 
+ * Can be used to generate the 32 bits command to be pushed to the DMA, depending on the required mode.
+ * 
+  \param   ext2loc    If 1, the data is loaded from external memory, and stored to the cluster memory, otherwise it is the contrary
+  \param   size       Size in bytes of the transfer. In case it is a 2D transfer, this is the total number of bytes to be transfered, whatever the stride. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   is2D       If 1, the transfer is a 2-dimensional transfer (tile) otherwise it is a classic one.
+  \param   trigEvt    If 1, an event is sent to 1 or all cores at the end of the transfer.
+  \param   trigIrq    If 1, an interrupt is sent to 1 or all cores at the end of the transfer.
+  \param   broadcast  If 1 the event or irq generated when the transfer is finished is sent to all cores, otherwise it is only sent to the core enqueueing the transfer.
+  \return             The generated command.
+  */
+static inline unsigned int plp_dma_getCmd(int ext2loc, unsigned int size, int is2D, int trigEvt, int trigIrq, int broadcast);
+
+/** Generate the stride command for 2D transfers. 
+ * 
+  \param   stride    The stride of the 2D transfer, i.e. the number of bytes between the beginning of 2 lines of the tile. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   len       The length of the 2D transfer, i.e. the number of bytes transfered after which the DMA should switch to the new line. Must fit 16 bits, i.e. must be inferior to 65536.
+  \return            The generated command.
+  */
+static inline unsigned int plp_dma_getStrides(unsigned short stride, unsigned short len);
+
+/** Push a transfer to the DMA
+ * 
+  \param      locAddr    The address of the transfer for the cluster memory
+  \param      extAddr    The address of the transfer for the external memory
+  \param      cmd        The command that specifies the type of the transfer. This can be generated using plp_dma_getCmd.
+  */
+static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr);
+
+/** Push a 2D transfer to the DMA
+ * 
+  \param      locAddr    The address of the transfer for the cluster memory
+  \param      extAddr    The address of the transfer for the external memory
+  \param      cmd        The command that specifies the type of the transfer. This can be generated using plp_dma_getStrides.
+  \param      strides    The command that specifies the 2D transfer (stride and len). This can be generated using plp_dma_getStrides.
+  */
+static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr, unsigned stride, unsigned int length);
+
+/** Return the counter status.
+ * 
+  \return             Counter status. There is one bit per counter. 1 means there are still on-going transfers for this counter, 0 means nothing is on-going.
+  */  
+static inline unsigned int plp_dma_status();
+
+//!@}
+
+/// @cond IMPLEM
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32) && !defined(__LLVM__)
+#define DMA_WRITE(value, offset) __builtin_pulp_OffsetedWrite((value), (int *)ARCHI_DEMUX_PERIPHERALS_ADDR, ARCHI_MCHAN_DEMUX_OFFSET + (offset))
+#define DMA_READ(offset) __builtin_pulp_OffsetedRead((int *)ARCHI_DEMUX_PERIPHERALS_ADDR, ARCHI_MCHAN_DEMUX_OFFSET + (offset))
+#else
+#define DMA_WRITE(value, offset) pulp_write32(ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET + (offset), (value))
+#define DMA_READ(offset) pulp_read32(ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET + (offset))
+#endif
+
+static inline int plp_dma_counter_alloc() {
+  return DMA_READ(PLP_DMA_QUEUE_OFFSET);
+}
+
+static inline void plp_dma_counter_free(int counter) {
+  DMA_WRITE(1<<counter, PLP_DMA_STATUS_OFFSET);
+}
+
+static inline unsigned int plp_dma_getCmd(int ext2loc, unsigned int size, int is2D, int trigEvt, int trigIrq, int broadcast) {
+#if defined(__riscv__)
+  unsigned int res;
+  res = __builtin_bitinsert(0,  ext2loc,      1, PLP_DMA_TYPE_BIT);
+  res = __builtin_bitinsert(res, PLP_DMA_INC, 1, PLP_DMA_INCR_BIT);
+  res = __builtin_bitinsert(res, is2D,        1, PLP_DMA_2D_BIT);
+  res = __builtin_bitinsert(res, size,        PLP_DMA_SIZE_WIDTH, PLP_DMA_SIZE_BIT);
+  res = __builtin_bitinsert(res, trigEvt,     1, PLP_DMA_ELE_BIT);
+  res = __builtin_bitinsert(res, trigIrq,     1, PLP_DMA_ILE_BIT);
+  res = __builtin_bitinsert(res, broadcast,   1, PLP_DMA_BLE_BIT);
+  return res;
+#else
+  return (ext2loc << PLP_DMA_TYPE_BIT) | (PLP_DMA_INC << PLP_DMA_INCR_BIT) | (is2D << PLP_DMA_2D_BIT) | (size << PLP_DMA_SIZE_BIT) | (trigEvt<<PLP_DMA_ELE_BIT) | (trigIrq<<PLP_DMA_ILE_BIT) | (broadcast<<PLP_DMA_BLE_BIT);
+#endif
+}
+
+static inline unsigned int plp_dma_getStrides(unsigned short stride, unsigned short len) {
+  return (stride << PLP_DMA_2D_STRIDE_BIT) | (len << PLP_DMA_2D_LEN_BIT);
+}
+
+static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr) {
+  DMA_WRITE(cmd, PLP_DMA_QUEUE_OFFSET);
+  DMA_WRITE(locAddr, PLP_DMA_QUEUE_OFFSET);
+#if defined(ARCHI_HAS_MCHAN_64) && ARCHI_HAS_MCHAN_64 == 1
+  DMA_WRITE((int)extAddr, PLP_DMA_QUEUE_OFFSET);
+  DMA_WRITE((int)(extAddr>>32), PLP_DMA_QUEUE_OFFSET);
+#else
+  DMA_WRITE(extAddr, PLP_DMA_QUEUE_OFFSET);
+#endif
+}
+
+static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr, unsigned int stride, unsigned int length) {
+  plp_dma_cmd_push(cmd, locAddr, extAddr);
+  DMA_WRITE(plp_dma_getStrides(stride, length), PLP_DMA_QUEUE_OFFSET);
+}
+
+static inline int plp_dma_memcpy(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_merge(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc, int merge) {
+  unsigned int counter = -1;
+  if (!merge)
+    counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_priv(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_PRIV);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt(mchan_ext_t ext, unsigned int loc, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_extToL1(unsigned int loc, mchan_ext_t ext, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_irq(mchan_ext_t ext, unsigned int loc, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_irq(unsigned int loc, mchan_ext_t ext, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline void plp_dma_memcpy_2d_keepCounter(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+}
+
+static inline int plp_dma_memcpy_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_memcpy_2d_keepCounter(ext, loc, size, stride, length, ext2loc);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_2d(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_2d_irq(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  __asm__ __volatile__ ("" : : : "memory");
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline void plp_dma_barrier() {
+  while(DMA_READ(PLP_DMA_STATUS_OFFSET) & 0xFFFF) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_CL_EVT_DMA0);
+  }
+  DMA_WRITE(-1, PLP_DMA_STATUS_OFFSET);
+}
+
+static inline void plp_dma_wait(unsigned int counter) {
+  while(DMA_READ(PLP_DMA_STATUS_OFFSET) & (1 << counter)) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_CL_EVT_DMA0);
+  }
+  plp_dma_counter_free(counter);
+}
+
+static inline unsigned int plp_dma_status() {
+  return DMA_READ(PLP_DMA_STATUS_OFFSET);
+}
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/dma/mchan_v7.h b/sw/pulp-sdk/hal/include/hal/dma/mchan_v7.h
new file mode 100644
index 0000000..def29ee
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/dma/mchan_v7.h
@@ -0,0 +1,427 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MCHAN_V7_H__
+#define __HAL_MCHAN_V7_H__
+
+#include <archi/dma/mchan_v7.h>
+#include "hal/pulp.h"
+
+#define PLP_DMA_LOC2EXT 0
+#define PLP_DMA_EXT2LOC 1
+
+#define PLP_DMA_1D 0
+#define PLP_DMA_2D 1
+
+#define PLP_DMA_NO_TRIG_EVT 0
+#define PLP_DMA_TRIG_EVT    1
+
+#define PLP_DMA_NO_TRIG_IRQ 0
+#define PLP_DMA_TRIG_IRQ    1
+
+#define PLP_DMA_PRIV        0
+#define PLP_DMA_SHARED      1
+
+#define PLP_DMA_FIX         0
+#define PLP_DMA_INC         1
+
+#if defined(ARCHI_HAS_MCHAN_64) && ARCHI_HAS_MCHAN_64 == 1
+typedef unsigned long long mchan_ext_t;
+#else
+typedef unsigned int mchan_ext_t;
+#endif
+
+/** @name High-level DMA memory copy functions
+ * The following functions can be used to trigger DMA transfers to copy data between the cluster memory (L1) and another memory outside the cluster (another cluster L1 or L2).
+ * Note that they cannot be used from L2 to L2 or from a cluster memory to the same cluster memory. The DMA supports the following features:
+ *   - Transfers can be either event-based or irq-based. With event-based transfers the core can call a wait function to block execution until the transfer is done. With irq-based transfers, the completion of the transfer will trigger the DMA interrupt. This interrupt cannot be managed with this HAL, but must be managed as any other IRQ.
+ *   - The DMA supports 2D transfers which allows transfering a 2D tile in one command. Additional information must then be given to specify the width of the tile and the number of bytes between 2 lines of the tile.
+ *   - The event or irq sent at the end of the transfer can be either sent to the core which enqueued the transfer or broadcasted to all cluster cores.
+ *   - To identify specific transfers, the DMA provides a counter allocator. All transfers enqueued with the same counter are gathered into a group, on which the core can be stalled until the whole group of transfers is finished.
+ *   - All transfers are enqueued into a global FIFO which can stall the core enqueueing the transfer in case it is full. The size of the FIFO depends on the chip but is typically 16 commands.
+ */
+/**@{*/
+
+/** Memory transfer with event-based completion. 
+ * 
+  \param   ext     Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc     Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size    Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc);
+
+/** Cluster memory to external memory transfer with event-based completion. 
+ * 
+  \param   ext  Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc  Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt(mchan_ext_t ext, unsigned int loc, unsigned short size);
+
+/** External memory to cluster memory transfer with event-based completion. 
+ * 
+  \param   loc  Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext  Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_extToL1(unsigned int loc, mchan_ext_t ext, unsigned short size);
+
+/** Memory transfer with irq-based completion. 
+ * 
+  \param   ext     Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc     Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size    Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc);
+
+/** Cluster memory to external memory transfer with irq-based completion. 
+ * 
+  \param   ext  Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc  Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_irq(mchan_ext_t ext, unsigned int loc, unsigned short size);
+
+/** External memory to cluster memory transfer with irq-based completion. 
+ * 
+  \param   loc  Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext  Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \return       The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_extToL1_irq(unsigned int loc, mchan_ext_t ext, unsigned short size);
+
+/** 2-dimensional memory transfer with event-based completion. 
+ * 
+  \param   ext    Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc);
+
+/** Cluster memory to external memory 2-dimensional transfer with event-based completion. 
+ * 
+  \param   ext    Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length);
+
+/** External memory to cluster memory 2-dimensional transfer with event-based completion. 
+ * 
+  \param   loc    Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext    Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer
+  */
+static inline int plp_dma_extToL1_2d(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length);
+
+/** 2-dimensional memory transfer with irq-based completion. 
+ * 
+  \param   ext    Address in the external memory where to access the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to access the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   ext2loc If 1, the transfer is loading data from external memory and storing to cluster memory. If 0, it is the contrary
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_memcpy_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc);
+
+/** Cluster memory to external memory 2-dimensional transfer with irq-based completion. 
+ * 
+  \param   ext    Address in the external memory where to store the data. There is no restriction on memory alignment.
+  \param   loc    Address in the cluster memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_l1ToExt_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length);
+
+/** External memory to cluster memory 2-dimensional transfer with irq-based completion. 
+ * 
+  \param   loc    Address in the cluster memory where to store the data. There is no restriction on memory alignment.
+  \param   ext    Address in the external memory where to load the data. There is no restriction on memory alignment.
+  \param   size   Number of bytes to be transfered. The only restriction is that this size must fit 16 bits, i.e. must be inferior to 65536.
+  \param   stride 2D stride, which is the number of bytes which are added to the beginning of the current line to switch to the next one. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \param   length 2D length, which is the number of transfered bytes after which the DMA will switch to the next line. Must fit 16 bits, i.e. must be inferior to 65536. This applies only to the external memory.
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer
+  */
+static inline int plp_dma_extToL1_2d_irq(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length);
+
+//!@}
+
+/** @name DMA wait functions
+ */
+
+/** DMA barrier.
+ * This blocks the core until no transfer is on-going in the DMA. 
+ */
+static inline void plp_dma_barrier();
+
+/** DMA wait.
+  * This blocks the core until the specified transfer is finished. 
+  *
+  \param   counter  The counter ID identifying the transfer. This has either been allocated explicitly or returned from an enqueued transfer (e.g. plp_dma_extToL1_2d_irq)
+ */
+static inline void plp_dma_wait(unsigned int counter);
+
+//!@}
+
+
+/** @name DMA low-level functions.
+  * This can be used instead of the high-level ones in order to have more control over the DMA features. 
+ */
+
+/** DMA counter allocation. 
+ * This allocates a counter and activate it for all the next transfers until another one is allocated. This means during this period, all transfers will be accounted on this counter and thus waiting
+ * on this counter will wait for all these transfers.
+ * 
+  \return         The identifier of the transfer. This can be used with plp_dma_wait to wait for the completion of this transfer.
+  */
+static inline int plp_dma_counter_alloc();
+
+/** DMA counter release.
+ * This makes the counter available for another transfer through the DMA counter allocator 
+ * 
+  \param   counter    The counter number to be released
+  */
+static inline void plp_dma_counter_free(int counter);
+
+/** DMA command generation. 
+ * Can be used to generate the 32 bits command to be pushed to the DMA, depending on the required mode.
+ * 
+  \param   ext2loc    If 1, the data is loaded from external memory, and stored to the cluster memory, otherwise it is the contrary
+  \param   size       Size in bytes of the transfer. In case it is a 2D transfer, this is the total number of bytes to be transfered, whatever the stride. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   is2D       If 1, the transfer is a 2-dimensional transfer (tile) otherwise it is a classic one.
+  \param   trigEvt    If 1, an event is sent to 1 or all cores at the end of the transfer.
+  \param   trigIrq    If 1, an interrupt is sent to 1 or all cores at the end of the transfer.
+  \param   broadcast  If 1 the event or irq generated when the transfer is finished is sent to all cores, otherwise it is only sent to the core enqueueing the transfer.
+  \return             The generated command.
+  */
+static inline unsigned int plp_dma_getCmd(int ext2loc, unsigned int size, int is2D, int trigEvt, int trigIrq, int broadcast);
+
+/** Generate the stride command for 2D transfers. 
+ * 
+  \param   stride    The stride of the 2D transfer, i.e. the number of bytes between the beginning of 2 lines of the tile. Must fit 16 bits, i.e. must be inferior to 65536.
+  \param   len       The length of the 2D transfer, i.e. the number of bytes transfered after which the DMA should switch to the new line. Must fit 16 bits, i.e. must be inferior to 65536.
+  \return            The generated command.
+  */
+static inline unsigned int plp_dma_getStrides(unsigned short stride, unsigned short len);
+
+/** Push a transfer to the DMA
+ * 
+  \param      locAddr    The address of the transfer for the cluster memory
+  \param      extAddr    The address of the transfer for the external memory
+  \param      cmd        The command that specifies the type of the transfer. This can be generated using plp_dma_getCmd.
+  */
+static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr);
+
+/** Push a 2D transfer to the DMA
+ * 
+  \param      locAddr    The address of the transfer for the cluster memory
+  \param      extAddr    The address of the transfer for the external memory
+  \param      cmd        The command that specifies the type of the transfer. This can be generated using plp_dma_getStrides.
+  \param      strides    The command that specifies the 2D transfer (stride and len). This can be generated using plp_dma_getStrides.
+  */
+static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr, unsigned int stride, unsigned int length);
+
+/** Return the counter status.
+ * 
+  \return             Counter status. There is one bit per counter. 1 means there are still on-going transfers for this counter, 0 means nothing is on-going.
+  */  
+static inline unsigned int plp_dma_status();
+
+//!@}
+
+/// @cond IMPLEM
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32) && !defined(__LLVM__)
+#define DMA_WRITE(value, offset) __builtin_pulp_OffsetedWrite((value), (int *)ARCHI_MCHAN_EXT_ADDR, (offset))
+#define DMA_READ(offset) __builtin_pulp_OffsetedRead((int *)ARCHI_MCHAN_EXT_ADDR, (offset))
+#else
+#define DMA_WRITE(value, offset) pulp_write32(ARCHI_MCHAN_EXT_ADDR + (offset), (value))
+#define DMA_READ(offset) pulp_read32(ARCHI_MCHAN_EXT_ADDR + (offset))
+#endif
+
+static inline int plp_dma_counter_alloc() {
+  return DMA_READ(MCHAN_CMD_OFFSET);
+}
+
+static inline void plp_dma_counter_free(int counter) {
+  DMA_WRITE(1<<counter, MCHAN_STATUS_OFFSET);
+}
+
+static inline unsigned int plp_dma_getCmd(int ext2loc, unsigned int size, int is2D, int trigEvt, int trigIrq, int broadcast) {
+#if defined(__riscv__)
+  unsigned int res;
+  res = __builtin_bitinsert(0,  ext2loc,      1, MCHAN_CMD_CMD_TYPE_BIT);
+  res = __builtin_bitinsert(res, PLP_DMA_INC, 1, MCHAN_CMD_CMD_INC_BIT);
+  res = __builtin_bitinsert(res, is2D,        1, MCHAN_CMD_CMD__2D_EXT_BIT);
+  res = __builtin_bitinsert(res, size,        MCHAN_CMD_CMD_LEN_WIDTH, MCHAN_CMD_CMD_LEN_BIT);
+  res = __builtin_bitinsert(res, trigEvt,     1, MCHAN_CMD_CMD_ELE_BIT);
+  res = __builtin_bitinsert(res, trigIrq,     1, MCHAN_CMD_CMD_ILE_BIT);
+  res = __builtin_bitinsert(res, broadcast,   1, MCHAN_CMD_CMD_BLE_BIT);
+  return res;
+#else
+  return (ext2loc << MCHAN_CMD_CMD_TYPE_BIT) | (PLP_DMA_INC << MCHAN_CMD_CMD_INC_BIT) | (is2D << MCHAN_CMD_CMD__2D_EXT_BIT) | (size << MCHAN_CMD_CMD_LEN_BIT) | (trigEvt<<MCHAN_CMD_ELE_BIT) | (trigIrq<<MCHAN_CMD_ILE_BIT) | (broadcast<<MCHAN_CMD_CMD_BLE_BIT);
+#endif
+}
+
+
+static inline void plp_dma_cmd_push(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr) {
+  DMA_WRITE(cmd, MCHAN_CMD_OFFSET);
+  DMA_WRITE(locAddr, MCHAN_CMD_OFFSET);
+#if defined(ARCHI_HAS_MCHAN_64) && ARCHI_HAS_MCHAN_64 == 1
+  DMA_WRITE((int)extAddr, MCHAN_CMD_OFFSET);
+  DMA_WRITE((int)(extAddr>>32), MCHAN_CMD_OFFSET);
+#else
+  DMA_WRITE(extAddr, MCHAN_CMD_OFFSET);
+#endif
+}
+
+static inline void plp_dma_cmd_push_2d(unsigned int cmd, unsigned int locAddr, mchan_ext_t extAddr, unsigned int stride, unsigned int length) {
+  plp_dma_cmd_push(cmd, locAddr, extAddr);
+  DMA_WRITE(length, MCHAN_CMD_OFFSET);
+  DMA_WRITE(stride, MCHAN_CMD_OFFSET);
+}
+
+static inline int plp_dma_memcpy(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt(mchan_ext_t ext, unsigned int loc, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_extToL1(unsigned int loc, mchan_ext_t ext, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_1D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_irq(mchan_ext_t ext, unsigned int loc, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_irq(unsigned int loc, mchan_ext_t ext, unsigned short size) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_1D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push(cmd, loc, ext);
+  return counter;
+}
+
+static inline void plp_dma_memcpy_2d_keepCounter(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+}
+
+static inline int plp_dma_memcpy_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  plp_dma_memcpy_2d_keepCounter(ext, loc, size, stride, length, ext2loc);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_2d(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_2d(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_2D, PLP_DMA_TRIG_EVT, PLP_DMA_NO_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_memcpy_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length, int ext2loc) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(ext2loc, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_l1ToExt_2d_irq(mchan_ext_t ext, unsigned int loc, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_LOC2EXT, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline int plp_dma_extToL1_2d_irq(unsigned int loc, mchan_ext_t ext, unsigned short size, unsigned short stride, unsigned short length) {
+  unsigned int counter = plp_dma_counter_alloc();
+  unsigned int cmd = plp_dma_getCmd(PLP_DMA_EXT2LOC, size, PLP_DMA_2D, PLP_DMA_NO_TRIG_EVT, PLP_DMA_TRIG_IRQ, PLP_DMA_SHARED);
+  plp_dma_cmd_push_2d(cmd, loc, ext, stride, length);
+  return counter;
+}
+
+static inline void plp_dma_barrier() {
+  while(DMA_READ(MCHAN_STATUS_OFFSET) & 0xFFFF) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_CL_EVT_DMA0);
+  }
+  DMA_WRITE(-1, MCHAN_STATUS_OFFSET);
+}
+
+static inline void plp_dma_wait(unsigned int counter) {
+  while(DMA_READ(MCHAN_STATUS_OFFSET) & (1 << counter)) {
+    eu_evt_maskWaitAndClr(1<<ARCHI_CL_EVT_DMA0);
+  }
+  plp_dma_counter_free(counter);
+}
+
+static inline unsigned int plp_dma_status() {
+  return DMA_READ(MCHAN_STATUS_OFFSET);
+}
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/efuse/efuse_v1.h b/sw/pulp-sdk/hal/include/hal/efuse/efuse_v1.h
new file mode 100644
index 0000000..d2924ec
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/efuse/efuse_v1.h
@@ -0,0 +1,58 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_EFUSE_EFUSE_V1_H__
+#define __HAL_EFUSE_EFUSE_V1_H__
+
+#include "archi/efuse/efuse_v1.h"
+#include "hal/pulp_io.h"
+
+static inline void plp_efuse_startRead() {
+  pulp_write32(ARCHI_EFUSE_ADDR + EFUSE_CMD_OFFSET, EFUSE_CMD_READ);
+}
+
+static inline void plp_efuse_startProgram() {
+  pulp_write32(ARCHI_EFUSE_ADDR + EFUSE_CMD_OFFSET, EFUSE_CMD_WRITE);
+}
+
+static inline void plp_efuse_sleep() {
+  pulp_write32(ARCHI_EFUSE_ADDR + EFUSE_CMD_OFFSET, EFUSE_CMD_SLEEP);
+}
+
+static inline char plp_efuse_readByte(unsigned int regId) {
+  return pulp_read8(ARCHI_EFUSE_ADDR + EFUSE_REGS_OFFSET + regId*4);
+}
+
+static inline int plp_efuse_readWord(unsigned int regId) {
+  return pulp_read32(ARCHI_EFUSE_ADDR + EFUSE_REGS_OFFSET + regId*4);
+}
+
+static inline void plp_efuse_writeByte(unsigned int regId, unsigned char value) {
+	for (unsigned int i=0;i<8;i++) {
+		if ((value & 0x1) == 0x1) pulp_write8(ARCHI_EFUSE_ADDR + EFUSE_REGS_OFFSET + regId*4, i);
+		value >>= 1;
+	}
+}
+
+// sets the values for the 3 diffrent timing intervals that are used by the IP
+// bits[ 9: 0] sets the short interval  default   5 cycles
+// bits[19:10] sets the medium interval default  50 cycles
+// bits[29:20] sets the long interval   default 400 cycles
+static inline void plp_efuse_configTimings(unsigned int timervalues) {
+	pulp_write32(ARCHI_EFUSE_ADDR + EFUSE_CFG_OFFSET, timervalues);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/eu/eu_v1.h b/sw/pulp-sdk/hal/include/hal/eu/eu_v1.h
new file mode 100644
index 0000000..66a7e9e
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/eu/eu_v1.h
@@ -0,0 +1,262 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_EU_EU_V1_H__
+#define __HAL_EU_EU_V1_H__
+
+#include "hal/eu/eu_v1_ids.h"
+#include "hal/pulp_io.h"
+#include "hal/pulp.h"
+#include "archi/eu/eu_v1.h"
+
+static inline void pulp_evt_wait() {
+  pulp_write32(ARCHI_DEMUX_ADDR + PULP_DEMUX_CORE_CLKGATE_OFFSET, 1);
+#ifdef __riscv__
+#if PULP_CORE == CORE_RISCV_V4
+  asm volatile ("nop;nop;wfi");
+#else
+  asm volatile ("nop;nop;");
+  asm volatile (".word 0x10200073;");
+  #endif
+#else
+  __asm volatile("l.psync");
+#endif
+}
+
+static inline void pulp_evt_activate(unsigned int event) {
+  unsigned int addr = ARCHI_EU_ADDR + PULP_EV_MASK_LOW + hal_core_id() * 4;
+  unsigned int mask = pulp_read32(addr);
+  pulp_write32(addr, mask | (1 << event));
+}
+
+static inline void pulp_evtmask_wait_base(unsigned int base, unsigned int eventMask) {
+  unsigned int oldMask = pulp_read32(base + ARCHI_EU_OFFSET + PULP_EV_MASK_LOW + hal_core_id() * 4);
+  pulp_write32(base + ARCHI_EU_OFFSET + PULP_EV_MASK_LOW + hal_core_id() * 4, eventMask);
+  pulp_write32(base + ARCHI_EU_OFFSET + PULP_CORE_CLKGATE, hal_core_id());
+#ifdef __riscv__
+  asm volatile ("nop;nop;wfi");
+#else
+  __asm volatile("l.psync");
+#endif
+  pulp_write32(base + ARCHI_EU_OFFSET + PULP_EV_MASK_LOW + hal_core_id() * 4, oldMask);
+}
+
+static inline void pulp_evtMask_set_base(int base, unsigned int eventMask) {
+  pulp_write32(base + PULP_EV_MASK_LOW, eventMask);
+}
+
+static inline void pulp_evtMask_set(unsigned int eventMask) {
+  pulp_write32(ARCHI_EU_ADDR + PULP_EV_MASK_LOW + hal_core_id() * 4, eventMask);
+}
+
+static inline void pulp_evtMask_coreSet(int core, unsigned int eventMask) {
+  pulp_write32(ARCHI_EU_ADDR + PULP_EV_MASK_LOW + core * 4, eventMask);
+}
+
+static inline unsigned pulp_evtMask_get() {
+  return pulp_read32(ARCHI_EU_ADDR + PULP_EV_MASK_LOW + hal_core_id() * 4);
+}
+
+static inline void pulp_evtmask_wait(unsigned int eventMask) {
+  unsigned int oldMask = pulp_evtMask_get();
+  pulp_evtMask_set(eventMask);
+  pulp_evt_wait();
+  pulp_evtMask_set(oldMask);
+}
+
+static inline void pulp_gpevt_wait(unsigned int event) {
+  pulp_evtmask_wait(1 << event);
+}
+
+static inline void pulp_gpevt_trigger_remote(unsigned int event) {
+  pulp_write32(ARCHI_CLUSTER_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + PULP_EVNT_GEN, 1 << event);
+}
+
+static inline void pulp_gpevt_trigger_cluster(unsigned int cid, unsigned int event) {
+  pulp_write32(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_EU_OFFSET + PULP_EVNT_GEN, 1 << event);
+}
+
+static inline void pulp_gpevt_triggerCoreSet(unsigned int event, unsigned int coreSet) {
+  pulp_write32(ARCHI_EU_ADDR + PULP_EVNT_GEN_GP0 + ((event - 1) << 2), coreSet);
+}
+
+static inline void pulp_gpevt_clear_base(unsigned int base, unsigned int event) {
+  // On pulp 3 we can clear all events specified in the mask in one shot
+  pulp_write32(base + ARCHI_EU_OFFSET + PULP_EV_BUFFER_LOW + hal_core_id()*4, 1 << event);
+}
+
+static inline void pulp_gpevt_clear(unsigned int event) {
+  pulp_write32(ARCHI_DEMUX_ADDR + PULP_DEMUX_EV_BUFFER_CLEAR_OFFSET, 1 << event);
+}
+
+static inline void pulp_gpevtmask_clear(unsigned int event) {
+  pulp_write32(ARCHI_DEMUX_ADDR + PULP_DEMUX_EV_BUFFER_CLEAR_OFFSET, event);
+}
+
+static inline void eu_evt_maskWaitAndClr(int mask)
+{
+  pulp_evtmask_wait(mask);
+  pulp_gpevtmask_clear(mask);
+}
+
+static inline void pulp_fc_gpevt_clear(unsigned int event) {
+  pulp_gpevt_clear_base(0x50200000, event);
+}
+
+static inline unsigned int pulp_gpevt_status_base(unsigned int base) {
+  return pulp_read32(ARCHI_EU_ADDR + PULP_EV_BUFFER_LOW + hal_core_id()*4);
+}
+
+static inline unsigned int pulp_gpevt_status() {
+  return pulp_gpevt_status_base(ARCHI_CLUSTER_ADDR);
+}
+
+static inline unsigned int pulp_fc_gpevt_status() {
+  return pulp_gpevt_status_base(0x50200000);
+}
+
+
+/** @name SW event trigger.
+ *  Functions for triggering SW events which can be used to wake-up cluster cores from SW.
+ */
+/**@{*/
+
+static inline unsigned int eu_evt_trig_cluster_addr(int cluster, int event)
+{
+  return ARCHI_CLUSTER_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + PULP_EVNT_GEN_GP0 + ((event - 1) << 2);
+}
+
+static inline unsigned int eu_evt_trig_remote_addr(int event)
+{
+  return eu_evt_trig_cluster_addr(0, event);
+}
+
+static inline unsigned int eu_evt_trig_addr(int event)
+{
+  return ARCHI_EU_ADDR + PULP_EVNT_GEN_GP0 + ((event - 1) << 2);
+}
+
+static inline void eu_evt_trig(unsigned int evtAddr, unsigned int coreSet)
+{
+  pulp_write32(evtAddr, coreSet);
+}
+
+//!@}
+
+/*
+ * Interrupt 
+ */
+static inline unsigned int pulp_irq_id_read(int coreid){
+  return pulp_read32(ARCHI_EU_ADDR + PULP_READ_IRQ_ID_BASE  + 4*coreid);
+}
+
+
+static inline unsigned int pulp_irq_buff_low_read(int coreid){
+  return pulp_read32(ARCHI_EU_ADDR + PULP_IRQ_BUFFER_LOW_BASE  + 4*coreid);
+}
+
+static inline unsigned int pulpe_irq_buff_high_read(int coreid){
+  return pulp_read32(ARCHI_EU_ADDR + PULP_IRQ_BUFFER_HIGH_BASE  + 4*coreid);
+}
+
+static inline void pulp_irq_buff_low_clear( unsigned int mask )  {
+  pulp_write32(ARCHI_DEMUX_ADDR + PULP_DEMUX_IRQ_BUFFER_CLEAR_OFFSET, mask); 
+}
+
+static inline unsigned int pulp_irq_mask_low_read( int coreid  )  {  
+  return pulp_read32(ARCHI_EU_ADDR + PULP_IRQ_MASK_LOW_BASE + 4*coreid) ; 
+}
+
+static inline unsigned int pulp_irq_mask_high_read( int coreid )  {
+  return pulp_read32(ARCHI_EU_ADDR + PULP_IRQ_MASK_HIGH_BASE+ 4*coreid );
+}
+
+static inline void pulp_irq_mask_low_set( int coreid , unsigned int mask )  {
+  pulp_write32(ARCHI_EU_ADDR + PULP_IRQ_MASK_LOW_BASE + 4*coreid, mask); 
+}
+
+static inline void pulp_irq_mask_high_set( int coreid , unsigned int mask )  {
+  pulp_write32(ARCHI_EU_ADDR + PULP_IRQ_MASK_HIGH_BASE + 4*coreid, mask);  
+}
+
+static inline void eu_irq_maskSet(unsigned int irqMask)
+{
+  int coreId = hal_core_id();
+  pulp_irq_mask_low_set(coreId, pulp_irq_mask_low_read(coreId) | irqMask);
+}
+
+static inline void eu_irq_maskClr(unsigned int irqMask)
+{
+  int coreId = hal_core_id();
+  pulp_irq_mask_low_set(coreId, pulp_irq_mask_low_read(coreId) & ~irqMask);
+}
+
+
+
+
+/*
+ * BARRIERS
+ */
+
+static inline void pulp_barrier_notify(unsigned int barrier_id)  {
+  pulp_write32(ARCHI_EU_ADDR + PULP_CLKGATE_WAIT_BARRIER, barrier_id);
+}
+
+static inline unsigned int pulp_barrier_read(unsigned int barrier_id){
+  return pulp_read32(ARCHI_EU_ADDR + PULP_CLKGATE_SET_BARRIER+4*barrier_id);
+}
+
+
+static inline void pulp_barrier_setup(unsigned int barrier_id, unsigned int num_threads, unsigned int mask_to_trigg)  {
+  pulp_write32(ARCHI_EU_ADDR + PULP_CLKGATE_SET_BARRIER+4*barrier_id, (num_threads<<16)+mask_to_trigg);
+}
+
+
+
+
+
+
+static inline void eu_evt_maskSet_base(unsigned int base, unsigned int evtMask) {
+  pulp_evtMask_set_base(base, evtMask);
+}
+
+static inline void eu_evt_maskSet(unsigned int evtMask)
+{
+  pulp_evtMask_set(pulp_evtMask_get() | evtMask);
+}
+
+static inline void eu_evt_maskClr(unsigned int evtMask)
+{
+  pulp_evtMask_set(pulp_evtMask_get() & ~evtMask);
+}
+
+
+static inline unsigned int eu_evt_wait()
+{
+  pulp_evt_wait();
+  return pulp_gpevt_status() & pulp_evtMask_get();
+}
+
+
+static inline unsigned int eu_evt_getClusterBase(unsigned int coreId)
+{
+  return ARCHI_EU_ADDR + coreId * 4;
+}
+
+
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/eu/eu_v1_ids.h b/sw/pulp-sdk/hal/include/hal/eu/eu_v1_ids.h
new file mode 100644
index 0000000..33eebea
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/eu/eu_v1_ids.h
@@ -0,0 +1,62 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_EU_EU_V1_IDS_H__
+#define __HAL_EU_EU_V1_IDS_H__
+
+// Highest priority is 0
+#define BARRIER         0
+#define GP0             1
+#define GP1             2
+#define GP2             3
+
+#define TMR0            4
+#define TMR1            5
+#define TMR2            6
+#define TMR3            7
+
+#define DMA             8
+
+#define EVENT_GPIO      9
+#define EVENT_SPIM0    10
+#define EVENT_SPIM1    11
+#define EVENT_UART     12
+#define EVENT_I2C      13
+#define EVENT_I2S      14
+#define EVENT_I2S_CAM  15
+
+#define EVENT_HWCE     17
+
+#define EVTMASK_BARRIER  (1 <<  0)
+#define EVTMASK_GP0      (1 <<  1)
+#define EVTMASK_GP1      (1 <<  2)
+#define EVTMASK_GP2      (1 <<  3)
+#define EVTMASK_TMR0     (1 <<  4)
+#define EVTMASK_TMR1     (1 <<  5)
+#define EVTMASK_TMR2     (1 <<  6)
+#define EVTMASK_TMR3     (1 <<  7)
+#define EVTMASK_DMA      (1 <<  8)
+#define EVTMASK_GPIO     (1 <<  9)
+#define EVTMASK_SPIM0    (1 << 10)
+#define EVTMASK_SPIM1    (1 << 11)
+#define EVTMASK_UART     (1 << 12)
+#define EVTMASK_I2C      (1 << 13)
+#define EVTMASK_I2S      (1 << 14)
+#define EVTMASK_I2S_CAM  (1 << 15)
+#define EVTMASK_HWCE     (1 << 17)
+
+#endif
+
diff --git a/sw/pulp-sdk/hal/include/hal/eu/eu_v3.h b/sw/pulp-sdk/hal/include/hal/eu/eu_v3.h
new file mode 100644
index 0000000..4479ac3
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/eu/eu_v3.h
@@ -0,0 +1,609 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_EU_EU_V3_H__
+#define __HAL_EU_EU_V3_H__
+
+#include "archi/eu/eu_v3.h"
+#include "archi/pulp.h"
+#include "hal/pulp_io.h"
+
+
+
+/** @name Event management
+ *  The following function can be used for selecting which events can wake-up the core, put the core the sleep, clear events and so on.
+ */
+/**@{*/
+
+/** Clock-gated load. 
+ * On architectures that support it, this executes the special p.elw instruction which is used to put the core in idle mode until it receives an event.
+  On other architectures, it executes a classic read which has the same effect but does not handle correctly interrupts while the core is sleeping.
+  \param base   The base address of the event unit.
+  \param offset The offset in the event unit where to load from. Depending on this offset, this will trigger different behaviors (barrier, wait, wait&clear, etc).
+  \return       The loaded value, after the core has been waken-up. This value depends on the feature which is accessed.
+  */
+#if defined(__OPTIMIZE__)
+static inline unsigned int evt_read32(unsigned int base, unsigned int offset)
+{
+  unsigned int value;
+  #if !defined(__LLVM__) && ((defined(OR1K_VERSION) && OR1K_VERSION >= 5) || (defined(RISCV_VERSION) && RISCV_VERSION >= 4))
+  value = __builtin_pulp_event_unit_read((int *)base, offset);
+  #else
+  __asm__ __volatile__ ("" : : : "memory");
+  value = pulp_read32(base + offset);
+  __asm__ __volatile__ ("" : : : "memory");
+  #endif
+  return value;
+}
+#else
+#define evt_read32(base,offset) \
+  ({ \
+    __builtin_pulp_event_unit_read((int *)base, offset); \
+  })
+#endif
+
+/** Get event status. 
+  Return the value of the event status register. This register contains one bit per event, 1 means the event is set. Note that this register is actually used
+  as a status register for both events and interrupts, so clearing one will clear the other. This register is a buffer, which means if an event is received
+  while its bit is already at 1, the event is somehow lost as the bit stays at 1. Thus events should be used as Linux signals.
+  \return       The content of the status register.
+  */
+static inline unsigned int eu_evt_status()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER);
+}
+
+/** Get active events. 
+  Same as eu_evt_status, but the content of the status register is ANDed with the content of the event mask register so that
+  only relevant events (that can wake-up the core) are shown. It can for example be used to know which events must be handled
+  after a core wake-up as the core has been waken-up due to one of them.
+  \return       The content of the status register ANDed with the event mask register.
+  */
+static inline unsigned int eu_evt_statusMasked()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_MASKED);
+}
+
+/** Clear some bits of the event status register. 
+  This allows clearing events after they have been received so that they do not prevent the core from sleeping anymore.  
+  \param evtMask Bits to be cleared. 1 means the bit must be cleared, 0 it should remain the same.
+  */
+static inline void eu_evt_clr(unsigned int evtMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR, evtMask);
+}
+
+/** Modify the event mask. 
+  The event mask tells the event unit which events can wake-up the core. When the core executes the p.elw instruction it goes to sleep unless
+  there is one bit which is set in both the event mask and the event status register. If the event is received while the core is already sleeping
+  and the corresponding bit is set in the event mask, the core is waken-up and cannot go back to sleep until either the event mask or the event status
+  register is modified (usually the bit is cleared using eu_evt_clr)
+  \param evtMask Value to write to the event mask. There is 1 bit per event, 1 means it can wake-up the core, 0 it cannot
+  */
+static inline void eu_evt_mask(unsigned int evtMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK, evtMask);
+}
+
+/** Set part of the event mask to 1. 
+  See eu_evt_maskSet
+  \param base    The address of the register
+  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
+  */
+static inline void eu_evt_maskSet_base(unsigned int base, unsigned int evtMask)
+{
+#if defined(__riscv__) && !defined(__LLVM__)
+  // TODO riscv compiler is not able to factorize the event unit base if we use classic C code
+  __asm volatile ("sw %0,%1(%2)" : : "r" (evtMask), "I" (EU_CORE_MASK_OR), "r" (base) );
+#else
+  pulp_write32(base + EU_CORE_MASK_OR, evtMask);
+#endif
+}
+
+/** Set part of the event mask to 1. 
+  This is similar to eu_evt_mask but for each bit at 1 in the new value, the corresponding bit is set in the event mask and the others remain the same.
+  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
+  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
+  */
+static inline void eu_evt_maskSet(unsigned int evtMask)
+{
+  eu_evt_maskSet_base(ARCHI_EU_DEMUX_ADDR, evtMask);
+}
+
+/** Set part of the event mask to 0. 
+  This is the opposite of eu_evt_maskSet. For each bit at 1 in the new value, the corresponding bit is set to 0 in the event mask and the others remain the same.
+  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is cleared in the event mask.
+  */
+static inline void eu_evt_maskClr(unsigned int evtMask)
+{
+#if defined(__riscv__) && !defined(__LLVM__)
+  // TODO riscv compiler is not able to factorize the event unit base if we use classic C code
+  __asm volatile ("sw %0,%1(%2)" : : "r" (evtMask), "I" (EU_CORE_MASK_AND), "r" (ARCHI_EU_DEMUX_ADDR) );
+#else
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK_AND, evtMask);
+#endif
+}
+
+/** Put the core to sleep mode until it receives an event
+  The core goes to sleep until there is one bit at 1 in both the event status register and the event mask register. If it is already the case, when this function is called,
+  the core does not go to sleep and this function returns immediately.
+  */
+static inline unsigned int eu_evt_wait()
+{
+  return evt_read32(ARCHI_EU_DEMUX_ADDR, EU_CORE_EVENT_WAIT);
+}
+
+static inline unsigned int eu_evt_wait_noreplay()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_EVENT_WAIT);
+}
+
+static inline unsigned int eu_wait_for_interrupt()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_EVENT_WAIT);
+}
+
+/** Put the core to sleep mode until it receives an event and clears the active events
+  This is similar to eu_evt_wait but when the core is waken-up, the active events are cleared in the status register. An event is active if its bit is at 1 in both
+  the event status register and the event mask register.
+  */
+static inline unsigned int eu_evt_waitAndClr()
+{
+  return evt_read32(ARCHI_EU_DEMUX_ADDR, EU_CORE_EVENT_WAIT_CLEAR);
+}
+
+/** Modify the event mask, put the core to sleep mode until it receives an event, clears the active events and restore the mask.
+  This is similar to eu_evt_waitAndClr but the events whose bit is set to 1 in the given mask, are activated in the event mask before going to sleep, and are cleared
+  when the core is waken-up.
+  Not that this function is using 3 instructions instead of 1 for most of other primitives, as it needs 2 instruction to set and clear the mask.
+  \param evtMask Event mask used for activating and deactivating events. Each bit to 1 means the corresponding event is activated before sleeping and deactivated after.
+  */
+static inline unsigned int eu_evt_maskWaitAndClr(unsigned evtMask)
+{
+  eu_evt_maskSet(evtMask);
+  unsigned int result = eu_evt_waitAndClr();
+  eu_evt_maskClr(evtMask);
+  return result;
+}
+
+static inline unsigned int eu_fc_evt_maskWaitAndClr(unsigned evtMask)
+{
+  eu_evt_maskSet(evtMask);
+  unsigned int result;
+  do {
+    result = eu_evt_waitAndClr();
+  } while (result == 0);
+  eu_evt_maskClr(evtMask);
+  return result;
+}
+
+//!@}
+
+
+
+
+/** @name Interrupt management
+ *  Functions for setting-up which IRQ can trigger an interrupt handler, clear interrupts and so on
+ */
+/**@{*/
+
+static inline unsigned int eu_evt_statusIrqMasked()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_IRQ_MASKED);
+}
+
+static inline void eu_irq_mask(unsigned int irqMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK_IRQ, irqMask);
+}
+
+static inline void eu_irq_secMask(unsigned int irqMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK_SEC_IRQ, irqMask);
+}
+
+static inline void eu_irq_maskSet_base(unsigned int base, unsigned int irqMask)
+{
+  pulp_write32(base + EU_CORE_MASK_IRQ_OR, irqMask);
+}
+
+static inline void eu_irq_maskSet(unsigned int irqMask)
+{
+  eu_irq_maskSet_base(ARCHI_EU_DEMUX_ADDR, irqMask);
+}
+
+static inline void eu_irq_maskClr(unsigned int irqMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK_IRQ_AND, irqMask);
+}
+
+static inline void eu_irq_secMaskSet(unsigned int irqMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_SEC_DEMUX_OFFSET + EU_SEC_MASK_OR, irqMask);
+}
+
+static inline void eu_irq_secMaskClr(unsigned int irqMask)
+{
+  pulp_write32(ARCHI_EU_DEMUX_ADDR + EU_SEC_DEMUX_OFFSET + EU_SEC_MASK_AND, irqMask);
+}
+
+static inline unsigned int eu_irq_status()
+{
+  return pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_IRQ_MASKED);
+}
+
+//!@}
+
+
+
+
+/** @name SW event trigger.
+ *  Functions for triggering SW events which can be used to wake-up cluster cores from SW.
+ */
+/**@{*/
+
+static inline unsigned int eu_evt_trig_remote_addr(int event)
+{
+  return ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
+}
+
+static inline unsigned int eu_evt_trig_cluster_addr(int cluster, int event)
+{
+  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
+}
+
+#ifdef ARCHI_HAS_FC
+static inline unsigned int eu_evt_trig_fc_addr(int event)
+{
+#ifdef ITC_VERSION
+  return ARCHI_FC_ITC_ADDR + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
+#else
+  return ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
+#endif
+}
+#endif
+
+static inline unsigned int eu_evt_trig_addr(int event)
+{
+  return ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2);
+}
+
+static inline void eu_evt_trig(unsigned int evtAddr, unsigned int coreSet)
+{
+  pulp_write32(evtAddr, coreSet);
+}
+
+static inline void eu_evt_trig_from_id(unsigned int event, unsigned int coreSet)
+{
+  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (event << 2), coreSet);
+}
+
+//!@}
+
+
+
+/** @name Hardware barriers.
+ *  Functions for managing the hardware barriers which can be used to implement a rendez-vous
+ */
+
+// Convert barrier ID into barrier address, that can be used more efficiently by
+// subsequent operations (usually leads to only 1 lw or sw)
+static inline unsigned int eu_bar_addr(int barId)
+{
+  return ARCHI_EU_DEMUX_ADDR + EU_BARRIER_DEMUX_OFFSET + EU_BARRIER_AREA_OFFSET_GET(barId);
+}
+
+static inline unsigned int eu_bar_id(int barAddr)
+{
+  return EU_BARRIER_AREA_BARRIERID_GET(barAddr);
+}
+
+// All-in-one barrier: Trigger barrier notif, wait for barrier and clear the event
+// This also return the pending active events.
+// Barrier event must be active for this to work
+static inline unsigned int eu_bar_trig_wait_clr(unsigned int barAddr)
+{
+  return evt_read32(barAddr, EU_HW_BARR_TRIGGER_WAIT_CLEAR);
+}
+
+static inline void eu_bar_setup_mask(unsigned int barAddr, unsigned int coreMask, unsigned int targetMask)
+{
+  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
+  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
+}
+
+static inline void eu_bar_setup(unsigned int barAddr, unsigned int coreMask)
+{
+  eu_bar_setup_mask(barAddr, coreMask, coreMask);
+}
+
+static inline void eu_bar_trigger(unsigned int barAddr, unsigned int mask)
+{
+  pulp_write32(barAddr + EU_HW_BARR_TRIGGER, mask);
+}
+
+//!@}
+
+
+
+/** @name SoC events FIFO.
+ *  Functions for managing SoC events coming from outside the cluster and pushed by the HW to the SoC event FIFO.
+ */
+/**@{*/
+
+static inline unsigned int eu_soc_events_pop()
+{
+  return pulp_read32(ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT);
+}
+
+#ifdef ARCHI_HAS_FC
+static inline unsigned int fc_eu_soc_events_pop()
+{
+#ifdef ARCHI_FC_PERIPHERALS_ADDR
+  return pulp_read32(ARCHI_FC_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT);
+#else
+  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT);
+#endif
+}
+#endif
+
+static inline int eu_soc_events_is_valid(unsigned int word)
+{
+  return (word >> EU_SOC_EVENTS_VALID_BIT) & 1;
+}
+
+static inline unsigned int eu_soc_events_get_event(unsigned int word)
+{
+  return word & EU_SOC_EVENTS_EVENT_MASK;
+}
+
+//!@}
+
+
+
+/** @name Hardware mutexes.
+ *  Functions for managing, locking and unlocking hardware mutexes
+ */
+/**@{*/
+
+// Convert mutex ID into mutex address, that can be used more efficiently by
+// subsequent operations (usually leads to only 1 lw or sw)
+static inline unsigned int eu_mutex_addr(int mutexId)
+{
+  return ARCHI_EU_DEMUX_ADDR + EU_MUTEX_DEMUX_OFFSET + (mutexId << 2);
+}
+
+static inline void eu_mutex_lock(unsigned int mutexAddr)
+{
+  evt_read32(mutexAddr, 0);
+}
+
+static inline void eu_mutex_lock_from_id(unsigned int id)
+{
+  evt_read32(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id << 2));
+}
+
+static inline void eu_mutex_unlock(unsigned int mutexAddr)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  pulp_write32(mutexAddr, 0);
+  __asm__ __volatile__ ("" : : : "memory");
+}
+
+static inline void eu_mutex_unlock_from_id(int id)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_MUTEX_DEMUX_OFFSET + (id<<2), 0);
+  __asm__ __volatile__ ("" : : : "memory");
+}
+
+static inline void eu_mutex_init(unsigned int mutexAddr)
+{
+  pulp_write32(mutexAddr, 0);
+}
+
+//!@}
+
+
+
+/** @name Hardware dispatcher.
+ *  Functions for managing the hardware dispatcher, which can be used to dispatch entry points to sleeping slave cores.
+ */
+static inline unsigned int eu_dispatch_pop()
+{
+  eu_evt_maskSet(1<<PULP_DISPATCH_EVENT);
+  unsigned int result = evt_read32(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS);
+  eu_evt_maskClr(1<<PULP_DISPATCH_EVENT);
+  return result;
+}
+
+static inline void eu_dispatch_push(unsigned value)
+{
+  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
+}
+
+static inline void eu_dispatch_push_base(unsigned int base, unsigned value)
+{
+  IP_WRITE(base, EU_DISPATCH_FIFO_ACCESS, value);
+}
+
+static inline void eu_dispatch_team_config(unsigned value)
+{
+  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
+}
+
+static inline void eu_dispatch_team_config_base(unsigned int base, unsigned value)
+{
+  IP_WRITE(base, EU_DISPATCH_TEAM_CONFIG, value);
+}
+
+static inline unsigned int eu_dispatch_get_base(unsigned int id)
+{
+  return ARCHI_EU_DEMUX_ADDR + EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_AREA_OFFSET_GET(id);
+}
+
+static inline unsigned int eu_dispatch_team_config_read()
+{
+  return IP_READ(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG);
+}
+
+//!@}
+
+
+
+
+
+
+/** @name Hardware loops (NOT YET AVAILABLE ON HW).
+ *  Functions for managing the hardware loops, which can be used to dispatch a range of indexes to a core set.
+ */
+static inline unsigned eu_loop_addr(unsigned int id)
+{
+  return ARCHI_EU_DEMUX_ADDR + EU_LOOP_DEMUX_OFFSET;
+}
+
+static inline unsigned int eu_loop_getChunk(unsigned int addr)
+{
+  return pulp_read32(addr + EU_LOOP_CHUNK);
+}
+
+static inline unsigned int eu_loop_getStart(unsigned int addr)
+{
+  return pulp_read32(addr + EU_LOOP_START);
+}
+
+static inline unsigned int eu_loop_getState(unsigned int addr)
+{
+  return pulp_read32(addr + EU_LOOP_STATE);
+}
+
+static inline void eu_loop_setStart(unsigned int addr, unsigned int value)
+{
+  pulp_write32(addr + EU_LOOP_START, value);
+}
+
+static inline void eu_loop_setEnd(unsigned int addr, unsigned int value)
+{
+  pulp_write32(addr + EU_LOOP_END, value);
+}
+
+static inline void eu_loop_setIncr(unsigned int addr, unsigned int value)
+{
+  pulp_write32(addr + EU_LOOP_INCR, value);
+}
+
+static inline void eu_loop_setChunk(unsigned int addr, unsigned int value)
+{
+  pulp_write32(addr + EU_LOOP_CHUNK, value);
+}
+
+static inline void eu_loop_initEpoch(unsigned int addr, unsigned int coreSet)
+{
+  pulp_write32(addr + EU_LOOP_EPOCH, coreSet);
+}
+
+static inline unsigned int eu_loop_getSingle(unsigned int addr)
+{
+  return pulp_read32(addr + EU_LOOP_SINGLE);
+}
+
+//!@}
+
+#if defined(PLP_SOC_EU_HAS_BAR) && PLP_SOC_EU_HAS_BAR == 1
+/** @name SoC hardware barriers (NOT YET AVAILABLE ON HW).
+ *  Functions for managing the SoC HW barriers, which can be used to implement a rendez-vous between several clusters
+ */
+static inline unsigned int eu_soc_bar_addr(int barId)
+{
+  return SOC_EVENT_UNIT_ADDR + EU_SOC_BARRIER_AREA_OFFSET + EU_SOC_BARRIER_AREA_OFFSET_GET(barId);
+}
+
+static inline unsigned int eu_soc_bar_id(int barAddr)
+{
+  return EU_SOC_BARRIER_AREA_BARRIERID_GET(barAddr);
+}
+
+static inline void eu_soc_bar_trig(unsigned int barAddr, int clusterMask)
+{
+  pulp_write32(barAddr + EU_SOC_HW_BARR_TRIGGER, clusterMask);
+}
+
+static inline void eu_soc_bar_setup(unsigned int barAddr, unsigned int clusterMask)
+{
+  pulp_write32(barAddr + EU_SOC_HW_BARR_TRIGGER_MASK, clusterMask);
+}
+
+//!@}
+#endif
+
+
+
+#if defined(PLP_SOC_EU_HAS_LOCK) && PLP_SOC_EU_HAS_LOCK == 1
+/** @name SoC HW locks (NOT YET AVAILABLE ON HW).
+ *  Functions for managing the SoC HW locks, which can be used to implement a lock between several clusters
+ */
+static inline unsigned int eu_soc_lock_addr(int lockId)
+{
+  return SOC_EVENT_UNIT_ADDR + EU_SOC_LOCK_AREA_OFFSET + EU_SOC_LOCK_AREA_OFFSET_GET(lockId);
+}
+
+static inline unsigned int eu_soc_lock_id(int lockAddr)
+{
+  return EU_SOC_LOCK_AREA_LOCKID_GET(lockAddr);
+}
+
+static inline void eu_soc_lock_reg(unsigned int lockAddr, int clusterId)
+{
+  pulp_write32(lockAddr + EU_SOC_LOCK_REG, 1 << clusterId);
+}
+
+static inline void eu_soc_lock_unreg(unsigned int lockAddr, int clusterId)
+{
+  pulp_write32(lockAddr + EU_SOC_LOCK_UNREG, 1 << clusterId);
+}
+
+static inline void eu_soc_lock_set(unsigned int lockAddr, unsigned int value)
+{
+  pulp_write32(lockAddr + EU_SOC_LOCK_VALUE, value);
+}
+
+static inline int eu_soc_lock_get(unsigned int lockAddr)
+{
+  return pulp_read32(lockAddr + EU_SOC_LOCK_VALUE);
+}
+#endif
+
+#ifdef PULP_CKGATE_OFFSET
+// TODO this is not aligned with PULP
+static inline void fc_eu_trig(unsigned int event) {
+  pulp_write32(0x50000000 + PULP_CKGATE_OFFSET + 0x20C, 1 << event);
+}
+#endif
+
+static inline unsigned int eu_evt_getClusterBase(unsigned int coreId)
+{
+  return ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_CORE_AREA_OFFSET_GET(coreId);
+}
+
+static inline unsigned int eu_core_base(int coreId)
+{
+  return ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET + EU_CORE_AREA_SIZE * coreId;
+}
+
+//!@}
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/fll/fll_v1.h b/sw/pulp-sdk/hal/include/hal/fll/fll_v1.h
new file mode 100644
index 0000000..16574d9
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/fll/fll_v1.h
@@ -0,0 +1,166 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_FLL_FLL_V1_H__
+#define __HAL_FLL_FLL_V1_H__
+
+#include "hal/pulp.h"
+#include "archi/fll/fll_v1.h"
+#include "hal/pulp_io.h"
+
+
+typedef enum {
+  FLL_SOC=0,
+  FLL_CLUSTER=1,
+} hal_fll_e;
+
+
+
+static inline int fll_addr(int fll)
+{
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FLL_OFFSET + fll*ARCHI_FLL_AREA_SIZE;
+}
+
+
+static inline void fll_status_set(int base, int value)
+{
+  IP_WRITE(base, FLL_STATUS_OFFSET, value);
+}
+
+static inline int fll_status_get(int base)
+{
+  return IP_READ(base, FLL_STATUS_OFFSET);
+}
+
+
+static inline void fll_conf1_set(int base, int value)
+{
+  IP_WRITE(base, FLL_CONF1_OFFSET, value);
+}
+
+static inline int fll_conf1_get(int base)
+{
+  return IP_READ(base, FLL_CONF1_OFFSET);
+}
+
+
+static inline void fll_conf2_set(int base, int value)
+{
+  IP_WRITE(base, FLL_CONF2_OFFSET, value);
+}
+
+static inline int fll_conf2_get(int base)
+{
+  return IP_READ(base, FLL_CONF2_OFFSET);
+}
+
+
+
+
+
+typedef enum {
+        FLL_CONFIG1=0,
+        FLL_CONFIG2=1,
+        FLL_INTEGRATOR=2,
+} hal_fll_config_e;
+
+
+#define N_FLL     2
+
+
+static inline unsigned int GetFllStatus(int Fll)
+{
+    return (unsigned int) IP_READ((int *) ARCHI_SOC_PERIPHERALS_ADDR, (int) (FLL_STATUS_OFFSET));
+}
+
+static inline unsigned int GetFllConfiguration(int Fll, hal_fll_config_e Reg) {
+        int Offset = (int) (FLL_CONF1_OFFSET + Reg*4 + Fll*ARCHI_FLL_AREA_SIZE);
+        return (unsigned int) IP_READ(ARCHI_SOC_PERIPHERALS_ADDR, Offset);
+}
+
+static inline void SetFllConfiguration(int Fll, hal_fll_config_e Reg, unsigned int Value) {
+        IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR, FLL_CONF1_OFFSET + Reg*4 + Fll*ARCHI_FLL_AREA_SIZE, Value);
+}
+
+static inline unsigned int hal_fll_status_reg_get(int fll)
+{
+  return IP_READ(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_STATUS_OFFSET + fll*ARCHI_FLL_AREA_SIZE
+  );
+}
+
+static inline void hal_fll_conf_reg1_set(int fll, unsigned int value)
+{
+  IP_WRITE(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_CONF1_OFFSET + fll*ARCHI_FLL_AREA_SIZE,
+    value
+  );
+}
+
+static inline unsigned int hal_fll_conf_reg1_get(int fll)
+{
+  return IP_READ(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_CONF1_OFFSET + fll*ARCHI_FLL_AREA_SIZE
+  );
+}
+
+static inline void hal_fll_conf_reg2_set(int fll, unsigned int value)
+{
+  IP_WRITE(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_CONF2_OFFSET + fll*ARCHI_FLL_AREA_SIZE,
+    value
+  );
+}
+
+static inline unsigned int hal_fll_conf_reg2_get(int fll)
+{
+  return IP_READ(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_CONF2_OFFSET + fll*ARCHI_FLL_AREA_SIZE
+  );
+}
+
+static inline void hal_fll_integrator_set(int fll, unsigned int value)
+{
+  IP_WRITE(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_INTEGRATOR_OFFSET + fll*ARCHI_FLL_AREA_SIZE,
+    value
+  );
+}
+
+static inline unsigned int hal_fll_integrator_get(int fll)
+{
+  return IP_READ(
+    ARCHI_SOC_PERIPHERALS_ADDR, 
+    FLL_INTEGRATOR_OFFSET + fll*ARCHI_FLL_AREA_SIZE
+  );
+}
+
+
+static inline void hal_fll_update_mult_div(int fll, int mult, int div)
+{  
+  fll_reg_conf1_t reg = { .raw = hal_fll_conf_reg1_get(fll) };
+  reg.mult_factor = mult;
+  reg.clock_out_divider = div;
+  hal_fll_conf_reg1_set(fll, reg.raw);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/gpio/gpio_v0.h b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v0.h
new file mode 100644
index 0000000..c558418
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v0.h
@@ -0,0 +1,77 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GPIO_GPIO_V0_H__
+#define __HAL_GPIO_GPIO_V0_H__
+
+static inline void hal_gpio_set_dir(uint32_t mask, uint8_t is_out)
+{
+  uint32_t current = pulp_read32(GPIO_REG_PADDIR);
+  if (is_out)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  pulp_write32(GPIO_REG_PADDIR, current);
+}
+
+static inline void hal_gpio_padout_set(unsigned int value)
+{
+  pulp_write32(GPIO_REG_PADOUT, value);
+}
+
+static inline unsigned int hal_gpio_padout_get()
+{
+  return pulp_read32(GPIO_REG_PADOUT);
+}
+
+static inline void hal_gpio_set_value(uint32_t mask, uint8_t value)
+{
+  uint32_t current = hal_gpio_padout_get();
+  if (value)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  hal_gpio_padout_set(current);
+}
+
+static inline uint32_t hal_gpio_get_value()
+{
+  return pulp_read32(GPIO_REG_PADIN);
+}
+
+static inline void hal_gpio_set_pin_value(uint32_t pin, uint8_t value)
+{
+  uint32_t current = hal_gpio_padout_get();
+  if (value)
+  {
+    current |= 1<<pin;
+  }
+  else
+  {
+    current &= ~(1<<pin);
+  }
+  hal_gpio_padout_set(current);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/gpio/gpio_v2.h b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v2.h
new file mode 100644
index 0000000..6108a83
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v2.h
@@ -0,0 +1,161 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GPIO_GPIO_V2_H__
+#define __HAL_GPIO_GPIO_V2_H__
+
+#include "archi/gpio/gpio_v2.h"
+
+
+static inline uint32_t gpio_padcfg_get(int group)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET, ARCHI_GPIO_PADCFG(group));
+}
+
+static inline void gpio_padcfg_set(int group, uint32_t value)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET, ARCHI_GPIO_PADCFG(group), value);
+}
+
+static inline void gpio_padcfg_strength_pin_set(int gpio, unsigned int val)
+{
+  int reg_id = ARCHI_GPIO_PADCFG_REG(gpio);
+  int group = ARCHI_GPIO_PADCFG_GROUP(gpio);
+  gpio_reg_padcfg_t reg = { .raw=gpio_padcfg_get(reg_id) };
+  reg.pin[group].strength = val;
+  gpio_padcfg_set(reg_id, reg.raw);
+}
+
+static inline void gpio_padcfg_pull_pin_set(int gpio, unsigned int val)
+{
+  int reg_id = ARCHI_GPIO_PADCFG_REG(gpio);
+  int group = ARCHI_GPIO_PADCFG_GROUP(gpio);
+  gpio_reg_padcfg_t reg = { .raw=gpio_padcfg_get(reg_id) };
+  reg.pin[group].pull = val;
+  gpio_padcfg_set(reg_id, reg.raw);
+}
+
+
+static inline void hal_gpio_paddir_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
+}
+
+static inline unsigned int hal_gpio_paddir_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR);
+}
+
+static inline unsigned int hal_gpio_padin_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADIN);
+}
+
+static inline void hal_gpio_padout_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT, value);
+}
+
+static inline unsigned int hal_gpio_padout_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT);
+}
+
+static inline void hal_gpio_inten_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN, value);
+}
+
+static inline unsigned int hal_gpio_inten_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN);
+}
+
+static inline void hal_gpio_inttype_set(unsigned int id, unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id), value);
+}
+
+static inline unsigned int hal_gpio_inttype_get(unsigned int id)
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
+}
+
+static inline unsigned int hal_gpio_intstatus_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
+}
+
+static inline unsigned int hal_gpio_en_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
+}
+
+static inline void hal_gpio_en_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
+}
+
+
+
+static inline void hal_gpio_set_dir(uint32_t mask, uint8_t is_out)
+{
+  uint32_t current = hal_gpio_paddir_get();
+  if (is_out)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  hal_gpio_paddir_set(current);
+}
+
+static inline void hal_gpio_set_value(uint32_t mask, uint8_t value)
+{
+  uint32_t current = hal_gpio_padout_get();
+  if (value)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  hal_gpio_padout_set(current);
+}
+
+static inline uint32_t hal_gpio_get_value()
+{
+  return hal_gpio_padin_get();
+}
+
+static inline void hal_gpio_set_pin_value(uint32_t pin, uint8_t value)
+{
+  uint32_t current = hal_gpio_padout_get();
+  if (value)
+  {
+    current |= 1<<pin;
+  }
+  else
+  {
+    current &= ~(1<<pin);
+  }
+  hal_gpio_padout_set(current);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/gpio/gpio_v3.h b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v3.h
new file mode 100644
index 0000000..0404d4f
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/gpio/gpio_v3.h
@@ -0,0 +1,192 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GPIO_GPIO_V3_H__
+#define __HAL_GPIO_GPIO_V3_H__
+
+#include "archi/gpio/gpio_v3.h"
+
+#define ARCHI_GPIO_PADDIR_IN  0
+#define ARCHI_GPIO_PADDIR_OUT 1
+
+#define ARCHI_GPIO_INTTYPE_RISE          1
+#define ARCHI_GPIO_INTTYPE_FALL          0
+#define ARCHI_GPIO_INTTYPE_RISE_AND_FALL 2
+
+#define ARCHI_GPIO_INTTYPE_NO(gpio)      ((gpio) >> 4)
+#define ARCHI_GPIO_INTTYPE_GPIO(inttype) ((inttype)*16)
+#define ARCHI_GPIO_INTTYPE_SIZE          2
+#define ARCHI_GPIO_INTTYPE_BIT(pad)      (((pad) & 0xF) << 1)
+#define ARCHI_GPIO_INTTYPE_GET(gpio,value) (((value) >> ARCHI_GPIO_INTTYPE_BIT(gpio)) & ((1<<ARCHI_GPIO_INTTYPE_SIZE) - 1))
+
+#if 0
+static inline uint32_t gpio_padcfg_get(int group)
+{
+  return IP_READ(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET, ARCHI_GPIO_PADCFG(group));
+}
+
+static inline void gpio_padcfg_set(int group, uint32_t value)
+{
+  IP_WRITE(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET, ARCHI_GPIO_PADCFG(group), value);
+}
+
+static inline void gpio_padcfg_strength_pin_set(int gpio, unsigned int val)
+{
+  int reg_id = ARCHI_GPIO_PADCFG_REG(gpio);
+  int group = ARCHI_GPIO_PADCFG_GROUP(gpio);
+  gpio_reg_padcfg_t reg = { .raw=gpio_padcfg_get(reg_id) };
+  reg.pin[group].strength = val;
+  gpio_padcfg_set(reg_id, reg.raw);
+}
+
+static inline void gpio_padcfg_pull_pin_set(int gpio, unsigned int val)
+{
+  int reg_id = ARCHI_GPIO_PADCFG_REG(gpio);
+  int group = ARCHI_GPIO_PADCFG_GROUP(gpio);
+  gpio_reg_padcfg_t reg = { .raw=gpio_padcfg_get(reg_id) };
+  reg.pin[group].pull = val;
+  gpio_padcfg_set(reg_id, reg.raw);
+}
+
+
+static inline void hal_gpio_paddir_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
+}
+
+static inline unsigned int hal_gpio_paddir_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR);
+}
+
+static inline unsigned int hal_gpio_padin_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADIN);
+}
+
+static inline void hal_gpio_padout_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT, value);
+}
+
+static inline unsigned int hal_gpio_padout_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADOUT);
+}
+
+static inline void hal_gpio_inten_set(unsigned int value)
+{
+  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN, value);
+}
+
+static inline unsigned int hal_gpio_inten_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTEN);
+}
+#endif
+
+static inline void hal_gpio_inttype_set(unsigned int id, unsigned int value)
+{
+  if (id == 0)
+    return gpio_inttype0_set(ARCHI_GPIO_ADDR, value);
+  else
+    return gpio_inttype1_set(ARCHI_GPIO_ADDR, value);
+}
+
+
+
+static inline unsigned int hal_gpio_inttype_get(unsigned int id)
+{
+  if (id == 0)
+    return gpio_inttype0_get(ARCHI_GPIO_ADDR);
+  else
+    return gpio_inttype1_get(ARCHI_GPIO_ADDR);
+}
+
+
+#if 0
+static inline unsigned int hal_gpio_intstatus_get()
+{
+  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
+}
+#endif
+
+
+
+static inline unsigned int hal_gpio_en_get()
+{
+  return gpio_gpioen_get(ARCHI_GPIO_ADDR);
+}
+
+
+
+static inline void hal_gpio_en_set(unsigned int value)
+{
+  gpio_gpioen_set(ARCHI_GPIO_ADDR, value);
+}
+
+
+static inline void hal_gpio_set_dir(uint32_t mask, uint8_t is_out)
+{
+  uint32_t current = gpio_paddir_get(ARCHI_GPIO_ADDR);
+  if (is_out)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  gpio_paddir_set(ARCHI_GPIO_ADDR, current);
+}
+
+static inline void hal_gpio_set_value(uint32_t mask, uint8_t value)
+{
+  uint32_t current = gpio_padout_get(ARCHI_GPIO_ADDR);
+  if (value)
+  {
+    current |= mask;
+  }
+  else
+  {
+    current &= ~mask;
+  }
+  gpio_padout_set(ARCHI_GPIO_ADDR, current);
+}
+
+
+static inline uint32_t hal_gpio_get_value()
+{
+  return gpio_padout_get(ARCHI_GPIO_ADDR);
+}
+
+
+
+static inline void hal_gpio_set_pin_value(uint32_t pin, uint8_t value)
+{
+  uint32_t current = gpio_padout_get(ARCHI_GPIO_ADDR);
+  if (value)
+  {
+    current |= 1<<pin;
+  }
+  else
+  {
+    current &= ~(1<<pin);
+  }
+  gpio_padout_set(ARCHI_GPIO_ADDR, current);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/gvsoc/gvsoc.h b/sw/pulp-sdk/hal/include/hal/gvsoc/gvsoc.h
new file mode 100644
index 0000000..30a2f53
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/gvsoc/gvsoc.h
@@ -0,0 +1,104 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_GVSOC_GVSOC_H__
+#define __HAL_GVSOC_GVSOC_H__
+
+#include "archi/gvsoc/gvsoc.h"
+
+#if 0
+#define PLP_SEMIHOSTING_STATS_START              20
+#define PLP_SEMIHOSTING_STATS_STOP               21
+#define PLP_SEMIHOSTING_STATS_DUMP               22
+
+#define PLP_SEMIHOSTING_TRACE_START              30
+#define PLP_SEMIHOSTING_TRACE_STOP               31
+
+#define PLP_SEMIHOSTING_PROF_START              40
+#define PLP_SEMIHOSTING_PROF_STOP               41
+#endif
+
+extern int __rt_semihosting_call(int, ... );
+
+typedef struct {
+} gv_vcd_conf_t;
+
+static inline void gv_vcd_configure(int active, gv_vcd_conf_t *conf) {
+  __rt_semihosting_call(GV_SEMIHOSTING_VCD_CONFIGURE, active);
+}
+
+static inline int gv_vcd_open_trace(char *path) {
+  return __rt_semihosting_call(GV_SEMIHOSTING_VCD_OPEN_TRACE, path);
+}
+
+static inline void gv_vcd_conf_trace(int trace, int active) {
+  __rt_semihosting_call(GV_SEMIHOSTING_VCD_CONF_TRACE, trace, active);
+}
+
+static inline void gv_vcd_dump_trace(int trace, unsigned int value) {
+  __rt_semihosting_call(GV_SEMIHOSTING_VCD_DUMP_TRACE, trace, 0, 0, value);
+}
+
+static inline void gv_vcd_dump_trace_string(int trace, char *str) {
+  __rt_semihosting_call(GV_SEMIHOSTING_VCD_DUMP_TRACE_STRING, trace, str);
+}
+
+
+#if 0
+static inline void gv_stats_start() {
+  __rt_semihosting_call(gv_SEMIHOSTING_STATS_START);
+}
+
+static inline void gv_stats_stop() {
+  __rt_semihosting_call(gv_SEMIHOSTING_STATS_STOP);
+}
+
+static inline void gv_stats_dump() {
+  __rt_semihosting_call(gv_SEMIHOSTING_STATS_DUMP);
+}
+
+#endif
+
+static inline int gv_trace_open(char *path)
+{
+  return __rt_semihosting_call(GV_SEMIHOSTING_TRACE_OPEN, path);
+}
+
+static inline void gv_trace_enable(int trace)
+{
+  __rt_semihosting_call(GV_SEMIHOSTING_TRACE_ENABLE, trace, 1);
+}
+
+static inline void gv_trace_disable(int trace)
+{
+  __rt_semihosting_call(GV_SEMIHOSTING_TRACE_ENABLE, trace, 0);
+}
+
+
+
+#if 0
+static inline void gv_prof_start() {
+  __rt_semihosting_call(gv_SEMIHOSTING_PROF_START);
+}
+
+static inline void gv_prof_stop() {
+  __rt_semihosting_call(gv_SEMIHOSTING_PROF_STOP);
+}
+#endif
+
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/hwce/hwce_v4.h b/sw/pulp-sdk/hal/include/hal/hwce/hwce_v4.h
new file mode 100644
index 0000000..c505b82
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/hwce/hwce_v4.h
@@ -0,0 +1,321 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef	__HAL_HWCE_HWCE_V4_H__
+#define __HAL_HWCE_HWCE_V4_H__
+
+#include "hal/pulp.h"
+#include "archi/hwce/hwce_v4_old.h"
+
+#if HWCE_VERSION != 4
+#error This file must be included only with HWCE version 4
+#endif
+
+#define NB_HWCE 1
+
+/*
+ * Control and generic configuration register layout
+ * =====================================================================
+ *  # reg |  bits   |   bitmask    ||  content
+ * -------+---------+--------------++-----------------------------------
+ *     0  |  31: 0  |  0xffffffff  ||  TRIGGER
+ *     1  |  31: 0  |  0xffffffff  ||  ACQUIRE
+ *     2  |  31: 0  |  0xffffffff  ||  EVT_ENABLE
+ *     3  |  31: 0  |  0xffffffff  ||  STATUS
+ *     4  |  31: 0  |  0xffffffff  ||  RUNNING_JOB
+ *     5  |  31: 0  |  0xffffffff  ||  SOFT_CLEAR
+ *   6-7  |         |              ||  Reserved
+ *     8  |  31:16  |  0xffff0000  ||  WSTRIDE
+ *        |  15:13  |  0x0000e000  ||  Reserved
+ *        |  12:11  |  0x00001800  ||  CONV
+ *        |  10: 9  |  0x00000600  ||  VECT
+ *        |      8  |  0x00000100  ||  UNS
+ *        |      7  |  0x00000080  ||  NY
+ *        |      6  |  0x00000040  ||  LC
+ *        |   5: 0  |  0x0000003f  ||  QF
+ *     9  |  31: 0  |  0xffffffff  ||  GEN_CONFIG1 (reserved)
+ * =====================================================================
+ *
+ * Register layout in case of NB_Y_STREAMS = 4
+ * =====================================================================
+ *  # reg |  bits   |   bitmask    ||  content
+ * -------+---------+--------------++-----------------------------------
+ *     0  |  31: 0  |  0xffffffff  ||  y trans_size
+ *     1  |  31:16  |  0xffff0000  ||  y line_stride
+ *        |  15: 0  |  0x0000ffff  ||  y line_length
+ *     2  |  31:16  |  0xffff0000  ||  y feat_stride
+ *        |  15: 0  |  0x0000ffff  ||  y feat_length
+ *     3  |  31: 0  |  0xffffffff  ||  y_out[0] base_addr (logic y_out[3])
+ *     4  |  31: 0  |  0xffffffff  ||  y_out[1] base_addr (logic y_out[2])
+ *     5  |  31: 0  |  0xffffffff  ||  y_out[2] base_addr (logic y_out[1])
+ *     6  |  31: 0  |  0xffffffff  ||  y_out[3] base_addr (logic y_out[0])
+ *     7  |  31: 0  |  0xffffffff  ||  y_in[0] base_addr (logic y_in[3])
+ *     8  |  31: 0  |  0xffffffff  ||  y_in[1] base_addr (logic y_in[2])
+ *     9  |  31: 0  |  0xffffffff  ||  y_in[2] base_addr (logic y_in[1])
+ *    10  |  31: 0  |  0xffffffff  ||  y_in[3] base_addr (logic y_in[0])
+ *    11  |  31: 0  |  0xffffffff  ||  x trans_size
+ *    12  |  31:16  |  0xffff0000  ||  x line_stride
+ *        |  15: 0  |  0x0000ffff  ||  x line_length
+ *    13  |  31:16  |  0xffff0000  ||  x feat_stride
+ *        |  15: 0  |  0x0000ffff  ||  x feat_length
+ *    14  |  31: 0  |  0xffffffff  ||  x_in base_addr
+ *    15  |  31: 0  |  0xffffffff  ||  weight base_addr
+ *    16  |  31:16  |  0xffff0000  ||  constant to sum in no y_in mode   
+ *        |  15:10  |  0x0000fa00  ||  Reserved
+ *        |   9: 0  |  0x0000ffff  ||  linebuffer virtual length
+ *    17  |  31:25  |  0xfe000000  ||  Reserved
+ *        |     24  |  0x01000000  ||  loop order
+ *        |  23:22  |  0x00c00000  ||  Reserved
+ *        |  21:16  |  0x003f0000  ||  input feat map rolling parameter
+ *        |  15:14  |  0x0000c000  ||  Reserved
+ *        |  13: 8  |  0x00003f00  ||  input feat map rolling parameter
+ *        |   7: 4  |  0x000000f0  ||  Reserved
+ *        |   3: 0  |  0x0000000f  ||  vector disable mask
+ * =====================================================================
+ *
+ */
+
+
+// This data structure represents context-dependent registers
+typedef struct {
+  unsigned       int y_trans_size;
+  unsigned short int y_line_length;
+  unsigned short int y_line_stride;
+  unsigned short int y_feat_length;
+  unsigned short int y_feat_stride;
+           short int *y_out3_ptr;
+           short int *y_out2_ptr;
+           short int *y_out1_ptr;
+           short int *y_out0_ptr;
+           short int *y_in3_ptr;
+           short int *y_in2_ptr;
+           short int *y_in1_ptr;
+           short int *y_in0_ptr;
+  unsigned       int x_trans_size;
+  unsigned short int x_line_length;
+  unsigned short int x_line_stride;
+  unsigned short int x_feat_length;
+  unsigned short int x_feat_stride;
+           short int *x_in_ptr;
+  unsigned       int weight_ptr;
+  unsigned       int constsum_linebuflen;
+  unsigned       int lo_wif_wof_vdis;
+} __attribute__((__packed__)) hwce_config_t;
+
+// This data structure represent other registers + unused mmap space
+typedef struct {
+  unsigned int trigger;
+  unsigned int acquire;
+  unsigned int sync_mode;
+  unsigned int status;
+  unsigned int running_job;
+  unsigned int soft_clear;
+  unsigned int reserved_mandatory_0;
+  unsigned int reserved_mandatory_1;
+  unsigned int wstride_conv_vect_uint_noyin_lin_qf;
+  unsigned int pix_shiftr_mode_shiftl;
+  unsigned int reserved_generic_2;
+  unsigned int reserved_generic_3;
+  unsigned int reserved_generic_4;
+  unsigned int reserved_generic_5;
+  unsigned int reserved_generic_6;
+  unsigned int reserved_generic_7;
+  hwce_config_t hwce_cfg;
+} __attribute__((__packed__)) hwce_mmap_t;
+
+// linebuffer width in 16-bit half-words
+#define HWCE_LBSIZE 32
+
+/* LOW-LEVEL HAL */
+#define HWCE_ADDR_BASE  ARCHI_HWCE_ADDR
+#define HWCE_ADDR_SPACE 0x00000100
+
+// For all the following functions we use __builtin_pulp_OffsetedWrite and __builtin_pulp_OffsetedRead
+// instead of classic load/store because otherwise the compiler is not able to correctly factorize
+// the HWCE base in case several accesses are done, ending up with twice more code
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+#define HWCE_WRITE(value, offset) __builtin_pulp_OffsetedWrite(value, (int *)HWCE_ADDR_BASE, offset)
+#define HWCE_READ(offset) __builtin_pulp_OffsetedRead((int *)HWCE_ADDR_BASE, offset)
+#else
+#define HWCE_WRITE(value, offset) pulp_write32(HWCE_ADDR_BASE + (offset), value)
+#define HWCE_READ(offset) pulp_read32(HWCE_ADDR_BASE + (offset))
+#endif
+
+static inline void hwce_y_trans_size_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_TRANS_SIZE);
+}
+
+static inline void hwce_y_line_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_LINE_STRIDE_LENGTH);
+}
+
+static inline void hwce_y_feat_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_FEAT_STRIDE_LENGTH);
+}
+
+static inline void hwce_y_out_3_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_3_BASE_ADDR);
+}
+
+static inline void hwce_y_out_2_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_2_BASE_ADDR);
+}
+
+static inline void hwce_y_out_1_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_1_BASE_ADDR);
+}
+
+static inline void hwce_y_out_0_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_0_BASE_ADDR);
+}
+
+static inline void hwce_y_in_3_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_3_BASE_ADDR);
+}
+
+static inline void hwce_y_in_2_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_2_BASE_ADDR);
+}
+
+static inline void hwce_y_in_1_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_1_BASE_ADDR);
+}
+
+static inline void hwce_y_in_0_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_0_BASE_ADDR);
+}
+
+static inline void hwce_x_trans_size_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_TRANS_SIZE);
+}
+
+static inline void hwce_x_line_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_LINE_STRIDE_LENGTH);
+}
+
+static inline void hwce_x_feat_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_FEAT_STRIDE_LENGTH);
+}
+
+static inline void hwce_x_in_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_IN_BASE_ADDR);
+}
+
+static inline void hwce_w_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_W_BASE_ADDR);
+}
+
+static inline void hwce_gen_config0_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_GEN_CONFIG0);
+}
+ 
+static inline void hwce_gen_config1_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_GEN_CONFIG1);
+}
+ 
+static inline void hwce_job_config0_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_JOB_CONFIG0);
+}
+
+static inline void hwce_job_config1_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_JOB_CONFIG1);
+}
+
+static inline unsigned int hwce_stride_length_value(unsigned int stride, unsigned int length) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0,   stride, 16, 16);
+  res = __builtin_bitinsert(res, length, 16, 0 );
+#endif
+  return res;
+}
+
+static inline unsigned int hwce_gen_config0_value(unsigned int wstride, unsigned int ncp, unsigned int conv, unsigned vect, unsigned int uns, unsigned int ny, unsigned int nf, unsigned int qf, unsigned int rnd) {
+  unsigned int res;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0, wstride, 16, 16);
+  res = __builtin_bitinsert(res, rnd    , 1 , 14);
+  res = __builtin_bitinsert(res, ncp    , 1 , 13);
+  res = __builtin_bitinsert(res, conv   , 2 , 11);
+  res = __builtin_bitinsert(res, vect   , 2 , 9);
+  res = __builtin_bitinsert(res, uns    , 1 , 8);
+  res = __builtin_bitinsert(res, ny     , 1 , 7);
+  res = __builtin_bitinsert(res, nf     , 1 , 6);
+  res = __builtin_bitinsert(res, qf     , 6 , 0);
+#endif
+  return res;
+}
+ 
+static inline unsigned int hwce_gen_config1_value(unsigned int pixshiftr, unsigned int pixmode, unsigned int pixshiftl) {
+  unsigned int res;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0, pixshiftr, 5, 16);
+  res = __builtin_bitinsert(res, pixmode  , 2, 8);
+  res = __builtin_bitinsert(res, pixshiftl, 5, 0);
+#endif
+  return res;
+}
+ 
+static inline unsigned int hwce_job_config0_value(unsigned int noyconst, unsigned int lbuflen) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0, noyconst, 16, 16);
+  res = __builtin_bitinsert(res, lbuflen , 10, 0);
+#endif
+  return res;
+}
+ 
+static inline unsigned int hwce_job_config1_value(unsigned int lo, unsigned int wif, unsigned int wof, unsigned int vect_disable_mask) {
+  unsigned int res;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0, lo                 , 2 , 24);
+  res = __builtin_bitinsert(res, wif              , 6 , 16);
+  res = __builtin_bitinsert(res, wof              , 6, 8);
+  res = __builtin_bitinsert(res, vect_disable_mask, 4, 0);
+#endif
+  return res;
+}
+
+static inline void hwce_wait_event() {
+  eu_evt_maskWaitAndClr(1 << EVENT_HWCE);
+}
+
+static inline void hwce_trigger_job() {
+  HWCE_WRITE(0, HWCE_TRIGGER);
+}
+
+static inline int hwce_acquire_job() {
+  return HWCE_READ(HWCE_ACQUIRE);
+}
+
+static inline void hwce_soft_clear() {
+  volatile int i;
+  HWCE_WRITE(1, HWCE_SOFT_CLEAR);
+  for(i=0; i<3; i++);
+  HWCE_WRITE(0, HWCE_SOFT_CLEAR);
+}
+
+static inline void plp_hwce_enable() {
+  *(volatile int*) (ARCHI_CLUSTER_CTRL_ADDR + (3 << 3)) |=  0xc00;
+}
+
+static inline void plp_hwce_disable() {
+  *(volatile int*) (ARCHI_CLUSTER_CTRL_ADDR + (3 << 3)) &= ~0xc00;
+}
+
+#endif /* __HWCE_HAL_H__ */
+
diff --git a/sw/pulp-sdk/hal/include/hal/hwce/hwce_v5.h b/sw/pulp-sdk/hal/include/hal/hwce/hwce_v5.h
new file mode 100644
index 0000000..a4dc9da
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/hwce/hwce_v5.h
@@ -0,0 +1,263 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_HWCE_HWCE_V5_H__
+#define __HAL_HWCE_HWCE_V5_H__
+
+#include "hal/pulp.h"
+#include "archi/hwce/hwce_v5.h"
+
+#if HWCE_VERSION != 5
+#error This file must be included only with HWCE version 5
+#endif
+
+#define NB_HWCE 1
+
+// if defined, use builtin bitinsert -- otherwise, implement in SW (slower :)
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  #define __hwce_bitinsert __builtin_bitinsert
+#else
+  #define __hwce_bitinsert(a,b,c,d) (a | (((b << (32-c)) >> (32-c)) << d))
+#endif
+
+/* LOW-LEVEL HAL */
+#define HWCE_ADDR_BASE  ARCHI_HWCE_ADDR
+
+// For all the following functions we use __builtin_pulp_OffsetedWrite and __builtin_pulp_OffsetedRead
+// instead of classic load/store because otherwise the compiler is not able to correctly factorize
+// the HWCE base in case several accesses are done, ending up with twice more code
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+#define HWCE_WRITE(value, offset) __builtin_pulp_OffsetedWrite(value, (int *)HWCE_ADDR_BASE, offset)
+#define HWCE_READ(offset) __builtin_pulp_OffsetedRead((int *)HWCE_ADDR_BASE, offset)
+#else
+#define HWCE_WRITE(value, offset) pulp_write32(HWCE_ADDR_BASE + (offset), value)
+#define HWCE_READ(offset) pulp_read32(HWCE_ADDR_BASE + (offset))
+#endif
+
+static inline void hwce_y_trans_size_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_TRANS_SIZE);
+}
+
+static inline void hwce_y_line_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_LINE_STRIDE_LENGTH);
+}
+
+static inline void hwce_y_feat_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_FEAT_STRIDE_LENGTH);
+}
+
+static inline void hwce_y_out_3_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_3_BASE_ADDR);
+}
+
+static inline void hwce_y_out_2_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_2_BASE_ADDR);
+}
+
+static inline void hwce_y_out_1_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_1_BASE_ADDR);
+}
+
+static inline void hwce_y_out_0_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_OUT_0_BASE_ADDR);
+}
+
+static inline void hwce_y_in_3_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_3_BASE_ADDR);
+}
+
+static inline void hwce_y_in_2_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_2_BASE_ADDR);
+}
+
+static inline void hwce_y_in_1_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_1_BASE_ADDR);
+}
+
+static inline void hwce_y_in_0_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_Y_IN_0_BASE_ADDR);
+}
+
+static inline void hwce_x_trans_size_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_TRANS_SIZE);
+}
+
+static inline void hwce_x_line_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_LINE_STRIDE_LENGTH);
+}
+
+static inline void hwce_x_feat_stride_length_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_FEAT_STRIDE_LENGTH);
+}
+
+static inline void hwce_x_in_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_X_IN_BASE_ADDR);
+}
+
+static inline void hwce_w_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_W_BASE_ADDR);
+}
+
+static inline void hwce_gen_config0_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_GEN_CONFIG0);
+}
+
+static inline unsigned int hwce_gen_config0_get() {
+  return HWCE_READ(HWCE_GEN_CONFIG0);
+}
+ 
+static inline void hwce_gen_config1_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_GEN_CONFIG1);
+}
+ 
+static inline unsigned int hwce_gen_config1_get() {
+  return HWCE_READ(HWCE_GEN_CONFIG1);
+}
+ 
+static inline void hwce_gen_config2_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_GEN_CONFIG2);
+}
+ 
+static inline unsigned int hwce_gen_config2_get() {
+  return HWCE_READ(HWCE_GEN_CONFIG2);
+}
+ 
+static inline void hwce_job_config0_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_JOB_CONFIG0);
+}
+
+static inline void hwce_job_config1_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_JOB_CONFIG1);
+}
+
+static inline void hwce_job_config2_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_JOB_CONFIG2);
+}
+
+static inline void hwce_th_base_addr_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_TH_BASE_ADDR);
+}
+
+static inline void hwce_lbufxtranssize_set(unsigned int value) {
+  HWCE_WRITE(value, HWCE_LBUFXTRANSSIZE_ADDR);
+}
+
+static inline unsigned int hwce_stride_length_value(unsigned int stride, unsigned int length) {
+  unsigned int res = 0;
+  res = __hwce_bitinsert(0,   stride, 16, 16);
+  res = __hwce_bitinsert(res, length, 16, 0 );
+  return res;
+}
+
+static inline unsigned int hwce_gen_config0_value(unsigned int wstride, unsigned int ncp, unsigned int conv, unsigned vect, unsigned int uns, unsigned int ny, unsigned int nf, unsigned int qf, unsigned int rnd) {
+  unsigned int res;
+  res = __hwce_bitinsert(0, wstride, 16, 16);
+  // res = __hwce_bitinsert(0, norm_bias, 1, 15);
+  res = __hwce_bitinsert(res, rnd    , 1 , 14);
+  res = __hwce_bitinsert(res, ncp    , 1 , 13);
+  res = __hwce_bitinsert(res, conv   , 2 , 11);
+  res = __hwce_bitinsert(res, vect   , 2 , 9);
+  res = __hwce_bitinsert(res, 0      , 1 , 8);
+  res = __hwce_bitinsert(res, ny     , 1 , 7);
+  res = __hwce_bitinsert(res, nf     , 1 , 6);
+  res = __hwce_bitinsert(res, qf     , 6 , 0);
+  return res;
+}
+ 
+static inline unsigned int hwce_gen_config1_value(unsigned int qmodex, unsigned int qshiftx, unsigned int qmodey, unsigned int qshifty, unsigned int thstride) {
+  unsigned int res = 0;
+  res = __hwce_bitinsert(res, qmodex,   3, 29);
+  res = __hwce_bitinsert(res, qshiftx,  5, 24);
+  res = __hwce_bitinsert(res, qmodey,   3, 21);
+  res = __hwce_bitinsert(res, qshifty,  5, 16);
+  res = __hwce_bitinsert(res, thstride, 16, 0);
+  return res;
+}
+ 
+static inline unsigned int hwce_gen_config2_value(unsigned int qmodew, unsigned int qshiftw, unsigned int wait_nfeat) {
+  unsigned int res = 0;
+  res = __builtin_bitinsert(res, qmodew,     3, 29);
+  res = __builtin_bitinsert(res, qshiftw,    5, 24);
+  res = __builtin_bitinsert(res, wait_nfeat, 8, 16);
+  return res;
+}
+ 
+static inline unsigned int hwce_job_config0_value(unsigned int noyconst, unsigned int lbuflen, unsigned int lbufskiphi,  unsigned int lbufskiplo) {
+  unsigned int res = 0;
+  res = __hwce_bitinsert(res, noyconst,   16, 16);
+  res = __hwce_bitinsert(res, lbufskiphi, 4,  12);
+  res = __hwce_bitinsert(res, lbufskiplo, 4,  8);
+  res = __hwce_bitinsert(res, lbuflen,    8,  0);
+  return res;
+}
+ 
+static inline unsigned int hwce_job_config1_value(unsigned int lo, unsigned int wif, unsigned int wof, unsigned int vect_disable_mask, unsigned int rect, unsigned int noutfeat) {
+  unsigned int res = 0;
+  res = __hwce_bitinsert(res, noutfeat         , 8 , 24);
+  res = __hwce_bitinsert(res, lo               , 1 , 23);
+  res = __hwce_bitinsert(res, rect             , 1 , 22);
+  res = __hwce_bitinsert(res, wif              , 6 , 16);
+  res = __hwce_bitinsert(res, wof              , 6 , 8);
+  res = __hwce_bitinsert(res, vect_disable_mask, 4 , 0);
+  return res;
+}
+ 
+static inline unsigned int hwce_job_config2_value(unsigned int bynfeat, unsigned int bye, unsigned int s2, unsigned int lbufprecnt, unsigned int xlrem, unsigned int ylrem, unsigned int ylen) {
+  unsigned int res;
+  res = __hwce_bitinsert(0, bynfeat            , 8 , 24);
+  res = __hwce_bitinsert(res, bye              , 1 , 23);
+  res = __hwce_bitinsert(res, s2               , 1 , 22);
+  res = __hwce_bitinsert(res, xlrem            , 2 , 20);
+  res = __hwce_bitinsert(res, ylrem            , 2 , 18);
+  res = __hwce_bitinsert(res, ylen             , 8 , 8);
+  res = __hwce_bitinsert(res, lbufprecnt       , 8 , 0);
+  return res;
+}
+
+static inline void hwce_wait_event() {
+  eu_evt_maskWaitAndClr(1 << EVENT_HWCE);
+}
+
+static inline void hwce_trigger_job() {
+  HWCE_WRITE(0, HWCE_TRIGGER);
+}
+
+static inline void hwce_sw_evt() {
+  HWCE_WRITE(0, HWCE_SW_EVT);
+}
+
+static inline int hwce_acquire_job() {
+  return HWCE_READ(HWCE_ACQUIRE);
+}
+
+static inline void hwce_soft_clear() {
+  volatile int i;
+  HWCE_WRITE(1, HWCE_SOFT_CLEAR);
+  for(i=0; i<3; i++);
+  HWCE_WRITE(0, HWCE_SOFT_CLEAR);
+}
+
+static inline void hwce_cg_enable() {
+  *(volatile int*) (ARCHI_CLUSTER_CTRL_ADDR + (3 << 3)) |=  0xc00;
+}
+
+static inline void hwce_cg_disable() {
+  *(volatile int*) (ARCHI_CLUSTER_CTRL_ADDR + (3 << 3)) &= ~0xc00;
+}
+
+#endif /* __HWCE_HAL_H__ */
+
diff --git a/sw/pulp-sdk/hal/include/hal/hwme/hwme_v1.h b/sw/pulp-sdk/hal/include/hal/hwme/hwme_v1.h
new file mode 100644
index 0000000..c27c3a2
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/hwme/hwme_v1.h
@@ -0,0 +1,168 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/* 
+ * Authors:  Francesco Conti <fconti@iis.ee.ethz.ch>
+ */
+
+#ifndef __HAL_HWME_V1_H__
+#define __HAL_HWME_V1_H__
+
+#include "hal/pulp.h"
+
+#if HWME_VERSION != 1
+  #error This file must be included only with XNE version 1.
+#endif
+
+/*
+ * Control and generic configuration register layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0000  |  31: 0  |  0xffffffff  ||  TRIGGER
+ *     1  |  0x0004  |  31: 0  |  0xffffffff  ||  ACQUIRE
+ *     2  |  0x0008  |  31: 0  |  0xffffffff  ||  EVT_ENABLE
+ *     3  |  0x000c  |  31: 0  |  0xffffffff  ||  STATUS
+ *     4  |  0x0010  |  31: 0  |  0xffffffff  ||  RUNNING_JOB
+ *     5  |  0x0014  |  31: 0  |  0xffffffff  ||  SOFT_CLEAR
+ *   6-7  |          |         |              ||  Reserved
+ *     8  |  0x0020  |  31: 0  |  0xffffffff  ||  BYTECODE0 [31:0]
+ *     9  |  0x0024  |  31: 0  |  0xffffffff  ||  BYTECODE1 [63:32]
+ *    10  |  0x0028  |  31: 0  |  0xffffffff  ||  BYTECODE2 [95:64]
+ *    11  |  0x002c  |  31: 0  |  0xffffffff  ||  BYTECODE3 [127:96]
+ *    12  |  0x0030  |  31: 0  |  0xffffffff  ||  BYTECODE4 [159:128]
+ *    13  |  0x0034  |  31:16  |  0xffff0000  ||  LOOPS0    [15:0]
+ *        |          |  15: 0  |  0x0000ffff  ||  BYTECODE5 [175:160]
+ *    14  |  0x0038  |  31: 0  |  0xffffffff  ||  LOOPS1    [47:16]
+ *    15  |          |  31: 0  |  0xffffffff  ||  Reserved
+ * ================================================================================
+ *
+ * Job-dependent registers layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0040  |  31: 0  |  0xffffffff  ||  A_ADDR
+ *     1  |  0x0044  |  31: 0  |  0xffffffff  ||  B_ADDR
+ *     2  |  0x0048  |  31: 0  |  0xffffffff  ||  C_ADDR
+ *     3  |  0x004c  |  31: 0  |  0xffffffff  ||  D_ADDR
+ *     4  |  0x0050  |  31: 0  |  0xffffffff  ||  NB_ITER
+ *     5  |  0x0054  |  31: 0  |  0xffffffff  ||  LEN_ITER
+ *     6  |  0x0058  |  31:16  |  0xffff0000  ||  SHIFT
+ *        |          |   0: 0  |  0x00000001  ||  SIMPLEMUL
+ *     7  |  0x005c  |  31: 0  |  0xffffffff  ||  VECTSTRIDE
+ *     8  |  0x0060  |  31: 0  |  0xffffffff  ||  VECTSTRIDE2
+ * ================================================================================
+ *
+ */
+
+/* LOW-LEVEL HAL */
+#define HWME_ADDR_BASE ARCHI_FC_HWPE_ADDR
+#define HWME_ADDR_SPACE 0x00000100
+
+// For all the following functions we use __builtin_pulp_OffsetedWrite and __builtin_pulp_OffsetedRead
+// instead of classic load/store because otherwise the compiler is not able to correctly factorize
+// the HWME base in case several accesses are done, ending up with twice more code
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+#define HWME_WRITE(value, offset) __builtin_pulp_OffsetedWrite(value, (int *)HWME_ADDR_BASE, offset)
+#define HWME_READ(offset) __builtin_pulp_OffsetedRead((int *)HWME_ADDR_BASE, offset)
+#else
+#define HWME_WRITE(value, offset) pulp_write32(HWME_ADDR_BASE + (offset), value)
+#define HWME_READ(offset) pulp_read32(HWME_ADDR_BASE + (offset))
+#endif
+
+static inline void hwme_bytecode_set(unsigned int offs, unsigned int value) {
+  HWME_WRITE(value, HWME_BYTECODE+offs);
+}
+
+static inline void hwme_a_addr_set(unsigned int value) {
+  HWME_WRITE(value, HWME_A_ADDR);
+}
+
+static inline void hwme_b_addr_set(unsigned int value) {
+  HWME_WRITE(value, HWME_B_ADDR);
+}
+
+static inline void hwme_c_addr_set(unsigned int value) {
+  HWME_WRITE(value, HWME_C_ADDR);
+}
+
+static inline void hwme_d_addr_set(unsigned int value) {
+  HWME_WRITE(value, HWME_D_ADDR);
+}
+
+static inline void hwme_nb_iter_set(unsigned int value) {
+  HWME_WRITE(value, HWME_NB_ITER);
+}
+
+static inline void hwme_len_iter_set(unsigned int value) {
+  HWME_WRITE(value, HWME_LEN_ITER);
+}
+
+static inline void hwme_shift_simplemul_set(unsigned int value) {
+  HWME_WRITE(value, HWME_SHIFT_SIMPLEMUL);
+}
+
+static inline void hwme_vectstride_set(unsigned int value) {
+  HWME_WRITE(value, HWME_VECTSTRIDE);
+}
+
+static inline void hwme_vectstride2_set(unsigned int value) {
+  HWME_WRITE(value, HWME_VECTSTRIDE2);
+}
+
+static inline unsigned int hwme_shift_simplemul_value(
+  unsigned short shift,
+  unsigned       simplemul
+) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0,   shift,     16, 16);
+  res = __builtin_bitinsert(res, simplemul,  8,  0);
+#else
+  res |= ((shift     & 0xffff) << 16) |
+         ((simplemul & 0xff));
+#endif
+  return res;
+}
+
+static inline void hwme_trigger_job() {
+  HWME_WRITE(0, HWME_TRIGGER);
+}
+
+static inline int hwme_acquire_job() {
+  return HWME_READ(HWME_ACQUIRE);
+}
+
+static inline unsigned int hwme_get_status() {
+  return HWME_READ(HWME_STATUS);
+}
+
+static inline void hwme_soft_clear() {
+  volatile int i;
+  HWME_WRITE(0, HWME_SOFT_CLEAR);
+}
+
+static inline void plp_hwme_enable() {
+  *(volatile int*) (ARCHI_SOC_EU_ADDR + (3 << 3)) |=  0xc00;
+}
+
+static inline void plp_hwme_disable() {
+  *(volatile int*) (ARCHI_SOC_EU_ADDR + (3 << 3)) &= ~0xc00;
+}
+
+#endif /* __HAL_HWME_V1_H__ */
+
diff --git a/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v1.h b/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v1.h
new file mode 100644
index 0000000..8ae06b9
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v1.h
@@ -0,0 +1,156 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_ICACHE_ICACHE_CTRL_V1_H__
+#define __HAL_ICACHE_ICACHE_CTRL_V1_H__
+
+#include "archi/pulp.h"
+
+// Flush the L0 buffers, each bit of conf identifies a L0 Buffer Block
+static inline void flush_L0_buffers(int conf){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x0CU) = conf;
+    return;
+}
+
+// Enable All Icache Banks api 
+static inline void enable_all_icache_banks(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0xFFFFFFFF;
+    return;
+}
+
+static inline void hal_icache_cluster_enable(int cid)
+{
+  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
+}
+
+static inline void icache_enable(unsigned int base)
+{
+  pulp_write32(base, 0xFFFFFFFF);
+}
+
+// Disable all icache banks routine
+static inline void disable_all_icache_banks(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0x00000000;
+    return;
+}
+
+// Reset the statistic counters in each icache banks
+static inline void reset_all_icache_stat_regs(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x10U) = 0xFFFFFFFF;
+    return;
+}
+
+// Enable all the statistic counters in all icache banks available
+static inline void start_all_icache_stat_regs(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x14U) = 0xFFFFFFFF;
+    return;
+}
+
+// Disable all the statistic counters in all icache banks available
+static inline void stop_all_icache_stat_regs(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x14U) = 0x00000000;
+    return;
+}
+
+// Read Hit counter reg in a specified icache bank
+static inline unsigned int read_hit_icache_reg(unsigned int bank){
+    volatile unsigned int reg_status;
+    reg_status = *(volatile unsigned int *) (ARCHI_ICACHE_CTRL_ADDR+0x18U+bank*0x04U);
+    return reg_status;
+}
+
+// Read Total transaction counter reg in a specified icache bank
+static inline unsigned int read_trans_icache_reg(unsigned int bank){
+    volatile unsigned int reg_status;
+    reg_status = *(volatile unsigned int *) (ARCHI_ICACHE_CTRL_ADDR+0x28U+bank*0x04U);
+    return reg_status;
+}
+
+// Read Total transaction counter reg in a specified icache bank
+static inline unsigned int read_stall_icache_reg(unsigned int bank){
+  return 0x0U;
+}
+
+static inline void flush_all_icache_banks(void){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U) = -1;// write 4'b1111 in the flush reg
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0x0;// disable the icache banks
+    
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = -1;// enable the icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U) = 0x0;// write 4'b000 in the flush reg
+    return;
+}
+
+static inline int read_enable_icache_reg(void){
+    volatile int reg_status;
+    reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR);
+    return reg_status;
+}
+
+static inline int read_status_icache_reg(void){
+    volatile int reg_status;
+    reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x08U);
+    return reg_status;
+}
+
+static inline void flush_some_icache_banks(int conf){
+    volatile int current_conf = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x08U);
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = conf ^ current_conf;
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = current_conf;
+    return;
+}
+
+static inline void set_icache_banks_conf(int conf){
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = conf;
+    return; 
+}
+
+static inline void set_icache_private(void){
+    
+    //Disable all icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U) = -1;// write 4'b1111 in the flush reg
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0x0;// disable the icache banks
+    
+    //Drive the icache_is_private signal
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0xF0U) = 0x1;
+    
+    //Enable all icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = -1;// enable the icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U) = 0x0;// write 4'b000 in the flush reg
+    return;
+}
+
+static inline void set_icache_shared(void){
+    
+    //Disable all icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U) = -1;// write 4'b1111 in the flush reg
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0x0;// disable the icache banks
+    
+    //Drive the icache_is_private signal
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0xF0U) = 0x0;
+    
+    //Enable all icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = -1;// enable the icache banks
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x04U)    = 0x0; // write 4'b000 in the flush reg
+    return;
+}
+
+static inline int read_icache_pri_sh_reg(void){
+    volatile int reg_status;
+    reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0xF0U);
+    return reg_status;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v2.h b/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v2.h
new file mode 100644
index 0000000..d8b17fb
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/icache/icache_ctrl_v2.h
@@ -0,0 +1,135 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_ICACHE_ICACHE_CTRL_V2_H__
+#define __HAL_ICACHE_ICACHE_CTRL_V2_H__
+
+#include "hal/pulp.h"
+
+static inline unsigned int plp_icache_cluster_remote_base(int cid) { return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET; }
+
+static inline unsigned int plp_icache_cluster_base(int cid) { return ARCHI_ICACHE_CTRL_ADDR; }
+
+static inline unsigned int plp_icache_fc_base() { return ARCHI_ICACHE_CTRL_ADDR; }
+
+// Enable All Icache Banks api 
+static inline void enable_all_icache_banks ( )
+{
+  *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0xFFFFFFFF;
+}
+
+static inline void hal_icache_cluster_enable(int cid)
+{
+  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
+}
+
+static inline void icache_enable(unsigned int base)
+{
+  pulp_write32(base, 0xFFFFFFFF);
+}
+
+static inline void icache_disable(unsigned int base)
+{
+  pulp_write32(base, 0);
+}
+
+// Disable all icache banks routine
+static inline void disable_all_icache_banks ( )
+{
+  *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR) = 0x00000000;
+}
+
+
+
+// Reset the statistic counters in each icache banks
+static inline void reset_all_icache_stat_regs()
+{
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x10) = 0xFFFFFFFF;
+}
+
+
+// Enable all the statisctic counters in all icache banks availabe
+static inline void start_all_icache_stat_regs()
+{
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x14) = 0xFFFFFFFF;
+}
+
+// Disable all the statisctic counters in all icache banks availabe
+static inline void stop_all_icache_stat_regs()
+{
+    *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x14) = 0x00000000;
+}
+
+
+static inline int read_hit_icache_reg( )
+{
+  volatile int reg_status;
+  reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x40);
+  return reg_status;
+}
+
+
+static inline int read_trans_icache_reg( )
+{
+  volatile int reg_status;
+  //FIXME we need to know how many banks are used
+  reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR +0x44);
+  return reg_status;
+}
+
+
+
+static inline void flush_all_icache_banks_common ( unsigned int base )
+{
+  *(volatile int*) (base+0x4) = 1;
+}
+
+
+
+
+
+static inline void flush_all_icache_banks ( )
+{
+  flush_all_icache_banks_common(ARCHI_ICACHE_CTRL_ADDR);
+}
+
+static inline void selective_flush_icache_addr (unsigned int address )
+{
+  *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x8) = address; // write 4'b1111 in the flush reg
+}
+
+
+static inline int read_enable_icache_reg(  )
+{
+  volatile int reg_status;
+  reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR + 0x0C); 
+  return reg_status;
+}
+
+
+
+
+
+
+static inline int read_status_icache_reg(  )
+{
+  volatile int reg_status;
+
+  reg_status = *(volatile int*) (ARCHI_ICACHE_CTRL_ADDR+0x08);
+
+  return reg_status;
+}
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/itc/itc_v1.h b/sw/pulp-sdk/hal/include/hal/itc/itc_v1.h
new file mode 100644
index 0000000..802ed10
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/itc/itc_v1.h
@@ -0,0 +1,116 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_ITC_ITC_V1_H__
+#define __HAL_ITC_ITC_V1_H__
+
+#include "hal/pulp.h" 
+#include "hal/pulp_io.h" 
+#include "archi/itc/itc_v1.h"
+
+
+static inline void hal_itc_enable_value_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_MASK_OFFSET, mask);
+}
+
+static inline unsigned int hal_itc_enable_value_get() {
+  return pulp_read32(ARCHI_FC_ITC_ADDR + ITC_MASK_OFFSET);
+}
+
+static inline void hal_itc_enable_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_MASK_SET_OFFSET, mask);
+}
+
+static inline void hal_itc_enable_clr(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_MASK_CLR_OFFSET, mask);
+}
+
+
+static inline void hal_itc_ack_value_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_ACK_OFFSET, mask);
+}
+
+static inline unsigned int hal_itc_ack_value_get() {
+  return pulp_read32(ARCHI_FC_ITC_ADDR + ITC_ACK_OFFSET);
+}
+
+static inline void hal_itc_ack_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_ACK_SET_OFFSET, mask);
+}
+
+static inline void hal_itc_ack_clr(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_ACK_CLR_OFFSET, mask);
+}
+
+
+
+static inline void hal_itc_status_value_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_STATUS_OFFSET, mask);
+}
+
+static inline void hal_itc_status_value_set_remote(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_STATUS_OFFSET, mask);
+}
+
+static inline unsigned int hal_itc_status_value_get() {
+  return pulp_read32(ARCHI_FC_ITC_ADDR + ITC_STATUS_OFFSET);
+}
+
+static inline void hal_itc_status_set(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET, mask);
+}
+
+static inline void hal_itc_status_clr(unsigned int mask) {
+  pulp_write32(ARCHI_FC_ITC_ADDR + ITC_STATUS_CLR_OFFSET, mask);
+}
+
+
+static inline unsigned int hal_itc_fifo_pop() {
+  return pulp_read32(ARCHI_FC_ITC_ADDR + ITC_FIFO_OFFSET);
+}
+
+
+static inline void hal_itc_wait_for_interrupt() {
+  asm volatile ("wfi");
+}
+
+
+static inline void hal_itc_wait_for_event_noirq(unsigned int mask) {
+
+  int end = 0;
+  do {
+
+    unsigned int state = hal_irq_disable();
+    if ((hal_itc_status_value_get() & mask) == 0) {
+      hal_itc_enable_set(mask);
+      asm volatile ("wfi");
+      hal_itc_enable_clr(mask);
+    } else {
+      hal_itc_status_clr(mask);
+      end = 1;
+    }
+    hal_irq_restore(state);
+  } while (!end);
+}
+
+
+static inline void hal_itc_wait_for_event(unsigned int mask) {
+  hal_itc_wait_for_event_noirq(mask);
+}
+
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/maestro/pmu_v1.h b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v1.h
new file mode 100644
index 0000000..9026951
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v1.h
@@ -0,0 +1,337 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MAESTRO_PMU_V1_H__
+#define __HAL_MAESTRO_PMU_V1_H__
+
+#include "hal/pulp.h"
+#include "archi/maestro/maestro_v1.h"
+
+/* APB Interface */
+#define PCTRL     0x0
+#define PRDATA      0x4
+#define DLC_SR      0x8
+#define DLC_IMR     0xC
+#define DLC_IFR     0x10
+#define DLC_IOIFR   0x14
+#define DLC_IDIFR   0x18
+#define DLC_IMCIFR    0x1C
+
+#define PMU_Read(reg)   __builtin_pulp_OffsetedRead((void *) PMU_DLC_BASE_ADDRESS, (reg))
+#define PMU_Write(reg, value) IP_WRITE(PMU_DLC_BASE_ADDRESS, (reg), (value))
+
+// #define  SOC_PERIPHERALS_BASE_ADDR (0x1A100000)
+// #define  APB_SOC_CTRL_ADDR   (SOC_PERIPHERALS_BASE_ADDR+0x3000)
+
+/* Base address for programming interface of PMU: 0x1A106000 */
+// #define PMU_DLC_OFFSET       0x6000
+#define PMU_DLC_OFFSET        ARCHI_PMU_OFFSET
+#define PMU_DLC_BASE_ADDRESS      (ARCHI_SOC_PERIPHERALS_ADDR + PMU_DLC_OFFSET)
+
+/* Cluster Reset and transaction isolation */
+#define PMU_CLUSTER_RESET_OFFSET    0x8
+#define PMU_CLUSTER_RESET_REG     (ARCHI_APB_SOC_CTRL_ADDR + PMU_CLUSTER_RESET_OFFSET)
+
+#define PMU_CLUSTER_TRANSAC_ISOLATE_OFFSET  0xC
+#define PMU_CLUSTER_TRANSAC_ISOLATE_REG   (ARCHI_APB_SOC_CTRL_ADDR + PMU_CLUSTER_TRANSAC_ISOLATE_OFFSET)
+
+/* Voltage definition, 0x1A103100 */
+#define PMU_DCDC_CONFIG_OFFSET      0x100
+#define PMU_DCDC_CONFIG_REG     (ARCHI_APB_SOC_CTRL_ADDR + PMU_DCDC_CONFIG_OFFSET)
+
+/* PMU bypass for cluster ON/OFF control */
+#define APB_SOC_CL_BYPASS_OFFSET     0x70
+#define PMU_BYPASS_REG        (ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_CL_BYPASS_OFFSET)
+
+/* Retention control, 0x1A103104. Aliased at 0x1A10007C */
+#define PMU_RETENTION_CONFIG_OFFSET   0x104
+#define PMU_RETENTION_CONFIG_ALIAS_OFFSET 0x7C
+#define PMU_RETENTION_CONFIG_REG    (ARCHI_APB_SOC_CTRL_ADDR + PMU_RETENTION_CONFIG_OFFSET)
+#define PMU_RETENTION_CONFIG_ALIAS_REG    (ARCHI_APB_SOC_CTRL_ADDR + PMU_RETENTION_CONFIG_ALIAS_OFFSET)
+
+/* Retention forcing, 0x1A103108 */
+#define PMU_RETENTION_FORCE_CONFIG_OFFSET 0x108
+#define PMU_RETENTION_FORCE_CONFIG_REG    (ARCHI_APB_SOC_CTRL_ADDR + PMU_RETENTION_FORCE_CONFIG_OFFSET)
+
+#define GAP8_MAX_LV_FREQUENCY 150000000
+#define GAP8_MAX_NV_FREQUENCY 250000000
+
+/* Voltage regulator and power states */
+
+#define DCDC_OPER_POINTS  4
+
+#define DCDC_DEFAULT_NV   1200
+#define DCDC_DEFAULT_MV   1200
+#define DCDC_DEFAULT_LV   1000
+#define DCDC_DEFAULT_RET  800
+
+#define DCDC_RANGE    5
+#define DCDC_BASE_VALUE   550
+#define DCDC_STEP   50
+
+#define mVtoDCDCSetting(mV) ((unsigned int) (((mV) - DCDC_BASE_VALUE)/DCDC_STEP))
+#define DCDCSettingtomV(Dc) ((unsigned int) ((Dc)*DCDC_STEP + DCDC_BASE_VALUE))
+
+#define MAX_DCDC_VARIATION    (int) (0.1*32767)
+
+typedef enum {
+  REGU_NV  = 0,
+  REGU_LV  = 1,
+  REGU_RET = 2,
+  REGU_OFF = 3
+} PMU_RegulatorStateT;
+
+typedef enum {
+  CLUSTER_OFF = 0,
+  CLUSTER_ON  = 1
+} PMU_ClusterStateT;
+
+#define PMU_STATES      6
+#define PMU_LAST_STATE      6
+#define PMU_LN2_STATES      3
+#define REGU_STATE_SIZE     2
+#define REGU_STATE_OFFSET   1
+#define CLUSTER_STATE_SIZE    1
+#define CLUSTER_STATE_OFFSET    0
+
+typedef enum {
+  SOC_CLUSTER_HP = ((REGU_NV<<1)  | CLUSTER_ON),  /* 001 = 1 */
+  SOC_CLUSTER_LP = ((REGU_LV<<1)  | CLUSTER_ON),  /* 011 = 3 */
+  SOC_HP =   ((REGU_NV<<1)  | CLUSTER_OFF), /* 000 = 0 */
+  SOC_LP =   ((REGU_LV<<1)  | CLUSTER_OFF), /* 010 = 2 */
+  RETENTIVE =    ((REGU_RET<<1) | CLUSTER_OFF), /* 100 = 4 */
+  DEEP_SLEEP =   ((REGU_OFF<<1) | CLUSTER_OFF)  /* 110 = 6 */
+} PMU_SystemStateT;
+
+#define POWER_SYSTEM_STATE(ReguState, ClusterState) ((PMU_SystemStateT) (((ReguState)<<1)|(ClusterState)))
+#define REGULATOR_STATE(State)  ((PMU_RegulatorStateT) (__builtin_bitextractu((State), REGU_STATE_SIZE, REGU_STATE_OFFSET)))
+#define CLUSTER_STATE(State)  ((PMU_ClusterStateT) (__builtin_bitextractu((State), CLUSTER_STATE_SIZE, CLUSTER_STATE_OFFSET)))
+
+typedef enum {
+        PMU_CHANGE_OK = 0,
+  PMU_CHANGE_ERROR = 1
+} PMU_StatusT;
+
+#define LN2_DCDC_OPER_POINTS  2
+typedef enum {
+        DCDC_Nominal   = 0,
+        DCDC_Medium    = 1,
+        DCDC_Low       = 2,
+        DCDC_Retentive = 3,
+} PMU_DCDC_HW_OperatingPointT;
+
+
+typedef enum {
+  SCU_DEEP_SLEEP     = 0,
+  SCU_RETENTIVE      = 1,
+  SCU_SOC_HP         = 2,
+  SCU_SOC_LP         = 3,
+  SCU_SOC_CLUSTER_HP = 4,
+  SCU_SOC_CLUSTER_LP = 5,
+} PMU_SCU_Seq;
+
+typedef enum {      /* Enum encoding follows the definition of the boot_type field of PMU_RetentionStateT */
+  COLD_BOOT=0,    /* SoC cold boot, from Flash usually */
+  DEEP_SLEEP_BOOT=1,  /* Reboot from deep sleep state, state has been lost, somehow equivalent to COLD_BOOT */
+  RETENTIVE_BOOT=2, /* Reboot from Retentive state, state has been retained, should bypass flash reload */
+  FAST_DEEP_SLEEP_BOOT=3
+} PMU_WakeupStateT;
+
+typedef enum {
+        BOOT_FROM_ROM=0,
+        BOOT_FROM_L2=1,
+} PMU_BootMode_T;
+
+typedef enum {
+  EXT_WAKEUP_RAISING_EDGE = 0,
+  EXT_WAKEUP_FALLING_EDGE = 1,
+  EXT_WAKEUP_HIGH = 2,
+  EXT_WAKEUP_LOW = 3,
+} WakeupMode_T;
+
+/* PMU Events */
+#define PMU_EVENT_CLUSTER_ON_OFF  (ARCHI_SOC_EVENT_CLUSTER_ON_OFF)
+#define PMU_EVENT_MSP     (ARCHI_SOC_EVENT_MSP)
+#define PMU_EVENT_ICU_MODE_CHANGED  (ARCHI_SOC_EVENT_ICU_MODE_CHANGED)
+#define PMU_EVENT_ICU_OK    (ARCHI_SOC_EVENT_ICU_OK)
+#define PMU_EVENT_CLUSTER_CLOCK_GATE  (ARCHI_SOC_EVENT_ICU_DELAYED)
+#define PMU_EVENT_PICL_OK   (ARCHI_SOC_EVENT_PICL_OK)
+#define PMU_EVENT_SCU_OK    (ARCHI_SOC_EVENT_SCU_OK)
+#define PMU_EVENT_SCU_PENDING   (ARCHI_SOC_EVENT_PMU_NB_EVENTS)
+
+/* Retention state */
+#define L2_RETENTIVE_REGION 4
+#define N_GPIO      32
+#define LN2_N_GPIO    5
+
+typedef union {
+  struct {
+#if PULP_CHIP_FAMILY == CHIP_GAP
+    unsigned int L2Retention:L2_RETENTIVE_REGION;   /* 1 enable bit per area */
+    unsigned int FllSoCRetention:1;       /* 1: Soc Fll is state retentive */
+    unsigned int FllClusterRetention:1;     /* 1: Cluster Fll is state retentive */
+#else
+    unsigned int FllSoCRetention:1;       /* 1: Soc Fll is state retentive */
+    unsigned int FllClusterRetention:1;     /* 1: Cluster Fll is state retentive */
+    unsigned int L2Retention:L2_RETENTIVE_REGION;   /* 1 enable bit per area */
+#endif
+    unsigned int ExternalWakeUpSource:LN2_N_GPIO;   /* 00000: GPIO0, 00001: GPIO1, ..., 11111: GPIO31 */
+    unsigned int ExternalWakeUpMode: 2;     /* 00: raise, 01: fall, 10: high, 11: low */
+    unsigned int ExternalWakeupEnable:1;      /* 0: disable ext wake up, 1: enable ext wake up */
+    unsigned int WakeupState:2;       /* 00: SOC_HP, 01: SOC_LP, 10: SOC_CLUSTER_HP, 11: SOC_CLUSTER_LP */
+    unsigned int BootMode:1;        /* 0: boot from rom, 1: boot from L2 */
+    unsigned int WakeupCause:1;       /* Wake up it status, read clears, 0: RTC, 1: External event */
+    unsigned int BootType:2;        /* 00: cold boot, 01: deep sleep, 10: retentive deep sleep */
+    unsigned int ClusterWakeUpState:1;      /* Cluster State we want at wake up, to be used if we wanmt bypass mode at wake up */
+  } Fields;
+  unsigned int Raw;
+} PMU_RetentionStateT;
+
+typedef union {
+  struct {
+    unsigned int L2_Area_Retentive:4; /* L2 Area 0, 1, 2, 3 is forced to retentive state */
+    unsigned int L2_Area_Down:4;    /* L2 Area 0, 1, 2, 3 is forced to shutdown */
+    unsigned int Fll_Cluster_Retentive:1; /* Cluster Fll is forced to retentive */
+    unsigned int Fll_Cluster_Down:1;  /* Cluster Fll is forced to shutdown */
+  } Fields;
+  unsigned int Raw;
+} PMU_ForcedRetentionStateT;
+
+#if PULP_CHIP_FAMILY == CHIP_GAP
+/* PMU bypass control for fast Cluster ON/OFF sequences */
+typedef union {
+  struct {
+    unsigned int Bypass:1;      /* b0      1: Bypass maestro */
+    unsigned int BypassConfig:1;    /* b1      0: Use default config, 1: Use user config, fields are bellow */
+    unsigned int Pad0:1;      /* b2      */
+    unsigned int ClusterState:1;    /* b3      0: Cluster Off, 1: Cluster On */
+    unsigned int TRCMaxCurrent:3;   /* b4..6   When in BypassConfig and On state, max current allowed on the TRC */
+    unsigned int TRCDelay:2;    /* b7..8   When in BypassConfig and On state number of 32K cycles after pwr ok to release isolation */
+    unsigned int BypassClock:1;   /* b9    1: Bypass clock and reset control by Maestro */
+    unsigned int ClusterClockGate:1;  /* b10     1: Clock gate the cluster, should always be used before shutdown or retention */
+    unsigned int ClockDown:1;   /* b11     1: Set Cluster FLL to off state */
+    unsigned int ClockRetentive:1;    /* b12     1: Set Cluster FLL to retentive state */
+    unsigned int ClusterReset:1;    /* b13     1: If in Bypass Clock controls the cluster reset */
+    unsigned int Pad1:2;      /* b14..15 Padding */
+    unsigned int TRCPowerOk:1;    /* b16     Power ok coming from TRC */
+    unsigned int PMUPowerDown:1;    /* b17     Power down as reported from maestro */
+  } Fields; 
+  unsigned int Raw;
+} PMU_BypassT;
+#else
+/* PMU bypass control for fast Cluster ON/OFF sequences */
+typedef union {
+  struct {
+    unsigned int Bypass:1;          /* b0     1: Enabled bypass*/
+    unsigned int ClusterState:1;    /* b1      0: Cluster Off, 1: Cluster On */
+    unsigned int ClusterClockGate:1;  /* b2    1: Clock gate the cluster, should always be used before shutdown or retention */
+    unsigned int ClockRetentive:1;    /* b3     1: Set Cluster FLL to retentive state */
+    unsigned int ClockDown:1;       /* b4     1: Set Cluster FLL to off state */
+    unsigned int ClusterReset:1;    /* b5   1: If in Bypass Clock controls the cluster reset */
+    unsigned int Isolate:1;           /* b6   Isolate */
+    unsigned int ClusterRetentive:1;  /* b7     1: Set cluster to retentive state */
+    unsigned int TRCPowerOk:1;        /* b8     Power ok coming from TRC */
+    unsigned int PMUClockEnableAck:1; /* b9     Cluster clock gate acknowledge */
+    unsigned int PMUPowerDown:1;    /* b10    Power down as reported from maestro */
+  } Fields; 
+  unsigned int Raw;
+} PMU_BypassT;
+#endif
+
+
+extern PMU_RetentionStateT PMURetentionState;
+
+static inline void PMU_ResetCluster(unsigned int Value) {
+  unsigned int Val = IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
+  PMU_BypassT ByPass;
+  ByPass.Raw = Val;
+  ByPass.Fields.ClusterReset = Value;
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, ByPass.Raw);
+  // __builtin_pulp_OffsetedWrite(Value, (int *) APB_SOC_CTRL_ADDR, PMU_CLUSTER_RESET_OFFSET);
+}
+
+static inline void PMU_IsolateCluster(unsigned int Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, PMU_CLUSTER_TRANSAC_ISOLATE_OFFSET, Value);
+}
+
+static inline unsigned int GetPMUBypass() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
+}
+
+static inline void SetPMUBypass(unsigned int Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
+}
+
+static inline unsigned int GetRetentiveState() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
+}
+
+static inline void SetRetentiveState(unsigned Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET, Value);
+}
+
+static inline unsigned int GetForcedRetentiveState() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_FORCE_CONFIG_OFFSET);
+}
+
+static inline void SetForcedRetentiveState(unsigned Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_FORCE_CONFIG_OFFSET, Value);
+}
+
+static inline unsigned int GetDCDCSetting() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
+}
+
+static inline void SetDCDCSetting(unsigned int Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET, Value);
+}
+
+
+static inline void hal_pmu_bypass_set(unsigned int Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
+}
+
+static inline unsigned int hal_pmu_bypass_get() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
+}
+
+static inline PMU_WakeupStateT SoC_WakeupState()
+
+{
+/*
+  PMU_RetentionStateT State;
+  State.Raw = GetRetentiveState();
+*/
+  return ((PMU_WakeupStateT) PMURetentionState.Fields.BootType);
+}
+
+static inline void ConfigureExternalWup(unsigned int Gpio, WakeupMode_T WupMode, unsigned Enable)
+
+{
+        PMURetentionState.Fields.ExternalWakeUpSource = Gpio;
+        PMURetentionState.Fields.ExternalWakeUpMode = WupMode;
+        PMURetentionState.Fields.ExternalWakeupEnable = Enable;
+        SetRetentiveState(PMURetentionState.Raw);
+}
+
+static inline void EnableExternalWakeup(unsigned int Enable)
+
+{
+        PMURetentionState.Fields.ExternalWakeupEnable = Enable;
+        SetRetentiveState(PMURetentionState.Raw);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/maestro/pmu_v2.h b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v2.h
new file mode 100644
index 0000000..d3db7bd
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v2.h
@@ -0,0 +1,31 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MAESTRO_PMU_V2_H__
+#define __HAL_MAESTRO_PMU_V2_H__
+
+#include "hal/pulp.h"
+#include "archi/maestro/maestro_v2.h"
+
+static inline void hal_pmu_bypass_set(unsigned int Value) {
+  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_BYPASS_OFFSET, Value);
+}
+
+static inline unsigned int hal_pmu_bypass_get() {
+  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_BYPASS_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/maestro/pmu_v3.h b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v3.h
new file mode 100644
index 0000000..516cb0d
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/maestro/pmu_v3.h
@@ -0,0 +1,119 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MAESTRO_PMU_V3_H__
+#define __HAL_MAESTRO_PMU_V3_H__
+
+#include "hal/pulp.h"
+#include "archi/maestro/maestro_v3.h"
+
+
+#define PMU_PICL_PACK(chipsel,addr) (((chipsel) << 5) | (addr))
+#define PMU_DLC_PACK(state,picl) (((state) << 16) | ((picl) << 1) | 0x1); //write 0x2 at picl_reg
+
+
+
+#define PMU_WRITE(offset, value) IP_WRITE(ARCHI_PMU_ADDR, offset, value)
+#define PMU_READ(offset) IP_READ(ARCHI_PMU_ADDR, offset)
+
+
+
+static inline void maestro_picl_write(unsigned int island, unsigned int addr, unsigned int value)
+{
+  unsigned int picl_reg = PMU_PICL_PACK(island, addr);
+  unsigned int dlc_reg = PMU_DLC_PACK(value, picl_reg);
+  PMU_WRITE(MAESTRO_DLC_PCTRL_OFFSET, dlc_reg);
+}
+
+
+static inline __attribute__((always_inline)) void maestro_trigger_sequence(unsigned int seq)
+{
+  // Compute the right register ID / bit shift as each WIU IFR register is 8 bits wide
+  int reg_id = MAESTRO_WIU_IFR_0_OFFSET + (seq >> 3);
+  int seq_id = seq & 0x7;
+
+  maestro_picl_write(MAESTRO_WIU_OFFSET, reg_id, 1<<seq_id);
+}
+
+
+static inline void maestro_icu_set_state(int island, unsigned int state)
+{
+  maestro_picl_write(island, MAESTRO_ICU_CTRL_OFFSET, state);
+}
+
+
+
+#define ARCHI_PMU_SAFE_ID     2
+#define ARCHI_PMU_MRAMIO_ID   3
+#define ARCHI_PMU_MRAMCORE_ID 4
+#define ARCHI_PMU_IO_LS_ID    5
+#define ARCHI_PMU_SWAFE_ID    6
+#define ARCHI_PMU_SOC_ID      7
+#define ARCHI_PMU_CLU_ID      8
+#define ARCHI_PMU_IO_HS_ID    9
+#define ARCHI_PMU_CSI2_ID     10
+
+
+
+// TODO deprecated, should be removed asap
+
+/* APB Interface */
+#define ARCHI_PCTRL_OFFSET                   0x0
+#define ARCHI_PRDATA_OFFSET                  0x4
+#define ARCHI_DLC_SR_OFFSET                  0x8
+#define ARCHI_DLC_IMR_OFFSET                 0xC
+#define ARCHI_DLC_IFR_OFFSET                 0x10
+#define ARCHI_DLC_IOIFR_OFFSET               0x14
+#define ARCHI_DLC_IDIFR_OFFSET               0x18
+#define ARCHI_DLC_IMCIFR_OFFSET              0x1C
+
+#define ARCHI_PMU_CS_DLC      0x00
+#define ARCHI_PMU_CS_WIU      0x01
+#define ARCHI_PMU_CS_ICU0     0x02
+#define ARCHI_PMU_CS_ICU1     0x03
+#define ARCHI_PMU_CS_ICU2     0x04
+#define ARCHI_PMU_CS_ICU3     0x05
+
+#define ARCHI_PMU_WIU_ISPMR_0 0x00
+#define ARCHI_PMU_WIU_ISPMR_1 0x01
+#define ARCHI_PMU_WIU_IFR_0   0x02
+#define ARCHI_PMU_WIU_IFR_1   0x03
+#define ARCHI_PMU_WIU_ICR_0   0x04
+#define ARCHI_PMU_WIU_ICR_1   0x05
+#define ARCHI_PMU_WIU_ICR_2   0x06
+#define ARCHI_PMU_WIU_ICR_3   0x07
+#define ARCHI_PMU_WIU_ICR_4   0x08
+#define ARCHI_PMU_WIU_ICR_5   0x09
+#define ARCHI_PMU_WIU_ICR_6   0x0A
+#define ARCHI_PMU_WIU_ICR_7   0x0B
+#define ARCHI_PMU_WIU_ICR_8   0x0C
+#define ARCHI_PMU_WIU_ICR_9   0x0D
+#define ARCHI_PMU_WIU_ICR_10  0x0E
+#define ARCHI_PMU_WIU_ICR_11  0x0F
+#define ARCHI_PMU_WIU_ICR_12  0x10
+#define ARCHI_PMU_WIU_ICR_13  0x11
+#define ARCHI_PMU_WIU_ICR_14  0x12
+#define ARCHI_PMU_WIU_ICR_15  0x13
+
+#define ARCHI_PMU_STATE_SOC_NV_CLU_OFF 0x01
+#define ARCHI_PMU_STATE_SOC_LV_CLU_OFF 0x02
+#define ARCHI_PMU_STATE_SOC_NV_CLU_NV  0x04
+#define ARCHI_PMU_STATE_SOC_LV_CLU_LV  0x08
+#define ARCHI_PMU_STATE_DEEP_SLEEP     0x10
+#define ARCHI_PMU_STATE_RETENTIVE      0x20
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/mailbox/mailbox_v0.h b/sw/pulp-sdk/hal/include/hal/mailbox/mailbox_v0.h
new file mode 100644
index 0000000..56d0a76
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/mailbox/mailbox_v0.h
@@ -0,0 +1,78 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_MAILBOX_V0_H__
+#define __HAL_MAILBOX_V0_H__
+
+#include "hal/pulp.h"
+#include "archi/mailbox/mailbox_v0.h"
+
+#define MAILBOX_VALID   (0)
+#define MAILBOX_FAIL    (-1)
+
+/** Read the status register of the mailbox.
+
+  \return  The value of the status register of the mailbox.
+ */
+static inline unsigned int mailbox_status_read()
+{
+  return pulp_read32(MAILBOX_REG_STATUS);
+}
+
+/** Read one word from the mailbox.
+
+  \return  The value read from the mailbox.
+ */
+static inline unsigned int mailbox_data_read()
+{
+  return pulp_read32(MAILBOX_REG_RDDATA);
+}
+
+/** Write one word to the mailbox.
+
+  \param   value  The value to be written to the mailbox.
+ */
+static inline void mailbox_data_write(const unsigned int value)
+{
+  pulp_write32(MAILBOX_REG_WRDATA, value);
+}
+
+/** Read one word from the mailbox; block if the mailbox is currently empty.
+
+  \param   ptr  The address to which the value read from the mailbox shall be written.
+
+  \return  MAILBOX_VALID.
+ */
+int mailbox_read(unsigned int* const ptr);
+
+/** Try to read one word from the mailbox. Poll at most t times.
+
+  \param   ptr  The address to which the value read from the mailbox shall be written.
+  \param   t    The maximum number of polling iterations.
+
+  \return  MAILBOX_VALID if a value could be read successfully, MAILBOX_FAIL otherwise.
+ */
+int mailbox_read_timed(unsigned int* const ptr, const unsigned int t);
+
+/** Write one word to the mailbox; block if the mailbox is currently full.
+
+  \param   value  The value to be written to the mailbox.
+
+  \return  MAILBOX_VALID.
+ */
+int mailbox_write(const unsigned int value);
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/or1k/or10nv2_builtins.h b/sw/pulp-sdk/hal/include/hal/or1k/or10nv2_builtins.h
new file mode 100644
index 0000000..752b7a0
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/or1k/or10nv2_builtins.h
@@ -0,0 +1,53 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_OR10NV2_BUILTINS_H__
+#define __HAL_OR10NV2_BUILTINS_H__
+
+#if 0
+
+typedef  char    v4qi __attribute__((vector_size (4)));
+typedef unsigned char  v4qu __attribute__((vector_size (4)));
+
+typedef signed short   v2hi __attribute__((vector_size (4)));
+typedef unsigned short v2hu __attribute__((vector_size (4)));
+
+#define plp_abs2(x...) __builtin_pulp_abs2(x)
+#define plp_max2(x...) __builtin_pulp_max2(x)
+#define plp_min2(x...) __builtin_pulp_min2(x)
+
+#define plp_abs4(x...) __builtin_pulp_abs4(x)
+#define plp_max4(x...) __builtin_pulp_max4(x)
+#define plp_min4(x...) __builtin_pulp_min4(x)
+
+#define plp_sdotusp4(a, b, c) __builtin_pulp_sdotusp4(a, b, c)
+#define plp_dotusp4(a, b)     __builtin_pulp_dotusp4(a, b)
+#define plp_sdotusp2(a, b, c) __builtin_pulp_sdotusp2(a, b, c)
+#define plp_dotusp2(a, b)     __builtin_pulp_dotusp2(a, b)
+
+#define plp_sdotup4(a, b, c) __builtin_pulp_sdotup4(a, b, c)
+#define plp_dotup4(a, b)     __builtin_pulp_dotup4(a, b)
+#define plp_sdotup2(a, b, c) __builtin_pulp_sdotup2(a, b, c)
+#define plp_dotup2(a, b)     __builtin_pulp_dotup2(a, b)
+ 
+#define plp_sdotsp4(a, b, c) __builtin_pulp_sdotsp4(a, b, c)
+#define plp_dotsp4(a, b)     __builtin_pulp_dotsp4(a, b)
+#define plp_sdotsp2(a, b, c) __builtin_pulp_sdotsp2(a, b, c)
+#define plp_dotsp2(a, b)     __builtin_pulp_dotsp2(a, b)
+ 
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/or1k/or1k_v5.h b/sw/pulp-sdk/hal/include/hal/or1k/or1k_v5.h
new file mode 100644
index 0000000..53ef4f1
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/or1k/or1k_v5.h
@@ -0,0 +1,241 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_OR1K_OR1K_V5_H__
+#define __HAL_OR1K_OR1K_V5_H__
+
+
+#include "archi/or1k/spr-defs.h"
+
+static inline void hal_mtspr(unsigned long int  spr, unsigned long int  value) {       
+  __asm__ __volatile__ ("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
+}
+
+static inline unsigned long int hal_mfspr(unsigned long spr) {       
+  unsigned long value;
+  __asm__ __volatile__ ("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
+  return value;
+}
+
+
+static inline unsigned int hal_cluster_id() {
+  unsigned int value;
+  __asm__ ("l.mfspr\t\t%0,r0,%1" : "=r" (value) : "I" (SPR_CLUSTER_ID));
+  return value;
+}
+
+static inline unsigned int hal_has_fc() {
+#ifdef PLP_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline unsigned int hal_is_fc() {
+  if (hal_has_fc()) return hal_cluster_id() == 32;
+  else return 0;
+}
+
+
+static inline unsigned int hal_core_id() {
+  unsigned int value;
+  __asm__ ("l.mfspr\t\t%0,r0,%1" : "=r" (value) : "I" (SPR_CORE_ID));
+  return value;
+}
+
+#include "hal/eu/eu_v1.h"
+
+static inline int hal_irq_disable()
+{
+  unsigned int sr = hal_mfspr(SPR_SR);
+  hal_mtspr(SPR_SR, sr & ~SPR_SR_IEE);
+  return sr;
+}
+
+static inline void hal_irq_restore(int state)
+{
+  hal_mtspr(SPR_SR, state);
+}
+
+static inline void hal_irq_enable()
+{
+  hal_mtspr(SPR_SR, hal_mfspr(SPR_SR) | (SPR_SR_IEE));
+}
+
+static inline unsigned int hal_spr_read(unsigned long spr) {       
+  unsigned long value;
+  __asm__ __volatile__ ("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
+  return value;
+}
+
+#if 0
+
+#include "archi/pulp.h"
+#include "hal/or10nv2_builtins.h"
+#include "or10n5/spr-defs.h"
+
+static inline unsigned int hal_mepc_read() {
+  return 0;
+}
+
+static inline void hal_mtspr(unsigned long int  spr, unsigned long int  value) {       
+  __asm__ __volatile__ ("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
+}
+
+static inline void set_SR(unsigned int value) { 
+  __asm__ __volatile__ ("l.mtspr\t\tr0,%0,%1": : "r" (value), "I" (SPR_SR));
+}
+
+static inline unsigned int get_SR() {
+  unsigned int value;
+  __asm__ ("l.mfspr\t\t%0,r0,%1" : "=r" (value) : "I" (SPR_SR));
+  return value;
+}
+
+static inline unsigned int core_id() {
+  unsigned int value;
+  __asm__ ("l.mfspr\t\t%0,r0,%1" : "=r" (value) : "I" (SPR_CORE_ID));
+  return value;
+}
+
+static inline unsigned int cluster_id() {
+  unsigned int value;
+  __asm__ ("l.mfspr\t\t%0,r0,%1" : "=r" (value) : "I" (SPR_CLUSTER_ID));
+  return value;
+}
+
+// Due to a HW bug with interrupt enable bit, we cannot use it.
+// So in order to mask interrupts we use the mask in the event unit.
+
+#include "hal/eu_v1.h"
+
+static inline int hal_irq_disable()
+{
+  int core_id = hal_core_id();
+  int state = pulp_irq_mask_low_read(core_id);
+  pulp_irq_mask_low_set(core_id, 0);
+  // As we are deactivating the interrupts in a peripheral,
+  // we have to put some nops to make sure interrupts are really inactive
+  // when we execute the next code.
+  __asm__ volatile ("l.nop" :  :  : "memory");
+  __asm__ volatile ("l.nop" :  :  : "memory");
+  __asm__ volatile ("l.nop" :  :  : "memory");
+  __asm__ volatile ("l.nop" :  :  : "memory");
+  __asm__ volatile ("l.nop" :  :  : "memory");
+  return state;
+}
+
+static inline void hal_irq_restore(int state)
+{
+  pulp_irq_mask_low_set(hal_core_id(), state);
+}
+
+static inline void hal_irq_enable()
+{
+}
+#endif
+
+/*
+ * PERFORMANCE COUNTERS
+ * 
+ * API for accessing performance counters registers.
+ * Have a look at file spr-defs.h to speficy registers through defines
+ * SPR_PCER_* and SPR_PCMR_*
+ */
+
+#define PCER_NB_EVENTS SPR_PCER_NB_EVENTS
+#define PCER_ALL_EVENTS_MASK SPR_PCER_ALL_EVENTS_MASK
+#define CSR_PCER_ALL_EVENTS_MASK PCER_ALL_EVENTS_MASK
+#define PCMR_ACTIVE SPR_PCMR_ACTIVE
+#define PCMR_SATURATE SPR_PCMR_SATURATE
+ 
+
+/* Configure the active events. eventMask is an OR of events got through SPR_PCER_EVENT_MASK */
+static inline void cpu_perf_conf_events(unsigned int eventMask)
+{
+  hal_mtspr(SPR_PCER, eventMask);
+}
+
+/* Return events configuration */
+static inline unsigned int cpu_perf_conf_events_get()
+{
+  return hal_mfspr(SPR_PCER);
+}
+
+/* Configure the mode. confMask is an OR of all SPR_PCMR_* macros */
+static inline void cpu_perf_conf(unsigned int confMask)
+{
+  hal_mtspr(SPR_PCMR, confMask);
+}
+
+/* Starts counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_start(unsigned int conf) {
+  hal_mtspr(SPR_PCMR, SPR_PCMR_ACTIVE | conf);
+}
+
+/* Stops counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_stop(unsigned int conf) {
+  hal_mtspr(SPR_PCMR, conf);
+}
+
+/* Set the specified counter to the specified value */
+static inline void cpu_perf_set(unsigned int counterId, unsigned int value) {
+  hal_mtspr(SPR_PCCR(counterId), value);
+}
+
+/* Set all counters to the specified value */
+static inline void cpu_perf_setall(unsigned int value) {
+  hal_mtspr(SPR_PCCR(31), value);
+}
+
+/* Return the value of the specified counter */
+static inline unsigned int cpu_perf_get(unsigned int counterId) {
+  return hal_mfspr(SPR_PCCR(counterId));
+}
+
+static inline char *cpu_perf_name(int event) {
+  switch (event) 
+    {
+    case 0: return "CYCLES";
+    case 1: return "INSTR";
+    case 2: return "LD_STALL";
+    case 3: return "JMP_STALL";
+    case 4: return "IMISS";
+    case 5: return "WBRANCH";
+    case 6: return "WBRANCH_CYC";
+    case 7: return "LD";
+    case 8: return "ST";
+    case 9: return "JUMP";
+    case 10: return "BRANCH";
+    case 11: return "DELAY_NOP";
+    case 12: return "LD_EXT";
+    case 13: return "ST_EXT";
+    case 14: return "LD_EXT_CYC";
+    case 15: return "ST_EXT_CYC";
+    case 16: return "TCDM_CONT";
+    }
+  return (char *)0;
+}
+
+static inline unsigned int __builtin_bitinsert(unsigned int dst, unsigned int src, unsigned int size, unsigned int off) {
+  return ((dst & ~(((1<<size)-1)<<off)) | (src << off));
+}
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/periph/spi_v1.h b/sw/pulp-sdk/hal/include/hal/periph/spi_v1.h
new file mode 100644
index 0000000..942ccc5
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/periph/spi_v1.h
@@ -0,0 +1,78 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_PERIPH_SPI_V1_H__
+#define __HAL_PERIPH_SPI_V1_H__
+
+#include "archi/pulp.h"
+#include "hal/pulp_io.h"
+#include "archi/spim/spi_v1.h"
+
+static inline unsigned int pulp_spi_base() {
+  return 0x10000000 + PULP_SPI_OFFSET;
+}
+
+static inline void pulp_spi_setup_cmd_addr(unsigned int spiBase, int cmd, int cmdlen, int addr, int addrlen) {
+  int cmd_reg;
+  cmd_reg = cmd << (32-cmdlen);
+  pulp_write32(spiBase + PULP_SPI_REG_SPICMD, cmd_reg);
+  pulp_write32(spiBase + PULP_SPI_REG_SPIADR, addr);
+  pulp_write32(spiBase + PULP_SPI_REG_SPILEN, (cmdlen & 0x3F) | ((addrlen << 8) & 0x3F00));
+}
+
+static inline void pulp_spi_set_datalen(unsigned int spiBase, int datalen) {
+  volatile int old_len;
+  old_len = pulp_read32(spiBase + PULP_SPI_REG_SPILEN);
+  old_len = ((datalen << 16) & 0xFFFF0000) | (old_len & 0xFFFF);
+  pulp_write32(spiBase + PULP_SPI_REG_SPILEN, old_len);
+}
+
+static inline void pulp_spi_start_transaction(unsigned int spiBase, int trans_type, int csnum) {
+  pulp_write32(spiBase + PULP_SPI_REG_STATUS, ((1 << (csnum + 8)) & 0xF00) | ((1 << trans_type) & 0xFF));
+}
+
+static inline void pulp_spi_fifo_push(unsigned int spiBase, unsigned int value) {
+  pulp_write32(spiBase + PULP_SPI_REG_TXFIFO, value);
+}
+
+static inline unsigned int pulp_spi_fifo_pop(unsigned int spiBase) {
+  return pulp_read32(spiBase + PULP_SPI_REG_RXFIFO);
+}
+
+static inline unsigned int pulp_spi_status(unsigned int spiBase) {
+  return pulp_read32(spiBase + PULP_SPI_REG_STATUS);
+}
+
+
+static inline void pulp_spi_intcfg(unsigned int spiBase, unsigned int txThres, unsigned int rxThres, unsigned int txCounter, unsigned int rxCounter, int countEn, int intEn) {
+  pulp_write32(spiBase + PULP_SPI_REG_INTCFG, (txThres << 0) | (rxThres << 8) | (txCounter << 16) | (rxCounter << 24) | (countEn << 30) | (intEn << 31));
+}
+
+static inline unsigned int pulp_spi_get_div(unsigned int clkdiv)
+{
+  // The clock div is used to drive a counter which first generates the spi rise
+  // and then the spi fall, so the real div is multiplied by 2.
+  // Then the counter keeps the last value so the real divider is incremented by 1
+  if (clkdiv <= 1) return 0;
+  else return clkdiv/2 - 1;
+}
+
+static inline void pulp_spi_clkdiv(unsigned int spiBase, unsigned int clkdiv)
+{
+  pulp_write32(spiBase + PULP_SPI_REG_CLKDIV, clkdiv);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/pulp.h b/sw/pulp-sdk/hal/include/hal/pulp.h
new file mode 100644
index 0000000..b7e440e
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/pulp.h
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_PULP_H__
+#define __HAL_PULP_H__
+
+#include <archi/pulp.h>
+
+#define  __CHIP_INC(x) #x
+#define  _CHIP_INC(x) __CHIP_INC(hal/chips/x/pulp.h)
+#define  CHIP_INC(x) _CHIP_INC(x)
+
+#if defined(PULP_CHIP_FAMILY)
+#include CHIP_INC(PULP_CHIP_FAMILY_STR)
+#else
+#include CHIP_INC(PULP_CHIP_STR)
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/pulp_io.h b/sw/pulp-sdk/hal/include/hal/pulp_io.h
new file mode 100644
index 0000000..bae7ab2
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/pulp_io.h
@@ -0,0 +1,84 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_PULP_IO__
+#define __HAL_PULP_IO__
+
+#include <stdint.h>
+
+#define pulp_write8(add, val_) (*(volatile unsigned char *)(long)(add) = val_)
+#define pulp_write16(add, val_) (*(volatile unsigned short *)(long)(add) = val_)
+#define pulp_write32(add, val_) (*(volatile unsigned int *)(long)(add) = val_)
+#define pulp_write(add, val_) (*(volatile unsigned int *)(long)(add) = val_)
+
+#if 1
+
+#define pulp_read8(add) (*(volatile unsigned char *)(long)(add))
+#define pulp_read16(add) (*(volatile unsigned short *)(long)(add))
+#define pulp_read32(add) (*(volatile unsigned int *)(long)(add))
+#define pulp_read(add) (*(volatile unsigned int *)(long)(add))
+
+#else
+
+static inline uint8_t pulp_read8(uint32_t add)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  uint8_t result = *(volatile uint8_t *)add;
+  asm volatile("l.nop;");
+  __asm__ __volatile__ ("" : : : "memory");
+  return result;
+}
+
+static inline uint16_t pulp_read16(uint32_t add)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  uint16_t result = *(volatile uint16_t *)add;
+  asm volatile("nop;");
+  __asm__ __volatile__ ("" : : : "memory");
+  return result;
+}
+
+static inline uint32_t pulp_read32(uint32_t add)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  uint32_t result = *(volatile uint32_t *)add;
+  asm volatile("nop;");
+  __asm__ __volatile__ ("" : : : "memory");
+  return result;
+}
+
+static inline uint32_t pulp_read(uint32_t add)
+{
+  __asm__ __volatile__ ("" : : : "memory");
+  uint32_t result = *(volatile uint32_t *)add;
+  asm volatile("nop;");
+  __asm__ __volatile__ ("" : : : "memory");
+  return result;
+}
+
+#endif
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32) && !defined(__LLVM__)
+#define IP_WRITE_VOL(base, offset, value) __builtin_pulp_write_base_off_v((value), (base), (offset))
+#define IP_WRITE(base, offset, value) __builtin_pulp_OffsetedWrite((value), (int *)(base), (offset))
+#define IP_READ(base, offset) __builtin_pulp_OffsetedRead((int *)(base), (offset))
+#else
+#define IP_WRITE_VOL(base, offset, value) pulp_write32((base) + (offset), (value))
+#define IP_WRITE(base, offset, value) pulp_write32((base) + (offset), (value))
+#define IP_READ(base, offset) pulp_read32((base) + (offset))
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/pwm/pwm_v1.h b/sw/pulp-sdk/hal/include/hal/pwm/pwm_v1.h
new file mode 100644
index 0000000..aae6c6a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/pwm/pwm_v1.h
@@ -0,0 +1,184 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and
+ * GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_PWM_PWM_V1_H__
+#define __HAL_PWM_PWM_V1_H__
+
+#include <archi/pulp.h>
+#include <archi/pwm/pwm_v1.h>
+
+/* Timer Base:	PWM_BASE_ADDR + Timer*PWM_TIMER_TO_TIMER_OFFSET
+	Config:		+ PWM_TIMER_CONFIG_OFFSET
+	Threhsold:	+ PWM_TIMER_THRESHOLD_OFFSET
+	Channel Thresh	+ PWM_TIMER_TH_CHANNEL_OFFSET + Channel*PWM_CHANNEL_TO_CHANNEL_OFFSET
+	Channel LUT	+ PWM_TIMER_LUT_CHANNEL_OFFSET + Channel*PWM_CHANNEL_TO_CHANNEL_OFFSET
+*/
+
+typedef enum {
+	PWM_TIMER0=0,
+	PWM_TIMER1=1,
+	PWM_TIMER2=2,
+	PWM_TIMER3=3,
+} numPwmTimerT;
+
+typedef enum {
+	PWM_TIMER_TH_CHANNEL0=0,
+	PWM_TIMER_TH_CHANNEL1=1,
+	PWM_TIMER_TH_CHANNEL2=2,
+	PWM_TIMER_TH_CHANNEL3=3,
+} PwmTimerThChannelT;
+
+typedef enum {
+	PWM_TIMER_LUT_CHANNEL0=0,
+	PWM_TIMER_LUT_CHANNEL1=1,
+	PWM_TIMER_LUT_CHANNEL2=2,
+	PWM_TIMER_LUT_CHANNEL3=3,
+} PwmTimerLutChannelT;
+
+enum{
+    pwm_timer_event0 = 0,
+    pwm_timer_event1 ,
+    pwm_timer_event2 ,
+    pwm_timer_event3 ,
+};
+
+typedef enum {
+    PWM_TIMER_CMD_START = 0x01, 		/* Start counting */
+    PWM_TIMER_CMD_STOP  = 0x02, 		/* Stop counting */
+    PWM_TIMER_CMD_UPD   = 0x04, 		/* Update timer params */
+    PWM_TIMER_CMD_RST   = 0x08, 		/* Reset counter value */
+} PwmCounterCmdT;
+
+typedef struct {
+    unsigned int SelectInputSource:8;	/* Select counting condition */
+    unsigned int InputEnableIn:3;		/* Define enable rules:
+                                           000, always count (use clock)
+                                           001 count when external input is 0
+                                           010 count when external input is 1
+                                           011 count on rising edge of external
+                                           100 count on falling edge of external
+                                           101 count on falling and on rising edge of external
+                                           */
+    unsigned int FllOrRTC:1;		/* Clock input of counter is Fll or RTC */
+    unsigned int IncThenDec:1;		/* When counter reaches threshold count down if IncThenDec else return to 0 and ocunt up again */
+    unsigned int Pad:3;
+    unsigned int PreScaler:8;		/* */
+    unsigned int Pad2:8;
+} PwmCounterConfigT;
+
+typedef struct {
+	unsigned int chThreshold:16;		/* Threshold value for the channel of a counter */
+	unsigned int chAction:3;
+						/* When counter reaches threshold:
+							000: Set
+							001: Toggle then next is Clear
+							010: Set then Clear
+							011: Toggle
+							100: Clear
+							101: Toggle then next is Set
+							110: Clear then Set
+						*/
+    unsigned int Pad:13;
+} PwmChannelThConfigT;
+
+typedef struct {
+	unsigned int Lut:16;
+	unsigned int Flt:2;
+	unsigned int Pad:14;
+} PwmChannelLutConfigT;
+
+typedef struct{
+    unsigned int evt0_sel:4;
+    unsigned int evt1_sel:4;
+    unsigned int evt2_sel:4;
+    unsigned int evt3_sel:4;
+    unsigned int evt_en:4;
+    unsigned int pad:12;
+} PwmTimerEvtT;
+
+//  TODO: maybe we do not need the functions: _get below,
+//  because all the get could be replaced by reading the value of struct objects.
+//  Except: maybe we need to reset the values in structs after a "RESET"!!
+//          And for debugging usages.
+static inline void gap_pwm_timer_cmd(numPwmTimerT timer, PwmCounterCmdT CMD){
+    pulp_write32( PWM_TIMER_CMD_ADDR(timer), CMD);
+}
+
+static inline void gap_pwm_timer_config(numPwmTimerT timer, unsigned int conf){
+    pulp_write32( PWM_TIMER_CONFIG_ADDR(timer), conf);
+}
+
+static inline unsigned int gap_pwm_timer_config_get(numPwmTimerT timer){
+    return pulp_read32( PWM_TIMER_CONFIG_ADDR(timer));
+}
+
+static inline void gap_pwm_timer_threshold_set(numPwmTimerT timer, unsigned int value){
+    pulp_write32(PWM_TIMER_THRESHOLD_ADDR(timer), value);
+}
+
+static inline unsigned int gap_pwm_timer_threshold_get(numPwmTimerT timer){
+    return pulp_read32(PWM_TIMER_THRESHOLD_ADDR(timer));
+}
+
+static inline void gap_pwm_timer_th_channel_set(numPwmTimerT timer, PwmTimerThChannelT channel, unsigned int value){
+    pulp_write32(PWM_TIMER_TH_CHANNEL_ADDR(timer, channel), value);
+}
+
+static inline unsigned int gap_pwm_timer_th_channel_get(numPwmTimerT timer, PwmTimerThChannelT channel){
+    return pulp_read32(PWM_TIMER_TH_CHANNEL_ADDR(timer, channel));
+}
+
+static inline void gap_pwm_timer_lut_channel_set(numPwmTimerT timer, PwmTimerThChannelT channel, unsigned int value){
+    pulp_write32(PWM_TIMER_LUT_CHANNEL_ADDR(timer, channel), value);
+}
+
+static inline unsigned int gap_pwm_timer_lut_channel_get(numPwmTimerT timer, PwmTimerThChannelT channel){
+    return pulp_read32(PWM_TIMER_LUT_CHANNEL_ADDR(timer, channel));
+}
+
+static inline unsigned int gap_pwm_timer_read_counter(numPwmTimerT nTimer) {
+	return pulp_read32( PWM_TIMER_COUNTER_ADDR(nTimer) );
+}
+
+static inline void gap_pwm_timer_evt_reg_cfg (unsigned int CMD){
+    pulp_write32(REG_EVENT_CFG, CMD);
+}
+
+static inline unsigned int gap_pwm_timer_evt_reg_read() {
+	return pulp_read32( REG_EVENT_CFG );
+}
+
+static inline unsigned int gap_pwm_timer_status(){
+    return pulp_read32(REG_PWM_TIMER_EN);
+}
+
+static inline void gap_pwm_timer_en_reg(unsigned int timer_en_val){
+    pulp_write32(REG_PWM_TIMER_EN, timer_en_val);
+}
+/*************************************************************************/
+
+typedef union{
+    PwmCounterConfigT       timerConf;
+    unsigned int            timerTh;    /* Threshold value for the counter */
+    PwmChannelThConfigT     ch_ThConfig;
+    PwmChannelLutConfigT    ch_LutConfig;
+    PwmTimerEvtT            timerEvt;
+    unsigned int            Raw;
+} gap_pwm_timer_t;
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/rab/rab_v1.h b/sw/pulp-sdk/hal/include/hal/rab/rab_v1.h
new file mode 100644
index 0000000..916e722
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/rab/rab_v1.h
@@ -0,0 +1,381 @@
+/*
+ * Copyright (C) 2017 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RAB_V1_H__
+#define __HAL_RAB_V1_H__
+
+#include "archi-host/phys_addr.h"
+#include "archi-host/virt_addr.h"
+
+#include "archi/rab/rab_v1.h"
+
+#include "hal/pulp.h"   // ARCHI_RAB_CFG_ADDR
+#include "hal/utils.h"  // BIT_* functions
+
+#include <errno.h>      // ENOENT
+#include <stdint.h>     // for uint8_t
+
+//#ifndef LOG_LVL_RAB_CFG
+//    #define LOG_LVL_RAB_CFG LOG_ERR
+//#endif
+
+// This struct represents the L1 TLB entry information for PULP.
+typedef struct {
+    virt_addr_t va_start, va_end;
+    phys_addr_t offset;
+    uint8_t     flags;
+} rab_cfg_val_t;
+
+typedef uint8_t rab_l2_set_t;
+
+// This struct represents the L2 TLB entry information for PULP.
+typedef struct {
+    virt_pfn_t      virt_pfn;
+    phys_pfn_t      phys_pfn;
+    uint8_t         flags;
+    rab_l2_set_t    set;
+} rab_cfg_l2_val_t;
+
+// This struct represents a miss in the RAB Miss Hardware FIFO.
+typedef struct rab_miss_t {
+    virt_addr_t   virt_addr;
+    int           core_id;
+    int           cluster_id;
+    int           intra_cluster_id;
+    uint8_t       is_prefetch;
+} rab_miss_t;
+
+/** @name Main RAB TLB entry configuration functions
+ *
+ * @{
+ */
+
+/** Configure a RAB L1 TLB slice.
+
+  \param    begin           First virtual address to be mapped.
+  \param    end             Address of the next byte after the last virtual address to be mapped.
+  \param    phys_addr       Pointer to the physical address to which the RAB slice shall map.
+  \param    rab_slice       Pointer to the RAB slice to be configured.
+  \param    rdonly          Defines memory accesses through the new slice as read-only (if not 0) or
+                            as read-write (if 0).
+  \param    cache_coherent  Defines memory accesses through the new slice as coherent with the
+                            caches of the host (if not 0) or as not necessarily coherent (if 0).
+
+  \return   0 if the RAB slice has been configured successfully; negative value with an errno on
+            errors.
+*/
+static inline int config_rab_slice(const virt_addr_t begin, const virt_addr_t end,
+        const phys_addr_t* const phys_addr, rab_cfg_t* const rab_slice,
+        const unsigned char rdonly, const unsigned char cache_coherent);
+
+/** Configure a RAB L2 TLB entry.
+
+  \param    virt_pfn        Virtual page frame number to be mapped.
+  \param    phys_addr       Physical page frame number to which the L2 TLB entry shall map.
+  \param    l2_set          Index of the set in which the L2 TLB entry shall be configured.
+  \param    l2_set_off      Offset of the L2 TLB entry within the set to be configured.
+  \param    rdonly          Defines memory accesses through the new slice as read-only (if not 0) or
+                            as read-write (if 0).
+  \param    cache_coherent  Defines memory accesses through the new slice as coherent with the
+                            caches of the host (if not 0) or as not necessarily coherent (if 0).
+
+  \return   0 if the RAB L2 TLB entry has been configured successfully; negative value with an errno
+            on errors.
+*/
+static inline int config_rab_l2_entry(const virt_pfn_t virt_pfn,
+        const phys_pfn_t phys_pfn, const rab_l2_set_t set, const unsigned char entry,
+        const unsigned char rdonly, const unsigned char cache_coherent);
+
+//!@}
+
+/** @name RAB TLB entry inspection functions
+ *
+ * @{
+ */
+
+/** Print a RAB L1 TLB configuration value to standard output.
+
+  \param    cfg_val Pointer to the struct on PULP containing the configuration.
+
+  \return   0 if printing was successful; negative value with an errno on errors.
+*/
+int print_rab_cfg_val(const rab_cfg_val_t* const cfg_val);
+
+/** Print the current RAB L1 TLB configuration.
+
+  \param    begin       Pointer to the first RAB slice to be printed.
+  \param    end         Pointer to the RAB slice after the last to be printed.
+  \param    only_valid  If 0, all RAB slices are printed; otherwise, only valid slices are printed.
+
+  \return   0 if the RAB configuration was printed successfully; negative value with an errno on
+            errors.
+*/
+int print_rab_cfg(const rab_cfg_t* const begin, const rab_cfg_t* const end,
+        const unsigned only_valid);
+
+/** Print a RAB L2 TLB configuration value to standard output.
+
+  \param    varam_ptr Pointer to the virtual address RAM of the L2 TLB entry to be configured.
+  \param    param_ptr Pointer to the physical address RAM of the L2 TLB entry to be configured.
+  \param    cfg_val   Pointer to the struct on PULP containing the configuration.
+
+  \return   0 if printing was successful; negative value with an errno on errors.
+*/
+int print_rab_cfg_l2_val(const rab_cfg_l2_varam_t* const varam_ptr,
+        const rab_cfg_l2_param_t* const param_ptr, const rab_cfg_l2_val_t* const cfg_val,
+        const unsigned char entry);
+
+//!@}
+
+/** @name Low-level RAB L1 and L2 TLB entry inspection and manipulation functions
+ *
+ * @{
+ */
+
+/** Read a RAB L1 TLB configuration value to PULP.
+
+  \param    dst Pointer to the PULP struct in which the configuration shall be stored.
+  \param    src Pointer to the RAB configuration entry.
+
+  \return   0 if the RAB configuration value has been read successfully; negative value with an
+            errno on errors.
+*/
+static inline int read_rab_cfg_val(rab_cfg_val_t* const dst, const rab_cfg_t* const src);
+
+/** Write a RAB L1 TLB configuration value from PULP.
+
+  \param    dst Pointer to the RAB configuration entry.
+  \param    src Pointer to the PULP struct from which the configuration shall be read.
+
+  \return   0 if the RAB configuration value has been written successfully; negative value with an
+            errno on errors.
+*/
+static inline int write_rab_cfg_val(rab_cfg_t* const dst, const rab_cfg_val_t* const src);
+
+/** Disable a RAB L1 TLB slice.
+
+  \param    rab_slice   Pointer to the RAB slice to be disabled.
+
+  \return   0 if the RAB slice has been disabled successfully; negative value with an errno on
+            errors.
+*/
+static inline int disable_rab_slice(rab_cfg_t* const rab_slice);
+
+/** Determine if a RAB L1 TLB slice is enabled.
+
+  \param    cfg_val     Pointer to the PULP representation of the RAB slice to be examined.
+
+  \return   0 if the RAB slice is disabled; 1 if the RAB slice is enabled; negative value with an
+            errno on errors.
+*/
+static inline int rab_slice_is_enabled(const rab_cfg_val_t* const cfg_val);
+
+/** Determine if a virtual address is in the address range of a RAB L1 TLB slice.
+
+  \param    cfg_val     Pointer to the PULP representation of the RAB slice to be examined.
+  \param    virt_addr   Virtual address to check for inclusion.
+
+  \return   0 if the virtual address is not in the address range of the RAB slice; 1 if it is;
+            negative value with an errno on errors.
+*/
+static inline int rab_slice_contains_virt_addr(const rab_cfg_val_t* const cfg_val,
+        const virt_addr_t virt_addr);
+
+/** Determine the L2 TLB set index of a virtual page frame number.
+
+  \param    virt_pfn    Virtual page frame number to determine the set index of.
+
+  \return   The L2 set index.
+*/
+static inline rab_l2_set_t page_set(const virt_pfn_t virt_pfn);
+
+/** Write a RAB L2 TLB entry from PULP.
+
+  \param    varam_ptr Pointer to the virtual address RAM of the L2 TLB entry to be configured.
+  \param    param_ptr Pointer to the physical address RAM of the L2 TLB entry to be configured.
+  \param    src       Pointer to the PULP struct from which the configuration shall be read.
+
+  \return   0 if the RAB configuration value has been written successfully; negative value with an
+            errno on errors.
+*/
+static inline int write_rab_cfg_l2_val(rab_cfg_l2_varam_t* const varam_ptr,
+        rab_cfg_l2_param_t* const param_ptr, rab_cfg_l2_val_t * const src);
+
+//!@}
+
+/** @name RAB Miss Hardware FIFO interface functions
+ *
+ * @{
+ */
+
+/** Get miss from RAB Miss FIFO.
+
+  \param    rab_miss    Pointer through which the RAB miss shall be returned.
+
+  \return   0 on success; negative value with an errno on errors.  -ENOENT is returned in case the
+            FIFO is empty; in this case, `rab_miss` is not changed.
+*/
+static inline int get_rab_miss(rab_miss_t* const rab_miss);
+
+//!@}
+
+/// @cond IMPLEM
+
+int read_rab_cfg_val(rab_cfg_val_t* const dst, const rab_cfg_t* const src)
+{
+    dst->va_start   = src->word[0];
+    dst->va_end     = src->word[2];
+    copy_phys_addr((phys_addr_t*)&(dst->offset), (phys_addr_t*)&(src->word[4]));
+    dst->flags      = (uint8_t)(src->word[6] & 0xFF);
+
+    return 0;
+}
+
+int write_rab_cfg_val(rab_cfg_t* const dst, const rab_cfg_val_t* const src)
+{
+    // Disable slice before writing the new configuration.
+    dst->word[6]    = 0;
+
+    dst->word[0]    = src->va_start;
+    dst->word[2]    = src->va_end;
+    copy_phys_addr((phys_addr_t*)&(dst->word[4]), (phys_addr_t*)&(src->offset));
+    dst->word[6]    = (0x000000FF) & (uint32_t)(src->flags);
+
+    return 0;
+}
+
+int config_rab_slice(const virt_addr_t begin, const virt_addr_t end,
+        const phys_addr_t* const phys_addr, rab_cfg_t* const rab_slice,
+        const unsigned char rdonly, const unsigned char cache_coherent)
+{
+    int ret = 0;
+
+    rab_cfg_val_t cfg = {
+        .va_start   = begin,
+        .va_end     = end-1,
+        .flags      = RAB_CFG_FLAG_EN
+                        | RAB_CFG_FLAG_RDEN
+                        | (rdonly ? 0 : RAB_CFG_FLAG_WREN)
+                        | (cache_coherent ? RAB_CFG_FLAG_COHERENT : 0)
+    };
+    ret = copy_phys_addr(&(cfg.offset), phys_addr);
+    if (ret < 0)
+        return ret;
+
+    ret = write_rab_cfg_val(rab_slice, &cfg);
+    if (ret < 0)
+        return ret;
+
+    //#if LOG_LVL_RAB_CFG >= LOG_DEBUG
+    //    printf("[DD] Configured RAB slice:\n");
+    //    print_rab_cfg_val(&cfg);
+    //    printf("\n");
+    //#endif
+
+    return 0;
+}
+
+int disable_rab_slice(rab_cfg_t* const rab_slice)
+{
+    rab_slice->word[6] = 0;
+    return 0;
+}
+
+int rab_slice_is_enabled(const rab_cfg_val_t* const cfg_val)
+{
+    return (cfg_val->flags & RAB_CFG_FLAG_EN) == RAB_CFG_FLAG_EN;
+}
+
+int rab_slice_contains_virt_addr(const rab_cfg_val_t* const cfg_val,
+        const virt_addr_t virt_addr)
+{
+    return (virt_addr >= cfg_val->va_start) && (virt_addr <= cfg_val->va_end);
+}
+
+rab_l2_set_t page_set(const virt_pfn_t virt_pfn)
+{
+    return (rab_l2_set_t)(virt_pfn & RAB_CFG_L2_SET_PFN_MASK);
+}
+
+int write_rab_cfg_l2_val(rab_cfg_l2_varam_t* const varam_ptr,
+        rab_cfg_l2_param_t* const param_ptr, rab_cfg_l2_val_t * const src)
+{
+    // Disable slice before writing the new configuration.
+    *varam_ptr = 0;
+
+    *param_ptr = src->phys_pfn;
+    *varam_ptr = (src->virt_pfn << 4) | (uint32_t)(src->flags);
+
+    return 0;
+}
+
+int config_rab_l2_entry(const virt_pfn_t virt_pfn,
+        const phys_pfn_t phys_pfn, const rab_l2_set_t set, const unsigned char entry,
+        const unsigned char rdonly, const unsigned char cache_coherent)
+{
+    int ret = 0;
+
+    rab_cfg_l2_val_t cfg = {
+        .virt_pfn   = virt_pfn,
+        .phys_pfn   = phys_pfn,
+        .flags      = RAB_CFG_FLAG_EN
+                        | RAB_CFG_FLAG_RDEN
+                        | (rdonly ? 0 : RAB_CFG_FLAG_WREN)
+                        | (cache_coherent ? RAB_CFG_FLAG_COHERENT : 0),
+        .set        = set
+    };
+
+    rab_cfg_l2_varam_t* const varam_ptr = RAB_CFG_L2_VARAM_PTR(set, entry);
+    rab_cfg_l2_param_t* const param_ptr = RAB_CFG_L2_PARAM_PTR(set, entry);
+
+    ret = write_rab_cfg_l2_val(varam_ptr, param_ptr, &cfg);
+    if (ret < 0)
+        return ret;
+
+    //#if ( (LOG_LVL_RAB_CFG >= LOG_DEBUG) || (LOG_LVL_VMM >= LOG_TRACE) )
+    //    printf("[DD] Configured RAB L2 TLB entry:\n");
+    //    print_rab_cfg_l2_val(varam_ptr, param_ptr, &cfg, entry);
+    //    printf("\n");
+    //#endif
+
+    return 0;
+}
+
+int get_rab_miss(rab_miss_t* const rab_miss)
+{
+    int ret = 0;
+
+    const uint32_t meta_fifo_val = *(volatile uint32_t*)((unsigned)ARCHI_RAB_CFG_ADDR + 8);
+    if (BIT_GET(meta_fifo_val, 31, 1) != 0)
+        return -ENOENT; // FIFO is empty.
+
+    rab_miss->virt_addr = *(volatile virt_addr_t*)(ARCHI_RAB_CFG_ADDR);
+
+    rab_miss->core_id = BIT_GET(meta_fifo_val, 0, AXI_ID_WIDTH_CORE);
+    rab_miss->intra_cluster_id = BIT_GET(meta_fifo_val, AXI_ID_WIDTH_CORE, AXI_ID_WIDTH_CLUSTER);
+    rab_miss->cluster_id
+            = BIT_GET(meta_fifo_val, AXI_ID_WIDTH_CLUSTER + AXI_ID_WIDTH_CORE, AXI_ID_WIDTH_SOC);
+
+    const uint32_t axi_user
+            = BIT_GET(meta_fifo_val, AXI_ID_WIDTH + RAB_PORT_ID_WIDTH, AXI_USER_WIDTH);
+    rab_miss->is_prefetch = (axi_user == BIT_MASK_LSBS(AXI_USER_WIDTH) ? 1 : 0);
+
+    return 0;
+}
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2.h b/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2.h
new file mode 100644
index 0000000..b7b4434
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2.h
@@ -0,0 +1,324 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RISCV_BUILTINS_V2_H__
+#define __HAL_RISCV_BUILTINS_V2_H__
+#ifdef ARCHI_CORE_HAS_PULPV2
+/* ARITHMETIC SECTION */
+typedef   signed short v2s __attribute__((vector_size (4)));
+typedef unsigned short v2u __attribute__((vector_size (4)));
+
+typedef   signed char  v4s __attribute__((vector_size (4)));
+typedef unsigned char  v4u __attribute__((vector_size (4)));
+
+#ifdef __EMUL__
+typedef void * rt_pointerT;
+#else
+typedef unsigned int rt_pointerT;
+#endif
+/* Packing of scalars into vectors */
+#define __PACK2(x, y)		__builtin_pulp_pack2((signed short)   (x), (signed short)   (y))
+#define __PACKU2(x, y)		__builtin_pulp_pack2((unsigned short) (x), (unsigned short) (y))
+
+#define __PACK4(x, y, z, t)		__builtin_pulp_pack4((signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t))
+#define __PACKU4(x, y, z, t)		__builtin_pulp_pack4((unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t))
+
+/* Max */
+#define __MAX(a, b)         __builtin_pulp_maxsi((a), (b))
+
+#define __MAX2(x, y) 		__builtin_pulp_max2((x), (y))
+#define __MAX4(x, y) 		__builtin_pulp_max4((x), (y))
+
+#define __MAXU2(x, y) 		__builtin_pulp_maxu2((x), (y))
+#define __MAXU4(x, y) 		__builtin_pulp_maxu4((x), (y))
+
+/* Min */
+#define __MIN2(x, y) 		__builtin_pulp_min2((x), (y))
+#define __MIN4(x, y) 		__builtin_pulp_min4((x), (y))
+
+#define __MINU2(x, y) 		__builtin_pulp_minu2((x), (y))
+#define __MINU4(x, y) 		__builtin_pulp_minu4((x), (y))
+
+/* Clip */
+#define __CLIP(x, precision) 	__builtin_pulp_clip((x), -(1<<(precision)), (1<<precision)-1)
+#define __CLIP_R(x, bound) 		__builtin_pulp_clip_r((x), (bound))
+
+#define __CLIPU(x, precision) 	__builtin_pulp_clipu((x), 0, (1<<precision)-1)
+#define __CLIPU_R(x, bound) 		__builtin_pulp_clipu_r((x), (bound))
+
+/* Abs */
+#define __ABS2(x) 			__builtin_pulp_abs2((x))
+#define __ABS4(x) 			__builtin_pulp_abs4((x))
+
+/* Unary minus */
+#define __NEG2(x) 			__builtin_pulp_neg2((x))
+#define __NEG4(x) 			__builtin_pulp_neg4((x))
+
+/* Addition */
+#define __ADD2(x, y) 		__builtin_pulp_add2((x), (y))
+#define __ADD4(x, y) 		__builtin_pulp_add4((x), (y))
+
+/* Substraction */
+#define __SUB2(x, y) 		__builtin_pulp_sub2((x), (y))
+#define __SUB4(x, y) 		__builtin_pulp_sub4((x), (y))
+
+/* Average */
+#define __AVG2(x, y) 		__builtin_pulp_avg2((x), (y))
+#define __AVG4(x, y) 		__builtin_pulp_avg4((x), (y))
+
+/* Average unsigned */
+#define __AVGU2(x, y) 		__builtin_pulp_avgu2((x), (y))
+#define __AVGU4(x, y) 		__builtin_pulp_avgu4((x), (y))
+
+/* Bitwise and */
+#define __AND2(x, y) 		__builtin_pulp_and2((x), (y))
+#define __AND4(x, y) 		__builtin_pulp_and4((x), (y))
+
+/* Bitwise or */
+#define __OR2(x, y) 			__builtin_pulp_or2((x), (y))
+#define __OR4(x, y) 			__builtin_pulp_or4((x), (y))
+
+/* Bitwise exor */
+#define __EXOR2(x, y) 		__builtin_pulp_exor2(x, y)
+#define __EXOR4(x, y) 		__builtin_pulp_exor4(x, y)
+
+/* Logical shift right */
+#define __SRL2(x, y) 		__builtin_pulp_srl2(x, y)
+#define __SRL4(x, y) 		__builtin_pulp_srl4(x, y)
+
+/* Arithmetic shift right */
+#define __SRA2(x, y) 		__builtin_pulp_sra2(x, y)
+#define __SRA4(x, y) 		__builtin_pulp_sra4(x, y)
+
+/* Logical shift left */
+#define __SLL2(x, y) 		__builtin_pulp_sll2(x, y)
+#define __SLL4(x, y) 		__builtin_pulp_sll4(x, y)
+
+/* Mac */
+#define	__MAC(Acc, x, y)		__builtin_pulp_mac((x), (y), (Acc))
+#define	__MSU(Acc, x, y)		__builtin_pulp_msu((x), (y), (Acc))
+
+#define	__MACS(Acc, x, y)		__builtin_pulp_macs((x), (y), (Acc))
+#define	__MACHHS(Acc, x, y)		__builtin_pulp_machhs((x), (y), (Acc))
+#define	__MACU(Acc, x, y)		__builtin_pulp_macu((x), (y), (Acc))
+#define	__MACHHU(Acc, x, y)		__builtin_pulp_machhu((x), (y), (Acc))
+
+#define __MACSN(Acc, x, y, n)	__builtin_pulp_macsN((x), (y), (Acc), (n))
+#define __MACUN(Acc, x, y, n)	__builtin_pulp_macuN((x), (y), (Acc), (n))
+#define __MACSRN(Acc, x, y, n)	__builtin_pulp_macsRN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __MACURN(Acc, x, y, n)	__builtin_pulp_macuRN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+#define __MACHHSN(Acc, x, y, n)	__builtin_pulp_machhsN((x), (y), (Acc), (n))
+#define __MACHHUN(Acc, x, y, n)	__builtin_pulp_machhuN((x), (y), (Acc), (n))
+#define __MACHHSRN(Acc, x, y, n)	__builtin_pulp_machhsN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __MACHHURN(Acc, x, y, n)	__builtin_pulp_machhuN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+/* Multiplications */
+#define __MULS(x, y)			__builtin_pulp_muls((x), (y))
+#define __MULU(x, y)			__builtin_pulp_mulu((x), (y))
+#define __MULHHS(x, y)		__builtin_pulp_mulhhs((x), (y))
+#define __MULHHU(x, y)		__builtin_pulp_mulhhu((x), (y))
+
+#define __MULSN(x, y, n)		__builtin_pulp_mulsN((x), (y), (n))
+#define __MULSRN(x, y, n)		__builtin_pulp_mulsRN((x), (y), (n), (1<<((n)-1)))
+#define __MULUN(x, y, n)		__builtin_pulp_muluN((x), (y), (n))
+#define __MULURN(x, y, n)		__builtin_pulp_muluRN((x), (y), (n), (1<<((n)-1)))
+
+#define __MULHHSN(x, y, n)		__builtin_pulp_mulhhsN((x), (y), (n))
+#define __MULHHSRN(x, y, n)		__builtin_pulp_mulhhsRN((x), (y), (n), (1<<((n)-1)))
+#define __MULHHUN(x, y, n)		__builtin_pulp_mulhhuN((x), (y), (n))
+#define __MULHHURN(x, y, n)		__builtin_pulp_mulhhuRN((x), (y), (n), (1<<((n)-1)))
+
+/* Vectorial product and sum of products */
+#define __DOTP2(x, y)     		__builtin_pulp_dotsp2((x), (y))
+#define __DOTPU2(x, y)     		__builtin_pulp_dotup2((x), (y))
+#define __DOTPUS2(x, y)    		__builtin_pulp_dotusp2((x), (y))
+
+#define __DOTPSC2(x, y)     		__builtin_pulp_dotspsc2((x), (y))
+#define __DOTPUSC2(x, y)     	__builtin_pulp_dotupsc2((x), (y))
+#define __DOTPUSSC2(x, y)    	__builtin_pulp_dotuspsc2((x), (y))
+
+#define __SUMDOTP2(x, y, z)		__builtin_pulp_sdotsp2((x), (y), (z))
+#define __SUMDOTPU2(x, y, z)		__builtin_pulp_sdotup2((x), (y), (z))
+#define __SUMDOTPUS2(x, y, z)	__builtin_pulp_sdotusp2((x), (y), (z))
+
+#define __SUMDOTPSC2(x, y, z)	__builtin_pulp_sdotspsc2((x), (y), (z))
+#define __SUMDOTPUSC2(x, y, z)	__builtin_pulp_sdotupsc2((x), (y), (z))
+#define __SUMDOTPUSSC2(x, y, z)	__builtin_pulp_sdotuspsc2((x), (y), (z))
+
+#define __DOTP4(x, y)     		__builtin_pulp_dotsp4((x), (y))
+#define __DOTPU4(x, y)     		__builtin_pulp_dotup4((x), (y))
+#define __DOTPUS4(x, y)    		__builtin_pulp_dotusp4((x), (y))
+
+#define __DOTPSC4(x, y)     		__builtin_pulp_dotspsc4((x), (y))
+#define __DOTPUSC4(x, y)     	__builtin_pulp_dotupsc4((x), (y))
+#define __DOTPUSSC4(x, y)    	__builtin_pulp_dotuspsc4((x), (y))
+
+#define __SUMDOTP4(x, y, z)     	__builtin_pulp_sdotsp4((x), (y), (z))
+#define __SUMDOTPU4(x, y, z)     	__builtin_pulp_sdotup4((x), (y), (z))
+#define __SUMDOTPUS4(x, y, z)    	__builtin_pulp_sdotusp4((x), (y), (z))
+
+#define __SUMDOTPSC4(x, y, z)     	__builtin_pulp_sdotspsc4((x), (y), (z))
+#define __SUMDOTPUSC4(x, y, z)     	__builtin_pulp_sdotupsc4((x), (y), (z))
+#define __SUMDOTPUSSC4(x, y, z)    	__builtin_pulp_sdotuspsc4((x), (y), (z))
+
+#ifdef ARCHI_CORE_HAS_CPLX
+ 
+/* Complex Multiplication, Q15x15 into Q15, with optional post scaling by 1 or 2 */
+#define __CPLXMULS(x, y)		__builtin_pulp_cplxmuls((x), (y))
+#define __CPLXMULSDIV2(x, y)		__builtin_pulp_cplxmulsdiv2((x), (y))
+#define __CPLXMULSDIV4(x, y)		__builtin_pulp_cplxmulsdiv4((x), (y))
+
+/* Complex conjugate */
+#define __CPLXCONJ(x)		__builtin_pulp_cplx_conj((x))
+
+/* Complex substration, result rotated by -pi/2 */
+#define __SUB2ROTMJ(x, y)		__builtin_pulp_sub2rotmj((x), (y))
+
+/* Complex addition with post scaling by 1 or 2 */
+#define __ADD2DIV2(x, y)		__builtin_pulp_add2div2((x), (y))
+#define __ADD2DIV4(x, y)		__builtin_pulp_add2div4((x), (y))
+
+#define __ADD4DIV2(x, y)		__builtin_pulp_add4div2((x), (y))
+#define __ADD4DIV4(x, y)		__builtin_pulp_add4div4((x), (y))
+
+/* Complex subtraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)		__builtin_pulp_sub2div2((x), (y))
+#define __SUB2DIV4(x, y)		__builtin_pulp_sub2div4((x), (y))
+
+#define __SUB4DIV2(x, y)		__builtin_pulp_sub4div2((x), (y))
+#define __SUB4DIV4(x, y)		__builtin_pulp_sub4div4((x), (y))
+
+/* Viterbi Max and Viterbi Select, pair of Q15 */
+#define __VITMAX(x, y) 		__builtin_pulp_vitmax2((x), (y))
+#define __VITSEL(x, y) 		__builtin_pulp_vitsel2((x), (y))
+
+#endif
+
+/* Position of the most significant bit of x */
+#define __FL1(x)			__builtin_pulp_fl1((x))
+
+/* Number of sign bits */
+#define __CLB(x)			__builtin_pulp_clb((x))
+
+/* Bit set */
+#define __BITSET(x, size, off)               __builtin_pulp_bset((x), (((1<<(size))-1)<<(off)))
+#define __BITSET_R(x, size, off)             __builtin_pulp_bset_r((x), ExtInsMaskFast((size), (off)))
+#define __BITSET_R_SAFE(x, size, off)        __builtin_pulp_bset_r((x), ExtInsMaskSafe((size), (off)))
+
+/* Bit clr */
+#define __BITCLR(x, size, off)               __builtin_pulp_bclr((x), ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R(x, size, off)             __builtin_pulp_bclr_r((x), ExtInsMaskFast((size), (off)))
+#define __BITCLR_R_SAFE(x, size, off)        __builtin_pulp_bclr_r((x), ExtInsMaskSafe((size), (off)))
+
+/* Bit Extraction */
+#define __BITEXTRACT(x, size, off)		__builtin_pulp_bextract((x), (size), (off))
+#define __BITEXTRACTU(x, size, off)		__builtin_pulp_bextractu((x), (size), (off))
+
+#define __BITEXTRACT_R(x, size, off)		__builtin_pulp_bextract_r((x), ExtInsMaskFast((size), (off)))
+#define __BITEXTRACTU_R(x, size, off)	__builtin_pulp_bextractu_r((x), ExtInsMaskFast((size), (off)))
+
+#define __BITEXTRACT_R_SAFE(x, size, off)	__builtin_pulp_bextract_r((x), ExtInsMaskSafe((size), (off)))
+#define __BITEXTRACTU_R_SAFE(x, size, off)	__builtin_pulp_bextractu_r((x), ExtInsMaskSafe((size), (off)))
+
+/* Bit insertion */
+#define __BITINSERT(dst, src, size, off) 	__builtin_pulp_binsert((dst), ~(((1<<(size))-1)<<(off)), (src), (((1<<(size))-1)<<(off)), (off))
+#define __BITINSERT_R(dst, src, size, off) 	__builtin_pulp_binsert_r((dst), (src), ExtInsMaskFast((size), (off)))
+#define __BITINSERT_R_SAFE(dst, src, size, off) 	__builtin_pulp_binsert_r((dst), (src), ExtInsMaskSafe((size), (off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __ROTR(x)			__builtin_pulp_rotr((x))
+
+/* Add with normalization */
+#define __ADDNORMU(x, y, scale)		__builtin_pulp_adduN((x), (y), (scale))
+#define __ADDNORMU_REG(x, y, scale)		__builtin_pulp_adduN_r((x), (y), (scale))
+#define __ADDNORM(x, y, scale)		__builtin_pulp_addN((x), (y), (scale))
+#define __ADDNORM_REG(x, y, scale)		__builtin_pulp_addN_r((x), (y), (scale))
+
+/* Add with normalization and rounding */
+#define __ADDROUNDNORMU(x, y, scale)		__builtin_pulp_adduRN((x), (y), (scale), (1<<((scale)-1)))
+#define __ADDROUNDNORMU_REG(x, y, scale)	__builtin_pulp_adduRN_r((x), (y), (scale))
+#define __ADDROUNDNORM(x, y, scale)		__builtin_pulp_addRN((x), (y), (scale), (1<<((scale)-1)))
+#define __ADDROUNDNORM_REG(x, y, scale)	__builtin_pulp_addRN_r((x), (y), (scale))
+
+/* Sub with normalization */
+#define __SUBNORMU(x, y, scale)		__builtin_pulp_subuN((x), (y), (scale))
+#define __SUBNORMU_REG(x, y, scale)		__builtin_pulp_subuN_r((x), (y), (scale))
+#define __SUBNORM(x, y, scale)		__builtin_pulp_subN((x), (y), (scale))
+#define __SUBNORM_REG(x, y, scale)		__builtin_pulp_subN_r((x), (y), (scale))
+
+/* Sub with normalization and rounding */
+#define __SUBROUNDNORMU(x, y, scale)		__builtin_pulp_subuRN((x), (y), (scale), (1<<((scale)-1)))
+#define __SUBROUNDNORMU_REG(x, y, scale)	__builtin_pulp_subuRN_r((x), (y), (scale))
+#define __SUBROUNDNORM(x, y, scale)		__builtin_pulp_subRN((x), (y), (scale), (1<<((scale)-1)))
+#define __SUBROUNDNORM_REG(x, y, scale)	__builtin_pulp_subRN_r((x), (y), (scale))
+
+/* Normalization and rounding */
+#define __ROUNDNORMU(x, scale)		__builtin_pulp_adduRN((x), 0, (scale), (1<<((scale)-1)))
+#define __ROUNDNORMU_REG(x, scale)		__builtin_pulp_adduRN_r((x), 0, (scale))
+#define __ROUNDNORM(x, scale)		__builtin_pulp_addRN((x), 0, (scale), (1<<((scale)-1)))
+#define __ROUNDNORM_REG(x, scale)		__builtin_pulp_addRN_r((x), 0, (scale))
+
+#define __COREID()					__builtin_pulp_CoreId()
+#define __CLUSTERID()				__builtin_pulp_ClusterId()
+#define __NCORE()					__builtin_pulp_CoreCount()
+#define __ISFC()					__builtin_pulp_IsFc()
+
+#define __SPRWRITE(x, y)				__builtin_pulp_spr_write(x, y)
+#define __SPRREAD(x)					__builtin_pulp_spr_read(x)
+#define __SPRREAD_VOL(x)				__builtin_pulp_spr_read_vol(x)
+
+#define __SPRBITSET(spr, off)			__builtin_pulp_spr_bit_set((spr), (off))
+#define __SPRBITCLR(spr, off)			__builtin_pulp_spr_bit_clr((spr), (off))
+
+#define __SPRREADTHENWRITE(spr, x)			__builtin_pulp_read_then_spr_write((spr), (x))
+#define __SPRREADTHENBITSET(spr, off)		__builtin_pulp_read_then_spr_bit_set((spr), (off))
+#define __SPRREADTHENBITCLR(spr, off)		__builtin_pulp_read_then_spr_bit_clr((spr), (off))
+
+
+
+#define __READ_BASE_OFF(base, off)           	__builtin_pulp_read_base_off((base), (off))
+#define __WRITE_BASE_OFF(base, off, val)     	__builtin_pulp_write_base_off((base), (off), (val))
+
+#define __READ_BASE_OFF_VOL(base, off)       	__builtin_pulp_OffsetedRead((base), (off))
+#define __READ_BASE_OFF_HALF_VOL(base, off)  	__builtin_pulp_OffsetedReadHalf((base), (off))
+#define __READ_BASE_OFF_BYTE_VOL(base, off)  	__builtin_pulp_OffsetedReadByte((base), (off))
+
+#define __WRITE_BASE_OFF_VOL(x, base, off)       	__builtin_pulp_OffsetedWrite((x), (base), (off))
+#define __WRITE_BASE_OFF_HALF_VOL(x, base, off)  	__builtin_pulp_OffsetedWriteHalf((x), (base), (off))
+#define __WRITE_BASE_OFF_BYTE_VOL(x, base, off)  	__builtin_pulp_OffsetedWriteByte((x), (base), (off))
+/* Utilities, Target independant */
+#define FIX2FP(Val, Precision)						((float) (Val) / (float) (1<<(Precision)))
+#define FP2FIXR(Val, Precision)						((int)((Val)*((1 << (Precision))-1) + 0.5))
+#define FP2FIX(Val, Precision)						((int)((Val)*((1 << (Precision))-1)))
+#endif
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2_emu.h b/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2_emu.h
new file mode 100644
index 0000000..b65aea7
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/builtins_v2_emu.h
@@ -0,0 +1,347 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_BUILTINS_V2_EMU_H__
+#define __HAL_BUILTINS_V2_EMU_H__
+
+#ifndef ARCHI_CORE_HAS_PULPV2
+/* ARITHMETIC SECTION */
+typedef   signed short v2s __attribute__((vector_size (4)));
+typedef unsigned short v2u __attribute__((vector_size (4)));
+
+typedef   signed char  v4s __attribute__((vector_size (4)));
+typedef unsigned char  v4u __attribute__((vector_size (4)));
+
+#ifdef __EMUL__
+typedef void * rt_pointerT;
+#else
+typedef unsigned int rt_pointerT;
+#endif
+/* Packing of scalars into vectors */
+#define __PACK2(x, y)			((v2s) {(signed short)   (x), (signed short)   (y)})
+#define __PACKU2(x, y)			((v2u) {(unsigned short) (x), (unsigned short) (y)})
+
+#define __PACK4(x, y, z, t)			((v4s) {(signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t)})
+#define __PACKU4(x, y, z, t)			((v4u) {(unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t)})
+
+/* Max */
+#define __MAX(x, y) ((x)>(y)?(x):(y))
+#define __MAX2(x, y) 			((v2s) {((signed short)(x)[0]>(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+							((signed short)(x)[1]>(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __MAX4(x, y) 			((v4s) {((signed char)(x)[0]>(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+							((signed char)(x)[1]>(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+							((signed char)(x)[2]>(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+							((signed char)(x)[3]>(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __MAXU2(x, y) 			((v2u) {((unsigned short)(x)[0]>(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+							((unsigned short)(x)[1]>(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __MAXU4(x, y) 			((v4u) {((unsigned char)(x)[0]>(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+							((unsigned char)(x)[1]>(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+							((unsigned char)(x)[2]>(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+							((unsigned char)(x)[3]>(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Min */
+#define __MIN2(x, y) 			((v2s) {((signed short)(x)[0]<(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+							((signed short)(x)[1]<(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __MIN4(x, y) 			((v4s) {((signed char)(x)[0]<(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+							((signed char)(x)[1]<(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+							((signed char)(x)[2]<(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+							((signed char)(x)[3]<(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __MINU2(x, y) 			((v2u) {((unsigned short)(x)[0]<(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+							((unsigned short)(x)[1]<(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __MINU4(x, y) 			((v4u) {((unsigned char)(x)[0]<(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+							((unsigned char)(x)[1]<(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+							((unsigned char)(x)[2]<(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+							((unsigned char)(x)[3]<(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Clip */
+#define __CLIP(x, precision)			((x)<(-(1<<(precision)))?(-(1<<(precision))):(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x)))
+#define __CLIP_R(x, bound)			(((x)<=-((bound)+1))?(-((bound)+1)):(((x)>=(bound))?(bound):(x)))
+
+#define __CLIPU(x, precision)		((x)<0)?0:(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x))
+#define __CLIPU_R(x, bound)			(((x)<=0)?(0):(((x)>=(bound))?(bound):(x)))
+
+/* Abs */
+#define __ABS2(x) 				((v2u) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1]})
+#define __ABS4(x) 				((v4u) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1], \
+ 						        ((x)[2]<0)?-(x)[2]:(x)[2], ((x)[3]<0)?-(x)[3]:(x)[3]})
+
+/* Unary minus */
+#define __NEG2(x) 				((v2s) {-(x)[0], -(x)[1]}
+#define __NEG4(x) 				((v4s) {-(x)[0], -(x)[1], -(x)[2], -(x)[3]}
+
+/* Addition */
+#define __ADD2(x, y) 			((v2s) {(x)[0]+(y)[0], (x)[1]+(y)[1]}
+#define __ADD4(x, y) 			((v4s) {(x)[0]+(y)[0], (x)[1]+(y)[1], (x)[2]+(y)[2], (x)[3]+(y)[3]}
+
+/* Substraction */
+#define __SUB2(x, y) 			((v2s) {(x)[0]-(y)[0], (x)[1]-(y)[1]}
+#define __SUB4(x, y) 			((v4s) {(x)[0]-(y)[0], (x)[1]-(y)[1], (x)[2]-(y)[2], (x)[3]-(y)[3]}
+
+/* Average */
+#define __AVG2(x, y) 			((v2s) {((x)[0]+(y)[0])>>1, ((x)[1]+(y)[1])>>1}
+#define __AVG4(x, y) 			((v4s) {((x)[0]+(y)[0])>>1, ((x)[1]+(y)[1])>>1, ((x)[2]+(y)[2])>>1, ((x)[3]+(y)[3])>>1}
+
+/* Average unsigned */
+#define __AVGU2(x, y) 			((v2u) {((unsigned short)(x)[0]+(unsigned short)(y)[0])>>1, ((unsigned short)(x)[1]+(unsigned short)(y)[1])>>1}
+#define __AVGU4(x, y) 			((v4u) {((unsigned char)(x)[0]+(unsigned char)(y)[0])>>1, ((unsigned char)(x)[1]+(unsigned char)(y)[1])>>1, \
+							((unsigned char)(x)[2]+(unsigned char)(y)[2])>>1, ((unsigned char)(x)[3]+(unsigned char)(y)[3])>>1}
+
+/* Bitwise and */
+#define __AND2(x, y) 			((v2s) {(x)[0]&(y)[0], (x)[1]&(y)[1]}
+#define __AND4(x, y) 			((v4s) {(x)[0]&(y)[0], (x)[1]&(y)[1], (x)[2]&(y)[2], (x)[3]&(y)[3]}
+
+/* Bitwise or */
+#define __OR2(x, y) 				((v2s) {(x)[0]|(y)[0], (x)[1]|(y)[1]}
+#define __OR4(x, y) 				((v4s) {(x)[0]|(y)[0], (x)[1]|(y)[1], (x)[2]|(y)[2], (x)[3]|(y)[3]}
+
+/* Bitwise exor */
+#define __EXOR2(x, y) 			((v2s) {(x)[0]^(y)[0], (x)[1]^(y)[1]}
+#define __EXOR4(x, y) 			((v4s) {(x)[0]^(y)[0], (x)[1]^(y)[1], (x)[2]^(y)[2], (x)[3]^(y)[3]}
+
+/* Logical shift right */
+#define __SRL2(x, y) 			((v2u) {((unsigned short)(x)[0]>>(unsigned short)(y)[0]), ((unsigned short)(x)[1]>>(unsigned short)(y)[1])}
+#define __SRL4(x, y) 			((v4u) {((unsigned char)(x)[0]>>(unsigned char)(y)[0]), ((unsigned char)(x)[1]>>(unsigned char)(y)[1]), \
+                               		                ((unsigned char)(x)[2]>>(unsigned char)(y)[2]), ((unsigned char)(x)[3]>>(unsigned char)(y)[3])}
+
+/* Arithmetic shift right */
+#define __SRA2(x, y) 			((v2s) {((signed short)(x)[0]>>(signed short)(y)[0]), ((signed short)(x)[1]>>(signed short)(y)[1])}
+#define __SRA4(x, y) 			((v4s) {((signed char)(x)[0]>>(signed char)(y)[0]), ((signed char)(x)[1]>>(signed char)(y)[1]), \
+                               		                ((signed char)(x)[2]>>(signed char)(y)[2]), ((signed char)(x)[3]>>(signed char)(y)[3])}
+
+/* Logical shift left */
+#define __SLL2(x, y) 			((v2s) {(x)[0]<<(y)[0], (x)[1]<<(y)[1]}
+#define __SLL4(x, y) 			((v4s) {(x)[0]<<(y)[0], (x)[1]<<(y)[1], (x)[2]<<(y)[2], (x)[3]<<(y)[3]}
+
+/* Mac */
+#define	__MAC(Acc, x, y)			((Acc) + ((x) * (y)))
+#define	__MSU(Acc, x, y)			((Acc) - ((x) * (y)))
+
+#define	__MACS(Acc, x, y)			((Acc) + ((short int) (x) * (short int) (y)))
+#define	__MACHHS(Acc, x, y)			((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define	__MACU(Acc, x, y)			((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))
+#define	__MACHHU(Acc, x, y)			((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define	__MACSN(Acc, x, y, n)		(((Acc) + ((short int) (x) * (short int) (y)))>>(n))
+#define	__MACUN(Acc, x, y, n)		(((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))>>(n))
+#define	__MACSRN(Acc, x, y, n)		((((Acc) + ((short int) (x) * (short int) (y))) + (1<<((n)-1))) >> (n))
+#define	__MACURN(Acc, x, y, n)		((((Acc) + ((unsigned short int) (x) * (unsigned short int) (y))) + (1<<((n)-1))) >> (n))
+
+#define	__MACHHSN(Acc, x, y, n)		(((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) >> (n))
+#define	__MACHHUN(Acc, x, y, n)		(((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) >> (n))
+#define	__MACHHSRN(Acc, x, y, n)		((((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) + (1<<((n)-1))) >> (n))
+#define	__MACHHURN(Acc, x, y, n)		((((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) + (n)))
+
+/* Multiplications */
+#define __MULS(x, y)				(((short int) (x) * (short int) (y)))
+#define __MULU(x, y)				(((unsigned short int) (x) * (unsigned short int) (y)))
+#define __MULHHS(x, y)			(((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define __MULHHU(x, y)			(((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define __MULSN(x, y, n)			(((short int) (x) * (short int) (y))>>(n))
+#define __MULSRN(x, y, n)			((((short int) (x) * (short int) (y)) + (1<<((n)-1)))>>(n))
+#define __MULUN(x, y, n)			(((unsigned short int) (x) * (unsigned short int) (y))>>(n))
+#define __MULURN(x, y, n)			((((unsigned short int) (x) * (unsigned short int) (y)) + (1<<((n)-1)))>>(n))
+
+#define __MULHHSN(x, y, n)			((((short int) ((x)>>16) * (short int) ((y)>>16)))>>(n))
+#define __MULHHSRN(x, y, n)			(((((short int) ((x)>>16) * (short int) ((y)>>16)))+(1<<((n)-1)))>>(n))
+#define __MULHHUN(x, y, n)			((((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))>>(n))
+#define __MULHHURN(x, y, n)			(((((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))+(1<<((n)-1)))>>(n))
+
+/* Vectorial product and sum of products */
+#define __DOTP2(x, y)			(    (short)(x)[0]*(short)(y)[0] + (short)(x)[1]*(short)(y)[1])
+#define __DOTPU2(x, y)			(    (unsigned short)(x)[0]*(unsigned short)(y)[0] + (unsigned short)(x)[1]*(unsigned short)(y)[1])
+#define __DOTPUS2(x, y)			(    (unsigned short)(x)[0]*(short)(y)[0] + (unsigned short)(x)[1]*(short)(y)[1])
+
+#define __DOTPSC2(x, y)			(    (short)(x)[0]*(short)(y) + (short)(x)[1]*(short)(y))
+#define __DOTPUSC2(x, y)			(    (unsigned short)(x)[0]*(unsigned short)(y) + (unsigned short)(x)[1]*(unsigned short)(y))
+#define __DOTPUSSC2(x, y)			(    (unsigned short)(x)[0]*(short)(y) + (unsigned short)(x)[1]*(short)(y))
+
+#define __SUMDOTP2(x, y, z)			((z)+(short)(x)[0]*(short)(y)[0] + (short)(x)[1]*(short)(y)[1])
+#define __SUMDOTPU2(x, y, z)			((z)+(unsigned short)(x)[0]*(unsigned short)(y)[0] + (unsigned short)(x)[1]*(unsigned short)(y)[1])
+#define __SUMDOTPUS2(x, y, z)		((z)+(unsigned short)(x)[0]*(short)(y)[0] + (unsigned short)(x)[1]*(short)(y)[1])
+
+#define __SUMDOTPSC2(x, y, z)		((z)+(short)(x)[0]*(short)(y) + (short)(x)[1]*(short)(y))
+#define __SUMDOTPUSC2(x, y, z)		((z)+(unsigned short)(x)[0]*(unsigned short)(y) + (unsigned short)(x)[1]*(unsigned short)(y))
+#define __SUMDOTPUSSC2(x, y, z)		((z)+(unsigned short)(x)[0]*(short)(y) + (unsigned short)(x)[1]*(short)(y))
+
+#define __DOTP4(x, y)			(    (char)(x)[0]*(char)(y)[0] + (char)(x)[1]*(char)(y)[1] + (char)(x)[2]*(char)(y)[2] + (char)(x)[3]*(char)(y)[3])
+#define __DOTPU4(x, y)			(    (unsigned char)(x)[0]*(unsigned char)(y)[0] + (unsigned char)(x)[1]*(unsigned char)(y)[1] + \
+                                       		(unsigned char)(x)[2]*(unsigned char)(y)[2] + (unsigned char)(x)[3]*(unsigned char)(y)[3])
+#define __DOTPUS4(x, y)			(    (unsigned char)(x)[0]*(char)(y)[0] + (unsigned char)(x)[1]*(char)(y)[1] + \
+                              			     (unsigned char)(x)[2]*(char)(y)[2] + (unsigned char)(x)[3]*(char)(y)[3])
+
+#define __DOTPSC4(x, y)			(    (char)(x)[0]*(char)(y) + (char)(x)[1]*(char)(y) + (char)(x)[2]*(char)(y) + (char)(x)[3]*(char)(y))
+#define __DOTPUSC4(x, y)			(    (unsigned char)(x)[0]*(unsigned char)(y) + (unsigned char)(x)[1]*(unsigned char)(y) + \
+                               	              	     (unsigned char)(x)[2]*(unsigned char)(y) + (unsigned char)(x)[3]*(unsigned char)(y))
+#define __DOTPUSSC4(x, y)			(    (unsigned char)(x)[0]*(char)(y) + (unsigned char)(x)[1]*(char)(y) + \
+                                             	     (unsigned char)(x)[2]*(char)(y) + (unsigned char)(x)[3]*(char)(y))
+
+#define __SUMDOTP4(x, y, z)			((z)+(char)(x)[0]*(char)(y)[0] + (char)(x)[1]*(char)(y)[1] + (char)(x)[2]*(char)(y)[2] + (char)(x)[3]*(char)(y)[3])
+#define __SUMDOTPU4(x, y, z)			((z)+(unsigned char)(x)[0]*(unsigned char)(y)[0] + (unsigned char)(x)[1]*(unsigned char)(y)[1] + \
+                                  		     (unsigned char)(x)[2]*(unsigned char)(y)[2] + (unsigned char)(x)[3]*(unsigned char)(y)[3])
+#define __SUMDOTPUS4(x, y, z)		((z)+(unsigned char)(x)[0]*(char)(y)[0] + (unsigned char)(x)[1]*(char)(y)[1] + \
+                                             	     (unsigned char)(x)[2]*(char)(y)[2] + (unsigned char)(x)[3]*(char)(y)[3])
+
+#define __SUMDOTPSC4(x, y, z)		((z)+(char)(x)[0]*(char)(y) + (char)(x)[1]*(char)(y) + (char)(x)[2]*(char)(y) + (char)(x)[3]*(char)(y))
+#define __SUMDOTPUSC4(x, y, z)		((z)+(unsigned char)(x)[0]*(unsigned char)(y) + (unsigned char)(x)[1]*(unsigned char)(y) + \
+                                       		     (unsigned char)(x)[2]*(unsigned char)(y) + (unsigned char)(x)[3]*(unsigned char)(y))
+#define __SUMDOTPUSSC4(x, y, z)		((z)+(unsigned char)(x)[0]*(char)(y) + (unsigned char)(x)[1]*(char)(y) + \
+                                       		     (unsigned char)(x)[2]*(char)(y) + (unsigned char)(x)[3]*(char)(y))
+
+#ifdef ARCHI_CORE_HAS_CPLX
+ 
+/* Complex Multiplication, Q15x15 into Q15, with optional post scaling by 1 or 2 */
+#define __CPLXMULS(x, y)			((v2s) {(signed short) ((((long long) (x)[0]*(long long) (y)[0]) - ((long long) (x)[1]*(long long) (y)[1]))>>15),  \
+							(signed short) ((((long long) (x)[0]*(long long) (y)[1]) + ((long long) (x)[1]*(long long) (y)[0]))>>15)})
+#define __CPLXMULSDIV2(x, y)			(__CPLXMULS(x, y)>>(v2s){1,1})
+#define __CPLXMULSDIV4(x, y)			(__CPLXMULS(x, y)>>(v2s){2,2})
+
+/* Complex conjugate */
+#define __CPLXCONJ(x)			((v2s) {(x)[0], -(x)[1]})
+
+/* Complex substration, result rotated by -pi/2 */
+#define __SUB2ROTMJ(x, y)			((v2s) {(x)[1]-(y)[1], (y)[0]-(x)[0]})
+
+/* Complex addition with post scaling by 1 or 2 */
+#define __ADD2DIV2(x, y)			(((x)+(y))>>(v2s) {1, 1})
+#define __ADD2DIV4(x, y)			(((x)+(y))>>(v2s) {2, 2})
+
+#define __ADD4DIV2(x, y)			(((x)+(y))>>(v4s) {1, 1, 1, 1})
+#define __ADD4DIV4(x, y)			(((x)+(y))>>(v4s) {2, 2, 2, 2})
+
+/* Complex substraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)			(((x)-(y))>>(v2s) {1, 1})
+#define __SUB2DIV4(x, y)			(((x)-(y))>>(v2s) {2, 2})
+
+#define __SUB4DIV2(x, y)			(((x)-(y))>>(v4s) {1, 1, 1, 1})
+#define __SUB4DIV4(x, y)			(((x)-(y))>>(v4s) {2, 2, 2, 2})
+
+/* Complex subtraction with post scaling by 1 or 2 */
+#define __SUB2DIV2(x, y)			(((x)-(y))>>(v2s) {1, 1})
+#define __SUB2DIV4(x, y)			(((x)-(y))>>(v2s) {2, 2})
+
+/* Viterbi Max and Viterbi Select, pair of Q15 */
+#define __VITMAX(x, y) 			(_VitT1_Flag=((x)[1]<=(y)[1])?1:0, _VitT0_Flag=((x)[0]<=(y)[0])?1:0,\
+					 	(v2s) {((x)[0]>(y)[0])?(x)[0]:(y)[0], ((x)[1]>(y)[1])?(x)[1]:(y)[1]})
+#define __VITSEL(x, y) 			(v2s) {(_VitT0_Flag?(y)[0]:(x)[0])<<1|_VitT0_Flag, (_VitT1_Flag?(y)[1]:(x)[1])<<1|_VitT1_Flag}
+
+#endif
+
+/* Position of the most significant bit of x */
+#define __FL1(x)				(31 - __builtin_clz((x)))
+
+/* Number of sign bits */
+#define __CLB(x)				(__builtin_clrsb((x)))
+
+/* Bit set */
+#define __BITSET(x, size, off)		((x) | (((1<<(size))-1)<<(off)))
+#define __BITSET_R(x, size, off)		((x) | (((1<<(size))-1)<<(off)))
+#define __BITSET_R_SAFE(x, size, off)	((x) | (((1<<((size)&0x1F))-1)<<((off)&0x1F)))
+
+/* Bit clr */
+#define __BITCLR(x, size, off)		((x) & ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R(x, size, off)		((x) & ~(((1<<(size))-1)<<(off)))
+#define __BITCLR_R_SAFE(x, size, off)	((x) & ~(((1<<((size)&0x1F))-1)<<((off)&0x1F)))
+
+/* Bit Extraction */
+#define __BITEXTRACT(x, size, off) 		(((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __BITEXTRACTU(x, size, off)		(((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+#define __BITEXTRACT_R(x, size, off) 	(((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __BITEXTRACTU_R(x, size, off)	(((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+#define __BITEXTRACT_R_SAFE(x, size, off) 	(((((x)>>((off)&0x1F))&((unsigned int)(1<<((((size)>32)?32:(size))))-1))<<(32-((((size)>32)?32:(size)))))>>(32-((((size)>32)?32:(size)))))
+#define __BITEXTRACTU_R_SAFE(x, size, off)	(((x)>>((off)&0x1F))&((unsigned int)(1<<((((size)>32)?32:(size))))-1))
+
+/* Bit insertion */
+#define __BITINSERT(dst, src, size, off) 	(((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __BITINSERT_R(dst, src, size, off) 	(((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __BITINSERT_R_SAFE(dst, src, size, off) 	(((dst) & ~(((1<<(((size)>32)?32:(size)))-1)<<((off)&0x1F))) | (((src) & ((1<<(((size)>32)?32:(size)))-1))<<((off)&0x1F)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __ROTR(x)				((((x)>>1)&0x7FFFFFFF) | ((x)<<31))
+
+/* Add with normalization */
+#define __ADDNORMU(x, y, scale)		((unsigned int)((x) + (y))>>(scale))
+#define __ADDNORMU_REG(x, y, scale)		((unsigned int)((x) + (y))>>(scale))
+#define __ADDNORM(x, y, scale)		((int)((x) + (y))>>(scale))
+#define __ADDNORM_REG(x, y, scale)		((int)((x) + (y))>>(scale))
+
+/* Add with normalization and rounding */
+#define __ADDROUNDNORMU(x, y, scale)		((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORMU_REG(x, y, scale)	((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORM(x, y, scale)		((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __ADDROUNDNORM_REG(x, y, scale)	((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+
+/* Sub with normalization */
+#define __SUBNORMU(x, y, scale)		((unsigned int)((x) - (y))>>(scale))
+#define __SUBNORMU_REG(x, y, scale)		((unsigned int)((x) - (y))>>(scale))
+#define __SUBNORM(x, y, scale)		((int)((x) - (y))>>(scale))
+#define __SUBNORM_REG(x, y, scale)		((int)((x) - (y))>>(scale))
+
+/* Sub with normalization and rounding */
+#define __SUBROUNDNORMU(x, y, scale)		((unsigned int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORMU_REG(x, y, scale)	((unsigned int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORM(x, y, scale)		((int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+#define __SUBROUNDNORM_REG(x, y, scale)	((int)((x) - (y) + (1<<((scale)-1)))>>(scale))
+
+/* Normalization and rounding */
+#define __ROUNDNORMU(x, scale)		((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORMU_REG(x, scale)		((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORM(x, scale)		((int)((x) + (1<<((scale)-1)))>>(scale))
+#define __ROUNDNORM_REG(x, scale)		((int)((x) + (1<<((scale)-1)))>>(scale))
+#define __COREID()					0
+#define __CLUSTERID()				0
+#define __NCORE()					1
+
+#define __SPRWRITE(x, y)
+#define __SPRREAD(x)					((int) 0)
+#define __SPRREAD_VOL(x)				((int) 0)
+
+#define __READ_BASE_OFF(base, off)  	         	((int) 0)
+#define __WRITE_BASE_OFF(base, off, val)
+
+#define __READ_BASE_OFF_VOL(base, off)       	((int) 0)
+#define __READ_BASE_OFF_HALF_VOL(base, off)  	((int) 0)
+#define __READ_BASE_OFF_BYTE_VOL(base, off) 	 	((int) 0)
+
+#define __WRITE_BASE_OFF_VOL(x, base, off)
+#define __WRITE_BASE_OFF_HALF_VOL(x, base, off)
+#define __WRITE_BASE_OFF_BYTE_VOL(x, base, off)
+/* Utilities, Target independant */
+#define FIX2FP(Val, Precision)						((float) (Val) / (float) (1<<(Precision)))
+#define FP2FIXR(Val, Precision)						((int)((Val)*((1 << (Precision))-1) + 0.5))
+#define FP2FIX(Val, Precision)						((int)((Val)*((1 << (Precision))-1)))
+#endif
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/riscv_v3.h b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v3.h
new file mode 100644
index 0000000..b87ee1a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v3.h
@@ -0,0 +1,208 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RISCV_RISCV_V3_H__
+#define __HAL_RISCV_RISCV_V3_H__
+
+#include "archi/pulp.h"
+#include "hal/riscv/builtins_v2_emu.h"
+
+#define CSR_PCMR_ACTIVE 0x1
+
+static inline unsigned int hal_mepc_read() {
+  int retval;
+  asm volatile ("csrr %0, 0x341" : "=r" (retval));
+  return retval;
+}
+
+static inline unsigned int core_id() {
+  int hart_id;
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline unsigned int cluster_id() {  int hart_id;
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x3e0;
+}
+
+static inline unsigned int hal_core_id() {
+  int hart_id;
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline unsigned int hal_cluster_id() {
+  int hart_id;
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return (hart_id >> 5) & 0x3f;
+}
+
+static inline unsigned int hal_has_fc() {
+#ifdef PLP_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline unsigned int hal_is_fc() {
+  if (hal_has_fc()) return hal_cluster_id() == 32;
+  else return 0;
+}
+
+static inline int hal_irq_disable()
+{
+  int result;
+  asm volatile ("csrrc %0, 0x300, %1" :  "=r" (result) : "I" (0) );
+  return result;
+}
+
+static inline void hal_irq_restore(int state)
+{
+  int result;
+  asm volatile ("csrrc %0, 0x300, %1" :  "=r" (result) : "r" (state) );
+}
+
+static inline void hal_irq_enable()
+{
+  int result;
+  asm volatile ("csrrc %0, 0x300, %1" :  "=r" (result) : "I" (0x1<<1) );
+}
+
+/*
+ * PERFORMANCE COUNTERS
+ * 
+ * API for accessing performance counters registers.
+ * Have a look at file spr-defs.h to speficy registers through defines
+ * SPR_PCER_* and SPR_PCMR_*
+ */
+
+#define PCER_NB_EVENTS CSR_PCER_NB_EVENTS
+#define PCER_ALL_EVENTS_MASK CSR_PCER_ALL_EVENTS_MASK
+#define PCMR_ACTIVE CSR_PCMR_ACTIVE
+#define PCMR_SATURATE CSR_PCMR_SATURATE
+
+/* Configure the active events. eventMask is an OR of events got through SPR_PCER_EVENT_MASK */
+static inline void cpu_perf_conf_events(unsigned int eventMask)
+{
+  asm volatile ("csrw 0x7A0, %0" : "+r" (eventMask));
+}
+
+/* Return events configuration */
+static inline unsigned int cpu_perf_conf_events_get()
+{
+  unsigned int result;
+  asm volatile ("csrr %0, 0x7A0" : "=r" (result));
+  return result;
+}
+
+/* Configure the mode. confMask is an OR of all SPR_PCMR_* macros */
+static inline void cpu_perf_conf(unsigned int confMask)
+{
+  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
+}
+
+/* Starts counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_start(unsigned int conf) {
+  cpu_perf_conf(conf | CSR_PCMR_ACTIVE); // TODO
+}
+
+/* Stops counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_stop(unsigned int conf) {
+  cpu_perf_conf(conf); // TODO
+}
+
+/* Set the specified counter to the specified value */
+static inline void cpu_perf_set(unsigned int counterId, unsigned int value);
+
+/* Set all counters to the specified value */
+static inline void cpu_perf_setall(unsigned int value) {
+  asm volatile ("csrw 0x79F, %0" :: "r" (value));
+}
+
+/* Return the value of the specified counter */
+static inline unsigned int cpu_perf_get(const unsigned int counterId) {
+  unsigned int value = 0;
+
+  // This is stupid! But I really don't know how else we could do that
+  switch(counterId) {
+   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
+   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
+   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
+   case  3: asm volatile ("csrr %0, 0x783" : "=r" (value)); break;
+   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
+   case  5: asm volatile ("csrr %0, 0x785" : "=r" (value)); break;
+   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
+   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
+   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
+   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
+   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
+   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
+   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
+   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
+   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
+   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
+   case 16: asm volatile ("csrr %0, 0x790" : "=r" (value)); break;
+   case 17: asm volatile ("csrr %0, 0x791" : "=r" (value)); break;
+   case 18: asm volatile ("csrr %0, 0x792" : "=r" (value)); break;
+   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
+   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
+   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
+   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
+   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
+   case 24: asm volatile ("csrr %0, 0x798" : "=r" (value)); break;
+   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
+   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
+   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
+   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
+   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
+   case 30: asm volatile ("csrr %0, 0x79E" : "=r" (value)); break;
+  }
+  return value;
+}
+
+static inline char *cpu_perf_name(int event) {
+  switch (event) 
+    {
+    case 0: return "CYCLES";
+    case 1: return "INSTR";
+    case 2: return "LD_STALL";
+    case 3: return "JMP_STALL";
+    case 4: return "IMISS";
+    case 5: return "LD";
+    case 6: return "ST";
+    case 7: return "JUMP";
+    case 8: return "BRANCH";
+    case 9: return "TAKEN_BRANCH";
+    case 10: return "RVC";
+    case 11: return "LD_EXT";
+    case 12: return "ST_EXT";
+    case 13: return "LD_EXT_CYC";
+    case 14: return "ST_EXT_CYC";
+    case 15: return "TCDM_CONT";
+    }
+  return (char *)0;
+}
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/riscv_v4.h b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v4.h
new file mode 100644
index 0000000..2d00fde
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v4.h
@@ -0,0 +1,648 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RISCV_RISCV_V4_H__
+#define __HAL_RISCV_RISCV_V4_H__
+
+#include "archi/pulp.h"
+
+#include "hal/riscv/types.h"
+#include "archi/riscv/builtins_v2.h"
+#include "archi/riscv/builtins_v2_emu.h"
+
+#define CSR_PCMR_ACTIVE 0x1
+
+#define SR_MTVEC  0x305
+
+
+
+
+
+
+#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)
+
+static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
+{
+  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
+}
+
+static inline unsigned int hal_spr_read_then_set(unsigned int reg, unsigned int val)
+{
+  return __builtin_pulp_read_then_spr_bit_set(reg, val);
+}
+
+static inline void hal_spr_write(unsigned int reg, unsigned int val)
+{
+  __builtin_pulp_spr_write(reg, val);
+}
+
+static inline unsigned int hal_spr_read(unsigned int reg)
+{
+  return __builtin_pulp_spr_read(reg);
+}
+
+#else
+
+#if defined(__LLVM__)
+
+#else
+ 
+#define hal_spr_read_then_clr(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrc %0, %1, %2" :  "=r" (state) : "I" (reg), "I" (val) ); \
+    state; \
+  })
+
+#define hal_spr_read_then_set(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrs %0, %1, %2" :  "=r" (state) : "I" (reg), "I" (val) ); \
+    state; \
+  })
+
+#define hal_spr_write(reg,val) \
+do { \
+  asm volatile ("csrw %0, %1" :  : "I" (reg), "r" (val) ); \
+} while(0)
+
+#define hal_spr_read(reg) \
+({ \
+  int result; \
+  asm volatile ("csrr %0, %1" : "=r" (result) : "I" (reg) ); \
+  result; \
+})
+
+#endif
+
+#endif
+
+
+
+
+
+#if defined(__LLVM__)
+
+#define csr_read(csr)           \
+({                \
+  register unsigned int __v;       \
+  __asm__ __volatile__ ("csrr %0, " #csr      \
+            : "=r" (__v));      \
+  __v;              \
+})
+
+#define hal_mepc_read() csr_read(0x341)
+
+#else
+#define hal_mepc_read() hal_spr_read(RV_CSR_MEPC)
+#endif
+
+static inline unsigned int core_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline unsigned int cluster_id() {  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return (hart_id >> 5) & 0x3f;
+}
+
+#ifndef PLP_NO_BUILTIN
+
+static inline unsigned int hal_core_id() {
+  return core_id();
+  //return __builtin_pulp_CoreId();
+}
+
+static inline unsigned int hal_cluster_id() {
+  return cluster_id();
+  //return __builtin_pulp_ClusterId();
+}
+
+// TODO replace by compiler builtin
+static inline __attribute__((always_inline)) unsigned int hal_has_fc() {
+#ifdef ARCHI_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_is_fc() {
+#ifndef ARCHI_HAS_FC
+  return 0;
+#else
+  if (hal_has_fc()) return hal_cluster_id() == ARCHI_FC_CID;
+  else return 0;
+#endif
+}
+
+#else
+
+static inline __attribute__((always_inline)) unsigned int hal_core_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_cluster_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return (hart_id >> 5) & 0x3f;
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_has_fc() {
+#ifdef ARCHI_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_is_fc() {
+#ifndef ARCHI_HAS_FC
+  return 0;
+#else
+  if (hal_has_fc()) return hal_cluster_id() == ARCHI_FC_CID;
+  else return 0;
+#endif
+}
+
+#endif
+
+
+
+#if defined(__LLVM__)
+
+static inline int hal_irq_disable()
+{
+  return 0;
+}
+
+static inline void hal_irq_restore(int state)
+{
+}
+
+static inline void hal_irq_enable()
+{
+}
+
+#else
+
+static inline int hal_irq_disable()
+{
+  int irq = hal_spr_read_then_clr(0x300, 0x1<<3);
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  return irq;
+}
+
+static inline void hal_irq_restore(int state)
+{
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  hal_spr_write(0x300, state);
+}
+
+static inline void hal_irq_enable()
+{
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  hal_spr_read_then_set(0x300, 0x1<<3);
+}
+
+#endif
+
+/*
+ * PERFORMANCE COUNTERS
+ * 
+ * API for accessing performance counters registers.
+ * Have a look at file spr-defs.h to speficy registers through defines
+ * SPR_PCER_* and SPR_PCMR_*
+ */
+
+#define PCER_NB_EVENTS CSR_PCER_NB_EVENTS
+#define PCER_ALL_EVENTS_MASK CSR_PCER_ALL_EVENTS_MASK
+#define PCMR_ACTIVE CSR_PCMR_ACTIVE
+#define PCMR_SATURATE CSR_PCMR_SATURATE
+
+/* Configure the active events. eventMask is an OR of events got through SPR_PCER_EVENT_MASK */
+static inline void cpu_perf_conf_events(unsigned int eventMask)
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0x7A0, %0" : "+r" (eventMask));
+#endif
+}
+
+/* Return events configuration */
+static inline unsigned int cpu_perf_conf_events_get()
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  unsigned int result;
+  asm volatile ("csrr %0, 0x7A0" : "=r" (result));
+  return result;
+#else
+  return 0;
+#endif
+}
+
+/* Configure the mode. confMask is an OR of all SPR_PCMR_* macros */
+static inline void cpu_perf_conf(unsigned int confMask)
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0x7A1, %0" :: "r" (confMask));
+#endif
+}
+
+/* Starts counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_start(unsigned int conf) {
+#ifndef PLP_NO_PERF_COUNTERS
+  cpu_perf_conf(conf | CSR_PCMR_ACTIVE); // TODO
+#endif
+}
+
+/* Stops counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_stop(unsigned int conf) {
+#ifndef PLP_NO_PERF_COUNTERS
+  cpu_perf_conf(conf); // TODO
+#endif
+}
+
+/* Set the specified counter to the specified value */
+static inline void cpu_perf_set(unsigned int counterId, unsigned int value) {
+  
+}
+
+/* Set all counters to the specified value */
+static inline void cpu_perf_setall(unsigned int value) {
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0x79F, %0" :: "r" (value));
+#endif
+}
+
+/* Return the value of the specified counter */
+static inline unsigned int cpu_perf_get(const unsigned int counterId) {
+#ifndef PLP_NO_PERF_COUNTERS
+  unsigned int value = 0;
+
+  // This is stupid! But I really don't know how else we could do that
+  switch(counterId) {
+   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
+   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
+   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
+   case  3: asm volatile ("csrr %0, 0x783" : "=r" (value)); break;
+   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
+   case  5: asm volatile ("csrr %0, 0x785" : "=r" (value)); break;
+   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
+   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
+   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
+   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
+   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
+   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
+   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
+   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
+   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
+   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
+   case 16: asm volatile ("csrr %0, 0x790" : "=r" (value)); break;
+   case 17: asm volatile ("csrr %0, 0x791" : "=r" (value)); break;
+   case 18: asm volatile ("csrr %0, 0x792" : "=r" (value)); break;
+   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
+   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
+   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
+   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
+   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
+   case 24: asm volatile ("csrr %0, 0x798" : "=r" (value)); break;
+   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
+   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
+   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
+   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
+   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
+   case 30: asm volatile ("csrr %0, 0x79E" : "=r" (value)); break;
+  }
+  return value;
+#else
+  return 0;
+#endif
+}
+
+static inline const char *cpu_perf_name(int event) {
+  switch (event) 
+    {
+    case 0: return "CYCLES";
+    case 1: return "INSTR";
+    case 2: return "LD_STALL";
+    case 3: return "JMP_STALL";
+    case 4: return "IMISS";
+    case 5: return "LD";
+    case 6: return "ST";
+    case 7: return "JUMP";
+    case 8: return "BRANCH";
+    case 9: return "TAKEN_BRANCH";
+    case 10: return "RVC";
+    case 11: return "LD_EXT";
+    case 12: return "ST_EXT";
+    case 13: return "LD_EXT_CYC";
+    case 14: return "ST_EXT_CYC";
+    case 15: return "TCDM_CONT";
+    }
+  return (char *)0;
+}
+
+
+
+/*
+ * Stack checking
+ */
+
+static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
+{
+  asm volatile ("csrwi 0x7D0, 0" :: );
+  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
+  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
+  asm volatile ("csrwi 0x7D0, 1" :: );
+}
+
+static inline void cpu_stack_check_disable()
+{
+  asm volatile ("csrwi 0x7D0, 0" :: );
+}
+
+
+
+#if !defined(RV_ISA_RV32)
+
+/* Packing of scalars into vectors */
+#define __builtin_pack2(x, y)    __builtin_pulp_pack2((signed short)   (x), (signed short)   (y))
+#define __builtin_packu2(x, y)   __builtin_pulp_pack2((unsigned short) (x), (unsigned short) (y))
+
+#define __builtin_pack4(x, y, z, t)    __builtin_pulp_pack4((signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t))
+#define __builtin_packu4(x, y, z, t)   __builtin_pulp_pack4((unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t))
+
+#define __builtin_max2(x, y)     __builtin_pulp_max2((x), (y))
+#define __builtin_max4(x, y)     __builtin_pulp_max4((x), (y))
+
+#define __builtin_maxu2(x, y)    __builtin_pulp_maxu2((x), (y))
+#define __builtin_maxu4(x, y)    __builtin_pulp_maxu4((x), (y))
+
+/* Min */
+#define __builtin_min2(x, y)     __builtin_pulp_min2((x), (y))
+#define __builtin_min4(x, y)     __builtin_pulp_min4((x), (y))
+
+#define __builtin_minu2(x, y)    __builtin_pulp_minu2((x), (y))
+#define __builtin_minu4(x, y)    __builtin_pulp_minu4((x), (y))
+
+/* Clip */
+#define __builtin_clip(x, precision)   __builtin_pulp_clip((x), -(1<<(precision)), (1<<precision)-1)
+#define __builtin_clipu(x, precision)  __builtin_pulp_clipu((x), 0, (1<<precision)-1)
+
+/* Abs */
+#define __builtin_abs2(x)      __builtin_pulp_abs2((x))
+#define __builtin_abs4(x)      __builtin_pulp_abs4((x))
+
+/* Mac */
+#define __builtin_macs(Acc, x, y)    __builtin_pulp_macs((x), (y), (Acc))
+#define __builtin_machhs(Acc, x, y)    __builtin_pulp_machhs((x), (y), (Acc))
+#define __builtin_macu(Acc, x, y)    __builtin_pulp_macu((x), (y), (Acc))
+#define __builtin_machhu(Acc, x, y)    __builtin_pulp_machhu((x), (y), (Acc))
+
+#define __builtin_macsN(Acc, x, y, n)  __builtin_pulp_macsN((x), (y), (Acc), (n))
+#define __builtin_macuN(Acc, x, y, n)  __builtin_pulp_macuN((x), (y), (Acc), (n))
+#define __builtin_macsRN(Acc, x, y, n) __builtin_pulp_macsRN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __builtin_macuRN(Acc, x, y, n) __builtin_pulp_macuRN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+#define __builtin_machhsN(Acc, x, y, n)  __builtin_pulp_machhsN((x), (y), (Acc), (n))
+#define __builtin_machhuN(Acc, x, y, n)  __builtin_pulp_machhuN((x), (y), (Acc), (n))
+#define __builtin_machhsRN(Acc, x, y, n) __builtin_pulp_machhsN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __builtin_machhuRN(Acc, x, y, n) __builtin_pulp_machhuN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+/* Multiplications */
+#define __builtin_mulsN(x, y, n)   __builtin_pulp_mulsN((x), (y), (n))
+#define __builtin_mulsRN(x, y, n)    __builtin_pulp_mulsRN((x), (y), (n), (1<<((n)-1)))
+#define __builtin_muluN(x, y, n)   __builtin_pulp_muluN((x), (y), (n))
+#define __builtin_muluRN(x, y, n)    __builtin_pulp_muluRN((x), (y), (n), (1<<((n)-1)))
+
+#define __builtin_mulhhsN(x, y, n)   __builtin_pulp_mulhhsN((x), (y), (n))
+#define __builtin_mulhhsRN(x, y, n)    __builtin_pulp_mulhhsRN((x), (y), (n), (1<<((n)-1)))
+#define __builtin_mulhhuN(x, y, n)   __builtin_pulp_mulhhuN((x), (y), (n))
+#define __builtin_mulhhuRN(x, y, n)    __builtin_pulp_mulhhuRN((x), (y), (n), (1<<((n)-1)))
+
+/* Vectorial product and sum of products */
+#define __builtin_dotp2(x, y)        __builtin_pulp_dotsp2((x), (y))
+#define __builtin_dotpu2(x, y)         __builtin_pulp_dotup2((x), (y))
+#define __builtin_dotpus2(x, y)        __builtin_pulp_dotusp2((x), (y))
+
+#define __builtin_sumdotp2(x, y, z)    __builtin_pulp_sdotsp2((x), (y), (z))
+#define __builtin_sumdotpu2(x, y, z)   __builtin_pulp_sdotup2((x), (y), (z))
+#define __builtin_sumdotpus2(x, y, z)  __builtin_pulp_sdotusp2((x), (y), (z))
+
+#define __builtin_dotp4(x, y)        __builtin_pulp_dotsp4((x), (y))
+#define __builtin_dotpu4(x, y)         __builtin_pulp_dotup4((x), (y))
+#define __builtin_dotpus4(x, y)        __builtin_pulp_dotusp4((x), (y))
+
+#define __builtin_sumdotp4(x, y, z)      __builtin_pulp_sdotsp4((x), (y), (z))
+#define __builtin_sumdotpu4(x, y, z)       __builtin_pulp_sdotup4((x), (y), (z))
+#define __builtin_sumdotpus4(x, y, z)      __builtin_pulp_sdotusp4((x), (y), (z))
+
+
+/* Position of the most significant bit of x */
+#define __builtin_fl1(x)     __builtin_pulp_fl1((x))
+
+/* Number of sign bits */
+#define __builtin_clb(x)     __builtin_pulp_clb((x))
+
+/* Bit Extraction */
+#define __builtin_bitextract(x, size, off) __builtin_pulp_bextract((x), (size), (off))
+#define __builtin_bitextractu(x, size, off)  __builtin_pulp_bextractu((x), (size), (off))
+
+/* Bit insertion */
+static inline unsigned int bi_ExtInsMaskFast(unsigned int Size, unsigned int Offset) { return ((((Size-1))<<5)|(Offset)); }
+#define __builtin_bitinsert(dst, src, size, off) __builtin_pulp_binsert((dst), ~(((1<<(size))-1)<<(off)), (src), (((1<<(size))-1)<<(off)), (off))
+#define __builtin_bitinsert_r(dst, src, size, off)   __builtin_pulp_binsert_r((dst), (src), bi_ExtInsMaskFast((size), (off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __builtin_rotr(x)      __builtin_pulp_rotr((x))
+
+/* Add with normalization and rounding */
+#define __builtin_addroundnormu(x, y, scale) __builtin_pulp_adduRN((x), (y), (scale), (1<<((scale)-1)))
+#define __builtin_addroundnorm(x, y, scale)  __builtin_pulp_addRN((x), (y), (scale), (1<<((scale)-1)))
+
+/* Normalization and rounding */
+#define __builtin_roundnormu(x, scale) __builtin_pulp_adduRN((x), 0, (scale), (1<<((scale)-1)))
+#define __builtin_roundnorm(x, scale)  __builtin_pulp_addRN((x), 0, (scale), (1<<((scale)-1)))
+
+#else
+
+/* Packing of scalars into vectors */
+#define __builtin_pack2(x, y)    ((v2s) {(signed short)   (x), (signed short)   (y)})
+#define __builtin_packu2(x, y)   ((v2u) {(unsigned short) (x), (unsigned short) (y)})
+
+#define __builtin_pack4(x, y, z, t)    ((v4s) {(signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t)})
+#define __builtin_packu4(x, y, z, t)   ((v4u) {(unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t)})
+
+/* Max */
+
+#define __builtin_max2(x, y)     ((v2s) {((signed short)(x)[0]>(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+            ((signed short)(x)[1]>(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __builtin_max4(x, y)     ((v4s) {((signed char)(x)[0]>(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+            ((signed char)(x)[1]>(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+            ((signed char)(x)[2]>(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+            ((signed char)(x)[3]>(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __builtin_maxu2(x, y)    ((v2u) {((unsigned short)(x)[0]>(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+            ((unsigned short)(x)[1]>(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __builtin_maxu4(x, y)    ((v4u) {((unsigned char)(x)[0]>(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+            ((unsigned char)(x)[1]>(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+            ((unsigned char)(x)[2]>(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+            ((unsigned char)(x)[3]>(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Min */
+#define __builtin_min2(x, y)     ((v2s) {((signed short)(x)[0]<(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+            ((signed short)(x)[1]<(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __builtin_min4(x, y)     ((v4s) {((signed char)(x)[0]<(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+            ((signed char)(x)[1]<(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+            ((signed char)(x)[2]<(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+            ((signed char)(x)[3]<(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __builtin_minu2(x, y)    ((v2u) {((unsigned short)(x)[0]<(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+            ((unsigned short)(x)[1]<(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __builtin_minu4(x, y)    ((v4u) {((unsigned char)(x)[0]<(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+            ((unsigned char)(x)[1]<(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+            ((unsigned char)(x)[2]<(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+            ((unsigned char)(x)[3]<(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Clip */
+#define __builtin_clip(x, precision)   ((x)<(-(1<<(precision)))?(-(1<<(precision))):(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x)))
+#define __builtin_clipu(x, precision)  ((x)<0)?0:(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x))
+
+/* Abs */
+#define __builtin_abs2(x)      ((v2s) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1]})
+#define __builtin_abs4(x)      ((v4s) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1], \
+            ((x)[2]<0)?-(x)[2]:(x)[2], ((x)[3]<0)?-(x)[3]:(x)[3]})
+
+/* Mac */
+#define __builtin_macs(Acc, x, y)    ((Acc) + ((short int) (x) * (short int) (y)))
+#define __builtin_machhs(Acc, x, y)    ((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define __builtin_macu(Acc, x, y)    ((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))
+#define __builtin_machhu(Acc, x, y)    ((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define __builtin_macsN(Acc, x, y, n)  (((Acc) + ((short int) (x) * (short int) (y)))>>(n))
+#define __builtin_macuN(Acc, x, y, n)  (((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))>>(n))
+#define __builtin_macsRN(Acc, x, y, n) ((((Acc) + ((short int) (x) * (short int) (y))) + (1<<((n)-1))) >> (n))
+#define __builtin_macuRN(Acc, x, y, n) ((((Acc) + ((unsigned short int) (x) * (unsigned short int) (y))) + (1<<((n)-1))) >> (n))
+
+#define __builtin_machhsN(Acc, x, y, n)  (((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) >> (n))
+#define __builtin_machhuN(Acc, x, y, n)  (((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) >> (n))
+#define __builtin_machhsRN(Acc, x, y, n) ((((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) + (1<<((n)-1))) >> (n))
+#define __builtin_machhuRN(Acc, x, y, n) ((((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) + (n)))
+
+/* Multiplications */
+#define __builtin_mulsN(x, y, n)   (((short int) (x) * (short int) (y))>>(n))
+#define __builtin_mulsRN(x, y, n)    ((((short int) (x) * (short int) (y)) + (1<<((n)-1)))>>(n))
+#define __builtin_muluN(x, y, n)   (((unsigned short int) (x) * (unsigned short int) (y))>>(n))
+#define __builtin_muluRN(x, y, n)    ((((unsigned short int) (x) * (unsigned short int) (y)) + (1<<((n)-1)))>>(n))
+
+/* Vectorial product and sum of products */
+#define __builtin_dotp2(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_dotpu2(x, y)   (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_dotpus2(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+
+#define __builtin_sumdotp2(x, y, z)    ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_sumdotpu2(x, y, z)   ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_sumdotpus2(x, y, z)  ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+
+#define __builtin_dotp4(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_dotpu4(x, y)   (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_dotpus4(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+
+#define __builtin_sumdotp4(x, y, z)    ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_sumdotpu4(x, y, z)   ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_sumdotpus4(x, y, z)  ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+
+
+/* Position of the most significant bit of x */
+#define __FL1(x)     (31 - __builtin_clz((x)))
+
+/* Number of sign bits */
+static inline unsigned int __builtin_clb(unsigned int x) {
+  int result = 0;
+  while (x) {
+    if (x & 1) result++;
+    x >>= 1;
+  }
+  return result;
+}
+
+/* Bit Extraction */
+#define __builtin_bitextract(x, size, off)   (((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __builtin_bitextractu(x, size, off)  (((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+/* Bit insertion */
+#define __builtin_bitinsert(dst, src, size, off) (((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __builtin_bitinsert_r(dst, src, size, off)   (((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __builtin_rotr(x)      ((((x)>>1)&0x7FFFFFFF) | ((x)<<31))
+
+/* Add with normalization and rounding */
+#define __builtin_addroundnormu(x, y, scale) ((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __builtin_addroundnorm(x, y, scale)  ((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+
+/* Normalization and rounding */
+#define __builtin_roundnormu(x, scale) ((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __builtin_roundnorm(x, scale)  ((int)((x) + (1<<((scale)-1)))>>(scale))
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/riscv_v5.h b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v5.h
new file mode 100644
index 0000000..23da57a
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/riscv_v5.h
@@ -0,0 +1,669 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RISCV_RISCV_V5_H__
+#define __HAL_RISCV_RISCV_V5_H__
+
+#include "archi/pulp.h"
+
+#include "hal/riscv/types.h"
+#include "archi/riscv/builtins_v2.h"
+#include "archi/riscv/builtins_v2_emu.h"
+
+#define CSR_PCMR_ACTIVE 0x1
+
+#define SR_MTVEC  0x305
+
+
+
+
+
+
+#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)
+
+static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
+{
+  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
+}
+
+static inline unsigned int hal_spr_read_then_set(unsigned int reg, unsigned int val)
+{
+  return __builtin_pulp_read_then_spr_bit_set(reg, val);
+}
+
+static inline void hal_spr_write(unsigned int reg, unsigned int val)
+{
+  __builtin_pulp_spr_write(reg, val);
+}
+
+static inline unsigned int hal_spr_read(unsigned int reg)
+{
+  return __builtin_pulp_spr_read(reg);
+}
+
+#else
+
+#if defined(__LLVM__)
+
+#else
+ 
+#define hal_spr_read_then_clr(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrc %0, %1, %2" :  "=r" (state) : "I" (reg), "I" (val) ); \
+    state; \
+  })
+
+#define hal_spr_read_then_set(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrs %0, %1, %2" :  "=r" (state) : "I" (reg), "I" (val) ); \
+    state; \
+  })
+
+#define hal_spr_read_then_clr_from_reg(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrc %0, %1, %2" :  "=r" (state) : "I" (reg), "r" (val) ); \
+    state; \
+  })
+
+#define hal_spr_read_then_set(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrs %0, %1, %2" :  "=r" (state) : "I" (reg), "I" (val) ); \
+    state; \
+  })
+
+#define hal_spr_read_then_set_from_reg(reg,val) \
+  ({ \
+    int state; \
+    asm volatile ("csrrs %0, %1, %2" :  "=r" (state) : "I" (reg), "r" (val) ); \
+    state; \
+  })
+
+#define hal_spr_write(reg,val) \
+do { \
+  asm volatile ("csrw %0, %1" :  : "I" (reg), "r" (val) ); \
+} while(0)
+
+#define hal_spr_read(reg) \
+({ \
+  int result; \
+  asm volatile ("csrr %0, %1" : "=r" (result) : "I" (reg) ); \
+  result; \
+})
+
+#endif
+
+#endif
+
+
+
+
+
+#if defined(__LLVM__)
+
+#define csr_read(csr)           \
+({                \
+  register unsigned int __v;       \
+  __asm__ __volatile__ ("csrr %0, " #csr      \
+            : "=r" (__v));      \
+  __v;              \
+})
+
+#define hal_mepc_read() csr_read(0x341)
+
+#else
+#define hal_mepc_read() hal_spr_read(RV_CSR_MEPC)
+#endif
+
+static inline unsigned int core_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline unsigned int cluster_id() {  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return (hart_id >> 5) & 0x3f;
+}
+
+#ifndef PLP_NO_BUILTIN
+
+static inline unsigned int hal_core_id() {
+  return core_id();
+  //return __builtin_pulp_CoreId();
+}
+
+static inline unsigned int hal_cluster_id() {
+  return cluster_id();
+  //return __builtin_pulp_ClusterId();
+}
+
+// TODO replace by compiler builtin
+static inline __attribute__((always_inline)) unsigned int hal_has_fc() {
+#ifdef ARCHI_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_is_fc() {
+#ifndef ARCHI_HAS_FC
+  return 0;
+#else
+  if (hal_has_fc()) return hal_cluster_id() == ARCHI_FC_CID;
+  else return 0;
+#endif
+}
+
+#else
+
+static inline __attribute__((always_inline)) unsigned int hal_core_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return hart_id & 0x01f;
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_cluster_id() {
+  int hart_id;
+#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
+#if PULP_CHIP_FAMILY == CHIP_GAP
+  asm("csrr %0, 0x014" : "=r" (hart_id) : );
+#else
+  asm("csrr %0, 0xF14" : "=r" (hart_id) : );
+#endif
+#else
+  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
+#endif
+  // in PULP the hart id is {22'b0, cluster_id, core_id}
+  return (hart_id >> 5) & 0x3f;
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_has_fc() {
+#ifdef ARCHI_HAS_FC
+  return 1;
+#else
+  return 0;
+#endif
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_is_fc() {
+#ifndef ARCHI_HAS_FC
+  return 0;
+#else
+  if (hal_has_fc()) return hal_cluster_id() == ARCHI_FC_CID;
+  else return 0;
+#endif
+}
+
+#endif
+
+
+
+#if defined(__LLVM__)
+
+static inline int hal_irq_disable()
+{
+  return 0;
+}
+
+static inline void hal_irq_restore(int state)
+{
+}
+
+static inline void hal_irq_enable()
+{
+}
+
+#else
+
+static inline int hal_irq_disable()
+{
+  int irq = hal_spr_read_then_clr(0x300, 0x1<<3);
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  return irq;
+}
+
+static inline void hal_irq_restore(int state)
+{
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  hal_spr_write(0x300, state);
+}
+
+static inline void hal_irq_enable()
+{
+  // This memory barrier is needed to prevent the compiler to cross the irq barrier
+  __asm__ __volatile__ ("" : : : "memory");
+  hal_spr_read_then_set(0x300, 0x1<<3);
+}
+
+#endif
+
+/*
+ * PERFORMANCE COUNTERS
+ * 
+ * API for accessing performance counters registers.
+ * Have a look at file spr-defs.h to speficy registers through defines
+ * SPR_PCER_* and SPR_PCMR_*
+ */
+
+#define PCER_NB_EVENTS CSR_PCER_NB_EVENTS
+#define PCER_ALL_EVENTS_MASK CSR_PCER_ALL_EVENTS_MASK
+#define PCMR_ACTIVE CSR_PCMR_ACTIVE
+#define PCMR_SATURATE CSR_PCMR_SATURATE
+
+/* Configure the active events. eventMask is an OR of events got through SPR_PCER_EVENT_MASK */
+static inline void cpu_perf_conf_events(unsigned int eventMask)
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0xCC0, %0" : "+r" (eventMask));
+#endif
+}
+
+/* Return events configuration */
+static inline unsigned int cpu_perf_conf_events_get()
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  unsigned int result;
+  asm volatile ("csrr %0, 0xCC0" : "=r" (result));
+  return result;
+#else
+  return 0;
+#endif
+}
+
+/* Configure the mode. confMask is an OR of all SPR_PCMR_* macros */
+static inline void cpu_perf_conf(unsigned int confMask)
+{
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0xCC1, %0" :: "r" (confMask));
+#endif
+}
+
+/* Starts counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_start(unsigned int conf) {
+#ifndef PLP_NO_PERF_COUNTERS
+  cpu_perf_conf(conf | CSR_PCMR_ACTIVE); // TODO
+#endif
+}
+
+/* Stops counting in all counters. As this is using the mode register,
+ * the rest of the config can be given through conf parameter */
+static inline void cpu_perf_stop(unsigned int conf) {
+#ifndef PLP_NO_PERF_COUNTERS
+  cpu_perf_conf(conf); // TODO
+#endif
+}
+
+/* Set the specified counter to the specified value */
+static inline void cpu_perf_set(unsigned int counterId, unsigned int value) {
+  
+}
+
+/* Set all counters to the specified value */
+static inline void cpu_perf_setall(unsigned int value) {
+#ifndef PLP_NO_PERF_COUNTERS
+  asm volatile ("csrw 0x79F, %0" :: "r" (value));
+#endif
+}
+
+/* Return the value of the specified counter */
+static inline unsigned int cpu_perf_get(const unsigned int counterId) {
+#ifndef PLP_NO_PERF_COUNTERS
+  unsigned int value = 0;
+
+  // This is stupid! But I really don't know how else we could do that
+  switch(counterId) {
+   case  0: asm volatile ("csrr %0, 0x780" : "=r" (value)); break;
+   case  1: asm volatile ("csrr %0, 0x781" : "=r" (value)); break;
+   case  2: asm volatile ("csrr %0, 0x782" : "=r" (value)); break;
+   case  3: asm volatile ("csrr %0, 0x783" : "=r" (value)); break;
+   case  4: asm volatile ("csrr %0, 0x784" : "=r" (value)); break;
+   case  5: asm volatile ("csrr %0, 0x785" : "=r" (value)); break;
+   case  6: asm volatile ("csrr %0, 0x786" : "=r" (value)); break;
+   case  7: asm volatile ("csrr %0, 0x787" : "=r" (value)); break;
+   case  8: asm volatile ("csrr %0, 0x788" : "=r" (value)); break;
+   case  9: asm volatile ("csrr %0, 0x789" : "=r" (value)); break;
+   case 10: asm volatile ("csrr %0, 0x78A" : "=r" (value)); break;
+   case 11: asm volatile ("csrr %0, 0x78B" : "=r" (value)); break;
+   case 12: asm volatile ("csrr %0, 0x78C" : "=r" (value)); break;
+   case 13: asm volatile ("csrr %0, 0x78D" : "=r" (value)); break;
+   case 14: asm volatile ("csrr %0, 0x78E" : "=r" (value)); break;
+   case 15: asm volatile ("csrr %0, 0x78F" : "=r" (value)); break;
+   case 16: asm volatile ("csrr %0, 0x790" : "=r" (value)); break;
+   case 17: asm volatile ("csrr %0, 0x791" : "=r" (value)); break;
+   case 18: asm volatile ("csrr %0, 0x792" : "=r" (value)); break;
+   case 19: asm volatile ("csrr %0, 0x793" : "=r" (value)); break;
+   case 20: asm volatile ("csrr %0, 0x794" : "=r" (value)); break;
+   case 21: asm volatile ("csrr %0, 0x795" : "=r" (value)); break;
+   case 22: asm volatile ("csrr %0, 0x796" : "=r" (value)); break;
+   case 23: asm volatile ("csrr %0, 0x797" : "=r" (value)); break;
+   case 24: asm volatile ("csrr %0, 0x798" : "=r" (value)); break;
+   case 25: asm volatile ("csrr %0, 0x799" : "=r" (value)); break;
+   case 26: asm volatile ("csrr %0, 0x79A" : "=r" (value)); break;
+   case 27: asm volatile ("csrr %0, 0x79B" : "=r" (value)); break;
+   case 28: asm volatile ("csrr %0, 0x79C" : "=r" (value)); break;
+   case 29: asm volatile ("csrr %0, 0x79D" : "=r" (value)); break;
+   case 30: asm volatile ("csrr %0, 0x79E" : "=r" (value)); break;
+  }
+  return value;
+#else
+  return 0;
+#endif
+}
+
+static inline const char *cpu_perf_name(int event) {
+  switch (event) 
+    {
+    case 0: return "CYCLES";
+    case 1: return "INSTR";
+    case 2: return "LD_STALL";
+    case 3: return "JMP_STALL";
+    case 4: return "IMISS";
+    case 5: return "LD";
+    case 6: return "ST";
+    case 7: return "JUMP";
+    case 8: return "BRANCH";
+    case 9: return "TAKEN_BRANCH";
+    case 10: return "RVC";
+    case 11: return "LD_EXT";
+    case 12: return "ST_EXT";
+    case 13: return "LD_EXT_CYC";
+    case 14: return "ST_EXT_CYC";
+    case 15: return "TCDM_CONT";
+    }
+  return (char *)0;
+}
+
+
+
+/*
+ * Stack checking
+ */
+
+static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
+{
+  asm volatile ("csrwi 0x7D0, 0" :: );
+  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
+  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
+  asm volatile ("csrwi 0x7D0, 1" :: );
+}
+
+static inline void cpu_stack_check_disable()
+{
+  asm volatile ("csrwi 0x7D0, 0" :: );
+}
+
+
+
+#if !defined(RV_ISA_RV32)
+
+/* Packing of scalars into vectors */
+#define __builtin_pack2(x, y)    __builtin_pulp_pack2((signed short)   (x), (signed short)   (y))
+#define __builtin_packu2(x, y)   __builtin_pulp_pack2((unsigned short) (x), (unsigned short) (y))
+
+#define __builtin_pack4(x, y, z, t)    __builtin_pulp_pack4((signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t))
+#define __builtin_packu4(x, y, z, t)   __builtin_pulp_pack4((unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t))
+
+#define __builtin_max2(x, y)     __builtin_pulp_max2((x), (y))
+#define __builtin_max4(x, y)     __builtin_pulp_max4((x), (y))
+
+#define __builtin_maxu2(x, y)    __builtin_pulp_maxu2((x), (y))
+#define __builtin_maxu4(x, y)    __builtin_pulp_maxu4((x), (y))
+
+/* Min */
+#define __builtin_min2(x, y)     __builtin_pulp_min2((x), (y))
+#define __builtin_min4(x, y)     __builtin_pulp_min4((x), (y))
+
+#define __builtin_minu2(x, y)    __builtin_pulp_minu2((x), (y))
+#define __builtin_minu4(x, y)    __builtin_pulp_minu4((x), (y))
+
+/* Clip */
+#define __builtin_clip(x, precision)   __builtin_pulp_clip((x), -(1<<(precision)), (1<<precision)-1)
+#define __builtin_clipu(x, precision)  __builtin_pulp_clipu((x), 0, (1<<precision)-1)
+
+/* Abs */
+#define __builtin_abs2(x)      __builtin_pulp_abs2((x))
+#define __builtin_abs4(x)      __builtin_pulp_abs4((x))
+
+/* Mac */
+#define __builtin_macs(Acc, x, y)    __builtin_pulp_macs((x), (y), (Acc))
+#define __builtin_machhs(Acc, x, y)    __builtin_pulp_machhs((x), (y), (Acc))
+#define __builtin_macu(Acc, x, y)    __builtin_pulp_macu((x), (y), (Acc))
+#define __builtin_machhu(Acc, x, y)    __builtin_pulp_machhu((x), (y), (Acc))
+
+#define __builtin_macsN(Acc, x, y, n)  __builtin_pulp_macsN((x), (y), (Acc), (n))
+#define __builtin_macuN(Acc, x, y, n)  __builtin_pulp_macuN((x), (y), (Acc), (n))
+#define __builtin_macsRN(Acc, x, y, n) __builtin_pulp_macsRN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __builtin_macuRN(Acc, x, y, n) __builtin_pulp_macuRN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+#define __builtin_machhsN(Acc, x, y, n)  __builtin_pulp_machhsN((x), (y), (Acc), (n))
+#define __builtin_machhuN(Acc, x, y, n)  __builtin_pulp_machhuN((x), (y), (Acc), (n))
+#define __builtin_machhsRN(Acc, x, y, n) __builtin_pulp_machhsN((x), (y), (Acc), (n), (1<<((n)-1)))
+#define __builtin_machhuRN(Acc, x, y, n) __builtin_pulp_machhuN((x), (y), (Acc), (n), (1<<((n)-1)))
+
+/* Multiplications */
+#define __builtin_mulsN(x, y, n)   __builtin_pulp_mulsN((x), (y), (n))
+#define __builtin_mulsRN(x, y, n)    __builtin_pulp_mulsRN((x), (y), (n), (1<<((n)-1)))
+#define __builtin_muluN(x, y, n)   __builtin_pulp_muluN((x), (y), (n))
+#define __builtin_muluRN(x, y, n)    __builtin_pulp_muluRN((x), (y), (n), (1<<((n)-1)))
+
+#define __builtin_mulhhsN(x, y, n)   __builtin_pulp_mulhhsN((x), (y), (n))
+#define __builtin_mulhhsRN(x, y, n)    __builtin_pulp_mulhhsRN((x), (y), (n), (1<<((n)-1)))
+#define __builtin_mulhhuN(x, y, n)   __builtin_pulp_mulhhuN((x), (y), (n))
+#define __builtin_mulhhuRN(x, y, n)    __builtin_pulp_mulhhuRN((x), (y), (n), (1<<((n)-1)))
+
+/* Vectorial product and sum of products */
+#define __builtin_dotp2(x, y)        __builtin_pulp_dotsp2((x), (y))
+#define __builtin_dotpu2(x, y)         __builtin_pulp_dotup2((x), (y))
+#define __builtin_dotpus2(x, y)        __builtin_pulp_dotusp2((x), (y))
+
+#define __builtin_sumdotp2(x, y, z)    __builtin_pulp_sdotsp2((x), (y), (z))
+#define __builtin_sumdotpu2(x, y, z)   __builtin_pulp_sdotup2((x), (y), (z))
+#define __builtin_sumdotpus2(x, y, z)  __builtin_pulp_sdotusp2((x), (y), (z))
+
+#define __builtin_dotp4(x, y)        __builtin_pulp_dotsp4((x), (y))
+#define __builtin_dotpu4(x, y)         __builtin_pulp_dotup4((x), (y))
+#define __builtin_dotpus4(x, y)        __builtin_pulp_dotusp4((x), (y))
+
+#define __builtin_sumdotp4(x, y, z)      __builtin_pulp_sdotsp4((x), (y), (z))
+#define __builtin_sumdotpu4(x, y, z)       __builtin_pulp_sdotup4((x), (y), (z))
+#define __builtin_sumdotpus4(x, y, z)      __builtin_pulp_sdotusp4((x), (y), (z))
+
+
+/* Position of the most significant bit of x */
+#define __builtin_fl1(x)     __builtin_pulp_fl1((x))
+
+/* Number of sign bits */
+#define __builtin_clb(x)     __builtin_pulp_clb((x))
+
+/* Bit Extraction */
+#define __builtin_bitextract(x, size, off) __builtin_pulp_bextract((x), (size), (off))
+#define __builtin_bitextractu(x, size, off)  __builtin_pulp_bextractu((x), (size), (off))
+
+/* Bit insertion */
+static inline unsigned int bi_ExtInsMaskFast(unsigned int Size, unsigned int Offset) { return ((((Size-1))<<5)|(Offset)); }
+#define __builtin_bitinsert(dst, src, size, off) __builtin_pulp_binsert((dst), ~(((1<<(size))-1)<<(off)), (src), (((1<<(size))-1)<<(off)), (off))
+#define __builtin_bitinsert_r(dst, src, size, off)   __builtin_pulp_binsert_r((dst), (src), bi_ExtInsMaskFast((size), (off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __builtin_rotr(x)      __builtin_pulp_rotr((x))
+
+/* Add with normalization and rounding */
+#define __builtin_addroundnormu(x, y, scale) __builtin_pulp_adduRN((x), (y), (scale), (1<<((scale)-1)))
+#define __builtin_addroundnorm(x, y, scale)  __builtin_pulp_addRN((x), (y), (scale), (1<<((scale)-1)))
+
+/* Normalization and rounding */
+#define __builtin_roundnormu(x, scale) __builtin_pulp_adduRN((x), 0, (scale), (1<<((scale)-1)))
+#define __builtin_roundnorm(x, scale)  __builtin_pulp_addRN((x), 0, (scale), (1<<((scale)-1)))
+
+#else
+
+/* Packing of scalars into vectors */
+#define __builtin_pack2(x, y)    ((v2s) {(signed short)   (x), (signed short)   (y)})
+#define __builtin_packu2(x, y)   ((v2u) {(unsigned short) (x), (unsigned short) (y)})
+
+#define __builtin_pack4(x, y, z, t)    ((v4s) {(signed char)   (x), (signed char)   (y), (signed char)   (z), (signed char)   (t)})
+#define __builtin_packu4(x, y, z, t)   ((v4u) {(unsigned char) (x), (unsigned char) (y), (unsigned char) (z), (unsigned char) (t)})
+
+/* Max */
+
+#define __builtin_max2(x, y)     ((v2s) {((signed short)(x)[0]>(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+            ((signed short)(x)[1]>(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __builtin_max4(x, y)     ((v4s) {((signed char)(x)[0]>(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+            ((signed char)(x)[1]>(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+            ((signed char)(x)[2]>(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+            ((signed char)(x)[3]>(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __builtin_maxu2(x, y)    ((v2u) {((unsigned short)(x)[0]>(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+            ((unsigned short)(x)[1]>(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __builtin_maxu4(x, y)    ((v4u) {((unsigned char)(x)[0]>(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+            ((unsigned char)(x)[1]>(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+            ((unsigned char)(x)[2]>(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+            ((unsigned char)(x)[3]>(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Min */
+#define __builtin_min2(x, y)     ((v2s) {((signed short)(x)[0]<(signed short)(y)[0])?((signed short)(x)[0]):((signed short)(y)[0]), \
+            ((signed short)(x)[1]<(signed short)(y)[1])?((signed short)(x)[1]):((signed short)(y)[1])})
+#define __builtin_min4(x, y)     ((v4s) {((signed char)(x)[0]<(signed char)(y)[0])?(signed char)(x)[0]:(signed char)(y)[0], \
+            ((signed char)(x)[1]<(signed char)(y)[1])?(signed char)(x)[1]:(signed char)(y)[1], \
+            ((signed char)(x)[2]<(signed char)(y)[2])?(signed char)(x)[2]:(signed char)(y)[2], \
+            ((signed char)(x)[3]<(signed char)(y)[3])?(signed char)(x)[3]:(signed char)(y)[3]})
+
+#define __builtin_minu2(x, y)    ((v2u) {((unsigned short)(x)[0]<(unsigned short)(y)[0])?(unsigned short)(x)[0]:(unsigned short)(y)[0], \
+            ((unsigned short)(x)[1]<(unsigned short)(y)[1])?(unsigned short)(x)[1]:(unsigned short)(y)[1]})
+#define __builtin_minu4(x, y)    ((v4u) {((unsigned char)(x)[0]<(unsigned char)(y)[0])?(unsigned char)(x)[0]:(unsigned char)(y)[0], \
+            ((unsigned char)(x)[1]<(unsigned char)(y)[1])?(unsigned char)(x)[1]:(unsigned char)(y)[1], \
+            ((unsigned char)(x)[2]<(unsigned char)(y)[2])?(unsigned char)(x)[2]:(unsigned char)(y)[2], \
+            ((unsigned char)(x)[3]<(unsigned char)(y)[3])?(unsigned char)(x)[3]:(unsigned char)(y)[3]})
+
+/* Clip */
+#define __builtin_clip(x, precision)   ((x)<(-(1<<(precision)))?(-(1<<(precision))):(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x)))
+#define __builtin_clipu(x, precision)  ((x)<0)?0:(((x)>((1<<(precision))-1))?((1<<(precision))-1):(x))
+
+/* Abs */
+#define __builtin_abs2(x)      ((v2s) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1]})
+#define __builtin_abs4(x)      ((v4s) {((x)[0]<0)?-(x)[0]:(x)[0], ((x)[1]<0)?-(x)[1]:(x)[1], \
+            ((x)[2]<0)?-(x)[2]:(x)[2], ((x)[3]<0)?-(x)[3]:(x)[3]})
+
+/* Mac */
+#define __builtin_macs(Acc, x, y)    ((Acc) + ((short int) (x) * (short int) (y)))
+#define __builtin_machhs(Acc, x, y)    ((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16)))
+#define __builtin_macu(Acc, x, y)    ((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))
+#define __builtin_machhu(Acc, x, y)    ((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16)))
+
+#define __builtin_macsN(Acc, x, y, n)  (((Acc) + ((short int) (x) * (short int) (y)))>>(n))
+#define __builtin_macuN(Acc, x, y, n)  (((Acc) + ((unsigned short int) (x) * (unsigned short int) (y)))>>(n))
+#define __builtin_macsRN(Acc, x, y, n) ((((Acc) + ((short int) (x) * (short int) (y))) + (1<<((n)-1))) >> (n))
+#define __builtin_macuRN(Acc, x, y, n) ((((Acc) + ((unsigned short int) (x) * (unsigned short int) (y))) + (1<<((n)-1))) >> (n))
+
+#define __builtin_machhsN(Acc, x, y, n)  (((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) >> (n))
+#define __builtin_machhuN(Acc, x, y, n)  (((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) >> (n))
+#define __builtin_machhsRN(Acc, x, y, n) ((((Acc) + ((short int) ((x)>>16) * (short int) ((y)>>16))) + (1<<((n)-1))) >> (n))
+#define __builtin_machhuRN(Acc, x, y, n) ((((Acc) + ((unsigned short int) ((x)>>16) * (unsigned short int) ((y)>>16))) + (n)))
+
+/* Multiplications */
+#define __builtin_mulsN(x, y, n)   (((short int) (x) * (short int) (y))>>(n))
+#define __builtin_mulsRN(x, y, n)    ((((short int) (x) * (short int) (y)) + (1<<((n)-1)))>>(n))
+#define __builtin_muluN(x, y, n)   (((unsigned short int) (x) * (unsigned short int) (y))>>(n))
+#define __builtin_muluRN(x, y, n)    ((((unsigned short int) (x) * (unsigned short int) (y)) + (1<<((n)-1)))>>(n))
+
+/* Vectorial product and sum of products */
+#define __builtin_dotp2(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_dotpu2(x, y)   (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_dotpus2(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1])
+
+#define __builtin_sumdotp2(x, y, z)    ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_sumdotpu2(x, y, z)   ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+#define __builtin_sumdotpus2(x, y, z)  ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1])
+
+#define __builtin_dotp4(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_dotpu4(x, y)   (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_dotpus4(x, y)    (    (x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+
+#define __builtin_sumdotp4(x, y, z)    ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_sumdotpu4(x, y, z)   ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+#define __builtin_sumdotpus4(x, y, z)  ((z)+(x)[0]*(y)[0] + (x)[1]*(y)[1] + (x)[2]*(y)[2] + (x)[3]*(y)[3])
+
+
+/* Position of the most significant bit of x */
+#define __FL1(x)     (31 - __builtin_clz((x)))
+
+/* Number of sign bits */
+static inline unsigned int __builtin_clb(unsigned int x) {
+  int result = 0;
+  while (x) {
+    if (x & 1) result++;
+    x >>= 1;
+  }
+  return result;
+}
+
+/* Bit Extraction */
+#define __builtin_bitextract(x, size, off)   (((((x)>>(off))&((unsigned int)(1<<(size))-1))<<(32-(size)))>>(32-(size)))
+#define __builtin_bitextractu(x, size, off)  (((x)>>(off))&((unsigned int)(1<<(size))-1))
+
+/* Bit insertion */
+#define __builtin_bitinsert(dst, src, size, off) (((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+#define __builtin_bitinsert_r(dst, src, size, off)   (((dst) & ~(((1<<(size))-1)<<(off))) | (((src) & ((1<<(size))-1))<<(off)))
+
+/* 1 bit rotation to the right, 32 bits input */
+#define __builtin_rotr(x)      ((((x)>>1)&0x7FFFFFFF) | ((x)<<31))
+
+/* Add with normalization and rounding */
+#define __builtin_addroundnormu(x, y, scale) ((unsigned int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+#define __builtin_addroundnorm(x, y, scale)  ((int)((x) + (y) + (1<<((scale)-1)))>>(scale))
+
+/* Normalization and rounding */
+#define __builtin_roundnormu(x, scale) ((unsigned int)((x) + (1<<((scale)-1)))>>(scale))
+#define __builtin_roundnorm(x, scale)  ((int)((x) + (1<<((scale)-1)))>>(scale))
+
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/riscv/types.h b/sw/pulp-sdk/hal/include/hal/riscv/types.h
new file mode 100644
index 0000000..aa93e32
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/riscv/types.h
@@ -0,0 +1,35 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_TYPES_H__
+#define __HAL_TYPES_H__
+
+
+typedef   signed short v2s __attribute__((vector_size (4)));
+typedef unsigned short v2u __attribute__((vector_size (4)));
+
+typedef   signed char  v4s __attribute__((vector_size (4)));
+typedef unsigned char  v4u __attribute__((vector_size (4)));
+
+typedef signed char    v4qi __attribute__((vector_size (4)));
+typedef unsigned char  v4qu __attribute__((vector_size (4)));
+
+typedef signed short   v2hi __attribute__((vector_size (4)));
+typedef unsigned short v2hu __attribute__((vector_size (4)));
+
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/rom/rom_v2.h b/sw/pulp-sdk/hal/include/hal/rom/rom_v2.h
new file mode 100644
index 0000000..e56806b
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/rom/rom_v2.h
@@ -0,0 +1,61 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_ROM_ROM_V2_H__
+#define __HAL_ROM_ROM_V2_H__
+
+#include <stdint.h>
+
+typedef struct {
+  uint32_t start;
+  uint32_t ptr;
+  uint32_t size;
+  uint32_t blocks;
+} flash_v2_mem_area_t;
+
+typedef struct {
+  uint32_t nextDesc;
+  uint32_t nbAreas;
+  uint32_t entry;
+  uint32_t bootaddr;
+} flash_v2_header_t;
+
+typedef struct {
+  uint32_t chipID;
+  uint32_t nbBinaries;
+  uint32_t ptrBinaries[6];
+} flash_v3_header_t;
+
+typedef struct {
+  uint32_t checksum;
+  uint32_t nbAreas;
+  uint32_t entry;
+  uint32_t bootaddr;
+  flash_v2_mem_area_t memArea[16];
+} binary_v3_desc_t;
+
+typedef struct {
+  flash_v2_header_t header;
+  flash_v2_mem_area_t area;
+} flash_v2_header_single_t;
+
+#define FLASH_BLOCK_SIZE_LOG2 12
+#define FLASH_BLOCK_SIZE      (1<<FLASH_BLOCK_SIZE_LOG2)
+
+#define HYPER_FLASH_BLOCK_SIZE_LOG2 10
+#define HYPER_FLASH_BLOCK_SIZE      (1<<HYPER_FLASH_BLOCK_SIZE_LOG2)
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/rtc/rtc_v2.h b/sw/pulp-sdk/hal/include/hal/rtc/rtc_v2.h
new file mode 100644
index 0000000..983478b
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/rtc/rtc_v2.h
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and
+ * GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RTC_RTC_V2_H__
+#define __HAL_RTC_RTC_V2_H__
+
+#include "hal/pulp.h"
+#include "archi/rtc/rtc_v2.h"
+
+static inline unsigned int rtc_base()
+{
+  return ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_RTC_FIRST_REG_OFFSET;
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v1.h b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v1.h
new file mode 100644
index 0000000..2e233bb
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v1.h
@@ -0,0 +1,90 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_SOC_EU_SOC_EU_V1_H__
+#define __HAL_SOC_EU_SOC_EU_V1_H__
+
+#include "archi/pulp.h"
+#include "archi/soc_eu/soc_eu_v1.h"
+
+static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
+  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
+}
+
+static inline unsigned int soc_eu_eventMask_get(unsigned int reg) {
+  return ARCHI_READ(ARCHI_SOC_EU_ADDR, reg);
+}
+
+static inline void soc_eu_eventMask_reset(unsigned int first_reg) {
+  for (int i=0; i<SOC_NB_EVENT_REGS; i++)
+  {
+    soc_eu_eventMask_set(first_reg + i*4, 0xffffffff);
+  }
+}
+
+static inline void soc_eu_eventMask_setEvent(int evt, unsigned int lsbReg, unsigned int msbReg) {
+  unsigned int reg;
+  if (evt >= 32) {
+    reg = msbReg;
+    evt -= 32;
+  } else {
+    reg = lsbReg;
+  }
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) & ~(1 << evt));
+}
+
+static inline void soc_eu_eventMask_clearEvent(int evt, unsigned int lsbReg, unsigned int msbReg) {
+  unsigned int reg;
+  if (evt >= 32) {
+    reg = msbReg;
+    evt -= 32;
+  } else {
+    reg = lsbReg;
+  }
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) | (1 << evt));
+}
+
+static inline void soc_eu_fcEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_FC_MASK_LSB, SOC_FC_MASK_MSB);
+}
+
+static inline void soc_eu_prEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_PR_MASK_LSB, SOC_PR_MASK_MSB);
+}
+
+static inline void soc_eu_clEventMask_setEvent(int clusterId, int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_CL_MASK_LSB, SOC_CL_MASK_MSB);
+}
+
+static inline void soc_eu_fcEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_FC_MASK_LSB, SOC_FC_MASK_MSB);
+}
+
+static inline void soc_eu_prEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_PR_MASK_LSB, SOC_PR_MASK_MSB);
+}
+
+static inline void soc_eu_clEventMask_clearEvent(int clusterId, int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_CL_MASK_LSB, SOC_CL_MASK_MSB);
+}
+
+
+
+static inline void soc_eu_genEventMask(unsigned int mask) {
+  pulp_write32(ARCHI_SOC_EU_ADDR + SOC_EU_EVENT, mask);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v2.h b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v2.h
new file mode 100644
index 0000000..67974fc
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v2.h
@@ -0,0 +1,107 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_SOC_EU_SOC_EU_V2_H__
+#define __HAL_SOC_EU_SOC_EU_V2_H__
+
+#include "archi/pulp.h"
+#include "archi/soc_eu/soc_eu_v2.h"
+
+static inline unsigned int hal_soc_eu_addr(void)
+{
+  return ARCHI_SOC_EU_ADDR;
+}
+
+
+static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
+  pulp_write32(ARCHI_SOC_EU_ADDR + reg, value);
+}
+
+static inline unsigned int soc_eu_eventMask_get(unsigned int reg) {
+  return pulp_read32(ARCHI_SOC_EU_ADDR + reg);
+}
+
+static inline void soc_eu_eventMask_reset(unsigned int first_reg) {
+  for (int i=0; i<SOC_NB_EVENT_REGS; i++)
+  {
+    soc_eu_eventMask_set(first_reg + i*4, 0xffffffff);
+  }
+}
+
+static inline void soc_eu_eventMask_setEvent(int evt, unsigned int first_reg) {
+  unsigned int reg = first_reg + (evt / 32 * 4);
+  evt = evt % 32;
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) & ~(1 << evt));
+}
+
+static inline void soc_eu_eventMask_clearEvent(int evt, unsigned int first_reg) {
+  unsigned int reg = first_reg + (evt / 32 * 4);
+  evt = evt % 32;
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) | (1 << evt));
+}
+
+static inline void soc_eu_fcEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_FC_FIRST_MASK);
+}
+
+static inline void soc_eu_prEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_PR_FIRST_MASK);
+}
+
+static inline void soc_eu_clEventMask_setEvent(int clusterId, int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_CL_FIRST_MASK);
+}
+
+static inline void soc_eu_fcEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_FC_FIRST_MASK);
+}
+
+static inline void soc_eu_prEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_PR_FIRST_MASK);
+}
+
+static inline void soc_eu_clEventMask_clearEvent(int clusterId, int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_CL_FIRST_MASK);
+}
+
+static inline void soc_eu_genEventMask(unsigned int mask) {
+  pulp_write32(ARCHI_SOC_EU_ADDR + SOC_EU_EVENT, mask);
+}
+
+
+
+/** \brief Select event to be propagated to timer unit event input.
+ *
+ * \param timer_id Choice timer Low (1) or High (0).
+ * \param mask Value on 8 bit to select the event id to be forwarded to the selected timer.
+ */
+static inline void soc_eu_selEventTimer(unsigned int timer_id, unsigned int mask) {
+  pulp_write32 (ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4
+            ,  (pulp_read32(ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4) & ~(SOC_TIMER_SEL_EVT_MASK << SOC_TIMER_SEL_EVT_SHIFT)) 
+              | (mask & SOC_TIMER_SEL_EVT_MASK));
+}
+
+/** \brief Activation of the event forward to timer feature.
+ *
+ * \param timer_id Choice timer Low (1) or High (0).
+ * \param val Value to enable/disable event forwarding to selected timer.
+ */
+static inline void soc_eu_setEnableEventTimer(unsigned int timer_id, unsigned int val) {
+  pulp_write32 (ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4
+            ,  (pulp_read32(ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4) & ~(1 << SOC_TIMER_SEL_ENABLE_SHIFT)) 
+              | val);
+}
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v3.h b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v3.h
new file mode 100644
index 0000000..13298ec
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/soc_eu/soc_eu_v3.h
@@ -0,0 +1,107 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_SOC_EU_SOC_EU_V3_H__
+#define __HAL_SOC_EU_SOC_EU_V3_H__
+
+#include "archi/pulp.h"
+#include "archi/soc_eu/soc_eu_v3.h"
+
+static inline unsigned int hal_soc_eu_addr(void)
+{
+  return ARCHI_SOC_EU_ADDR;
+}
+
+
+static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
+  pulp_write32(ARCHI_SOC_EU_ADDR + reg, value);
+}
+
+static inline unsigned int soc_eu_eventMask_get(unsigned int reg) {
+  return pulp_read32(ARCHI_SOC_EU_ADDR + reg);
+}
+
+static inline void soc_eu_eventMask_reset(unsigned int first_reg) {
+  for (int i=0; i<SOC_NB_EVENT_REGS; i++)
+  {
+    soc_eu_eventMask_set(first_reg + i*4, 0xffffffff);
+  }
+}
+
+static inline void soc_eu_eventMask_setEvent(int evt, unsigned int first_reg) {
+  unsigned int reg = first_reg + (evt / 32 * 4);
+  evt = evt % 32;
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) & ~(1 << evt));
+}
+
+static inline void soc_eu_eventMask_clearEvent(int evt, unsigned int first_reg) {
+  unsigned int reg = first_reg + (evt / 32 * 4);
+  evt = evt % 32;
+  soc_eu_eventMask_set(reg, soc_eu_eventMask_get(reg) | (1 << evt));
+}
+
+static inline void soc_eu_fcEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_FC_FIRST_MASK);
+}
+
+static inline void soc_eu_prEventMask_setEvent(int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_PR_FIRST_MASK);
+}
+
+static inline void soc_eu_clEventMask_setEvent(int clusterId, int evt) {
+  soc_eu_eventMask_setEvent(evt, SOC_CL_FIRST_MASK);
+}
+
+static inline void soc_eu_fcEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_FC_FIRST_MASK);
+}
+
+static inline void soc_eu_prEventMask_clearEvent(int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_PR_FIRST_MASK);
+}
+
+static inline void soc_eu_clEventMask_clearEvent(int clusterId, int evt) {
+  soc_eu_eventMask_clearEvent(evt, SOC_CL_FIRST_MASK);
+}
+
+static inline void soc_eu_genEventMask(unsigned int mask) {
+  pulp_write32(ARCHI_SOC_EU_ADDR + SOC_EU_EVENT, mask);
+}
+
+
+
+/** \brief Select event to be propagated to timer unit event input.
+ *
+ * \param timer_id Choice timer Low (1) or High (0).
+ * \param mask Value on 8 bit to select the event id to be forwarded to the selected timer.
+ */
+static inline void soc_eu_selEventTimer(unsigned int timer_id, unsigned int mask) {
+  pulp_write32 (ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4
+            ,  (pulp_read32(ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4) & ~(SOC_TIMER_SEL_EVT_MASK << SOC_TIMER_SEL_EVT_SHIFT)) 
+              | (mask & SOC_TIMER_SEL_EVT_MASK));
+}
+
+/** \brief Activation of the event forward to timer feature.
+ *
+ * \param timer_id Choice timer Low (1) or High (0).
+ * \param val Value to enable/disable event forwarding to selected timer.
+ */
+static inline void soc_eu_setEnableEventTimer(unsigned int timer_id, unsigned int val) {
+  pulp_write32 (ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4
+            ,  (pulp_read32(ARCHI_SOC_EU_ADDR + SOC_TIMER_SEL_HI + timer_id * 4) & ~(1 << SOC_TIMER_SEL_ENABLE_SHIFT)) 
+              | val);
+}
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/tb/tb.h b/sw/pulp-sdk/hal/include/hal/tb/tb.h
new file mode 100644
index 0000000..13fd4ce
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/tb/tb.h
@@ -0,0 +1,104 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL__TB__TB_H__
+#define __HAL__TB__TB_H__
+
+#include "hal/utils.h"
+
+#define TB_CHECKER tb_checker
+
+typedef enum {
+  TB_CHECKER_REQ_NONE = 0,
+  TB_CHECKER_REQ_POWER_DOMAIN_STATE_ASSERT = 1
+} tb_checker_req_e;
+
+typedef enum {
+  TB_CHECKER_POWER_DOMAIN_SOC     = 0,
+  TB_CHECKER_POWER_DOMAIN_CLUSTER = 1,
+  TB_CHECKER_POWER_DOMAIN_CSI2    = 2,
+  TB_CHECKER_POWER_DOMAIN_MRAM    = 3,
+  TB_CHECKER_POWER_DOMAIN_SWAKEUP = 4,
+  TB_CHECKER_POWER_DOMAIN_IO_LS   = 5,
+  TB_CHECKER_POWER_DOMAIN_IO_HS_L = 6,
+  TB_CHECKER_POWER_DOMAIN_IO_HS_R = 7,
+  TB_CHECKER_NB_POWER_DOMAINS     = 8
+} tb_checker_power_domain_id_e;
+
+typedef enum {
+  TB_CHECKER_POWER_DOMAIN_STATE_OFF                 = 0,
+  TB_CHECKER_POWER_DOMAIN_STATE_ON                  = 1,
+  TB_CHECKER_POWER_DOMAIN_STATE_RETENTIVE           = 2,
+  TB_CHECKER_POWER_DOMAIN_STATE_PREVIOUS            = 3
+} tb_checker_power_domain_state_e;
+
+
+typedef struct {
+  uint32_t state;
+} tb_checker_power_domain_t;
+
+
+typedef struct 
+{
+  // Request sent by the test. TB_CHECKER_REQ_NONE must be written back by the testbench
+  // when the request is done
+  uint32_t request;
+
+  // For some commands like asserts, this specifies a period during which the testbench
+  // should look for the required state. 0 means the state should be there when the 
+  // request is seen.
+  uint32_t delay;
+
+  // Result written by the testbench before it writes TB_CHECKER_REQ_NONE to the request
+  uint32_t result;
+
+  tb_checker_power_domain_state_e power_domains[TB_CHECKER_NB_POWER_DOMAINS];
+
+} tb_checker_t;
+
+static void tb_checker_connect(tb_checker_t *checker)
+{
+}
+
+static void tb_checker_set_domain_state(tb_checker_t *checker, tb_checker_power_domain_id_e domain, tb_checker_power_domain_state_e state)
+{
+  // Store the request in the shared structure seen by the testbench
+  checker->power_domains[domain] = state;
+}
+
+static void tb_checker_send_assert(tb_checker_t *checker, uint32_t delay)
+{
+  checker->delay = delay;
+  hal_compiler_barrier();
+  checker->request = TB_CHECKER_REQ_POWER_DOMAIN_STATE_ASSERT;
+  hal_compiler_barrier();
+
+  apb_soc_jtag_reg_write(3<<1);
+}
+
+static int tb_checker_wait_reply(tb_checker_t *checker)
+{
+  // Wait until we get the reply
+  while(*(volatile uint32_t *)&checker->request != TB_CHECKER_REQ_NONE);
+
+  apb_soc_jtag_reg_write(1<<1);
+  while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 3);
+
+  // And propagate the request result
+  return checker->result;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/timer/timer_v1.h b/sw/pulp-sdk/hal/include/hal/timer/timer_v1.h
new file mode 100644
index 0000000..9f8ec00
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/timer/timer_v1.h
@@ -0,0 +1,98 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef	__HAL_TIMER_TIMER_V1_H__
+#define __HAL_TIMER_TIMER_V1_H__
+
+#include "archi/pulp.h"
+
+#define START_TIME_ADDR    (ARCHI_TIMER_ADDR + 0x0)
+#define STOP_TIME_ADDR     (ARCHI_TIMER_ADDR + 0x04)
+#define RESET_TIME_ADDR    (ARCHI_TIMER_ADDR + 0x08)
+#define GET_TIME_LO_ADDR   (ARCHI_TIMER_ADDR + 0x0C)
+#define GET_TIME_HI_ADDR   (ARCHI_TIMER_ADDR + 0x10)
+
+#define START_TIME_T0_ADDR (ARCHI_TIMER_ADDR + 0x40)
+#define STOP_TIME_T0_ADDR  (ARCHI_TIMER_ADDR + 0x44)
+#define RESET_TIME_T0_ADDR (ARCHI_TIMER_ADDR + 0x48)
+#define GET_TIME_T0_ADDR   (ARCHI_TIMER_ADDR + 0x4C)
+#define START_TIME_T1_ADDR (ARCHI_TIMER_ADDR + 0x80)
+#define STOP_TIME_T1_ADDR  (ARCHI_TIMER_ADDR + 0x84)
+#define RESET_TIME_T1_ADDR (ARCHI_TIMER_ADDR + 0x88)
+#define GET_TIME_T1_ADDR   (ARCHI_TIMER_ADDR + 0x8C)
+#define START_TIME_T2_ADDR (ARCHI_TIMER_ADDR + 0xC0)
+#define STOP_TIME_T2_ADDR  (ARCHI_TIMER_ADDR + 0xC4)
+#define RESET_TIME_T2_ADDR (ARCHI_TIMER_ADDR + 0xC8)
+#define GET_TIME_T2_ADDR   (ARCHI_TIMER_ADDR + 0xCC)
+#define START_TIME_T3_ADDR (ARCHI_TIMER_ADDR + 0x100)
+#define STOP_TIME_T3_ADDR  (ARCHI_TIMER_ADDR + 0x104)
+#define RESET_TIME_T3_ADDR (ARCHI_TIMER_ADDR + 0x108)
+#define GET_TIME_T3_ADDR   (ARCHI_TIMER_ADDR + 0x10C)
+
+#define GET_TIMER_ADDR(t)  (ARCHI_TIMER_ADDR + ((t)+1)*0x40)
+
+static inline void start_core_timer(int timernum) {
+  *(volatile int*)(GET_TIMER_ADDR(timernum) + 0x0) = 1;
+}
+
+static inline void stop_core_timer(int timernum) {
+  *(volatile int*)(GET_TIMER_ADDR(timernum) + 0x4) = 1;
+}
+
+static inline void reset_core_timer(int timernum) {
+  *(volatile int*)(GET_TIMER_ADDR(timernum) + 0x8) = 1;
+}
+
+static inline int  get_core_time(int timernum) {
+  return *(volatile int*)(GET_TIMER_ADDR(timernum) + 0xc);
+}
+
+static inline void set_core_time(int timernum,int timerval) {
+  *(volatile int*)(GET_TIMER_ADDR(timernum) + 0xc) = timerval;
+}
+
+static inline void plp_timer_fire(int timer)
+{
+	start_core_timer(timer);
+	reset_core_timer(timer);
+}
+
+static inline void plp_timer_compare_set(int timer, int cmpVal)
+{
+	set_core_time(timer, cmpVal);
+}
+
+static inline void plp_timer_compare_unset(int timer)
+{
+	set_core_time(timer, 0);
+}
+
+static inline void plp_timer_update(int timer, int cmpVal)
+{
+	set_core_time(timer, cmpVal);
+}
+
+static inline void plp_timer_cancel(int timer)
+{
+	stop_core_timer(timer);
+}
+
+static inline unsigned int plp_timer_cycles(int timer)
+{
+	return get_core_time(timer);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/timer/timer_v2.h b/sw/pulp-sdk/hal/include/hal/timer/timer_v2.h
new file mode 100644
index 0000000..d3defae
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/timer/timer_v2.h
@@ -0,0 +1,97 @@
+/*
+ * Copyright (C) 2018 ETH Zurich, University of Bologna and
+ * GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_TIMER_TIMER_V2_H__
+#define __HAL_TIMER_TIMER_V2_H__
+
+#include "hal/pulp.h"
+#include "archi/timer/timer_v2.h"
+
+
+#ifdef ARCHI_HAS_FC
+
+static inline unsigned int timer_base_fc(int id, int sub_id)
+{
+  return ARCHI_FC_TIMER_ADDR + id * ARCHI_FC_TIMER_SIZE + sub_id * 4;
+}
+
+#else
+
+#define timer_base_fc(id,sub_id) timer_base_cl(0,id,sub_id)
+
+#endif
+
+
+#ifdef ARCHI_HAS_CLUSTER
+
+static inline unsigned int timer_base_cl(int cid, int id, int sub_id)
+{
+  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_TIMER_OFFSET + id * ARCHI_TIMER_SIZE + sub_id * 4;
+}
+
+#endif
+
+
+static inline unsigned int timer_conf_get(unsigned int addr)
+{
+  return timer_cfg_lo_get(addr);
+}
+
+
+static inline void timer_conf_set(unsigned int addr, unsigned int value)
+{
+  timer_cfg_lo_set(addr, value);
+}
+
+
+static inline unsigned int timer_count_get(unsigned int addr)
+{
+  return timer_cnt_lo_get(addr);
+}
+
+
+static inline void timer_count_set(unsigned int addr, unsigned int value)
+{
+  timer_cnt_lo_set(addr, value);
+}
+
+
+static inline unsigned int timer_cmp_get(unsigned int addr)
+{
+  return timer_cmp_lo_get(addr);
+}
+
+
+static inline void timer_cmp_set(unsigned int addr, unsigned int cmp)
+{
+  timer_cmp_lo_set(addr, cmp);
+}
+
+
+static inline void timer_reset(unsigned int addr)
+{
+  timer_reset_lo_set(addr, 1);
+}
+
+
+static inline void timer_start(unsigned int addr)
+{
+  timer_start_lo_set(addr, 1);
+}
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/tryx/tryx_v1.h b/sw/pulp-sdk/hal/include/hal/tryx/tryx_v1.h
new file mode 100644
index 0000000..b50134b
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/tryx/tryx_v1.h
@@ -0,0 +1,174 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_TRYX_V1_H__
+#define __HAL_TRYX_V1_H__
+
+#include "archi/pulp.h"
+
+#define DEBUG_TRYX          0
+#define EVTMASK_RAB_WAKEUP  ( (unsigned)(1 << ARCHI_EVT_RAB_WAKEUP) )
+
+/** Check if the TRYX register contains a slave error.
+
+  \return  0 if there is no slave error; 1 if there is a slave error.
+ */
+static inline int pulp_tryx_has_slverr()
+{
+  return (*(const volatile unsigned int*)ARCHI_TRYX_ADDR & 0x1) == 0x1;
+}
+
+/** Set the TRYX register such that (1) the next memory access does not go from RAB further down
+    the memory hierarchy, and (2) a (possible) RAB miss caused by the next memory access is
+    flagged as prefetch in the RAB miss FIFO.
+ */
+static inline void pulp_tryx_set_prefetch()
+{
+  *(volatile unsigned int*)ARCHI_TRYX_ADDR = 0xFFFFFFFF;
+}
+
+/** Try to read from a memory address without blocking in case it produces a slave error.
+
+  \param   addr  The address that shall be read.
+  \param   val   The value in which the result shall be stored if the read is successful.
+
+  \return  0 if the read was successful; 1 if the read caused a slave error.
+ */
+static inline int pulp_tryread_noblock(const unsigned int* const addr, unsigned int* const val)
+{
+  *val = *(const volatile unsigned*)addr;
+  return pulp_tryx_has_slverr();
+}
+
+/** Try to write to a memory address without blocking in case it produces a slave error.
+
+  \param   addr  The address to which data shall be written.
+  \param   val   The value that shall be written.
+
+  \return  0 if the write was successful; 1 if the write caused a slave error.
+ */
+static inline int pulp_trywrite_noblock(unsigned int* const addr, const unsigned int val)
+{
+  *addr = val;
+  return pulp_tryx_has_slverr();
+}
+
+/** Go to sleep and wait for wake-up event.
+ */
+void pulp_tryx_slowpath();
+
+/** Read from an address and block until the read completes.
+
+  \param   addr  The address that shall be read.
+
+  \return  The data stored at that address.
+ */
+static inline unsigned int pulp_tryread(const unsigned int* const addr)
+{
+  unsigned int val;
+
+  int miss = pulp_tryread_noblock(addr, &val);
+  while (miss) {
+    pulp_tryx_slowpath();
+    miss = pulp_tryread_noblock(addr, &val);
+  }
+
+  return val;
+}
+
+/** Try to read from a memory address without blocking in case it misses in the RAB and without
+    causing a memory transaction. This function can be used to trigger the setup of a RAB slice
+    in advance of a read.
+
+  \param   addr  The address that shall be read-prefetched.
+
+  \return  0 if the read would succeed (i.e., a slice in the RAB exists for this address); 1 if
+           the read resulted in a RAB miss; negative value with an errno on errors.
+ */
+static inline int pulp_tryread_prefetch(const unsigned int* const addr)
+{
+  #if DEBUG_TRYX == 1
+    printf("read-prefetch of address 0x%X\n",(unsigned)addr);
+  #endif
+
+  pulp_tryx_set_prefetch();
+
+  // Issue a read through RAB.
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wunused-but-set-variable"
+    const volatile unsigned int dummy = *(volatile unsigned int*)addr;
+  #pragma GCC diagnostic pop
+
+  if (pulp_tryx_has_slverr()) {
+    #if DEBUG_TRYX == 1
+      printf("miss on address 0x%X\n",(unsigned)addr);
+    #endif
+    return 1;
+  }
+
+  return 0;
+}
+
+/** Write to an address and block until the write completes.
+
+  \param   addr  The address to which data shall be written.
+  \param   val   The value that shall be written.
+ */
+static inline void pulp_trywrite(unsigned int* const addr, const unsigned int val)
+{
+  int miss = pulp_trywrite_noblock(addr, val);
+  while (miss) {
+    pulp_tryx_slowpath();
+    miss = pulp_trywrite_noblock(addr, val);
+  }
+
+  return;
+}
+
+/** Try to write to a memory address without blocking in case it misses in the RAB and without
+    causing a memory transaction. This function can be used to trigger the setup of a RAB slice
+    in advance of a write.
+
+  \param   addr  The address that shall be write-prefetched.
+
+  \return  0 if the write would succeed (i.e., a slice in the RAB exists for this address); 1 if
+           the write resulted in a RAB miss; negative value with an errno on errors.
+ */
+static inline int pulp_trywrite_prefetch(unsigned int* const addr)
+{
+  #if DEBUG_TRYX == 1
+    printf("write-prefetch of address 0x%X\n",(unsigned)addr);
+  #endif
+
+  pulp_tryx_set_prefetch();
+
+  // Issue a write through RAB (to be discarded).
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wunused-but-set-variable"
+    *(volatile unsigned int*)addr = 0x5000BAD1;
+  #pragma GCC diagnostic pop
+
+  if (pulp_tryx_has_slverr()) {
+    #if DEBUG_TRYX == 1
+      printf("miss on address 0x%X\n",(unsigned)addr);
+    #endif
+    return 1;
+  }
+
+  return 0;
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/cpi/udma_cpi_v1.h b/sw/pulp-sdk/hal/include/hal/udma/cpi/udma_cpi_v1.h
new file mode 100644
index 0000000..ce8e107
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/cpi/udma_cpi_v1.h
@@ -0,0 +1,191 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_CPI_V1_H__
+#define __HAL_UDMA_UDMA_CPI_V1_H__
+
+#include "archi/udma/cpi/udma_cpi_v1_old.h"
+
+#define UDMA_CAM_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_CAM_ID(id))
+
+#define UDMA_CAM_RX_ADDR(id)          (ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_CAM_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_CAM_RX(id)    ARCHI_SOC_EVENT_UDMA_RX(ARCHI_UDMA_CAM_ID(id))
+
+
+// UDMA RX/TX Channels HAL Registers Structure
+typedef struct {
+    uint32_t rx_ch_saddr;
+    uint32_t rx_ch_size;
+    uint32_t rx_ch_cfg;
+    uint32_t rx_ch_initcfg_unused;
+    uint32_t tx_ch_saddr;
+    uint32_t tx_ch_size;
+    uint32_t tx_ch_cfg;
+    uint32_t tx_ch_initcfg_unused;
+} plpUdmaRxTxChHandle2_t;
+
+// CAM HAL Registers Structure
+typedef struct {
+    plpUdmaRxTxChHandle2_t udma_rxtx_ch_handle;
+    uint32_t cfg_glob;
+    uint32_t cfg_ll;
+    uint32_t cfg_ur;
+    uint32_t cfg_size;
+    uint32_t cfg_filter;
+} plpUdmaCameraHandle_t;
+
+// CAM HAL Register Fields Structure
+typedef struct {
+    uint32_t framedrop_enable:1;
+    uint32_t framedrop_value:6;
+    uint32_t frameslice_enable:1;
+    uint32_t format:3;
+    uint32_t shift:4;
+    uint32_t unused:16;
+    uint32_t enable:1;
+} __attribute__ ((packed)) plpUdmaCamCfgGlob_t;
+
+typedef struct {
+    uint32_t frameslice_llx:16;
+    uint32_t frameslice_lly:16;
+} __attribute__ ((packed)) plpUdmaCamCfgLl_t;
+
+typedef struct {
+    uint32_t frameslice_urx:16;
+    uint32_t frameslice_ury:16;
+} __attribute__ ((packed)) plpUdmaCamCfgUr_t;
+
+typedef struct {
+    uint32_t unused:16;
+    uint32_t row_length:16;
+} __attribute__ ((packed)) plpUdmaCamCfgSize_t;
+
+typedef struct {
+    uint32_t b_coeff:8;
+    uint32_t g_coeff:8;
+    uint32_t r_coeff:8;
+    uint32_t unused:8;
+} __attribute__ ((packed)) plpUdmaCamCfgFilter_t;
+
+// CAM HAL Register Union definition
+typedef union {
+    plpUdmaCamCfgGlob_t cfg_glob;
+    plpUdmaCamCfgLl_t cfg_ll;
+    plpUdmaCamCfgUr_t cfg_ur;
+    plpUdmaCamCfgSize_t cfg_size;
+    plpUdmaCamCfgFilter_t cfg_filter;
+    uint32_t raw;
+} __attribute__ ((packed)) plpUdmaCamCustom_u;
+
+static inline void hal_cpi_ll_set(int cpi, unsigned int value){
+  pulp_write32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_LL_OFFSET, value);
+}
+static inline unsigned int hal_cpi_ll_read(int cpi){
+  return pulp_read32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_LL_OFFSET);
+}
+static inline void hal_cpi_ur_set(int cpi, unsigned int value){
+  pulp_write32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_UR_OFFSET, value);
+}
+static inline unsigned int hal_cpi_ur_read(int cpi){
+  return  pulp_read32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_UR_OFFSET);
+}
+static inline void hal_cpi_size_set(int cpi, unsigned int value){
+  pulp_write32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_SIZE_OFFSET, value);
+}
+static inline unsigned int hal_cpi_size_read(int cpi){
+  return pulp_read32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_SIZE_OFFSET);
+}
+static inline void hal_cpi_glob_set(int cpi, unsigned int value){
+  pulp_write32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_GLOB_OFFSET, value);
+}
+static inline unsigned int hal_cpi_glob_read(int cpi){
+  return pulp_read32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_GLOB_OFFSET);
+}
+static inline void hal_cpi_filter_set(int cpi, unsigned int value){
+  pulp_write32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_FILTER_OFFSET, value);
+}
+static inline unsigned int hal_cpi_filter_read(int cpi){
+  return pulp_read32(UDMA_CAM_CUSTOM_ADDR(cpi) + CAM_FILTER_OFFSET);
+}
+
+///////////////////////////////////////////////////
+// TODO Obsolete : to be removed cause deprecated
+static inline void plp_cam_glob_set(int enabled, int frameDropEn, int nbFrameDrop, int frameSliceEn, int format, int shift)
+{
+  unsigned int value = (enabled << CAM_CFG_GLOB_EN_BIT) | (frameDropEn << CAM_CFG_GLOB_FRAMEDROP_EN_BIT) | (nbFrameDrop << CAM_CFG_GLOB_FRAMEDROP_VAL_BIT) | (format << CAM_CFG_GLOB_FORMAT_BIT) | (shift << CAM_CFG_GLOB_SHIFT_BIT);
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(0) + UDMA_CHANNEL_CUSTOM_OFFSET + CAM_GLOB_OFFSET, value);
+}
+
+// CAM HAL Handle
+#define CAM_HANDLE(id) ((plpUdmaCameraHandle_t *)(ARCHI_UDMA_ADDR + UDMA_CAM_OFFSET(id)))
+
+// CAM HAL functions prototype
+static inline void plpUdmaCamGlobSet (plpUdmaCameraHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaCamGlobGet (plpUdmaCameraHandle_t * const handle);
+static inline void plpUdmaCamLlSet (plpUdmaCameraHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaCamLlGet (plpUdmaCameraHandle_t * const handle);
+static inline void plpUdmaCamUrSet (plpUdmaCameraHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaCamUrGet (plpUdmaCameraHandle_t * const handle);
+static inline void plpUdmaCamSizeSet (plpUdmaCameraHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaCamSizeGet (plpUdmaCameraHandle_t * const handle);
+static inline void plpUdmaCamFilterSet (plpUdmaCameraHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaCamFilterGet (plpUdmaCameraHandle_t * const handle);
+
+// CAM HAL functions definition
+static inline void plpUdmaCamGlobSet (plpUdmaCameraHandle_t * const handle, uint32_t data) {
+    handle->cfg_glob = data;
+}
+
+static inline uint32_t plpUdmaCamGlobGet (plpUdmaCameraHandle_t * const handle) {
+    return handle->cfg_glob;
+}
+
+static inline void plpUdmaCamLlSet (plpUdmaCameraHandle_t * const handle, uint32_t data) {
+    handle->cfg_ll = data;
+}
+
+static inline uint32_t plpUdmaCamLlGet (plpUdmaCameraHandle_t * const handle) {
+    return handle->cfg_ll;
+}
+
+static inline void plpUdmaCamUrSet (plpUdmaCameraHandle_t * const handle, uint32_t data) {
+    handle->cfg_ur = data;
+}
+
+static inline uint32_t plpUdmaCamUrGet (plpUdmaCameraHandle_t * const handle) {
+    return handle->cfg_ur;
+}
+
+static inline void plpUdmaCamSizeSet (plpUdmaCameraHandle_t * const handle, uint32_t data) {
+    handle->cfg_size = data;
+}
+
+static inline uint32_t plpUdmaCamSizeGet (plpUdmaCameraHandle_t * const handle) {
+    return handle->cfg_size;
+}
+
+static inline void plpUdmaCamFilterSet (plpUdmaCameraHandle_t * const handle, uint32_t data) {
+    handle->cfg_filter = data;
+}
+
+static inline uint32_t plpUdmaCamFilterGet (plpUdmaCameraHandle_t * const handle) {
+    return handle->cfg_filter;
+}
+
+///////////////////////////////////////////////////
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/csi2/udma_csi2_v1.h b/sw/pulp-sdk/hal/include/hal/udma/csi2/udma_csi2_v1.h
new file mode 100644
index 0000000..274cc24
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/csi2/udma_csi2_v1.h
@@ -0,0 +1,53 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_CSI2_V1_H__
+#define __HAL_UDMA_UDMA_CSI2_V1_H__
+
+#include "archi/udma/csi2/udma_csi2_v1.h"
+
+#define UDMA_CSI2_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_CSI2_ID(id))
+
+#define UDMA_CSI2_RX_ADDR(id)          (ARCHI_UDMA_ADDR + UDMA_CSI2_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_CSI2_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_CSI2_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+// NOTE defined in archi/vega/properties.h
+// #define ARCHI_SOC_EVENT_CSI2_RX(id)    ARCHI_SOC_EVENT_UDMA_RX(ARCHI_UDMA_CSI2_ID(id))
+
+// CSI2 HAL Registers Structure
+struct plpUdmaCsi2_struct_t {
+    plpUdmaRxTxChHandle_t udma_rxtx_ch_handle;
+    uint32_t unused;
+    uint32_t cfg_clk;
+};
+typedef volatile struct plpUdmaCsi2_struct_t plpUdmaCsi2Handle_t;
+
+// CSI2 HAL Handle
+// located in "archi/chip/vega/memory_map.h"
+
+// CSI2 HAL functions prototype
+static inline void plpUdmaCsi2ClkCfgSet (plpUdmaCsi2Handle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaCsi2ClkCfgGet (plpUdmaCsi2Handle_t * handle);
+
+// CSI2 HAL functions definition
+static inline void plpUdmaCsi2ClkCfgSet (plpUdmaCsi2Handle_t * handle, uint32_t data) {
+    handle->cfg_clk = data;
+}
+
+static inline uint32_t plpUdmaCsi2ClkCfgGet (plpUdmaCsi2Handle_t * handle) {
+    return handle->cfg_clk;
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v1.h b/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v1.h
new file mode 100644
index 0000000..b7374fb
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v1.h
@@ -0,0 +1,589 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_PERIPH_HYPER_V1_H__
+#define __HAL_UDMA_UDMA_PERIPH_HYPER_V1_H__
+
+#include <archi/pulp.h>
+
+#define UDMA_HYPER_OFFSET(id)         UDMA_PERIPH_OFFSET(ARCHI_UDMA_HYPER_ID(id))
+#define UDMA_HYPER_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_HYPER_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_HYPER_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_HYPER_RX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_HYPER_ID(id)) + ARCHI_UDMA_HYPER_RX_EVT)
+#define ARCHI_SOC_EVENT_HYPER_TX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_HYPER_ID(id)) + ARCHI_UDMA_HYPER_TX_EVT)
+
+#include "archi/udma/hyper/udma_hyper_v1.h"
+/*
+ * set Hyper IP ext_addr configuration with value
+ */
+static inline void hal_hyper_udma_ext_addr_set(unsigned int value)
+{
+    pulp_write32(HYPER_EXT_ADDR, value & HYPER_EXT_ADDR_MASK);
+}
+
+/*
+ * get Hyper IP configuration ext_addr value
+ */
+static inline unsigned int hal_hyper_udma_ext_addr_get()
+{
+    return (unsigned int)pulp_read32(HYPER_EXT_ADDR);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg0
+ */
+static inline void hal_hyper_udma_mem_cfg0_set(unsigned short value)
+{
+    pulp_write32(HYPER_MEM_CFG0, value & HYPER_MEM_CFG0_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg0 value
+ */
+static inline unsigned short hal_hyper_udma_mem_cfg0_get()
+{
+    return (unsigned short) (pulp_read32(HYPER_MEM_CFG0) & HYPER_MEM_CFG0_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg1
+ */
+static inline void hal_hyper_udma_mem_cfg1_set(unsigned int value)
+{
+    pulp_write32(HYPER_MEM_CFG1, value & HYPER_MEM_CFG1_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg1 value
+ */
+static inline unsigned int hal_hyper_udma_mem_cfg1_get()
+{
+    return (unsigned int) (pulp_read32(HYPER_MEM_CFG1) & HYPER_MEM_CFG1_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg2 with value
+ */
+static inline void hal_hyper_udma_mem_cfg2_set(unsigned int value)
+{
+    pulp_write32(HYPER_MEM_CFG2, value & HYPER_MEM_CFG2_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg2 value
+ */
+static inline unsigned int hal_hyper_udma_mem_cfg2_get()
+{
+    return (unsigned int) (pulp_read32(HYPER_MEM_CFG2) & HYPER_MEM_CFG2_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg3 with value
+ */
+static inline void hal_hyper_udma_mem_cfg3_set(unsigned short value)
+{
+    pulp_write32(HYPER_MEM_CFG3, value & HYPER_MEM_CFG3_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg3 value
+ */
+static inline unsigned short hal_hyper_udma_mem_cfg3_get()
+{
+    return (unsigned short) (pulp_read32(HYPER_MEM_CFG3) & HYPER_MEM_CFG3_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg4 with value
+ */
+static inline void hal_hyper_udma_mem_cfg4_set(unsigned short value)
+{
+    pulp_write32(HYPER_MEM_CFG4, value & HYPER_MEM_CFG4_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg4 value
+ */
+static inline unsigned short hal_hyper_udma_mem_cfg4_get()
+{
+    return (unsigned short) (pulp_read32(HYPER_MEM_CFG4) & HYPER_MEM_CFG4_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg5 with value
+ */
+static inline void hal_hyper_udma_mem_cfg5_set(unsigned int value)
+{
+    pulp_write32(HYPER_MEM_CFG5, value & HYPER_MEM_CFG5_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg5 value
+ */
+static inline unsigned int hal_hyper_udma_mem_cfg5_get()
+{
+    return (unsigned int) (pulp_read32(HYPER_MEM_CFG5) & HYPER_MEM_CFG5_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg6 with value
+ */
+static inline void hal_hyper_udma_mem_cfg6_set(unsigned int value)
+{
+    pulp_write32(HYPER_MEM_CFG6, value & HYPER_MEM_CFG6_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg6 value
+ */
+static inline unsigned int hal_hyper_udma_mem_cfg6_get()
+{
+    return (unsigned int) (pulp_read32(HYPER_MEM_CFG6) & HYPER_MEM_CFG6_MASK);
+}
+
+/*
+ * set Hyper IP configuration mem_cfg7 with value
+ */
+static inline void hal_hyper_udma_mem_cfg7_set(unsigned char value)
+{
+    pulp_write32(HYPER_MEM_CFG7, value & HYPER_MEM_CFG7_MASK);
+}
+
+/*
+ * get Hyper IP configuration mem_cfg7 value
+ */
+static inline unsigned char hal_hyper_udma_mem_cfg7_get()
+{
+    return (unsigned char) (pulp_read32(HYPER_MEM_CFG7) & HYPER_MEM_CFG7_MASK);
+}
+
+/*
+ * set write read address for both ram and flash
+ * address[31:24]
+ * mbr1 <= mbr0, always select csn0
+ * mbr0 <= addr < mbr1,  chip select csn0
+ * mbr1 <= addr,         chip select csn1
+ */
+static inline void hal_hyper_udma_addr_set(unsigned int addr)
+{
+    hal_hyper_udma_ext_addr_set(addr);
+}
+
+/*
+ * set hyper0 base address
+ */
+static inline void hal_hyper_udma_mbr0_set(unsigned char mbr0)
+{
+    hal_hyper_udma_mem_cfg0_set((hal_hyper_udma_mem_cfg0_get()
+                                 & HYPER_MEM_CFG0_MBR0_MASK_BYTE)
+                                | (mbr0 << HYPER_MEM_CFG0_MBR0_OFFSET));
+}
+
+/*
+ * set hyper0 latency
+ */
+static inline void hal_hyper_udma_latency0_set(unsigned char latency0)
+{
+    hal_hyper_udma_mem_cfg0_set((hal_hyper_udma_mem_cfg0_get()
+                                 & HYPER_MEM_CFG0_LATENCY0_MASK_HB)
+                                | (latency0 << HYPER_MEM_CFG0_LATENCY0_OFFSET));
+}
+
+/*
+ * set hyper0 wrap size
+ */
+static inline void hal_hyper_udma_wrap_size0_set(unsigned char wrapsize)
+{
+    hal_hyper_udma_mem_cfg0_set((hal_hyper_udma_mem_cfg0_get()
+                                 & HYPER_MEM_CFG0_WRAP_SIZE0_MASK_TB)
+                                | (wrapsize << HYPER_MEM_CFG0_WRAP_SIZE0_OFFSET));
+}
+
+/*
+ * set hyper0 rd cshi
+ */
+static inline void hal_hyper_udma_rd_cshi0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_RD_CSHI0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_RD_CSHI0_OFFSET));
+}
+
+/*
+ * set hyper0 rd css
+ */
+static inline void hal_hyper_udma_rd_css0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_RD_CSS0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_RD_CSS0_OFFSET));
+}
+
+/*
+ * set hyper0 rd csh
+ */
+static inline void hal_hyper_udma_rd_csh0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_RD_CSH0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_RD_CSH0_OFFSET));
+}
+
+
+/*
+ * set hyper0 wr cshi
+ */
+static inline void hal_hyper_udma_wr_cshi0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_WR_CSHI0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_WR_CSHI0_OFFSET));
+}
+
+/*
+ * set hyper0 wr css
+ */
+static inline void hal_hyper_udma_wr_css0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_WR_CSS0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_WR_CSS0_OFFSET));
+}
+
+/*
+ * set hyper0 wr csh
+ */
+static inline void hal_hyper_udma_wr_csh0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg1_set((hal_hyper_udma_mem_cfg1_get()
+                                 & HYPER_MEM_CFG1_WR_CSH0_MASK_HB)
+                                | (value << HYPER_MEM_CFG1_WR_CSH0_OFFSET));
+}
+
+/*
+ * set hyper0 rd max length
+ */
+static inline void hal_hyper_udma_rd_max_length0_set(unsigned short value)
+{
+    hal_hyper_udma_mem_cfg2_set((hal_hyper_udma_mem_cfg2_get()
+                                 & HYPER_MEM_CFG2_RD_MAX_LENGTH0_MASK_NB)
+                                | (value << HYPER_MEM_CFG2_RD_MAX_LENGTH0_OFFSET));
+}
+
+/*
+ * set hyper0 wr max length
+ */
+static inline void hal_hyper_udma_wr_max_length0_set(unsigned short value)
+{
+    hal_hyper_udma_mem_cfg2_set((hal_hyper_udma_mem_cfg2_get()
+                                 & HYPER_MEM_CFG2_WR_MAX_LENGTH0_MASK_NB)
+                                | (value << HYPER_MEM_CFG2_WR_MAX_LENGTH0_OFFSET));
+}
+
+/*
+ * set hyper0 acs0
+ */
+static inline void hal_hyper_udma_acs0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_ACS0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_ACS0_OFFSET));
+}
+
+/*
+ * set hyper0 tco0
+ */
+static inline void hal_hyper_udma_tco0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_TCO0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_TCO0_OFFSET));
+}
+
+/*
+ * set hyper0 dt0
+ */
+static inline void hal_hyper_udma_dt0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_DT0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_DT0_OFFSET));
+}
+
+/*
+ * set hyper0 crt
+ */
+static inline void hal_hyper_udma_crt0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_CRT0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_CRT0_OFFSET));
+}
+
+
+/*
+ * set hyper0 rd max len en
+ */
+static inline void hal_hyper_udma_rd_maxlen_en0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_RD_MAX_LEN_EN0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_RD_MAX_LEN_EN0_OFFSET));
+}
+
+
+/*
+ * set hyper0 wr max len en
+ */
+static inline void hal_hyper_udma_wr_maxlen_en0_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_WR_MAX_LEN_EN0_MASK_B)
+                                | (value << HYPER_MEM_CFG3_WR_MAX_LEN_EN0_OFFSET));
+}
+
+/*
+ * set hyper0 rds delay adj
+ */
+static inline void hal_hyper_udma_rds_delay_adj_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg3_set((hal_hyper_udma_mem_cfg3_get()
+                                 & HYPER_MEM_CFG3_RDS_DELAY_ADJ_MASK_THB)
+                                | (value << HYPER_MEM_CFG3_RDS_DELAY_ADJ_OFFSET));
+}
+
+/*
+ * set hyper1 base address
+ */
+static inline void hal_hyper_udma_mbr1_set(unsigned char mbr1)
+{
+    hal_hyper_udma_mem_cfg4_set((hal_hyper_udma_mem_cfg4_get()
+                                 & HYPER_MEM_CFG4_MBR1_MASK_BYTE)
+                                | (mbr1 << HYPER_MEM_CFG4_MBR1_OFFSET));
+}
+
+/*
+ * set hyper1 wrap size
+ */
+static inline void hal_hyper_udma_wrap_size1_set(unsigned char wrapsize)
+{
+    hal_hyper_udma_mem_cfg4_set((hal_hyper_udma_mem_cfg4_get()
+                                 & HYPER_MEM_CFG4_WRAP_SIZE1_MASK_TB)
+                                | (wrapsize << HYPER_MEM_CFG4_WRAP_SIZE1_OFFSET));
+}
+
+/*
+ * set hyper1 rd cshi
+ */
+static inline void hal_hyper_udma_rd_cshi1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_RD_CSHI1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_RD_CSHI1_OFFSET));
+}
+
+/*
+ * set hyper1 rd css
+ */
+static inline void hal_hyper_udma_rd_css1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_RD_CSS1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_RD_CSS1_OFFSET));
+}
+
+/*
+ * set hyper1 rd csh
+ */
+static inline void hal_hyper_udma_rd_csh1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_RD_CSH1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_RD_CSH1_OFFSET));
+}
+
+
+/*
+ * set hyper1 wr cshi
+ */
+static inline void hal_hyper_udma_wr_cshi1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_WR_CSHI1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_WR_CSHI1_OFFSET));
+}
+
+/*
+ * set hyper1 wr css
+ */
+static inline void hal_hyper_udma_wr_css1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_WR_CSS1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_WR_CSS1_OFFSET));
+}
+
+/*
+ * set hyper1 wr csh
+ */
+static inline void hal_hyper_udma_wr_csh1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg5_set((hal_hyper_udma_mem_cfg5_get()
+                                 & HYPER_MEM_CFG5_WR_CSH1_MASK_HB)
+                                | (value << HYPER_MEM_CFG5_WR_CSH1_OFFSET));
+}
+
+
+/*
+ * set hyper1 rd max length
+ */
+static inline void hal_hyper_udma_rd_max_length1_set(unsigned short value)
+{
+    hal_hyper_udma_mem_cfg6_set((hal_hyper_udma_mem_cfg6_get()
+                                 & HYPER_MEM_CFG6_RD_MAX_LENGTH1_MASK_NB)
+                                | (value << HYPER_MEM_CFG6_RD_MAX_LENGTH1_OFFSET));
+}
+
+/*
+ * set hyper1 wr max length
+ */
+static inline void hal_hyper_udma_wr_max_length1_set(unsigned short value)
+{
+    hal_hyper_udma_mem_cfg6_set((hal_hyper_udma_mem_cfg6_get()
+                                 & HYPER_MEM_CFG6_WR_MAX_LENGTH1_MASK_NB)
+                                | (value << HYPER_MEM_CFG6_WR_MAX_LENGTH1_OFFSET));
+}
+
+
+/*
+ * set hyper1 acs1
+ */
+static inline void hal_hyper_udma_acs1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_ACS1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_ACS1_OFFSET));
+}
+
+/*
+ * set hyper1 tco1
+ */
+static inline void hal_hyper_udma_tco1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_TCO1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_TCO1_OFFSET));
+}
+
+/*
+ * set hyper1 dt1
+ */
+static inline void hal_hyper_udma_dt1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_DT1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_DT1_OFFSET));
+}
+
+/*
+ * set hyper1 crt
+ */
+static inline void hal_hyper_udma_crt1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_CRT1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_CRT1_OFFSET));
+}
+
+
+/*
+ * set hyper1 rd max len en
+ */
+static inline void hal_hyper_udma_rd_maxlen_en1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_RD_MAX_LEN_EN1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_RD_MAX_LEN_EN1_OFFSET));
+}
+
+
+/*
+ * set hyper1 wr max len en
+ */
+static inline void hal_hyper_udma_wr_maxlen_en1_set(unsigned char value)
+{
+    hal_hyper_udma_mem_cfg7_set((hal_hyper_udma_mem_cfg7_get()
+                                 & HYPER_MEM_CFG7_WR_MAX_LEN_EN1_MASK_B)
+                                | (value << HYPER_MEM_CFG7_WR_MAX_LEN_EN1_OFFSET));
+}
+
+/*
+ * Enable the clock to the whole hyper IP
+ * Needed prior to all other configuration of this IP
+ */
+static inline void hal_hyper_start_ip()
+{
+    plp_udma_cg_set(plp_udma_cg_get() | (1<<ARCHI_UDMA_HYPER_ID(0)));
+}
+
+/*
+ * Disable the clock to the whole hyper IP
+ */
+static inline void hal_hyper_stop_ip()
+{
+    plp_udma_cg_set(plp_udma_cg_get() & (~(1 << ARCHI_UDMA_HYPER_ID(0))) & 0xffffffff);
+}
+
+/*
+ * Hyper IP boot initialization
+ */
+/*
+  PLP_BOOT_CODE __attribute__((constructor)) void plp_hyper_ip_init()
+  {
+  plp_trace(RT_TRACE_INIT, "Hyper IP driver initialization\n");
+
+  plp_trace(RT_TRACE_INIT, "Hyper driver initialization done\n");
+  }
+*/
+
+
+static inline void hal_hyper_ext_addr_set(unsigned int value)
+{
+    pulp_write32(ARCHI_UDMA_ADDR + HYPER_EXT_ADDR_OFFSET, value);
+}
+
+static inline void hal_hyper_ram_ext_addr_set(unsigned int value) {return hal_hyper_ext_addr_set(REG_MBR0 | value);}
+
+static inline void hal_hyper_flash_ext_addr_set(unsigned int value) {return hal_hyper_ext_addr_set(REG_MBR1 | value);}
+
+static inline void hal_hyper_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+static inline void hal_hyper_ram_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_ram_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+static inline void hal_hyper_flash_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_flash_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v2.h b/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v2.h
new file mode 100644
index 0000000..3be5b55
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/hyper/udma_hyper_v2.h
@@ -0,0 +1,108 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_PERIPH_HYPER_V1_H__
+#define __HAL_UDMA_UDMA_PERIPH_HYPER_V1_H__
+
+#include <archi/pulp.h>
+
+#define ARCHI_UDMA_HYPER_RX_EVT           0
+#define ARCHI_UDMA_HYPER_TX_EVT           1
+
+#define UDMA_HYPER_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id))
+
+#define UDMA_HYPER_OFFSET(id)         UDMA_PERIPH_OFFSET(ARCHI_UDMA_HYPER_ID(id))
+#define UDMA_HYPER_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_HYPER_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_HYPER_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_HYPER_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_HYPER_RX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_HYPER_ID(id)) + ARCHI_UDMA_HYPER_RX_EVT)
+#define ARCHI_SOC_EVENT_HYPER_TX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_HYPER_ID(id)) + ARCHI_UDMA_HYPER_TX_EVT)
+
+#include "archi/udma/hyper/udma_hyper_v2.h"
+
+#define REG_MBR0      0
+#define REG_MBR1      0x01000000
+
+static inline void hal_hyper_udma_ext_addr_set(unsigned int value)
+{
+  pulp_write32(UDMA_HYPER_ADDR(0) + HYPER_EXT_ADDR_OFFSET, value);
+}
+
+static inline unsigned int hal_hyper_udma_ext_addr_get()
+{
+  return (unsigned int)pulp_read32(UDMA_HYPER_ADDR(0) + HYPER_EXT_ADDR_OFFSET);
+}
+
+static inline void hal_hyper_udma_addr_set(unsigned int addr)
+{
+  hal_hyper_udma_ext_addr_set(addr);
+}
+
+static inline void hal_hyper_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg)
+{
+  hal_hyper_udma_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+static inline void hal_hyper_ram_ext_addr_set(unsigned int value)
+{
+  return hal_hyper_udma_addr_set(REG_MBR0 | value);
+}
+
+static inline void hal_hyper_flash_ext_addr_set(unsigned int value)
+{
+  return hal_hyper_udma_addr_set(REG_MBR1 | value);
+}
+
+/*
+ * Hyper IP boot initialization
+ */
+/*
+  PLP_BOOT_CODE __attribute__((constructor)) void plp_hyper_ip_init()
+  {
+  plp_trace(RT_TRACE_INIT, "Hyper IP driver initialization\n");
+
+  plp_trace(RT_TRACE_INIT, "Hyper driver initialization done\n");
+  }
+*/
+
+#if 0
+static inline void hal_hyper_ext_addr_set(unsigned int value)
+{
+    pulp_write32(ARCHI_UDMA_ADDR + HYPER_EXT_ADDR_OFFSET, value);
+}
+
+static inline void hal_hyper_ram_ext_addr_set(unsigned int value) {return hal_hyper_ext_addr_set(REG_MBR0 | value);}
+
+static inline void hal_hyper_flash_ext_addr_set(unsigned int value) {return hal_hyper_ext_addr_set(REG_MBR1 | value);}
+
+static inline void hal_hyper_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+static inline void hal_hyper_ram_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_ram_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+
+static inline void hal_hyper_flash_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int ext_addr, unsigned int size, unsigned int cfg) {
+  hal_hyper_flash_ext_addr_set(ext_addr);
+  plp_udma_enqueue(channelBase, l2Addr, size, cfg);
+}
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v1.h b/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v1.h
new file mode 100644
index 0000000..a2db655
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v1.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_I2C_V1_H__
+#define __HAL_UDMA_UDMA_I2C_V1_H__
+
+#include "archi/udma/i2c/udma_i2c_v1.h"
+
+static inline uint32_t hal_udma_i2c_setup_compute(int en, int div)
+{
+  return (en << I2C_CMD_SETUP_ENABLE_BIT) | ( div << I2C_CMD_SETUP_DIV_BIT);
+}
+
+static inline void hal_udma_i2c_setup_set(uint32_t periph_base, uint32_t value)
+{
+  pulp_write32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + ARCHI_I2C_SETUP_OFFSET, value);
+}
+
+static inline uint32_t hal_udma_i2c_setup_get(uint32_t periph_base)
+{
+  return pulp_read32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + ARCHI_I2C_SETUP_OFFSET);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v2.h b/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v2.h
new file mode 100644
index 0000000..eb4fed0
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/i2c/udma_i2c_v2.h
@@ -0,0 +1,30 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_I2C_V2_H__
+#define __HAL_UDMA_UDMA_I2C_V2_H__
+
+#include "archi/udma/i2c/udma_i2c_v2.h"
+
+#define UDMA_I2C_OFFSET(id)           UDMA_PERIPH_OFFSET(ARCHI_UDMA_I2C_ID(id))
+
+#define UDMA_I2C_DATA_ADDR(id)        (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_I2C_CMD_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_I2C_CUSTOM_ADDR(id)      (ARCHI_UDMA_ADDR + UDMA_I2C_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_I2C_DATA(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_I2C_ID(id)) + 0)
+#define ARCHI_SOC_EVENT_I2C_CMD(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_I2C_ID(id)) + 1)
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/i2s/udma_i2s_v1.h b/sw/pulp-sdk/hal/include/hal/udma/i2s/udma_i2s_v1.h
new file mode 100644
index 0000000..18ae725
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/i2s/udma_i2s_v1.h
@@ -0,0 +1,95 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_PERIPH_I2S_V1_H__
+#define __HAL_UDMA_UDMA_PERIPH_I2S_V1_H__
+
+#include "archi/udma/i2s/udma_i2s_v1.h"
+#include "archi/utils.h"
+
+static inline void hal_i2s_ext_clk_set(int i2s, unsigned int value);
+
+static inline unsigned int hal_i2s_ext_clk_get(int i2s);
+
+static inline void hal_i2s_cfg_clkgen_set(int i2s, int clk, unsigned int value);
+
+static inline unsigned int hal_i2s_cfg_clkgen_get(int i2s, int clk);
+
+static inline void hal_i2s_chmode_set(int i2s, unsigned int value);
+
+static inline unsigned int hal_i2s_chmode_get(int i2s);
+
+static inline void hal_i2s_filt_ch_set(int i2s, int ch, unsigned int value);
+
+static inline unsigned int hal_i2s_filt_ch_get(int i2s, int ch);
+
+
+
+
+/// @cond IMPLEM
+
+static inline void hal_i2s_ext_clk_set(int i2s, unsigned int value)
+{
+  pulp_write32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_EXT_OFFSET, value);
+}
+
+static inline unsigned int hal_i2s_ext_clk_get(int i2s)
+{
+  return pulp_read32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_EXT_OFFSET);
+}
+
+static inline void hal_i2s_cfg_clkgen_set(int i2s, int clk, unsigned int value)
+{
+  pulp_write32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_CFG_CLKGEN_OFFSET(clk), value);
+}
+
+static inline unsigned int hal_i2s_cfg_clkgen_get(int i2s, int clk)
+{
+  return pulp_read32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_CFG_CLKGEN_OFFSET(clk));
+}
+
+static inline void hal_i2s_chmode_set(int i2s, unsigned int value)
+{
+  pulp_write32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_CHMODE_OFFSET, value);
+}
+
+static inline unsigned int hal_i2s_chmode_get(int i2s)
+{
+  return pulp_read32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_CHMODE_OFFSET);
+}
+
+static inline void hal_i2s_filt_ch_set(int i2s, int ch, unsigned int value)
+{
+  pulp_write32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_FILT_CH_OFFSET(ch), value);
+}
+
+static inline unsigned int hal_i2s_filt_ch_get(int i2s, int ch)
+{
+  return pulp_read32(UDMA_I2S_CUSTOM_ADDR(i2s) + I2S_FILT_CH_OFFSET(ch));
+}
+
+
+
+static inline unsigned int hal_i2s_clkgen_en_update(unsigned int reg_value, unsigned int field_value)
+{
+  return ARCHI_BINSERT(reg_value, field_value, I2S_CFG_CLKGEN_CLK_EN_WIDTH, I2S_CFG_CLKGEN_CLK_EN_OFFSET);
+}
+
+
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v1.h b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v1.h
new file mode 100644
index 0000000..360a798
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v1.h
@@ -0,0 +1,78 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_SPIM_V1_H__
+#define __HAL_UDMA_UDMA_SPIM_V1_H__
+
+#include "archi/udma/spim/udma_spim_v1.h"
+
+
+static inline void plp_spi_disable(unsigned channelBase)
+{
+  pulp_write32(channelBase + UDMA_CHANNEL_CFG_OFFSET, 0);
+}
+
+static inline void hal_udma_spim_enqueue(unsigned int periphBase, unsigned channelBase, unsigned int spi_status, unsigned int l2Addr, unsigned int size, unsigned int cfg, unsigned int spi_len)
+{
+  pulp_write32(periphBase + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_SPILEN_OFFSET, spi_len << 16);
+  pulp_write32(channelBase + UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
+  pulp_write32(channelBase + UDMA_CHANNEL_SIZE_OFFSET, size);
+  pulp_write32(channelBase + UDMA_CHANNEL_CFG_OFFSET, cfg);
+  pulp_write32(periphBase + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_STATUS_OFFSET, spi_status);
+}
+
+static inline uint32_t hal_udma_spim_status_compute(
+  unsigned int cskeep, unsigned int cs, unsigned int reset, unsigned int command
+)
+{
+  return (cskeep << ARCHI_SPIM_WSTATUS_CSKEEP_BIT) |
+    (cs << ARCHI_SPIM_WSTATUS_CS_BIT) |
+    (reset << ARCHI_SPIM_WSTATUS_RESET_BIT) |
+    (command << ARCHI_SPIM_WSTATUS_CMD_BIT);
+}
+
+static inline uint32_t hal_udma_spim_status_get(uint32_t periph_base)
+{
+  return pulp_read32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_STATUS_OFFSET);
+}
+
+static inline void hal_udma_spim_status_set(uint32_t periph_base, uint32_t value)
+{
+  pulp_write32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_STATUS_OFFSET, value);
+}
+
+static inline uint32_t hal_udma_spim_clkdiv_compute(
+  int datasize_tx, int datasize_rx, int cpha, int cpol, int clkdiv
+)
+{
+  return (datasize_tx << ARCHI_SPIM_CLKDIV_DATASIZE_TX_BIT) |
+    (datasize_rx << ARCHI_SPIM_CLKDIV_DATASIZE_RX_BIT) |
+    (cpha << ARCHI_SPIM_CLKDIV_CPHA_BIT) |
+    (cpol << ARCHI_SPIM_CLKDIV_CPOL_BIT) |
+    (clkdiv << ARCHI_SPIM_CLKDIV_CLKDIV_BIT);
+}
+
+static inline uint32_t hal_udma_spim_clkdiv_get(uint32_t periph_base)
+{
+  return pulp_read32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_CLKDIV_OFFSET);
+}
+
+static inline void hal_udma_spim_clkdiv_set(uint32_t periph_base, uint32_t value)
+{
+  pulp_write32(periph_base + UDMA_CHANNEL_CUSTOM_OFFSET + SPIM_CLKDIV_OFFSET, value);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v2.h b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v2.h
new file mode 100644
index 0000000..c939ddc
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v2.h
@@ -0,0 +1,22 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_SPIM_V2_H__
+#define __HAL_UDMA_UDMA_SPIM_V2_H__
+
+#include "archi/udma/spim/udma_spim_v2.h"
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v3.h b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v3.h
new file mode 100644
index 0000000..2fc2185
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/spim/udma_spim_v3.h
@@ -0,0 +1,28 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_SPIM_V3_H__
+#define __HAL_UDMA_UDMA_SPIM_V3_H__
+
+#include "archi/udma/spim/udma_spim_v3.h"
+
+#define UDMA_SPIM_OFFSET(id)          UDMA_PERIPH_OFFSET(ARCHI_UDMA_SPIM_ID(id))
+#define UDMA_SPIM_CMD_ADDR(id)        (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + 0x20)
+#define UDMA_SPIM_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + 0x00)
+#define UDMA_SPIM_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + 0x10)
+#define UDMA_SPIM_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_SPIM_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/tcdm/udma_tcdm_v1.h b/sw/pulp-sdk/hal/include/hal/udma/tcdm/udma_tcdm_v1.h
new file mode 100644
index 0000000..46dba86
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/tcdm/udma_tcdm_v1.h
@@ -0,0 +1,50 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_TCDM_V1_H__
+#define __HAL_UDMA_UDMA_TCDM_V1_H__
+
+#include "archi/udma/tcdm/udma_tcdm_v1.h"
+
+#define UDMA_TCDM_OFFSET              UDMA_PERIPH_OFFSET(ARCHI_UDMA_TCDM_ID(id))
+
+#define UDMA_TCDM_RX_ADDR             (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_TCDM_TX_ADDR             (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_TCDM_CUSTOM_ADDR         (ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_CUSTOM_OFFSET)
+
+static inline void plp_tcdm_setDst(unsigned int addr)
+{
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_CUSTOM_OFFSET + TCDM_T_DST_SADDR, addr);
+}
+
+static inline void plp_tcdm_setSrc(unsigned int addr)
+{
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_TCDM_OFFSET + UDMA_CHANNEL_CUSTOM_OFFSET + TCDM_T_SRC_SADDR, addr);
+}
+
+static inline void plp_udma_enqueue_toTcdm(unsigned int l2Addr, unsigned int fcTcdmAddr, unsigned int size, unsigned int cfg)
+{
+  plp_tcdm_setDst(fcTcdmAddr);
+  plp_udma_enqueue(UDMA_TCDM_TX_ADDR, l2Addr, size, cfg);
+}
+
+static inline void plp_udma_enqueue_fromTcdm(unsigned int l2Addr, unsigned int fcTcdmAddr, unsigned int size, unsigned int cfg)
+{
+  plp_tcdm_setSrc(fcTcdmAddr);
+  plp_udma_enqueue(UDMA_TCDM_RX_ADDR, l2Addr, size, cfg);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/uart/udma_uart_v1.h b/sw/pulp-sdk/hal/include/hal/udma/uart/udma_uart_v1.h
new file mode 100644
index 0000000..7b9c4a3
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/uart/udma_uart_v1.h
@@ -0,0 +1,151 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_UART_V1_H__
+#define __HAL_UDMA_UDMA_UART_V1_H__
+
+#include "archi/udma/uart/udma_uart_v1.h"
+
+#define UDMA_UART_OFFSET(id)          UDMA_PERIPH_OFFSET(ARCHI_UDMA_UART_ID(id))
+#define UDMA_UART_RX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(id) + UDMA_CHANNEL_RX_OFFSET)
+#define UDMA_UART_TX_ADDR(id)         (ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(id) + UDMA_CHANNEL_TX_OFFSET)
+#define UDMA_UART_CUSTOM_ADDR(id)     (ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(id) + UDMA_CHANNEL_CUSTOM_OFFSET)
+#define ARCHI_SOC_EVENT_UART_RX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_UART_ID(id)) + ARCHI_UDMA_UART_RX_EVT)
+#define ARCHI_SOC_EVENT_UART_TX(id)    (ARCHI_SOC_EVENT_PERIPH_FIRST_EVT(ARCHI_UDMA_UART_ID(id)) + ARCHI_UDMA_UART_TX_EVT)
+
+// UDMA RX/TX Channels HAL Registers Structure
+typedef struct {
+    uint32_t rx_ch_saddr;
+    uint32_t rx_ch_size;
+    uint32_t rx_ch_cfg;
+    uint32_t rx_ch_initcfg_unused;
+    uint32_t tx_ch_saddr;
+    uint32_t tx_ch_size;
+    uint32_t tx_ch_cfg;
+    uint32_t tx_ch_initcfg_unused;
+} plpUdmaRxTxChHandle3_t;
+
+// UART HAL Registers Structure
+typedef struct {
+    plpUdmaRxTxChHandle3_t udma_rxtx_ch_handle;
+    uint32_t status;
+    uint32_t setup;
+} plpUdmaUartHandle_t;
+
+// UART HAL Register Fields Structure
+typedef struct {
+    uint32_t tx_oe:1;
+    uint32_t rx_oe:1;
+    uint32_t rx_pe:1;
+    uint32_t unused:29;
+} __attribute__ ((packed)) plpUdmaUartStatus_t;
+
+typedef struct {
+    uint32_t parity_en:1;
+    uint32_t char_length:2;
+    uint32_t stop_bit_length:1;
+    uint32_t unused0:4;
+    uint32_t tx_en:1;
+    uint32_t rx_en:1;
+    uint32_t unused1:6;
+    uint32_t clkdiv:16;
+} __attribute__ ((packed)) plpUdmaUartSetup_t;
+
+// UART HAL Register Union definition
+typedef union {
+    plpUdmaUartStatus_t  status;
+    plpUdmaUartSetup_t   setup;
+    uint32_t raw;
+} __attribute__ ((packed)) plpUdmaUartCustom_u;
+
+// UART HAL Handle
+#define UART_HANDLE(id) ((plpUdmaUartHandle_t *)(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(id)))
+
+// UART HAL functions prototype
+static inline void plpUdmaUartSetupSet (plpUdmaUartHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaUartSetupGet (plpUdmaUartHandle_t * const handle);
+static inline uint32_t plpUdmaUartStatusGet (plpUdmaUartHandle_t * const handle);
+
+// UART HAL functions definition
+static inline void plpUdmaUartSetupSet (plpUdmaUartHandle_t * const handle, uint32_t data) {
+    handle->setup = data;
+}
+
+static inline uint32_t plpUdmaUartSetupGet (plpUdmaUartHandle_t * const handle) {
+    return handle->setup;
+}
+
+static inline uint32_t plpUdmaUartStatusGet (plpUdmaUartHandle_t * const handle) {
+    return handle->status;
+}
+
+///////////////////////////////////////////////////
+// TODO Obsolete : to be removed cause deprecated
+/**
+ * Setup UART. The UART defaults to 8 bit character mode with 1 stop bit.
+ *
+ * parity       Enable/disable parity mode
+ * clk_counter  Clock counter value that is used to derive the UART clock.
+ *              There is a prescaler in place that already divides the SoC
+ *              clock by 16.  Since this is a counter, a value of 0 means that
+ *              the SoC clock divided by 16 is used. A value of 31 would mean
+ *              that we use the SoC clock divided by 16*32 = 512.
+ */
+
+static inline void plp_uart_setup(int channel, int parity, uint16_t clk_counter)
+{
+
+  // [31:16]: clock divider (from SoC clock)
+  // [9]: RX enable
+  // [8]: TX enable
+  // [3]: stop bits  0 = 1 stop bit
+  //                 1 = 2 stop bits
+  // [2:1]: bits     00 = 5 bits
+  //                 01 = 6 bits
+  //                 10 = 7 bits
+  //                 11 = 8 bits
+  // [0]: parity
+
+  unsigned int val = 0x0306 | parity; // both tx and rx enabled; 8N1 configuration; 1 stop bits
+
+  val |= ((clk_counter) << 16);
+
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
+}
+
+static inline void plp_uart_disable(int channel) {
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
+}
+
+static inline int plp_uart_tx_busy(int channel) {
+  return pulp_read32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_STATUS_OFFSET) & 1;
+}
+
+static inline int plp_uart_rx_busy(int channel) {
+  return (pulp_read32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_STATUS_OFFSET) >> 1) & 1;
+}
+
+static inline unsigned int plp_uart_reg_read(int channel, unsigned int addr)
+{ //adr is an offset, expected UART_STATUS_OFFSET or UART_SETUP_OFFSET
+  return pulp_read32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + addr);
+}
+
+static inline void plp_uart_reg_write(int channel, unsigned int addr, unsigned int cfg)
+{ //adr is an offset, expected UART_STATUS_OFFSET or UART_SETUP_OFFSET
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + addr, cfg);
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/udma_v1.h b/sw/pulp-sdk/hal/include/hal/udma/udma_v1.h
new file mode 100644
index 0000000..d9b8f0c
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/udma_v1.h
@@ -0,0 +1,57 @@
+/*
+ * Copyright (C) 2015 ETH Zurich and University of Bologna
+ * All rights reserved.
+ *
+ * This software may be modified and distributed under the terms
+ * of the BSD license.  See the LICENSE file for details.
+ *
+ */
+
+#ifndef __HAL_UDMA_V1_H__
+#define __HAL_UDMA_V1_H__
+
+#include <hal/pulp.h>
+#include "hal/udma/udma_periph_v1.h"
+
+static inline void plp_udma_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int size, unsigned int cfg)
+{
+  pulp_write32(channelBase + UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
+  pulp_write32(channelBase + UDMA_CHANNEL_SIZE_OFFSET, size);
+  pulp_write32(channelBase + UDMA_CHANNEL_CFG_OFFSET, cfg);
+}
+
+/** Tell if a channel is busy, i.e. if it already contains at least one on-going transfer
+ * 
+  \param   channelOffset Offset of the channel
+  \return  1 if the channel is busy, 0 otherwise
+  */
+static inline int plp_udma_busy(unsigned channelOffset);
+
+static inline void udma_mapAllEvents(unsigned int inEvent0, unsigned int inEvent1, unsigned int inEvent2, unsigned int inEvent3, unsigned int inEvent4, unsigned int inEvent5, unsigned int inEvent6, unsigned int inEvent7)
+{
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_CONF_OFFSET + UDMA_EVENTS_SETUP0_OFFSET, (inEvent0 << 0) | (inEvent1 << 4) | (inEvent2 << 8) | (inEvent3 << 12) | (inEvent4 << 16) | (inEvent5 << 20) | (inEvent6 << 24) | (inEvent7 << 28));
+}
+
+static inline void udma_mapAllEvents1(unsigned int inEvent0, unsigned int inEvent1, unsigned int inEvent2, unsigned int inEvent3, unsigned int inEvent4, unsigned int inEvent5, unsigned int inEvent6, unsigned int inEvent7)
+{
+  pulp_write32(ARCHI_UDMA_ADDR + UDMA_CONF_OFFSET + UDMA_EVENTS_SETUP1_OFFSET, (inEvent0 << 0) | (inEvent1 << 4) | (inEvent2 << 8) | (inEvent3 << 12) | (inEvent4 << 16) | (inEvent5 << 20) | (inEvent6 << 24) | (inEvent7 << 28));
+}
+
+/// @cond IMPLEM
+
+static inline int plp_udma_busy(unsigned channelOffset)
+{
+  return (pulp_read32(channelOffset + UDMA_CHANNEL_CFG_OFFSET) & UDMA_CHANNEL_CFG_EN);
+}
+
+static inline unsigned int hal_udma_channel_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
+}
+
+static inline unsigned int hal_udma_periph_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
+}
+
+/// @endcond
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/udma/udma_v2.h b/sw/pulp-sdk/hal/include/hal/udma/udma_v2.h
new file mode 100644
index 0000000..1590a54
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/udma_v2.h
@@ -0,0 +1,268 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_V2_H__
+#define __HAL_UDMA_UDMA_V2_H__
+
+#include "hal/pulp_io.h"
+#include <stdint.h>
+#include "archi/udma/udma_v2.h"
+
+/** @name UDMA HAL
+ * The following API can be used to manage the generic part of the UDMA, i.e. for global configuration and channel enqueueing. Other HALs are available for peripheral specific parts.
+ * The UDMA is in charge of moving data between peripherals and L2 memory. In order to better pipeline transfers and not loose any data between 2 transfers, 2 transfers at the same time
+ * can be enqueued in the UDMA. Once the first one is finished, the UDMA starts the second, while the application should enqueue another one to always have 2 pending.
+ * By default, all peripherals are clock-gated and must be explicitly activated before being used.
+ * The UDMA can use input events to automatically trigger other actions like enqueuing a new transfer.
+ */
+/**@{*/
+
+/** Tell if a new transfer canbe enqueued to a UDMA channel.
+ * 
+  \param   channelOffset   Offset of the channel
+  \return         1 if another transfer can be enqueued, 0 otherwise
+  */
+static inline int plp_udma_canEnqueue(unsigned int channelOffset);
+
+/** Enqueue a new transfer to a UDMA channel.
+ * 
+  \param   channelOffset Offset of the channel
+  \param   l2Addr        Address in L2 memory where the data must be accessed (either stored or loaded)
+  \param   size          Size in bytes of the transfer
+  \param   cfg           Configuration of the transfer. Can be UDMA_CHANNEL_CFG_SIZE_8, UDMA_CHANNEL_CFG_SIZE_16 or UDMA_CHANNEL_CFG_SIZE_32
+  */
+static inline void plp_udma_enqueue(unsigned channelOffset, unsigned int l2Addr, unsigned int size, unsigned int cfg);
+
+/** Tell if a channel is busy, i.e. if it already contains at least one on-going transfer
+ * 
+  \param   channelOffset Offset of the channel
+  \return  1 if the channel is busy, 0 otherwise
+  */
+static inline int plp_udma_busy(unsigned channelOffset);
+
+/** Configures peripheral clock-gating.
+ * 
+  \param   value    New configuration. There is 1 bit per peripheral, 0 means the peripheral is clock-gated. The bit number corresponds to the channel ID of the peripheral.
+  */
+static inline void plp_udma_cg_set(unsigned int value);
+
+/** Returns peripheral clock-gating.
+ * 
+  \return The current clock-gating configuration.
+  */
+static inline unsigned int plp_udma_cg_get();
+
+/** Configures input events
+ * 4 input events can be configured. Each input event is made of 8 bits specifying which global event this local event refers to. This can then be used in some UDMA commands to refer to the global event.
+ * 
+  \param value  The new configuration. Each event is encoded on 8 bits so that it can contain a global event ID between 0 and 255.
+  */
+static inline void plp_udma_evtin_set(unsigned int value);
+
+/** Returns input events configuration.
+ * 
+  \return The current input events configuration.
+  */
+static inline unsigned int plp_udma_evtin_get();
+
+
+/** Channel base
+ * Returns the channel base from the channel identifier
+  \param id The channel identifier
+  \return Channel base
+ */
+static inline unsigned int hal_udma_channel_base(int id);
+
+/** Channel type (TX or RX)
+ * Tells if the channel is a TX channel
+  \param id The channel base address
+  \return 1 if it is a TX channel
+ */
+static inline unsigned int hal_udma_channel_isTx(unsigned int addr);
+
+
+
+// UDMA RX/TX Channels HAL Registers Structure
+typedef struct {
+    uint32_t rx_ch_saddr;
+    uint32_t rx_ch_size;
+    uint32_t rx_ch_cfg;
+    uint32_t rx_ch_initcfg_unused;
+    uint32_t tx_ch_saddr;
+    uint32_t tx_ch_size;
+    uint32_t tx_ch_cfg;
+    uint32_t tx_ch_initcfg_unused;
+} plpUdmaRxTxChHandle_t;
+
+// UDMA RX/TX Channels HAL Register Fields Structure
+typedef struct {
+    uint32_t saddr:16;
+    uint32_t unused:16;
+} plpUdmaRxTxChSaddr_t;
+
+typedef struct {
+    uint32_t size:17;
+    uint32_t unused:15;
+} plpUdmaRxTxChSize_t;
+
+typedef struct {
+    uint32_t continuous:1;
+    uint32_t datasize:2;
+    uint32_t unused0:1;
+    uint32_t enable:1; // used to check also if a transfer is under going
+    uint32_t clear_pending:1; // clear transfer OR check pending transfer in queue
+    uint32_t unused1:26;
+} plpUdmaRxTxChCfg_t;
+
+typedef struct {
+    uint32_t unused:32;
+} plpUdmaRxTxChInitCfg_t;
+
+typedef union {
+    plpUdmaRxTxChSaddr_t saddr;
+    plpUdmaRxTxChSize_t size;
+    plpUdmaRxTxChCfg_t cfg;
+    uint32_t raw;
+} plpUdmaRxTxCh_u;
+
+// UDMA RX/TX Channels HAL functions prototype
+static inline void plpUdmaRxChStartAddrSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaRxChStartAddrGet (plpUdmaRxTxChHandle_t * const handle);
+static inline void plpUdmaRxChSizeSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaRxChSizeGet (plpUdmaRxTxChHandle_t * const handle);
+static inline void plpUdmaRxChCfgSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaRxChCfgGet (plpUdmaRxTxChHandle_t * const handle);
+static inline void plpUdmaTxChStartAddrSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaTxChStartAddrGet (plpUdmaRxTxChHandle_t * const handle);
+static inline void plpUdmaTxChSizeSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaTxChSizeGet (plpUdmaRxTxChHandle_t * const handle);
+static inline void plpUdmaTxChCfgSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data);
+static inline uint32_t plpUdmaTxChCfgGet (plpUdmaRxTxChHandle_t * const handle);
+
+
+
+
+
+
+
+
+//!@}
+
+/// @cond IMPLEM
+
+static inline unsigned int hal_udma_channel_isTx(unsigned int addr)
+{
+  return (addr >> UDMA_CHANNEL_SIZE_LOG2) & 1;
+}
+
+static inline int plp_udma_canEnqueue(unsigned int channelBase)
+{
+  return !(pulp_read32(channelBase + UDMA_CHANNEL_CFG_OFFSET) & UDMA_CHANNEL_CFG_SHADOW);
+}
+
+static inline void plp_udma_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int size, unsigned int cfg)
+{
+  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
+  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SIZE_OFFSET, size);
+  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
+}
+
+static inline void plp_udma_clr(unsigned channelBase)
+{
+  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, UDMA_CHANNEL_CFG_CLEAR);
+}
+
+static inline int plp_udma_busy(unsigned channelOffset)
+{
+  return (pulp_read32(channelOffset + UDMA_CHANNEL_CFG_OFFSET) & UDMA_CHANNEL_CFG_EN);
+}
+
+static inline void plp_udma_cg_set(unsigned int value) {
+  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
+}
+
+ static inline unsigned int plp_udma_cg_get() {
+  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
+}
+
+static inline void plp_udma_evtin_set(unsigned int value) {
+  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_EVTIN_OFFSET, value);
+}
+
+static inline unsigned int plp_udma_evtin_get() {
+  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_EVTIN_OFFSET);
+}
+
+static inline unsigned int hal_udma_periph_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
+}
+
+static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
+}
+
+// UDMA RX/TX Channels HAL functions definition
+static inline void plpUdmaRxChStartAddrSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->rx_ch_saddr = data;
+};
+
+static inline uint32_t plpUdmaRxChStartAddrGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->rx_ch_saddr;
+};
+
+static inline void plpUdmaRxChSizeSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->rx_ch_size = data;
+};
+
+static inline uint32_t plpUdmaRxChSizeGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->rx_ch_size;
+};
+
+static inline void plpUdmaRxChCfgSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->rx_ch_cfg = data;
+};
+
+static inline uint32_t plpUdmaRxChCfgGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->rx_ch_cfg;
+};
+
+static inline void plpUdmaTxChStartAddrSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->tx_ch_saddr = data;
+};
+
+static inline uint32_t plpUdmaTxChStartAddrGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->tx_ch_saddr;
+};
+
+static inline void plpUdmaTxChSizeSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->tx_ch_size = data;
+};
+
+static inline uint32_t plpUdmaTxChSizeGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->tx_ch_size;
+};
+
+static inline void plpUdmaTxChCfgSet (plpUdmaRxTxChHandle_t * const handle, uint32_t data) {
+    handle->tx_ch_cfg = data;
+};
+
+static inline uint32_t plpUdmaTxChCfgGet (plpUdmaRxTxChHandle_t * const handle) {
+    return handle->tx_ch_cfg;
+};
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/udma/udma_v3.h b/sw/pulp-sdk/hal/include/hal/udma/udma_v3.h
new file mode 100644
index 0000000..29d2bd4
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/udma/udma_v3.h
@@ -0,0 +1,266 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UDMA_UDMA_V3_H__
+#define __HAL_UDMA_UDMA_V3_H__
+
+#include "hal/pulp.h"
+#include <stdint.h>
+#include "archi/udma/udma_v3.h"
+
+/** @name UDMA HAL
+ * The following API can be used to manage the generic part of the UDMA, i.e. for global configuration and channel enqueueing. Other HALs are available for peripheral specific parts.
+ * The UDMA is in charge of moving data between peripherals and L2 memory. In order to better pipeline transfers and not loose any data between 2 transfers, 2 transfers at the same time
+ * can be enqueued in the UDMA. Once the first one is finished, the UDMA starts the second, while the application should enqueue another one to always have 2 pending.
+ * By default, all peripherals are clock-gated and must be explicitly activated before being used.
+ * The UDMA can use input events to automatically trigger other actions like enqueuing a new transfer.
+ */
+/**@{*/
+
+/** Tell if a new transfer canbe enqueued to a UDMA channel.
+ * 
+  \param   channelOffset   Offset of the channel
+  \return         1 if another transfer can be enqueued, 0 otherwise
+  */
+static inline int plp_udma_canEnqueue(unsigned int channelOffset);
+
+/** Enqueue a new transfer to a UDMA channel.
+ * 
+  \param   channelOffset Offset of the channel
+  \param   l2Addr        Address in L2 memory where the data must be accessed (either stored or loaded)
+  \param   size          Size in bytes of the transfer
+  \param   cfg           Configuration of the transfer. Can be UDMA_CHANNEL_CFG_SIZE_8, UDMA_CHANNEL_CFG_SIZE_16 or UDMA_CHANNEL_CFG_SIZE_32
+  */
+static inline void plp_udma_enqueue(unsigned channelOffset, unsigned int l2Addr, unsigned int size, unsigned int cfg);
+
+/** Tell if a channel is busy, i.e. if it already contains at least one on-going transfer
+ * 
+  \param   channelOffset Offset of the channel
+  \return  1 if the channel is busy, 0 otherwise
+  */
+static inline int plp_udma_busy(unsigned channelOffset);
+
+/** Configures peripheral clock-gating.
+ * 
+  \param   value    New configuration. There is 1 bit per peripheral, 0 means the peripheral is clock-gated. The bit number corresponds to the channel ID of the peripheral.
+  */
+static inline void plp_udma_cg_set(unsigned int value);
+
+/** Returns peripheral clock-gating.
+ * 
+  \return The current clock-gating configuration.
+  */
+static inline unsigned int plp_udma_cg_get();
+
+/** Configures input events
+ * 4 input events can be configured. Each input event is made of 8 bits specifying which global event this local event refers to. This can then be used in some UDMA commands to refer to the global event.
+ * 
+  \param value  The new configuration. Each event is encoded on 8 bits so that it can contain a global event ID between 0 and 255.
+  */
+static inline void plp_udma_evtin_set(unsigned int value);
+
+/** Returns input events configuration.
+ * 
+  \return The current input events configuration.
+  */
+static inline unsigned int plp_udma_evtin_get();
+
+
+/** Channel base
+ * Returns the channel base from the channel identifier
+  \param id The channel identifier
+  \return Channel base
+ */
+static inline unsigned int hal_udma_channel_base(int id);
+
+/** Channel type (TX or RX)
+ * Tells if the channel is a TX channel
+  \param id The channel base address
+  \return 1 if it is a TX channel
+ */
+static inline unsigned int hal_udma_channel_isTx(unsigned int addr);
+
+
+
+
+
+
+// UDMA RX/TX Channels HAL Registers Structure
+struct plpUdmaRxTxCh_struct_t{
+    uint32_t rx_ch_saddr;
+    uint32_t rx_ch_size;
+    uint32_t rx_ch_cfg;
+    uint32_t rx_ch_initcfg_unused;
+    uint32_t tx_ch_saddr;
+    uint32_t tx_ch_size;
+    uint32_t tx_ch_cfg;
+    uint32_t tx_ch_initcfg_unused;
+};
+typedef volatile struct plpUdmaRxTxCh_struct_t plpUdmaRxTxChHandle_t;
+
+// UDMA RX/TX Channels HAL Register Fields Structure
+typedef struct {
+    uint32_t saddr:16;
+    uint32_t unused:16;
+} plpUdmaRxTxChSaddr_t;
+
+typedef struct {
+    uint32_t size:17;
+    uint32_t unused:15;
+} plpUdmaRxTxChSize_t;
+
+typedef struct {
+    uint32_t continuous:1;
+    uint32_t datasize:2;
+    uint32_t unused0:1;
+    uint32_t enable:1; // used to check also if a transfer is under going
+    uint32_t clear_pending:1; // clear transfer OR check pending transfer in queue
+    uint32_t unused1:26;
+} plpUdmaRxTxChCfg_t;
+
+typedef struct {
+    uint32_t unused:32;
+} plpUdmaRxTxChInitCfg_t;
+
+typedef union {
+    plpUdmaRxTxChSaddr_t saddr;
+    plpUdmaRxTxChSize_t size;
+    plpUdmaRxTxChCfg_t cfg;
+    uint32_t raw;
+} plpUdmaRxTxCh_u;
+
+// UDMA RX/TX Channels HAL functions prototype
+static inline void plpUdmaRxChStartAddrSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaRxChStartAddrGet (plpUdmaRxTxChHandle_t * handle);
+static inline void plpUdmaRxChSizeSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaRxChSizeGet (plpUdmaRxTxChHandle_t * handle);
+static inline void plpUdmaRxChCfgSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaRxChCfgGet (plpUdmaRxTxChHandle_t * handle);
+static inline void plpUdmaTxChStartAddrSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaTxChStartAddrGet (plpUdmaRxTxChHandle_t * handle);
+static inline void plpUdmaTxChSizeSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaTxChSizeGet (plpUdmaRxTxChHandle_t * handle);
+static inline void plpUdmaTxChCfgSet (plpUdmaRxTxChHandle_t * handle, uint32_t data);
+static inline uint32_t plpUdmaTxChCfgGet (plpUdmaRxTxChHandle_t * handle);
+
+//!@}
+
+/// @cond IMPLEM
+
+// UDMA RX/TX Channels HAL functions definition
+static inline void plpUdmaRxChStartAddrSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->rx_ch_saddr = data;
+};
+
+static inline uint32_t plpUdmaRxChStartAddrGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->rx_ch_saddr;
+};
+
+static inline void plpUdmaRxChSizeSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->rx_ch_size = data;
+};
+
+static inline uint32_t plpUdmaRxChSizeGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->rx_ch_size;
+};
+
+static inline void plpUdmaRxChCfgSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->rx_ch_cfg = data;
+};
+
+static inline uint32_t plpUdmaRxChCfgGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->rx_ch_cfg;
+};
+
+static inline void plpUdmaTxChStartAddrSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->tx_ch_saddr = data;
+};
+
+static inline uint32_t plpUdmaTxChStartAddrGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->tx_ch_saddr;
+};
+
+static inline void plpUdmaTxChSizeSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->tx_ch_size = data;
+};
+
+static inline uint32_t plpUdmaTxChSizeGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->tx_ch_size;
+};
+
+static inline void plpUdmaTxChCfgSet (plpUdmaRxTxChHandle_t * handle, uint32_t data) {
+    handle->tx_ch_cfg = data;
+};
+
+static inline uint32_t plpUdmaTxChCfgGet (plpUdmaRxTxChHandle_t * handle) {
+    return handle->tx_ch_cfg;
+};
+
+
+
+
+///////////////////////////////////////////////////
+// TODO Obsolete : to be removed cause deprecated
+static inline unsigned int hal_udma_channel_isTx(unsigned int addr)
+{
+  return (addr >> UDMA_CHANNEL_SIZE_LOG2) & 1;
+}
+
+static inline int plp_udma_canEnqueue(unsigned int channelBase)
+{
+  return !(pulp_read32(channelBase + UDMA_CHANNEL_CFG_OFFSET) & UDMA_CHANNEL_CFG_SHADOW);
+}
+
+static inline void plp_udma_enqueue(unsigned channelBase, unsigned int l2Addr, unsigned int size, unsigned int cfg)
+{
+  pulp_write32(channelBase + UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
+  pulp_write32(channelBase + UDMA_CHANNEL_SIZE_OFFSET, size);
+  pulp_write32(channelBase + UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
+}
+
+static inline int plp_udma_busy(unsigned channelOffset)
+{
+  return (pulp_read32(channelOffset + UDMA_CHANNEL_CFG_OFFSET) & UDMA_CHANNEL_CFG_EN);
+}
+
+static inline void plp_udma_cg_set(unsigned int value) {
+  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
+}
+
+ static inline unsigned int plp_udma_cg_get() {
+  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
+}
+
+static inline void plp_udma_evtin_set(unsigned int value) {
+  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_EVTIN_OFFSET, value);
+}
+
+static inline unsigned int plp_udma_evtin_get() {
+  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_EVTIN_OFFSET);
+}
+
+static inline unsigned int hal_udma_periph_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
+}
+
+static inline unsigned int hal_udma_channel_base(int id) {
+  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
+}
+///////////////////////////////////////////////////
+
+/// @endcond
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/utils.h b/sw/pulp-sdk/hal/include/hal/utils.h
new file mode 100644
index 0000000..41f8df3
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/utils.h
@@ -0,0 +1,123 @@
+/*
+ * Copyright (C) 2017 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_UTILS_H__
+#define __HAL_UTILS_H__
+
+/** @name Bitmask Generation Macros
+ *
+ * @{
+ */
+
+/** Create a bitmask with one bit set.
+
+  \param    n   The index of the bit to set.  The LSB has index 0.
+
+  \return   Bitmask with the `n`-th bit set.
+*/
+#define BIT_MASK_ONE(n) (1UL << (n))
+
+/** Create a bitmask with the lowest bits set.
+
+  \param    n   The number of LSBs to set.
+
+  \return   Bitmask with the `n` LSBs set.
+*/
+#define BIT_MASK_LSBS(n) (BIT_MASK_ONE(n) - 1)
+
+/** Create a bitmask with a number of intermediary bits set.
+
+  \param    start   The index of the lowest bit to set.  The LSB has index 0.
+  \param    n       The number of bits to set.
+
+  \return   Bitmask with `n` bits set starting at `start`.
+*/
+#define BIT_MASK_IMEDS(start, n) (BIT_MASK_LSBS(n) << (start))
+
+//!@}
+
+/** @name Bitfield Manipulation Macros
+ *
+ * @{
+ */
+
+/** Set the masked bits.
+
+  \param    y       The bitfield to manipulate.
+  \param    mask    The bitmask that defines which bits to set.
+
+  \return   A bitfield where all bits that are set in `mask` are set and all other bits are taken
+            from `y`.
+*/
+#define BIT_SET(y, mask) ((y) |= (mask))
+
+/** Clear the masked bits.
+
+  \param    y       The bitfield to manipulate.
+  \param    mask    The bitmask that defines which bits to clear.
+
+  \return   A bitfield where all bits that are set in `mask` are cleared and all other bits are
+            taken from `y`.
+*/
+#define BIT_CLEAR(y, mask) ((y) &= ~(mask))
+
+/** Flip the masked bits.
+
+  \param    y       The bitfield to manipulate.
+  \param    mask    The bitmask that defines which bits to flip.
+
+  \return   A bitfield where all bits that are set in `mask` are flipped and all other bits are
+            taken from `y`.
+*/
+#define BIT_FLIP(y, mask) ((y) ^= (mask))
+
+/// @cond IMPLEM
+
+// Prepare a bitmask for insertion or combining.
+#define __BIT_MASK_PREP(x, start, n) (((x) & BIT_MASK_LSBS(n)) << (start))
+
+/// @endcond
+
+/** Get a part of a bitfield.
+
+  \param    y       The bitfield to extract a part from.
+  \param    start   The index of the least-significant bit of the part to extract.
+  \param    n       The number of bits to extract.
+
+  \return   The `n` bits starting at `start` from `y` in the LSBs.
+*/
+#define BIT_GET(y, start, n) (((y) >> (start)) & BIT_MASK_LSBS(n))
+
+/** Insert one bitfield into another.
+
+  \param    y       The target bitfield to insert into.
+  \param    x       The bitfield to insert.
+  \param    start   The index at which `x` shall be inserted into `y`.
+  \param    n       The number of bits to insert from `x`.
+
+  \return   `y` with `n` bits from `x` inserted starting at `start`.
+*/
+#define BIT_INSERT(y, x, start, n) \
+    (y = ((y) & ~BIT_MASK_IMEDS(start, n)) | __BIT_MASK_PREP(x, start, n))
+
+//!@}
+
+
+static inline void hal_compiler_barrier() {
+  __asm__ __volatile__ ("" : : : "memory");
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/vendors/dolphin/rtc.h b/sw/pulp-sdk/hal/include/hal/vendors/dolphin/rtc.h
new file mode 100644
index 0000000..03b0818
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/vendors/dolphin/rtc.h
@@ -0,0 +1,45 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_RTC_H__
+#define __HAL_RTC_H__
+
+#include <hal/pulp.h>
+#include "archi/vendors/dolphin/rtc.h"
+
+//=============================================================
+/*
+ * For Configuring the RTC, we use the APB interface:
+        * Write a Register:
+            1)   Write the data (the value of this indirect Access Register) to APB_RTC_DATA_REG_ADDR
+            2)   Write the register address in APB_RTC_CTRL_REG_ADDR[0:5]
+            3)   Set the write bit APB_RTC_CTRL_REG_ADDR[16] to 1
+
+        * Read a Register:
+            1)   Write the register address in APB_RTC_CTRL_REG_ADDR[0:5]
+            2)   Set the write bit APB_RTC_CTRL_REG_ADDR[16] to 0
+            3)   Read the value of the register from APB_RTC_DATA_REG_ADDR
+ */
+
+static inline unsigned int rt_apb_rtc_reg_read (unsigned int addr){
+    return pulp_read32(addr);
+}
+
+static inline void rt_apb_rtc_reg_write(unsigned int addr, unsigned int conf){
+    pulp_write32(addr, conf);
+}
+
+#endif
diff --git a/sw/pulp-sdk/hal/include/hal/vendors/iid/quiddikey_v1.h b/sw/pulp-sdk/hal/include/hal/vendors/iid/quiddikey_v1.h
new file mode 100644
index 0000000..e980485
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/vendors/iid/quiddikey_v1.h
@@ -0,0 +1,372 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_IID_QUIDDIKEY_V1_H__
+#define __HAL_IID_QUIDDIKEY_V1_H__
+
+#include <hal/pulp.h>
+#include <stdint.h>
+#include "archi/vendors/iid/quiddikey_v1.h"
+
+#if QUIDDIKEY_VERSION != 1
+#error This file must be included only with quiddikey version 1
+#endif
+
+// QUIDDIKEY HAL Registers Structure
+typedef struct {
+    uint32_t cfg;
+    uint32_t status;
+    uint32_t allow;
+    uint32_t ier;
+    uint32_t imr;
+    uint32_t isr;
+    uint32_t key_dest;
+    uint32_t dir;
+    uint32_t dor;
+    uint32_t misc;
+    uint32_t if_sr;
+    uint32_t test;
+    uint32_t hw_ruc0;
+    uint32_t hw_ruc1;
+    uint32_t hw_settings;
+    uint32_t hw_info;
+    uint32_t hw_id;
+    uint32_t hw_ver;
+} halQuiddikeyHandle_t;
+
+
+// QUIDDIKEY HAL Register Fields Structure
+typedef struct {
+    uint32_t zeroize       : 1;
+    uint32_t enroll        : 1;
+    uint32_t start         : 1;
+    uint32_t unused        : 2;
+    uint32_t stop          : 1;
+    uint32_t get_key       : 1;
+    uint32_t unwrap        : 1;
+    uint32_t wrap_gen_rand : 1;
+    uint32_t wrap          : 1;
+    uint32_t unused1       : 5;
+    uint32_t gen_rand      : 1;
+    uint32_t unused2       : 16;
+} __attribute__ ((packed)) halQuiddikeyCfg_t;
+
+typedef struct {
+    uint32_t busy          : 1;
+    uint32_t last_op_pass  : 1;
+    uint32_t last_op_error : 1;
+    uint32_t zeroized      : 1;
+    uint32_t rejected      : 1;
+    uint32_t di_req        : 1;
+    uint32_t do_req        : 1;
+    uint32_t unused        : 25;
+} __attribute__ ((packed)) halQuiddikeyStatus_t;
+
+typedef struct {
+    uint32_t unused        : 1;
+    uint32_t enroll        : 1;
+    uint32_t start         : 1;
+    uint32_t unused1       : 2;
+    uint32_t stop          : 1;
+    uint32_t get_key       : 1;
+    uint32_t unwrap        : 1;
+    uint32_t wrap_gen_rand : 1;
+    uint32_t wrap          : 1;
+    uint32_t unused2       : 5;
+    uint32_t gen_rand      : 1;
+    uint32_t unused3       : 16;
+} __attribute__ ((packed)) halQuiddikeyAllow_t;
+
+typedef struct {
+    uint32_t ier    : 1;
+    uint32_t unused : 31;
+} __attribute__ ((packed)) halQuiddikeyInterruptEnable_t;
+
+typedef struct {
+    uint32_t busy     : 1;
+    uint32_t ok       : 1;
+    uint32_t error    : 1;
+    uint32_t zeroized : 1;
+    uint32_t rejected : 1;
+    uint32_t di_req   : 1;
+    uint32_t do_req   : 1;
+    uint32_t unused   : 25;
+} __attribute__ ((packed)) halQuiddikeyInterruptMask_t;
+
+typedef struct {
+    uint32_t busy     : 1;
+    uint32_t ok       : 1;
+    uint32_t error    : 1;
+    uint32_t zeroized : 1;
+    uint32_t rejected : 1;
+    uint32_t di_req   : 1;
+    uint32_t do_req   : 1;
+    uint32_t unused   : 25;
+} __attribute__ ((packed)) halQuiddikeyInterruptStatus_t;
+
+typedef struct {
+    uint32_t dor_reg : 1;
+    uint32_t ko_itf  : 1;
+    uint32_t unused  : 30;
+} __attribute__ ((packed)) halQuiddikeyKeyDest_t;
+
+typedef struct {
+    uint32_t data:32;
+} __attribute__ ((packed)) halQuiddikeyDataInput_t;
+
+typedef struct {
+    uint32_t data:32;
+} __attribute__ ((packed)) halQuiddikeyDataOutput_t;
+
+typedef struct {
+    uint32_t endianness : 1;
+    uint32_t unused     : 31;
+} __attribute__ ((packed)) halQuiddikeyEndianness_t;
+
+typedef struct {
+    uint32_t apb_error : 1;
+    uint32_t unused    : 31;
+} __attribute__ ((packed)) halQuiddikeyInterfaceStatus_t;
+
+typedef struct {
+    uint32_t bist_sel     : 1;
+    uint32_t unused       : 3;
+    uint32_t bist_running : 1;
+    uint32_t bist_active  : 1;
+    uint32_t bist_ok      : 1;
+    uint32_t bist_fail    : 1;
+    uint32_t unused1      : 23;
+    uint32_t bist_allow   : 1;
+} __attribute__ ((packed)) halQuiddikeyTest_t;
+
+typedef struct {
+    uint32_t hw_ruc0:32;
+} __attribute__ ((packed)) halQuiddikeyHwRUC0_t;
+
+typedef struct {
+    uint32_t hw_ruc1:32;
+} __attribute__ ((packed)) halQuiddikeyHwRUC1_t;
+
+typedef struct {
+    uint32_t unused                : 1;
+    uint32_t disable_enroll        : 1;
+    uint32_t disable_start         : 1;
+    uint32_t unused1               : 2;
+    uint32_t disable_stop          : 1;
+    uint32_t disable_get_key       : 1;
+    uint32_t disable_unwrap        : 1;
+    uint32_t disable_wrap_gen_rand : 1;
+    uint32_t disable_wrap          : 1;
+    uint32_t unused2               : 5;
+    uint32_t disable_gen_rand      : 1;
+    uint32_t unused3               : 16;
+} __attribute__ ((packed)) halQuiddikeyHwSettings_t;
+
+typedef struct {
+    uint32_t unused   : 22;
+    uint32_t cfg_bist : 1;
+    uint32_t unused1  : 5;
+    uint32_t cfg_type : 1;
+    uint32_t unused3  : 3;
+} __attribute__ ((packed)) halQuiddikeyInfo_t;
+
+typedef struct {
+    uint32_t id:32;
+} __attribute__ ((packed)) halQuiddikeyID_t;
+
+typedef struct {
+    uint32_t rev    : 8;
+    uint32_t minor  : 8;
+    uint32_t major  : 8;
+    uint32_t unused : 8;
+} __attribute__ ((packed)) halQuiddikeyVersion_t;
+
+// QUIDDIKEY HAL Register Union definition
+typedef union {
+    halQuiddikeyCfg_t             config;
+    halQuiddikeyStatus_t          status;
+    halQuiddikeyAllow_t           allow;
+    halQuiddikeyInterruptEnable_t int_enable;
+    halQuiddikeyInterruptMask_t   int_mask;
+    halQuiddikeyInterruptStatus_t int_status;
+    halQuiddikeyKeyDest_t         key_dest;
+    halQuiddikeyDataInput_t       data_in;
+    halQuiddikeyDataOutput_t      data_out;
+    halQuiddikeyEndianness_t      endianness;
+    halQuiddikeyInterfaceStatus_t apb_itf_status;
+    halQuiddikeyTest_t            test_cfg;
+    halQuiddikeyHwRUC0_t          hw_ruc0;
+    halQuiddikeyHwRUC1_t          hw_ruc1;
+    halQuiddikeyHwSettings_t      hw_settings;
+    halQuiddikeyInfo_t            info;
+    halQuiddikeyID_t              id;
+    halQuiddikeyVersion_t         version;
+    uint32_t raw;
+} __attribute__ ((packed)) halQuiddikey_u;
+
+
+// QUIDDIKEY HAL Handle
+// located in "archi/chip/x/memory_map.h"
+
+
+// QUIDDIKEY HAL functions prototype
+static inline uint32_t halQuiddikeyBaseAddrGet 			 (halQuiddikeyHandle_t * const handle);
+
+static inline void     halQuiddikeyCfgSet                (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyCfgGet                (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyStatusSet             (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyStatusGet             (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyAllowGet              (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyInterruptEnableSet    (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyInterruptEnableGet    (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyInterruptMaskSet      (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyInterruptMaskGet      (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyInterruptStatusSet    (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyInterruptStatusGet    (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyKeyDestSet            (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyKeyDestGet            (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyDataInputSet          (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyDataOutputGet         (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyEndiannessSet         (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyEndiannessGet         (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyApbInterfaceStatusSet (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyApbInterfaceStatusGet (halQuiddikeyHandle_t * const handle);
+static inline void     halQuiddikeyTestSet               (halQuiddikeyHandle_t * const handle,  uint32_t data);
+static inline uint32_t halQuiddikeyTestGet               (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwRUC0Get             (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwRUC1Get             (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwSettingsGet         (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwInfoGet             (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwIDGet               (halQuiddikeyHandle_t * const handle);
+static inline uint32_t halQuiddikeyHwVersionGet          (halQuiddikeyHandle_t * const handle);
+
+
+
+
+// QUIDDIKEY HAL functions definition
+static inline uint32_t halQuiddikeyBaseAddrGet 			 (halQuiddikeyHandle_t * const handle) {
+	return (uint32_t) (handle);
+}
+
+static inline void halQuiddikeyCfgSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->cfg = data;
+}
+
+static inline uint32_t halQuiddikeyCfgGet (halQuiddikeyHandle_t * const handle) {
+    return handle->cfg;
+}
+
+static inline void halQuiddikeyStatusSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->status = data;
+}
+
+static inline uint32_t halQuiddikeyStatusGet (halQuiddikeyHandle_t * const handle) {
+    return handle->status;
+}
+
+static inline uint32_t halQuiddikeyAllowGet (halQuiddikeyHandle_t * const handle) {
+    return handle->allow;
+}
+
+static inline void halQuiddikeyInterruptEnableSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->ier = data;
+}
+
+static inline uint32_t halQuiddikeyInterruptEnableGet (halQuiddikeyHandle_t * const handle) {
+    return handle->ier;
+}
+
+static inline void halQuiddikeyInterruptMaskSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->imr = data;
+}
+
+static inline uint32_t halQuiddikeyInterruptMaskGet (halQuiddikeyHandle_t * const handle) {
+    return handle->imr;
+}
+
+static inline void halQuiddikeyInterruptStatusSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->isr = data;
+}
+
+static inline uint32_t halQuiddikeyInterruptStatusGet (halQuiddikeyHandle_t * const handle) {
+    return handle->isr;
+}
+
+static inline void halQuiddikeyKeyDestSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->key_dest = data;
+}
+
+static inline uint32_t halQuiddikeyKeyDestGet (halQuiddikeyHandle_t * const handle) {
+    return handle->key_dest;
+}
+
+static inline void halQuiddikeyDataInputSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->dir = data;
+}
+
+static inline uint32_t halQuiddikeyDataOuputGet (halQuiddikeyHandle_t * const handle) {
+    return handle->dor;
+}
+
+static inline void halQuiddikeyEndiannessSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->misc = data;
+}
+
+static inline uint32_t halQuiddikeyEndiannessGet (halQuiddikeyHandle_t * const handle) {
+    return handle->misc;
+}
+
+static inline void halQuiddikeyApbInterfaceStatusSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->if_sr = data;
+}
+
+static inline uint32_t halQuiddikeyApbInterfaceStatusGet (halQuiddikeyHandle_t * const handle) {
+    return handle->if_sr;
+}
+
+static inline void halQuiddikeyTestSet (halQuiddikeyHandle_t * const handle, uint32_t data) {
+    handle->test = data;
+}
+
+static inline uint32_t halQuiddikeyTestGet (halQuiddikeyHandle_t * const handle) {
+    return handle->test;
+}
+
+static inline uint32_t halQuiddikeyHwRUC0Get (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_ruc0;
+}
+
+static inline uint32_t halQuiddikeyHwRUC1Get (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_ruc1;
+}
+
+static inline uint32_t halQuiddikeyHwSettingsGet (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_settings;
+}
+
+static inline uint32_t halQuiddikeyHwInfoGet (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_info;
+}
+
+static inline uint32_t halQuiddikeyHwIDGet (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_id;
+}
+
+static inline uint32_t halQuiddikeyHwVersionGet (halQuiddikeyHandle_t * const handle) {
+    return handle->hw_ver;
+}
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/vendors/lnt/csi2_v1.h b/sw/pulp-sdk/hal/include/hal/vendors/lnt/csi2_v1.h
new file mode 100644
index 0000000..051aeaa
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/vendors/lnt/csi2_v1.h
@@ -0,0 +1,338 @@
+/*
+ * Copyright (C) 2018 GreenWaves Technologies
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_LNT_CSI2_V1_H__
+#define __HAL_LNT_CSI2_V1_H__
+
+#include <hal/pulp.h>
+#include <stdint.h>
+#include "archi/vendors/lnt/csi2_v1.h"
+
+#if CSI2_VERSION != 1
+#error This file must be included only with quiddikey version 1
+#endif
+
+// CSI2 HAL Registers Structure
+struct halCsi2_struct_t {
+	uint32_t unused[96];		// offset to start reg access @ 0x60<<2
+    uint32_t cfg;				// default value 0x0
+    uint32_t err_msb1;				// default value 0x0
+    uint32_t err_msb;				// default value 0x0
+    uint32_t err_lsb;				// default value 0x0
+    uint32_t hs_rx_timeout_msb2;				// default value 0xff
+    uint32_t hs_rx_timeout_msb1;				// default value 0xff
+    uint32_t hs_rx_timeout_lsb;				// default value 0xff
+    uint32_t vccfg;				// default value 0x1
+    uint32_t polarity;				// default value 0x0
+    uint32_t cci_addr;				// default value 0x0
+    uint32_t cci_wr_data;				// default value 0x0
+    uint32_t cci_rd_data;				// default value 0x0
+    uint32_t cci_read_write;				// default value 0x0
+    uint32_t cci_status;				// default value 0x0
+    uint32_t cci_device_addr;				// default value 0x3c
+    uint32_t ulps_status;				// default value 0x0
+};
+typedef volatile struct halCsi2_struct_t halCsi2Handle_t;
+
+// DPHY HAL Registers Structure
+struct halDphy_struct_t {
+    uint32_t lane_enable;				// default value 0x1
+    uint32_t unused[31];
+    //TODO add missing new registers visible in v1.6
+    uint32_t reset_dig_logic;				// default value 0x1f
+    uint32_t unused1[41];
+    uint32_t lane_ck_cont_mode;				// default value 0x0f  
+    uint32_t unused2[13];
+    uint32_t lane_ck_hs_countdown;				// default value 0x1b
+    uint32_t unused3[1];
+    uint32_t lane_ck_rx_calib_enable;				// default value 0x7f
+    uint32_t unused4[29];
+    uint32_t lane_0_hs_countdown;				// default value 0x1b
+    uint32_t unused5[1];
+    uint32_t lane_0_rx_calib_enable;				// default value 0x7f
+    uint32_t unused6[29];
+    uint32_t lane_1_hs_countdown;				// default value 0x1b
+    uint32_t unused7[1];
+    uint32_t lane_1_rx_calib_enable;				// default value 0x7f
+};
+typedef volatile struct halDphy_struct_t halDphyHandle_t;
+
+// TODO CSI2 HAL Register Fields Structure
+// typedef struct {
+//     uint32_t zeroize       : 1;
+//     uint32_t unused2       : 16;
+// } __attribute__ ((packed)) halQuiddikeyCfg_t;
+
+// TODO CSI2 HAL Register Union definition
+// typedef union {
+//     halQuiddikeyCfg_t             config;
+//     halQuiddikeyStatus_t          status;
+//     uint32_t raw;
+// } __attribute__ ((packed)) halQuiddikey_u;
+
+
+
+
+// CSI2 HAL Handle
+// located in "archi/chip/x/memory_map.h"
+
+// DPHY HAL Handle
+// located in "archi/chip/x/memory_map.h"
+
+
+//     CSI2   HAL      functions                  prototype
+static inline uint32_t halCsi2BaseAddrGet         (halCsi2Handle_t * handle);
+static inline void     halCsi2CfgSet              (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2CfgGet              (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2ErrMsb1Get          (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2ErrMsbGet           (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2ErrLsbGet           (halCsi2Handle_t * handle);
+static inline void     halCsi2HsRxTimeoutMsb2Set  (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2HsRxTimeoutMsb2Get  (halCsi2Handle_t * handle);
+static inline void     halCsi2HsRxTimeoutMsb1Set  (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2HsRxTimeoutMsb1Get  (halCsi2Handle_t * handle);
+static inline void     halCsi2HsRxTimeoutLsbSet   (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2HsRxTimeoutLsbGet   (halCsi2Handle_t * handle);
+static inline void     halCsi2VcCfgSet            (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2VcCfgGet            (halCsi2Handle_t * handle);
+static inline void     halCsi2PolaritySet         (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2PolarityGet         (halCsi2Handle_t * handle);
+static inline void     halCsi2CciAddressSet       (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2CciAddressGet       (halCsi2Handle_t * handle);
+static inline void     halCsi2CciWriteDataSet     (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2CciWriteDataGet     (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2CciReadDataGet      (halCsi2Handle_t * handle);
+static inline void     halCsi2CciReadWriteSet     (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2CciReadWriteGet     (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2CciStatusGet        (halCsi2Handle_t * handle);
+static inline void     halCsi2CciDeviceAddressSet (halCsi2Handle_t * handle,  uint32_t data);
+static inline uint32_t halCsi2CciDeviceAddressGet (halCsi2Handle_t * handle);
+static inline uint32_t halCsi2UlpsStatusGet       (halCsi2Handle_t * handle);
+
+//     DPHY   HAL      functions            prototype
+static inline uint32_t halDphyBaseAddrGet           (halDphyHandle_t * handle);
+static inline void     halDphyLaneEnableSet         (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLaneEnableGet         (halDphyHandle_t * handle);
+static inline void     halDphyResetDigLogicSet      (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyResetDigLogicGet      (halDphyHandle_t * handle);
+static inline void     halDphyLaneClkHsCountdownSet (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLaneClkHsCountdownGet (halDphyHandle_t * handle);
+static inline void     halDphyLaneClkContModeSet    (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLaneClkContModeGet    (halDphyHandle_t * handle);
+static inline void     halDphyLaneClkRxCalibSet     (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLaneClkRxCalibGet     (halDphyHandle_t * handle);
+static inline void     halDphyLane0HsCountdownSet   (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLane0HsCountdownGet   (halDphyHandle_t * handle);
+static inline void     halDphyLane0RxCalibSet       (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLane0RxCalibGet       (halDphyHandle_t * handle);
+static inline void     halDphyLane1HsCountdownSet   (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLane1HsCountdownGet   (halDphyHandle_t * handle);
+static inline void     halDphyLane1RxCalibSet       (halDphyHandle_t * handle,  uint32_t data);
+static inline uint32_t halDphyLane1RxCalibGet       (halDphyHandle_t * handle);
+
+// TODO
+
+// CSI2 HAL functions definition
+static inline uint32_t halCsi2BaseAddrGet 			 (halCsi2Handle_t * handle) {
+	return (uint32_t) (handle);
+}
+
+static inline void halCsi2CfgSet (halCsi2Handle_t * handle, uint32_t data) {
+    handle->cfg = data;
+}
+
+static inline uint32_t halCsi2CfgGet (halCsi2Handle_t * handle) {
+    return handle->cfg;
+}
+
+static inline uint32_t halCsi2ErrMsb1Get          (halCsi2Handle_t * handle) {
+	return handle->err_msb1;
+}
+
+static inline uint32_t halCsi2ErrMsbGet           (halCsi2Handle_t * handle) {
+	return handle->err_msb;
+}
+
+static inline uint32_t halCsi2ErrLsbGet           (halCsi2Handle_t * handle) {
+	return handle->err_lsb;
+}
+
+static inline void     halCsi2HsRxTimeoutMsb2Set  (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->hs_rx_timeout_msb2 = data;
+}
+
+static inline uint32_t halCsi2HsRxTimeoutMsb2Get  (halCsi2Handle_t * handle) {
+	return handle->hs_rx_timeout_msb2;
+}
+
+static inline void     halCsi2HsRxTimeoutMsb1Set  (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->hs_rx_timeout_msb1 = data;
+}
+
+static inline uint32_t halCsi2HsRxTimeoutMsb1Get  (halCsi2Handle_t * handle) {
+	return handle->hs_rx_timeout_msb1;
+}
+
+static inline void     halCsi2HsRxTimeoutLsbSet   (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->hs_rx_timeout_lsb = data;
+}
+
+static inline uint32_t halCsi2HsRxTimeoutLsbGet   (halCsi2Handle_t * handle) {
+	return handle->hs_rx_timeout_lsb;
+}
+
+static inline void     halCsi2VcCfgSet            (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->vccfg = data;
+}
+
+static inline uint32_t halCsi2VcCfgGet            (halCsi2Handle_t * handle) {
+	return handle->vccfg;
+}
+
+static inline void     halCsi2PolaritySet         (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->polarity = data;
+}
+
+static inline uint32_t halCsi2PolarityGet         (halCsi2Handle_t * handle) {
+	return handle->polarity;
+}
+
+static inline void     halCsi2CciAddressSet       (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->cci_addr = data;
+}
+
+static inline uint32_t halCsi2CciAddressGet       (halCsi2Handle_t * handle) {
+	return handle->cci_addr;
+}
+
+static inline void     halCsi2CciWriteDataSet     (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->cci_wr_data = data;
+}
+
+static inline uint32_t halCsi2CciWriteDataGet     (halCsi2Handle_t * handle) {
+	return handle->cci_wr_data;
+}
+
+static inline uint32_t halCsi2CciReadDataGet      (halCsi2Handle_t * handle) {
+	return handle->cci_rd_data;
+}
+
+static inline void     halCsi2CciReadWriteSet     (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->cci_read_write = data;
+}
+
+static inline uint32_t halCsi2CciReadWriteGet     (halCsi2Handle_t * handle) {
+	return handle->cci_read_write;
+}
+
+static inline uint32_t halCsi2CciStatusGet        (halCsi2Handle_t * handle) {
+	return handle->cci_status;
+}
+
+static inline void     halCsi2CciDeviceAddressSet (halCsi2Handle_t * handle,  uint32_t data) {
+	handle->cci_device_addr = data;
+}
+
+static inline uint32_t halCsi2CciDeviceAddressGet (halCsi2Handle_t * handle) {
+	return handle->cci_device_addr;
+}
+
+static inline uint32_t halCsi2UlpsStatusGet       (halCsi2Handle_t * handle) {
+	return handle->ulps_status;
+}
+
+
+
+
+// DPHY HAL functions definition
+static inline uint32_t halDphyBaseAddrGet            (halDphyHandle_t * handle) {
+    return (uint32_t) (handle);
+}
+
+static inline void     halDphyLaneEnableSet                (halDphyHandle_t * handle,  uint32_t data) {
+    handle->lane_enable = data;
+}
+
+static inline uint32_t halDphyLaneEnableGet                (halDphyHandle_t * handle) {
+    return handle->lane_enable;
+}
+
+static inline void     halDphyResetDigLogicSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->reset_dig_logic = data;
+}
+
+static inline uint32_t halDphyResetDigLogicGet (halDphyHandle_t * handle) {
+	return handle->reset_dig_logic;
+}
+
+static inline void     halDphyLaneClkHsCountdownSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_ck_hs_countdown = data;
+}
+
+static inline uint32_t halDphyLaneClkHsCountdownGet (halDphyHandle_t * handle) {
+	return handle->lane_ck_hs_countdown;
+}
+
+static inline void     halDphyLaneClkContModeSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_ck_cont_mode = data;
+}
+
+static inline uint32_t halDphyLaneClkContModeGet (halDphyHandle_t * handle) {
+	return handle->lane_ck_cont_mode;
+}
+
+static inline void     halDphyLaneClkRxCalibSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_ck_rx_calib_enable = data;
+}
+
+static inline uint32_t halDphyLaneClkRxCalibGet (halDphyHandle_t * handle) {
+	return handle->lane_ck_rx_calib_enable;
+}
+
+static inline void     halDphyLane0HsCountdownSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_0_hs_countdown = data;
+}
+
+static inline uint32_t halDphyLane0HsCountdownGet (halDphyHandle_t * handle) {
+	return handle->lane_0_hs_countdown;
+}
+
+static inline void     halDphyLane0RxCalibSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_0_rx_calib_enable = data;
+}
+
+static inline uint32_t halDphyLane0RxCalibGet (halDphyHandle_t * handle) {
+	return handle->lane_0_rx_calib_enable;
+}
+
+static inline void     halDphyLane1HsCountdownSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_1_hs_countdown = data;
+}
+
+static inline uint32_t halDphyLane1HsCountdownGet (halDphyHandle_t * handle) {
+	return handle->lane_1_hs_countdown;
+}
+
+static inline void     halDphyLane1RxCalibSet (halDphyHandle_t * handle,  uint32_t data) {
+	handle->lane_1_rx_calib_enable = data;
+}
+
+static inline uint32_t halDphyLane1RxCalibGet (halDphyHandle_t * handle) {
+	return handle->lane_1_rx_calib_enable;
+}
+
+
+#endif
\ No newline at end of file
diff --git a/sw/pulp-sdk/hal/include/hal/xne/xne_v1.h b/sw/pulp-sdk/hal/include/hal/xne/xne_v1.h
new file mode 100644
index 0000000..80a685e
--- /dev/null
+++ b/sw/pulp-sdk/hal/include/hal/xne/xne_v1.h
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __HAL_XNE_XNE_V1_H__
+#define __HAL_XNE_XNE_V1_H__
+
+#include "hal/pulp.h"
+#include "archi/xne/xne_v1.h"
+
+#if XNE_VERSION != 1
+  #error This file must be included only with XNE version 1.
+#endif
+
+/*
+ * Control and generic configuration register layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0000  |  31: 0  |  0xffffffff  ||  TRIGGER
+ *     1  |  0x0004  |  31: 0  |  0xffffffff  ||  ACQUIRE
+ *     2  |  0x0008  |  31: 0  |  0xffffffff  ||  EVT_ENABLE
+ *     3  |  0x000c  |  31: 0  |  0xffffffff  ||  STATUS
+ *     4  |  0x0010  |  31: 0  |  0xffffffff  ||  RUNNING_JOB
+ *     5  |  0x0014  |  31: 0  |  0xffffffff  ||  SOFT_CLEAR
+ *   6-7  |          |         |              ||  Reserved
+ *     8  |  0x0020  |  31: 0  |  0xffffffff  ||  BYTECODE[31:0]
+ *     9  |  0x0024  |  31: 0  |  0xffffffff  ||  BYTECODE[63:32]
+ *    10  |  0x0028  |  31: 0  |  0xffffffff  ||  BYTECODE[95:64]
+ *    11  |  0x002c  |  31: 0  |  0xffffffff  ||  BYTECODE[127:96]
+ *    12  |  0x0030  |  31: 0  |  0xffffffff  ||  BYTECODE[159:128]
+ *    13  |  0x0034  |  31:16  |  0xffff0000  ||  LOOPS[15:0]
+ *        |          |  15: 0  |  0x0000ffff  ||  BYTECODE[175:160]
+ *    14  |  0x0038  |  31: 0  |  0xffffffff  ||  LOOPS[47:16]
+ *    15  |  0x003c  |  31: 0  |  0xffffffff  ||  Reserved
+ * ================================================================================
+ *
+ * Job-dependent registers layout
+ * ================================================================================
+ *  # reg |  offset  |  bits   |   bitmask    ||  content
+ * -------+----------+---------+--------------++-----------------------------------
+ *     0  |  0x0040  |  31: 0  |  0xffffffff  ||  X_ADDR
+ *     1  |  0x0044  |  31: 0  |  0xffffffff  ||  W_ADDR
+ *     2  |  0x0048  |  31: 0  |  0xffffffff  ||  Y_ADDR
+ *     3  |  0x004c  |  31:24  |  0xff000000  ||  UCODE_STATIC0.w
+ *        |          |  23:16  |  0x00ff0000  ||  UCODE_STATIC0.h
+ *        |          |  15: 8  |  0x0000ff00  ||  UCODE_STATIC0.ow
+ *        |          |   7: 0  |  0x000000ff  ||  UCODE_STATIC0.oh
+ *     4  |  0x0050  |  31:24  |  0xff000000  ||  UCODE_STATIC1.fs0
+ *        |          |  23:16  |  0x00ff0000  ||  UCODE_STATIC1.fs1
+ *        |          |   7: 0  |  0x000000ff  ||  UCODE_STATIC1.acc
+ *     5  |  0x0054  |  27:16  |  0x0fff0000  ||  UCODE_STATIC2.nif
+ *        |          |  11: 0  |  0x00000fff  ||  UCODE_STATIC2.nof
+ *     6  |  0x0058  |  31: 0  |  0xffffffff  ||  TAU_ADDR
+ *     7  |  0x005c  |   3: 0  |  0x0000000f  ||  TAU_SHIFT
+ * ================================================================================
+ *
+ */
+
+/* LOW-LEVEL HAL */
+#if PULP_CHIP == CHIP_QUENTIN
+  #define XNE_ADDR_BASE  ARCHI_FC_HWPE_ADDR
+#else
+  #define XNE_ADDR_BASE  HWCE_BASE_ADDR
+#endif
+#define XNE_ADDR_SPACE 0x00000100
+
+// For all the following functions we use __builtin_pulp_OffsetedWrite and __builtin_pulp_OffsetedRead
+// instead of classic load/store because otherwise the compiler is not able to correctly factorize
+// the XNE base in case several accesses are done, ending up with twice more code
+
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+#define XNE_WRITE(value, offset) __builtin_pulp_OffsetedWrite(value, (int *)XNE_ADDR_BASE, offset)
+#define XNE_READ(offset) __builtin_pulp_OffsetedRead((int *)XNE_ADDR_BASE, offset)
+#else
+#define XNE_WRITE(value, offset) pulp_write32(XNE_ADDR_BASE + (offset), value)
+#define XNE_READ(offset) pulp_read32(XNE_ADDR_BASE + (offset))
+#endif
+
+static inline void xne_bytecode_set(unsigned int offs, unsigned int value) {
+  XNE_WRITE(value, XNE_BYTECODE+offs);
+}
+
+static inline void xne_x_addr_set(unsigned int value) {
+  XNE_WRITE(value, XNE_X_ADDR);
+}
+
+static inline void xne_w_addr_set(unsigned int value) {
+  XNE_WRITE(value, XNE_W_ADDR);
+}
+
+static inline void xne_y_addr_set(unsigned int value) {
+  XNE_WRITE(value, XNE_Y_ADDR);
+}
+
+static inline void xne_ucode_static0_set(unsigned int value) {
+  XNE_WRITE(value, XNE_UCODE_STATIC0);
+}
+
+static inline void xne_ucode_static1_set(unsigned int value) {
+  XNE_WRITE(value, XNE_UCODE_STATIC1);
+}
+
+static inline void xne_ucode_static2_set(unsigned int value) {
+  XNE_WRITE(value, XNE_UCODE_STATIC2);
+}
+
+static inline void xne_tau_addr_set(unsigned int value) {
+  XNE_WRITE(value, XNE_TAU_ADDR);
+}
+
+static inline void xne_tau_shift_set(unsigned int value) {
+  XNE_WRITE(value, XNE_TAU_SHIFT);
+}
+
+static inline unsigned int xne_ucode_static0_value(
+  unsigned char h,
+  unsigned char w,
+  unsigned char oh,
+  unsigned char ow
+) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0,   w,  8, 24);
+  res = __builtin_bitinsert(res, h,  8, 16);
+  res = __builtin_bitinsert(res, ow, 8,  8);
+  res = __builtin_bitinsert(res, oh, 8,  0);
+#else
+  res |= ((w  & 0xff) << 24) |
+         ((h  & 0xff) << 16) |
+         ((ow & 0xff) << 8) |
+         ((oh & 0xff));
+#endif
+  return res;
+}
+
+static inline unsigned int xne_ucode_static1_value(
+  unsigned char fs0,
+  unsigned char fs1,
+  unsigned char acc
+) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0,   fs0,  8, 24);
+  res = __builtin_bitinsert(res, fs1,  8, 16);
+  res = __builtin_bitinsert(res, acc,  8, 0);
+#else
+  res |= ((fs0 & 0xff) << 24) |
+         ((fs1 & 0xff) << 16) |
+         ((acc & 0xff));
+#endif
+  return res;
+}
+
+static inline unsigned int xne_ucode_static2_value(
+  unsigned short nif,
+  unsigned short nof
+) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0,   nif, 16, 16);
+  res = __builtin_bitinsert(res, nof, 16,  0);
+#else
+  res |= ((nif & 0xffff) << 16) |
+         ((nof & 0xffff));
+#endif
+  return res;
+}
+
+static inline unsigned int xne_tau_shift_value(
+  unsigned char shift
+) {
+  unsigned int res = 0;
+#if defined(__riscv__) && !defined(RV_ISA_RV32)
+  res = __builtin_bitinsert(0, shift, 4, 0);
+#else
+  res |= shift << 4;
+#endif
+  return res;
+}
+
+static inline void xne_wait_event() {
+#if PULP_CHIP != CHIP_QUENTIN
+  eu_evt_maskWaitAndClr(1 << PLP_EVT_ACC0);
+#endif
+}
+
+static inline void xne_trigger_job() {
+  XNE_WRITE(0, XNE_TRIGGER);
+}
+
+static inline int xne_acquire_job() {
+  return XNE_READ(XNE_ACQUIRE);
+}
+
+static inline unsigned int xne_get_status() {
+  return XNE_READ(XNE_STATUS);
+}
+
+static inline void xne_soft_clear() {
+  volatile int i;
+  XNE_WRITE(0, XNE_SOFT_CLEAR);
+}
+
+static inline void plp_xne_enable() {
+#ifdef ARCHI_HAS_CLUSTER
+  *(volatile int*) (EOC_UNIT_BASE_ADDR + (3 << 3)) |=  0xc00;
+#endif
+}
+
+static inline void plp_xne_disable() {
+#ifdef ARCHI_HAS_CLUSTER
+  *(volatile int*) (EOC_UNIT_BASE_ADDR + (3 << 3)) &= ~0xc00;
+#endif
+}
+
+#endif /* __HAL_XNE_V1_H__ */
+
diff --git a/sw/pulp-sdk/hal/src/hal/mailbox/mailbox_v0.c b/sw/pulp-sdk/hal/src/hal/mailbox/mailbox_v0.c
new file mode 100644
index 0000000..eabcc4c
--- /dev/null
+++ b/sw/pulp-sdk/hal/src/hal/mailbox/mailbox_v0.c
@@ -0,0 +1,80 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "hal/mailbox/mailbox_v0.h"
+#include "rt/rt_time.h"             // rt_time_wait_cycles()
+
+int mailbox_read(unsigned int* const ptr)
+{
+  uint32_t status;
+
+  if ( mailbox_status_read() & 0x1 )
+  {
+    status = 1;
+    // wait for not empty
+    while ( status )
+    {
+      rt_time_wait_cycles(500);
+      status = mailbox_status_read() & 0x1;
+    }
+  }
+
+  *ptr = mailbox_data_read();
+  return MAILBOX_VALID;
+}
+
+int mailbox_read_timed(unsigned int* const ptr, const unsigned int t)
+{
+  uint32_t status;
+
+  if ( mailbox_status_read() & 0x1 )
+  {
+    volatile uint32_t timeout = t;
+    status = 1;
+    // wait for not empty or timeout
+    while ( status && (timeout > 0) )
+    {
+      rt_time_wait_cycles(500);
+      timeout--;
+      status = mailbox_status_read() & 0x1;
+    }
+    if ( status )
+      return MAILBOX_FAIL;
+  }
+
+  *ptr = mailbox_data_read();
+  return MAILBOX_VALID;
+}
+
+int mailbox_write(const unsigned int value)
+{
+  uint32_t status;
+
+  if ( mailbox_status_read() & 0x2 )
+  {
+    status = 1;
+    // wait for not full
+    while ( status ) {
+      rt_time_wait_cycles(500);
+      status = mailbox_status_read() & 0x2;
+    }
+    if ( status )
+      return MAILBOX_FAIL;
+  }
+
+  mailbox_data_write(value);
+  return MAILBOX_VALID;
+}
diff --git a/sw/pulp-sdk/hal/src/hal/rab/rab_v1.c b/sw/pulp-sdk/hal/src/hal/rab/rab_v1.c
new file mode 100644
index 0000000..055e320
--- /dev/null
+++ b/sw/pulp-sdk/hal/src/hal/rab/rab_v1.c
@@ -0,0 +1,68 @@
+/*
+ * Copyright (C) 2017 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "hal/rab/rab_v1.h"
+#include "archi-host/pgtable_hwdef.h"   // virt_pfn2addr()
+#include <inttypes.h>   // printf() identifiers
+#include "stdio.h"      // printf()
+
+int print_rab_cfg_val(const rab_cfg_val_t* const cfg_val)
+{
+    printf("va_start: ");
+    print_virt_addr(&(cfg_val->va_start));
+    printf(", va_end: ");
+    print_virt_addr(&(cfg_val->va_end));
+    printf(", offset: ");
+    print_phys_addr(&(cfg_val->offset));
+    printf(", flags: 0x%" PRIx8, cfg_val->flags);
+    return 0;
+}
+
+int print_rab_cfg(const rab_cfg_t* const begin, const rab_cfg_t* const end,
+        const unsigned only_valid)
+{
+    unsigned i = 0;
+    for (const rab_cfg_t* cfg_rptr = begin; cfg_rptr < end; ++cfg_rptr, ++i) {
+        rab_cfg_val_t cfg_val;
+        read_rab_cfg_val(&cfg_val, cfg_rptr);
+        if (!only_valid || cfg_val.flags != 0) {
+            printf("[%02u]: ", i);
+            print_rab_cfg_val(&cfg_val);
+            printf("\n");
+        }
+    }
+
+    return 0;
+}
+
+int print_rab_cfg_l2_val(const rab_cfg_l2_varam_t* const varam_ptr,
+        const rab_cfg_l2_param_t* const param_ptr, const rab_cfg_l2_val_t* const cfg_val,
+        const unsigned char entry)
+{
+    const virt_addr_t virt_addr = virt_pfn2addr(cfg_val->virt_pfn);
+    phys_addr_t phys_addr;
+    phys_pfn2addr(&phys_addr, cfg_val->phys_pfn);
+
+    printf("va: ");
+    print_virt_addr(&virt_addr);
+    printf(", set %d, entry %d", (int)cfg_val->set, (int)entry);
+    printf(" @ varam: 0x%" PRIx32, (unsigned long)varam_ptr);
+    printf(", pa: ");
+    print_phys_addr(&phys_addr);
+    printf(" @ param: 0x%" PRIx32, (unsigned long)param_ptr);
+    printf(", flags: 0x%" PRIx8, cfg_val->flags);
+    return 0;
+}
diff --git a/sw/pulp-sdk/hal/src/hal/tryx/tryx_v1.c b/sw/pulp-sdk/hal/src/hal/tryx/tryx_v1.c
new file mode 100644
index 0000000..feb1c7c
--- /dev/null
+++ b/sw/pulp-sdk/hal/src/hal/tryx/tryx_v1.c
@@ -0,0 +1,40 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "hal/tryx/tryx_v1.h"
+
+#include "pulp.h"             // pulp_read32(), eu_evt_mask()
+#include "stdio.h"            // printf()
+
+void pulp_tryx_slowpath()
+{
+  int coreid = get_core_id();
+  unsigned int mask;
+
+  // save event mask
+  mask = pulp_read32(ARCHI_EU_DEMUX_ADDR + EU_CORE_MASK);
+
+  // only listen to wake-up event
+  eu_evt_mask(EVTMASK_RAB_WAKEUP);
+
+  // go to sleep, wait and clear
+  evt_read32(ARCHI_EU_DEMUX_ADDR, EU_CORE_EVENT_WAIT_CLEAR);
+
+  // restore the event mask
+  eu_evt_mask(mask);
+
+  return;
+}
diff --git a/sw/pulp-sdk/kernel/riscv/rt/crt0.S b/sw/pulp-sdk/kernel/riscv/rt/crt0.S
new file mode 100644
index 0000000..6319140
--- /dev/null
+++ b/sw/pulp-sdk/kernel/riscv/rt/crt0.S
@@ -0,0 +1,129 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Authors: 
+ *   Germain Haugou, ETH (germain.haugou@iis.ee.ethz.ch)
+ *   Salvatore Di Girolamo, ETH (digirols@inf.ethz.ch)
+ */
+
+#include "archi/pulp.h"
+#include "archi/eu/eu_v3.h"
+
+  .section .text
+
+_entry:
+  # activate dispatch event
+  li      t0, (1<<PULP_DISPATCH_EVENT)
+  li      t1, ARCHI_EU_DEMUX_ADDR
+  sw      t0, EU_CORE_MASK(t1)
+
+  # clear the bss segment
+  la      t0, _bss_start
+  la      t1, _bss_end
+1:
+  sw      zero,0(t0)
+  addi    t0, t0, 4
+  bltu    t0, t1, 1b
+
+  /* Stack initialization */
+  la      x2, stack
+
+  /* set the stack pointer */
+  /* get cluster ID */
+  csrr    t0, 0xf14
+  srai    t1, t0, 0x5
+  p.bclr  t1, t1, 25, 6
+  li      t2, ARCHI_CLUSTER_SIZE
+  mul     t1, t1, t2 
+  add     x2, x2, t1
+
+  /* get core ID */
+  p.bclr  t1, t0, 26, 5
+  la      t2, __rt_stack_size
+  mul     t2, t1, t2
+  add     x2, x2, t2
+
+  bne     t1, x0, __rt_slave_start
+  jal     x1, cluster_init
+
+  li      s2, ARCHI_EU_DEMUX_ADDR
+  addi    t3, x0, -1
+  sw      t3, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s2)
+  sw      x0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
+
+  /* Jump to the HPU entry function */
+  jal     x1, hpu_entry
+
+  .global _init
+  .global _fini
+_init:
+_fini:
+  # These don't have to do anything since we use init_array/fini_array.
+  ret
+
+ __rt_slave_start:
+  li      s2, ARCHI_EU_DEMUX_ADDR
+  p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
+
+  jal     x1, hpu_entry
+
+.section .vectors, "ax"
+.option norvc;
+
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+  j __rt_no_irq_handler
+
+
+  .org 0x80
+  .global _start
+_start:
+  jal x0, _entry
+
+
+__rt_no_irq_handler:
+  j __rt_no_irq_handler
+
diff --git a/sw/pulp-sdk/linker/config.ld b/sw/pulp-sdk/linker/config.ld
new file mode 100644
index 0000000..881759f
--- /dev/null
+++ b/sw/pulp-sdk/linker/config.ld
@@ -0,0 +1,25 @@
+__ZERO  = 0;
+__USE_UART = 0;
+__RT_DEBUG_CONFIG   = (0 << 8) | 0;
+__FC   = 1;
+__L2   = 0x80000;
+__L1Cl = 0x10000;
+__FETCH_ALL = 0x0;
+__ACTIVE_FC = 0x1;
+__rt_stack_size = 0x400;
+__NB_ACTIVE_PE = 8;
+__rt_platform = 0;
+__rt_iodev = 1;
+__rt_iodev_default_value = 0;
+__rt_iodev_uart_value = 1;
+__rt_iodev_uart_channel = 0;
+__rt_iodev_uart_baudrate = 115200;
+__rt_nb_cluster = 8;
+__rt_nb_pe = 8;
+__rt_cl_master_stack_size = 0x400;
+__rt_cl_slave_stack_size = 0x400;
+__rt_config = 0x0;
+__rt_debug_init_config = 0x3;
+__rt_debug_init_config_trace = 0x0;
+GROUP( -lgloss -lgcc )
+
diff --git a/sw/pulp-sdk/linker/link.ld b/sw/pulp-sdk/linker/link.ld
new file mode 100755
index 0000000..93dc609
--- /dev/null
+++ b/sw/pulp-sdk/linker/link.ld
@@ -0,0 +1,170 @@
+
+OUTPUT_ARCH(riscv)
+ENTRY( _start )
+
+MEMORY
+{
+  prog_mem          : ORIGIN = 0x1d000000, LENGTH = 0x8000
+  L2           		: ORIGIN = 0x1c000000, LENGTH = 0x00300000
+  L2_handler_data	: ORIGIN = 0x1c300000, LENGTH = 0x00100000
+  L2_queue     		: ORIGIN = 0x1c400000, LENGTH = 0x00400000
+  L1                 	: ORIGIN = 0x10000000, LENGTH = 0x00100000
+  L1_aliased         	: ORIGIN = 0x1b000000, LENGTH = 0x00100000
+}
+
+__ZERO = DEFINED(__ZERO) ? __ZERO  : 0;
+__USE_UART = DEFINED(__USE_UART) ? __USE_UART : 0;
+__RT_DEBUG_CONFIG = DEFINED(__RT_DEBUG_CONFIG) ? __RT_DEBUG_CONFIG   : (0 << 8) | 0;
+__FC = DEFINED(__FC) ? __FC   : 1;
+__L2 = DEFINED(__L2) ? __L2   : 0x80000;
+__L1Cl = DEFINED(__L1Cl) ? __L1Cl : 0x10000;
+__FETCH_ALL = DEFINED(__FETCH_ALL) ? __FETCH_ALL : 0x0;
+__ACTIVE_FC = DEFINED(__ACTIVE_FC) ? __ACTIVE_FC : 0x1;
+__rt_stack_size = DEFINED(__rt_stack_size) ? __rt_stack_size : 0x400;
+__NB_ACTIVE_PE = DEFINED(__NB_ACTIVE_PE) ? __NB_ACTIVE_PE : 8;
+__rt_platform = DEFINED(__rt_platform) ? __rt_platform : 3;
+__rt_iodev = DEFINED(__rt_iodev) ? __rt_iodev : 0;
+__rt_iodev_uart_value = DEFINED(__rt_iodev_uart_value) ? __rt_iodev_uart_value : 1;
+__rt_iodev_uart_channel = DEFINED(__rt_iodev_uart_channel) ? __rt_iodev_uart_channel : 0;
+__rt_iodev_uart_baudrate = DEFINED(__rt_iodev_uart_baudrate) ? __rt_iodev_uart_baudrate : 625000;
+__rt_iodev_default_value = DEFINED(__rt_iodev_default_value) ? __rt_iodev_default_value : 0;
+__rt_nb_cluster = DEFINED(__rt_nb_cluster) ? __rt_nb_cluster : 1;
+__rt_nb_pe = DEFINED(__rt_nb_pe) ? __rt_nb_pe : 8;
+__rt_cl_master_stack_size = DEFINED(__rt_cl_master_stack_size) ? __rt_cl_master_stack_size : 0x400;
+__rt_cl_slave_stack_size = DEFINED(__rt_cl_slave_stack_size) ? __rt_cl_slave_stack_size : 0x400;
+__rt_config = DEFINED(__rt_config) ? __rt_config : 0x1;
+__rt_debug_init_config = DEFINED(__rt_debug_init_config) ? __rt_debug_init_config : 0x3;
+__rt_debug_init_config_trace = DEFINED(__rt_debug_init_config_trace) ? __rt_debug_init_config_trace : 0x0;
+
+
+/*
+ * This linker script try to put FC data in L2 private bank0 and FC code 
+ * in L2 private bank1 to avoid contention between FC code and data
+ * as FC has no instruction cache and is so often accessing L2 to
+ * get instructions. Everything can be shifted in case one bank is full.
+ *
+ * Cluster code and initialized data are put in shared banks to not polute
+ * private banks which are quite small, and also avoid contentions between
+ * cluster cache refill and FC.
+ */
+
+
+SECTIONS
+{
+  .vectors :
+  {
+    __irq_vector_base = .;
+    KEEP(*(.vectors))
+  } > prog_mem
+
+  .text :
+  {
+    . = ALIGN(4);
+    _stext = .;
+    *(.text)
+    *(.text.*)
+    _etext  =  .;
+    *(.lit)
+    *(.shdata)
+    _endtext = .;
+    . = ALIGN(4);
+  } > prog_mem
+
+  .text.cluster :
+  {
+    __cluster_text_start = .;
+    *(.cluster.text)
+    *(.cluster.text.*)
+    __cluster_text_end = .;
+    . = ALIGN(4);
+  } > prog_mem
+
+
+  .rodata : {
+    . = ALIGN(4);
+    *(.rodata);
+    *(.rodata.*)
+    *(.srodata);
+    *(.srodata.*)
+    *(.eh_frame*)
+  } > L2
+
+  .data : {
+    . = ALIGN(4);
+    sdata  =  .;
+    _sdata  =  .;
+    *(.data);
+    *(.data.*)
+    *(.sdata);
+    *(.sdata.*)
+    *(.heapl2ram)
+    . = ALIGN(4);
+    edata  =  .;
+    _edata  =  .;
+  } > L2
+
+  .bss : {
+    . = ALIGN(8);
+    _bss_start = .;
+    *(.bss)
+    *(.bss.*)
+    *(.sbss)
+    *(.sbss.*)
+    *(COMMON)
+    . = ALIGN(4);
+    _bss_end = .;
+  } > L2
+
+  .l2_data : {
+    . = ALIGN(4);
+    *(.l2_data)
+    *(.l2_data.*)
+    *(.data_fc_shared)
+    *(.data_fc_shared.*)
+    . = ALIGN(4);
+  } > L2
+
+  __l2_data_end = ALIGN(8);
+
+  __cluster_text_size = __cluster_text_end - __cluster_text_start;
+
+  __l2_heap_start = ALIGN(4);
+
+  __l2_heap_size = LENGTH(L2) - __l2_heap_start + ORIGIN(L2);
+
+
+  /* Following sections are keeping the cluster data
+   * in L2 until the cluster is powered up */
+
+  _l1_preload_start_inL2 = ALIGN(4);
+
+  .data_tiny_l1 :
+  {
+    . = ALIGN(4);
+    _l1_preload_start = .;
+    *(.data_tiny_l1)
+    *(.data_tiny_l1.*)
+    *(.data_alias_l1)
+    *(.data_alias_l1.*)
+  } > L1_aliased
+
+  .stack : {
+    . = ALIGN(4);
+    . = ALIGN(16);
+    . = . + 0x400;
+    stack = .;
+  } > L1
+
+
+  _l1_preload_size = SIZEOF(.data_tiny_l1);
+
+  .l2_handler_data : {
+    . = ALIGN(4);
+    KEEP(*(.l2_handler_data))
+  } > L2_handler_data
+
+  .l2_queue : {
+    . = ALIGN(4);
+  } > L2_queue
+}
+
diff --git a/sw/pulp-sdk/runtime/libs/io/io.c b/sw/pulp-sdk/runtime/libs/io/io.c
new file mode 100644
index 0000000..b38485a
--- /dev/null
+++ b/sw/pulp-sdk/runtime/libs/io/io.c
@@ -0,0 +1,151 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+ * Authors: Germain Haugou, ETH (germain.haugou@iis.ee.ethz.ch)
+ */
+
+#include "tinyprintf.h"
+#include <stdarg.h>
+#include "hal/pulp.h"
+#include <stdint.h>
+
+static int errno;
+int *__errno() { return &errno; } 
+
+int strcmp(const char *s1, const char *s2)
+{
+  while (*s1 != '\0' && *s1 == *s2)
+    {
+      s1++;
+      s2++;
+    }
+
+  return (*(unsigned char *) s1) - (*(unsigned char *) s2);
+}
+
+int strncmp(const char *s1, const char *s2, size_t n)
+{
+  if (n == 0)
+    return 0;
+
+  while (n-- != 0 && *s1 == *s2)
+    {
+      if (n == 0 || *s1 == '\0')
+        break;
+      s1++;
+      s2++;
+    }
+
+  return (*(unsigned char *) s1) - (*(unsigned char *) s2);
+}
+
+size_t strlen(const char *str)
+{ 
+  const char *start = str;
+
+  while (*str)
+    str++;
+  return str - start;
+}
+
+int memcmp(const void *m1, const void *m2, size_t n)
+{
+  unsigned char *s1 = (unsigned char *) m1;
+  unsigned char *s2 = (unsigned char *) m2;
+
+  while (n--)
+    {
+      if (*s1 != *s2)
+        {
+          return *s1 - *s2;
+        }
+      s1++;
+      s2++;
+    }
+  return 0;
+}
+
+void *memset(void *m, int c, size_t n)
+{
+  char *s = (char *)m;
+  while (n--)
+    *s++ = (char) c;
+
+  return m;
+}
+
+void *memcpy(void *dst0, const void *src0, size_t len0)
+{
+  char *dst = (char *) dst0;
+  char *src = (char *) src0;
+
+  void *save = dst0;
+
+  while (len0--)
+    {
+      *dst++ = *src++;
+    }
+
+  return save;
+}
+
+static void __rt_putc_stdout(char c)
+{
+  //*(uint32_t*)(long)(0x1A104000 + (hal_core_id() << 3) + (hal_cluster_id() << 7)) = c;
+  *(uint32_t*)(long)(0x1A104000) = c;
+  // Poll while microblaze debug module's FIFo is full
+  //while (pulp_read8(ARCHI_STDOUT_ADDR + 0x8) & 0x8);
+  //*(uint32_t *)(long)(ARCHI_STDOUT_ADDR + STDOUT_PUTC_OFFSET + 0x4) = c;
+}
+
+static void tfp_putc(void *data, char c) {
+    __rt_putc_stdout(c);
+}
+
+int printf(const char *fmt, ...) {
+
+  va_list va;
+  va_start(va, fmt);
+  tfp_format(NULL, tfp_putc, fmt, va);
+  va_end(va);
+
+  return 0;
+}
+
+int puts(const char *s) {
+
+  char c;
+  do {
+    c = *s;
+    if (c == 0) {
+      tfp_putc(NULL, '\n');
+      break;
+    }
+    tfp_putc(NULL, c);
+    s++;
+  } while(1);
+
+  return 0;
+}
+
+int putchar(int c) {
+
+  tfp_putc(NULL, c);
+
+  return c;
+}
+
diff --git a/sw/pulp-sdk/runtime/libs/io/tinyprintf.c b/sw/pulp-sdk/runtime/libs/io/tinyprintf.c
new file mode 100644
index 0000000..66e574b
--- /dev/null
+++ b/sw/pulp-sdk/runtime/libs/io/tinyprintf.c
@@ -0,0 +1,539 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+File: tinyprintf.c
+
+Copyright (C) 2004  Kustaa Nyholm
+
+This library is free software; you can redistribute it and/or
+modify it under the terms of the GNU Lesser General Public
+License as published by the Free Software Foundation; either
+version 2.1 of the License, or (at your option) any later version.
+
+This library is distributed in the hope that it will be useful,
+but WITHOUT ANY WARRANTY; without even the implied warranty of
+MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+Lesser General Public License for more details.
+
+You should have received a copy of the GNU Lesser General Public
+License along with this library; if not, write to the Free Software
+Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+
+*/
+
+#include "tinyprintf.h"
+
+
+/*
+ * Configuration
+ */
+
+/* Enable long int support */
+#define PRINTF_LONG_SUPPORT
+
+/* Enable long long int support (implies long int support) */
+#define PRINTF_LONG_LONG_SUPPORT
+
+/* Enable %z (size_t) support */
+#define PRINTF_SIZE_T_SUPPORT
+
+/*
+ * Configuration adjustments
+ */
+#ifdef PRINTF_SIZE_T_SUPPORT
+#include <sys/types.h>
+#endif
+
+#ifdef PRINTF_LONG_LONG_SUPPORT
+# define PRINTF_LONG_SUPPORT
+#endif
+
+/* __SIZEOF_<type>__ defined at least by gcc */
+#ifdef __SIZEOF_POINTER__
+# define SIZEOF_POINTER __SIZEOF_POINTER__
+#endif
+#ifdef __SIZEOF_LONG_LONG__
+# define SIZEOF_LONG_LONG __SIZEOF_LONG_LONG__
+#endif
+#ifdef __SIZEOF_LONG__
+# define SIZEOF_LONG __SIZEOF_LONG__
+#endif
+#ifdef __SIZEOF_INT__
+# define SIZEOF_INT __SIZEOF_INT__
+#endif
+
+#ifdef __GNUC__
+# define _TFP_GCC_NO_INLINE_  __attribute__ ((noinline))
+#else
+# define _TFP_GCC_NO_INLINE_
+#endif
+
+/*
+ * Implementation
+ */
+struct param {
+    char lz:1;          /**<  Leading zeros */
+    char alt:1;         /**<  alternate form */
+    char uc:1;          /**<  Upper case (for base16 only) */
+    char align_left:1;  /**<  0 == align right (default), 1 == align left */
+    unsigned int width; /**<  field width */
+    char sign;          /**<  The sign to display (if any) */
+    unsigned int base;  /**<  number base (e.g.: 8, 10, 16) */
+    char *bf;           /**<  Buffer to output */
+};
+
+
+#ifdef PRINTF_LONG_LONG_SUPPORT
+static void _TFP_GCC_NO_INLINE_ ulli2a(
+    unsigned long long int num, struct param *p)
+{
+    int n = 0;
+    unsigned long long int d = 1;
+    char *bf = p->bf;
+    while (num / d >= p->base)
+        d *= p->base;
+    while (d != 0) {
+        int dgt = num / d;
+        num %= d;
+        d /= p->base;
+        if (n || dgt > 0 || d == 0) {
+            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
+            ++n;
+        }
+    }
+    *bf = 0;
+}
+
+static void lli2a(long long int num, struct param *p)
+{
+    if (num < 0) {
+        num = -num;
+        p->sign = '-';
+    }
+    ulli2a(num, p);
+}
+#endif
+
+#ifdef PRINTF_LONG_SUPPORT
+static void uli2a(unsigned long int num, struct param *p)
+{
+    int n = 0;
+    unsigned long int d = 1;
+    char *bf = p->bf;
+    while (num / d >= p->base)
+        d *= p->base;
+    while (d != 0) {
+        int dgt = num / d;
+        num %= d;
+        d /= p->base;
+        if (n || dgt > 0 || d == 0) {
+            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
+            ++n;
+        }
+    }
+    *bf = 0;
+}
+
+static void li2a(long num, struct param *p)
+{
+    if (num < 0) {
+        num = -num;
+        p->sign = '-';
+    }
+    uli2a(num, p);
+}
+#endif
+
+static void ui2a(unsigned int num, struct param *p)
+{
+    int n = 0;
+    unsigned int d = 1;
+    char *bf = p->bf;
+    while (num / d >= p->base)
+        d *= p->base;
+    while (d != 0) {
+        int dgt = num / d;
+        num %= d;
+        d /= p->base;
+        if (n || dgt > 0 || d == 0) {
+            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
+            ++n;
+        }
+    }
+    *bf = 0;
+}
+
+static void i2a(int num, struct param *p)
+{
+    if (num < 0) {
+        num = -num;
+        p->sign = '-';
+    }
+    ui2a(num, p);
+}
+
+static int a2d(char ch)
+{
+    if (ch >= '0' && ch <= '9')
+        return ch - '0';
+    else if (ch >= 'a' && ch <= 'f')
+        return ch - 'a' + 10;
+    else if (ch >= 'A' && ch <= 'F')
+        return ch - 'A' + 10;
+    else
+        return -1;
+}
+
+static char a2u(char ch, const char **src, int base, unsigned int *nump)
+{
+    const char *p = *src;
+    unsigned int num = 0;
+    int digit;
+    while ((digit = a2d(ch)) >= 0) {
+        if (digit > base)
+            break;
+        num = num * base + digit;
+        ch = *p++;
+    }
+    *src = p;
+    *nump = num;
+    return ch;
+}
+
+static void putchw(void *putp, putcf putf, struct param *p)
+{
+    char ch;
+    int n = p->width;
+    char *bf = p->bf;
+
+    /* Number of filling characters */
+    while (*bf++ && n > 0)
+        n--;
+    if (p->sign)
+        n--;
+    if (p->alt && p->base == 16)
+        n -= 2;
+    else if (p->alt && p->base == 8)
+        n--;
+
+    /* Fill with space to align to the right, before alternate or sign */
+    if (!p->lz && !p->align_left) {
+        while (n-- > 0)
+            putf(putp, ' ');
+    }
+
+    /* print sign */
+    if (p->sign)
+        putf(putp, p->sign);
+
+    /* Alternate */
+    if (p->alt && p->base == 16) {
+        putf(putp, '0');
+        putf(putp, (p->uc ? 'X' : 'x'));
+    } else if (p->alt && p->base == 8) {
+        putf(putp, '0');
+    }
+
+    /* Fill with zeros, after alternate or sign */
+    if (p->lz) {
+        while (n-- > 0)
+            putf(putp, '0');
+    }
+
+    /* Put actual buffer */
+    bf = p->bf;
+    while ((ch = *bf++))
+        putf(putp, ch);
+
+    /* Fill with space to align to the left, after string */
+    if (!p->lz && p->align_left) {
+        while (n-- > 0)
+            putf(putp, ' ');
+    }
+}
+
+void tfp_format(void *putp, putcf putf, const char *fmt, va_list va)
+{
+    struct param p;
+#ifdef PRINTF_LONG_SUPPORT
+    char bf[23];  /* long = 64b on some architectures */
+#else
+    char bf[12];  /* int = 32b on some architectures */
+#endif
+    char ch;
+    p.bf = bf;
+
+    while ((ch = *(fmt++))) {
+        if (ch != '%') {
+            putf(putp, ch);
+        } else {
+#ifdef PRINTF_LONG_SUPPORT
+            char lng = 0;  /* 1 for long, 2 for long long */
+#endif
+            /* Init parameter struct */
+            p.lz = 0;
+            p.alt = 0;
+            p.width = 0;
+            p.align_left = 0;
+            p.sign = 0;
+
+            /* Flags */
+            while ((ch = *(fmt++))) {
+                switch (ch) {
+                case '-':
+                    p.align_left = 1;
+                    continue;
+                case '0':
+                    p.lz = 1;
+                    continue;
+                case '#':
+                    p.alt = 1;
+                    continue;
+                default:
+                    break;
+                }
+                break;
+            }
+
+            /* Width */
+            if (ch >= '0' && ch <= '9') {
+                ch = a2u(ch, &fmt, 10, &(p.width));
+            }
+
+            /* We accept 'x.y' format but don't support it completely:
+             * we ignore the 'y' digit => this ignores 0-fill
+             * size and makes it == width (ie. 'x') */
+            if (ch == '.') {
+              p.lz = 1;  /* zero-padding */
+              /* ignore actual 0-fill size: */
+              do {
+                ch = *(fmt++);
+              } while ((ch >= '0') && (ch <= '9'));
+            }
+
+#ifdef PRINTF_SIZE_T_SUPPORT
+# ifdef PRINTF_LONG_SUPPORT
+            if (ch == 'z') {
+                ch = *(fmt++);
+                if (sizeof(size_t) == sizeof(unsigned long int))
+                    lng = 1;
+#  ifdef PRINTF_LONG_LONG_SUPPORT
+                else if (sizeof(size_t) == sizeof(unsigned long long int))
+                    lng = 2;
+#  endif
+            } else
+# endif
+#endif
+
+#ifdef PRINTF_LONG_SUPPORT
+            if (ch == 'l') {
+                ch = *(fmt++);
+                lng = 1;
+#ifdef PRINTF_LONG_LONG_SUPPORT
+                if (ch == 'l') {
+                  ch = *(fmt++);
+                  lng = 2;
+                }
+#endif
+            }
+#endif
+            switch (ch) {
+            case 0:
+                goto abort;
+            case 'u':
+                p.base = 10;
+#ifdef PRINTF_LONG_SUPPORT
+#ifdef PRINTF_LONG_LONG_SUPPORT
+                if (2 == lng)
+                    ulli2a(va_arg(va, unsigned long long int), &p);
+                else
+#endif
+                  if (1 == lng)
+                    uli2a(va_arg(va, unsigned long int), &p);
+                else
+#endif
+                    ui2a(va_arg(va, unsigned int), &p);
+                putchw(putp, putf, &p);
+                break;
+            case 'd':
+            case 'i':
+                p.base = 10;
+#ifdef PRINTF_LONG_SUPPORT
+#ifdef PRINTF_LONG_LONG_SUPPORT
+                if (2 == lng)
+                    lli2a(va_arg(va, long long int), &p);
+                else
+#endif
+                  if (1 == lng)
+                    li2a(va_arg(va, long int), &p);
+                else
+#endif
+                    i2a(va_arg(va, int), &p);
+                putchw(putp, putf, &p);
+                break;
+#ifdef SIZEOF_POINTER
+            case 'p':
+                p.alt = 1;
+# if defined(SIZEOF_INT) && SIZEOF_POINTER <= SIZEOF_INT
+                lng = 0;
+# elif defined(SIZEOF_LONG) && SIZEOF_POINTER <= SIZEOF_LONG
+                lng = 1;
+# elif defined(SIZEOF_LONG_LONG) && SIZEOF_POINTER <= SIZEOF_LONG_LONG
+                lng = 2;
+# endif
+#endif
+#if defined(__GNUC__) && __GNUC__ >= 7
+                __attribute__ ((fallthrough));
+#endif
+            case 'x':
+            case 'X':
+                p.base = 16;
+                p.uc = (ch == 'X')?1:0;
+#ifdef PRINTF_LONG_SUPPORT
+#ifdef PRINTF_LONG_LONG_SUPPORT
+                if (2 == lng)
+                    ulli2a(va_arg(va, unsigned long long int), &p);
+                else
+#endif
+                  if (1 == lng)
+                    uli2a(va_arg(va, unsigned long int), &p);
+                else
+#endif
+                    ui2a(va_arg(va, unsigned int), &p);
+                putchw(putp, putf, &p);
+                break;
+            case 'o':
+                p.base = 8;
+                ui2a(va_arg(va, unsigned int), &p);
+                putchw(putp, putf, &p);
+                break;
+            case 'c':
+                putf(putp, (char)(va_arg(va, int)));
+                break;
+            case 's':
+                p.bf = va_arg(va, char *);
+                putchw(putp, putf, &p);
+                p.bf = bf;
+                break;
+            case '%':
+                putf(putp, ch);
+            default:
+                break;
+            }
+        }
+    }
+ abort:;
+}
+
+#if TINYPRINTF_DEFINE_TFP_PRINTF
+static putcf stdout_putf;
+static void *stdout_putp;
+
+void init_printf(void *putp, putcf putf)
+{
+    stdout_putf = putf;
+    stdout_putp = putp;
+}
+
+void tfp_printf(char *fmt, ...)
+{
+    va_list va;
+    va_start(va, fmt);
+    tfp_format(stdout_putp, stdout_putf, fmt, va);
+    va_end(va);
+}
+#endif
+
+#if TINYPRINTF_DEFINE_TFP_SPRINTF
+struct _vsnprintf_putcf_data
+{
+  size_t dest_capacity;
+  char *dest;
+  size_t num_chars;
+};
+
+static void _vsnprintf_putcf(void *p, char c)
+{
+  struct _vsnprintf_putcf_data *data = (struct _vsnprintf_putcf_data*)p;
+  if (data->num_chars < data->dest_capacity)
+    data->dest[data->num_chars] = c;
+  data->num_chars ++;
+}
+
+int tfp_vsnprintf(char *str, size_t size, const char *format, va_list ap)
+{
+  struct _vsnprintf_putcf_data data;
+
+  if (size < 1)
+    return 0;
+
+  data.dest = str;
+  data.dest_capacity = size-1;
+  data.num_chars = 0;
+  tfp_format(&data, _vsnprintf_putcf, format, ap);
+
+  if (data.num_chars < data.dest_capacity)
+    data.dest[data.num_chars] = '\0';
+  else
+    data.dest[data.dest_capacity] = '\0';
+
+  return data.num_chars;
+}
+
+int tfp_snprintf(char *str, size_t size, const char *format, ...)
+{
+  va_list ap;
+  int retval;
+
+  va_start(ap, format);
+  retval = tfp_vsnprintf(str, size, format, ap);
+  va_end(ap);
+  return retval;
+}
+
+struct _vsprintf_putcf_data
+{
+  char *dest;
+  size_t num_chars;
+};
+
+static void _vsprintf_putcf(void *p, char c)
+{
+  struct _vsprintf_putcf_data *data = (struct _vsprintf_putcf_data*)p;
+  data->dest[data->num_chars++] = c;
+}
+
+int tfp_vsprintf(char *str, const char *format, va_list ap)
+{
+  struct _vsprintf_putcf_data data;
+  data.dest = str;
+  data.num_chars = 0;
+  tfp_format(&data, _vsprintf_putcf, format, ap);
+  data.dest[data.num_chars] = '\0';
+  return data.num_chars;
+}
+int sprintf(char *str, const char *format, ...)
+{
+  va_list ap;
+  int retval;
+  va_start(ap, format);
+  retval = tfp_vsprintf(str, format, ap);
+  va_end(ap);
+  return retval;
+}
+
+#endif
diff --git a/sw/pulp-sdk/runtime/libs/io/tinyprintf.h b/sw/pulp-sdk/runtime/libs/io/tinyprintf.h
new file mode 100644
index 0000000..ab6c070
--- /dev/null
+++ b/sw/pulp-sdk/runtime/libs/io/tinyprintf.h
@@ -0,0 +1,206 @@
+/*
+ * Copyright (C) 2018 ETH Zurich and University of Bologna
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *     http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*
+File: tinyprintf.h
+
+Copyright (C) 2004  Kustaa Nyholm
+
+This library is free software; you can redistribute it and/or
+modify it under the terms of the GNU Lesser General Public
+License as published by the Free Software Foundation; either
+version 2.1 of the License, or (at your option) any later version.
+
+This library is distributed in the hope that it will be useful,
+but WITHOUT ANY WARRANTY; without even the implied warranty of
+MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+Lesser General Public License for more details.
+
+You should have received a copy of the GNU Lesser General Public
+License along with this library; if not, write to the Free Software
+Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+
+This library is really just two files: 'tinyprintf.h' and 'tinyprintf.c'.
+
+They provide a simple and small (+400 loc) printf functionality to
+be used in embedded systems.
+
+I've found them so useful in debugging that I do not bother with a
+debugger at all.
+
+They are distributed in source form, so to use them, just compile them
+into your project.
+
+Two printf variants are provided: printf and the 'sprintf' family of
+functions ('snprintf', 'sprintf', 'vsnprintf', 'vsprintf').
+
+The formats supported by this implementation are:
+'c' 'd' 'i' 'o' 'p' 'u' 's' 'x' 'X'.
+
+Zero padding and field width are also supported.
+
+If the library is compiled with 'PRINTF_SUPPORT_LONG' defined, then
+the long specifier is also supported. Note that this will pull in some
+long math routines (pun intended!) and thus make your executable
+noticeably longer. Likewise with 'PRINTF_LONG_LONG_SUPPORT' for the
+long long specifier, and with 'PRINTF_SIZE_T_SUPPORT' for the size_t
+specifier.
+
+The memory footprint of course depends on the target CPU, compiler and
+compiler options, but a rough guesstimate (based on a H8S target) is about
+1.4 kB for code and some twenty 'int's and 'char's, say 60 bytes of stack space.
+Not too bad. Your mileage may vary. By hacking the source code you can
+get rid of some hundred bytes, I'm sure, but personally I feel the balance of
+functionality and flexibility versus  code size is close to optimal for
+many embedded systems.
+
+To use the printf, you need to supply your own character output function,
+something like :
+
+void putc ( void* p, char c)
+{
+    while (!SERIAL_PORT_EMPTY) ;
+    SERIAL_PORT_TX_REGISTER = c;
+}
+
+Before you can call printf, you need to initialize it to use your
+character output function with something like:
+
+init_printf(NULL,putc);
+
+Notice the 'NULL' in 'init_printf' and the parameter 'void* p' in 'putc',
+the NULL (or any pointer) you pass into the 'init_printf' will eventually be
+passed to your 'putc' routine. This allows you to pass some storage space (or
+anything really) to the character output function, if necessary.
+This is not often needed but it was implemented like that because it made
+implementing the sprintf function so neat (look at the source code).
+
+The code is re-entrant, except for the 'init_printf' function, so it is safe
+to call it from interrupts too, although this may result in mixed output.
+If you rely on re-entrancy, take care that your 'putc' function is re-entrant!
+
+The printf and sprintf functions are actually macros that translate to
+'tfp_printf' and 'tfp_sprintf' when 'TINYPRINTF_OVERRIDE_LIBC' is set
+(default). Setting it to 0 makes it possible to use them along with
+'stdio.h' printf's in a single source file. When
+'TINYPRINTF_OVERRIDE_LIBC' is set, please note that printf/sprintf are
+not function-like macros, so if you have variables or struct members
+with these names, things will explode in your face.  Without variadic
+macros this is the best we can do to wrap these function. If it is a
+problem, just give up the macros and use the functions directly, or
+rename them.
+
+It is also possible to avoid defining tfp_printf and/or tfp_sprintf by
+clearing 'TINYPRINTF_DEFINE_TFP_PRINTF' and/or
+'TINYPRINTF_DEFINE_TFP_SPRINTF' to 0. This allows for example to
+export only tfp_format, which is at the core of all the other
+functions.
+
+For further details see source code.
+
+regs Kusti, 23.10.2004
+*/
+
+#ifndef __TFP_PRINTF__
+#define __TFP_PRINTF__
+
+#include <stdarg.h>
+
+/* Global configuration */
+
+#define TINYPRINTF_OVERRIDE_LIBC 0
+
+/* Set this to 0 if you do not want to provide tfp_printf */
+#ifndef TINYPRINTF_DEFINE_TFP_PRINTF
+# define TINYPRINTF_DEFINE_TFP_PRINTF 1
+#endif
+
+/* Set this to 0 if you do not want to provide
+   tfp_sprintf/snprintf/vsprintf/vsnprintf */
+#ifndef TINYPRINTF_DEFINE_TFP_SPRINTF
+# define TINYPRINTF_DEFINE_TFP_SPRINTF 1
+#endif
+
+/* Set this to 0 if you do not want tfp_printf and
+   tfp_{vsn,sn,vs,s}printf to be also available as
+   printf/{vsn,sn,vs,s}printf */
+#ifndef TINYPRINTF_OVERRIDE_LIBC
+# define TINYPRINTF_OVERRIDE_LIBC 1
+#endif
+
+/* Optional external types dependencies */
+
+#if TINYPRINTF_DEFINE_TFP_SPRINTF
+# include <sys/types.h>  /* size_t */
+#endif
+
+/* Declarations */
+
+#ifdef __GNUC__
+# define _TFP_SPECIFY_PRINTF_FMT(fmt_idx,arg1_idx) \
+    __attribute__((format (printf, fmt_idx, arg1_idx)))
+#else
+# define _TFP_SPECIFY_PRINTF_FMT(fmt_idx,arg1_idx)
+#endif
+
+#ifdef  __cplusplus
+extern "C" {
+#endif
+
+typedef void (*putcf) (void *, char);
+
+/*
+   'tfp_format' really is the central function for all tinyprintf. For
+   each output character after formatting, the 'putf' callback is
+   called with 2 args:
+     - an arbitrary void* 'putp' param defined by the user and
+       passed unmodified from 'tfp_format',
+     - the character.
+   The 'tfp_printf' and 'tfp_sprintf' functions simply define their own
+   callback and pass to it the right 'putp' it is expecting.
+*/
+void tfp_format(void *putp, putcf putf, const char *fmt, va_list va);
+
+#if TINYPRINTF_DEFINE_TFP_SPRINTF
+int tfp_vsnprintf(char *str, size_t size, const char *fmt, va_list ap);
+int tfp_snprintf(char *str, size_t size, const char *fmt, ...) \
+     _TFP_SPECIFY_PRINTF_FMT(3, 4);
+int tfp_vsprintf(char *str, const char *fmt, va_list ap);
+int tfp_sprintf(char *str, const char *fmt, ...) \
+    _TFP_SPECIFY_PRINTF_FMT(2, 3);
+# if TINYPRINTF_OVERRIDE_LIBC
+#  define vsnprintf tfp_vsnprintf
+#  define snprintf tfp_snprintf
+#  define vsprintf tfp_vsprintf
+#  define sprintf tfp_sprintf
+# endif
+#endif
+
+#if TINYPRINTF_DEFINE_TFP_PRINTF
+void init_printf(void *putp, putcf putf);
+void tfp_printf(char *fmt, ...) _TFP_SPECIFY_PRINTF_FMT(1, 2);
+# if TINYPRINTF_OVERRIDE_LIBC
+#  define printf tfp_printf
+# endif
+#endif
+
+  //void tfp_putc(void *data, char c);
+
+#ifdef  __cplusplus
+}
+#endif
+
+#endif
diff --git a/sw/pulp-sdk/scripts/s19toslm.py b/sw/pulp-sdk/scripts/s19toslm.py
new file mode 100755
index 0000000..9b81cf6
--- /dev/null
+++ b/sw/pulp-sdk/scripts/s19toslm.py
@@ -0,0 +1,209 @@
+#!/usr/bin/python2
+
+# ////////////////////////////////////////////////////////////////////////////////
+# // Company:        Multitherman Laboratory @ DEIS - University of Bologna     //
+# //                    Viale Risorgimento 2 40136                              //
+# //                    Bologna - fax 0512093785 -                              //
+# //                                                                            //
+# // Engineer:       Davide Rossi - davide.rossi@unibo.it                       //
+# //                                                                            //
+# // Additional contributions by:                                               //
+# //                 Andreas Traber - atraber@student.ethz.ch                   //
+# //                                                                            //
+# // Create Date:    05/04/2013                                                 // 
+# // Design Name:    ULPSoC                                                     //
+# // Project Name:   ULPSoC                                                     //
+# // Language:       tcl, now python                                            //
+# //                                                                            //
+# // Description:    s19 to slm conversion tool for stxp70 cluster compilation  //
+# //                                                                            //
+# // Revision:                                                                  //
+# // Revision v0.1 - File Created                                               //
+# // Revision v0.2 - Modification: Compiler does now generate little endian     //
+# //                 directly. revert bytes!                                    //
+# // Revision v0.3 - Moved from 128 bit s19 to 8 bit s19 file. This solves our  //
+# //                 problems with misaligned addresses in s19 files.           //
+# // Revision v0.4 - Added TCDM memory initialization                           //
+# // Revision v0.5 - Rewrote the whole thing in python as tcl cannot handle     //
+# //                 long file names properly
+# ////////////////////////////////////////////////////////////////////////////////
+
+import sys
+import math
+
+
+###############################################################################
+# Function to dump single bytes of a string to a file
+###############################################################################
+def dump_bytes( filetoprint, addr, data_s):
+    for i in range(0,4,1):
+        filetoprint.write("@%08X %s\n" % ( addr+i,  data_s[i*2:(i+1)*2] ))
+
+
+###############################################################################
+# Start of file
+###############################################################################
+if(len(sys.argv) < 2):
+    print("Usage s19toslm.py FILENAME")
+    quit()
+
+l2_hnd_start     = 0x1C000000
+l2_hnd_end       = l2_hnd_start + 4*1024*1024 - 1
+l2_pkt_start     = l2_hnd_end + 1
+l2_pkt_end       = l2_pkt_start + 4*1024*1024 - 1
+l2_hnd_width     = 32
+l2_pkt_width     = 32
+
+prog_mem_start = 0x1D000000
+prog_mem_end = prog_mem_start + 32*1024 - 1
+prog_mem_width = 64
+
+#tcdm_banks     = 32
+#tcdm_bank_size = 8192 # in words (32 bit)
+tcdm_banks     = 64
+tcdm_bank_size = 4096 # in words (32 bit)
+tcdm_start     = 0x10000000
+tcdm_end       = tcdm_start + tcdm_banks * tcdm_bank_size * 4 - 1
+tcdm_bank_bits = int(math.log(tcdm_banks, 2))
+tcdm_width     = 32
+
+###############################################################################
+# Parse s19 file
+###############################################################################
+s19_file = open(sys.argv[1], 'r')
+s19_dict = {}
+
+for line in s19_file:
+    rec_field = line[:2]
+    prefix    = line[:4]
+
+    if rec_field == "S0" or prefix == "S009" or prefix == "S505" or prefix == "S705" or prefix == "S017" or line == "":
+        continue
+
+    addr = int("0x%s" % line[4:12], 0)
+    data = line[12:14]
+
+    s19_dict[addr] = data
+
+s19_file.close()
+
+def bytes_to_words(word_width, start_addr, end_addr):
+    word_dict = {}
+    num_bytes = word_width / 8
+    shamt = int(math.log(num_bytes, 2))
+    for addr in s19_dict:
+        if addr < start_addr or addr > end_addr:
+            continue
+
+        word_addr = addr >> shamt
+        if word_addr in word_dict:
+            data = word_dict[word_addr]
+        else:
+            data = '00' * num_bytes
+
+        byte_num = addr % num_bytes
+        data = list(data)
+        upper = 2 * (num_bytes - byte_num)
+        lower = upper - 2
+        data[lower:upper] = list(s19_dict[addr])
+        data = ''.join(data)
+        word_dict[word_addr] = data
+    return word_dict
+
+slm_dict = {}
+for addr in s19_dict:
+    wordaddr = addr >> 2
+    data = "00000000"
+
+    if wordaddr in slm_dict:
+        data = slm_dict[wordaddr]
+
+    byte = addr % 4
+    byte0 = data[0:2]
+    byte1 = data[2:4]
+    byte2 = data[4:6]
+    byte3 = data[6:8]
+    new   = s19_dict[addr]
+
+    if byte == 0:
+        data = "%s%s%s%s" % (byte0, byte1, byte2, new)
+    elif byte == 1:
+        data = "%s%s%s%s" % (byte0, byte1, new,   byte3)
+    elif byte == 2:
+        data = "%s%s%s%s" % (byte0, new,   byte2, byte3)
+    elif byte == 3:
+        data = "%s%s%s%s" % (new,   byte1, byte2, byte3)
+
+    slm_dict[wordaddr] = data
+
+# word align all addresses
+#l2_start   = l2_start   >> 2
+#l2_end     = l2_end     >> 2
+#prog_mem_start = prog_mem_start >> 2
+#prog_mem_end = prog_mem_end >> 2
+tcdm_start = tcdm_start >> 2
+tcdm_end   = tcdm_end   >> 2
+
+
+l2_hnd_dict = bytes_to_words(l2_hnd_width, l2_hnd_start, l2_hnd_end) 
+l2_pkt_dict = bytes_to_words(l2_pkt_width, l2_pkt_start, l2_pkt_end)
+prog_mem_dict = bytes_to_words(prog_mem_width, prog_mem_start, prog_mem_end)
+
+
+###############################################################################
+# open files
+###############################################################################
+tcdm_files = {}
+for i in range(0, tcdm_banks):
+    tcdm_files[i] = open("tcdm_bank%d.slm" % i, 'w')
+l2_hnd_stim = open("l2_hnd_stim.slm", 'w')
+l2_pkt_stim = open("l2_pkt_stim.slm", 'w')
+prog_mem_stim = open("prog_mem_stim.slm", 'w')
+
+###############################################################################
+# write the stimuli
+###############################################################################
+def write_file(f, entries, start_addr, word_width):
+    num_bytes = word_width / 8
+    start_word_addr = start_addr >> int(math.log(num_bytes, 2))
+    for word_addr in sorted(entries.keys()):
+        word = entries[word_addr]
+        entry_addr = word_addr - start_word_addr
+        f.write("@%08X %s\n" % (entry_addr, word))
+
+for addr in sorted(slm_dict.keys()):
+    data = slm_dict[addr]
+
+    ## l2 address range
+    #if(addr >= l2_start and addr <= l2_end):
+    #    l2_base = addr - l2_start
+    #    l2_stim.write("@%08X %s\n" % (l2_base, data))
+
+    ## program memory address range
+    #if(addr >= prog_mem_start and addr <= prog_mem_end):
+    #    prog_mem_base = addr - prog_mem_start
+    #    prog_mem_stim.write("@%08X %s\n" % (prog_mem_base, data))
+
+    # tcdm address range
+    if(addr >= tcdm_start and addr <= tcdm_end):
+        tcdm_addr = (addr - tcdm_start) >> tcdm_bank_bits
+        bank      = addr % tcdm_banks
+        tcdm_files[bank].write("@%08X %s\n" % (tcdm_addr, data))
+        #tcdm_size += 1 
+
+write_file(l2_hnd_stim, l2_hnd_dict, l2_hnd_start, l2_hnd_width)
+write_file(l2_pkt_stim, l2_pkt_dict, l2_pkt_start, l2_pkt_width)
+
+write_file(prog_mem_stim, prog_mem_dict, prog_mem_start, prog_mem_width)
+
+###############################################################################
+# close all files
+###############################################################################
+
+for i in tcdm_files:
+    tcdm_files[i].close()
+
+prog_mem_stim.close()
+l2_hnd_stim.close()
+l2_pkt_stim.close()
+
diff --git a/sw/rules/spin-handlers.mk b/sw/rules/spin-handlers.mk
new file mode 100644
index 0000000..572eb8c
--- /dev/null
+++ b/sw/rules/spin-handlers.mk
@@ -0,0 +1,92 @@
+TARGET_SLM ?= ${PSPIN_HW}/sim_files/slm_files
+TARGET_VSIM ?= ${PSPIN_HW}/${PSPIN_SIM}
+SPIN_APP_NAME ?= ""
+TELEMETRY_KEY ?= ""
+INFO_KEY ?= ""
+DMA_KEY ?= ""
+HANDLERS_PREFIX ?= ${SPIN_APP_NAME}
+PKT_SIZE ?= 1024
+PKT_DELAY ?= 78
+MSG_DELAY ?= 78
+
+include $(PSPIN_RT)/spin-rt.mk
+
+#0: only header; 1: transfer full packet; 2: custom transfer
+FULL_PKT ?= 0
+CUSTOM_HDR_SIZE ?= 0
+
+PKT_SEED ?= 0
+HAS_HH ?= 1
+HAS_TH ?= 1
+MSG_COUNT ?= 1
+PKTGEN_CUSTOM_PARAMS ?= ""
+APP_CFLAGS ?= ""
+
+PKTGEN ?= ${PSPIN_RT}/packet_generator/bin/generic
+
+# Default rule
+all::
+
+build::
+	$(MAKE) conf io=uart CONFIG_OPT="uart/baudrate=115200"
+
+packets::
+	$(PSPIN_RT)/scripts/make_packets.sh ${NUM_PACKETS} ${SPIN_APP_NAME} ${HANDLERS_PREFIX} ${PKT_SIZE} ${PKT_DELAY} ${MSG_DELAY} ${FULL_PKT} ${MSG_COUNT} ${PKTGEN} ${PKTGEN_CUSTOM_PARAMS} ${HAS_HH} ${HAS_TH} ${PKT_SEED} ${CUSTOM_HDR_SIZE}
+
+#TODO: trace, trace-chrome should go to stdout, not to a file! 
+trace::
+	perl $(PSPIN_RT)/scripts/tracevis/parse.pl -t build/$(SPIN_APP_NAME) $(TRACE_DIR)trace_core_* > $(SPIN_APP_NAME).trace.txt
+
+transcript::
+	cat $(TARGET_VSIM)/transcript
+
+trace-chrome::
+	perl $(PSPIN_RT)/scripts/tracevis/parse.pl  build/$(SPIN_APP_NAME) $(TRACE_DIR)trace_core_* > $(SPIN_APP_NAME).trace.json
+
+trace-stdout::
+	@perl $(PSPIN_RT)/scripts/tracevis/parse.pl -t build/$(SPIN_APP_NAME) $(TARGET_VSIM)/trace_core_*
+
+trace-chrome-stdout::
+	@perl $(PSPIN_RT)/scripts/tracevis/parse.pl build/$(SPIN_APP_NAME) $(TARGET_VSIM)/trace_core_*
+
+#telemetry::
+#	$(PSPIN_RT)/scripts/telemetry_time_tracevis.sh $(SPIN_APP_NAME).trace.txt $(TELEMETRY_KEY) "$(PSPIN_RT)/src/*.c ${SPIN_APP_SRCS}" > $(SPIN_APP_NAME).time.telemetry
+
+#telemetry-instr::
+#	$(PSPIN_RT)/scripts/telemetry_instructions_tracevis.sh $(SPIN_APP_NAME).trace.txt $(TELEMETRY_KEY) "$(PSPIN_RT)/src/*.c ${SPIN_APP_SRCS}" > $(SPIN_APP_NAME).instructions.telemetry
+
+#info::
+#	$(PSPIN_RT)/scripts/extract_info.sh $(INFO_KEY) $(TARGET_VSIM)/transcript
+#
+
+info::
+	make trace;
+	$(PSPIN_RT)/scripts/handlers_data.sh $(INFO_KEY) $(SPIN_APP_NAME).trace.txt
+
+dma::
+	$(PSPIN_RT)/scripts/extract_dma.sh $(DMA_KEY) $(TARGET_VSIM)
+
+patch:
+	@for file in ${PATCH_INTERNAL} ${PATCH_EXTERNAL}; do \
+		$(PSPIN_RT)/scripts/patch_bsw.sh $${file} build/bigpulp-juno/${SPIN_APP_NAME}/cl/${PSPIN_RT}/src/ "${PULP_CFLAGS}" ; \
+	done
+
+simulate::
+	$(PSPIN_RT)/bin/spin_run 0 | tee transcript
+	cp $(PSPIN_HW)/verilator_model/trace_* .
+
+simulate-debug::
+	$(PSPIN_RT)/bin/spin_run 1 | tee transcript
+	cp $(PSPIN_HW)/verilator_model/trace_* .
+	cp $(PSPIN_HW)/verilator_model/waves.vcd .
+
+stats::
+	$(PSPIN_RT)/scripts/handlers_duration.sh transcript
+
+makenrun::
+	make patch
+	make deploy
+	make packets
+	make simulate
+
+
diff --git a/sw/rules/spin-rt.mk b/sw/rules/spin-rt.mk
new file mode 100644
index 0000000..472bb6b
--- /dev/null
+++ b/sw/rules/spin-rt.mk
@@ -0,0 +1,52 @@
+TARGET_SLM ?= ${PSPIN_HW}/sim_files/slm_files
+CC=${RISCV_GCC}/riscv32-unknown-elf-gcc
+OBJCOPY=${RISCV_GCC}/riscv32-unknown-elf-objcopy
+OBJDUMP=${RISCV_GCC}/riscv32-unknown-elf-objdump
+PULP_SDK=${PSPIN_RT}/pulp-sdk/
+
+TARGET_BIN=build/$(SPIN_APP_NAME)
+
+.PHONY: install deploy
+
+CFLAGS=-DPULP_CHIP_STR=bigpulp -DPULP_CHIP_FAMILY_STR=bigpulp -DPULP_CHIP=40 -DPULP_CHIP_FAMILY=7 -march=rv32imacxpulpv2 -D__riscv__ -MMD -MP $(SPIN_CFLAGS)
+LDFLAGS=-nostartfiles -nostdlib -Wl,--gc-sections -T $(PULP_SDK)/linker/config.ld -T $(PULP_SDK)/linker/link.ld $(SPIN_LDFLAGS)
+INCLUDE_FILES=-I$(PULP_SDK)/archi/include -I$(PULP_SDK)/hal/include -I${PSPIN_HW}/deps/axi/src/dma/frontends/pulp_cluster_frontend/lib/ -I${PSPIN_RT}/include/
+
+PULP_SRCS=$(PULP_SDK)/runtime/libs/io/io.c $(PULP_SDK)/runtime/libs/io/tinyprintf.c
+PULP_INC=-I$(PULP_SDK)/runtime/libs/io/
+
+#SRC_FILES=$(PSPIN_RT)/src/hpu.c $(PSPIN_RT)/src/handler.c ${SPIN_APP_SRCS}
+SRC_FILES=$(PSPIN_RT)/src/hpu.c ${SPIN_APP_SRCS}
+
+
+runtime-debug: 
+	mkdir -p build/
+	$(CC) $(CFLAGS) -DLANGUAGE_ASSEMBLY $(INCLUDE_FILES) -c $(PULP_SDK)/kernel/riscv/rt/crt0.S -o build/crt0.o
+	$(CC) $(CFLAGS) ${SPIN_CFLAGS} $(PULP_INC) $(INCLUDE_FILES) $(PULP_SRCS) $(SRC_FILES) build/crt0.o -o $(TARGET_BIN) $(LDFLAGS)
+
+runtime: 
+	mkdir -p build/
+	$(CC) $(CFLAGS) -DLANGUAGE_ASSEMBLY -O3 -flto $(INCLUDE_FILES) -c $(PULP_SDK)/kernel/riscv/rt/crt0.S -o build/crt0.o
+	$(CC) $(CFLAGS) ${SPIN_CFLAGS} $(PULP_INC) $(INCLUDE_FILES) $(PULP_SRCS) $(SRC_FILES) build/crt0.o -o $(TARGET_BIN) $(LDFLAGS)
+
+deploy::
+	$(MAKE) runtime
+	mkdir -p build/slm_files/
+	$(OBJCOPY) --srec-len 1 --output-target=srec $(TARGET_BIN) build/$(SPIN_APP_NAME).s19
+	cd build/slm_files && \
+	$(PULP_SDK)/scripts/s19toslm.py ../$(SPIN_APP_NAME).s19 && \
+	$(PULP_SDK)/bin/slm_conv -n 16384 -f l2_hnd_stim.slm -S 1 -P 32 && \
+	python $(PULP_SDK)/bin/rename_l2.py hnd && \
+	mkdir -p ${TARGET_SLM} && \
+	cp *.slm ${TARGET_SLM} 
+	$(OBJDUMP) -S build/$(SPIN_APP_NAME) > build/$(SPIN_APP_NAME).disasm
+
+install:
+	mkdir -p build/
+	mkdir -p build/lib/
+	mkdir -p build/include/
+	(cd packet_generator; make lib )
+	cp packet_generator/libpktgen.so build/lib/
+	cp packet_generator/*.h build/include/
+
+
diff --git a/sw/runtime/include/handler.h b/sw/runtime/include/handler.h
new file mode 100644
index 0000000..b7c2bbc
--- /dev/null
+++ b/sw/runtime/include/handler.h
@@ -0,0 +1,286 @@
+#pragma once
+
+//#include "pulp.h"
+#include "pspin.h"
+#include "util.h"
+#include "spin_conf.h"
+#include "spin_dma.h"
+#include "hwsched.h"
+
+#define __handler__ __attribute__((used))
+
+#define SPIN_DMA_EXT2LOC PLP_DMA_EXT2LOC
+#define SPIN_DMA_LOC2EXT PLP_DMA_LOC2EXT
+#define SPIN_OK 0x0
+#define SPIN_FAIL 0x1
+
+
+#define GET_IP_UDP_PLD(pkt_ptr, pkt_pld_ptr, pkt_pld_len)                           \
+{                                                                                   \
+    ip_hdr_t *ip_hdr = (ip_hdr_t*) (pkt_ptr);                                       \
+    pkt_pld_len = ip_hdr->length - sizeof(ip_hdr_t) - sizeof(udp_hdr_t);            \
+    pkt_pld_ptr = ((uint8_t *) pkt_ptr) + (ip_hdr->ihl * 4) + sizeof(udp_hdr_t);    \
+}
+
+typedef futex_t spin_lock_t;
+
+typedef struct task 
+{
+    //handler memory (L2)
+    void* handler_mem;
+    size_t handler_mem_size;
+
+    //packet memory (L1)
+    void* pkt_mem;
+    size_t pkt_mem_size;
+    
+    //per-message scratchpad (L1)
+    void* scratchpad[NB_CLUSTERS];
+    size_t scratchpad_size[NB_CLUSTERS];
+
+    //host memory region
+    uint32_t host_mem_high;
+    uint32_t host_mem_low;
+    size_t host_mem_size;
+
+    //l2 pkt addr
+    void* l2_pkt_mem;
+
+    //home cluster id
+    uint32_t home_cluster_id;
+
+    //flow id
+    uint32_t flow_id;
+
+}__attribute__((__packed__)) task_t; 
+
+typedef struct handler_args 
+{
+    task_t *task;
+    uint32_t hpu_gid;
+    uint32_t cluster_id;
+    uint32_t hpu_id;
+} handler_args_t;
+
+typedef void (*handler_fn)(handler_args_t*);
+
+typedef dma_t spin_dma_t;
+
+typedef struct spin_rw_lock {
+    spin_lock_t glock;
+    volatile int32_t num_readers;
+} spin_rw_lock_t;
+
+
+static inline int spin_dma(void* source, void* dest, size_t size, int direction, int options, spin_dma_t* xfer)
+{
+    *xfer = spin__memcpy_nonblk(source, dest, (uint32_t)size);
+    return SPIN_OK;
+}
+
+static inline int spin_dma_wait(spin_dma_t xfer)
+{
+    spin__wait_for_tf_completion(xfer);
+    return SPIN_OK;
+}
+
+static inline int spin_dma_test(spin_dma_t xfer, uint32_t *completed)
+{
+    *completed = spin__tf_completed(xfer);
+    return SPIN_OK;
+}
+
+
+/** Locks **/
+
+static inline int spin_lock_init(spin_lock_t* lock)
+{
+    futex_init(lock);
+    return SPIN_OK;
+}
+
+static inline int spin_lock_try_lock(spin_lock_t* lock)
+{
+    return futex_try_lock(lock);
+}
+
+static inline int spin_lock_lock(spin_lock_t* lock)
+{
+    futex_lock_s(lock);
+    return SPIN_OK;
+}
+
+static inline int spin_lock_unlock(spin_lock_t* lock)
+{
+    futex_unlock(lock);
+    return SPIN_OK;
+}
+
+static inline int spin_rw_lock_r_lock(spin_rw_lock_t *rwlock)
+{
+    int32_t num_readers = amo_add(&(rwlock->num_readers), 1) + 1;
+    if (num_readers == 1)
+    {
+        spin_lock_lock(&(rwlock->glock));
+    }
+    return SPIN_OK;
+}
+
+static inline int spin_rw_lock_r_unlock(spin_rw_lock_t *rwlock)
+{
+    int32_t num_readers = amo_add(&(rwlock->num_readers), -1) - 1;
+    if (num_readers == 0)
+    {
+        spin_lock_unlock(&(rwlock->glock));
+    }
+    return SPIN_OK;
+}
+
+static inline int spin_rw_lock_w_lock(spin_rw_lock_t *rwlock)
+{
+    spin_lock_lock(&(rwlock->glock));
+    return SPIN_OK;
+}
+
+static inline int spin_rw_lock_w_unlock(spin_rw_lock_t *rwlock)
+{
+    spin_lock_unlock(&(rwlock->glock));
+    return SPIN_OK;
+}
+
+
+typedef uint32_t spin_cmd_t;
+static inline int spin_cmd_wait(spin_cmd_t handle) 
+{
+    MMIO_WRITE(CMD_WAIT, handle);
+    return SPIN_OK;
+}
+
+static inline int spin_cmd_test(spin_cmd_t handle, bool *completed)
+{
+    MMIO_WRITE(CMD_TEST, handle);
+    *completed = MMIO_READ(CMD_TEST) == 1;
+    return SPIN_OK;
+} 
+
+static inline int spin_rdma_put(uint32_t dest, void *data, uint32_t length, spin_cmd_t *handle)
+{
+    uint32_t fid = 1 /* >1 is RDMA */;
+    uint32_t src_addr_high = 0;
+    uint32_t cmd_info = 2;
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 144(%1);  \
+                   sw      %3, 148(%1);  \
+                   sw      %5, 152(%1);  \
+                   sw      %4, 156(%1);  \
+                   sw      %6, 160(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(dest), "r"(fid), "r"(src_addr_high), "r"((uint32_t)data), "r"(length), "r"(cmd_info));       
+    
+    *handle = res;
+    return SPIN_OK;
+}
+
+static inline int spin_send_packet(void *data, uint32_t length, spin_cmd_t *handle)
+{
+    uint32_t dest = 0;
+    uint32_t fid = 0 /* fid is used as QP ID. fid=0 -> no QP, it's raw data */;
+    uint32_t src_addr_high = 0;
+    uint32_t cmd_info = 2;
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 144(%1);  \
+                   sw      %3, 148(%1);  \
+                   sw      %5, 152(%1);  \
+                   sw      %4, 156(%1);  \
+                   sw      %6, 160(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(dest), "r"(fid), "r"(src_addr_high), "r"((uint32_t)data), "r"(length), "r"(cmd_info));       
+    
+    *handle = res;
+    return SPIN_OK;
+}
+
+static inline int spin_dma_to_host(uint64_t host_addr, uint32_t nic_addr, uint32_t length, bool generate_event, spin_cmd_t *xfer)
+{
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+    uint32_t direction = 1; //NIC -> host
+    uint32_t cmd_info = (uint8_t) generate_event;
+
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 148(%1);  \
+                   sw      %3, 144(%1);  \
+                   sw      %4, 152(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 160(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(nic_addr), "r"(length), "r"(direction), "r"(cmd_info));       
+    
+    *xfer = res;
+    return SPIN_OK;
+}
+
+static inline int spin_dma_from_host(uint64_t host_addr, uint32_t nic_addr, uint32_t length, bool generate_event, spin_cmd_t *xfer)
+{
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+    uint32_t direction = 0; //host -> NIC
+    uint32_t cmd_info = (uint8_t) generate_event;
+
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 148(%1);  \
+                   sw      %3, 144(%1);  \
+                   sw      %4, 152(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 160(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(nic_addr), "r"(length), "r"(direction), "r"(cmd_info));       
+    
+    *xfer = res;
+    return SPIN_OK;
+}
+
+// spin_host_write is deprecated. Use spin_write_to_host instead! 
+#define spin_host_write spin_write_to_host
+
+static inline int spin_write_to_host(uint64_t host_addr, uint64_t user_data, spin_cmd_t *xfer) 
+{
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+
+    uint32_t data_high = (uint32_t) (user_data >> 32);
+    uint32_t data_low = (uint32_t) user_data;
+
+    uint32_t size_and_direction = (0x8 << 1) | 0x1; // 8 bytes NIC -> host
+    uint32_t cmd_info = (uint8_t) 4;
+
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 148(%1);  \
+                   sw      %3, 144(%1);  \
+                   sw      %4, 152(%1);  \
+                   sw      %6, 156(%1);  \
+                   sw      %5, 160(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(size_and_direction), "r"(data_high), "r"(data_low), "r"(cmd_info));       
+
+    *xfer = res;
+    return SPIN_OK;
+}
+
+//this function is only needed to avoid the compiler stripping away the handler functions (we don't reference them
+//from the code but have pointers to them in the ME)
+void init_handlers(handler_fn * hh, handler_fn *ph, handler_fn *th, void **handler_mem_ptr);
diff --git a/sw/runtime/include/hwsched.h b/sw/runtime/include/hwsched.h
new file mode 100644
index 0000000..107b670
--- /dev/null
+++ b/sw/runtime/include/hwsched.h
@@ -0,0 +1,39 @@
+#pragma once
+
+#define HWSCHED_HANDLER_FUN_ADDR     0x1B205000
+#define HWSCHED_HANDLER_FUN_SIZE     0x1B205004
+#define HWSCHED_HANDLER_MEM_ADDR     0x1B205008
+#define HWSCHED_HANDLER_MEM_SIZE     0x1B20500c
+#define HWSCHED_PKT_ADDR             0x1B205010
+#define HWSCHED_PKT_SIZE             0x1B205014
+#define HWSCHED_SCRATCHPAD_0_ADDR    0x1B205018
+#define HWSCHED_SCRATCHPAD_1_ADDR    0x1B20501c
+#define HWSCHED_SCRATCHPAD_2_ADDR    0x1B205020
+#define HWSCHED_SCRATCHPAD_3_ADDR    0x1B205024
+#define HWSCHED_SCRATCHPAD_0_SIZE    0x1B205028
+#define HWSCHED_SCRATCHPAD_1_SIZE    0x1B20502c
+#define HWSCHED_SCRATCHPAD_2_SIZE    0x1B205030
+#define HWSCHED_SCRATCHPAD_3_SIZE    0x1B205034
+#define HWSCHED_HOST_MEM_ADDR_HIGH   0x1B205038
+#define HWSCHED_HOST_MEM_ADDR_LOW    0x1B20503c
+#define HWSCHED_HOST_MEM_SIZE        0x1B205040
+#define HWSCHED_HOST_L2_PKT_ADDR     0x1B205044
+#define HWSCHED_HOME_CLUSTER_ID      0x1B205048
+#define HWSCHED_FLOW_ID              0x1B20504c
+#define HWSCHED_DOORBELL             0x1B205050
+#define HWSCHED_ERROR                0x1B205054
+
+#define CMD_ISSUE   0x1B205080
+#define CMD_WAIT    0x1B205084
+#define CMD_TEST    0x1B205088
+#define CMD_INFO    0x1B20508C
+#define CMD_WORD0   0x1B205090
+#define CMD_WORD1   0x1B205094
+#define CMD_WORD2   0x1B205098
+#define CMD_WORD3   0x1B20509C
+#define CMD_WORD4   0x1B2050A0
+#define CMD_WORD5   0x1B2050A4
+#define CMD_WORD6   0x1B2050A8
+
+#define MMIO_READ(X) (*((uint32_t volatile*) (X)))
+#define MMIO_WRITE(X, V) (*((uint32_t volatile*) (X)) = V)
\ No newline at end of file
diff --git a/sw/runtime/include/libaxidma.h b/sw/runtime/include/libaxidma.h
new file mode 100644
index 0000000..2fbeb43
--- /dev/null
+++ b/sw/runtime/include/libaxidma.h
@@ -0,0 +1,155 @@
+// Copyright (c) 2020 ETH Zurich, University of Bologna
+// All rights reserved.
+//
+// This code is under development and not yet released to the public.
+// Until it is released, the code is under the copyright of ETH Zurich and
+// the University of Bologna, and may contain confidential and/or unpublished
+// work. Any reuse/redistribution is strictly forbidden without written
+// permission from ETH Zurich.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+// AXI DMA library for the pulp cluster frontend 
+
+#include <stdint.h>
+
+
+// base address of the dma
+typedef struct {
+    uint32_t src_addr_low;
+    uint32_t src_addr_high;
+    uint32_t dst_addr_low;
+    uint32_t dst_addr_high;
+    uint32_t num_bytes;
+    volatile uint32_t tf_id   __attribute__((aligned(8)));
+    volatile uint32_t done_id __attribute__((aligned(8)));
+    volatile uint32_t config  __attribute__((aligned(8)));
+} axidma__dma_conf_t;
+
+// launch simple 1D transfer (supporting 64 bit addresses)
+static inline uint32_t axidma__launch_oned_64(
+    axidma__dma_conf_t* axidma__dma_conf,
+    void* src_addr_low,
+    void* src_addr_high,
+    void* dst_addr_low,
+    void* dst_addr_high,
+    uint32_t num_bytes 
+) {
+
+    // configure the dma
+    axidma__dma_conf->src_addr_low  = (uint32_t)src_addr_low;
+    axidma__dma_conf->src_addr_high = (uint32_t)src_addr_high;
+    axidma__dma_conf->dst_addr_low  = (uint32_t)dst_addr_low;
+    axidma__dma_conf->dst_addr_high = (uint32_t)dst_addr_high;
+    axidma__dma_conf->num_bytes     = (uint32_t)num_bytes;
+
+    __asm__ __volatile__ ("" : : : "memory");
+
+    // launch the transfer
+    return axidma__dma_conf->tf_id;
+}
+
+
+// launch simple 1D transfer
+// make sure the high address registers are correctly set!
+static inline uint32_t axidma__launch_oned( 
+    axidma__dma_conf_t* axidma__dma_conf,
+    void* src_addr,                                          
+    void* dst_addr,
+    uint32_t num_bytes  
+) {
+
+    // configure the dma
+    axidma__dma_conf->src_addr_low  = (uint32_t)src_addr;
+    axidma__dma_conf->dst_addr_low  = (uint32_t)dst_addr;
+    axidma__dma_conf->num_bytes     = (uint32_t)num_bytes;
+
+    __asm__ __volatile__ ("" : : : "memory");
+
+    // launch the transfer
+    return axidma__dma_conf->tf_id;
+}
+
+
+// use to set the the segment address in a segmented system
+static inline void axidma__set_seg_addr( 
+    axidma__dma_conf_t* axidma__dma_conf,
+    void* src_seg_addr,
+    void* dsc_seg_addr  
+) {
+
+    // configure the upper 64 bit addresses
+    axidma__dma_conf->src_addr_high = (uint32_t)src_seg_addr;
+    axidma__dma_conf->dst_addr_high = (uint32_t)dsc_seg_addr;
+
+}
+
+
+// clear upper address registers
+static inline void axidma__clear_seg_addr(
+    axidma__dma_conf_t* axidma__dma_conf
+) {
+
+    // clear both upper address registers
+    axidma__set_seg_addr(axidma__dma_conf, 0, 0);
+}
+
+
+// read the id of the last transaction that has been completed
+static inline uint32_t axidma__read_completed_id(
+    axidma__dma_conf_t* axidma__dma_conf
+) {
+
+    return axidma__dma_conf->done_id;
+}
+
+
+// wait for a given transaction to complete
+static inline void axidma__wait_for_tf_completion(
+    axidma__dma_conf_t* axidma__dma_conf,
+    uint32_t tf_id
+) {
+
+    // spin until transfer is completed
+    while (tf_id > axidma__read_completed_id(axidma__dma_conf)) {
+        asm volatile ("nop");
+    }
+}
+
+
+// test if a given transaction has been completed
+static inline char axidma__tf_completed(
+    axidma__dma_conf_t* axidma__dma_conf,
+    uint32_t tf_id
+) {
+
+    return (tf_id <= axidma__read_completed_id(axidma__dma_conf));
+}
+
+
+// non-blocking transfer
+static inline uint32_t axidma__memcpy_nonblk( 
+    axidma__dma_conf_t* axidma__dma_conf,
+    void* src_addr,
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+    return axidma__launch_oned(axidma__dma_conf, src_addr, dst_addr, num_bytes);
+}
+
+
+// blocking transfer
+static inline void axidma__memcpy(
+    axidma__dma_conf_t* axidma__dma_conf,
+    void* src_addr,       
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+    volatile uint32_t tf_id = axidma__launch_oned(axidma__dma_conf, src_addr, dst_addr, num_bytes);
+    // spin until transfer is completed
+    while (tf_id > axidma__read_completed_id(axidma__dma_conf)) {
+        asm volatile ("nop");
+    }
+}
diff --git a/sw/runtime/include/packets.h b/sw/runtime/include/packets.h
new file mode 100755
index 0000000..2ba84c7
--- /dev/null
+++ b/sw/runtime/include/packets.h
@@ -0,0 +1,49 @@
+#ifndef PACKETS_H
+#define PACKETS_H
+
+#include <stdint.h>
+
+typedef struct ip_hdr 
+{
+    //ip-like
+    uint8_t             version:4;
+    uint8_t             ihl:4;
+    uint8_t             tos;
+    uint16_t            length;
+
+    uint16_t            identification;
+    uint16_t            offset;
+
+    uint8_t             ttl;
+    uint8_t             protocol;
+    uint16_t            checksum;
+
+    uint32_t            source_id;      // 4
+    uint32_t            dest_id;        // 4
+
+} __attribute__((__packed__)) ip_hdr_t;
+
+typedef struct udp_hdr
+{
+    uint16_t            src_port;
+    uint16_t            dst_port;
+    uint16_t            length;
+    uint16_t            checksum;
+} __attribute__((__packed__)) udp_hdr_t;
+
+
+typedef struct app_hdr
+{ //QUIC-like
+    uint64_t            connection_id;
+    uint16_t            packet_num;
+    uint16_t             frame_type; //frame_type 1: connection closing
+} __attribute__((__packed__)) app_hdr_t;
+
+typedef struct pkt_hdr
+{
+    ip_hdr_t  ip_hdr;
+    udp_hdr_t udp_hdr;
+    app_hdr_t app_hdr;
+}  __attribute__((__packed__)) pkt_hdr_t;
+
+#endif /* PACKETS_H */
diff --git a/sw/runtime/include/pspin.h b/sw/runtime/include/pspin.h
new file mode 100644
index 0000000..2b03cea
--- /dev/null
+++ b/sw/runtime/include/pspin.h
@@ -0,0 +1,258 @@
+#pragma once
+
+#include <hal/pulp.h>
+#include <assert.h>
+#include <stdbool.h>
+#include <stdint.h>
+#include <stdlib.h>
+
+#define MEM_ALIGNMENT 4
+#define ALIGN_UP(NUM, ALIGN) ((((uint32_t)(NUM)) + ((ALIGN)-1)) & ~((ALIGN)-1))
+#define DMA_MAX_XFER_SIZE 32768
+#define DMA_NULL 0
+
+typedef uint32_t dma_t;
+typedef volatile uint32_t futex_t;
+
+#ifndef NO_PULP
+
+static inline void rt_time_wait_cycles(const unsigned cycles)
+{
+    /**
+     * Each iteration of the loop below will take four cycles on RI5CY (one for
+     * `addi` and three for the taken `bnez`; if the instructions hit in the
+     * I$).  Thus, we let `i` count the number of remaining loop iterations and
+     * initialize it to a fourth of the number of clock cyles.  With this
+     * initialization, we must not enter the loop if the number of clock cycles
+     * is less than four, because this will cause an underflow on the first
+     * subtraction.
+     */
+    register unsigned threshold;
+    asm volatile("li %[threshold], 4"
+                 : [ threshold ] "=r"(threshold));
+    asm volatile goto("ble %[cycles], %[threshold], %l2"
+                      : /* no output */
+                      : [ cycles ] "r"(cycles), [ threshold ] "r"(threshold)
+                      : /* no clobbers */
+                      : __wait_cycles_end);
+    register unsigned i = cycles >> 2;
+__wait_cycles_start:
+    // Decrement `i` and loop if it is not yet zero.
+    asm volatile("addi %0, %0, -1"
+                 : "+r"(i));
+    asm volatile goto("bnez %0, %l1"
+                      : /* no output */
+                      : "r"(i)
+                      : /* no clobbers */
+                      : __wait_cycles_start);
+__wait_cycles_end:
+    return;
+}
+
+
+static inline void asm_mem_fence()
+{
+    __asm__ __volatile__(""
+                         :
+                         :
+                         : "memory");
+}
+
+static inline uint32_t load_reserved(volatile const uint32_t *const addr)
+{
+    uint32_t val;
+    asm_mem_fence();
+    asm volatile("lr.w %0, (%1)"
+                 : "=r"(val)
+                 : "r"(addr));
+    asm_mem_fence();
+    return val;
+}
+
+/**
+ * Expose the store-conditional instruction.  Only stores a value if a previously made reservation
+ * has not been broken.
+ *
+ * @param   addr    A pointer to L2 memory at which to store the value.
+ * @param   val     Value to store.
+ *
+ * @return  0:  Store was successful (the reservation was still valid).
+ *          1:  Reservation was broken, no store happened.
+ *          2:  Slave error; the slave does not support LR/SC.
+ *          3:  The address does not exist.
+ */
+static inline unsigned store_conditional(volatile uint32_t *const addr, const uint32_t val)
+{
+    unsigned res;
+    asm_mem_fence();
+    asm volatile("sc.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+/**
+ * Swap a value atomically if the old memory value matches.
+ *
+ * @param   addr    A pointer to L2 memory at which to swap the value.
+ * @param   old     The value expected in memory.
+ * @param   new     The new value to be stored if `old` matches the memory content.
+ *
+ * @return   0: Swap was successful.
+ *          -1: No swap because old value did not match.
+ *          >0: No swap because atomic access failed.
+ */
+static inline int compare_and_swap(
+    volatile uint32_t *const addr, const uint32_t old, const uint32_t new)
+{
+    uint32_t tmp = load_reserved(addr);
+    if (tmp == old)
+        return store_conditional(addr, new);
+    else
+        return -1;
+}
+
+static inline uint32_t amo_swap(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amoswap.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline void amo_store(volatile uint32_t *const addr, const uint32_t val)
+{
+    asm_mem_fence();
+    asm volatile("amoswap.w x0, %0, (%1)"
+                 :
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+}
+
+static inline int32_t amo_add(volatile int32_t *const addr, const int32_t val)
+{
+    int32_t res;
+    asm_mem_fence();
+    asm volatile("amoadd.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline uint32_t amo_and(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amoand.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline uint32_t amo_or(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amoor.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline uint32_t amo_xor(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amoxor.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline uint32_t amo_maxu(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amomaxu.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline int32_t amo_max(volatile int32_t *const addr, const int32_t val)
+{
+    int32_t res;
+    asm_mem_fence();
+    asm volatile("amomax.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline uint32_t amo_minu(volatile uint32_t *const addr, const uint32_t val)
+{
+    uint32_t res;
+    asm_mem_fence();
+    asm volatile("amominu.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static inline int32_t amo_min(volatile int32_t *const addr, const int32_t val)
+{
+    int32_t res;
+    asm_mem_fence();
+    asm volatile("amomin.w %0, %1, (%2)"
+                 : "=r"(res)
+                 : "r"(val), "r"(addr));
+    asm_mem_fence();
+    return res;
+}
+
+static void futex_init(futex_t *futex)
+{
+    //*futex = 0;
+    amo_store(futex, 0);
+}
+
+static inline int futex_try_lock(futex_t *futex)
+{
+    return amo_or(futex, 1) == 0;
+}
+
+static inline int futex_lock(futex_t *futex)
+{
+    while (amo_or(futex, 1))
+    {
+        ;
+    }
+    return 1;
+}
+
+static inline int futex_lock_s(futex_t *futex)
+{
+    while (amo_or(futex, 1))
+    {
+        rt_time_wait_cycles(32);
+    }
+    return 1;
+}
+
+static inline void futex_unlock(futex_t *futex)
+{
+    futex_init(futex);
+}
+
+#endif
diff --git a/sw/runtime/include/pspin_rt.h b/sw/runtime/include/pspin_rt.h
new file mode 100644
index 0000000..c1ca5fa
--- /dev/null
+++ b/sw/runtime/include/pspin_rt.h
@@ -0,0 +1,48 @@
+#pragma once
+
+#include <hal/pulp.h>
+#include <assert.h>
+#include <stdbool.h>
+#include <stdint.h>
+#include <stdlib.h>
+
+#define ECALL_PSPIN_HANDLER_EXIT 0xa
+
+#define PULP_CSR_MSTATUS 0x300
+#define PULP_CSR_MTVEC 0x305
+#define PULP_CSR_MEPC 0x341
+#define PULP_CSR_MCAUSE 0x342
+#define PULP_CSR_PRIVLV 0xc10
+
+#define PULP_CSR_PMPCFG0 0x3a0
+#define PULP_CSR_PMPCFG1 0x3a1
+#define PULP_CSR_PMPCFG2 0x3a2
+#define PULP_CSR_PMPCFG3 0x3a3
+#define PULP_CSR_PMPADDR0 0x3b0
+#define PULP_CSR_PMPADDR1 0x3b1
+#define PULP_CSR_PMPADDR2 0x3b2
+#define PULP_CSR_PMPADDR3 0x3b3
+#define PULP_CSR_PMPADDR4 0x3b4
+#define PULP_CSR_PMPADDR5 0x3b5
+#define PULP_CSR_PMPADDR6 0x3b6
+#define PULP_CSR_PMPADDR7 0x3b7
+#define PULP_CSR_PMPADDR8 0x3b8
+#define PULP_CSR_PMPADDR9 0x3b9
+#define PULP_CSR_PMPADDR10 0x3ba
+#define PULP_CSR_PMPADDR11 0x3bb
+#define PULP_CSR_PMPADDR12 0x3bc
+#define PULP_CSR_PMPADDR13 0x3bd
+#define PULP_CSR_PMPADDR14 0x3be
+#define PULP_CSR_PMPADDR15 0x3bf
+
+#ifndef NO_PULP
+static inline uint32_t rt_core_id()
+{
+    return hal_core_id();
+}
+
+static inline uint32_t rt_cluster_id()
+{
+    return hal_cluster_id();
+}
+#endif
diff --git a/sw/runtime/include/spin_conf.h b/sw/runtime/include/spin_conf.h
new file mode 100644
index 0000000..aebbc1a
--- /dev/null
+++ b/sw/runtime/include/spin_conf.h
@@ -0,0 +1,27 @@
+#pragma once
+
+/* PULP settings */
+// number of cores per cluster
+#ifndef NB_CORES
+    #define NB_CORES    8
+#endif
+
+// number of clusters
+#ifndef NB_CLUSTERS
+    #define NB_CLUSTERS 4
+#endif
+#define CORE_COUNT (NB_CORES * NB_CLUSTERS)
+
+/* Packet settings */
+// length of the input packet queue [B]
+// Warning: modify spin_types.h if you increase this size!
+#define PacketQueueLength (4 * (1 << 20) - 3 * 4) // 4 MiB minus three words meta data
+
+// size of data payload in each packet [B]
+#ifndef PKT_SIZE
+#define PKT_SIZE 1024
+#endif
+
+// number of HPUs per each cluster
+#define NUM_CLUSTER_HPUS (NB_CORES)
+
diff --git a/sw/runtime/include/spin_dma.h b/sw/runtime/include/spin_dma.h
new file mode 100644
index 0000000..ed79482
--- /dev/null
+++ b/sw/runtime/include/spin_dma.h
@@ -0,0 +1,121 @@
+// Copyright (c) 2020 ETH Zurich, University of Bologna
+// All rights reserved.
+//
+// This code is under development and not yet released to the public.
+// Until it is released, the code is under the copyright of ETH Zurich and
+// the University of Bologna, and may contain confidential and/or unpublished
+// work. Any reuse/redistribution is strictly forbidden without written
+// permission from ETH Zurich.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+// AXI DMA library for the spinningpulp soc
+
+#pragma once
+
+#include "libaxidma.h"
+
+// cluster address ofsets
+#define CLUSTER_BASE 0x10000000
+#define DMA_OFFSET 0x1800
+
+#define PRIVATE_DMA_BASE ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET
+#define PUPLIC_DMA_BASE  CLUSTER_BASE + ARCHI_CLUSTER_PERIPHERALS_OFFSET + DMA_OFFSET
+
+
+// non-blocking private transfer
+static inline uint32_t spin__memcpy_nonblk( 
+    void* src_addr,
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+	return axidma__memcpy_nonblk(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// blocking private transfer
+static inline void spin__memcpy(
+    void* src_addr,       
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+	axidma__memcpy(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// wait for a given private transaction to complete
+static inline void spin__wait_for_tf_completion(
+    uint32_t tf_id
+) {
+
+    // spin until transfer is completed
+    axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+    while (tf_id > axidma__read_completed_id(dma)) {
+        asm volatile ("nop");
+    }
+}
+
+
+// test if a given private transaction has been completed
+static inline char spin__tf_completed(
+    uint32_t tf_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+    return (tf_id <= axidma__read_completed_id(dma));
+}
+
+
+// non-blocking public transfer
+static inline uint32_t spin__public_memcpy_nonblk( 
+    void* src_addr,
+    void* dst_addr,
+    uint32_t num_bytes,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+	return axidma__memcpy_nonblk(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// blocking public transfer
+static inline void spin__public_memcpy(
+    void* src_addr,       
+    void* dst_addr,
+    uint32_t num_bytes,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+	axidma__memcpy(dma, src_addr, dst_addr, num_bytes);
+}
+	
+
+// wait for a given private transaction to complete
+static inline void spin__public_wait_for_tf_completion(
+    uint32_t tf_id,
+    uint32_t cluster_id
+) {
+
+    // spin until transfer is completed
+    axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+    while (tf_id > axidma__read_completed_id(dma)) {
+        asm volatile ("nop");
+    }
+}
+
+
+// test if a given private transaction has been completed
+static inline char spin__public_tf_completed(
+    uint32_t tf_id,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+    return (tf_id <= axidma__read_completed_id(dma));
+}
diff --git a/sw/runtime/include/util.h b/sw/runtime/include/util.h
new file mode 100644
index 0000000..cf2f18e
--- /dev/null
+++ b/sw/runtime/include/util.h
@@ -0,0 +1,69 @@
+#pragma once
+
+#include <stdio.h>
+
+// #define LOG
+
+#define MIN(a, b) (((a)<(b)) ? (a) : (b))
+#define MAX(a, b) (((a)>(b)) ? (a) : (b))
+
+//#define FAST_MIN(x, y) (y ^ ((x ^ y) & -(x < y)))
+//#define FAST_MAX(x, y) (x ^ ((x ^ y) & -(x < y)))
+
+#define STRINGIFY(x) #x
+#define read_csr(reg, val) asm volatile ("csrr %0, " STRINGIFY(reg) : "=r"(val));
+#define write_csr(reg, val) asm volatile ("csrw " STRINGIFY(reg) ", %0" : : "rK" (val) : "memory");
+#define clear_csr(reg, mask) asm volatile ("csrc " STRINGIFY(reg) ", %0" : : "rK" (mask) : "memory");
+#define read_register(reg, val) asm volatile ("addi %0, " STRINGIFY(reg) ", 0" : "=r"(val));
+#define write_register(reg, val) asm volatile ("addi " STRINGIFY(reg) ", %0, 0" : : "r"(val) : "memory");
+
+#define DIV_CEIL(a, b) (((a) + (b) - 1)/(b))
+
+//only for powers of 2!
+#define FAST_DIV(a, log2_b) ((a) >> log2_b)
+#define FAST_MOD(a, b) ((a) & ((b) - 1))
+
+#define AND(a, b) ((a) & ((b)))
+
+#define TERMINATE {*(volatile unsigned int*) 0x1B200000 = 1;}
+
+/*
+#define FAST_MOD2(a, b, c)                          \
+{                                                   \
+    uint32_t tmp = b-1;                             \
+    __asm__ volatile (                              \
+        "and %0, %1, %2;"                           \
+        : "=r" (c)                                  \
+        : "ri" (a)                                  \
+        , "ri" (tmp)                                \
+    );                                              \
+}                
+*/
+
+#define LABEL(name) __asm__ __volatile__ (#name ":;" ::: "memory")
+
+
+#ifdef CHECK_ASSERTS
+#define ASSERT(condition)\
+if (!(condition)) {\
+while (true) {\
+    printf("Assertion fail: " #condition " at " __FILE__ ":" "%d\n", __LINE__); \
+    *(volatile unsigned int*) 0x1B200000 = 1; \
+}}
+#else
+#define ASSERT(condition)
+#endif
+
+#define SPIN_PRINTF(format, ...) printf("%s:%s:%d: " format, __FILE__, __FUNCTION__, __LINE__, ##__VA_ARGS__)
+
+#ifdef LOG
+#define DEBUG_PRINT(format, ...) SPIN_PRINTF(format, ##__VA_ARGS__)
+#else
+#define DEBUG_PRINT(...)
+#endif
+
+#ifdef ENABLE_TRACING
+#define TRACING_DUMMY_INSTR() __asm__ __volatile__ ("nop")
+#else
+#define TRACING_DUMMY_INSTR() 
+#endif
diff --git a/sw/runtime/src/handler.c b/sw/runtime/src/handler.c
new file mode 100644
index 0000000..b222825
--- /dev/null
+++ b/sw/runtime/src/handler.c
@@ -0,0 +1,220 @@
+#include <hal/pulp.h>
+#include "handler.h"
+#include "util.h"
+#include "pspin_rt.h"
+#include "spin_dma.h"
+#include "hwsched.h"
+
+
+/** DMA functions **/
+
+int spin_dma(void* source, void* dest, size_t size, int direction, int options, spin_dma_t* xfer)
+{
+    *xfer = spin__memcpy_nonblk(source, dest, (uint32_t)size);
+    return SPIN_OK;
+}
+
+int spin_dma_wait(spin_dma_t xfer)
+{
+    spin__wait_for_tf_completion(xfer);
+    return SPIN_OK;
+}
+
+int spin_dma_test(spin_dma_t xfer, uint32_t *completed)
+{
+    *completed = spin__tf_completed(xfer);
+    return SPIN_OK;
+}
+
+/** Locks **/
+
+int spin_lock_init(spin_lock_t* lock)
+{
+    futex_init(lock);
+    return SPIN_OK;
+}
+
+int spin_lock_try_lock(spin_lock_t* lock)
+{
+    return futex_try_lock(lock);
+}
+
+int spin_lock_lock(spin_lock_t* lock)
+{
+    futex_lock_s(lock);
+    return SPIN_OK;
+}
+
+int spin_lock_unlock(spin_lock_t* lock)
+{
+    futex_unlock(lock);
+    return SPIN_OK;
+}
+
+
+int spin_rw_lock_r_lock(spin_rw_lock_t *rwlock)
+{
+    int32_t num_readers = amo_add(&(rwlock->num_readers), 1) + 1;
+    if (num_readers == 1)
+    {
+        spin_lock_lock(&(rwlock->glock));
+    }
+    return SPIN_OK;
+}
+
+int spin_rw_lock_r_unlock(spin_rw_lock_t *rwlock)
+{
+    int32_t num_readers = amo_add(&(rwlock->num_readers), -1) - 1;
+    if (num_readers == 0)
+    {
+        spin_lock_unlock(&(rwlock->glock));
+    }
+    return SPIN_OK;
+}
+
+int spin_rw_lock_w_lock(spin_rw_lock_t *rwlock)
+{
+    spin_lock_lock(&(rwlock->glock));
+    return SPIN_OK;
+}
+
+int spin_rw_lock_w_unlock(spin_rw_lock_t *rwlock)
+{
+    spin_lock_unlock(&(rwlock->glock));
+    return SPIN_OK;
+}
+
+
+/** NIC commands **/
+int spin_cmd_wait(spin_cmd_t handle) 
+{
+    MMIO_WRITE(CMD_WAIT, handle);
+    return SPIN_OK;
+}
+
+int spin_cmd_test(spin_cmd_t handle, bool *completed)
+{
+    MMIO_WRITE(CMD_TEST, handle);
+    *completed = MMIO_READ(CMD_TEST) == 1;
+    return SPIN_OK;
+} 
+
+int spin_rdma_put(uint32_t dest, void *data, uint32_t length, spin_cmd_t *handle)
+{
+    uint32_t fid = 1 /* >1 is RDMA */;
+    uint32_t src_addr_high = 0;
+    uint32_t cmd_info = 2;
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 168(%1);  \
+                   sw      %3, 164(%1);  \
+                   sw      %4, 160(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 152(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(dest), "r"(fid), "r"(src_addr_high), "r"((uint32_t)data), "r"(length), "r"(cmd_info));       
+    
+    *handle = res;
+    return SPIN_OK;
+}
+
+
+int spin_send_packet(void *data, uint32_t length, spin_cmd_t *handle)
+{
+    uint32_t dest = 0;
+    uint32_t fid = 0 /* fid is used as QP ID. fid=0 -> no QP, it's raw data */;
+    uint32_t src_addr_high = 0;
+    uint32_t cmd_info = 2;
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 168(%1);  \
+                   sw      %3, 164(%1);  \
+                   sw      %4, 160(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 152(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(dest), "r"(fid), "r"(src_addr_high), "r"((uint32_t)data), "r"(length), "r"(cmd_info));       
+    
+    *handle = res;
+    return SPIN_OK;
+}
+
+int spin_host_write(uint64_t host_addr, uint64_t user_data, bool generate_event) 
+{
+    /* WARNING: HostDirect is not implemented yet. This method just prepares a dma_to_host command but does not issue it. */
+
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+
+    uint32_t data_high = (uint32_t) (user_data >> 32);
+    uint32_t data_low = (uint32_t) user_data;
+
+    uint32_t direction = 1<<31; //NIC -> host
+    uint32_t cmd_info = (uint8_t) generate_event;
+
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 168(%1);  \
+                   sw      %3, 164(%1);  \
+                   sw      %4, 160(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 144(%1);  \
+                   sw      %7, 140(%1);  \
+                   add     %0, %0, x0;  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(data_high), "r"(data_low), "r"(direction), "r"(cmd_info));       
+
+    return SPIN_OK;
+}
+
+
+int spin_dma_to_host(uint64_t host_addr, uint32_t nic_addr, uint32_t length, bool generate_event, spin_cmd_t *xfer)
+{
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+    uint32_t direction = 1<<31; //NIC -> host
+    uint32_t cmd_info = (uint8_t) generate_event;
+
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 168(%1);  \
+                   sw      %3, 164(%1);  \
+                   sw      %4, 160(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 144(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(nic_addr), "r"(length), "r"(direction), "r"(cmd_info));       
+    
+    *xfer = res;
+    return SPIN_OK;
+}
+
+int spin_dma_from_host(uint64_t host_addr, uint32_t nic_addr, uint32_t length, bool generate_event, spin_cmd_t *xfer)
+{
+    uint32_t host_address_high = (uint32_t) (host_addr >> 32);
+    uint32_t host_address_low = (uint32_t) host_addr;
+    uint32_t direction = 0; //host -> NIC
+    uint32_t cmd_info = (uint8_t) generate_event;
+
+    //length, src_addr_low, src_addr_high, fid, nid
+    uint32_t res;
+    uint32_t base_addr = 0x1b205000;
+    asm volatile(" sw      %2, 168(%1);  \
+                   sw      %3, 164(%1);  \
+                   sw      %4, 160(%1);  \
+                   sw      %5, 156(%1);  \
+                   sw      %6, 144(%1);  \
+                   sw      %7, 140(%1);  \
+                   lw      %0, 128(%1);  \
+    " : "=r"(res) : "r"(base_addr), "r"(host_address_high), "r"(host_address_low), "r"(nic_addr), "r"(length), "r"(direction), "r"(cmd_info));       
+    
+    *xfer = res;
+    return SPIN_OK;
+}
+
diff --git a/sw/runtime/src/hpu.c b/sw/runtime/src/hpu.c
new file mode 100644
index 0000000..0eedf19
--- /dev/null
+++ b/sw/runtime/src/hpu.c
@@ -0,0 +1,127 @@
+#include "hpu.h"
+#include "util.h"
+#include "spin_conf.h"
+#include "hwsched.h"
+#include "pspin_rt.h"
+
+#define MSTATUS_USER (3<<11)
+
+#define read_register(reg, val) asm volatile ("addi %0, " STRINGIFY(reg) ", 0" : "=r"(val));
+#define write_register(reg, val) asm volatile ("addi " STRINGIFY(reg) ", %0, 0" : : "r"(val) : "memory");
+
+void __attribute__ ((aligned (256))) mtvec();
+
+typedef struct hpu_descr {
+    uint8_t *runtime_sp;
+} hpu_descr_t;
+
+volatile __attribute__ ((section(".data_tiny_l1"))) hpu_descr_t* volatile hpu_descr[NUM_CLUSTER_HPUS];
+
+void hpu_run()
+{
+    handler_args_t handler_args;
+
+    read_register(x10, handler_args.cluster_id);
+    read_register(x11, handler_args.hpu_id);
+
+    handler_args.hpu_gid = handler_args.cluster_id * NB_CORES + handler_args.hpu_id;
+    handler_args.task = (task_t *) HWSCHED_HANDLER_MEM_ADDR;
+
+    while (1) {
+
+        handler_fn handler_fun = (handler_fn) MMIO_READ(HWSCHED_HANDLER_FUN_ADDR); 
+
+        asm volatile ("nop"); /* TELEMETRY: HANDLER:START */
+        handler_fun(&handler_args);
+        asm volatile ("nop"); /* TELEMETRY: HANDLER:END */
+       
+        MMIO_READ(HWSCHED_DOORBELL); 
+    }
+}
+
+void __attribute__ ((optimize(0))) cluster_init()
+{
+    uint32_t cluster_id = rt_cluster_id();
+    enable_all_icache_banks();
+    flush_all_icache_banks();
+    hal_icache_cluster_enable(cluster_id);
+}
+
+void hpu_entry()
+{
+
+    uint32_t core_id = rt_core_id();
+    uint32_t cluster_id = rt_cluster_id();
+
+    //printf("HPU (%lu, %lu) hello\n", cluster_id, core_id);
+
+    if (core_id == 0 && cluster_id==0) {
+        handler_fn hh, ph, th;
+        void *handler_mem;
+        init_handlers(&hh, &ph, &th, &handler_mem);
+    }
+
+    clear_csr(PULP_CSR_MSTATUS, MSTATUS_USER);
+    write_csr(PULP_CSR_MEPC, hpu_run);
+
+    write_csr(PULP_CSR_MTVEC, mtvec);
+
+    //we save these now because can't access them in user mode
+    write_register(x10, cluster_id);
+    write_register(x11, core_id);
+
+    //save the original sp in the HPU descr
+    read_register(x2, hpu_descr[core_id]);
+
+    //trap to user mode
+    asm volatile("mret");   
+}
+
+void int0_handler()
+{
+    uint32_t mcause;
+    read_csr(PULP_CSR_MCAUSE, mcause);
+    /*
+    switch (mcause)
+    {
+    case 8: // ECALL 
+        handler_error("ecalls are not suppoerted");
+        break;
+    case 1: 
+        handler_error("Instruction access fault");
+        break;
+    case 2: 
+        handler_error("Illegal instruction");
+        break;
+    case 5:
+        handler_error("Load access fault");
+        break;
+    case 7:
+        handler_error("Store/AMO access fault");
+        break;
+    default:
+        handler_error("Unrecognized mcause");
+        break;
+    }
+    */
+
+    MMIO_WRITE(HWSCHED_ERROR, mcause);
+    MMIO_READ(HWSCHED_DOORBELL);
+
+    //restore the stack pointer
+    write_register(x2, hpu_descr[rt_core_id()]);
+
+    //we want to resume the runtime and get ready
+    //for the next handler
+    clear_csr(PULP_CSR_MSTATUS, MSTATUS_USER);
+    write_csr(PULP_CSR_MEPC, hpu_run);
+
+    //trap to user mode
+    asm volatile("mret");
+}
+
+void __attribute__ ((aligned (256))) mtvec()
+{
+    /* ecall */
+    asm volatile("jalr x0, %0, 0" : : "r"(int0_handler));
+}
diff --git a/sw/runtime/src/hpu.h b/sw/runtime/src/hpu.h
new file mode 100644
index 0000000..4d25b5c
--- /dev/null
+++ b/sw/runtime/src/hpu.h
@@ -0,0 +1,8 @@
+#pragma once
+
+#include <stdint.h>
+
+#include "handler.h"
+#include "spin_conf.h"
+
+void hpu_entry();
diff --git a/sw/runtime/src/main.c b/sw/runtime/src/main.c
new file mode 100644
index 0000000..4587c8e
--- /dev/null
+++ b/sw/runtime/src/main.c
@@ -0,0 +1,74 @@
+#include <math.h>
+#include <stddef.h>
+
+#include "pulp.h" // PULP API
+#include "spinningpulp.h"
+
+#include "spin_conf.h"
+#include "hpu.h"
+#include "handler.h"
+#include "util.h"
+
+// Shared variables in L1 of each cluster, initialized to zero.
+//volatile __attribute__ ((section(".data_tiny_l1"))) uint8_t* volatile l1_buf;
+volatile uint32_t finished[NB_CLUSTERS];
+
+void success()
+{
+    return;
+}
+
+void core_entry(void *arg)
+{
+    int core_id = rt_core_id();
+    hpu_entry();
+}
+
+void cluster_entry(void *arg)
+{
+    int cluster_id = rt_cluster_id();
+    rt_team_fork(NB_CORES, core_entry, NULL);
+    finished[cluster_id] = 1;
+}
+
+int main()
+{
+    // Allocate event so clusters can be mounted and started without blocking.
+    rt_event_alloc(NULL, 1);
+    rt_event_t *event = rt_event_get(NULL, success, 0);
+
+    // hack to keep the functions in the binary (THIS POINTERS ARE NOT BEING USED!)
+    handler_fn hh, ph, th;
+    void *handler_mem;
+    init_handlers(&hh, &ph, &th, &handler_mem);
+
+    // Mount clusters.
+    for (unsigned i = 0; i < NB_CLUSTERS; i++)
+    {
+        rt_cluster_mount(1, i, 0, event);
+    }
+
+    // Start execution on other clusters.
+    for (unsigned i = 1; i < NB_CLUSTERS; i++)
+    {
+        rt_cluster_call(NULL, i, cluster_entry, NULL, NULL, 0, 0, NB_CORES, event);
+    }
+
+    // Start execution on own cluster.
+    cluster_entry(NULL);
+
+    // Wait for other clusters to complete execution and then unmount them.
+    for (unsigned i = 1; i < NB_CLUSTERS; i++)
+    {
+        while (!finished[i])
+        {
+            rt_time_wait_cycles(256);
+        }
+        rt_cluster_mount(0, i, 0, NULL);
+    }
+
+    // Send EOC.
+    *(volatile unsigned int *)0x1B200000 = 1;
+
+    return 0;
+}
diff --git a/sw/runtime/src/spin_dma.h b/sw/runtime/src/spin_dma.h
new file mode 100644
index 0000000..4cb11a7
--- /dev/null
+++ b/sw/runtime/src/spin_dma.h
@@ -0,0 +1,119 @@
+// Copyright (c) 2020 ETH Zurich, University of Bologna
+// All rights reserved.
+//
+// This code is under development and not yet released to the public.
+// Until it is released, the code is under the copyright of ETH Zurich and
+// the University of Bologna, and may contain confidential and/or unpublished
+// work. Any reuse/redistribution is strictly forbidden without written
+// permission from ETH Zurich.
+//
+// Thomas Benz <tbenz@ethz.ch>
+
+// AXI DMA library for the spinningpulp soc
+
+#include "libaxidma.h"
+
+// cluster address ofsets
+#define CLUSTER_BASE 0x10000000
+#define DMA_OFFSET 0x1800
+
+#define PRIVATE_DMA_BASE ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET
+#define PUPLIC_DMA_BASE  CLUSTER_BASE + ARCHI_CLUSTER_PERIPHERALS_OFFSET + DMA_OFFSET
+
+
+// non-blocking private transfer
+static inline uint32_t spin__memcpy_nonblk( 
+    void* src_addr,
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+	return axidma__memcpy_nonblk(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// blocking private transfer
+static inline void spin__memcpy(
+    void* src_addr,       
+    void* dst_addr,
+    uint32_t num_bytes 
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+	axidma__memcpy(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// wait for a given private transaction to complete
+static inline void spin__wait_for_tf_completion(
+    uint32_t tf_id
+) {
+
+    // spin until transfer is completed
+    axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+    while (tf_id > axidma__read_completed_id(dma)) {
+        asm volatile ("nop");
+    }
+}
+
+
+// test if a given private transaction has been completed
+static inline char spin__tf_completed(
+    uint32_t tf_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PRIVATE_DMA_BASE);
+    return (tf_id <= axidma__read_completed_id(dma));
+}
+
+
+// non-blocking public transfer
+static inline uint32_t spin__public_memcpy_nonblk( 
+    void* src_addr,
+    void* dst_addr,
+    uint32_t num_bytes,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+	return axidma__memcpy_nonblk(dma, src_addr, dst_addr, num_bytes);
+}
+
+
+// blocking public transfer
+static inline void spin__public_memcpy(
+    void* src_addr,       
+    void* dst_addr,
+    uint32_t num_bytes,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+	axidma__memcpy(dma, src_addr, dst_addr, num_bytes);
+}
+	
+
+// wait for a given private transaction to complete
+static inline void spin__public_wait_for_tf_completion(
+    uint32_t tf_id,
+    uint32_t cluster_id
+) {
+
+    // spin until transfer is completed
+    axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+    while (tf_id > axidma__read_completed_id(dma)) {
+        asm volatile ("nop");
+    }
+}
+
+
+// test if a given private transaction has been completed
+static inline char spin__public_tf_completed(
+    uint32_t tf_id,
+    uint32_t cluster_id
+) {
+
+	axidma__dma_conf_t* dma = (axidma__dma_conf_t* )(PUPLIC_DMA_BASE + cluster_id * ARCHI_CLUSTER_SIZE);
+    return (tf_id <= axidma__read_completed_id(dma));
+}
diff --git a/sw/scripts/benchmark.py b/sw/scripts/benchmark.py
new file mode 100755
index 0000000..d689240
--- /dev/null
+++ b/sw/scripts/benchmark.py
@@ -0,0 +1,154 @@
+#!/bin/python3
+
+# Copyright (C) 2020 ETH Zurich
+# 
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+# 
+#     https://www.apache.org/licenses/LICENSE-2.0
+# 
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+# See the License for the specific language governing permissions and
+# limitations under the License.
+#
+# Authors: 
+#   Elias Stalder, ETH (staldere@student.ethz.ch)
+
+import pandas as pd
+import subprocess
+import os
+from pathlib import Path
+import sys
+import argparse
+
+def to_name(make_defs, code_defs):
+    return ('.'.join([f'{key}={value}'for key, value in make_defs.items()]) \
+        + ('.' if len(make_defs) > 0 and len(code_defs) > 0 else '') \
+        + '.'.join(code_defs)).replace('=', '-')
+
+def get_filename(cmd, name, suffix):
+    return f'{cmd}.{name}.{suffix}'
+
+def run(folder, name, cmd_name, cmd, environment, cwd, suffix='log', to_stdout=False):
+    if to_stdout:
+        subprocess.run(cmd, env=environment, check=True, cwd=cwd)
+    else:
+        with open(os.path.join(folder, get_filename(cmd_name, name, suffix)), 'w') as f:
+            subprocess.run(cmd, stdout=f, env=environment, check=True, cwd=cwd)
+
+START_COLS = ['CLUSTER', 'CORE', 'START_TIME']
+END_COLS = ['CLUSTER', 'CORE', 'END_TIME', 'MSG_ID', 'PKT_SIZE']
+COLS = ['CLUSTER', 'CORE', 'END_TIME', 'START_TIME', 'LATENCY', 'MSG_ID', 'PKT_SIZE']
+
+def handler_latencies(folder, name):
+    with open(os.path.join(folder, get_filename('sim', name, 'log')), 'r') as f:
+        starts = []
+        ends = []
+        for line in f:
+            if 'HANDLER_START' in line:
+                line = line.strip()
+                parts = line.split(':')
+                time = parts[0][1:-7]
+                parts = parts[1].split(' ')
+                starts += [[int(parts[3]), int(parts[4]), int(time)]]
+            elif 'HANDLER_TIME' in line:
+                line = line.strip()
+                parts = line.split(':')
+                time = parts[0][1:-7]
+                parts = parts[1].split(' ')
+                ends += [[int(parts[3]), int(parts[4]), int(time), int(parts[5]), int(parts[8])]]
+
+    df_start = pd.DataFrame(data=starts, columns=START_COLS).sort_values(by=START_COLS).reset_index()[START_COLS].reset_index()
+    df_end = pd.DataFrame(data=ends, columns=END_COLS).sort_values(by=['CLUSTER', 'CORE', 'END_TIME']).reset_index()[END_COLS].reset_index()
+    df = df_start.merge(df_end, on=['index', 'CORE', 'CLUSTER'])
+    df['START_TIME'] = df['START_TIME'] / 1000
+    df['END_TIME'] = df['END_TIME'] / 1000
+    df['LATENCY'] = df['END_TIME'] - df['START_TIME']
+    df[['START_TIME', 'END_TIME', 'LATENCY']] = df[['START_TIME', 'END_TIME', 'LATENCY']].astype(int)
+    df = df[COLS]
+    df.to_csv(
+        path_or_buf=os.path.join(folder, get_filename('handlers', name, 'csv')),
+        sep=' ',
+        index=False,
+        header=True
+    )
+
+def run_benchmark(out_folder, make_defs, code_defs, args):
+    name = to_name(make_defs, code_defs)
+    environment = {**dict(os.environ), **make_defs}
+    defs = ' '.join([f'-D{d}' for d in code_defs])
+    environment['DEFINITIONS'] = f'{defs}'
+
+    print(name)
+    print(environment)
+
+    if (not args.repeat) and (os.path.isfile(os.path.join(out_folder, get_filename('handlers', name, 'csv')))):
+        print('skip')
+        return
+
+    run(out_folder, name, 'patch', ['make', 'patch'], environment, args.cwd)
+    run(out_folder, name, 'deploy', ['make', 'deploy'], environment, args.cwd)
+    if args.generator:
+        run(out_folder, name, 'generator', ['make', 'generator'], environment, args.cwd)
+    run(out_folder, name, 'packets', ['make', 'packets'], environment, args.cwd)
+    sim_cmd = 'simulate'
+    if args.debug:
+        sim_cmd = 'simulate-debug'
+    try:
+        run(out_folder, name, 'simulate', ['make', sim_cmd], environment, args.cwd, to_stdout=True)
+    except KeyboardInterrupt as e:
+        print(e)
+    run(out_folder, name, 'sim', ['make', 'transcript'], environment, args.cwd)
+    run(out_folder, name, 'trace', ['make', 'trace-stdout'], environment, args.cwd, suffix='txt')
+    run(out_folder, name, 'trace', ['make', 'trace-chrome-stdout'], environment, args.cwd, suffix='json')
+
+    handler_latencies(out_folder, name)
+
+def convert_dict_entry(entry):
+    key, value = entry
+    if value == False or value == 'False':
+        return None
+    elif value == True or value == 'True':
+        return f'{key}'
+    else:
+        return f'{key}={value}'
+
+parser = argparse.ArgumentParser(description='')
+parser.add_argument('--debug', dest='debug', action='store_true', help='to enable debuggin mode of simulator')
+parser.add_argument('--generator', dest='generator', action='store_true', help='to also build packet-generator (make generator has to be defined)')
+parser.add_argument('--repeat', dest='repeat', action='store_true', help='to override existing benchmarks with same names')
+parser.add_argument('--cwd', dest='cwd', action='store', default='./', type=str, help='to set working directory')
+parser.add_argument('--code', dest='code_defs', action='store', default='definitions.code.csv', type=str, help='to specify c flags')
+parser.add_argument('--make', dest='make_defs', action='store', default='definitions.make.csv', type=str, help='to specify make definitions')
+args = parser.parse_args()
+
+df_make = pd.read_csv(
+    filepath_or_buffer=args.make_defs,
+    sep="\\s+",
+    quotechar='"',
+    comment='#',
+)
+df_make = df_make.astype(str)
+
+df_code = pd.read_csv(
+    filepath_or_buffer=args.code_defs,
+    sep="\\s+",
+    quotechar='"',
+    comment='#',
+)
+code_definitions = [
+    list(filter(None, [convert_dict_entry(e) for e in list(d.items())])) for d in df_code.to_dict(orient='records')
+]
+
+OUT_FOLDER = os.path.join(os.path.join(args.cwd, 'out'), os.environ['CONTAINER_NAME'])
+Path(OUT_FOLDER).mkdir(parents=True, exist_ok=True)
+
+try:
+    for make_defs in df_make.to_dict(orient='records'):
+        for code_defs in code_definitions:
+            run_benchmark(OUT_FOLDER, make_defs, code_defs, args)
+except subprocess.CalledProcessError as e:
+    print(e)
diff --git a/sw/scripts/extract_info.sh b/sw/scripts/extract_info.sh
new file mode 100755
index 0000000..4579d00
--- /dev/null
+++ b/sw/scripts/extract_info.sh
@@ -0,0 +1,11 @@
+#!/bin/bash
+
+info_key=$1
+transcript_file=$2
+
+info_key_parsed=$(echo $info_key | sed "s/,/ /g")
+
+#cat $transcript_file | grep INFO | cut -d " " -f 2-4 | sed "s/\(.*\)/$info_key_parsed \1/g"
+
+
+cat $transcript_file | grep INFO | sed "s/\[\([0-9]*\)\]\[.*\]: INFO \([^ ]*\) .*/$info_key_parsed \2 \1/g"
diff --git a/sw/scripts/handlers_data.sh b/sw/scripts/handlers_data.sh
new file mode 100755
index 0000000..7d92e8e
--- /dev/null
+++ b/sw/scripts/handlers_data.sh
@@ -0,0 +1,112 @@
+#!/bin/bash
+
+#15067000 15063 1000 00 0 spin_host_write 1d000426 handler.h:267 add "add  x13, x13, x0        x13=00000000 x13:00000000"
+
+key=$1
+trace_file=$2
+#pc_handler_start=$2
+#pc_handler_end=$3
+
+cfile=$PSPIN_RT/src/hpu.c
+
+hstart_line=$(grep -nH "TELEMETRY: HANDLER:START" $cfile)
+hstop_line=$(grep -nH "TELEMETRY: HANDLER:END" $cfile)
+
+old_ifs=$IFS
+IFS=$':';
+
+hstart_line_array=($hstart_line);
+hstart_linenum="${hstart_line_array[1]}";
+
+hstop_line_array=($hstop_line);
+hstop_linenum="${hstop_line_array[1]}";
+
+IFS=$old_ifs
+
+cfile=$(basename $cfile)
+hstart_coord="$cfile:$hstart_linenum"
+hstop_coord="$cfile:$hstop_linenum"
+
+echo "#START: $hstart_coord; END: $hstop_coord"
+
+echo "#[key] handler cluster_id core_id start_time end_time latency instructions loads stores bsws branches l2_accesses local_l1_accesses remote_l1_accesses other_accesses"
+
+for cluster_id in 00 01 02 03; do
+    for hpu_id in 0 1 2 3 4 5 6 7; do
+
+        trace=$(cat $trace_file | grep " $cluster_id $hpu_id ")
+            
+        echo "$trace" | gawk -v start="$hstart_coord" -v end="$hstop_coord" -v core_id="$hpu_id" -v cluster_id="$cluster_id" -v key="$key" \
+        'BEGIN{count=0; counting=0; start_time=0; new_handler=0;}
+         {
+            if ($8==start) {
+                counting=1;
+                #start_time=$1;
+                loads=0;
+                stores=0;
+                branches=0;
+                bsws=0;
+                l2_accesses=0;
+                local_l1_accesses=0;
+                remote_l1_accesses = 0;
+                other_accesses = 0;
+                handler="none";
+                new_handler=1;
+                next;
+            }
+    
+            if (new_handler==1) {
+                start_time=$1;
+                new_handler=0;
+            }
+
+            if (counting==1) { 
+
+                if ($9~/lw|lb|lh/) loads = loads + 1;
+
+                is_mem_access = match($0, /PA:([0-9a-fA-F]+)/, addr_match); 
+                if (is_mem_access) {
+
+                    #remote vs local accesses
+                    if ($0~/PA:1c/) l2_accesses = l2_accesses + 1;
+                    else {
+
+                        addr = strtonum("0x" addr_match[1]);
+                        #print addr_match[1];
+                        addr_cluster_target = -1;
+                        if (addr >= 0x10000000 && addr < 0x10400000) addr_cluster_target = 0;
+                        else if (addr >= 0x10400000 && addr < 0x10800000) addr_cluster_target = 1;
+                        else if (addr >= 0x10800000 && addr < 0x10c00000) addr_cluster_target = 2;
+                        else if (addr >= 0x10c00000 && addr < 0x11000000) addr_cluster_target = 3;
+    
+                        if (addr_cluster_target == int($4)) local_l1_accesses = local_l1_accesses + 1;
+                        else if (addr_cluster_target != -1) remote_l1_accesses = remote_l1_accesses + 1;
+                        else {
+                            #print "other access: " addr_match[1];
+                            other_accesses = other_accesses + 1;
+                        }
+                    }
+                }
+
+
+                if ($9=="bsw") bsws = bsws + 1;
+                else if ($9~/sw|sb|sh/) stores = stores + 1;
+                
+                if ($9~/beq|bne|blt|bge/) branches = branches + 1;
+
+                if ($6~/_ph$|_hh$|_th$/) handler=$6;
+
+                count = count+1; 
+            }
+
+            if ($8==end) { 
+                counting=0; 
+                end_time=$1
+                latency=end_time - start_time;
+                print key " " handler " " cluster_id " " core_id " " start_time " " end_time " " latency " " count " " loads " " stores " " bsws " " branches " " l2_accesses " " local_l1_accesses " " remote_l1_accesses " " other_accesses;
+                count=0;
+            }
+         }'
+    done
+done
+
diff --git a/sw/scripts/handlers_duration.sh b/sw/scripts/handlers_duration.sh
new file mode 100755
index 0000000..891d525
--- /dev/null
+++ b/sw/scripts/handlers_duration.sh
@@ -0,0 +1,21 @@
+#!/bin/bash
+
+cat $1 | grep INFO | grep "HANDLER_START\|HPU_TIME" | cut -f 1-5 -d " " | sed "s/\[\([0-9]*\)\]\[.*\]:\(.*\)/\1\2/g" | sort -k 1 -n | sort -k 4,5 -s | awk '{if (NR % 2) {prev=$1} else {diff=$1-prev; starttime=prev; prev=$1; print $1 " " $4 " " $5 " " $4 $5 " " diff " " starttime;}}' > data.tmp
+
+
+cat $1 | grep INFO | grep "HANDLER_START\|HPU_TIME" | cut -f 1-5 -d " " | sed "s/\[\([0-9]*\)\]\[.*\]:\(.*\)/\1\2/g" | sort -k 1 -n | sort -k 4,5 -s | awk 'BEGIN {max=0; min=0; sum=0; count=0;} {if (NR % 2) {prev=$1} else {diff=$1-prev; starttime=prev; prev=$1; sum+=diff; count++; if (NR==2) { max=diff; min=diff; } else { max = (max>diff) ? max : diff; min = (min<diff) ? min : diff;}}} END{ avg = sum/(count); print "Total handlers: " count "; Handler runtime (ns): avg: " avg/1000 "; min: " min/1000 "; max: " max/1000 }'
+
+
+#cat data.tmp
+
+
+gnuplot -e "set style data histogram; set style histogram cluster gap 1; set term dumb 150 40; binwidth = 100; bin(x, width) = width*floor(x/width)/1000; set tics out nomirror; plot 'data.tmp' using (bin(\$5, binwidth)):(1.0) smooth freq with boxes"
+
+
+echo -e "\n\n#### Handlers running time: x: sim time (ns); y: handler time (ns) ####"
+gnuplot -e "set term dumb 150 40; plot 'data.tmp' using (\$6/1000):(\$5/1000) w p"
+
+#gnuplot -e "set term dumb 100 40; plot 'data.tmp' using (\$6/1000):4 w p"
+
+echo -e "\n\n#### Handlers distribution: x: sim time (ns); y: hpu id (cluster_id * 10 + core_id). A: start time; B: finish time (B not shown if too close to next A) ####"
+gnuplot -e "set term dumb 150 45; set yrange [-1:38]; plot 'data.tmp' using (\$6/1000):4 w p, 'data.tmp' using (\$1/1000):4 w p, 8 title '', 18 title '', 28 title ''"
diff --git a/sw/scripts/inspect_trace.py b/sw/scripts/inspect_trace.py
new file mode 100755
index 0000000..0fd83f0
--- /dev/null
+++ b/sw/scripts/inspect_trace.py
@@ -0,0 +1,107 @@
+#!/bin/python3
+
+# Copyright (C) 2020 ETH Zurich
+# 
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+# 
+#     https://www.apache.org/licenses/LICENSE-2.0
+# 
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+# See the License for the specific language governing permissions and
+# limitations under the License.
+#
+# Authors: 
+#   Elias Stalder, ETH (staldere@student.ethz.ch)
+
+import pandas as pd
+import os
+import sys
+import argparse
+
+parser = argparse.ArgumentParser(description='')
+parser.add_argument('--min', dest='min_time', action='store', default=0, type=int)
+parser.add_argument('--max', dest='max_time', action='store', default=-1, type=int)
+parser.add_argument('--cluster', dest='cluster', action='store', default=-1, type=int)
+parser.add_argument('--core', dest='core', action='store', default=-1, type=int)
+parser.add_argument('--head', dest='head', action='store', default=-1, type=int)
+parser.add_argument('--tail', dest='tail', action='store', default=-1, type=int)
+parser.add_argument('--pc', dest='pc', action='store', default='', type=str)
+parser.add_argument('--pa', dest='pa', action='store', default='', type=str)
+parser.add_argument('--sort', dest='sort', action='store', default='', type=str)
+parser.add_argument('--file', dest='file', action='store', default='', type=str)
+parser.add_argument('--next_file', dest='next_file', action='store', default='', type=str)
+parser.add_argument('--trace', dest='filename', action='store', default='', type=str)
+parser.add_argument('--op', dest='op', action='append', default=[])
+parser.add_argument('--user-only', dest='user_only', action='store_true')
+args = parser.parse_args()
+
+homedir = os.path.join(os.path.dirname(sys.argv[0]), os.pardir)
+
+filename = args.filename
+if len(filename) <= 0: 
+    print('You have to specify a trace (--trace)')
+    exit()
+
+df = pd.read_csv(
+    filepath_or_buffer=filename,
+    sep=" ",
+    quotechar='"',
+    comment='#',
+    names=['TIME', 'CYCLE', 'LATENCY', 'CLUSTER', 'CORE', 'FUN', 'PC', 'FILE', 'OPERATOR', 'OP'],
+)
+
+df = df[['CYCLE', 'LATENCY', 'CLUSTER', 'CORE', 'FUN', 'PC', 'FILE', 'OPERATOR', 'OP']]
+df['FILE'] = df['FILE'].fillna('None')
+
+df = df[df['CYCLE'] >= args.min_time]
+if args.max_time >= 0:
+    df = df[df['CYCLE'] < args.max_time]
+if args.cluster >= 0:
+    df = df[df['CLUSTER'] == args.cluster]
+if args.core >= 0:
+    df = df[df['CORE'] == args.core]
+if len(args.next_file) > 0:
+    df = df.reset_index()
+    df['TO_KEEP'] = False
+    df['NEXT_FILE'] = 'file'
+    for i in range(len(df)-1):
+        df.loc[i, 'TO_KEEP'] = df.loc[i+1, 'FILE'] == args.next_file
+        df.loc[i, 'NEXT_FILE'] = df.loc[i+1, 'FILE']
+    df = df[df['TO_KEEP']]
+if len(args.pc) > 0:
+    df = df[df['PC'] == args.pc]
+if len(args.pa) > 0:
+    df = df[df['OP'].str.contains(f'PA:{args.pa}')]
+if len(args.file) > 0:
+    df = df[df['FILE'].str.contains(args.file)]
+for op in args.op:
+    df = df[df['OP'].str.match(op)]
+if args.user_only:
+    df = df[df['FILE'].str.contains('init.c:') == False]
+    df = df[df['FILE'].str.contains('hpu.c:') == False]
+    df = df[df['FILE'].str.contains('riscv_v4.h:') == False]
+    df = df[df['FILE'].str.contains('icache_ctrl_v2.h:') == False]
+    df = df[df['FILE'].str.contains('pspin_rt.h:') == False]
+    df = df[df['FILE'] != 'None']
+
+if len(args.sort) > 0:
+    df = df.sort_values(by=[args.sort])
+else:
+    df = df.sort_values(by=['CYCLE'])
+
+if args.head >= 0:
+    df = df.head(args.head)
+if args.tail >= 0:
+    df = df.tail(args.tail)
+
+pd.set_option('display.max_rows', None)
+pd.set_option('display.max_columns', None)
+pd.set_option('display.width', None)
+pd.set_option('display.max_colwidth', None)
+
+print(df.reset_index())
+
diff --git a/sw/scripts/make_packets.sh b/sw/scripts/make_packets.sh
new file mode 100755
index 0000000..9cce010
--- /dev/null
+++ b/sw/scripts/make_packets.sh
@@ -0,0 +1,27 @@
+#!/bin/bash
+
+
+num_packets=$1
+spin_app_name=$2
+handlers_prefix=$3
+pkt_length=$4
+pkt_delay=$5
+msg_delay=$6
+full_pkt=$7
+num_msgs=$8
+pktgen_bin=$9
+pktgen_params=${10}
+has_hh=${11}
+has_th=${12}
+pkt_seed=${13}
+custom_hdr_size=${14}
+
+echo "CUSTOM HDR SIZE: $custom_hdr_size"
+if [ ! -f "$pktgen_bin" ]; then
+    echo "Generic packet generator not found! Please build $pktgen_bin!"
+    exit 1
+fi
+echo $pktgen_params
+
+$pktgen_bin --msg-count=$num_msgs --count=$num_packets --pkt-length=$pkt_length --binary="build/$spin_app_name" --handler-prefix="$handlers_prefix" --pkt-delay=$pkt_delay --msg-delay=$msg_delay --full-pkt=$full_pkt --has-hh=$has_hh --has-th=$has_th --target-dir=$PSPIN_HW/sim_files/ --seed=$pkt_seed --custom-hdr=$custom_hdr_size ${pktgen_params} 
+
diff --git a/sw/scripts/telemetry.sh b/sw/scripts/telemetry.sh
new file mode 100755
index 0000000..2bf3433
--- /dev/null
+++ b/sw/scripts/telemetry.sh
@@ -0,0 +1,73 @@
+#/bin/bash
+
+binary=$1
+traces_dir=$2
+key="$3"
+cfiles="$4"
+traces="trace_core_*.log"
+
+echo "#" > data.telemetry.time
+echo -n "#" > data.telemetry.instr
+key=${key/,/ }
+echo "key: $key"
+gdb_regex='s/.*0x\([a-f0-9]\+\).*0x.*/\1/'
+trace_regex='s/\(.*\):[0-9]*:[ ]*[0-9]*[ ]*\([0-9]*\).*/\1 \2/g'
+lines=$(grep -nH "TELEMETRY" $cfiles | sed "s/\(.*\):\([0-9]*\):.*TELEMETRY:[ ]*\([^;]*\).*/\1 \2 \3/g");
+echo $cfiles
+echo $lines
+IFS=$'\n' 
+for line in $lines; do
+    IFS=$' ' 
+    linearr=($line);
+    IFS=$'\n' 
+
+    file=${linearr[0]}
+    line=${linearr[1]}
+    label=${linearr[2]}
+    
+    pc=$(gdb $binary -ex "info line ${file}:${line}" --batch | sed "$gdb_regex")
+    grep -n "\s*[0-9]*\s[0-9]*\s${pc}.*" $traces | sed "$trace_regex" | awk -v pc="$pc" -v label="$label" -v key="$key" 'NR==1{old=$2;}{diff=$2-old; print key " " label " " $1 " " pc " " $2 " " diff; old=$2;}' >> data.telemetry.time
+
+    if [[ $label == *":STOP"* ]]; then
+        #echo "skipping STOP range label"
+        continue;  
+    fi
+
+    echo "# LABEL: $label; FILE: $file; LINE: $line; PC: $pc"
+    #continue;
+
+    if [[ $label == *":START"* ]]; then
+        stop_label=${label/START/STOP};
+        label_name=${label/\:START/};
+
+        stop_label_code=($(grep -n "TELEMETRY: $stop_label" $PSPIN_RT/src/*.c | sed "s/\(.*\):\([0-9]*\):.*TELEMETRY:[ ]*\([^;]*\).*/\1 \2 \3/g"));
+
+        IFS=$' ' 
+        stop_label_code=($stop_label_code)
+        IFS=$'\n' 
+
+        stop_label_file=${stop_label_code[0]}
+        stop_label_line=${stop_label_code[1]}
+
+        stop_label_pc=$(gdb $binary -ex "info line ${stop_label_file}:${stop_label_line}" --batch | sed "$gdb_regex")
+        echo " --> THIS IS A RANGE LABEL: $label_name! Stop label: $stop_label; file: $stop_label_file; line: $stop_label_line; pc: $stop_label_pc"
+
+        files=$(grep -r "$pc" $traces | sed "s/\([^:]\):.*/\1/g" | uniq)
+        for file in $(ls $files); do
+            cat $file | awk -v pc_start="$pc" -v pc_stop="$stop_label_pc" -v label_name="$label_name" -v f="$file" -v key="$key" 'NR==1{printf " 0"; next;}NR==2{id=-1; old=$2; pid=id;}{diff=$2-old; if ($3==pc_start) {id=id+1; pid=id}; if ($3==pc_stop) {pid=-1;} printf " " diff "\n" key " " f " " label_name " " pid " " $2 " " $3 " " $5; old=$2}' >> data.telemetry.instr
+            echo -n -e " 0\n#" >> data.telemetry.instr
+            #the last ID should be removed from the analysis. The last instruction of the last ID has time 0.
+            #the ID -1 are the instr before the first appearance of the selected PC. 
+        done;
+
+    else
+
+        files=$(grep -r "$pc" $traces | sed "s/\([^:]\):.*/\1/g" | uniq)
+        for file in $(ls $files); do
+            cat $file | awk -v pc="$pc" -v label="$label" -v f="$file" -v key="$key"  'NR==1{printf " 0"; next;}NR==2{id=-1; old=$2;}{diff=$2-old; if ($3==pc) {id=id+1;}; printf " " diff "\n" key " " f " " label " " id " " $2 " " $3 " " $5; old=$2}' >> data.telemetry.instr
+            echo -n -e " 0\n#" >> data.telemetry.instr
+            #the last ID should be removed from the analysis. The last instruction of the last ID has time 0.
+            #the ID -1 are the instr before the first appearance of the selected PC. 
+        done;
+    fi;
+done;
diff --git a/sw/scripts/telemetry_instructions_tracevis.sh b/sw/scripts/telemetry_instructions_tracevis.sh
new file mode 100755
index 0000000..dac69a3
--- /dev/null
+++ b/sw/scripts/telemetry_instructions_tracevis.sh
@@ -0,0 +1,109 @@
+#!/bin/bash
+
+trace="$1";
+key="$2";
+cfiles="$3";
+
+clines=$(grep -nH "TELEMETRY" $cfiles | sed "s/\(.*\):\([0-9]*\):.*TELEMETRY:[ ]*\([^;]*\).*/\1 \2 \3/g");
+IFS=$'\n';
+
+
+clean_trace=""
+
+for cline in $clines; do
+    IFS=$' ';
+    cline_array=($cline);
+
+    file_start=$(basename "${cline_array[0]}");
+    line_start="${cline_array[1]}";
+    label="${cline_array[2]}";
+    label_name=$label
+
+    if [[ $label == *":START"* ]]; then
+        label_name=${label/\:START/};
+        label_end="$label_name END";
+
+        cline_end=$(echo "$clines" | grep "$label_name:END");
+        cline_end_array=($cline_end);
+        file_end=$(basename "${cline_end_array[0]}");
+        line_end="${cline_end_array[1]}";
+        
+    elif [[ $label == *":END"* ]]; then
+        continue;
+    else
+        file_end=$file_start
+        line_end=$line_start
+    fi;
+
+    echo "#$label start: $file_start:$line_start; end: $file_end:$line_end"
+    core_ids="$(cat $trace | grep "${file_start}:${line_start}" | cut -d " " -f 4,5 | uniq)";       
+
+
+
+    IFS=$'\n';
+    for core_id in $core_ids; do
+        IFS=$' ';
+
+        #echo "core_id: $core_id"   
+
+        cat $trace | grep " $core_id " | 
+        awk -v start="$file_start:$line_start" -v end="$file_end:$line_end" -v label="$label_name" -v core_id="$core_id" -v key="$key" \
+        'BEGIN{count=0; counting=0; start_time=0;}
+         {
+            if ($8==start && $9=="nop" && counting==0){ 
+                counting=1;
+                start_time=$1;
+                loads=0;
+                stores=0;
+                branches=0;
+                bsws=0;
+                l2_accesses=0;
+                handler="none";
+                next;
+            }
+
+            if (counting==1) { 
+
+                if ($9~/lw|lb|lh/) loads = loads + 1;
+
+                if ($0~/PA:1c/) l2_accesses = l2_accesses + 1;
+
+                if ($9=="bsw") bsws = bsws + 1;
+                else if ($9~/sw|sb|sh/) stores = stores + 1;
+                
+                if ($9~/beq|bne|blt|bge/) branches = branches + 1;
+
+                if ($6~/_ph$|_hh$|_th$/) handler=$6;
+
+                count = count+1; 
+            }
+
+            
+
+            if ($8==end && $9=="nop") { 
+                counting=0; 
+                end_time=$1
+                latency=end_time - start_time;
+                print key " " label " " handler " " core_id " " start_time " " end_time " " latency " " count " " loads " " stores " " bsws " " branches " " l2_accesses;
+                count=0;
+
+                if ($8 == start) {
+                    counting=1;
+                    start_time=$1;
+                    loads=0;
+                    stores=0;
+                    branches=0;
+                    bsws=0;
+                    l2_accesses=0;
+                    handler="none";
+                }
+
+            }
+
+         }'
+    done
+done;
+
+    
+
+
diff --git a/sw/scripts/telemetry_time_tracevis.sh b/sw/scripts/telemetry_time_tracevis.sh
new file mode 100755
index 0000000..66e504d
--- /dev/null
+++ b/sw/scripts/telemetry_time_tracevis.sh
@@ -0,0 +1,39 @@
+#!/bin/bash
+
+trace="$1";
+key="$2";
+cfiles="$3";
+
+clines=$(grep -nH "TELEMETRY" $cfiles | sed "s/\(.*\):\([0-9]*\):.*TELEMETRY:[ ]*\([^;]*\).*/\1 \2 \3/g");
+IFS=$'\n';
+
+
+for cline in $clines; do
+    IFS=$' ';
+    cline_array=($cline);
+
+    file=$(basename "${cline_array[0]}");
+    line="${cline_array[1]}";
+    label="${cline_array[2]}";
+
+    echo "#file: $file; line: $line; label: $label";
+    
+    if [[ $label == *":START"* ]]; then
+        label_name=${label/\:START/};
+        label="$label_name START";
+
+    elif [[ $label == *":END"* ]]; then
+        label_name=${label/\:END/};
+        label="$label_name END";
+    else 
+        label="$label SINGLE"
+    fi;
+
+    trace_lines=$(cat $trace | grep "${file}:$line" | sed "s/\(.*\)/$key $label \1/g");
+ 
+    echo $trace_lines
+   
+    IFS=$'\n';
+done
+
+
diff --git a/sw/scripts/tracevis/README.md b/sw/scripts/tracevis/README.md
new file mode 100644
index 0000000..fb7b39a
--- /dev/null
+++ b/sw/scripts/tracevis/README.md
@@ -0,0 +1,38 @@
+# tracevis
+
+**Requires:**  perl >= v5.26; addr2line >= 2.30. Could work with lower versions too, but it is not tested.
+
+**Usage:**
+```perl ./parse.pl [-i] [-p] <binary> <trace file 1> ... <trace file n>```
+
+The trace files are expected to be the ones produced by RI5CY cores in RTL simulation (default) or GVSOC virtual platform (with `-g` flag).
+
+**Output:** JSON that can be loaded into chrome tracing (about://tracing from chrome or chromium)
+
+**Options:**
+  - ```-i```: inlines instructions. Even if a function is inlined, it is still possible to see the inlined function. By default we show
+ the origin function name, even if it inlined. If this option is specified the instructions are shown as belonging to the inlining function.
+  - ```-p```: labels the instruction with the PC instead of the instruction type. 
+  - ```-g```: parses traces produced by GVSOC running with `--trace=/sys--trace=/sys/board/chip/cluster/pe0:pe0.log` (or similar for other cores).
+
+**Example:**
+The example/ folder contains: 
+ - bin/pulp_api_example: a sample binary;
+ - traces/trace*.log: the per-core RI5CY traces produced by the RTL simulation of the above binary file;
+ - chrome.json: the output file produced by the script when the above binary and traces are given as input.
+
+The chrome.json can be produced by running the following command:
+```
+perl parse.pl example/bin/pulp_api_example example/traces/trace_core_0*.log > chrome.json
+```
+
+**Known Limitations:**
+The tracer embedded in Google Chrome (`chrome://tracing`) is not able to open very large traces.
+Empirically we saw that up to ~500k events can be managed. Things that can help:
+ - Gzipping the trace
+ - Slicing the JSON trace in https://github.com/facebook/buck/blob/d609be052ddd49a746e185fadf6df08cc19af6d2/scripts/slice_trace.py
+ - Try switching to Catapult Trace-Viewer: https://chromium.googlesource.com/catapult/+/HEAD/tracing/README.md. It will compile the json trace to a HTML page (still requires a chromium-based browser to open it).
+   ```
+   $CATAPULT/tracing/bin/trace2html my_trace.json --output=my_trace.html && open my_trace.html
+   ```
+ - Using another visualizer?
diff --git a/sw/scripts/tracevis/example/bin/pulp_api_example b/sw/scripts/tracevis/example/bin/pulp_api_example
new file mode 100755
index 0000000000000000000000000000000000000000..4a661e7e6b4c6941f35da78df7bfe7ab9a9bc52e
GIT binary patch
literal 244496
zcmeFa3wRV&wlBV`tGc_=R41Ku9vukKq(j2nKm!Sgn0EjX5qYT~hUP5_@=%!(Cy+D&
z1z+K*sK5xQgO1Wd92H3d1Q12Wk%x{CG(vP31$7|kDBRy~S2u<c=bU@bx#xes|3`ga
zRjsx6+H0-7_S$Rjs#@v%u5e(Hq9`JASj2aNSg8;x-EsGBQ6=78c!et3iFDCc;saem
z3>3n}GY1U{qJ*%K3Ch`C_u>?y1<wNDJe$^wOcX!{&zIAM;Av+G+Fw2{Ti~(<E?eNT
z1uk3QvIQ<%;IaiSTi~(<E?eNT1uk3QvIYL%w}ATpzKZ{28uFdTc^sZtk+L;Gq<oMl
zQf7HX%F|x??nAySVg3J@LYD<yw!mczT(-bv3tYCqWeZ%kz-0?uw!mczT(-bv3tYCq
zWeZ%kz-0?uw!mczT(-bv3tYCqWeZ%kz-0?uw!mczT(-bv3;h4m0@FlJ)HES*R_oJ5
zDb5_60%x@yIL;iL0%x@iIL;iL0%x@qIL;iL0%x@b9A^$rfwNi#jxz_Rz*%hpjxz_R
zz*(&T51+R-j~F+ntw=$=nAtYxo66azm4tbLa;uo;U1JSsynC%HQiZ6TKXz!6PYAc_
z8{=DJ5sz5vzZ!ckDOUW$t>i8~DO|nXR#4$w;l{me$MS|!RdgsnDNYrn22Z+5XU#8l
zpY9<7$yUprLf_L?;mTF&2Im@ev1^Q)fi;5*ed$)AyqRPLN9!?F&keYDiTUO8%kLca
z<&uYU_vFrA<Lff-oUhX(=X@R3p7XVP>6|aU=3G)Dbh6n7p45)&YFf?tvb1^U)wa3k
z%i1dERn*TE-pot3)5Pa)?em5eY0$R(>FdjL78e8-Tg8EXzNa<e^V-A;P1cBKtLDZB
z29=6m<8E>&zqUN*)54JTWy=doM{iHQ(^ef_8@DsDuKAu;Z}xn*_j`R0<sB*dV8(}c
zef&f9xw;1YWybuRM{`s2Hs|H#znlN)@YE5TN92uscjVYxzP-hE-PY@(O6HgQy2PTt
zYtJPmppVw^TTkK-J<7Z_=-<5a?AOIoy6o?E;8K#T7fJfI&@%jz(n`~VZ<bohecl9-
zQ={$jrMFdl?RqG_4uy)Z(=f%?WxV3^&Q^V?LDiSGO!cL&SAFfasJ;$uEoE!0qB^&{
zP<?inD0|kbsLvHDWzPi_^$)w0vOicY>ZU?V*`}aHeSVjv?0KuIt}RsOm%dQZZQ<61
z9m)dBZQiU5k>a-R_65%Ea@0%+%sS+#w4I6xZLJdz+Cn1_iJ}#1v0c2n+-(<@gol#%
zg;q3((C~x8?>R0)$Ib}9`<QSK)0NQS^%i%cuH??I9Ih(<#`Ttv^^7IY{{Dk~D*``m
z6}8LV6^-Wu4K^ikdaH0(G@P$pzU0AB;|5Ef>b^l$LWee3YVH2|i6Ue@Wa$|U{5B-=
zD&4^|=K~W|B`_-_+`;4L^X&Z}npb%3GgZ1!YKrP_O>F$M=-KVc@nDhvNSy`x-*-f(
z{(<jo%G!RR;U1;uin1cRp!Rjk6CUc{5UQ}}1`FN8b*0jS^9W9<?`})z@NTKEKX}$c
zoi|*h^M<g_i=cDe1)b|6IxjpTb#^OFb#^NeoqGr8msZ)JbHDltN6viO?};kE=L-=!
zcv#wx_LMe+ZKdVDI3p^Pbfu=ueF&C4xE^|4|4?W_m8Hvqz`ch>-U|1E)8_*d?Mh(w
zVc}kI?0nveknM1eAJ(kZ*(X{v&mIaMwuB}oDLv7fDp9+_T>)!0pw;Or^yc{a+7(M4
zs!Xsc?=RW4E%4dF_}qzsbH^=i{Zx!U>xhW9XSIWG=zDyjgU3bfGIfuYQO44HWhiLP
z4Ss4Zu0M9>TYryT!d;vodTp;l5XmjBKfd+HlH&KP{3C2iX!%z0{)3et+Z6v{yArzR
zuo_xXCHy0;ia&5xRIaeGha=%FiCcw##9_5o_kW=){)ZYYy&nwR`-ReTr8^ovGx3NB
z%>F`gM>m}BxzewHksG?_i0U7C1oWW??P_I`3O=ERvmy`uJgjV8;kKVeKM#w*>BEZK
z{>AyNEApa46^C<c?(k3iTDTXUJMW)qS1L!^75_apc&tBKRs9QfwQ_j0;#YTA@+u!&
z9$L7^LN7YA(tXILY+e~SnxxiOCcR%X@u#Gp9;~(b?>i^_30uUs%jXr=-+Az}xk>9o
z^9q&X<ZYW5_N;iWqRYa-N?S@*x=5*9Q0EJr-Q~y)1n!%lyH$AS%pIalvHynS;<4rG
zej6e?tokG*=LQT_gqDpL{#$k_A<qQipY(<ZC5;#K1OMH7Ebe8PVe={vLGzJ&OmEe#
zYT&F*saqa6mZ(tUy5*q-wp>5FwAK#09ICT~YzHmw1iP~Lp}^V0qHaatSQ01+Eqlm+
zaH5!3IKMOtfBJ^en=s)_N%0d^%5iH^Xk?<AJ0bAh9^K6uH8W9x&WFAboBvhkWYrc5
zCgi#g>x!wL8~TOL9J7QD9<$Wi{`_Fby2TPWyH!MVBoqp6%^{7{5p<++FSAJ<t1jqB
zXvsq_ZO_8ofp(wnIa^Y^WqWAlB;h{{3&Aq9l=~n&{;rJ{X}LSz5S6e}%{(_pbHqle
zfxqGyG&p`i148}<$8$n=VV*?0Zvo|S%pIG5!7fYaSe=6L5_QW0#}Z&CLXRwQR@Hxf
z@b8!*r;lru(U>7sA9IHIL`vw$ag5*&-(xGw_UpnOEiA7->5u+6H;@!<34Fd)1Sani
zA^WbJWlQ`$P7D9S^*McmwZS=C7{kz~lZpQ<DIUMwKjIMPOP%umgP{=zF<%ZUp=G<2
zw;!rJh}ko<%Hn>?rntw%AYx(c6YCUz!Y=f#3Xv!@$*uVHla}6Pfgg2c>q@uEIEy)R
z8snihoZq@Kv{26toqxp=I`WF8HYQ|kt-7DGOK$#?CzYa#z`ff=&!^lKm^BkW!Cc#p
z=<vn)o=@eeHIw{-dQpiQ_ekgwvppv?`#ZsS{mn!Eiqn>m{W}Yyf$CRP^^Ik2%&0Ca
z12fNxqDsz_%3<)@doVBcxeq<IEN?|%!gdj8fpg9=;kWJ1@n`K8%a*KK(yhX8KbGU~
zaSXA4d(NUIp%t*eh~0|+7}lDDyObrN`K2?{bH2&KeyMWU@SM<=@!$G;4##d~mw%c#
z5Xg;n+fT(*6?<FQ>QZ;6*ZS5q=#}Mm@5<`RirwCoJF1e<u44D&S)lNF8+B6p)@;<t
z(>-)}j=%f3Z^@fH*9FP-q?mq7S;J1H3ag_-tE?!VWG(i6-XJ#Tq!v6{kgLouRbqpM
zN}+9k>Rah=4%l;hn=0fxDn*sS^^YrsPTzCoO2N9|h6PqlDY6!x6fefr_bNDNEyzk1
zDeHpi)mCk7Kc(NiVx@Rqk=wTD357JR>-`1il)|j`BIT;AV1YZT|0K62TyAW02CPWQ
zf8@j?#q}RmoU6184Ke6^O8&9GZV1jR3PJ|kPdDmcEBNu-oUsK}c5e%7@yZ?V7UcC;
z3auscOLJpwbu$NRna^fz&Z)8smv6&HjlG~Hvg~%TayM2;;m=C?vFkhG9l;dUXBPoY
z75(xpWtFy4VJ-G29TvH<bCaryOiTOL9oOBkv*#i^Z~UWg%^BUd#-=NUC0S(?cPg|R
zrTxss<iYlp3ouT#<~YqSopWdEd+F~EI524ckhg}vIWr^Yo8V;Ip_}&jlSaJRq1^3g
ziydQBsXMAv1Y$O7^NN(BE)P5xq=ifG4F%KGA;HtW4i(B*bBApnoI3Q;p_UuJ?LT(F
zy94sBDTEcWkdJy(b){a4H6W_AvLdRK)=z(FT~ONJ?(eZi_^oSl{#^AO>}oAkim>my
zyVCmo`A~3~Wk@i$W8uMIacD(`@>7!ZrBwJ5JOtXOhIZSl>03VU3Y;6!_hCJh!soXu
zv8Im**ML2P>W1vBO7gatJHof7A*TvsyQ)KFd3oad9cns0u(3dFtLGRgg*SFc_zI&e
zLRCpWZrkmS%E7vuBUYt3?tiY_`DtZRd$HFZs<PMlm2YzHUle#VP34%DZQQL5nfKC;
zOV5;GkCP&^E4-}d{1w-4R|>D~^jxsxx@Sdt@Xj8|p9ZztxBoO^Z`HiQZC90i<5skD
z^dtJu=KiSzOb<%kX)Vlx&bB(YR_=Mb-2)i~Vo^h6Z0E1owVi(VO1{HdX+LFKwFL8c
zL19g3<C&V!f`oTN8;AcTv|vkhXk$@LD7b5XXydN^zKN&B{8D%!v{yG4TXSPmciQUc
zg?-Btc6^ua>K^IK%Dju`z4gkIVsKhnMu9c7BB^@S4)m>kYQg55TxHs+tN%%_o;zaY
zKJZP+f=-nccF|`C=PYMyhw>N7t%WZYcB`}PpWCHdQ9=#nbCy?F*R5EYuhk5$@$6c-
zLn$<Ez~0Xtc5pkjWB(mi^xvw^dfIENi~U?Fj94Hgr(e$e70I89g0HIP4*RN#T*=e7
z#x8v8a6XN51I}k~K4(YI%QAK~d*q#P?-P8TtQJI?gxH3KJNE4Gb+J0;mmbO2KQSez
z*V^i+xv!m7_&Qic4Wf^dKIy%Joj$MDBrb)ex)<hq3Q5~>T?1zB$i1U>`Mh`@fei-L
zy|5?}w}$K-UVBsZcfZjxJ1j~*#<uXH1ohd9X4vUr|M({hpG^~j{vPAMjk4x;>QFv+
znDSN|ZC*iEGejmw`T4**-IbXSJK(iVJ?7B?mTPFYH-kfhi?S;154cz62eppvKDYVS
z6f2)reRr3Z*+ky@ie_1m?Y39AQ}XBSQ=h322X^e)?ep4|#XDv`Y|HG6{qw(T^T@u3
zi)rIMyIngFsbTRW`y%Za`%-t#oTX)sD)gmU#mfBHleF-jVr3V{<N2#*y0py5D8k~q
z4_48_djHs(KW#I;#<rhPeh@~WiPle7G}CjEzj|p`#BQT@nox1VpLTR@tLHfPW<?2C
zN}-lp*1k}rRFCTaNJFK45p1z=hiBKFSFhU1`93H(f9ZF3Yngh^obP|OA+1M0RvRi*
zQjubA6@Ae31V)ch{Z^eERWOf!PEP~h(jA_i?1{NXm2KRa5G+(--IP6@uigs}j#y&+
z)lK`Hg;xS@YtT&(@ulK~-vkR|t$%*4vSK!(kbP$;Se27f<9skMqFVTS+IBv?gVvs3
znv(m3HMGULb6(M+eJk?={i{SErAi#hUsZRcmSgtDf)DdQs`Atv-0pm6<&IZZoUTgA
zZD}J1rFhkjKtq)!v|yJAEI({nn*U*b&*cx-d|1<RM|^(Bj@|ncr^V{rtt(P?e3&~5
zv$t=>hxy-BJzVqs_JP2Rn)#){;=m6Z1tT!LcJiDAhqdprZB=s3wqnjtd3*aMDYiGI
zAgrP__6V-Zgz-w&nHYfxR$*U-cN-JmSk`;l>1|lsUGAjuN@dWxDrBn?S=`mzbHx32
zUzbCZ*rM+WL<P{deDKv}J(qpCMaGKHI|;Y8b7^`l_ZC%YA|-V}Ww78jx79kuRyVo_
z;dRThP@ZK|@s^=rO8=|A!-^MLG2+ct4UA@w7AS?eO8+WGf7ah`&Ap1FOPzf$Y@B3{
zvgs3U&8j_Dj*)DEkrX#+crH7hy3B18+Pp$rU9yjD$~IO^DJkBZ6RP+;FDuE5r{dzH
zy_Y^(P`xj;fHOg^(dbu6k>7U4qQqLm`<u<dZgtmRl|`v(8>e(DO8zPmmoJXWyK?5X
zY2%w$SkfNPf+>~3wn^5))7`QP5P`J<Wl{0!>Xe;k&3boi;ojagvc&XxbDzTXze~C8
zP?J5t94)hCfdBqNmGa9nDyF=8|GS9NEo-dyl{?DwmmFPH+cVg;*GyMb=EZA%A>($^
zH{0t&@#iYBW9ao(YOrVB-m6lBU3-*mynl*Y)3lqkzK>x=78vgwtjehl@%xFNi_Jw?
z$pj)2R(8AQw%he}E0iLCmVJMqe@}&VYwdGKkn;K}8DDM3s+7X@SAml&ytbQd^(^}y
z8|KgcTzg=5ceX_R%H5A_4=wmy+;3Z58`O?fjlOgE2XzBB)DHUimP2FTn{wce{oNM7
zuw?54y_dXEUb|>P-MXD`RuB2`rXv&Ho%vfWvuIIZDV{RWA336%DyDo|?7rWrg%<ym
z2aQ_<C*0&f92Gw$mTep;+)GD@-b-gM9<tPxlU&zxXYaaY9o7|fD?V6Nw*D<qxjP9f
z(~n}_UUh?kcNLvQO)uXDL##SlsfnDx(kM|Gg?p^iQfdGG{DxpCn3YeepGNzhd0q7H
z+F?nX8sCOZVt6o6=@2(|8&&AHKY<8RuK3bsDI<4kdwd<bEBafb-lC0t-ZTa4+tJ@o
zbclJ^vW2tnOjonatvTrhcLbLg*!q8a<Jg<ty(#bJ%{QlxdUTX!^tacRFbZO4og2%&
zbzwK`xa&@y+Fq9Y_N6`0TGS)$#x(8&u-k*bRNC!B%Qo6!5&O_ZyO&-w@3=3m5$o#e
z{I_Kka97xesu^|%#(8M+j-kbij$@8EmNopj%9ZcI+t%HV?`CV6LyLWBcCj!|*}Est
zv+GFh%!jR+-70FfudF?|{lf0$->lz^&u*;jdNJ2`?i?5AuiCqE^h&N(FC23Oj4fjE
z?rBF`SC>r)M|-S~-+(uxK3j8DwibV}W6zjZc0}!!`-a_&=GS9CpQ{wgbpdoK+@GY^
z4yfiHO|xT7XrEGTKK*3ehMDJbN0n<>r9f3#vCCaqUI4BC;TRAM7FPy$xqV&!;qa}&
zJJ=4I#g~eEnkG)3y6!ABP&Zb%OR=_O??J5Cl;M7~z|x;qUNnI*t8#(utb0WkBBDR5
z;_K57y}BZ+*wy^^6E|Xw=o0+K+&dxCVdpea&#~1-?K*jC%!<g)g?!kXFR!LgtLt}9
zoQEC#!_Lh)jDK8#+X>r#yy>=8?N&Hfy?w(g?d}A|Rz$opWmx4-o_gr3PJ&Mb+|M6S
zzs(^(M9K+fbm_4Cxr#vLZs_!f(kk)M_Fi{(d6(YR?Y*9dIxHCKQVJ`B<L|cZ?|r22
z2YDYBecZF|sxIF`hc+b`WqK35WaTw;&-)8c*DTy!mE~&Ar$}ot=5-4^Wnx_CjySS|
zE4H!*&q>43qbySc`viI4WS>xJcZtB(B+JiU9sI57)z=-uvsw5la@QOydOqz`%t1aA
z4LESq9<{wqQ9ITNJ|CG+N4M134vpP8p>|4jhx=c+fAgYw*8~fcg7gLJ77Pg<3Z6Xr
z$=blG*DQg%$E(UUZ3l)L%EgisJ`p7@j*@xTY`!LS;G+XA*D_v)?Bi7b%j48g`8c)j
z(qY?w=5~HH;X}da9(Zo?5OV*sx?!)N<n-V=JT0N*vFFOWln0WVi9qpmW$%*rPrI!`
zZT}3fftyw<WxJ!WicMD^d0<sN?$%qD`NXrr+RPfYtZHfhBZa|Y|M1h6z&*!>Qq(qo
zRfDh8hLH+YG+2&R9VzsWJZ<sM#v6yj4VL8Nfg+)Ne;&`QYOiN_4UAHiGQ6L3+o!9Q
zXZr~mBkj|zc`JOS$A#4vv=wgupOB&82_t1dPM*12wCx|Vv%{hn7HuwXhDe*dBhar@
zFWX%%9@#NBzHGN9+>IF`cK4Bjnxa6<!?ro`>mNwHfA5a6UFBj`&4A$iRis(;z!N(@
zEXXYmJlSBwo?MNTS6WN0v?T8KNLlLr@`<rteNIyzC~Pja9V3VJ4+LJW5P^bH+t0g8
z^O<gL{Q9c;o)u^3#@~oNhOm&&+~)Py<eaax|Kq%WoTmB9D{_L{>o-^YK-neRBO3gY
z>dq>*p8PYP_&HTA@9d+md+W_T`|IA_d8qb->RUcuuz$mwV?Uhm0j<)ryziTC$6!lk
zvjdjkfP`zx3T>iNOB9cMbtY#*!J&ep{#*N}4_H3HcFngpj~(^ysJ8IW0A9LK&hzWa
zigSf!r_ZK{P==@uWw>x=R{Jd92&GslLJTOJSLoJ-TB&DRq^%dni)ZVTcd3QB!oR);
zDA$VQI<*Mc1{<&%k-S?4Pyfc|z&;gN8Gdr#-59gJC~)F9-ZZQ)Y+uxQO<?ieN??Iq
zsb8J+Pit}V8f#Io=(F;|Dr;e|@Yr^LMP1$l#VO*|1+w+*#+drX_2=;2<9l)nj6Y#>
zSFHG<e)RDld+v1Gk6HqcG+5Y=^+lnL4yij^M<mz(aQvLxzQ!JSv_Vsg4cI0{RN5c5
z1+0y&0>>I!RoY9f0ehnta7w-1{`WwOVr!*!uw~a4Nc<-y*57{OEF}Ior^;=wwgr|p
zct3+D#*6xvjX#u861Y`rokU<^gC#Jr(dH({B@K?iq()Kyp#6CLqT+w1FId0DZO^m?
z9%_hl+jDI7D;v%&DsErgdru&g5#3Vrch`0f%yAp#LeB|&WR>qvLRo9@Chx_ZCze#&
z4_JJ*Z^U5Hx$j`HKR6)xeXp_Qv!PF>J@8;dbl~<z3*Oz?0*e|9%wv0fa^qQABp3Wc
z8=GTHz0xk}i}jpJqX56c*16Yb<rB(Z!mJ-`UsMzbHlTf}z5a=Yf3OWl5Ubt~m00xr
z8#Clc_FD5<`MjcMi~H^gY)coFwpk*y)wXkC-dlNtg}Z!#DD2*AO|!P-9e5>CJQ3Ej
zWv}F_?|UBH?uJzKY+I5DjI_f32P}L;#6Ara&-Uz5^~=(dzRBA^D_;wFY&#IGf2t}g
z)Wm=w@%gKis?W+(a!hOVee?UCeRP)hee>9sO4zx+S>unDv~zsp7s29^Z78$XM>YN!
z__6`gPuc3V#vdwSsrOMc*d8nb{w+MgUZ2wVc@1RJdU_6afIqmik}x+is!c68Gsc#e
z^l`%W@S*!L;<wTE81aW1w7_JHc+kG*v-0|fivRjqd3!nLz{(r`AxC{h!#P;7xDCtg
z^`#B}2uy8+|3IGy8cuQKB<<(#gZp56{lbPX<fyD}_~F+^#k#Gk@dv!`u<QPV8!c5C
zuIBCqyTLJ2_taJ{D8?JF>5kZWa}(Snf_P6{@%74De~;kTeJeVqZ4|~1XR)VtWnPWl
zeYZWvUz}9EvKBg6R^qvkPeXjB!cJp?USO-6eD&rWU%Dnz<+GHzj%Ps{-oQ+_-ky?Q
z*=X0k`a~(5U;52NXyZ+(G4~>T&i)SX43_O(m`i?@_VNiU^VcnK+sY?ccR#XgaqjA3
zr7*Dkw6NMeweH}82|qt~-#H%7c-}9o_zrgA?jyUCub%m^mg%;ZPxxj#-(sZX{*;tb
zGw%fT_*n<OuYi8o&xCioA{M*d)SV}fZhw!Z9m?e%_*_Ea$)ivGMeZk_wok}i;;gy!
zUN|`5<f)i%u_tPbyxXX<*hN-8-+|vC0*_dulRiIx4t6?Oi6^1dMOFR1EusdjaNyhf
z{ZrHx&2WEU--xn5G!viZhsu6$dGhhK&8kwouFAy&k6H&NIq_xO>5O*Y-clq#6L2&W
zW$Uo=KV`A`*4(D})+|=kE}964Xq#S8mRcaxHamst)08q_0roNFN?Dhk_^Pdmq?6Dg
z=DHI;?<dNk(%>Nfllzsqt$b_tw()Jixo&S%pj|8BTk~v`Z_OOMRc^0iXKM+#mx=-9
z^XL1X?ysmv_o}{i{gvG9O|d20v(TUK+GB6}{r5@|dgXR>P|V)_O(d@=8@snn+1Myu
z9UrB;zl#%r1blfD4l#dzsFYXM`Ge0|{K_!wLXf1PSS<L+p~6)1u>Q+o`wtHLfAP@&
zKR)`6pVP_PKjU_9VA_oF-ga##ck;HK+`bL$D#Xn#Zua-MeaO&uZO3(LJFb0;n=@}8
z?L}Fy+lz9C<_;v@+dFj9cr?7bWTv;|4)6FGGp5b(j+;GW@*NYsGiKj0Yx3>my_4^l
zJZo~v)XBdonKgOZ9pL<HeEqkN$Q?4M|Da-%^N{f+fl1@Xc_&YuI(}lwRPdQOYsTyV
znRwd`&hPEbyr=CwoxIbg2d0f1Z(@#L<$aOP!|o^<J9WHw)--R))Tz?~C9}qR15;<u
zoHc$1%y7r78PleEO;NLFjQ=<K{tC|v{e=Yff8318ca5L%U*a>nWX7zY`9ywRRQ=5m
zq1>w|EewnN$x#o+?8lGJpT8yi<0b!&uG^>Q&kw!CkDTy#PcI+;_bp&R1b;IHpXcvY
zFn+{&yc#7^EVxJT*Mai~X0us|;|TCsxN9Vec4^VL%~KXy7OC1OfHkswkG$?RX@2H~
zdU@o8?*kno<psbdomZnwlh>n~wirl+8>4~A?OhEyTmnK#+f@H{z^ifo0G{+ilc!7G
z<|!I}LKob~2W>NPtHv4EOr$)FyT%{sMPFD=`C1165!tezLQF+bHBKx>DevNL^3T-h
z<Lv#TTBUWVZJAxOp<te}T$fB8O}RvRK#qTr?cbBvgYtUF<Y+Q(CdPrN8s{uSr0l`n
zto4T3OMA;<(uFjeDPCI#O2gun#Qz!5(V`DpRO9U96e(%An{r&z%&>&n8#&4s^(8u@
z=f92v@qW<kR`BZyID#(+PK9ZE)~^IU7_d1e5qTJ?-Y7Kv$Lv6Otl8!ZwBguZO6Kci
z9zF_imw2>D=?gewJGzdv92r2A7q^Rg74cZvpqaD{`Sb-J>K(BSMZq>4dT^nMF5+^L
zZP@+}v`+;U#WvOR{{(O9^KAbzV(7!*PydhL0Oi3s%lcPP-wAL;e`-uSKzUB>Uph+I
z=4|^p+Im4W6(?~mMx-nN9I+{FQE3g^!kh@42JruWsJX~4|6Bh5uYJh@H_DG397_?6
zjUJA0UkE}VZ+ql*uSq224g1ar&->8_PWcG_25{OcVlRAnk@XRKvAv879K?&dbYZA3
zv;~DcOwlfRlWkdgk#=ayvL<?UaETP^6w!;-JUCC-_nxR<3^-zY#;b*vd5Rf*w6Q=h
z((acA|5;!9%P;L2(N}6_ni9T{6Q-?&{GaEOOL~6T_N^{0`)7HaKT;lk!;5qH7q(@m
zn|fjsALQ?TF}ax}zwm!LbNDF0{pBXO>;>XFt1(}BlTJ^-VY-Of$A57YX@BtP2Dx6)
zM(`oPyEVbffe!?}2Inv3n!dSQkF03n^#Qb(68^4K?=SNDp1dBE*F*9e@fC^u(#8Ly
z#t<3l!vW|_H>UspQs;|oh426(3<|HNxuP%d`S!nw4|(&5=ocSnu0s(#8#rw~4kz`U
z0(>gqi2qmsV{G9q7~4olW(P6AtTSC|Z+P1vi<(L5h_7)HMdCidh+Kg3xD?*h2f2P`
z<9GWHL9ao8BYM$joEsWv1}sShYovarE_>wcG409rk%RN3DK3p4_TdY0<l-Tbv4?Ha
z+#=;Zw3j;q#6}&k>3!O*03$u7St16Jc4gajX!{RTnEGeRTiC9V03)|IT|o061evD0
znhOD7DcVua@_5WCZ1PPxgXImoCUg8Mtt+BdIvz6~cWR6g)csLyscpHws+o2K1(6=m
zD8CGDP34-qsl$@}5qW)IUO$l6zsf6R;=eJNdhvG!8UM{;iR=ZnG!&UqK}}z1IyV1`
zb51p_H^(lrMoH{f=TuXlBHzVW7b3^6;a@{%FNprNz5r!S+naira~nHrvJJZh!KTh+
z20}BOM9cp-@!!E`Af)_~Po`9aYu5#hu#xz88ky12+_V0YpV>dmII_6pREdQ7OY38f
z(;_vjgz0?$Bl;9v(mtj>O{^2{+OLlnW6^)bF8^J6T-v_>uZ?$(99up(N#H**BmTSm
zFEU@FkvGa+GVx!`{}>^Lqn=9{X%+*I98%x#-q%$7LN9*JIU=f?u>!pA0dGEPG5(SF
zX5fV7dWH3div)rdMO_sCn(9#yZi|~dOufu`7~XH0Ylp1(HPxc!GhtJ{CLh!PFFBDB
zizBl6Td==@bTgty_N4NulA#4%7>U{%*%5QiZMtxn>+iqXUXK-GC~~`LdyWn9yMR+K
z#(3ht3D-yD(q8B@$sv=s$YRBsXlZA*Ta9*n=xW*y4dP@23P9gD4y1hrv>bbr)+_q}
zTB=ZEuJJ$XgED!Tw)>YckcCa{Z}yuqB1fcO5&Zv@PsCmkKL6Kn{QfT=!2cuujEPPA
zY4$7PTM`RDm0e<w-DE6Wkk<*k%(2M9_hbxoRCrrQHlXF+?U%A5V}X%FJw}e#$aeaI
zKe3R9tiAY|<&q5}{q6(3D3?A(*;9e*<RjhAe6KPO`>lvi@pqH+SkHYa<e2Zg<gTYi
z_6GeR@1}ENG4PalA-1CJ=WHu^XG(v3RKue_g>$oOKH{v1ny0LEtZMd{p;5E{josqE
z-?d%XOHx1T^BDf>VI1HHelCoU3fGTqE>fZ|>^05#6P}~yBlA3EsZD$EKda*}<fEZH
zBJv}6DFEs>y@g0=g#k6~b*tRdaz|^LX}L~AEmCQ!Uwakxu59{iFAIOUy}h8~1)D^4
z;`mdi$YJ`Kxdy_IS!{YH#-ID(U()`Eb0%8Un11%lwwIQ3X`L>Tb3vy|(_We{$D^tL
z68{hr_QBR7WjNsOVf=I8UciyLLbv`ohSMfBa$@X}o^HlW^1*0bcppK$6>!d@9Gt}4
z0jCc}`0|xRczf|H6XNG_8yMz+n>@^Mir6H)s$TT+0&PjztjQQ&h%V;bpibq`$qO<n
zK>X>5j#LhDfHsnAZ2^FbmoDi`Y!f*yWnaW0p{pW=-+nGtKMM5|Y$9bS>Q7)WrM5y-
zz6M}?jz3Cy-73U05ec|kH0$I$W(m~`*mfifS7aU<cq+0Iw#fqBiobmjnoC>N9yi5C
z=IXnc@%E0B*g(;TphUA+uf$hn&0_C`jgI;VF7|5|N`}^F(OwPUV!!S&Q-mEN)O=XQ
zK6w*Mbi0Km&!9xNw?&DX1_n``$Uwah!yYw5f{dq8kC4FrGz?%v$~RzLi`w9TLQ!w=
z^2{eBTEIrnvQ#*zW^+KzNURD&kNW+UK%Mn?RE}CtZo<iJTGVqVaMgr*8+b?kflbsb
zf`1I5JX*6|kCGVe7F^Nmo6&0<VfAZFXGbEt=K2yn@Hnp6gJS1PVDIQkP{fY8O*pzy
zlIA=E5);;)*Xa@1a4xk*U{~yzdxXQkA1&h{Z#M3ZDY$%$Q}zLZYQQVaku?I-$@vjr
zM=!G<@h-r<O-Tb`L&uebb!R%2=|k9X?n5KTRfJv6PcdkYzJ%kQJz+D))r39HTM6Sg
z4unW?o+Y1L!d?;g9hA@&$AA@-T+f<o2ny$TjG$v6;ZpY>$#oEQ7K;0Bn&)~VngRg#
zjUbX8X)WUZ3dJ5)9HWnspETJm1cft!&Bjow=Cr|q9VI7Ft~;rKV=Ozq5XK=Z$3Jo5
z8Ri+IDHxl0*JN<e9kVllI48FN-CYEQ^I<Hdj=LpiaG-a%ZpENXa%>p^Ik97=3&&PT
z89Qc%a3FmHD#VVtTR2`Js5`4@%Rfy6Y&gH7Hm?$njvX_0f^fWMfee?^PVHYOy~la4
z74QyrJjGe$1-xrBO1#dkgm-@kIL$eo_I^`9jdsp^SiY}0;7+k)W{(w){p6Vm7@EC9
z&9VVQwFBhe$2p4n{KX6U9Oq$_INr+yoF6-8D%u`q+XCl)j?M?9ALyhM$6wz7JlMG_
z1MtVQ(eI(oX=#8zD}tUQok8;aoYQ2Kb0+DJvF$jK@E&d?Pm~vSDsdz)tcEp9QDtLQ
z(rU<Ur#X6A*jbMS^^Plf1#%<m9XXZ?@YOtl^b3gY8B4Kdjp1?8hIz7$%X0_fha=xI
z88ar{b02s+ieycu=QzoVE%%|OyJr%0?JsMxJ^15DxTobI)b#PB&{qdpI3II7gXuQc
zNwNaZAhsDSYx;TGf!J}qWf^V*Jr6@$$52T&*rStdn1#I^>QNDj9QRm?K{hg(KJ2*H
zLci^&B*#+fTnjyOppyIvdheKL*#N>1Ey;gj-2%%%usUi<&LjH@%VyO5-2&s${iJ~p
zp-~e9OH`UJMjH?DG1@C2NZ3nbf>RSp7Da~QGt#gXJ?Uo}w6?J)lTbrHk(0(^;yDqV
z(HoJ^(OT&YQ#a3shK9qZ%tO6LPSUm#7M{1*p>%~}G*35>IWiQEs}3>jWsF9i&CB3^
z(T=N?S~8d-V~d1^rxW_)$d!oAQ;!AEk*C}RZU&|+ZttQ&Si=?v95-5MKu<kK?`8|b
zx$vB)XOEJ@qIt?t;utNdbkA)hyT!t=ndbQ?6&)jovY%%Y2kchMCQuLd+{KQTSe8K2
zNKY3=uCW$6{v^+CDjJZ;bk7vF87Gl@JjW?#yrmvYOFi$QrDKBSJ0J@^Eg66(N;zvh
z-KfDN+2(0aE6SNHkxic8(i^8p<YkXR*0)LIbx$2xPnF0{&lj}l?ULJD=nJ%>NNJE{
z6Q@*(+f7_W3yCL*7N;CDEE&K(zvC2{En(sLD_S`2vSgtG%M8N_LD{CIaL}mq>M)*i
z$}vJtx|W>Jjyo(Ikd}X<j(1xq%al4N(!wKJU4g<FjU}x)^Q7mYpd4_F#_89ZlOf`z
zn`H6hxH{-5wE(1Oi|{^2iRUbgCf?r@K5zLgU`^MaY>%6!&FUybn{60>t40TGw#wp$
zB~x!kZ-3_-hHeVqSd6FQOT-ln*MPLy(-s<4?FxoQ=MJEEr30L9oZk%Ca}6jBp<KbI
z_Oy~26NRBD404)>)rLheFmSr3Ycdd3=>amsQ;ltxp(z_6*5$bpoiMC&Ld1It$;~FY
zc|37wY1k#V6i*M5>5|Ob_AGp+olyS{2Qjj@K~9Xe1J~9c;gTprtc2J{iK4zWs?_(O
znA0;F#a8ZR)JjNjcA884JL2PE0%zt!#8tSmiX?5}?6a1*8@Lf4?Vp6Zvkwdq-JK-D
zd4D^=JqT;gSHL8?Ct=+=8eNIbB5XJd(Cz4K!Y*_oy7wYL&aa_N^pz|WCP5#<nlN0^
zeQPfeTrCM=r_Y)pqH`oc?9}mhi0E9xy4f&~u)&4}|Gdz!ut~$BCJl?5H0&2{=#3sQ
z5JT<kMwPB%SHpcAXcEglUMq>6b+A$NAi^%^Ef|OB>j=j?zk#)*2NU)P!y7&1i3<#G
zFc~gy4T7O0(4DW)IKv1V&TWK;6Ly)*M-YxTnU5sw5$PiOCfys|tr1M4_Ic5umk$+D
za|m9=F^MWBm`}?_RT1n@8%FIRcs;EWwKo;ujqGRCe2i=K&D2o1?uGd5=#E3+OHR6M
zbSH`w&PTB6iSA5TbLMvf+=a02e55(xD+n9TZ|Db^gk8?Rz?-AH5{_@X7Mwjo?TdL6
zJ(@ZjTJ)G1l<+1c-+B&m;9k{iQZkxetVIVNWxYy^jtkd6g=iQ(elF`@j-E6KiaLMG
z_EX48IGyQ$r?Q#myaff((@YKDqu3dyhTEv&OjE-p&@FnF)X>SVxzV%9(&Mya7DV5}
z@|DhI<Ufb-YUd}UznAbDXDwBkOZaK$8LE9B;b)w)D7TdGCg)D_oJaUY;o$tb1?**P
z`khc0L(S;2CveSp68goYu+o(d;v83}RqWbUsOsuGM0V|U7~j=}lQ>(b<yIh9%p(17
zQL7t|?Ik@2$atJ{+#EP#HH$UO^`~)HZ-U0g69f&-Sbvf&27=VsK#&pR9a24qz8D)n
z0O;BRU3BB+wkUD_)raCO3{b*phfHHDVNEn2j2W`WNRqKDZMHBvC?^^D%wX417H4}V
zC!s|riS+Rd1#hFX3|u*$73jLrMTWEj4?AgGp)fM_GXrF%43MvQW}wLED%-s7$;Que
z8QmmO4YjGCYEY*tzTR^^4qA_~jbYYQ`wfC&wYL-2%#K&fNbHo#)v!B;lTS)UExq35
zoPtJ%+;sC9ig8}WUpEP3XBA0x<Ndyra2JeZd>}UxPCp`n@mInKS}Ddy`$(`BgJpbd
z609Qpi6n5|0LL<p64sq3KxlkQ*oeJ-><nRi#)aDDTt`XugkzoSDd=;;an9*1KStQ?
zycJ$z9G`}^@y<ciuYqu)^J#MXg5JRJWBlzXWW?T8GF2ES2x2j$yi)+BN80g!?2RMM
zG25bC)a=8SsEJDC@O;URwwqCMw=n+BE(uq2$nR(DdluAAMls_p@(O$4+k~~)zyvIP
z`w8pL71Z$^!iMt{uLlUbWOy;&Bb#`q9Q=bE5|48PX%3Ml#kqv;a+t6;7XEdH8mBoO
zRO~Ew(gheCs;%~<QGO)Y!Y~Zw&j37i87Ol~INae+Q5@bLw9t$gg)66LF?bp-`6>V+
z`xy=;4Nlzh8ycdS@<))gf0Y+DZuy88rEv<UsA$b)KC+^+O^inGXpwCs%XyGCqeK|Z
zrK^gxnVG_9Az>|TW><KKg!QzU-GtFn!baLmzc5-!*p)W3yD(ZyI6iG=4-BG&J!vz0
z3ZspLQ_^N;2_sd)-n5z7!thBrEp28mVWdg89b`dpTZwc60?FofJ2P$ObYW!3ithNX
zZg`YfeBo&M6z5Vq<w}}h0xi>Cp{oh|C|nJ{!U@;>X~15ihcX8(JTf};l(6u~@Q@`D
z&67?OW=ll(Ou-|x(My`yFo&kM92%FoX}Z$f*}#UhxcwDM>!Y-UfEbNiAB@)o<r&J8
zk#3??9OI=K<CQn4`1@3RlJW>((IVcsRk6E4%(dDmQRpkeBWKiD*-}fJJZpk50us?Z
zPodfvCsi;Q$R<lsE@6*l+?*mM*rVylcPXvG*L4E3U5_1<4>)%6I1zi@aBvWEX^b6g
zU{OSL+<+CpFz!+Ap(6XdK;|fK02UrD)W&a=_kd`gVj{m)z6YX<<{jzC#(hd98%ec(
zr<`Xak+2Cjo{5`zd4(6Q2`~^P#AxhrjOLbCHg8S-iLynQZYN7A$Sjq6LwV^0HW6kY
zpx(ZPy5Fm?fA(P*5M#5Fgjdte2Lf(qY*T80nCiWue1?!LJk1&Zwo7})n+rg-g6s$3
z@#N5kHOe$lrFfoT|7w*<Kw5d6<h(;7tvv@B<915Kn--XQn=p1sq)poNakmSjPWoZ0
zM+T_f67hKyy2&1iq<Od(GxkcPt+4N-KZKOGp{Q#cU_CCs4b*XtM(~I$;KQMCQnR>1
z!j@PHi7TRBnv*i(iV0igCM>QWVH-y}u0KcGE}G}T^zp_PWjgyPM|Z2TOj<&YZk6%}
zAesj;NEoju`+(@4tuUwYC*?yRhUbq6&&I0~afyUQDC21k?n8vagVqc^h|y^97>&YO
zlX0S?4O2YMQc5sOe=(vjv7SO@J=pviu>Cr8z<5oeQDQU>Zj8nV&_XwcTUsTeQ*!Q%
zkdMZ~vzOE(Wd%1C49RvzLE}ct58&WPLyIeMb`ahi4&*pXCNTA7Sl*pB1fc6N6uaE%
zj{%lzn>&N+lW@L<0dcpJhK~)*6z=wnH&*9^5a{keIeP54$#)5NN5a_G>+waqz=MMk
zUp$;F*et#uK}9x;?@v;^iM<_xBYprScC<^C6UKOx@L2a5v=Y7+kf8XY(Fu!hC`we{
zmsp}T-$cxFtM4dgfX(*@C~f!sf&Sy`jBAu{5y~Ax-2@H^w;cd$!<+ErQgC(N2~G)5
zQM8cz|AaMCjo1m(XNrWigmtGCyc5<DHk_;AeF?uO>~iLScf!+z<DJ8yb;5eW9_QVp
z-#|D;sAq|6?3e^q?}gD4UVILq>nNPHAmLBv0mqITf0syjmGMD189WkRdj(IInzVO<
ze4iK}JGomxBy8J(a*y*ARd|EuOmY5$@OJhjO}MVaTyiCB<|hLuojV~^0#G>T5Ptb?
zz?yRyb=dMKVBJYKPuRK{upttL;l|VS<(mnGJ@qMYkI^V2MkDXm<di6B!xR%)N}gsZ
zhbywg&Se!vm{q@U^OdMl`$6%9DjFk3D@MOE9>BIJ@lCo{MloVf;ywxTqiW(i66`^O
z0}@nVg2X=)^!mUj@ij9Vy^DcOeBFd6>VUVIa3NeF@eLE+1lLJ41D3ZM1Bl=0lYBDa
zWQn^?xR!kOnDAez%U%;+4u?;C(}cH39ZmQI+rDMOohj>W31@r=`lQL5K$-D4L?zw!
z56r-fD3;#NwbCmf$n%o27q1y&w9`NwynFx@)3Xje@O-Mg1I$~Dt|r?Q+CDr(V)M9q
z`R;^KgzsS(K@sX^m?gIGTQtZRhVs~VxFBWRfF8#lAn51|;%qeQAgrBn%UB2z&C^-p
z_#HyZ4YDd@DjGB|?MDJ~Z?T{Ir;J`uyTv;k%#3f)ti^!`&?4gvXq57D7RWOA)huO;
z1aAe{vIFg!fm5{lnBJYSlHey2JO;+rvFr|hFHVTJOu?UE-n1^Oq2M{_QR{LEc7&x`
zS4*%htP{7M>zJW<vs+`Q(&;`Z<h_c|ZHmPvI^78t-o6r5&<$PjW@Uq{{aG-TyJK%2
zEAf(qg!yFQAi*G<9bgbx&|8$xQj&2m)R{f{i&b=a74x@^awCe~v%Ux3UhDV6U!3^$
za8%0!kwG4)!sPlHevt*2kINQ_Sm4Dc8YAF6w$qKP|MtT9DD6yRyRU9+AifDW>mQFf
z)42G<PbI$kZ;g$Zbn=L}6C58ua(=o|9Bq{Rh|434pWS<Acxx1l9Q(&ck-4kU+qGWO
z)jso_yz{d@>C=ur+UQL@-G~`y9+(4*qR%u^4tdTS`dMRBy#J8T8dukxY&<*WOe10H
zkapsQ^VFRT*e0Umi|otOf5}^uwW|?9L>{(%qvf2T+>vOvaO0@q({DdJT)-~Wm-Mc}
z#^K&K&NM#T5xQ5OY^1IWgP_6j@J;oNFP>@~&N)^($t;7)A_qL!j=U(3i$vsj1#(`e
ztou(jQa{#r4Odzq@2L9yaJHB7pa<)*=aq*Y^<LB;DH(0nLm$?!jTjvDlv#TI=k|nO
zEHTU2p94jvo{|1MedxOj^$+}bO!9jL^b}}^eb}CGd(^T2<VF0*-%a0$;8cNjI0_&e
zF_s7KvOf1z<Mh#Ihd-4$dU&U=UO3+!XC}_K{vPIu*fkjVkw1RXxb{$`l%ss~MB|S|
z^^K*Lv(mnwhvkg~9eFRreJI<|KHoJ;d$WHL`bB6f^$o|xNuVv;^u+~!Y)hGTl>Gz!
zoc{F-=No?-CF3aj!FuYv7%=PE{+V;5hEHwz{qRzZIdx$D>NO{ZvwjciPyF4iXF2O*
zz8p22b0sogc*ic{qL`cs-<W;7cUFXM4IK80TcClGaDzFlIgV&Fn$jlxB0?3`n*e9>
zy_k~BVyjw?-<Zq%2U;r4ACUzsQ4phjjfEq#gvBk);-#cJj1^BwF$+pr@JB3bO3PLd
z!o4P%yhw^xKNoa8=R<+~m>>D;PGxlo%DV9_jFKZaVrb}}ioesuV}a<Kich1Hg_55I
zgj>rV_oAk%9sb%$xk>5TQ@Po4&+mFFqm;~^%4o|RHZ27~8UX$i12*l)ro-5D4Qgt`
zO+g=SYE_Tmk5<u~JZ|A-3@^9xQlez{w9F7D<4tIu4L%;|OU8rA_yL?*z0;8)i`s{Q
zC_~OdaCQ-j-Uix>WxcNlRuACHQ2@4rvNyjSpJB;V0B@oM`W?kB(lrRb*)r!s*OW|r
z2p)y{x1oO~6kzvBqjVL0@KrM92+FT-Qf^iGr@GQIq6amnm1QF#u3{Ka{OtBDLaR&K
z!qWU?r1-fR;%@Hhd!g3{py)@6?Cd9jc0hS{C4g%PECdh$ko8=c@>Wo$zAzNF&)JG1
zy%!65*8semWaq<V_mJ$#@1Rb$fvwbH)QQ};QTcaB<Ah0lD*Jt)j77PAP+TZqnLQ9F
z%ky#o<loq&QY}=n?+e#v&xnvs03eToWI$&jfL%}h<DF14I~_$^DP30Tu#wKn7axpN
zGL1zP&^Rts;<LF(eaQfpeLF6nqOvejUNjlzFS-Mlf^VTZi`f&U^Ecp?|2+gniV{Cm
zWGhw|MWF$X9$i3R4;bTPRr}z_y`^)qDt8vxv04L?8p?eDtS+EC@>T=Q-`%84?X6^g
z2HawSkq!eWj8GSS1<X8(<Dt9KQF#d6=qHE0BZs~J5j0Xdqfqqs>HxbC6azSYmGsD8
zek-f5c?Z*6lgUmdKUA;wL(hTVVY+K}f{9>t?IbYO>}0Lnd@WxQYj%E<P)1#Q0wG7k
z56l1=oy*x1IW(u7Iaz347%3~_?2$8vC35BrM7^9jVVW4N7ib1ux7m)+Gft(^25*;e
zJ}COXgx*-Eak^gL8xCOo-H^$`dY8l>g<-9CiyQFAl_IrPz3v|9l={3%pB_8{%BDU~
zBMeSPCsLp1LxVI}>htWCxNZTSgHl(k^j?#CwX~iOOjDmAe{tQHWKyXfBZ(}pl;uM^
zz#fU8D5O`1{s#R?{J=zpH3y=uRaCm{@II_xtH?IP5^O+LD=KG&S+hD^^8*a3<|`_v
z#PE3#4}@)opJNjf7Q^0Ffn24i^dgh$swPxncswitA}MjiRI<vJi2Ce>R%U@1@jW%|
zXx7pThp&J=P{2-!kq2N(HG_Oq&Va#u@-Xqi3bm3|{bdK+OKCU02Y!}6$`%Qj4*gp}
zU(1V<+l`!@7Wq~~?RueZtyxFMwak+3uDwt<OV-^~f?MQQ3Y66huX6g1L6f3;P*+rj
zOBQD>si?Tp`S+l@nL4wGTM*3JUYWQ@X6z`&&WmQO5TgfTr^mBJ(ddSjLhx)cc60?C
zg=g~E(XDagnSA%?=hKAX=}Qy0fv-h;0z>2H)9ly}0l#hhj623py<*1XnSr~mm@(^$
zz>Ha$U2YIp%nZyZnH89HMadoGZkvtr>9eO!A2W0M<U1tPdFHs=t_c6EiCHjXmM9)H
z%$s|Iw_BHP*<CV)QaW9V`$me(zzB&pSdCIe%0(ilkMBHwcIUhN|4lN}U=>YRt?c4C
z%pv13T%LlT@!6C|e@q5TSB$panPygHUW0!A6~G$v8t^|04(mXyj8?j$)U!h4=Q7=*
zY=krE8uJ=-Rrv^HhE|P1(={a*H7<>L4Z2l1fj03P^BQ!U<mQnt_jUZN8fsFs9wgHx
znb)=kY}yG6^BVN*9jLc!dvVoC8YM5s2$82mg+sHOnH*+bs>REiBR}D4n0cvA!qKw8
z%u6-Qyi~)?OSLdB)zPsFu7;VHYM6PchMAXYVP2}^+Ci+>WL~Nz0B3PrcdIP1GcVP`
zyi~{J87wjLQZ3B0Xy)<ZYGH~+vrhQ{o#n)tV$m#f7(r%NH0v`FV2oXpDrUR^#I+y8
zq=?vf!>?kX;+Sk<bYF@Z5hq{J_8_dqy@GKtdJ@*-m~3HW5jNtOY++;*c8OTs=$%F;
zOtvttWFcOKlb{b_O~ks4zN0S?TrCOQOtvs`B!QdB7Dg^%-E5dg*kHqg<rf+jHfdPY
zq+xNBhW)|~y~cnBHe|Aeam`b>hWj|sB$j==Ruad_7yN?=yW*H^VO&QzK90#2#$du8
z5$iREWWz=#!y8P7@-yX766kSEwlIbfHsY9UVGJkiGMSGc9B(ooN!WuNTH~e!uhH#M
zFiqU&MT1@(m&7>)ui}^_78A^;WfQ9i_NNUK_Yl0ER!L;Cg>fVMnaE@d<7R3oRGDmH
zbo`3yavm9-C{o19FI=4oYjI4rFuD-d<Ctt=TtV1~`v#4SOv0`>CR-R?3CG*$A0A<0
zvV}34I>&0p7$+i49Fr}KTOR@yyp72gMhRaiqdvfwi*Zc0Fvf-JnQUQ<_n<uXWn<Ep
ztY@-?F@>z~5jq|4R5sJ%m~3H8Gc{zgg)zg_kjWOtOjAQ9TNtyXhH*@`FlLjbCyvP$
z#yu=w8Mlo5=MY{U$7BoRUczhQm~3IpCH!<8lP!$<2tO0YZL?8IcvBpcEsS}DUld7m
zaQmL@Ig5TLEKIgA%Cb?C%w!8!3M*BaY~k$G9RV?p$rjGe90w7{hahJcMwV=0VX}qu
ziWpo~nQWmyHjeZhApLO$9&_OI)hyN!psvQ<!ek5m34*bjzW#o;7zk2*13`wdDWqbu
zg}!k%KvgDN=r323lAlxcEsUBXj$c#tt%M`V7J8BlsMgs+$4{EUXM`DnJIdm0jrk0E
zCyDgY_)w{LmeDjvW3q+bMaJ0zjh)o5P}-t>KQn4)%BcN{#$*e<t8DYS#$*e<n?$Oi
zHubYG*+Q>+oNCKt3w;}7zp3^c1jA}?C#;zrua?V0oK&uc-7(^rY@ye3adE{>!ByW;
zk83=naPhG)*+Snr1f;RL{{H*8$1&ML|A1pE;+Slq|CKO;R*L@71mJN@w$MK|37Bl5
ze<BIum~5dRC9KCW*+T!6u;FI1h5i|vy5jh0Sg$7>8^>e|{d37Oj>#7KF~aV+Tj3x2
z@g7h-K8`zSy@7CI+|%Uz1-${u7G`FDtXKcrd^Tdvg?@q{Ud~hOqX4C2+C_p_Kk_=z
zM1F46KYRt(#6*tLm+Wtg86|fM{qMK4sVZ|W^nKT$Hjcqee~Y}rj`%iV&CQ$(eLrD6
zjyV_lJA{q6Q!F_^*d?Qk{vO%HOGnoaa%4PlBS>?IG%0b+xzG<2_PXI_XQ**n9CI%8
zv)AKVfH9)lc8zASF!MtHkp(Hpi&2=ksWJ0HcS<<i?L{b--L_zr*JBi}?HV&LbeBR=
zc(312cPMY6xD_)m^k&Kkz^%vf!p5y0@uD<N;e3U9C^6T3yT&$ljjocCttZP#VVzMT
z^yboUg%z0>dJ73_R%Bl2DH7JL$h^>7O4zU>^FnVWVV4z|7kX<6$6Jwkp?f9lu_E(A
zZzJIpD>5(iR0(^nGqdq+P{L_eWM1fL5^e`s5ZqQGoq#}cx<oRq$h^=qB-~xJ%+@{1
zpD^iKG4n!ir_{5v%)HRsD>Sh1GV?<BE1Z31=7ruvX#*eCWT@yVVLZvPd6rqBG4n#t
zmWZx#&#(8AW;V>B=`DxGWp3-PH1}SxAuaA@=7ruz*#(vC+VixkrcY1?Q=SZa6Q$x9
zFHIk>Oh9ofW?tx%lwN@G!brbW`6G$BaO))sJw|A9dX1GWu{WDFLFfUA=-N{p&T&!&
zgHdg=6y-v`4}<6wDZ$Ik3;iyI3Dv61yoerj0<asOfTOQVfx<$rlhK1a;oDIp^FqHz
z@nV*0`@Cp8N0|UvXk4}R-zfL8LMtZnTZQ?Fk<1JIKIKZ*Nwt2bY-A(RW+-kvqi*8m
zR$h*=!md$*U1Nvs+H3O4<~sRD$rfR{sVt=+vy`#U+`@iKC`>dT^<HLP==Un@pO={z
z`etQ2%FWCReVZ~F);869L%APQRcOq-(6>u_#+$1_wSwRB5+05D4SJ2jFqNV)^Fpsx
zxVvqI6bB$XB+^=A=7qjfB3>&qFZ5j!X=7zlgkC58FjbRbYPUr2Yo2tIJrYUN>Zrk9
ziL@17W?twaWj1cA%)E%n-wQa7nHMnyedKUavzS7{7B_{&6j3iNjxu7330vikET$h}
z8%H{(KSw%}d7*DnJm{l2x?7d2q$T9&Rw*~ILPHD^`YXyzAiBoP3;j<@IS@l*=7s*M
zL|mdxSCsKI2RDmQcsxR|yIrHf?HYyYWE>@F!xZ@}r3AB74r|j9y^-}4D(k^!4qz`c
zFZ9<G8pW=0aP1l+K#Hypx72~aoI4{d=G<ZCg+9`(0HqAf%)HQVw5-D|=`CF9ai$7i
z4hM3a<p?kfGcRJ(<U0wOc@dkQ2M3S~U2Mh)*ha)L^CGsLG`t%r6tV3YZ>(|5yol{U
zIl7yf7qJ})W0SAP72OUV9E`YPIqldit{*`~HjC>|QcYNxc@Z~&62nh3?lF6SxMb#q
zOJ-iUWafoSW?r~t=7mdUUbv282H0FO^TH)FFI+P7!ewS&ST;d|`?h<)E!OLPvJV9@
z^TPcUMGN^b;9euua5MA5y_T>Z$G73`b%c#LW?r~|PuLZg13S5&CLABf%nSE=!k##0
zUbr_9P7xMvl-(P-&$cl0!u{e9P^vQX!u_X>Y{kqA_p6K#B96hs{o1XVVw$wK`*qqo
z-p$Ml_qN+m?uldOh5HSfGbN6h7w+xsNt#e)=7oFn=fL9jc~KFHLIV*;-*&&;S~6wk
zg?kHMqv>&UbNAMp02`vsPiV!{^kweoBfeaWQoBYOc8$Dsa*C3)VPB3RJMuJ3Ib4w?
zwk@kD!mRp*o9Cd)!psYI6^&unm{pw2%nSRQbgyJ)UfB0ZkeL_ucO=Nn3;O{H@}rvl
z&jfwUys*C}1CWoI7xvdpn3)&$Z6?gj3;P=;yvYjK3|Ky9UfAo*a%NuGcbhOXFYJ3v
zn3)&$y(Y}e3;UZU%*+e>J`-l<h5aoP=2MRSZ3(BD)6ZV0&c#!+>l{`a<nHhR-PIWZ
z#^O@(y+n1*Mv3OS2_;t7Z(tgmNd6Fl;wKj)x+ODZBmTD4v=CqN$KTFHHq1F8LHUTB
z+wr@LD?@Vb1z2(Q=Z6>9aw#QV*49J1;`$Q&VKioZB)p`2i57P4VOS)Immh#4EHL9E
z;ZvED>MI6yqD|qLhi7JV9#>75%=mDb86OsAd_)(<p*)!xAJOk{Axvh*NAv-LN%&h#
zF%s3O!g(#JnDLR6&XS}I4Dd`@l{}S-lujZ68VS#S?%R@?@!@%gPL%u&aL)lhS|l^$
zBl%^{w`68~ByW-6tpK$S(nU}snt#k$mAsPRClX}FM~kuSPSOcn{%#6p#z#uorxeVL
zkCbu=GUFqqT7t~@h*{6|GgfJteKpM5mKh%{uj0caGd|kh2^KB;N|YHN2};YXksxdB
z!A0)PTjsG6FK$SfPZmiexC3V@3<3+bED8Xzd<->|<Z^&^?S5R-ljh+1I8M1EMpnuw
z4snYIP-0cbDH!+_Y?5LY;6;%ugKue+-?N8Sbs!z&K2khwRX5?AU%N#_)?3vVfwbRA
z<P1rbLh$X-aRJ`SDL)eKlz>a;0OGfDjs&7p4-|CCC3BnHKy<i5*4ib4#wHpQMnw`0
zJrr#+IXa^20*r>TU&>mA(r&V`#QpMP;(pS1dH_`&7vkHE@*YPWDoNxciHNRDQ&sj#
zCR@lveht|xE4x3>&b%PAIL-1GWO<LFRQZ|6FUcyabMd6wQ#O2t1f{Tk)&h?Z=fa<D
zl;^TQk-ZP5h!nNzlbwVYDiPFjs#h1FYtgco55N`xIC^XNHQA^5-Ra5}l=)EPS6G$R
zOu_7PJ07_4ha)M|L9VQtgQBYl_ML-r{-rd&;<5TUaLD1;Qt+XxD221azZ$EoCW~A?
zYAdD3QJD82^ezYRB3*H8p9fIAn#4q>{go03_FaK;Riy;k({&)hWD&~UZ4$#hjTD7@
z8bQN7y%KF@Pp^|qM4vC9*Cuc|N<sG?1DAX+RACXOsZh=qoCU>M)E-1#A@hhAqg&(A
zJiicxTO%6$P@rKPUFiJ=5cZ7%5(H5Z7W|a0Xt4~XG)AVl8r!NA`V&z3fw!1$^g%>o
zlCl$|y`DuG|AJ3kU5%O=Y08@|^I4F7q5aKZC;Bm>R)Mt77$`(*wu2VRyjHMP|4%UZ
zEXqNV{X^xdk+=^yi9#H`m!je=aPIvWfWri6^LhY9&jH~04FnTY?IH`ro<vc=EV8O2
z@xf5^wxRe36pQXZaEv=DLDYAiFnzjEx)4MF;MDJ)O;7SFzrRrHleO3I1DLf|?amKi
z*5}ptQSavmFzfT29sXo=&iXuKsGJMd=j%}_y7L2=b+!8A1?ttL?#K^a)+gjV?amKi
z)=D)VM)Aw?N?AT|Bec=F5mpDT#Z=R}nD8@DQ0sIn<f+%T1daWKi~#DjI}tJM$HNFe
zpV>bNBm8`3{~(N9gZB1=VdU>b@=fHLY9Ot8tJk~^uC|uypvZ@|7opm9eW=J<^M$~m
z$cMH!FVw6K*F-+FonlS+LmTzJF8rZQ_H9t)Lt83F*rd8jwl}H5aQH);Y%w_ep-q|~
z=R&J&Q|jRGhc;Pz3v0t4+GuRi{T}p3oul4`3jZtUqdG_O?EXE5RGp%(V!8bIHihLT
zi3CMg^BbMy%lKrHWk@mwTLV>s9i?sBOQzRUK$zugb>MU`x75j&?al9Y68<N+bTq%)
zN#)v`-|b`_L!Mc;)>M1~CYPmy+8gEFW{jT*m~`Fv;>rZY^^D4qAL3S4@5Q^rUQ9=S
zAM-4WmS7zmOyK`kgG;X|DB^GGWYZXtI`y}`mW0cD%?Hq(vC0fEDQGSO%$5R5I*ao3
zh>U?C8}bKuc5e`|M%mV@7U=CL@AWo-Ab=aH0QBK(A(e--<b`s)^tj;|imoEw_Y|O2
zAnmgpKGP3W*`#{X2dZAbN6{wKiEK_GJhjWb0qaw}bX06dMK)dVLix&G_2Kdx4zrwI
z7^y@CM6U$&j;(q{g@GG>0);%X=;e5QU<&x-T1wxBBKd2MvJ&qJWE8i)_(r7iZ&WRd
zv0_%FGL!)OWYe)P6z#ad4|FK~EK-I%gkCQLKL-XkJPTl0q-MZ&U_7p73I9aGjB8*@
zE0&@#6}3vOwBWD^KAcumZpoqz7lVd_W_@xZ$BH(L!#2sZ;Zjs0D2cEQ+oD3+@Itw1
zLze$+!$@VshOCt~lw=odC`NF-i2TO8vYJa!uW=~KCjB%3{J{(v|B?BWG8p5m9B9=t
z9RFFwlnBQEQrsi)f8<IakAtf3@4(?La47m1q*lCZy#b{(PuCn~D*;5JQw}qgMA31O
zxIi-9B(apE_GarGF<-P2S9`H+q@Yro_Ci~$${8Ws=U9-{v;bzhkv-}F@&Q0(7fwTg
zo7gF3<c-`tv9bu2eetiXuziO=a0~{bR8E}w6Hq{oL3`8*)6Gyx&rv?-?}*(%H!~~7
zMJkT9ytragq~dsQ+LSG>CA*@YsGucAqxe@Wkp~i5;x{Hq*b?)9H;0y(j!MpKX$dei
zw~^db-TV_U?li<GW~Ir@w6&w12yZ;?H>jijf)K|uaoMQISNz1WqXvN+&sOb5k4LcO
zX&<AG{t}INCY(@4@ykBX)@h@bqMD~SeN-erz*98(HLQ0$6Ec)hkz4`KSn&sFqlrIY
z1rC2FZ-5+rC-)%S@fZdH@;kY$$#-(w&)>;yLU}{Z3~onlO}~@dEXsp0sQI1TrYbu@
zW_~BPX-YfPnBU25O}~@dY?7P#o!r*+J30QzIwQE(RslBQ@8q`s#ol{>$x&Qu!(B7g
zJvFnv+cUeX)k?eC9j($T?kcZxj-Y@fPy!?&2^0vjBtQ}%g0PJZ#>N<o@e)n)wJ}K<
z6v#msWDG`NvJgqOFUc7D62A96)xFz7_+I<|e*XXYp5OC4GjpoyROqVe>h5#ie(Qhj
zCr|C;P{jS@{@-<xo35R4w)}k;xtTP9=`k0%nKD;mnqA~(=_!nfxyaMyRfrK6dAi$B
zh=u1eOc!~&o~N<6$kT&QfLK(T>HQx51G+mieZ*-Q(BhowOIZhWhiCdxHUZt?nf{dh
zfX`8x2Fh8d$Ycf<;I1Y36M~sRjD&rX3WF(YaBgLWj&4#ICJI@)!!yH0Axn37W&~wp
zGmfO}GvnxUnlg@wWgHvJI4+iPe3&txnfMel(jA^T;%fYc$9SYwmSdbG$^osenaPy1
z0o~!5DU?eCy2CS5DVIA%`OLIx^pP!ax-F0%q|6K|m|!bA=V;1)KzDfN7|K~&_)N;B
zw(wb$;a_($bBgnsUTaZk$(}qi47eEyC2J`T;h2<+qd1B^Te5}X1omOcV-$~KuawXo
zo|(<#ETKC*GnXxNtUEl@^;tHT?(j@ER_O$EJ7l_3*1@Q5kb6)z0o~!5I?8@PcX+0r
zayFouF4L28sn-tip*uWt9NS!^GxI)X4RnWR=6@Gjm|1j(XBNC_(-)Rv-3(|v%Pb1h
z=?>2<{*vh%GfVa|o$m0=G8W|obcbh7W;PuhkBH1^wuN+uXI9!4(jA^zWm`yhcxJV<
zFrYg;b2^JG59kihtYQ3B0o~!5wUiqJy2CSPQ@%c+J3Mm^<(mS!!!zqC-xjQ9z2{N>
zWk7d$=6uR`I;E@e_ZlKv@B|Ot;h7E9h$*8xyr`0i)*W8ZtpXRGfbQ^u?i>dv;A4D2
z+#Oy}_X+jI9qwIy1ob&Uo^^-Iz<G^~raQbN{>2^cT|*HhXg7a@IbgzYyjv(@;nqh{
zi|%mm)?*=BceuClR%+76<!$2P2zwPwwccjR*gT9Y!ed@bSvTQ0^17(?m@|$zK)kLJ
zZQbEsHwjpGxEFVadvSNT7k7ty^|ClyceodKhkMQLaJEm};og=D*lcl!dpo$q+h*^i
z7&dzsWo-|9w_F7Ry2HKuc{qMRcerQW;lVOw@(y>0dk+nOYLW3?*p2^y?r_h#!vng*
zz0e(ARO!7u3E_b5aL>BK1G>XK>kbd-4)?4(JfJ(=dtFxkEZyPW8_b#w=&$qkQ_cl+
zhkI{QE)M7p_YP1l3Fr>@-l|8#O9Q&Yy|*cs1vjzzhq}Xy^4@z(Sumd}yn_^xi`CLP
zClfQ}6z9EtKV!-C0eLT7hu;#q!@YNTyybL<dw-b0tkxaw?IB@Qz{Sk7?r=L1tvftR
zcerQW;Q`&@o^^)@@1p?Ey2I^ceU`<P%0%~`<H(c;GpS?U;Q`&@o^^+3G0i?<i`xfu
zhkKur*oy9OHan%+E#eOMK4U~H-}BXcXo%0%D-=0A>=lTX!%jG@v==B|!ZqFDUgQpM
zJ>JWxdk|egceq!ei0G-Dz#nF=xGay@V#V{-F}&Z1Z1v2O(wr)-8oX9=QqUdl#oXau
z%pLB<+~Ho#9qz^4;a<!g?#0~UUd$ct#oXau%pLB<-Qix`9qz^4;a=npZ{6UPtLt$h
zSI`~q)v70WuylueofSLSX>%-3mEMYHU(1^y=e@oPz;Q?1;a)$HtvlT7Zxh5F?lnlj
zy2HJ=JKP&6Lu1|HUb8!#J>F(3Ya6Uc`IW*x2k2Gpov8Y=K3Vo6cX(?JI>||huAn>I
zTcYxiomQpZe03$2dExf(Dg(-N#2xO%-Qix`9qu)|!@Z?aRn}=kceuAqYG_l$>3oLz
z70R{laDVbMkh8Gs`cqn>!H!%f{i#32%?y@GAtLbBDB=^vVd||_lOS7nxVKI%WP-TE
zy|dIs2pFfO5D|FmRSnawgR*z7x|ErmD!RD&O^@KuIQ|@9LQ1oSl;#1a^o{b%?1ts1
zB}b??ow2OQ#_mUEnZM}|DTPW)k=};xaPMrz<7-2AxOca@1@SF~h``&SrlPlP^L8q_
z0j)dSi@U?U-Rc~qSa-O0zv41w-QnH?ig&Ws9qv6S0qYL;9+H4{hkFl8z`Db|M`Rva
zcewYc1gtyUdrSh>9qv6Yfeua^y2HJD)Uo)p?(o7<cR~*64lf+tUxsTqMz?Sb<wTb5
z@WQcdmkziT7LKFr${ktZc*-6}x^MzVI_0z!A_8xd`jS1dCy(UKs=f3C@5#I^Y9IpE
z9qw&aa}coZaBrJhj(~NCd)p<DB`E{C3ST?8Rg}W<xElSQ((Le*W@Uy2r$sl^=z<8t
z8f>f#YkWk9Go6)6I*OSOxeeXn-o1*QlF}U9l;#T1%6P{lZij+BcV;H+xkGojH_IkK
zlNXUTbccJh6W_sK={@*)0^e#!hzPtziCqYZJ3MGlzS5+)!-I~UaV?VzU0~he0o~z2
zt#o`Ae(j($*BdvWJ3O%N@GRZoLFf)IGTE^+PzDDhJ5EkJX3LJJs3co9?hemRWQ}cY
zlXLU#K%nLg9J5m+?(iCMhu4TZyhhyNHR2Ah;q94MBku4TafjE4JG>_54$m#0hti7j
zxog{Dr3`o;<g7bf9tLvO9iF8-Ja+?o%mj3Y=d3$CpgTNg-QmG-v?yoY;Q`&@IqMD&
z=nl`t-Ql@gx1&yRhv)7T)?RUk=eAvnTv@uqbKAK-H~|-r+`Z#)@@nbt+<gZT1A<k!
z!*e^PA-+7IJ3P0O-B}sX9iH38BZ=JMxx4r9xH!3U_mBg~2{^ZN8$BtM?(p2EwvbKG
z35mJQBOv=u6&>CD+PVB5rEsS9fSl5-Bc)lkVM%Gx4K=XCm}6L`jpcAfmsp=Qu?m}X
z*fj5iByor5wy-l&`ga(RGP=WypWyT=qdUBKkBD@K7e6f`-QmT1MO5g5;@?mdB7)+3
z?P^4Kc=3H!raQcNhn49LFWzZoy2Fd@f+a)*#gEu{y2FbfwKCn|#gAE;?(pKrtxR`#
z@e@|2JG^+0mFW&Ie$vWxhZp}^WW14qd$grJut=5Bt6j2u0}nLK*i(3|%+oDhdY77o
z>rhIciI$b}XDNa>J?WM%eO(=okPs2Hux{z_4Dm<u>Qy6d>6(~Z+8=X1;>+lk_Mhej
zsf=!Ee=o&Sx}_hL(hKjS7TwZi9T`(vgpPhglFI0oE<5jeDj<{7@+sawl?_1Nmg1H!
zqg%S=-qy%bMz?fQ+|p%qODDxGT{a(Lc^4Tf6yUUag|oZtDvGa)NVjzB6AmDv^dNrb
z!p>BUSB-EIRcx4wKpAf%D=rj~Zt05MBGN5gcr(x6B30S&D=4<3Te@-xAL8hiZb!Ft
z<xmOIEnTcC`#%b`%5URG?vX1;G7-iSDvn|irBrwsU$lU3>B_OsAkd!nGqo$)uu(P6
zgI%k`ZE!C#3LW662YVx`<3>cy$6$6cu#81%ZDw^WMUe4GnFN*hkqcACQIFQnL9p}t
zvAE))$=c5l#-}}bYSiYdpgon^jik5ff^AkDwT&xN*S<(+>Q=N=ZO5KhPB%Jt8HG-F
zlJ_}XFGcung!hWdGf?S18U--w9iBKZsU8lFzHSC0@#)qX`g@Tm2erMP;#EkZH?t?-
z_PdkLyI!v#`e%sl&0}P%oIZQmMR!H}VyeczB=}LoaMhBHGgae0DD+#p@*9ZcFrSX@
z=zqQFyo!`75$r;zj~c;4YxpBmMp5+EIqUI`Wrvdx!_wG|YQztaXTY1WsN#-Er_%w%
zE`d%hb;fioK>8NwcXS}^qwr@a{0YLqNNZ3Tk`yM`plS$HAmB5YEgFK;kZm6NF@BU>
z)D(MX*p8;~umj92Ny9E~5{FNBR8O{iIQA13hoLi~6H=4Ac-+Ymf2Mq|m3Q-$*+S*y
z$nT)s;<{v#2Re#ffdEsS(K8TJTqc3!XimH09*O<TGn#J2;?S))nr_A7(5*O{ZpGrz
ztvKdh<Y_ZCxf_4OYB4q1OqGI1tVWept)==gNhDU4CE2IL2BYw*GOKekA`(Nb&QQud
zlAPVcE)ZFC#*{;L-%REi{}{@2-?Z^JP`)79z<7H4+zV`(bjE4xj2la5oW4WKpAWq*
zbjImB**(r!PD3qM<mA~+X*WpP&^uAKu9JM6q2uU~vteg^vq5`&vq9Twi%G1Vc~~(*
zb9D*w(OlgH)-f?ttL~gR_H{1x<(-fP_p2OvwsPckE~V7(nIP5^l~7k>I$1NdN~*nR
zur*UFt@<FvnyHm5s9pOy7vLj&QnO}im6Foz>s-o+THd=H>7kigHQbBZQu==U8djW^
zpO-0d4oJ}9>s)ORDu}(#mDu-Z#6)Ilk^iolI@z@?R>Hq;rcO>8!StA!Iyr@J>7#T$
z$H<#p$)#k>j+?1<c^P8FOs%{1gIIVb!!%Rt`tcO`CYK&O2Vzl5vx#n}yATNMn_Ssa
zxA!Lq=4iTh`_QT3<oI;x_NA<IG+n#>D4QHj*KU8xevX!Dw}Eoj$r^WHOU$txP1o)q
zMmknuFlFszv+mHTO$x(Ap_ry?cep4N({$~Qploc$k(7OA9Q~c9jALRM$Hp>_i)9=i
zX3V=2Ut~s_uH7Skh~MxSkF?5ijFUt;N7J=CnQ}Hq)3rN=a%qmHYj-N;awnU2r*%ai
z*#f8A0%`4WXHdc9wz6}MrtIfvx^|DDoVA6|q+DtXpGCRcDFN3)Y2NKcEJ_RBOS%I%
zE-iQ~=?>wTv=~Qm6nnPC7K#(thb<nXcoci31x?rPY#wI|ny%fsY@uUK*KXI>*j$>f
z-EOSX$<ajMcBia!G+nzrD4QHj*KQqUKS$HGTTeNgqv_i1Nx9UkLwsnuc8_D5v)Y}9
zp>=XJUAyxyfEH#OP1o*%gEoC(p6N7QyNkkfny%f&ym!fNbeFuubegW+Wh@HRq8%Zh
z%xpSG)3tk=Z6Qt9?n>K2ny%edwuLlZyQ`&zIhwBB(^+JBj;3pO4dbuM(RA&urQDdK
z>DoP;^7T2IuHADe-;|^2+Feiiw%lsgdmiOq=4iTh&!>E+Q+6``{(y*<Jc~lpwY#A!
zE4&u%OII?{ny$TWop3vpqv_h~&T(*ZG+lc=xTu70a(Q(L=vdRWx_Tz{IY8>C`=Mh8
zPBk)`rt4n#7t^)6hGJH$o6lj6BcZBpp~w~NIBL;!t!`Zc(VDK+#(Stq)3w^f1=GpV
zbged1)=n!iU8|O|mcn$cx~T7B&REm6>MGIJbgjBcz?!aAcUee>%bQ$)qjJf#Z*r+R
z#dXrY$p!NU7i?>~Ry`$;eUnS|lE7{>o9z?Rwc2tin=PhmwS&vPZT3!zVY7Ep*7m@6
z%atKV)3v&vhvVmHx>gVHx{}Q;!>@XfE#sS9Sk&yBT<RgNiCLpwcoP3Pny%H098)Jp
z)3y3NWh`2i>gCx8=V-cCuUG||uGOoekfZ5Zy++yOXu4LfQ}&B#x>j#6Yc@yIwc0Pm
z<Y>B9Z&EJK(R8g2P%g>M$NW%l)uQ30IhwB3+my?4H=#834rfEtn_Stvdhc`=K-0B4
zND-Q>_L~r8Vy2wZyxMmMf-PvTQ7`=hzb$CGR`2q7Thnx{{xF|et?63rp=~k8#Y{cP
zvcie@Ys$Kqrfc;SWs{@nT0KqK&%KXdwU=^MRvGmyiz$_fuAbw_l;>!=R==Z8Wsat6
z^*rT#F{arkY;pS>P1nHk;g_asHan%+En>P>pE07sSH3zK8e+Oug(8QCeKw-yuoK{9
zRe|DVT};<1t5_8(9<MTL7ovqjR~4v<kgNERUd7D9p{t4&&sWFruEAdJ@hSx5l;%{a
zXi%->q@d|qwU&8{B?#}%SBNZca;Zv@<xMWtMr3)DOI3+1Z*r+>k>yP;l^0pw<Wg-#
zmN&UnjmUYv$)(zfEN^nD_9ELixl{)U*f+UUM+wNAT&k1E<j_^+VkZ_3T~(`o$AhKm
z8V}3tV5gd<Yt>uv>}w^aYrL9Mia9E#Yt>I=Yr0nbZGxDtRf7bq=~@ktZnkf7sev*y
z)^x1~+1oDkA$z=<rfW4=@qQwuuV=4nb)p)@`efNVNg9sv(rU4qjcDP}RZCPi$l%ab
z^A&BlVtxY)4`+-crfYSA<g{;csf7}-Z*r+c(geQArIt!nS*Mz&Yqd;jsHW*!ouRg)
zTx+^cO@0M(F>Gk5DFGVn$aOL`^;X>NV5t<-wOXS}aF&X3Q>|6AAzRb6TBlB9f|#z=
zSqcy$n66ui=~}H<J(x!8lR8(?cu6}0{={HS`*)gV=rk`7=pfb*8LeqqPiba1EZ>^A
zL%n&7Wkoi&`R?^S6cZJ8I?}6Yx>jc^9$z(0*XnL{H{x4~>00d&i?D6pPBBnh)3w?q
z{b}FiQo9w6n$~o!?#HC!aPdtp^#G<Y&M0}4OFbw7Yr0ksNx+(})x#37rfc<x%tLFs
zR*y=+ny%Gj60oLg^|%B&fK!%Nt$P%JL80l|jJgkUj;3ofx=x0RrfV~Xa-vvX7aPlV
z=^U3rGmf$=cVuQfWsf6mCUB%vPAf58t4*o^$7n})v#N(2j_wvUmI=BOV$@c3A_CTQ
zt+uH%5wNCfwOs;PCr_(4ziAm<8l$7}uvTT7;8U8F85W!t-Edg@F_tyhSQ*y%h+^L(
z$FNdKM=>WuuBPc)-K*FsDb2x6X?lt(j5;Q<4GQ+$nVGQX4o%l;mQ8>rSIcUeuGQ?s
z75FQop_-<`woVP-<Wh?gdk_-Sb*B9vAzIUQrej}B0J+d*I`Lu!>na8$Q!5=`3>$Q&
zGuIn8N7Hqt3+pk(G+k%9QpQcbDHuB+WpFSG#>r{NYz5;fD#=zbfvVw~Tm=(ZWB4@V
z&$}0aKup(xn63jcT?b;i4#adFi0L|b4QGHCi0L{I({&)G>mX*j_Lnb5Y1zDgZ5>w1
z98F*Tb*$QvhXMb3X+|+k*ZvKZP0qy{;@?Qw&(U=4|BP}rN7J=`6XntzP1pX-l*@B8
zUHi9C4&UVRZ+!%His{<Fa||@?n_T|3t05QDbnR~!|5%QThkx&MoV;54+rN+fU0O`j
zwZDT;F6B9zuKk_t&dMB3*ZwXZNo2bA?|vSk+@3rV?)eO&ljHM-zp+>f<yFz&)E%<P
zahm&^Cqed|JgwaP+PO?)bTpR-LQZMck<u*Nu%xu;hI2W=;#j7Q<#0up*m5SZ3Y&D;
zH1CZhF<tvx*cmDP1_q>@rt88dIK9egx-Q%!B2CwYPm4&?b>UtSX}T`_4aFM1$yEr3
zY05NR7v5)Onyw3XSed5l!kt#8>AKJ^ST%f;tMCyUPt$ebqgJNry6`b8({x?<xRtL&
zC52B|nWpQ)Jyxday6{OW({x?<Ymv)ox-MEekoQb9T^B9?J`a?p>!MS5t;CB>nB;e<
zMYs;7^aix7j6Zy}3#TVd*TL&*8A3JVFl<?H=;ALtLsBDo^$Nsv9mGu6sWIO}d^t_m
zsi%2CDyQi>wU=VqXUP9sDZTJ9YSDC^>&Tcg8lwLsN#!(M=g!+t1!QuHpW^*fIZfBa
zPjfKKX}T`nOLB{HnyyPW$~nNtzmiQN&WBjqMTQFcPK#GKyUS_1Zt<#!G+mdSz{4ry
zWIqYE;<ipXP1h|q9E(8tS`2H;3q_>qy5(*WX}UHy)6tq$<qg}RD5mT3A$*8yGF_Js
zl^{*mrK-IDZ=qIoIez3GxqKuO9Wh;(k75yJRCpI(w1B4T^09oGs(cu1T&-HlG1O2j
zr`WzVl3KNPlQYnS_8l0gaFbIJa4G<I)_|tq*K!}-8XCzi!cp;41}v%=%XAFWshcsK
z8jl+2SUhM0(}{PV*)i5wrW5KeUg?BILnqbSP_xD|t<@1ovBokT$8>5>O0&i?9mjO)
z2-Eo=C?+(P>HjsR(>)B+S@by?{`Y~M-v7XT<Q>L+<Q>L+<Q>L+lxpTaN_~a<C?(uS
zg+IdZ74b)GXQ?;~lIipq;+t5IOz%QW17SfjF%~2fV?i=879<m6K{8D&NM>LU7DC&Z
ziLoG=CKe<!^rR+*7z>h#u^^ck3zBJKK{BJSZ^{^BK{7EGBokvnGEFQ<X5t6TNZXk?
z;^+7ck1@uAWMV8xCdPtfVk}6ei3Q0_8;QAX3!H8X<m0A^u^^ck3zCVkAek5ol4)W=
zGGIY6y&6%duppTM92a3hGDA2fW#jTFeiVCFSdh#F_F>s$j6I6IA}mN|Hjh(Skjz}R
z(6P2N)AcWGE^TKf#)4#GEJ!BCf@ESWNG8UDWI`6Cu_!FGotfj<W)ShrYl)RlSddJd
z1<5Q(ARg%p`!k)kGZSY)GK*`NzR@iCi0QPQnPn`>vLKn0na#2wnHUR_iLoG=7z>h#
zu^^e#S)^q_GBFk;6JtR#F%~2fV?i=879<m6K{9a`q$HMEdB-%gotX_IQK7IP`IStx
zwll!3Aqxvqx;w|gvLL17u+MZ|E9wjEQ(t{5_4yE~E$mYUPB$`|wzCQN7u%V>hGI_Z
zn}5U{N1|wb3q@X3S5u3&Gkxp15UuS@Z+wE9w4LcqTt6+Hklsu=VnNa^WogAzrtYF{
zz?`wRGu>69t?f*AlYq6I={W3D$6=p34*S&gvVL3JnU2Fgbu;Xf?GxLX-f}aWEw(eg
zgI59D?41<DX78eGS&;N@xljlTlD?mZV_A@Nj0H&_4*S#(9ShZ*(J$=Bzpx<b7z>ha
zVnNa`ufT;_Sdes#1xd$PkhFz;3Ja39uuow@(r+-UWkJ&WDO(mK{iYNtEJ*qQWy^x3
zV=PEI#)6~|g?;Ao`n^k-iMBI+kRomucnNBRC=-(`NO~XL0m6c$UwQxsDJ)3(T^_Hz
zX|4ZoCbL@Gncl;DW?@0nF%~2pV?oju_9-k#+QL4C1xd$Pko2=G#<C#k=QuK!1xd$P
zkhFz;mSCEF!WLT=B>m}J<fQG4%}!}{i`dTeXN;)C25V{qG{knM3q=kOo3=7JY_cHf
zK=CRswlf{UKHH4f88I9Q3z9BS3!qX>Q(QGOS6!CpbW%KD!DEG(2$Mo%Q%ZBHR5s{V
za#GNCrem;A9fN)980=HWV4pe$`_wVmr;fosbqw~YW3W#hgMI2a>{G{KpE?Hn)Di5n
zO@l6158^}?79?G({>X!+?M!!8>|o1+q<br#eU=4D_f=hSn=7_6-A`m|JJbDbg4oV<
zg9NPYOvhoLdY}xAwVml^*e82jSdjE!^)#B4(sZ|DyiQbeSf4C=5$v;##+JG(5G^c7
zdWqP)z=EXbt8G-K(@QT<oH35r&U761spGIu-3<HGOQkB9G-x~1%cO=pZD;xn^&6CH
zZD*Oue}+stmQ0KVDKnMtPDLz8dX1t#U92m5ty;mS24O+c>(sZHAht7omih$(5et%D
zuf{NqkH7j{br&-^ZI8zvzv)H%S;n6OOh{>Y5m@tpQ~F`~Wp=~z(~=|9JA<*T$j0tR
zX6x_$kW#3GHw!Hbl0IAU_=E*X->n`;yk$YsJJc#X>)Yn-R6oKqhqayQIP6pJR@WoN
z+Rk*G1xd$QkaU~{Nyk}`besiAKO*zc+RpT&60o*2Y)Z=+YHerwaS4PhNctXiE*ffK
zp9Q0S3t3o@3Suls1u+(+f*1=@L5u~dpqT}!;1Cuhy-C&J813k8R^y~6XkXA<6n)3m
zcBZ$AebL&^^fq-VQmpMvZ<hdAkOm=+Upu%XD23y}9dc8e9iGyx%&_3J=!P1T7|SO=
z8!N*aAJK(OXQh&kVh9rx79@SIVyA%Em4ki}yh{3Y1sspl`b@~@=|8F>-XE-JkDouO
zZ$J*O^#7@5GeL+9_4}#=5{#x-RevA@u*O}8(?WkJfwkIY$sb8z9na4FHhV3j-&6;Y
z+Y#zSeIP7%5mVlhfYBe|X;Hteh_Uo-Ti#WCTEYHs`W7@cCHw8>i<sx2v^b>~L%GuE
zV-i1QJ7pP|nXt<M&47BAO+a2=5A!qw>e-1iq1^HY{A|THBy`e?61O8HX28PsPeZh3
zz`~9#u|5jHP@zSz3ZYYBGoe#qXHHB@=u~JCtU~Bi*hJ`5G<GD)5FWK=LZ_k_p;J*D
z!CEwtHHNe?!Mtk__*W4+1<NO)v|K*8HisK<A#@62gie7)unM75U=gfB=oG{Vor0gS
zCoQ2<U=gfB=oG{Voq{-mHMsRQ)G21b;7(#Ttr;-bb~a=obPBd}sk4Mm!M)tB*%CSh
z7QrfnPQi}hw8jXbQ?QfWX$hTzT|AP=3>e(KjmNbokN&&o6^NG5DcJZiWL?aAkziAR
zf-Ip^u$eUHAar^L$^6>Wav!Deq$7)d3TAfxvTVbW(xMw`yvbOWX=6ED(cQw|n8Ye<
z(qU(83nYmdFxbM*Na=?#?S#-N(M;%+XeM+@G!r@{nhBi}&4f;g7@<=lM(C7?5jrJe
zgieVVp;ID8=#+>NIwfL+PKg+yQzAy_l!y^JC1Qk5i9-mTU~!rTd(l5Z=#;O($)1>$
zY(+B@ZHd{XN8v6($epr+#ujp?>?yo=2+5stEo2|b{~ftg?k@EN>PqRWT`Up&`8|Rm
zxl`_SwHF~FcPc)F+$l4XHv@;0J7vav#Fo<(nR%MmcOiGm?4>B=P6Ln)HqajU6LP1L
zj*My96Bpzek|g9#CFhZsO30l`pW^MPkUNz&lRK5}9fBM}?$n~0+^L12Xj{$4!)RGE
zxl_wmc!ss2DYE6OBGMF@6cnwHJN?>LOjBg}h6h+NO_Ajnibzvr`EC(uiY&O9w*@)X
zsv!?dosc`VI+Wb0Rh-<ZRe#cK$=;aq$k8fB?$l}&i)cxODfouuPOZj{Mj*Kv*9Kp;
z<V*U+N1#Skel<j=M7W4r@x;>daI9Kik9gy>J%}i(M5iKirt}>AChkXBs)Axm@@w!b
zPYW&-Zb6{qU#U=a7ep}5U|2hSixID(MER)3i7j9@<keEW#*3wz(|P4$fKy-N#Zt}f
za!z@qir^bv$suqWda&zvA#8xq?TeT~qQ5#cOe=GzDVX<aUsQ~0d=WKvmm2r6#;Z_@
zt#hBPvj>?W_*sEbQ!mzSM6mw;SX`pF>iQDGTamNwHxPPKv)9{@dLPo9FAr^vLTk{T
zpRhgaDe|KlX&SaYu-^8-p$C1D9Q3cFgMR%VJLo6b&Bxj*ScyWV_MnetC7+;_KGAUw
z=W#CKmWqcSE90YMB{sw!D`Wq`W9>02?6p~}VOifP2!5=3GSqJl<gO^R|6&LYC*w!W
z8*n=Q!p}f5B&Zpu7KOwfjXiJ#gBZ+1V=y+-IfnC+a1wxoxn!tu5&?~RM5)FTdC2du
zAI5R1yc(KAzrntrz-dbVqciLUCJ$gf2l<9dzNee=4Pd?(pg4Tt2~guXkj0%)_j4uJ
zerS(F&=xv~g)TvGL@7%0V7?zo29A-~YiBS9y^a;<kwZSJkv(G@muDs4LPn`1&q{7>
zswB@!e%n+@4J-MQ!F6mxI|gg9T8(0<#m#jd%Q{DMTa)CXBu}9++}0$yh|Z$1cj17N
zr}55X+(29@ljn|K>LkyQFt;^Hp6N^&iq<CjsU&B}L>gfcpu$8H8_CWQ%h85}wK64n
zept<3qUjuY4O2hkO=t2Wwm^#c?5_|f2~*E!gp-V4xp<Y6_<~wkF-U!1MCHlHGxKxF
zDG}pEu9KQ_4C46B^;FJP?XXHYeK6{wdt?oA5kov5ml=L~VMX~LC@((b3=sFoS1B)O
z(P^T*_!MeQlozyCd_Cm_OZ)FAFF4=+|3-OXpA<5kwqabGu*8|(Umz%0;*bVIu*4w^
zhG2<98Vtb_hcp<1_>E{VvY^4JhM7UI#32oaRS0P?vY^2rSDIC@G#G*<4rwq1OB~W*
z*o+|!1~QJmtSO_V!LS)E4TjBVX)tWYkOm_Q8jLrXk^Yd72E!hsrNOYrXlXD6ToTe?
z2;4WM!4UXBM1z3>r}a)o1zH*mf!~ER7=k4ZX)pv!9MWLe!YvJkEj*;bC;<&dDQGah
zhe8EQoEgAz5iD_L2**UQ#F<g-S-}!#Ca@0$OPo21y&_oR%xoT~V2Lwx*+M6x!FY$w
zjnQBTR5hf*5R6nvgCSVrkOo7r#32oaV2L9djQ%LBi3Wph&VmNRV0{uS@mFXtKC<Zx
z`BH^oiN8XFQG)m^XfWPnx~0KjQ5H*_IholkmN=xr$i-+daxof=T#N=ou*8|uS)|1h
zhcp<1B@SsY1WO#!U<j5tq`?p@aY%z9SmKZdL$JgV4My2&jLF9+UhL0JG#I^EA+f|o
zl}wCiFzT@I36{8^JIBFdiN8XFk%5l&hj>@dqdpCTAq|EMoY%-``a=fdKcvB+m<0{S
zH<{x|6z$zYkqh=>YFQeL6%YX?;8nu=)n){O7O-tN!B$@Qf{U;`CqjRTxAFH#7SOJ@
zi3_R)?RuLjM_6OfWH1PS31~7nr>qqPG#QL;qRC+3pQXv*g8tvrWUzf9O$Lu7qRHT8
z!8Us*#jx4CC|j(tw_C0pf;IN;XWJ~+IHbuCtnt^<WSj!kENC)5#=l^VLz)c18b>r4
zS<qyhkIT4VjYFD@T#P0|u*M-xhG30Dnhe1jdv7qS#TtA2r5M2)dv8*<SYz)1<r2Xf
zhcp?2H4bSq1Z(^inv87Td+!<+U}-Wa;sJ@1;C6^Iafvnd_C1fFV2!<(ev5+?tg-hl
zk5_OM-XAVv)`%wKL=2HEb|FoMov7AdB3R>)CPT2sAx(y0jYFCYJDHzlF&1m=J;#x;
zSmTf;L$Jo4^_Ku^?0v!(TdcA7Dcu+Jm$2C>&29;4G8j=onv5SoBcjQm93J*f5aqCm
zH3m%vFZ+kmWK@zSgP04!8iOWdCFH7e_`}SCH3m%v&u7Q*t|EHuVxE-dRH-0MhP<=^
zf64zPG#Qno$#@ngvS5utlko))Hl)d52V1N$Xfk;AS*$T=G6v)BHloR(Z2cvm$&iGI
zCWC>mr^(>Z97dDD9v7@JXfj?ylT!LI_9|&Ima{%t79)R2C22CwN3>v#L6b3q&8Q$v
z1~%ZdhEmXEaK<?Q6io)J3bDqZ$zTnFH3m(_8;~QK46guZ7YxH8O@>@Y{i#KGW{9xH
zpvfRng;>-<lW{&|>n{OK#*dj0(PZ3*K!i00O~x@yqrU_+84oa%lP7do;KM`%r_bWg
z0Vbq0Ye;DxFy0N9UuHKfKP@>zy>By?71`MR$b7iJ<Qk+4))+JyJU+o1gC^re$QEl1
znhfv>ht1omZibn{`b)k_lW`YP{&h4NoQF*`84NVhWH8V~lfgiUH3m(_575wvCgV-W
zf;A3lGIGOluN2Z`2-Y~H$q=k@NRuIVY#~hsM>?X(uvlZzWc0={+R@#tW=T)1&12NI
zs8g9BSYyy+&|A?&lW`paO*9z{z%fTWFu!RT+-a1;L3;}Qp3>~_lxAgy1*b(f)Ht58
z;t!En8P*Ruwqg2ern4T&g<@#R609+3GT138&B0A+t^gIJ$sn(VI2pW|3488@G#Qcr
zO<qI<YYdu<9Z)WN8$Vy*8)A(?lkpKkAx%aL7&RiAjN>2+_BEu*5Ug=XlR?mM(3t~h
zvBn`yhG2~&nv5)HGA=?H9E^}AgV{ow48a<Ig(ibFhBrUCdHWIgS7D8F%P&W1S<qz6
zgt1Vt#vx6HJS>DX8G<zqX)*+B9MWV6);Ofe5Ug=XlOb5+kS0U0#$Tby_!H_3X)?Gg
zhIKOJwmkq@u*SLVoI)V%;Lp8h;j!CdjYFCY!5ZgwkZIjwjdMHMofd1H+r=Y^oD8|U
zzvOZ4$>Zmq_Q+td#<`8OOz0e)47p9Rr%bLB6E~lZcwmhQ3g*|&<tj?yOgsVQVP7Em
zW!ZLr2+<8SNLg)IW?Eu7T+t<VIFndKn1m`1;rE$~q>v_qosrTRWEQNkrO6Piv8Bl<
zZ>Gs8?~C5DG#TXz>w%@o5Ug=XlOb5+kS3#sSmTf;qb5d^Q4^!d5Ug=XlTj0+$*3XL
zIHbv_A=Wsg$*3XLIHbv_A=Wsg$*76ZWYolHG6ZX^mY%?SCSr}%@+~M>u*T{XUMt(#
z^RuLd+66ORAe%n~ooKNOXmnPAZ2l0)<_|$BVw^xWe+ca64+2##xl8Rqj+DOG#o5iD
zmk<o0$|bL>-ykGV<)rlwgeRCkk{7?jq00W4kC8#3%Kp>5o(WXh-%GKKEE@xnt*uj7
zhd+TTmv&@K*+^W?j+P{WDwm!&kqVsOEuIpi4voky#6KWV<raG<BZokh%fvrWPN;I3
z_y@}8^KngBHt@g$tyg$*2voWJRT1eQXeIuEvV%}~%2rJOK<f<;vSRuNT3;w4{R6Fc
zi)dLkcp1#9iUz(x-<~WR6-_J~?Z1H{Dw<g~N>xSwfl#aZ8w!<M?1~u6M#U%=QAUNS
z_=ZsBim_u5=x{o^F;R{krLl`chj$og<zh2mC)<(a(TS8Q&pDNRwo{GtU37XO&--S$
zjuDl}sGlRQ_5k9hp_`n}y^!)Su*zLzlWLUGMRp%|x{~)f;V1{`>?_qs%V#&f0gG6k
zs@R|0=}xAKL_+-ColdX8RS)XuW5x}FevemUah1J#^lR6wqTj0J*5((ZnA))ru48-9
z-s6zPkBZUiA{0}%6mdNsjU`m}ulp_IN{}&9)(7jlAXr<CpG~%~dZw}AIK1RXY7Tq>
zt9V==K9G&f$uA>S_Nh;N$fMeWjJ>(*Y~rt+M+wY_`Y)hNwXkb?PGa(weu%vUIaK4H
zVfE}KdA2Z52juDXF)gH9IEVN;sO(*l*v<;pA=qan^7cR=4XxgE@+4m5T>cr-`qIyn
z`2BvQZbq=*Ic*(>>f><&CSD`!MeTPHMR<eL|7i5V50NNc{`T!i?6E5rRXJEXDALgH
z*Rq3NLRRUd_gMx?;lN!TmGbUKEQRA1MTO%Q1;cUkaMvK?)*1pn4L?8$$6~4spd$J^
zv4LgxLP2*TLT2A%^KiTa&yPhFf0^j<y;#`&VeM@Q*0b<yAdG=9D9S(h9>nk?$GtUb
z@#8n6R5|V_Dm?Be7#{a=ER>Vu8@9!A-1ngrESOH>iGwVK#~nq5#~lU3<Nh{F;e7q6
zEv4a9l&}V2r)MXge|NBf{HVragzdbzgY)7pWRU)_>CnCVG+1AxKcc9pKcaBhAJ4E-
z_Q%^021SX7_D2+(xMveemHvpL!v2VYVSkWuP5Pq*6A&Nik4Pu6@xNFK`y={<{SgJj
z{^*R%(jP-?DfLXZXN#P2JZTWu^H!cTjZtRR$f+_!mXk)F7HZB=IfJfcPpM;j|Bxr&
zbxfI#a);5MVuMc4`7G&j+$L1w0MN}pVK+-jms6j6;P&3lp}3M)#cS{#-UrG*##w`1
zQJC<ZgAk*SYMg}C(vH)2So^)m(MwLs@9?DjGlC=Kr2Ni)<Y|k`^C(&NE@mmiq~c3h
z@uB^9@gOwwALzeHC{Oxt0R(*dz0pSgVFN=;FIkIHY7G`>0(ojbN7@w>K7?=&gwfO*
zQ-btYC40XQ@;3KA=Dze(=FZ^2KWC;dkXC_<*4QEJ3VvMNJ^n;JOs!)OHx7xl6Co^y
z;EZb-s?}4iQPs9bcmq;KGh$3VLN_7Qz=EW6alBl-qfg@dwOqHiKu6Z@D890PE!S>|
z=lUIe^g&sk7%$WE2?+f3{3FNg0=%(S*#|*fi7KK2zkvPz8uaXlT*wiTVZeKFc2T_W
z0SvATLlhNG<0u$TW8Q1ZFm!`}k8~tnd#k*N9r?{Ms8Tv|B=y*l>mW!+Qt5gqp(Bf^
z#g4p+TI|TpENvh=vIuIJTumMMEK&wVk<yuOBc=iEuroF6OomZ7X#J%#{{|iD%qTwW
zOo?Y_M)6^1GG029dy4Th;<t!NoX&pRi9X`ssm8l-RktU=={y12LDzQZnaxvtEwf19
zGM_Z*%qrxQzKx>7zKw!m-*Pu7>D!}iBV>y2MJY?zw`-3@DKf>EQ;$<z1WxgD5i^=v
zGR1!=*=3IXDQd%d>6V+3BHa?jhutFa?3O4#>=wpLw~%g$pAppxO<B%k{4R>N^NeSr
z?Uv>27P9ROk#%7?*9A3qysQe#xhkk*ZHJxG++n9Rbr?&O4m)KEN|X+ZqQVY~f?<bo
ze;esA2X}|~NQX6|l&S2n)4qpNq{GUPEFIRF0y}IlgwfQJ4x1v`rNcHyZTN<C*a=9H
z4vXT$4wHCxSQH<27~`eGPM0FF_XWWMiTOOnWHpwbiL!dnXFpApKAO)yIzoDAK6}V6
zlna@`>6yYwnK*_bKdSLUlwf=M7?yA`D(STWt5QNh1iwUZbU6;H?@}i*i#_~n#?&Lm
z-dN3HsR3?mWi4W1`1EvH$z+l7qZ)aeYp)ZNsb2&A&P?5a!^QoI>WNDgZxXwxV-sct
z<^(xo68%`8M(=$K|EjSeAGNd}TRItq*p`aknF!j6(7<fH$&`>7Oz~Gpv5g(h%AZ5<
zNSFwnY1Q_yMp3C1ZZhlFpsv+<X%aTQK$~P=DmnAYkt8=O4ObzXOr$6(oJdhHoJd3$
z$wXQR0iXVZu<-UlDQG(A%AQ0i1OF0>0@2-|D0y%S{lYw4(`O+MTI(bxw$GzTuIp=2
zq)eeGEu2CU&nXnehf|30GKIL~2tM^dHdcOL`hKpv!7(c^Jd-@ms;=yzH$y0iYGh{&
zmCI~*Ca5_*7GgbpAL-Jfy1EqzV!R(^-nPKGR(7LW;|uv{yxTJ0ji}bnv9@wHBiNq>
z0f=btPTM_%47Dumzu3b1XOLjqhmFN}8#5f^{Q@hgP#-|mPWcKJ=1loBW^3|FmE=-C
zmFEHiOqt4tLuLz{Da0xzzo(MC09&o^iPllPUrByn@rK2j!k0^v7pNp#XSFVfm32W_
z*6Y+NS4ln~*jmcN6z;{7Osga>$~Gl!Q>OhFs!>1s0S>Gd6{*G#pfQAXs~@pyHD@|w
zu0;CYB!WM#{T#s}JP=GzW5gLx=cPKYt_6a%dHi%kB0e*YXCdp8RGTOTu9st(aXsTt
zOLk-Y+lsP?qH>z3q%`dqNB2jgi$6;wkBRg19TVs0o4FgyV&%Z(jAx))**D3@mLqs4
zR@s*)k29+)PWZ}t%E?*W8p{2_=aeVx#aZaeo>xge9Ze)_pbbytc34&vHb2*Hhc%Pi
zVd+05XS|7fVEt~Acfk`^q7?nEt?4$#ziDe)feUKL(l`6r1mruUR-OUFs?b{@OWzD`
zi>13H`3QW3u<!|f`UrWGNknJDQ!KWFWIwJ+O~O`9L}$(mc^p>wQH^}|n0p|PuASo?
z`!P!3SFJlP!sC?mR82e6lyp+gWT<LqEXF0o=G=_#AU3BSrVV~hs>2lTiI$t#tIMYO
z)n((TXRx+gY>tV)x@;2aMs%pf=9r|~2Q`b$F<K2qipA!b_^ZptlhQ0U$HZS<Hqoog
zKSePiHpetPh?;@!$FJFsA2AJzaWT!|kf1}JzYYk+dH&M-*sl@KpU8ig=P&a=Y)6wh
zY&)9FVcXGU4%?2Vpm{r*g0E~xQ_#E}O@ZBx#v1VaL$Nu2Gd9P!Ths_{#kX732sX#J
zThs_P$G2P52oS~(x2VY)zZsk3+bwFWLK8N}Z^q{MF>H=M{QEe6wLolqyG4!7*o4jT
zo3S~544dP}usMDVo8vcObNps(j&HZ95p0eh!{+!gY>scYs1f*#Z?~wi)E?m$HQ@ee
z#^(4jY>scYs1a<AZ?~usY>scYs1Z+(AH(MOP1qbC*c`tZo8vcQbNps(j^B*U@td(Z
zels@5Z^q{Macqv?wF#T!+bwFuqwd=+YOGJuZc!uH9N%tHBiJ0@Zc!uH96#KmCWg)N
zkF(euzZsk3$G52Q7g%hL-;B-i<6G4Di!C<CZ^q{M%M7o(!t>|HusOcnqDHVezTKim
zusOcnqDHVezTKimusMDVo8#LpY6P3(+bwDYo8#LpY6P3(+bwDYo8#LpY6P3(pT~J=
zdH(!xi<+;+=J*?$usPWnHm9&#6E>$XhRrFAzpGqW*Nn|E&Db1c-&GbkgE<_VW3I8-
z9Mg==F^6Mw%&o-c*msr9#(N<Ph{bH;f@wi4W;5jodt+M4S_<rq>7ss!tCAxmtEQ_&
zTkMVLCIO4RG4XemP5fPD6Mt9P)XRcxu{S3EuCi%<SDEb-?2XxSC7UhpDw`c#_HDCw
zQVg5Di?YSunB8(^5bTY)pNC_yH|Bw@P`5mP=J0ow%|qNUE^EvS&*EROH^#oJEZ7?p
zzN?(AG%qi}<x8+P#=fg8*c)TtRTk`xvF|Di_Qu$El?8ia-e6XXy)pZx7{T6{Hz`}}
zjX6NsVsDJyqDHVc#%@s~*c)@`yUN+TdG8z+z$?5tND(%DUU<F-u?c%)_H98>us7zV
zdvK6~y)p0dc*QYb{;-5uE%wIj8H<adU~i0lS6NmH6T{vZ`>wKJZ;X9cS+F<8zN>5}
z>$5DzVsFfI92twfG4@?$!QPlA?2Y+^Ew<Pj^XZYuN$d@qozm<U!QPn97*XLHU#*6Q
zU~f#J$l+mMi0CHljR_Pl>w>*8(Ywl(<4s0AifF;!m;yBoauvD3s+d`@HzvZ~@E*io
z?o*n1uw4$0qoTpIl9Ph(Dx285$|m-%vWdN`Y+~;!o7lU`CibqfiM^|AV(%)O*t^Om
z_O7ytzpHHG?<$+vyUHedSGlsml&g(6kp+8WYSk+|SYmHXXT=V-*c;PZ@$9qM8`D?u
zAx^M2rk}_bdt>_B1i{{z1_@Z~jfuajYzE5ESnQ2yepi`2F4!A0Sdn%+rEg=eYICAG
zg7p!5W16uyX0cj;Xu;l?C8`f(U~kNP^&eE`ONwTJ;*7D_8xwz5*~H&fHqGxUo261!
zh`lk(qz1v>m^0J^DA!_diYC7WnIM27yG4y$CyS;&58FV5y)kQ4MFE0)@@U9fwE(ik
z-k5djOeP5S#+(JxcqoKCe`dYv$F%F9Y|d3TG80}d#UH=vqxmzJKL?nQ(ySq+dB7>X
zS$>(_u>7>-2=z{4EGx3H&3CUKqL`?#bC53B8*{ee@d@_E+^x1F-ePae4z&n|Z`-_`
z>YIFI)U7c~O#EGCvs+z;6pOtv@hxi11G3eE<@q!5Eow}Biy9N(qQ*QT^Uz{%%%c*p
z*c<bh1T6N(JT8F{dt>fVE6`Ajy$MD=1X-{*f!(4;us4C-qDHVcf!(4;us4C-qDJn>
z0=q>GM>+_%sIk}^vq{l)VMlkfYLK2-n@3M<QInY<*c-D|fH)R=W45Vtkz%noX1fG{
zz3GNHe(m7)q7)9=uh8!)%?<~lBjODUPK$1+F_f`_$dOnX*7%6dU^*+6TquTM9Kqh0
zdlfq+r8&4M%@v^4(RdiU$he8WLP@vb65t7my`yPM!seC-Io$R%G!iiK%Cbo(Iv^!0
zuPmEPg3HEv^2)L)kihv)_4{}}HhzL0kyhND`63e}@WxJ9Pc~jpE?!S@SkGfT_e(_0
zx0RO0D{T?4v@EK0JS%OPa8XZ%F~=mXWreaZ%uLvYfxsd&%O;>3c!d;Tk(r%X2j#Mx
z@I%JA5LjduCGJE>fJM3XFw%s;qFl$;=q>>k<?P$b0xZhe{db5E%5`S1SYT1kzP&8K
zqFng)a@G`&C3zobTCv@KhuMnl{yPFJDvrOsTs)CAhPa24dDkQGuL2g8ET4+fviXv0
zOYvkbz@ifS_Od+bl-ReI1z1#K-(D7AQHgzfS%5_)_U&Z>7M0kymjzf<ax;6_k{Fi6
z-(D`c^%tm9fJG&D5`|-dMJ3zLg)G3LlI>jlEU>8L-UgUsEU>8LKF&%@Vpy_c6yhzg
zsAMO*(*lc1cJW9eU{T54aI0EiQOP~8L$tu6l8t|XY=K23n~G78B{3}744eXiMb9Cb
zUwfkdo>F)kRzpr{){)XI+pwgx=!P2fuNanTV>w*W{ln)>Vih*&uyYuY3P*rNC0p1T
zxZ%LG6JU{kqBEX81X!eH{~ZAqY1w~AfJIvN-w|Mumi>1GSOl5^<`ZC%w)^i0un0sH
z5>H@}w)^i0un5c%5>FCC5J!kiU=esDL?*BZv=Jf`SOnGxk+0+<yWM|BfJNHwzazjR
zZTH_1V3D@_?+CD{bm>Um5E58ay8Oo|Sb#;Pr|?D~1QsP)sIzgI{ilIN)u&;3OH`>L
z$SfeE#9it~kYgaDn-L5_Mv2$e)l?jZ>5)1FWK=YgSNX$1Mnz+GAYMR5MNjj>Eg++!
zy%Ysxl!RdqAfr#IMLxt99T`(rgDY*7Bnil<#d#$N2*}8Liuakqhv+qfjJ&-)kmDZ(
z8Sz9ZzX}IY{;G%v(3%*?=*PBV3o^Qd6<d&zh!$idB0)yM&Ai?dWb_^s{{fIu5?05m
z2ci2lAR`u0Mg{sEnm|TH2z0mz9i)1?$;OUOWd{z48sH|cN1)>s7(vCo&Fx1u&VdEE
z6E9AP<)q*n!<~4kK$s`enGEx`5n(P9S0P+0FA-m*n0Fh#ogZuymWMxejd~ny=#sa7
z97)hGsjiVmw|bk<eK!h?KI%Hv<H;zDRUYA56f8XUFH-n361iPY{kstAUdE3LOhK30
zSjDN6R9#<$TO$F!jiNBAoW<R!#<G+O#MLpmCso?y;Zgu_>LYbrJ6RTZHSKsM%2pT0
zdgx?iusw9K^bk=nwnr|O9=QZz+anh%>fVm;p*`|_^?TI*Pxi=V%{{Ugr>?q84Mf4x
zBTrFakGu|{xkvam_}BIbiAZ8S@(zppk($L)*dy(j{FNR#*7gYRV><5ToUyw{upHIs
zBSWVj=OvbNWIDpVWlmfubK+ctJKu)(MIZHTl|WqGM#TLBLZ45<!C8T(cn9|LFo=Sv
zPjPPa-5aJ}B&l`pB1o%v{mT;HkELD@2Z7V^1>Bv0^P3U;sK#5MW?QySX0L&r+_vm&
z8Jj)`AKJ2WRb$k$`ABSPS*_H44y*l|mJM%i+0T(H-m<6Ivi{t49$f3oik-@nrDc~w
zt>H_ycbd$a9S9HjCVO_ev{YuyjZo*)mRha~kuEbPisLyH$<aB~nU!rtCftWQYNg_P
z&-L#juI?55>_uqcLr8rH)pDXIZ^9A)+`^@Zt4Gy5V2S6_&<lRkHArL~Ok5u&G7}P$
z<A=0&da^Pe3bGLw)Ugf9!*&x5i0&oF`3@3m$+d%6t`~12+#u^mZwb3-SdaA>NM_lJ
zZd85LE6}O`J_mO&JB+nE9Uoy|)v8iNw3m{5A*U_5R!S;IxHC)2Lxna??2b{3xUeLa
zFC`5*n{D)^m!Tye)yN5C&uU-J>H!Q(JAEnrJcgg(_}K6-5$-WkCLm@X+a0JY5m!H5
z+RajzpvBHmI&Rd5iX$^j*3}QWtPXpWjrfpf%P^_sLw1fcoUdT3=NYZ&gS0uGmmH$@
zyr_*hhMlqTLck%9q-rCp8i}0{HuCbT=8TfkH%c*cM@z<y%(xFlj*-QD+c#Y(&K=A5
zn$&g%`k;uh@}j#0k4JFasf)2Og#?}9_wm>-mm)cT#-p~&S(|PC<t%=f^pA)W#_{;B
zVeAAx_o!<>r#PO4$Q|y4Vk*cDt~2ol6sT6Q>}fcpUiepy9IGQx$tqTI5ftoktYVQH
z5j=9mYDb;PmcNRSZMg)~$k_F4l*2P;tW^Fj7Tp{1fC2by!V=saR^|~@jb|gwu3KWe
zZnSjW5@t9CDYnujtn^F-ZRahM&YS0qn8st6gEaZ5Mj~j~<~c0u7U)YOkEQxE2o0iI
zZQgMnL_kh7$tThM5&c>`x)-1VYhro+5>Ip{F(->ELY2)$4P^94MDu(^V8oZmrN%Or
zAJy0xws0(4Xb>3n1N^A5j8}6<KOlh{@!J{SQHv!gX~#|e6h|>u=F$=Dj)_Pcdm<H%
zWN<YkIoioQ+RX^@K9DIX&CZ;%4x{AlPx2~1p6h|PpNa5@qlMlxya7ud)gOte#p2yg
z@_Ie(zUGK&bi*T&n$w6$fy|q^=>(-fW+l#yJ5Wn1uadkGu(|WrSw4df_7oiKJZEi6
z=wLr8fx;5^$en9)K2oQ%d5Dnq9d$99pkI+^<|J1aNev^MqZXm{`Z;-sPBu2BJ}2tV
z(d(G{sLgxym1vrN*s31=5b6Yf7^_GgO&_@q_pqC>0`(;;Rg#y)X&X@h0-r-|+DhaP
zW#_23n2?f$B=4-IaZ6i7us}JwP<D=?6Wg^;?7>i+Kqt0)rySc%S)q`FAJsSx_>sCb
zsO42Oq3(PL?a_w1OCT(T(Cx<%y4}d1+xfE<KeOT`^k9B!{|egm%rB)qjZjxxhvUp%
zhBmy9nAxX6=!@^{)%clCVJ&`6#CH&txyJkv0Ze4zW_U7O5T<ZlOrfeM<=DhGab05`
zrbMv>p{#LgaG^36INx+CH}Fbl?`p!!AHhK=7k_gdXC~L@y;u}#prsmr!9(FSlWnTw
z6?8X*SycKRlz4f)0V>Vc);}P*FQ*ohWtX29?Ule8{1#$Zr8AS)m=BxkXp=|Lyo~s)
zYzu_x6dr(ZE`(Xs{xqzt1iJN1si&UgViToC>dfK==+9A&2A4Yag)`??95lb)i*rvw
z6Bgpz#-TJP+AXlM{oIE!BdRf<+BlS)YdT>zI#Y2hA);VAj*W-{gKGsp+Xmu%`8T5A
zzu7tP--v>LBMR^oB5WW3MijsTcs!Pke<KQTV{{1H$G;H;|3(zR7XNQVfdx|h8&S~H
z`M(ZPP?0wi)b)5K)33o=Y9`vJCNRt+aD+UdX<>acM_L1%z6f`dW|9QJgpZ77vgFC?
zAq5CbkwB?+NKTb!w{qD##~dZqRN{G(u8Zmb_rGSEJPziuZHcPRG2&=-H;Sw%H#03%
zfUjtnSz)7GYRr~^*5ASnvY8_l7`=gwnj1FiCgwRdY}94UbDTVAl{(e!7&=}($T|q3
z7>Xua@9iNViW!KGKop%ITMz|_IR5t_3Rcw&qF@aXh+-4u2t@G$<ikM}6JdRffhdab
z{1SmExG7r`h+-KNA`r#*5r}~(Iy3D$C<8=s1v5EqN8*p)^mzVE=Fb5pq%><tX&!J&
z|6G2V-LU+$<OucVFqReBSU$sB2=IrLLM6fuA`k_SF9K2Aj`$`J#Y{d>OY?TBHJFKC
z52CmbDgPgXC`fi5fhdTW|CfU(JRD;LqTo)K;plErBbX3@DENM26Nq9Z0!<(a20-{;
zjX!?v;C7%Cj>iq?caT1y?J3R53=2++Zm7|dv8=(y%CN>ql$*pE)+6aC<|N1wh=QGx
z(i~h1q5#g|sKiDnXgL?BB|gV7Ir>7LrPIZ>qMho$@dTccz`GC@mw@+8z8;q#2`HI`
zM7V_AP%e89KMI!0kX0SH1a3hc;u7#8P7^L+KIH$WxP*&Q#y^frV2w?<gtrj**WnVb
zL}|n&%)#^h|690(4^U@_OW@lU5ia3j$RRF)>q&%5SPysW*WnVrLpQ8!u2`~@-5KE$
zcqGlZgaovN@TBA(5@tlWgdtKW2~SEk&4L`^64pQlt9k|g__cGtEv0Z~FGlHLW0qf*
zZCFxTbVH5qjAfZNmctd{5(uR*timQ8c3K>dq!5?D&PeG(WENaPq8XQvXvQTZnsEt<
zW?Vu-a0%_WxguEAi5qCg%@q?Cm(Y%cCty{Vc;XVksxC4KPZAcF(2lqSu&PTuaS32m
z7n!&Ou&RqpTmo3tMJ6r*tm-0@@C2;tB9rh0tm-0@@C2;tltaFAu&VzQR_Ndh{5Sz$
zX;ndYT&WTPz1Ycs)EGLLgBUkhhyL)K!vPK7MQt%aLs)W)7V5uP@;}Rz(vF)twzx~B
zP-hIpP>x{8q~79nMfT%%<Iv=<f*5#}{W=gsJ>o+U123E*h=HPj7|xK=3zt)iAcnGz
zj1dsSWs)QyhO+a%MFm{`oR-ZXhL+7BhL(GI7bYNv@@A%#@@A%#R?SQ)tzY3;B_M{@
zuZnm81y`KFDJ)DW84N&;-PEyi!<Vd>Aco2dMI?x!a<_;U#K7xqR<&t3j#vXSrL<{c
zO6fqRls0juls5g(fLc{Q{0NAlO^hj}%_tU8Mg_iBh!$J~>vfy4=OfVZUEF)A*0(`)
zlefVKX`z~Bx8SIEB2uu(%ISCj*9BGaD^WvlR&=@>%~zFfay$ZMgp9q7G!)I(@Kw!A
z2$b^`T-8p*pR$(r6l+tA^{go$9m9`myd0kU&f?FsDSM#bg-IUFtVbiUE8jisD$X0w
zXR7+H>Nt2tyHTYcx13By9DO@TcF{YGgGyI*Jb&i#XFh)xsD`cy>|0+CVwOE@D_LXh
zM>RePM|5X;J`l@w<S%GOk5TO+1!$|pUkP!Tg1GWL>Yf`*OrBM@GK{Y~2|^Djz&O4G
zg+w2fNYp)!@Yp;Gc^1MP3a>&~38B})m}=Fp_QJ<m$0mFWX}z8B(<gz@)%f;$zikwU
zk-zpdYV%dZJCNqo7x6dzR9#osIuGMNzV+>CiVr_kSJe$cknw$cLg+a$mY5u)>P`z&
z>lQ|8Gb4>&nMgumRd@W6wYNmn3n<JvH1W<1eg91SKoZ%@(WmMzZaGu;0)AYyy+=dr
znAG3YDTuGXGuFq|gX_D|Q5}Bt`*oubY=vBP4G_B9?ERSRb;3{mrg)d$Q-5~6)erV1
ztxC`JvGS7xRozbz9)*JXUJ9Y9-}~Rxq}DKltLmppy@lotkooed%ok@MU-QO};bHSI
zvkTyLAJi!?v6SK1#0?lu?Sa2V%hY`_)dfwe_bID7cwa(v4x+r7Xi?8sV$D}ORp0+Y
zxbJ^T<dDDc#QK@q+#+Hu_#4U_x_Bif`_1y$^-Yv8>{T@7NvQ0`S*(7pwnAt4$2c;^
z@m0jcOKQaX`0uZ6H+Ojg3B~A2zSJ9?W^S^5iBl;jqSNIqC{#h=eXHOm=eLJfsNXw?
z?#v+=*}wxmO`4#1vf3UyO?qt9qqsJxZ%E>(1l%RSSMX?^+P8T)_C10tOW{^VN2$iY
zL1XX-HihyXI3&AnSk1i%59U)ca>~08=o))Mx0UMpB0QMS%1GajS{5+O$K|l5D;VYz
za~OV-VLpO~;Us!$Fx{sJb6IbT@aWN;4ff535eSdr>$b|i-7t!L1H3vT%V;_iRTssz
zb~*IME<P3bjb-YG=%`UIQg5=9Ic^EMe+9frqfcXGz4Qm?=&&_;fDO<W=W*<MsuQ78
zcLn0MAhGXvAUORz6xN5m-eVTJVmFlWRL|CIfpYy`C`NJBz3Qi6h@+r>t8N*B&qAYa
z9)x!w;4^+}-f^BlF&Y8YNsTW-v0YG!gh#0H9>Tq%@JQ985A<gtj3)Ac$o5e;2611Y
zyngeMFpRAme<PySAq3e`C#Ydt(a{Xw#zQ+%jbOIlAg&fo>H9DQr^hs8xdbY5Kugpq
zQ0coIadq?XGZ=dP*po-d!4F5P7?M^lSC6o`BN4|VuHTBLM2Xe?>mEW-;<>Oy@!-kg
z!oql2SWbX|PnY&6bSA2J5hdbmNL-w7x=lsgLc}2ql-t~P30#QG1?O&Xs@CF)h|_%w
zCK&b-!S944c`j_a5ogcGC=O66%*BZ_C6d#A4XQapu7jHx+=JjmfwxGoO$P*J_HE+i
zTY=z_GTDSfYm&^bZJb^YBBd86z(!Q0S<#j)=xQ1NC@LKPC>W0aACObV-|2{KD1{CD
z9ZHd2-}#>?rS36Al_9xq2ZYWP?uIZ7Lcf=wc^XHc7e|00sr~+On8`8#M?*^nAW91d
zK;k(7QG7T6jF$me0s)`;XHnG`DEBG^)ULWu5L{24gAle-cn!jb5GF4|3xLzCEa#M3
zbtzjw-h!@d-V}u{Z$JV;aD6-kMj*QWY^2YKCi_`+*D{Fsy2~M)MByR`>sWx(>(>y+
zLKlkzUg{^VpzcjX{eWsOK)9J|z1WEP(8Aa|>e4LQHkFM)3$mzmDq1iOaYxb0re@dw
z2Md69g4$Qs-H+hCEN?S}r<$uh4=T8G2UzqJWR_}QkE;EIYF#{NRHDrDk<Mwl264Fi
ztYq7-XpZZ~rcqB8c4VBkk`1{o$zB#nhPsaPaE8o5E6V&6(kW-!L~0LDvIMI=yjk0d
zqAhG5NArM>#GWVXsN)<%@d^>0neSs-soLMc!9E#Ds*x9Mdm7YIBU6htMJ^P=7&4jb
z;7d^E<~3^IH=r!bU_YqUeFtfiAvnEwt@JTdr0a)#A6l`?Ww+0e|6Aw{9J!w~xQWet
z8MFqp0p~7n6TxmW9N-Be{Hq>FPFsUVuBzLUyg!>U69rb?E(gjhP1Ws9c$uo(_oHHG
z+P5$#sv48L1+&_X)SlH2=R(yrpNq=7EadWJN2*Bt<q|*V6?A;d$L1WxzlTOH$6x9w
zxhf>N{LN)|h7nG~7idjtluEKYY|1E6oy&^}61YY<Baeet!cVeg$s3_LKyWyIl1-ZX
z2znq)bdG%l*%Bt1Jnm(*Kk<=Vcaq1oDM8?17$CqV5dv(E<NlM0SHl#dZ4x2c<~TA^
zB%TXXzRd>g4Fi2x$M`U?g(*XAVA}U_tkuJk4VdaPYSB~G!=y)MlhC4iU~(D>Evow_
zxvEX)qE~GREsiIlMYScgnARU<xHU<h#xft>8Xl!H?J0DdH!#W5OX9tOjGu8G8WV~a
z;I7^qC^b&I4yAbgl03n!iqO`~5S4ybrII;YCwT{M3v4X~vfW;5QE6z64oTjilDtoz
zI~dg=U{hLn2sElBZ^dm&W0>+cbZ-(P%KPxS=c6zLm}l-6%wlDy;nzt7hNvX(Wv$kb
zm{us$qyi<WapcJ?szCzDtDAD!2xsJ96G-i9Q+XYp`(unhBBbvcBIFcLr@1lY)Z937
zYGfQaW!gbAhMbbQ86l^po!$n8znaWLX~tu?Rwd=_V`ti2#=n^4)7A`<k0j+4W~(Bi
zGi?o~VsdSg&s;OMVp=5E%Hd7>E01+qlJ`h9>oUe$6%n0zq&G=+Vsw&^6IM;aGe~b@
zlV-^<b(TVBhx8`XLV6S4I?agDn;ajbH#t5=Z*u%EF{$-VscC+U>LlA9D?p6uWIpeZ
zw7jB}<aN)c-C*ZyNQ1(=kLk@cDAQv!DDz@8C}%XObzrqtO+;rw{8>vi?uVv4Yn_Z0
z@~h8UFCg(Bc-HzJvdR_t1_=0^z#n<mTEGVmJ{YV=jA~?DT>;M8El}*=5<;JL_}Pch
zLTbXWQ;GA^`5tdMsCN)4y`$LvU!pnvHPYmfh0%LcDE17s9C7l<!nk)3$43_URGJ@I
z79oL8Bo{!FH)Tm*o=8qav^<gE$s8vx>_PV8eU9pY`-Qr0h*O<$;o$sbBF&}M<KAWS
zN)gopY4x18QCjl#y8dB&T{j4wp#T-m;0ur)XO&ZZq?iguFe|5R6d#%j7%!%Rqa~|t
z*AI{vQxXh9YDd(rQ;;t0Vxnfj<IZOq+jTw*XS<@buw9Ioc3mNbOS^t_XuED_R<<jO
z58K6fY1jRd)#)-6`FM-F7nSl}p{LVj8KQUr-7it(uk6B(xdKt2G--8Xn;6AReH>>I
z9|QPRpQuILxQyS#l;q+FIG1m~_(wRi`EA>Aam3V9x^59kulP+(QHw}V%WrCgS`;z(
zwCJf8MLTV^=%f~t50T&0wTp;x=eNZsb>glz;JwAS#-X(M3M~8lR(EzzL9ZqpKJaPv
z%Q24gH<;tPV8`&~i&vhy_~g2kOIIyCqi)s0C5spJnC?JWxnT9eC3Oo<U9|l4m8<Jk
zoPP3(d8<||JyoRcs}?P<TY37atCya#*hZ{e?TnjzbbiG2e6Jq88hX@YbWf8CUy}+)
zjmHfdD!b~d6`rwp;p)>?uKE{MxvdM1&iPoX`~qF<lVg$~#0K1s@bkk7=mfk#TYx{E
z^6{7KnZz}<`%on6ju2P4Up@laC05vVRCyW!k0uaTsSl{+68!Ea6!(!gF5$&)QdJ?&
zcS&gFYIP1$vhE=Kx~}>w@|3z`SehrLmAl0O0x2o2((Ow%BWn57>p076o#Y>IX1Wc(
zK~AHe$8VYyXXNK2N-R@?AU86)H$uL4m!7)XN#-GY`)D>S<WIt~8zr*(C!G;e-V7XJ
z@)?C`)3qMI31y}sCXsNt@p2-O8i1xHFT+o2(p08v_vb0ZEW}T0$_WyaO0m~Qq1maW
zSUQ~Kvxqk39q^mH963$5F%S#SWq2|2nfjR&#~_0lyc8mQQfyng^?xD|6tsgJywVn@
zOu)y0L{Nn>O9ty8>!34!-QXm|c)@=BrUG&an_xcT(@wTD-Mdc$?wP?jh;)n$DIFt2
zO2^2M(lIimbQ2j;df?G4<WCBP#K@4+O=L*vp_eu(#K@4+F*2ld47!+ZB11}#ezYlL
zj0`CqBST8Z$dJ-aWJu|W<v1kSs4N{LLrTZUkkT<Sq;!l7DIFt2N;i=qrKc@zDlkTd
zl#Y=hrDJ4B=@=POI!1<+ZX!cU&neBPdp(FkWuvn60FI_W7t=#HCbCgkdK7zBHY!U`
zU?0jxW$B~XE3#2pdNz+!HY!WcWeXim>fVNQ*D72Egr+1NBST8Z$dJ-8GNg2j3@IHW
zLrPmRq|_-Wx!g%|Bg*t~Y;#tp=M7~IPheW6Lo%c!J-X=yoe_`pg~u~JiNzxwk|8Cp
zL$lM1Cop|udP!>+>D;I+y^KX!GNkm$%x0mB=@=POI!1<+j*%gyV`NC_(^;h5s4N{L
zLrTZUkkT<Sq;!l7DIFt2O2^2M(s44RE-1bw&%JY<<Rv~DzF{dEn;eRhNw;RA>{+HO
zDe8_`GKXink(WsJEX#DSlB47!TBZlrp#~>;AyPASM^OJP6lmP5uctoW_i%s8Wy+4B
z+sJ5*<?Jl{C+DCa-D@ajwR`g;%yA@C-CHQ46nzV|xM!Jr>s=5vncR)L@iS`vz8#`B
zagDVEL+)nE5igS4QkGxubjR(Y_HpsH>vdO&Zg7{<5Z_G#gI%&RxZP##9q#@Zlf&&H
ztMX`<2kF)+F0JG38ecDK{8pE@$Zk)`bD!IQORL*U0=v;{wlC?UAKWd^v)RIn<nG{=
z!Zv#+#jx4CC|h16cQ<7tyh!f-JRHl5<Ua5S)GaTP`yki<Qq;mrRg#+{yANFo)vR$}
zXn}QBc#+%}yCKyPUL^PTl(mzsbYH%a3OArl?kiS-dy=`Yih}SWxvx<+!i(g-PT3b;
zB=-$wwY*5~ekn$Hk=!>aTV5ph0A<UI<i6D(>p-dSBDrr<E)!lP_Z`j#Y!;}@T%3Qc
zrPRFp-h(WK_x<icicn|WzlA6hl^c_}`#wid$dTNaKE@FXIg<M>4_bCrcK`4zX4S1R
zVaB_AF2O(wIg<M%%L-@XuPJNUn9O~OvJrA5_i4($kR!Q!DQ9KXai3)|mK@1_j>BWg
zk=)-=r&7p~+~+Chu`!wZ30rK*k=##zh@7J_P;9o*Jkn%8&gIV-QR%zB+RnK~+k{&v
za(LKJAX*L^cS+g}6mJLIOL(`CRjdk5&GBwV6=DijeSjvp1?noORR4@W%v^O@9<jxW
zCoT3zfu6lhFq(Oc=6tDaa9hcl;jLWYxUFUKI^L>!$E^@qd#idnZl%b^Th+^P+lcIY
zt9m<bmB?9dRUgN#7P-`0)z@+JBA0us`Z;b}kt@Ab{b8&SIq$7%aNKqxxA#^JaNPDH
z*P<>|+(81}5J1fxB~b6JS^-i{k^4Ap8r*XAHy-wNJ`S)}wWmySB)79-2Rr#=G1c7O
zil?9@M{@hB6R>Q!vR?EP8FyXG-d_UR?Z_@{kbrT84|ITZvu}rHpbSmc-U$w}w`=G_
z_IQ3PYa6UQu1oq|_NsPIRF|<nS^G|shGV?6yI9?d=&Bc3^AfcVvQt^=&R6eKnH(tY
z0>v5QxHoc=oFF;1w{-Q1j=N9-#=VZoi=+uYm$s!+6*y~hTuGNn4f!IRSMC|gU}ew;
z(I=*0ayQ5X3>8eNLW3P4M=F^5=Ny-XR<~d|_uVx@h~)0cBlB8yD>C4pfpuyJOLE6C
zaF%)lfe6><u2*LxXq$DedWV^uwpZYf-^@?>a|3^Pl|TnAfNV4m7;B{bGJBfkXCz0c
zcROQQk&SJ>>vhojsIUi-p5KJFyJssNU;b!ZqTRa{5I7;O&)uQ^gS{=iwo~oFDvybd
z9&vX`f0o)y!fy3EQp(-o?8EyN*Q!eQ8jisOa7tmw+(MT8paiPj=Qv&uNg(enJbAg}
zJ}iN@-ik%1;B1z8SmW|7F85Ihw8J9<0*^_cz557T@VEpzIQczn;XP_I{`3y~7=Kg-
z%@JImKYA!KIzo=*kD;6pawLB&+ogpZ$sb4AwRDx^DSI4ge*#B3<ydkgcaxgUYn+Vk
zX0={=LPmFs;_hGC?Zm#>sx~5E+|4BjY*P;-;JbHpKw!HBfa_a{IDYNmuAvkT+Q%3J
zquJp`v$8Y`&WLWPaUo+_gN>D8jgRQnOlPH%j$*b$&QHN9?%u1|Dd3uv;<*A;8uyq)
zilZdw&dh{8cgP>)&XNS)W^}`0<$r>#?(D>V{FN0VM|*rjoSwTV(F&pDMwDCFeh@@`
zHO4nv*l`17!RZxtviC3C9kQ@iI-W#8g`K(HSpJ~GF0980e^6mp%04c~MPq-3G6YUL
zPEI>!D;iHx34c)01gdH$$&I^;CbGuxnJAc-M%2Fmr<eRCY6zBZL($oMaP2uLRd9O2
zb*$PE{-EG`X@>9z1vgMO!XFgeNZA+upx|eev%((~+(fxl_=AF*DO>)a;1<f2PV!SM
zK*6o0s4ICkIxV=9kAwO(oDidfZSO!9oL;b<>x0GV1^3>7Q_SM@g8SItmOm)i@k_*8
zoL;b#-Dz=p!7d(2dq)q#7-WOHJ3vctdci#tAzGYXuyMW=N}OJ>i90%3oL;c`r;vfu
z8;U=E?OYyBDV(Vnp>(5JhtVuM&5|;r8){5tEX%a99IogRdm@uqg-tqanxBuP<ajhZ
z*uu^*x*o?RIKAu>oL<5ol-(mDHzvzIEn;8vR(7w53M*CiHxvb@m%UdOAi?Qn@3S&-
zdf6RTCQdKA)5^r@W$l6`IKAv6Hl8@W?4wpDPA~hIm5I~KK5k{=^s-M_nK-@d9xD^4
zmwnR8-C5VKMHaYSZs`V$yYL6)mcNXG1#Xu+h1W{K%N5_H?#6Y<=qJ&#GX6Y>V2GD1
zeqGW2EqFQQDfWGMh7^qC)$0(vT=H&oOTn1mOKCJ$2x_k2X<n8DHCM2gVp#zWqZ9Cb
z;2f&NpP=SSIx?ng3A%fvBnfJ+<h=e=;503Lig!^${Zsn%2Z)gU#Y*?CMh-#Ewb&?U
z0{0hdu}Q@F5X-vAfI;7B`3mQ_pypb>Dk4#H<tOl<$~fg|)eBK`tv1}riiw(Qb)kqv
z&9&MsB2jbx&AggrRqKYL5}XL@aY(J3P;;`sSnD`yu66%TP^*3$h02|BYm1soj^Qo%
zC>Bvhg(3KcsJYf-dm#{ZcE!kJ5ePoaW94#^-SJm3dOTt}ltN5g`hVE_4*0l=YwtUE
z?@BA}m9+9omMqJ*Y|FB26-&07yW9)zy@4w(V2m-%CKS_4=%f)8i~%QskkE`xz?2X=
zgia`-cS4d!dq4{C{r_iX_TH5Z*e|^I@_k?S_uISY%$zwhbMBdQ=gyoxqjEdqNGkL|
zwfz<w9ThnhNIhQ>?#(zZ?nM&A=ea&u)T#z)B}gwuW*@Ggxj&Rlw=Wh3>C?~vf*6GA
z{#aGb173)XY9`dI09IRt!X$xg9d(>41Dk$RLusY``yC%bBX3n*40Je{RGkZ8CIEcu
z4g;?iuqgv$b-bDkHdV(XZ4L6PnOJ`ou+xRQe-Z`9+d5BB1G)k4*BnYLZ5}X+X$wPX
zk@p5{09v&Qmu<p_75D!VvMFa5fw-5c1`F53QC}mabBrdAd5stgF^^ODrVD$3`WQ2p
zBp=H9e!O%x^92<-A0g#d6l~#+p?j=QYS|wz;(Z%=1L?oxo+5cTH-VD0ACx!<+(eQ#
z%}COsMv|SXj3jFS;8RQC*pGXv+6gv+fNVxsKsGHbpi!FHAm&|(rVhqd{wBaf9_)@L
zuYz{#k7~OB@9jfZE@R@4kvty-n}5LV)m4gv?nL4@V`u>9n7W+!Z2|sU;+%k){5Oan
zfN^Q?D41xOt`eD60M{~IBmA^(A1u1vhuhEYAwo9}bXwkrio6#9PnYl-^)OursjK$0
zX9=H<qN1yp0KlhqTd0V;UU`tffDe&2;B8)B;N@{%?&W0{FW2MJ?#>*krn6j1b%ix9
z-*jiL*Nxy>gY!eE=t^+G-9gxcrH&-FL7_M6M0aE5U>$ZuZsbECH@MUEGivZ0xo5U&
z)pj1%$+fiSh!pQbWm?+vLK?h4B>EBZv<5F0E*T3h@)lm?r3-nUst3!x5OS{?BjkYq
z@JUzWrHbK-_FY(0HM8B+xXEYlhqmv133|`TD{^?Y&w(hdb#tin{sQ8nn;O4?_y@g&
zp7!`j;xhh+iu67PuBA6Tq^l!Bx;jee%4)5yjuFWY0InrF<*Ow-Tz$9GUP*Q)xQY6%
z0zk=@Lk;Z59jkVMO%*-&jzfNf&8Vlh+)t!LormWHKkxJDFjhq%rmAsByN;ZP0QfC|
zdH}yCPyygw00TM$s7m1S4`A)?=rlDAZ1(+*=Jk`Nq||=}xX?JAgqb6AsQrw2vb)}s
zCZ+xK+jaG_hw#Hiwe^STZsul#$?1i<hOR$i198qUrW0R#;5wVX0l2>3J>@=L1YF;5
zy>6myQ}59I?jv;DL8om~mE7<9fb09+Aon}-80XXKPkU`iA4<IxLmTbIQ2H3`<c7!U
zq;GXIaSQn2s;gVAc%sOF%}5(?BrgZ?vKW_kcc@8yNWy(KP+fJcsXLSjscHkYe{hSs
z>%^}!P{(tK=F7m5*5jhu>S5uv$n!;%4X8|uJQ*@jg(B7^$kSpi`5Lh%)stw;UWoNV
zuoJQVRCh4lLY1mAG;QCdwM#P_#4d&(w8LL7L-+s6N2dL#HvVm(RTNY*o<P|VqMv`I
zdVWDv)KhZ1)q_~9(O)?kX$3k`CL@0*(@`=f{G3z5(el{*l0-{Eq%~8C2#)}+MVOr?
z!ZB%cmA@CFU3($Ht>7jSya@n4b!SuS@VPS!eRb6^uo>`cs^hPCxq_D;;nGeqef3=u
z?z3V(q-!0<8u{eB3|w|oOa{lHJ^AV<=kS)EXzknScjmX4@n~VcO*y`bs<g1*CEZw=
zbic>AnK}L8cq#L~_c>j%Lp@!f@2&*9y%6YdFcX2!1c1+&w7K7hH-O8&i)oGKwYx^P
zm7(9iOYb*#sI*2(#tA5^#qc|d;TJ%)7#<CD?(sn9o+QyTAkqSQngaSGP%WUBzFI(!
zo{qNcg@B3%7y(rQz-RnDR406Xo`t^r{+DIQegR1%NcT8^S)@xB<12p!)qg>Zy2g~Y
z<v>zYtWBW@Rd18FCuJk0eOwLy4215j>7uWLeblnP^&>R;1k|TxeH-btL~o}=e}Nn=
z(Yu+W7NjfNZBK&vUdZxAun}eZ002JeQo6SrnzQdx%4`r`yDQt`GW2+BdXM?XkXD(W
zZRPZ=3(B_M%o{0m6Nv7gW6^_%iuv365$gCZP%WM-$W)uZZGkHOj6^#@qy={s1@|CO
zEw~%@B)BVl7=pbJ+#kV41os61e8!|rz^)zwE;9crXly_KYCsB<_8llDKj*WrS8pPH
z8Q#gpA-9Te;|mC612_c0fG<H^^)W7+SvvhLZNCSF_x&ziL{3I;X*r(*7wYm!Azl8n
zq)CiJxtscBBRuJvu$5YTuCT&IwN1m+S>K{_DgCQZi@rtY2e;_L;1+$4L{EcA-=ZJz
z7QF*BU7gRr99ps$ccl=2)snl?2LL`}sv$u8aesIRxKy<ui8Zv7Vp|*y-*+hv*A=BK
zLN{<}FU5f-ZO;}Vn7~drkFs2A+lxSunD=T~uBDh}qb@DWb%89`2eRBiq7y-+WqC4X
z`8}ZNvRwBUG-oel`5TlJSw0N_pE0AuvOFb@wpC3-5^HED%QNR9bKhn8o~|e*%Y(tC
zy(~{PY2PHviThEOv!vy?s5UMMjgUw7EXqYSThY#<)M|ig^D&3=+>g}!Y~<)%S<N54
zcEm)pb~NdPGGsO@j(lBqAj?i3DYcAbE%@`mESONYQcMjO-liVTSC2}Xx={>!>h@)p
zGwq2owCPwC;gZ>OS~wtVn9PH*1gEJUBh@+_Gnt}VCsY-5j8p3s*GZij^z&EKB?G8@
zFwH~}nPi)s`RFl6fpZ;i>r8t8t5HgbaZzoYb!dA1K6@(Yn>ncj6&rRv@L41`6I>ml
zake=ql2gg4oS2q2O3UZygCYq>X43~c@@|BSG;`_T5s~?nGlxFVkvB9AeU>AABV1*i
zN}uJ3Z2nB8?}7%MDfC&6^umIL6XD{GCKFtf3Fyqe9XG&R5&1%s90piGtZsQLI2oDC
zg)MId`OM{-mbZc}n9JoX19BzHfLtihAQlbjp)>ooGNdes@O2C=0Q&`GKbJmo-U8vo
zhnu&6cYLmJ(y78pgIsOUw9f2n$Zkf2lW5IuhOp!Nfj5Kfrt;muoACibz8C0JXZ8>l
zoEYI;NEe(K6r30ooEQ|8RA=@&791Vn^GFvQ9TXhRg3j#8cno-hBQ&O(WN^^O!9gDf
zOCS00_H-&A+!}Od_aKj^2#tv5(L^53>`AP?KC&p4UN7l${=wT;&H)vf<6$g&U5@}s
zB<9gwY97buU+_mc6o#%+1!Z{7?+7hlf(9%o0-zS-p99vrSB+2$t=F%bs+=$I9_%^q
zgUm$GJOmA-^XiY{;EB&s&~AyK84aDu84b?lguCj8G0;imB<wxE4%m}p;oz=%R|Z#=
zjl1e+Ak$}Z!d-O{a`c&;a94c~WePmwu1aqDOis9~l3S@~+*L_dmcgx2b0%l>zkDWV
z#y*_MnfVQ8a%S#!CTHeuXL4rlb|z;mIFmEh?o7^Da3*Igd?sgB`k9<r!I_-@j2mh<
z7h9MdSYPFaIxj`Ak8Y?Jqzdk%8|rH;*q=@MmfTPWL@dK^(GB$+Fg0$dzeZb)8|oJX
z$CaV&!I_*{!I_*{!I_*{!I_*{;WIh2f-^b41vk`;(3zZB=1k74;7m^IhU#iJRDC9A
zR&XY#bwhQv8>&8&Gb=cgGb?l^XIAJ;&V6@7eFKk?|3){|kHKEzZk*t_+6^^zCTC9Q
zOwR1!OwR1knVi|-GdZ(EXL3e^GdZJ|&_G$=)5WmQX%RG|=1k6La3*JT_cJ-8awaFX
zLO%zq=&yEwOI~3K;JlmhoL6~gV6VV+^qHN}?SDYF@lB;cwZ5r@L%yj*qj2ErtGEa1
zXyc53V<K6f*$LlNBKpiu_@=TSt)B5sr3oG_G49}-+6%~dZP4o!4Z1$F6TYb|v&%ES
zsYLE{GCj6W&g_itWKZ;&ozdI)STMe+1g&o>Ve6YJPY&ao%C=eG)SE$WeN)-80@Q-F
zLC4j;sfU1+zNz%sG`^`6r1ecDtbJ2Y#AL?!rfLH1n<@mxH<hsUO(kr7Q(4sdrV1P5
zn@ZUFrV_Tksoa#ezNv(*Zz_dU%*f32O-;Zp^(SPY-BJmHlGXkapeU|(OMM2YaZ7y?
zoiuK#?5~8ViT>#f7S(5VMju*<TV&i)$;-N>61HxsgsodDVe6Jk*t(^Xjde@qow07I
zq_J+Pgtc2LTWsA@*P<lP>}0buJ&Hxn?2P_{37zSd`aMv{nVoP;C2YEVB|z!6i|~bT
zOXXu<&g_I+Dyu@pbW433$#P~V+)_6H?s^<AEG%bs!Y!3&>^d>dDr{^kmdW&}DxK+;
z%0a<1JENg9JK>hf+v7#GTPopLRJ)}T_M_S@m2e`e-BJk`M73Kg;o_)vOC?+y)o!VT
z%c9yXm2i1fyQLDYL|x*RN~9WyxTO-Qi)y!2!VPq#EmlvV&2nZZ+)}?_XN_Ab1+35P
zgj*^{U&<|YNH)4-+)@eaGdtmyDj9NSC)`qr=rcQ`;WIm<gXGreGdrWfnVpoloY@Jt
z)K}1?Oz(b5m2RmAvp(aN%7$|u2e;G{ku2dR;g&j!&FD<G)CWl{u60WlHOBFbTPjQ9
zUq;$3l}JniC&De2gWsoBTO(DOaFcLLWepN;5^kxl0oLIr<5M!?+CMHHI<qrA?a_Qx
z5V)ld29X3Lgj?!~fOSAZxTXG(84_+1ZmGL~gxpf+FmDTpqbI1lSjZ_m6hHiC9m&gg
zczKf<nI3D%^w{A{@Aq<L@fi7MNeM%DI#XGZPGxsRf3rR$WQcx(d<i!Rw^a5|!cD?0
z^?ATL+$7vmPw{Q@ZdcpzDgvK%XbId>-veBrp9XiT>ye|wO~NgeW~$UPZmA4|rqAq*
zhR^JTTPkzPqQ)(iNcX65OQjy_GdtmyN<^R83Aa=t`pizar4lh`cET<7d^A*toAgJ$
z0ob^u(nr=YZmEQ=TPiEGZmEQ=TPk7WmRbZb<d!;sFJcdsfpmwOCz9AiWTza{sl!de
zE%jXF=x~#8OWguQhns|3Dv^X!HVHrc>YF=*khvd^K<=3y1)k}#GJQIy&>D&Zn93Tm
zBvo!}_>LaIeAXlRU_-}N2{#G1R0<{2<IT<VXaPFYE%j9p=&>``)nmuFrAh`UX)Psu
zB-~Q@I^XeaT)x299BT=;)Q^Bk_{iMy!d%=0aZAmu*dMUCrRIi?wag8Uwao3q8>rn<
zb3?~k=BAFd%o}?Kc+f31FF4jRFLbPB-UK$!gKG;`f$}D@Ml<<IEPfrxx8RoQUV|DE
z2VVqkiL%6{b5W7Fr6xkhS|;Q_<DR&sCbqIk+ATE^I@U4~I@U6AC26!<YGNB<?UtGd
zA8VQT*<VnngpW*I$NuT?k%?d51z6lt6SvSlXt&hFt@QBJZmEe~GB!J`>AxI~m8T(H
zyQL;>r#Q7+YT^#|#D<Sd-0&s)MdeQ1SdIePEj6)ykT9iNYT_n3t!uZ`#Ev5Y`%YOg
ze)!e8+?9~g)Mem@(5Z4I?-)5{39X@E9FG`z>Qvq?`-p927OOB>Xiu8qT8JzOADP%m
zVPtyQC@gNN`9b)|{2+W}eh@w~KL{V09~^6$A3D}DKXj~Re&|@s{LrzM`JrPi^Fzm4
z=7)~8%nu!FnIAgVGGB*}lw&RPb@)g*)-peItYv=aSWC5L8Rtwq)>0kJkg?*Hst)0^
zQqH1;Tk6?(4u!%v{sgEwixO_B7Xs@s4l+!pokbZR$){JETdJ$wQg1@KaY*F@$vC7E
zlrWBe7w$RllZs&+3o4k>aU>o`9kD)#0~yywk-9k!L>y8JACXm=fiS0qK^Vuv$EKjf
z-kwEC?KWpo3P^|4&{>q{>55;*T)5=qQ&_P+i&8*3q?X(%pms>*bBt$Ez6QdcbV%)-
za!BoY7+7=;JEV4QW`xbIba~ywS(Ieakp%fk={mzWb{?Anq<k@?;ub|Cvy_wQ^<hsS
z#WcIo$a>UXeh_mzMI-nVP@-Zhb5DAnE|s`Xs_j9P@BKn2$9V}!E$FIy>MxO0S%7!B
z7n=cOS>Ov0Ny<kScn81-py|_6<dpsq3v_+;eiXLGP$-7PjbwOAbv4ioX&q)CH65|7
z<8F8z)!UD1y8#P_wfu*;yMc<A)q*__ag;dXJrMQcE1vru7Euf8`l2TLagUgWlJ(yU
zC6)HC=UHI(6M3uhB{mHlE1v`~3;;fL9YQqjag3W)*%e8%kX=tFANwh7t~|r0UlvM_
zyjQu?q*q=8V3p?EpXEyM3hWGEq%n8J4UlUkP}R1u5Pg)MtYA-$LxBeA@+x-uHlWfq
z7Qh++_A#nZK)Pm=OxG-Gy7n?kO4mNpP3S!g;=UhT97_M->EKd15lLAC;cEL7(k}+$
zG*Snop*63vq4Ozd`%!H>I@%jDpRFrJ+1gIfUw8gJ$e9DQiU0d|=d&y4F_%Hu-1&UO
zTt{>iD;M-}p!#MmWF6`EZ(#!L_Tv712qx0Wj6u>!(OE(q_wE7n!9{eo6xq$x*-Gl`
zP-4{AO6uwX!1}O^)zwXa(-mRKHZW?YBD7P2W-38_x&ky)0p#W%3(oimb4r&3VIvaC
zC>;vSK5r=20TD`S1`F_`+ISbV^3R~GF9frC-b4FwXUqM&9qDq1O%2$>Spbp>#>sG7
zH{y1J0PM~whGJa^i|39cyO)tV@HFK1MQ%SHKj@BTdT)i+GyNTsPP!6Y1~r9}^1pPe
zMuu?j!pi-Dehzk(GXQiLjO{*_9kLo2KXp7p@hot}GZK}20*(VMI)w2G>lrnODHzU<
zI<NX9pvEo;A(MxmgT%hz%}-r6SpO6SWI#+Ff}YhM5lSi@BDcg+MBbM%ITWSkwoKP-
zMB}ao7d*!tcgjiRLW^OO%&@Yk8CI*vg%;yGnoHy5;P44>h<tyJm;nU&QEfD!TE!(U
zm6m=JrF;PjYoWIgO;`TL9F*G&<-Zb4q$xM+rih?*-DpS4VsIH~(Lm5PrJbN{vIzPS
z&9L1l7|IjT#2mhg{B|Qj%%P;Gj|LGv(?#?jYsRuUOnrR_962gBnNdPP8r&Iv9K~6#
z_|#|>i&#!swTitd=kOUJwx*n;sa5QZ1UPCH8>3?#4e!N4)lIdK$J;bi-3Vf?!a2?G
zzvG^(??tGfQiJ*)Yj8%6L@9L+;Rtne6l+)KN#5xD&?<F`<go|BRh>evvK6dO6S6S}
zu*mU<L}SjmdkF+%h0pOMPz$P<!u-cDSk&gqKLX7j0y+IBfc^l`zRSqu&<Ka5uIEtc
zh_E?S>KWGz3FiO9jf}q&&-2njk>O_VmXE^`dhb?D_yoOoOE@y&92D}-r%{fKehgCr
zPoiE$IEGpe!bRh)jDn@XQEZQ=qhO6^6s*W!BE!uNFvm=*-T~G%=^bFHX}H+|=A#$;
z_S^wxtt0dfFhOUu-T{`z&;n~RxqX^U-^q#hK^FWbyQ=*dgqL3ghg}C2uJd{ony0Q@
zgpEJ^4?GrW7oz8g)f*06`fbJNxuOhpIiE_65-^7z4%~D6EYAL5FMWTutQY1wm32TP
zUKU`t2NRa#f`&>=8J96-vZ`iEio}%hbW9mf$CPmyQzmQj;mp@DWn9LT$(nkqq)1E|
z&jhO(g*%nC=2B+pNIg*<+{V)ZdouVA>6YP={VYLG2e--eTn3_v7msH)|9Kd%UJWqg
z8R7?`vUuGw1R01XKI9^RF)xA=o?i9MA}qVBeoYC$?1~720r_8EPNob7<U8skT5q2N
z)mQ34z+RjymcFZawstJe-BmxL{t7ZbPQ~^;br5nAaRvkOqiP$<6vVl^>f>K+AS;eD
z7?7VS+)CrzUG-x^R+h61`DS<3Z}}yf5%X@uHTQS8<gxZVfyh%(<mVwPk?Bz^IlXBj
z@*lxS!oLg(at2gmGM%IoKu*Kk$aj)l<jZL!>?OHHp3_7)mgF9JPBURYNf*+b7QzXq
zLo8>|WHR9nWzJwGI+|bzVbAH1$QgE8ieR`96wo;!r&S0F=pB$Vf^bY197)(`!O?f5
z3XTaC92+V)E>v*5DOi>>F@Y{6xkH(=--qC4`Z!4wOCKi-agweMIa3HHlJs@RnM$}I
zNoR+gX@rZN4rMtrmZlia)C}p4ku!?~u_XO5a%L0ulU%{cnL{|Cna?F$pqbAjT<jD&
zISV?L<@CQ5Op6{WLxF+3FGZUO4&^;58b@#xC0n$U-~`IB=zfCJDV3rJdH|fyeioes
z1<6^+7CPAyC?}_?BPI?>s$otwt8|iF>CLGj>?KE41Fj_;OI`q5oYRl6pZowEa_R^t
zl22kTlT%N)Am>1&BS^<Es9w(gY;y-MXK@p2c#t(Oc@0z;CfuRSS=t@x$X`B(`3#hk
zv%=(ahcf5D5zOD7v${hR`3#hka}ZfMNjin+tYtATc>oe}4%IDuiq&q=Exe5_JY2W%
z96VKWj*u26pF*jeBgwKjnTfHJvytgPN`9aGHxX`2zD)XK3161Hi%mI>@Rdm(&60CG
z;h!guz%^$x;cJq2ljn(quXBnY#!nBh@5E7Lb|`aBUJ8<uOVK{Bl$qHQ9VfSXe|BvL
znwneF5fo06j#9a`9GES5Ektf^zZTL<bR7T3=a8N^$iHM8$n}l$+nCJ1t*^$f%jh`%
zPY8DK{B1YlH#rHU{!a<wMtT>KiqUcWpIr(tTcYFm+utQ6w-x-GXmp$;gI)ML2zyTF
zX=u{@ev#NC|47I0t8RqOINE?!Npee^(Q*80L59R<(M;8dF=~zTrOvMvGc`KSPWt_D
zbUAh)wb82+qjz(hk50c{%Iu1B2h#5^$en05+b27a{?5DEY>AHJ-$v7^n|(V$)9gD4
zd%ELyigis&<9@^L_{k$twSO0Fb0T>V3i-c%5LZUWq3xC(NdIoCT!)zdoSO-*M?ok2
z=Xp<^<Nzf2e;^E_RqDTZ9tjv7$A3u^a0k+VSqPFdS>Y>$W6AeutY0PU7aX!|gX6!(
zr$!>lEfW8A!uiQ<tmqBG9g^#r{wCpMatXA=e`^8C79^+O>FU2txMT84a(ibRt~5XX
zAFo7X3OJ|m-y?`**0&v?Xk@0-vCMz=C7?wKw(NyhaV_e|+w(3vTDoEB(T@KocFD<>
zh&cX3hafjeE9O5;UPc3dN7yS^z7mhKM+nD~KV%ypCG02P=k+nd2{AAJQ)E*h8ty;M
zTT+~yOPb%4rZjmD)#Vw&Wd+c$PuSw}WHuZ287D-Hh{I;frlbE4f?a&ySKkLkoUw5H
z9Dz-Tw;@?N>>`MYpQrdVj58LFpHQp>t4QPhZ1oP3yD=7yA6JJ1E<2tV7VdUI8B#ka
z4pAqU4_o_`WEn)FLZL1#ekU0RJ~kcw5>ZvhM=Tt_v%sE@O-H{};Fyn1N56}}zK=~u
zzpKCrADfPTH-QU$Y&!a70vG#-H#vTHflGaCI{G~XF7vVJ==T)3+{dP)UoLPZ>O#f6
z1gQpsnkxjU^RemZ_ZGOp>DuBKtEVx}x-k}xU#Y%iXSwO<_fb?er#oZe_yZINT<0qR
zm-&rqDAY18)}cvYCoblpSr9MISU7%*Ah9^7&Hg|Uv#)Q>Ah|UOJrNqLXDg5)CElH}
zaQq?aRWvE){hm_w{FQ1g>k~`2N*d0MEB`=s5|X<y7LLDK%?9jrDe#x5he*t4wZByF
zD92?)Et8U-&rL^vxgfDPclZ1i(gdG|Y>iZf5G9O-;~yk7bkC(CAEjOg-)xD6lQ)H7
z3k$gWF?9quIPz%Bo3;w`e^^I}h2w8jLqHUNs0@WSsgpPbj`Kn7AESN*#EXw3@*N3`
z6LUKAm^9x%Ud?48Y1Rpf(P{AfSdSlm^N!->SYG%{fPh#-%wvZU+flA8o=g6DQo_)k
z!Bj@b(Wwuju%7hYOvn&jiu~@3h2tNq*uTzwD==LBvsFGM9Opj0e~y;E7U;QJpz*)c
zOrIw=I2M1k7m)KM2f;BKz`?&jJxb2pQ1EY1JcO_FB*2yaZR$yKmd@U;KE{xD;@raY
z?~w8Z`f+lnav+-Gcq{M7Z)6FlG|nwd|1QN>gsyQ$*71KUNVhm6>-cvIQs#3D)4xZM
z?mo9L{d+~Ld&I@u-6u%TI3w%$_X|=U=giK3K#*QecShFnZ&WYiCtD)xBt~%qFu6a(
zkr=%c^*c$nEHQ?#Tfj;ZW7#e*$vP6_2uEc~ml#htgL;#gFaltv(|II>SK!~IP6AV{
zD?8NBL=vJaI~C`JUK|$9@o!cy0*S>LS;zmi`U?<0ek}!liy#T7$0bPPSF6faLgwyv
zK@Vac1s?NQSuPpp39X^{B~w|0P8B5y>&I`I&q^g9Y#0ltJ0t7(w<_5c^>}l;pTXz;
ztEvNTQD>f4v)TW%S_dS)z8o2UQI7*QQ-%Lf3@YR4Il%ie2Z+Tvwe&xb8?e!5{B{3B
zK{mys<ouB!$8fB_F2&=OOn$?traai+G<;Vu=Pf~E@ei;t;=ir#K#jg`%e(4rG$nzq
zWFRr-(GYgeWtsP+#WC+5N#_9Q67%P{Je*IPmbv-}z&Q70{dtnXIoCDd*PWq){Q2&S
zC|k@~WmkNAI_0g@%oT1Dm^sp~5n#6L$>vuuPK-SI^LuXt6DP?5mtQHGRIvPTC%+HP
zaWr`@D$MW8dSV4D)*R*JR}sc*Ppre(pMwXrtHU^Im&0Nm#uHRhtiuG7nmySL6Ir8q
zze_IWj644|ANl#6QG?3QMJL>R9?coar|tLhSHTQM^Iw61$jJW%`jVOd3*^S~YjDlV
zKNIQMj_k=M555tsJK#vaqro+K7&s-jTm#mQydEVlBkUEdTz@zwN`zy{D0n9?C+sIL
z#&AkrK{%0Y^#NZ=xF9))652+%IC(Vbe@eL2aTzKo`LkTqWsdYa2Vk~@3QGR^HNXWc
z4m`?9-a_+<mhf`xC3qM0MBd3=ly^Y^_hgf|{S@iN$@kfW+bPb{<i~{XU{A`OYzY;V
zyrCPYk`I;PawA`Aog@cqa{B^ds*m(L5^yZZahu%neZaocqXj?w>cKgTkQsU>fqTqj
z9Wjr*bIB=BXbr_grjn;l<?XUFkR{Aw6*_CTar+%)nIruu47ix1UnSp#FbW=|dX?}f
z%z}pmWT>EmM+Ic4pn}H)R1iVI;{?ll!a5e*Di*c;3EbF%T^eSnpn}^p%uqoEw`-W8
zf(o<+F6WVc1^4RoIw)DeeHvz{po04~%uqoE4``U7f(jngFhd0uJfvZU3MzP5!weNv
z@H>Hf>9vZ2F_D`)K#k={zx*6@Ugg&$smu{<T1E0HL@!^C^vl;r`jxzZiVD}Phq*4{
zW^UoZv=Jp)Og)5i5W~4+q2e)o`IX?~<nt^?l|K-$%AbH__~S_}1(N$ZnxOLEg}kXZ
z=wQd|6{5XE`oD%mig{@S3bSx8B-im()fZU#I8Ya5DBg23GV?}qQjvccRX6{92wyp}
z7o0a{vT(}=Y0R66+>+U#$$OM@hLV|JpZ6HS;v12*1*AQl48$#WO1LjvT)~v$QMlQ+
zNLC5=g^M>|O9Ix^=@CwGOSmuG=}{_F$p^qYJvJ33N^XbvOSW_Dl`v3I$xQ+-0ob|k
zOs3-Nl)l6fR`Mf)FAK<h;V#SAwc>3^9RM-)bV|4{-1THiw1oS@T~85^`@&uC6p;JE
ziEW%5Wb?$DSY+fWAWm}95gEmrVev4di;N~y*tYvX6dAJ^G#ym8mL2%5;68G<p${Wp
zxfxCc_mR5|6I7ww9aXpHM?qG09xn32(`_U(vA9RVQDjj}f;aI+i@A^7ZS3<vdLLL0
zmfiV`sC<ZE`7;2ckz;W(VCD8+Na)44+GymnUPxHMgbMaQ8rcYnJ~gOZ^@&DWnHynl
z)izX1Q;4<xpP(P=6?H_hQ#um3YTJqz;Ht}jHk3Ke$v~=kj9;}{7>&S%xD>9ws?Mp|
zZU~rJFPUwrOsDo|tmQFzQZgBD-eCL&c=h8tByxDKrwzfr%jL*^1S^pB*8ylnjo=0T
zPHidMwM$sA+VR3-H6E>+#V%oS7+CbD;Z%1j-Y)lo)m3+adOt9#2Q6BMB&P}s<)w3w
zhQLTn(~@%P-$(K?sZ;k5w9>t5Imgf$z<~GaCbbrQg<7Hu=b?N(MMZ$jv%Z9e-PIF$
zrzq@#m7?V!y9JN-1};7zm7=~7&1_^MNibj?b(->lHr<EIjm*3p|21Q#&&=c0pTNHP
zS4eYOPQZ0Max$26ylVOZ@TX9unSb<0$$RlL1^Lpz(^X%xeFAC!2^y!7C)doexo4>H
z%>5(M;zN<!@)S^Pljs8%&Qy(VH;oIg!_`rw&P7@`q2{ShD{V`TPy<VlWAV%jn;L;O
zfUv1AfC&Hw+04PMNRiKwXQ;lLlw!?8MM9hOd}`Qv%sE7<;rBo<A%DuvepK7sV%+%U
zHhn3$w@!uD@be1BJ5G`09%R!>q@Be!ECld#0QIE!GZ5aajeuKLp%?a}R;Z@Kf$st(
zHhT_%MNt#l)yxC*`W?>n4X|2IfpP@eF<B;uMZ+Ls+YYi&v(#<29nHv;cI*d$dLiv_
zTGHsJD{1p$OM5tgaGTX2lpD@-7}Q{CSOPbonl-hNPrsFi9Kjqm?Q|3!IqImTjvB6-
zK;d36slEZ!hm=Y0%@D>t<q+l`HMHElU<KAV9_MKNn_3TsW4NZF{>I@s7Tx@tyqb@@
ziv;f=O+KpaI#7;B_B+hJ5%u<_!?gMjrb|ybq9>4;M~33L!PUpne_=14P|O=6^iPo9
znRq1AcOHX=^#H2cc)RM(2fDEg_<jp$2rizL%H|IIBvgJeD_08!cIXNfN3O@hm$Ym~
zjTS9<RSmN6;PZ_Vj{BUw`5vg{quOpX48La>js-*eQ9o#!0rV;Kv1xw*e*!R>gVlb#
z(|&~FdaMo%>y~$>sMeP#fX@^zs;N^cSNl<IJ+Wdj^&PfGGSq@;Q`py2nO-y;1`_rh
z=*=k60(AO{!*R1u{~YK-qK9vQ6wV;J4rt}Q6ysT}0q?FcuMe2an8Nck)Ui@6R3X94
zHf}ObI>aQa1(fBn+nBR({5pWF?p)yydqeKm0&%9yWYZ2No&Bgb?!u2hq#o&P^7Eh@
ze@K6W{hb*29ZY_ut!ys{58-J+3j_n<I$}Qp=1f_Fd#{#})_!nGXDL|lkG^Ud75wH_
z{K1y*q-q7x*MT}y3fQa}>CKuV<xtxU(&ddH7t|)$Ok!x(3|7?!#F=sor93X3#fe}s
zi47h{79K{+ma*g^s59<)7UAPkKB|r9_>JeLks3)^zX`rI%=!T7usqr$WXdAmp`qzI
zK#FNxaZ*Fsq6{#Vl0$LhQYFW|!1|iWkssB@TwPx?+4V-LnZjh?+dx-XCMTEaq2Hem
zX!M~T^-MW{t*A|J#aZB|TT#naoD2rjr8{+`yB??*rSn4k#G20HA9_^v78JK1)fV$8
z%h9d4Gm#r3FClNt!yt>?$XUyn=P*tqH<Ilbwm5PlD;&ec`N)l&v^Ya%fVf~yB=Q+b
z4&}Q%5P6rM{bx?dd%9#FnY|O-3c4DEr=AtOEEX~{o2Q-?JZ})5dRFkXL3rv}fu5H{
zMsEje@6-qft=J>)RN5n$JtVRrqc0`FaS=X&HNkOWuttwU1HDZVngN}@iRokbIP*5K
zan9)TNpfU_5py)jky6zB1($GS^jQ#4v?9Vs^q3(i6s@>M%JxOsj2;m_ZY4dVhwz+3
zpMlKtNfQ~p6_cIJlOlWsk73Z!%#)<-T>27Z_7)l*YB`3Bq8cAVUjhyGW^I{$q{N){
zFbeLyQeqBI$#QQOc-~VGqI<2tG^xFLN|t+_v}7J98?L-vN7_<(TP1HkA4`15;5I{1
zY5(ORcsF!N9(8X5m_TDsGw;mb!K?YGHcmMg+=ZkJnXPUaxGk(%&o(^)G-DJv-3OqA
zz%Bqa1g-}#27oB)CEx>{cQ+QBshqRWo@-PvHL~bxNS@!wF^e!mcKD4<TWI|oin^*r
zC*mIP8`-+(&-mfD?Ak>aqh<USy}b~ABlI0{I@YU&bPVOUV{f%+7<lm;x!&PAF8&&V
z2ARJ`pNwZK-4rgvO9nq5uYwr0w?Ks63T`EbxF_BU5qc}Q%d3%KPQcmYu{Y+d8ypM7
zl~i+bj&VJ(X9bmkN95Vf<fOe0GQ3Q0D^cx45F;F6_)_l*4#rIHc3iU_!6o}*UYPI1
z4+lYknl~Cl!(V$04#s4%Qkhu(UW@0_0*z)k{*ic~EYw)k$vFVU)FO>~PA*qH)&84N
z)XU{To9X~&#d4{rYBAIOyk#pfp}PcN!b$vy#cx%=1g2kD5?3;1mtxCwO8!kq@zo>h
zCkiiP!<qe<Ivv?ghfPEtSLEe&SVQCq$%(<!9av2LL*2tdLidHx;m-!7`%>sUC;1v~
zrpl*(RO+MJ2GhdGlPTXN^F>g+LT<@}l6l7g?^v{SJr=~=p~%NvEWrgFRUnMif?_fo
z0m@GL>Cj0n#6x0XCmeB!_Z8fNpCdo{BI}N|tNS;px?@uJrK!4OQujl^3s`kbs{Ryc
zLS}W@E(HYsQu$U4P*e^Sb!$PQcHM~m@v{g6tbmemQJ?;(wl4s825Z-)_|<~WxYe%9
zJE#`wN<5b|n1N(^tS$L>cHsk+F1`yQR(v0b%zKW8_~iNZfrx!HaS`VSisC#FxEAL}
zDovap3u7Zra@|dw>`5n1bk|}Q(wF^tQI~lM)LrBjz9?<zD)ql8^>>xJUzEDLP?Rr9
zwcSLFFRRt)m{T&D%$_DFAJx_w5~XmS7Twgsd0K^q^Nb>m2!}k%-luTx4zXB=>;jq7
z-z|+gO*+mw{k^v1p_?bOc<I~<FpIH0w}+VV4tM{BPSv-o`xcFHG^vG78O@r?QR_S7
zWIhn9w(?8}UW(*MCvHIfg;FR-hTyxvb^CHeIAvpivw1nvyeVU08zF%_MdJ~<;K~z<
zIF|Dj`9?0d`Gg+JS39auWHN0WRypJad#5_B)F~}bz$*4wyAI0(U4-DQ@mLV6go$WF
z^D2?41}Pq~Q!yE774vu*iA(PmT*l&MqntFA%YhvVtdf6a+6JJ{(E$3MhYR^kBcDfl
zZvpySWa3kGSC-=}=>iD=QOBs4P(|<OkoGF_dp`moF%b(h$AjW^ARHs;7s@pO8`jk+
z#Y2EE<{dLYJ{f71An(oXmbom4w};ZXQf{FscQxvsWy_tY#<JXRkaiHu?EtVDK=o=+
zJOsq4c@WK>10oLAldv#y8d}l-c^;ig!vJ<qPPMG|UJ$V8*+QVJtt|#WwtuT6>ORy~
zn8xi0Q`RDp{Ga&>{?+|W(`rrw@P3NQsr`W|nUB)CwdpM@_PVtbhSQJ3gSFLd2GG%|
z|9u6d`P{M+EJ{F?Ra*~qq`zq7bJXFBAe;W8kk9=R=+i(4K;fPvS<!xAMFsl<nNA^w
ziT(>TJ?n^26<?&aeic~Fb*O@WG&W+bxgR(W^9dS`5TP|MAoa;qs#8;roAGW6XZK=d
zPR&H5ewm(%vdfT~hjy778rK33aWA8p=QwFv+W$yLJ-|k*lR@9iJ_y<@uXqnIu|*z`
z53n;W*YyVF17{+2Ao~6gE#$y;N8*j{;myb%RL<<*krEX!Gt=7)7}elp``ehVsDo0?
zZLHN9yrw_K@ODM5X%<e~N!ASR+bLP6{&@1-3fKM86+l%Rm4ARxZrzN80h2Iq2lZA`
ztA&*N7344-=?$p$N)la4gg0RuZ^CWB%0Kfl#b2=s(}%01T}v>e2C=FiDh?XmmLIZ8
zw&jPqEq|nnobuyTTR4DqTTVF`l<$Bs+j2_Kmea^QW3q0`=_Hy-gl##4ZP@^<{FPK&
z&Q7&uAltG@ap35-Y}x>Fwq=vFWq1n-4%~rv>o<_0+Gb?iwyf-hgr9&h^>Zbuqf<~P
zB(s|AhY*2e<TS!FiLf;Xu{Cc3E59GDX%NY*BYEekxHzqR#MzH(>wP)Ufyn9oD*z`D
zxCOwo1nvdkO@sM+9KZ;c+n583$>a(WNs&4b2$Qn`l#^iOsptS!g+fmmOc7SJn<DUu
ziU;fd(v*igqbBE<4Y(@t#{CpB;WYQ1T;0^phk<21>ip^mKu=J~_80-^a@dzt1fXX@
zmWlv01UY+-07PzI7Xj!J<o`PYkQ_w$1&r)JeGp|g*qDDu0QxT+MEUOsKp4aSjsV0^
zKj!qw_h>TpS$=K*R0JR!;pbNJrUza0CK^l|;fHW2!Vgg$;paj;>Kq&4hsmi3KScI5
z!VeAh*GKqa`%HwN9{{uwerWbhgdc)7!Vh5^;YXefCc+QfwwDopCWDj_exAbb*GBkR
znhAofXjAm1&(Q)W|6;-~6ZXC#!Vinu2tUHcMED_WBm5BF=LkQ?k%5lzLl84&Hs>6G
zp$I=aftm<EH=>g!!VmjvBK)joQ5)fBEN;=a5aEYxY=j@)nXixV!xq~JKa)_B5q{Y0
zOpjtQ5q_8;5q^#Ug^ln-*mV08fZ+%~e5~&w!q0t3wh?}20Paecx~?po9^r?x2K#qV
zmdW&}DiYy`gW~_T2tV7=W*gz>C3e<C_@RJP5q>!OQW1ViG4-<%eh8-`{78n4@Iz$J
z5q@}Uc8l;siQ5Q23}ug%ElQOUe)eO1Ty=@Al29^OpkaicrAW3Bej3;eiSTnZiRo;M
zgD0sm&OSx>VO2qdAJ$+a{M-fDM)-LPus(Q_abN7glS8nw8;bDLIS%xpGBjk9972gD
ze<H`IqnTkN{ImfHMfhoA-WKpggrCa+W4UH3e)!FzJ5AO?UfyIzrpFpGJ$5+L+aXsL
zkCA_tlrVIwn97QD>gy;h`kNLg<2dBo2tVv!r@j>sMf7a-J~BM|{zcEx($@k#R}jym
z-%Ip7@oSEGul53RzU25$H#*x!FHpZCXFA&=UQi5gE2(%vHvrL{y<I(tcZxm73wjwj
z-(I{RYIQ1J5Rp{8AR?)FK}3RhLARr!HeOH%H0N877qk>iwXW<?r->v)S9Yp4W_Z0J
z8^jCR1tb+O=yyO;@q&mTUeGc4;a985W<o{<{(*at=~3XYoJfz6ahA{;inE!@8g!~C
z$%oVwlYcq$S&!s{4V~m{ydVlC)8oy}^k`2qJ!*|a4Puxd8#PFeM-w$jGC;`(lZ_hm
z0r+(6j1v9v4Wb7124<oLO#o=423-L7>!SwoHhz87pk3gx_fdmbV=8J;Q6Bb;#X~hu
zJXG_<Lp4u4RP)3`HBUTL^Iq|=sE{Wfs(Ip}nkOErc_9zg#KHH0HKPW77hM0Rq6YOq
zT_$SKR)98Y&?kUR)F9d%8#U-!4B<UR4Y~#CHfj*XX`=?QCqdMp0iZHbgXRIWQG?bA
zQyn$vOu#m3&{cpDHHd!s{A!J!LCEOi55OI9Y~)JbF>=ZhT0_BqLB_~ar}B2$$MzA-
zVih`TH)TH$Ste=_g^}qEL%;qXj2hHa55N2|k%zJAlqVjldE%j(CmyPK;-Q)+9;$ib
zp_->XROJ-R4r@l@5iQ|{Ivo5ahOUGg>Tn1j+!AgmdA<58_=ds_W#buX!VM)~RbL{r
z$2cg1*Dl-;AEkQ=H`D{^nI7Y=nV>^_Mw*~Q1SROuI;kUPIetvgA*OWffrr|el4XJp
z9Zv%4ci|(l5JczFw4g(^C?P?IBHL-Cis@V$xk<n!06X@Th9C#0U~+I2|A^qr0_syR
zsfos3bedX3ACng`GjZ~E$hDGJ$2|`}oo0T@Hoga(f=6H^`k{6@xd#w)V5WfdL+x~@
zfb>K4xAD0d5kJ(Dk;j8LpU>lxQEVja8vIa8Mw6-WLoFFIA2f_-bRB->fXyJDksPqu
zE}qc?AnST2E_;Y)L>3)M@G`z=v5sf-6p&uI=#m=DXFxQv8m^@k-04=Yuu=SAUlcB$
zz3J?sUU?5axNjOzI((>CI2PXlTFJjtt5-e*nl&BElXU!0uTY?B|Gu&v_trRwtOa>h
zJOz!Pn=wk&r`7udU5E4<;<aml^?Srnkjgtw-370Rx(`EXrTy#XV|mhk+_$Rf{B$;$
zRIdSW8326hk1|Cb17q)a^&enUeKOK^ur?<4KM&YbLOozdh`)D&YPbt{-SeTu(&mP@
zn8u(j_T#?SFd1ky1GjvrYeiP$WfbV|t}Js(vE2&!eF*vWJ#Yj3h@Rl>jm^Na{Z-)g
zEGWc-><{OGqWKGx#9(guFQ}T!D3DxTUCS+?y&Uj$pd1MA+=hYN-}R6>P+WIg9ySDz
z8-hk5cmsPghTvlm{0bc2(FD=R&&%=mhe4kq`PZzZg1!^#mQ#S2NwZ(U9#|i_?YHo@
zs|EVD-Xgbk;a~>AP!f@D2yYn6K_`&30p;X=*(7tnENbr8WQalT*HQrZ40)gv4txO@
zbQ?RP-vyV3r;+5;@!ni&**{RtTXQtZ$nCM|rOnm6J(A8_WYgXEs(Fi;F1P6{U70iV
z<X))dDt63%RNH&-U+sMw@7`6M{agmx-r|RR6?1+=R5bglH&Ny_pndt*5cMlQcq20z
z?FzD0H<IBHiHBlXtL@8Ce)woK(0(Gjv<?ujM32?>i$Eeez@%2A1M@;UFr0zC>_=^H
zA$T|Xwi5-R5?H!l;IuOF10+1C6XA3%biDDe>Ll$I;0z+A-1tn7wrJ>y6v(L*NF`*g
zHMb|^-<$t`L<Y#aqmNo3r&1sbiHbl@r9i$<lrMAYR7&qrpjt^zXW0?7b?QulS+jtO
zVx7n8#sC!+s<Zd_^qY!}3fUy1LKZbDbO=g{3Y`c5pCQzgV=R{|a?pCwmLDQpw8iEb
zZIN_pi%mD$!gSG=t2N(|%-;;UQ8$34wvt%hn9IIyVvjh?%J8e&mV%&C+~GITINk{c
zBR@gz?xlyZ^ct4-z@4{Nwf!_zdJRjziqcga7BNsHcpEm1;gHA>JB>HbvBhLEU6E#-
zNOU?SI+%a$QZvch8T$%eNYq&MYKmm6D18O}qtx)O;EX3H>h{otKBDczd2^vm<L?Le
zPWSQg6q#@g;Y-OfLOmRJt>Ao2I^%mo?IU+c-uV9{e5;1JG!WS-<tIK-hK}M47h2{0
zs5C&RHIryZVCAK;6CWcL&Twf<QLPiI$&6>>tyg@?J5%TvnE$dAiA<qiVE*$O8Ec~S
z&>)!;R)p{PP?VmrjIZOq8{rdW9D@Y7?`j&x*Kyw<9GRy5<fP>#xbM@opPbN5(|&T2
zN8QnRTP1HS<MOzDBYZsJAP+=rlej!`<cbEJ35?6*O7NWsl|qvVuE}&<o*7hybD=nM
z&>q!B)89bl>wg<A?rbE^w7zfoQzNtJOU`eX@>%r0;J0hVtV3~+`0X~@sX&V7v<$>m
zUDFqnk>~n2&VL|}L46Lu^rdkV_-eN`>td#3-5B>X<7Kw@Zfmk6<Yo>)Q@wJ`gd)`|
z2p*3+7}+2oeKR5#kRW;`R~HUc)qpd+$WI@@Z|1|8;zfRbDZ$fN=qjc<v8lK`hi?{%
zBTjZKa>d^O#krju*+y<od=Rs)z8Y80@eT&>$S+vLYbJQ@27tcjF$`<8<H103cockb
zwBLHv7{4BTqV)uw+{Fhw(f-nd_$MIIa4bGGW??`6y{Lr~xr;YC(E&%HWPy|Cb-{0}
z11_iGD~&}(zX8|sX!DmyioXarI#4&b05j6)AYIcW2rD|6a4cTI#tb3s#~*^CM~4zl
z#9zfIj}9YT5O0ETqQeOn$CnUpC0rW+jC@8AE^`tep~jesP8<#<@z<HNA3-O6U>xuy
z!khE2CD$ozGu(TQrg)|k@stxw;CCvBq$Ay&#2?VG^Hp^JbI4Cbb^t*q&Xt1bV%F-#
zGd#dcFG6}O&IUx6vEyezIAj&O0vCP_&phucARThnfI}>L<fB01oX<s%BIv}=htY^0
zEu6^#NjXb!Q&vZB`V#t^yLi15-652@i#IsYokEzq_-H43Gr?GVCuR9-jwe6<XSU`R
z!nwJNu}2@h^=j0Sh-b3(yGUOgKbCj)x9oUnd~6xud-y-MviJ_d_gw<GJieate((;!
zmGO;Cf9N^D)wzq0T;@a{A<sI%XxXD|Sqoq^?J@En5?{pjJoz%{TjS3lCHmBV03MaQ
zcrD64!?L5}kMQn1Px?u5hZ^{Y;{Z>K-vgr_eW?rNJ1c%@IpEi#Xy?56spR<v$HSud
z;iP|)Wmh=Ki||A80=ckL1q)DH0ka{^N@Nu>t798vS?NUwy38(edx6JbSE!2SBR|^e
z(znSgT3(StVnxeXt<Ld__@Ii8lro8;b(ug$x%BudC^{azqhlqfuIMe2jdO=0r=e&y
z+d4sVT8c7RW<Pfda)uO@Qdg(o&~b>VXc~kPohoFbi>9#5G|3rX#0sL*-C6jVRCGT2
z6rCkx(~4pwn=Rd$RTP2EiEeZ=KsK+KIvhRLrQVKLIAjFaaqd)LlT<NpOY}tdKoGv*
z7SmZMdYT&tt5@9Okz{|mdl>Tm<U)8$Kx@2i3km0WR7er|`9MP=7u1M+6|xGMkmqf{
zHF*ZOQjtRBOtN=~dsaynrGf=CD18qS#41vKWGuNF|I*@U?qpcLXgBpVde@1*b$+y`
zYDIU7WbF15*eQCL{j5-|#w+R%vS@E{Ws9L2b{;(g&rT;pD|4g6)rn+qkeD2SouX>o
zrsxPkGKyZu6h1mq97=pAwm+C&fC8q4C66KS_=Tvi=ykLyy3nOLcZ$BG!Y`7$<rSTb
zl<59K6)QTJWCyskrsYL{XG0gu9UfnF4e#R;s;V=s=qPq{sXGZZ%`2*<L0jf>JghFd
zj}2We$ois#SZ0MF8;jmzJqNm%gX!iXZmC6Ax;Fqhqo@n*@+zt4vZDTM!D=aUWl>kw
zvqq3>ioQc7JxGx4MLt;{EXb~+d&zpOAa@tNLx~<D+#YsfR25b!0_mi2)+%_W#_zIt
zkyG-1bc6dA@S+nqa*h<(Df$CaqDQ%(;Af)~qm>~jJi0hB3YE%k@Xqf?=gL?t<uH$~
zb9qBbf6X=??XoUiD-}da6gyq|Au-QmN>>g@(L5xK0-T2l8In0htd<@u$qR6eQBzI?
zAdFn6+tsY`3ztTw+ZBYrbbA7haf6tD94m7QFUC*zJNlr>1x)GwKo!73Y9q8930nUF
z6g+1y$axuXkM75SHgh?RR`->C!8Y*;lJh)CI1YKS*91HZ++(kkW%pbN$AAY1;OQ(Z
zR<rxLD3<l(6{KB-Vp*54Sd47u;}%Q5l+*oMW?eb~DP9xGX7{Dcy*p4gyWcTL&GR<n
znp}a)dH71x9q$xSWjEb{Hg=!g2jH!TBCmTDQ*S3(&)(pb>5*5w^erTmZv{uEd?Aum
z`T4lI<v&77q<jNtyz-^EMxE~4z$;#U9T{8_FsLZZM$wyu!7p%C<>erEo$e2lyy^px
zci#wdf0T&*3y}DW33|tZF6TQ_QF9@u8Q#q(kh59r!%l)HBH!^wkm?jpy1Z6`r}hHq
zdfpLW<i;Xv<;S}e1>8jBF#eQ9F2GNx@u)PG^JjG%c=uX+=+O?~v4EYTLh{iFV&cSd
zK2|Rvz2a~u=M(jPLTlGLIiIRUB#yTB1@ULXrI2K?5x9JguiT?Aox(o@?lzt*|Dl-P
zZF*n8u1mQ0laxrW=qkW=GK@7FSdL1pY3cMrOt>rI*Qc@H0qaA8Y|NcoF!WXLXx}0X
z$^$W>=$ixJR00tIUFPBqjwIDRfK}J<(t=CPC|sUKX3Z1;2h9U8AHXXFRsfhbAHbmi
zJ|}PtfX)j5oC;tdf%5?@C-7qcCjzM62B7vjT&AJ6sE;fLJ-CxJzX9-909aWAG!Knl
z2V@Ru7;w*D2;gM^wFKS+FoM9R02UL7fZ=fj@&NplKxY7V18`~??0+?|LP(>g3dl3e
zZvyZ~0JS3kY)1B7tZOWgDy%EiaA#mL0WSI<M&KX-=Mgvxz%L1$1mGP4=K|=(XGh&7
zfUX0xn#%ypMN-W*01hH>Gl1I&+zsF{0*?WBoxlqKnhpT)4uA;+J_c|M0JN_X?4HH9
zk<G6Ga1IFu0=Sn1{VoHP?O~M;2)FubwjtpS(p(SVQv$aE=)4%f0{{jRcpAW50<Qwt
zOyJJ|E(PG!js^5SzFY~e*$==j=JPm(M+qzk@DYJS0pu?Mz$Z&T0;dC5PJr=5&j#Ss
z{S8n8ovGnL4397`4(w0N!>9fO>h&iP>UE?iUjO<-oi$3AVFPV|AL}QQJzyR3KZ`KN
z^nev0_^SrFZ27kcN7aB8b&mRbWV(R(6Qu#y1*z*osrXx^Avg>K|Ioz_1AzgTIqGwr
zxC}nd20Z#`to(UwLIYK`ad0)dP~%CJix<P2S;I~PZ(QT4Fd=H7<Th>&!QEKOq?d%?
zMIm@@01sHa7%kBBP6O|du6InRUJW}9R0v(~0ik*gEcF^#>NT*`YhbBY!@6D#I}N;<
zn)C7yX9Ejo0}E#Z3uglhXANu48g?3rp%l7Dr-gc?VW)v381x(Q=V{4xng;N{zgKF~
zLvZgj*udeZ8+dJ~fd-Za8dw@=U}>O%rGXmO4b-sHprD+MFH&2t)0|%m!EcA)KZW4K
z`v&x9hSJxC(oYG}orWZ8(H*_Xc2v53o5uK{=1_4?mX(qR2jgLuzEZL>!zrDGiOZ_v
z_*Bbu;}}<FiA0A3{wG&Tppjp{QbGc|Qo={@Uayppc(;`ja{HE7N~8y7rG&6uDIsiE
zN(g`LN(mc_hx2c6Nna^pNhhvXN(g&#y;4Hhu9OhAD<y>ON(o`RQbO3Sln}NnC4|eq
z#g!6v<eOJYSnJ-elxUuNw^AaUq197S!`H5q2%%mnA-FFqC8YoFTqz;{eOW0X{eN|(
zgk`^GrG(j#<~OXA2-QBWl(5X6S4x<(=amxX?8Qn6$@XHUgk=AMD<y0e%`)D&_GYET
zkjqL5;cr+e;aCc<lxV}VZ!0CN=D%;HM7MCal@e*_KCYCoq5l&rC9LP$TPY#8@Jb1L
z9$qOS9$qOSzOO4KEQ6I2{>Vy+#`k5VgeCTVrG$NgQtxS{gpB@~l@hWxD<uR|izIr@
z;lH#}LOy1tL_ob#BA{L=5pcJa5~c<#CG6LpR!W%uZLO4$*FUvVA`HIml@iLq(<>#?
z*?--Y5;pIfR!YuBcT^`?DY27bM6AM#S|$GKs?)QV0>kFB#%=)C2k&&9rA)~(tcsAF
zg)8wop}It?jsV^t8C3@XSU_M2fV%)xlca`=oi%6i@_k%tFT-Wxasa;oa3+Br0A3=%
zWsX@`t*d<)z<UIq0nq6{0Ivb4A@FAalL>Hj<6r<aF5bKP<>1na+LAu9cnrqXq+#UM
z`vEw0^yIn)jpicC64KNm;SZ!40^l#?Gaf+gEL=LQ1h51^F9K@;j3TfRz)}ECzf%Fx
zt8z0Lodx6s=F>&;C(N(=9MA!o+6Cir(zqbLl{C2k9wATy;6nlx0HUh^^aoH(U>JZA
z1SSGl48ZAk1sJXe))k8mwLb@P9P_sWIG@0s0Jal&7{Gl5xFqsCfj0m|Rs-OgMRx#B
zzqw#^2EN0{Y!QIr%wG*)2J`E9yyG!3?Zq>nH1t7S&#d~>0kt8kR3Vu>PG-@I0Bi-&
z?@|C<+PR0Nt^n{Lv+1DsCjz$uNUQ;HAAni{PXd@k;AH@35O@#3Jpi13p8>ib-%hyC
zwVwlco%vaKxBG-ZA%Lud0CWdXN}vWnKLP^*j3h7yz>xs@PY0luICTf$_v|d)wFdHC
zj)XHn;nc4O^kb7%dl-;Qn9R?B@G{J1<TRv~VfasBy$sW!mtmOQ7%amy2Foyw!7@x^
zung0<BDLVs7%amy2Foyw>r%@wjlnWZW3UX<m|BKu43=RUgJqZ|YJPKQ8KyD34AVqa
zZVoNOG>4X9nnTMl&7ozO=Fl=sb7&a`oP%YUChDxNS1-Njdd)IS6NiYdS1+IFdJP;}
zhSBw!^w2Vlu2-k)dNu4cQN1;1y?mlM8#uHKqdA-O&@znXtkX4T4LeO77`jJ#=|%U*
zEW<Q$Y#=3AhG}UGmSGx$Wtb)^wr-$aKG6*{aA+AuH_)VqmSJ=Qb-He#hOtNr?Q0G#
z!!(DMVVXnBFwLQ5nC8$jOmk=%ra80>(;QxgY2rxH9W~1^EgEaT40CZdo}A86!*EqU
zsK#5pbyzw3L`;(Ox=Tc_yF~P9O%WXjDWZ>oiYPhzDWcDQis-YSuwHXjCYNm_uu?=X
z;)tV)%It!{Dvl~{HQj5(QN`ULU{~Po1tgH=m&k#t9B_u`{`5Ea6-O2K=RY8L8d~jM
z#Z)KOip%5pW|5f7FYXl|0uo0RSBJn7M-}(#%aLpxRoq{&h&Zaa*V2X<M-{Il7Q>CB
zir0^EX2k2ltCz4fbX4*BOAloEMZ<deMZ<deMZ>cE;tf~_CUjIO#BYp|fRD#l8f%wd
zyyj1lB#tWHKyug1FWw+s6PI7S!G!hli#LR@UViZy%+4&oc*6+m<ri-_VZHp~wG!6L
zFWv~kspS`MVzWz8v4;H!YDX1s5@GGA;!R<jjiU<I@PN=!C5GQ|Ad-%xmS4R6PbEKY
zc6$d9)Q&3NV%DmcU%aK?MY?uW@s_dUbW|a$*d@5|Yk1~)TY(ry74OLVfQX}tcN9VG
zsNx+hoWY?LNqYIkyXjLbAJS39+aZ*6RPlBSA(vmgn+fXW7w^~O0Bc7T?-s(^QN_FU
za@3(6RXm1CGs`dDZ`pC}sN&tTA_`fGql$MQkLb~kD&B)T0c%GU@1e&5YeyCD5%ScI
zD&C`PnRZn19wUFf{Ng?N4Cu9^iucspfVHEF_YBKwM-}gR((C0H?+-@;){ZLPONE|w
zRPkQ>9O>Fo#e0L}K|88=Z?Y_wU%rbUk{8H@ohq1t+6tHrX_g_YkXgo2#T)1{TO3so
z7DcFJ`NeB>hh^a2ild4_w4;haw4;hQQp)J%7jKkX7DHX)sN#*49KHMkJ!nLZc2w~u
zNRD29@%D51FInxV;!SZm9<`$ioSfJkz5L=$lN{}+;!StyA*&r#yjen~mtVZu(jD!n
z;%#)lfVI+&D&Da!_0~A5c*nWpfEh;>??jh>e>ILO-f3<GJ%2?zs(7cnYmg_7D)S&I
z*u{m=!a~A%9u-nVeg<V6h+I%3^2Nw1WI~>I5U$D1=oA$xM9w68hxmu;B#TnP0veRQ
z4GCfusXj86u>8^r%1<p014~C0ubcWEdZ!&#yq>BB-4RC>ub05uQN^oJtVS=tc)b;G
zHyu^jdGriCwWEqRTx}u)I;wcB0&7PVZ-gM)QN<gnrhpq9Rrqrz3YZp_Jm$@J&%%8W
zM-^|OTaJ9~sNyY>yQLjfy#0krJF0jGxU{C)QN>#<cUUjKcuQQotQbcXZ>c*PHEBl`
zZ<)*SpdD4b<$`EO6>o(g+EK+j(ETx5qa9VemG0F*w4;i*O6t+eFWzb?qa9VeHG*hI
z74INHw4;i5uprt|#ak<gc2w~W5pGz1p{lS-5eSxFh_hC~vHU{(7K?NF#oOS%1Y8_d
zydwqHjw;?!?q84rM-^Hbg2DsKFBB@3-Qb<y_vXr26h{?roy!{{jw;^KF6+{@)<LtS
zL~8kkDP1`rMf0Esg8}Dx9F_7HajT__D3<5(f6Osz$|eB9$Sl8jU$`6$;;7<%=`z4u
z>|D^{^~EVeR6G2Lqe`@ZDdMOSEu=O=%aNe<A3(w5_JW*e0Bc8;jO8?1;;53D_zRNJ
z6eiG7CG#}_>8O(VI$6r{ivhX(Vn8mxWQx@kN0r!*IaLuymDnXL79*SKc;HFD%<@a@
z(h+<F(orR=FJ&&vFIoNQ2c73_#5GB`#MAMWraR)OlGU^mZ4^h9tXo$hPaIXUZYP;>
zR3WeI(wC61_l_#r<v%9_?WiIQDsnJJzsgZ1yXsw5O-GgZC=ojyRpN^Yild7EomRA>
zkUruO?R*l^&L@$WIG;qc^GQTIpTq`&?l62sK3Mu#3Rs*({C_B>i<5}&x`cb3giFr#
zZZtBa2mUpK;CH=plkrGy=iJ#v`6^L_Szoymj}MDS(3nU^Cz3lTJ~%!hiI$mkye~!@
z9j0Vd$WNxBiZU%$q~dWFQ9!bCLgllSnvi5_ygQ2Z!=|I34AJHUv@OWX%|k12EBQmd
ziKL3;2AuOj9n&o%bqC3f+Io{AUeKL_LZ^2p$g@!O?xdU0F)A%DN)?N;Va28xIzpzM
zLMXVDq*@@volWBfDK)(oq)Si^V>Jm83_<PPSUYPeYtTYLEyFu8r@M!)4U4m%=zy^3
zQ3;w-EFbg~0F5aJQ+C+24S&PajjTvQK<qdCe+*;r(Tovs&<Y8wS1f^LtM1UODo>^A
zlN(iSnvA0Hcuw4pv;Q@6pV0H#fN?1vv;9ISj9FcP4)5gR|1R~lYIrBBH~FeVMr-j8
zM@rZG2c#}EZ9p9A*CB&KX+Vy-pUi1I^CX45dgL^nbrR0{D867MI5&4e(hN1bXkL82
zw7Vth)F)YBU>vCkF4ti2!Px-vVJnANPON2U(6Zj0(pokwnpXeta7CB~v6@ndWCYV$
zkPX1<3ez!x45dO`qeG~)a*XaL{=&lMVOAe*MwyU|59)_=Par0&5!O0ZnyD7!k0)Uk
z6QoHgDNh0~GioWC$srUnWDIv_YAsZbTGP9eu76rU1Y4VJ7+@(ZxG(slMy*LNL*Hi^
z1PV!Xw&57H9OoF0$cGnEkV|sji+Mp4Y|?z2WD^$D8gZxkwlH*KAnHZ>?tXt{C(3ny
zifTxwb-B84=qDU95*f2IBC*b~UN~LJra+J?Ep2xr7`A+o)X0~Xd%^hTFo~v*%nUm+
zapaXYT`@cIv$WO8)}}2U*jYa?tvTAX=4#WL*M6WTtUbsN+fD>Ruy>p-qWKFM$AZ8_
z6o##H$DkCZIMzBBTkG5@&_Zoa+8e;27R+eE*04+18e*+h+9rC?O&g)I@DrnZV3vE(
zIQ2C3qJXZqJR}6Mjxc_<yMeW;&_+IF1Zj&Z8=P^ps&OKH+Ur-}I4nd}&`-Qa;t)J&
zQcYOxt@)E4(D)fU4AVzhiNVwD;p0VXcYkQVxdpIu;lb5l8({}ZV~~&<;A}%vz=FeA
zY@anf%x?*s8CXDT3I}0KINEj&4y=S`{R3@>hlECvsPs^6K8IQJIow)J*uIecg*U41
zC@t&AE-+@+7}E#>we91JG=}c%A~tjkxlRx>J=XGN`nXUB<i3t?a2g;%_I5(3g&4LI
zwc*?^Y=9<NgffSjOSeZ;j8s$hXlmFVO$&1E9h)B58a8f5r~%+UQ(O93;U>fAS;Ia@
z1P2v^q0>@GS*&>!Eji+erL(X*B=-vB3uUk&b5VQKm2S(l<@(pNQeh*M7mP|8A;e3z
zBY<drV1zn^jZkQ+hKZUrLWR}{bqoflHU@gi#u<;O45w_Van>npgi69jsIzIC3}MWx
zIBL6ujZoLX2z8?o+S4R0eafV#Xy{qbpx=QtDsMmX%nYbkNP%SJRoG$MJDdZ<r4_DE
zC>2W3HxLI57xU}@q=r?e55byHKFZeWF%AR9XJuV@B-V$<c>lnB4A7u?x;E@_A_D7W
zrzh>ERPF6oU<5h9TY{d@G-FXVWj)Z=L3UsbmVpKOA%$X?hl17_7FbL>dWQ$xVX};k
zmKTQ+>1JYNF!Hsf9u>9=qtlJZn4ls}Jk}=IddH!3O8>^UAH?C;D|xm0-=0;3o}{9E
zd3HL1*Q@lGD>H%Q(B<sH^igIP!ALF$k7Rhx+ov)XHSI_)vLm@TxZ!#vW3-w#IvL3&
zK`rn@50B)pdAZUfxm$Q7mjxraJ4bR4Q*UZIvFGs`o+pHFTk5U&fBV+`dqSAHgL^q4
z3>1zQruSDGDwtZUxH3x&hBVQ>Aq$MbP-X3P*x15i)r6S9T-AnbFG}^(*1Rs1iZb=u
zBIB)?7I{F(1foboh*rjGBYBjfSd+Dh&3wrfQ;L^h8d3YwJ1FRD+LRKjGQ?p`0}DxG
zoc3O9-zLpm5p%+nbU->hV9nWX8hgAZTSGyvBkUsvbH&gDW|U4gPnFTuqT1>3m_U&7
z!fY$Ye9_K6v3U@*A9Ka_CViq|Ay0d}DGLis1g+7Y6x3;x_>!Em<5TP-gY(L%X+|C5
z|Ch85|2FKHh=qh8j})$%ndewAGwT($^c5*>j;3jHcrqreWI9Hr?vtjyeM5R(74T{|
z6RHmMku2=XrKqPE3f8Sxl&ql$hE8ZTtsPswV}{mw2BZ(v20hj}FKi4(3+r!cZ&`MK
zwM6yi6>^|%38rK$Wg3c65H=+=LPJB1fhh`G4WPq=wqbgvxf=s8A|*B~Mzu32SYNZF
zk_{gf^g~`Sx#A};m&_a+>XqCwdA&5#V>CFl!bV$ZjfPaJCwJCt$h2|4pla>}n|HX$
zL1WuB74MtDJXrIyi)^V^P`k(`H-5Sii6Aoqi<G8^Geez%Et(aO=_+R1`6?~d9E;GX
z@m18Q2a$Oe(Rq8b(k2f&Nb3L6SJRL&`2TmR8xq34Tf}zerned4P*{#P&YJkdG-%q3
zDveHf-h|;-Wv3q1dbU#&n(ZJvJYSNQiXmh@b$aSlukDaA8vR3dmv%4Iklp7^>0_uV
zux-t$F`I7v?YpVz+Q9Hg<?5Q*nHX$Ac9;7MFqx)(!Gubt9cg14Z?EkwMf%%oIN#1s
z(yU|}yRePKXtl4iFk&=wqs>hts;y<}k%3(7N2E~Xjx&-J0~oTGyX{DXI?&DxhRi1G
zn-p*)I$29hghZiD(Gy^6D1+UIbZdpBIca8S3WqIWoy3(KEY4XC2yA4^>ZWX@Hhpuf
z4Yi`(<C2|z)Ul28?QDBN+C&gGbzyqKI&6&odu}K@y#Mnr{bo%9mgL*oP6&pE-qpm$
zLa>uinHr<JkMBN#Hd5#NhOI<Z$Zl2J49o}v1y38>;mKh;s~DP%K^5ymC}hw-gv!Iu
z?6k^0tKKk`w@J(ewb|kfu2~!AmY^+qj)9GZU~~m<mgsm|TL%Xtl7?qU2!#|v1~IJ^
z=ZPWX9o~194!4GkH##;#8;sB*o*l)U8*(x%)2Yz`Vy&L31U3(Ek%Dj!W1OAXjZc3Z
zVRjhU=(GlhCW&PI)%Fh7E>IzoP6>5IZpzePiv%-6y}^uGp?;SS%?R~vutrXd^DHA>
zL9h!!Lp6t+S$3lprZlbD^Mba(q*?RInIX)Yeg?px1@}y*eOjO-!fu3>F3|&Q8EsM*
zTay~RVlS~t_Wms0ZDVAaRz35?TyA$q*p(G&mKFE?z_bLkU}buOvAx*rMX%GhcK4LF
z`$kHz0h{jgl3JsbJI1YEqhwqO#a6FXUZR<H=Qn0|ezWY(Z?@j~jq9CXyWI;98@t^b
znyCHD%~tiwBezgEZbaq&Teo}n_|~2pkm*ykieRK`2bhpCsSMtL`vhcSlS4xh+7+zn
zY4d^?bQ;9nt#8<@VrClVLba{8Q-!eo1%K@SlAn1a*WN9`T(K$W+HNnv&B2IdyE!pU
z8M4r{lm<6EF%3OshJ?ANnFPMEhom*kK91OvZ(8LGEjx@bY@iox;z-j(Q4?#F1+hli
z5RM58lXY@3Y7~r&I2pCopnKy(!j=*8H745Ho_02Hzc35TO)Z(Wuajv$?XGcXRe<}(
zrde=yHDywh%jv-l!k%%E+iqGsGssE12eY)$jSaLuG^u&8eWQoSXm;nC%0!&-pV5=l
z)K0T(Fmp|0fqjUi&rqR>|DK=zFU?Q?`AsRTTZYF&uyPqs(<oWF3~vgzU%8|uN?W!}
z9~D@u)DsZQNrNd+J9VxN6p=&K`oxG{idAHjtdCxJZVDw1?=Od|Nb3dN0qx*N1#|}t
z8O&frvUb==_NgUpD8V0)49&7-unLG}OO6oif3VC@Yp~lJKV7-qlHk6EX$_{JLG7@1
z)`r+=PP)ajxxu_Bw4<EX;juv#H0I;%e2c>#+se9nA`>j4O@ep_rd-}I!r>yr?bY@^
zaHuSOTD1EVC~bq26BUMi3p@P={%RT8NliT5;PRWA?&z69cKW0#o<3>v(<e=E`_+!D
zxpuCUr{_wE_EVyKyH^co-(asg<UhhWSV1sLAzB#hRd)>URTl+w47mN;z3NVOueu~q
zKfPCt{pj#sH9SayXF`|oUUk>7*9pAc<i^Q6NtxcO?jGK&?h%-Up4_W0H}#@`uD4f6
z2=YEu5i~s5(g^vyiN~8&R%#MvKEZ2i-_(FhpG8%LpZ(RL*+Wg*psEd?V(kn9R_nrZ
z2|AaU{R6XZ$I)iJf4QuNmJJ9R)4S8@D*b(>!Hfse(g1`e3nB+Nm+1FcJNm-}bSDWm
zE1(AH?j#ugK}Yn%-|k+>of>8b9~#9W7fgnBf7wraKjkcD1a4tyRy7hGP3>Elj(@|J
zXV|`^c?zc)jL`BN1vEiR+)N}UTEml8#O{Q)e>bGRu$_3Jxs$`PW0%slHrm~I&W^01
zMp?VVVdi+;<FK63$Qg7!o*9fSHXLrm_AwJ;O@HFl*x@~BKNGSY3@mHPpV*pW>~XZ4
zAO&uBX+{!ObGJQ?Jx-Lq>Lt+{%V@|#>NmZ>2UwfN-ChV&c17m2);2<X!RQYCF(OFB
zp<h<+v~%>mGlC|X2<!+)8hnMr*2{VeLmf$+43ERmJ>ab`FsfmOVWGL(2JJ}YE($3;
z@M3F9@c)UBAt?z)T$)aH4po5CrRi<agR@IOga1<mO~8LDf_}nfFI+aQlI}qnih~|O
zp&{DSxD~)8!UF60fw<|}Spx+jZhCmbv}Ol>#oGSBzRHY>gT_v~jB6g-fJu<pD=zjK
zi)d^rxz<`?5$R_iL*iA;|HokKSKs7zFEZ^nevN$0pxg6bDX`QBZlWW>nBnWCQ5#I4
zjFe;+$Ct}g4*pePl?@xe0ULdLxYB1xDP7E|!f41>Pm{x%rgzHtnY5-2S6S+#1F^hO
z>KW-C$7I^9C8g&wn*K-p^g|Emf4PO5z$pATd(?%5Alm*_ju%#os3)Npn0D%IHyVvT
z+l@wpa(O-U#Gyy5)jlXonole|V(oaX(c>Df{2Z<QLXS9UaN0`?23}}1OTM^h@o_aE
zToOw<`rRYs1e<1f_Uvh4?MmvMrCwf22ZqdL*oQypASN!M>P6jxb#+;?NUMFA^_QYy
zL$rdF`vy!4eK7Ebl-h~ow8cu5W6l~TOkUWm`lS5-Dl~Ix_n?5+mL8-j4_W*2L=V~2
z%TwxAM!&u6$qB=lhtvuSSJ+t|&zxXCQ4qVnE{OHn0>b&i9#?IkLD~jc-wQEyShZ<4
zPr(12Lhn$R9>^r6-Ah&K1&T5c|8Ej+O_5+C;DrrTG(7pw2)~eE?KqH9%svUS><bBA
zse)G?`$C1*^ZD)TsYXt^@#6%+j0>3{*mpGjKg!fUCHX%}b9Z3>oeug>G|Aw-1Tz2%
zzEIC!I!YxhEyKdTMnUMTB>ewLFl+DN8-7pf9DYyY>s0C%cd>t%6qkHH7(-8a{Z>@Q
zcct!u#_H4_oL#~PEc9PW86xHOy^((#qDV|@`6^}5uy^S0b9`%nP>v=*JRO2D+}D~I
zcsTHJW&IoM1OaaM_Kz_A!h0NbIz4#GOT}70?Z1amBTSAl0D@o*nIfS_S4v_{T)7NC
z9RID6_8$L#qLG1yP(j7>CQ#6?+TE}UDq5-kq9i&=?V*mrJ6YRBd2`p+9q;T~?}9lb
z-_%pX$a)%zu0k)#2m8u_uC}z-)v)E{KhA@9tbbchYi9AsOR@f9bN^Q?r&&aba^mK!
z&Bpng_$p^UF!?ZP9lowpw}rn)NcKGbd`G~A{5clih_ms8Ed&sU037C74v05ZdbUpD
z&lUj}^5-&qr4#`iI3F%`jY)Ey`Yp_QR<h^w=VbvG^5+$NBhIE1wh;JG(o-$J6X+B8
zdQP^Zw%FF(g_H+{5N8<Z57Ecclb%JKyfR5zz@JI@dJYb+OtEQ4(0`8vOwDj2yTB~1
zAk$r^Ww*2lPNYdo{1Zy1B{Jc&_K8f0?V&2BCGb@aV?xS@XsBNZL(#5ZOwrAolxm4B
z9O9EM3`>Bf?ze|hi)}syaW}qT#2?BqozdS=dn7Id{ON%2?gR*GpC&yPVjAyrBvt*C
z9H(>!zEDK|%)=L|cI=i#01mJSfhG8cw6)ELUgC=(z@N+Ug@PTs1s(yVF)0UxK(>@i
zX&VWDif{P7+O+hR{T@_r2;~NcOnTt!IvcEz9Gj08*zC}Fd>$oVlhSpmzTOM`Eqo)+
zNhfTvWdyNIDM`%ZD0%)25^+(V32o3B{Mnq!AauFT2s1&b1PFT4u<}&pWX;qJ#3gDi
z>zqpeO3s!Y30Mn82ybCpL8jB<SlaQx564$IIL}0Xm^3RriRhB_B%*8aZC?q~*5ezl
z<Otv!B`whXvw?pP-%!OwFH29Npq`hc1^mG|)hIBJKcC?naZWjY3js*T>NB7t@C_**
zc|41+au)LEj{>gbk1e)v3!%PJY$boH1zgA<GUHGIjrqKjVzPk6N`-a-f4T{n667~>
z8u@?PdmA`8iz;9EnSLfi5+VjfM2t8BvdEH2G9V&9z<isqA&JQllgUS?r@JT9q^GCp
zo|$|Q62x3YM3%4RqRTqSqN^^;vWP5;To&`PzUoDm<*JLy^0J7SRaOz*m1Vhl|NnF9
z)KgDSPrmWGuXIvVRi{p!I(6z))v1r?d4ONh>_&VpqKn`Ti)LINoit<02qRsBlQo<^
zM9Tv5!_RK0`U`MzG$9%2*a7?Cpqun=f=hRLB2)xnH9bQ}s>*Bu!nKH|WkCdkCS$lk
zgSItF6QWC^?a`F2P)ic7!cC-f0RVV}@vGs`R`f_ZO!g80d@~%z#eoq9h}aT&2^n6f
zga(VFt&@FQ8Za1vkzO5@o|3C&dUdG>)xlM*DfkSO^eOt=B|Kw<{^b(x9HD=Ogijx#
zkGCcR|BMm(*GTwXBlPj{D8SG3H9QaT1#pl6Jr<Q#lBIxj3&P5E4k74V5kQk9wVU4Y
z5?o2|Y&fOF5Q}NZc7%Xd(>qgwtLRy_)gwtZKNqmHHwf+;dL+ss*7({S4ajss=w|kF
zG-wTGe$d+Kx+Vzxz?J-nkaP&>r6ri(67l7n@=Nm)Bp5=_rm5h1Loh#7trX^3!#L?k
z3{!9zf6r-&0*waja5&VF-m!2Ebp&K0TsWUb4wjxzCjmMcE)Cr^8Acr(3ZVBR39h8~
z0-Tn`5NQT2{!M_0l!-P^GURcPZTE?I=b!%Y<*+IEJQyj{`-}uv-UW|k2DFISFQC=*
zh@s7t;QD6j^0?hq1pg2Y^zo``N7N6Ycvbb3+a%Si+jbA)Tl?g<6Ciw*j5G{%J)$?k
zg#tBLT6CWP7G89n!ZcVKlNGrS4g*|b%^I-LARyuc4P*_LCQGb`8ZZr(#<a=>^=wch
zhmqpYay4>j@K8hsYhLcYV>a&|0rXT<csd-aLXXOmt_q>2E5aELA*i<T8GzE+$4p3a
zdTmrSZIY0H_I)(j9~pV7O-CiqU(@l;Yx+LaG@De!2b+L`=1Ee0Ib+H<!S%%VOex?v
z$vZ|l34*ua5|CeX8z`-||NeRmm8wGY-UOG4cC^wz2~I1-5S1}tiuodd!lpD>x&(X&
zV5}03MbelhFdx}~oRadr^q7hd3y`HG)ypSIZI+k$9Ay)V)jg;onVTXdco7;XUBL$-
zipSuPm)<WlXq1_{3oaCt!P0b?`5D1XRyhU>`1-Cx3-sqF0KEv;68TxyK<Ogz-G(W*
z2x2$A2Q+A`GW8m`kX3`F=`i!1lG%691myc<0`d*>8K2R&<h=mhFSI=K21*xdYzDGO
z_qPPWvp|Hz2r`7Uk>Z;-n5bnB%FqLN0`gUA0tyDBG>5II=V?;cZhE~E?5V+{oLizE
zBSysO0$NS4Pl9=RMAlj*+59ArZ?;Z38*XB>HG0>{<KKJSiJ6g^h|hux#5Nbv^98h$
z-cmSJc=HH81TtlvzzZaPr3UGdz1C>+?r6j~OmJ5b_cFm<MUVKh17{h7y$aTA3S6jS
z21~d0N?@&lYl(_hq=C|i_rX+tOwDC_Pf2hky=URl@+a=2g0Pz2(-K@okGKt19g*=-
zmQZjvA$pgB?uJK<K&(u?W6V^mMUWvAU5Z!q>MzZxK^rt_v?>R)A}J&biiCpiRzz6q
z8?Xt2fnb_5I0`k6E)DE;hrM@TP~$eTaN=kp0ZJy?_8Sn2AGh{i=WV0ejibE*g9@?E
zYxZ2{V1yY<5BzwuSKJBF<`1^q*fRdt$N2^f=88DlG1J2*fwk@v8?j9!;V@~ipk8}r
zWPfm96{d%eil*EQ7jSwXq7TFI5W(tn7UJs!t()FOaOqZ921rQ|vX<v)L{Ak^H$9R_
z=P|@U2-u*>_(Idz0aiL8Av4CD7K{)HuGel7OU8s?u-J)3?v=98T|@6`I4Jd&5e9Bk
zIK2nqCW!tXHsPh?Mi~97rqX*XooeM@0r0JYm1TxqaI`7uYi2J+VqPQ3(}gxspsVyA
zmY_Fimm!LeuyDAgSA$bQF~rIQ5+v>l0j;Lj4Hrk3Y#CudQN1j?0II;DP!bx3Bdhc;
zSFlxzm}?|?`iP+-7cn;rrXOavBg)Ke(GKhwo-o3&7VGQX3D9|PXgqpkn6*iUcOuLd
zgf;Ze*C0LO9>x~AB-kJ~CIcY^I^SHQGO!WshrJC8MnT3PXvskd&B+EjMubH9j6yi7
z1js?KIi^>IU~@K(w(sygDu5e>VBBjSOc4F}nyyw*-xhr6!~N1Y1`WC*5t7yn5?Uf}
ztfg@hB75(=p+VJD#`}P<?{x{xQW*+96rB*vX58gogUW`mq%K~nfe4aRZ+RymZ|rew
zd0N!Io8B{UGJZ1f9Go@*L(jvZndrUf6O1Cs{6G*^)3cnbM;Ib{z}UADZC0ewB6>#0
ze0r^L!V&}H34kcNM;JN+4lL2*M4<^GnZpEOH9gC@T5=LSV2MR4?wSyHO@Qmw<)ty$
zvvSQ(skCo`G>=Vin<J!8{w&-6Y@>~3Y=+~6(G8ak2E#sHa&ol)!2K&eS(#f&%~(n=
zP!i1K5Yb>kQ)7xs3^NKl89(lQBW@_bQ6%)g35QnP4euu!G<r834G<hs=`mxv-4cY=
zL^xlvZ=|;b4(hypgaON#@Q`F&!;E)G#y)z6n+)~DeGU%$5%fMUxEtshZn6v^?z4is
zj@~lCy@=jQ33k)FOQB&cAD28?dZ$Y2DtaAotZ;UOp-*Z;m`#PVo?fS<=INaY$876I
z7`jap!fcO9X*qhgN~&L}lmB}F%0$;i^jX93?4Ie@3vBub{k!2>qK)*38g#~|fqAEZ
zN>=oX0F4t+b`m^%+X5M~^p1tgL?3CTe<IvC7#lNw&(DR-_zK+N0Ke-be%|9PC-_9N
z^e|kgx&}+DE@i(?O1dthpM?X*^wvwz57(C?dKFyQYZ+&igC#tpHwmcM>S&;J$+x{B
zn(}Qplt%AGI8|hZGGHDF^wz*>0z>OGfgUTQ306=-a&<^@^$1BGB{^5pI~oq#Au~r9
zF#4-U7$VWYC`u@<2`R1-isJ-#4Lu{WMu=oJfu1p$be)9c+K}YhfaKbc<l2Db+K^<@
z!@iE{krp(EHC4W{<ViX4Rw>KA4=&UTgQZ)C<h}<NY&a71BphX)R40TcV+rw|mh8S8
z87N)O%Ro|o_qWnX&i!ox<~$&6I4Nl9q^`3aG_Y^G09pwb7_14%Pv-`rKofHFk#8AX
z>RjJ|Y1FHLcD)qiTQ~vvqr%I8L2!zo0mI(>ZCEDHiFMLV?^tQSRrF4ROLsNmJ`ab<
zl|zpoc^YUCB`{U3qXuJQnyev&3Tm*l;*h0I;jo(?wKz?x1CVnC!3+F+M0-ae4g<0i
zE)#Y7Y7ln$7_dguhj@+o4c3TzEpTrVx``z~*o|Yr8uJscF~7kYagRGDn)3T_P{PyT
zP1j%-ycHTW!FC`@aG=0MUaVO3mcnr>lfGj5wHh(clH}wx*kI`vBh~^q@Y96O**<k`
zlImC7%(n<GP0=b4s8gV9X>~AM7(l1^X2vFV65%dh_lZf|a_n6f4YN6SZBh3Pt*dYF
zTb?K<{<n$m@Jv|lK>TDq8DbLzFApLl<9~wSn}rDLniP>WTq0zfAgm7&);B@Og$TJO
z2!6p~h?r^<sRnJ8f*bO|N;{zcTc`{B!(Fg)U}GgSgo)~qDon5kFqZC&YS^GQ2icav
z-VL^|lO3O=s$R1bknar%$Pe`i$nOLuAU`!GAis@apyqu!sBwe9k}HNr;WyHLquM0Z
z5COX>xUu*<)Y-fpO6`8Fv3wV3E{@;)EE%Y3!w%{m8>?ZAZ#GE&rn*SLw)L;3oo*jS
zmf!By*$a1vblhtgWt-VNquMu6rKSzA@1x!UO-sLBbI>U1q(pM)M70lEz1Jc5w}#jB
zpcn|rI`)`49wa2V-niHYy8DCcO&iiphQ5G@Q{IGi6I{5=HyD=gRlHoLi3L9f4_2Z5
z=|7{IG_5ChV@>xk97Ig-5jfa?4@V6AFSzkhyardu+fJOz*mvR5B76`K;-aHk7CgYp
zEXFKLxEC&D+F)s3z6vas(zLm~NP^A5)@aLpiK&`q%!&`%0>`m_4T$4dA5J%3lF^SN
zM0hn;gP};Q*tAFt8th|{nPv;iy>i=3f<}L=QhlDZaQECoY23@vqMy=My$v3lKFChc
zXW&v-#SPfFp>j14ub2G3<1z2&;X+XwEL|yL-PwR?ur#I#B`|Fa6c%H!u`+ue4Y7%R
zlFrL*p)wo>hAuw0QA2oh5H~`G2RRx_Aktef+<XcSAbR(~rCWrM2NZ!`bZjHSIe;vJ
z0|k2Jy&)_fg|GmSfWl}5LRO5*M#wt2@ahoby>O}BQvxm$VDJot0UOoE#1_aX7(@c-
zo)IlI9Lf!b7MuBweZDOM3m_S`0#;IRBaM-2N3-yrVa-la&mJ|?gjJagah?DNdC)su
zf@|ne9nu<PWe2irj<64MF<N7z`i{ghl3CU=2D>nF4-gMVT9Wwzp9#p5#j$YG9PABv
zEFWT6L$B4<JsAES6f~K51RN$mdX(T8n<rz8qfMCEYaJ)yDam%sM<+lQ$${hH6b+$!
zxwAyP?n@$OPQ=7JimTfN+MSSW!dzNX4j~Y3%3QxR5b9{uw7vv1l48Bkf>f-F6S4t3
zO)jC~8(9Rjl@;$!SG>Djpn)s{lOZAGr`Jii)aB$K2utKj`Sa=3Cb<%juhm#A?>mCr
zB{0gVwvny$&V&;~3U8zZ{l=05fnqG$<}0#SR);Z<Y}P4--d4DD9wKZJgw^y6VRUZ}
zhopopFMR`Hv{>0}z=iR-?PSbp4ZombX}%0EXmcWr<}08O3URO00x6G0*jFw%>m}|Q
zFaLzgy())S_`R04*CHBNPqu-oZ^6Y6ILL(FT@vh}w+oJRyGIzh=556BtIj0bYG%6|
z4ki&j%eFem<}dLv+h+uK4ZY7wa22!gAB{A4>m}Gn?<zQ)E47R;@EL{EyIbH_?igWU
zm%{1omf$LSFT+Vz1~P9Y^*(yz;o|7ZmJtRX5cn#3k4UhO-b)Il_liR4U39!~NUtox
zK6+Owl-^YerPn6XT1D?n3HH%DPoeaB6iTn4P<krlK2woI$ZIL&J49M5DXlJHYbCvv
zaOmJ$M%E#4mB9Px?ULY1dRny-z2k+)mGn-6laYaelQq&h!oYMmm@@P_4bH%M3a11H
zHAru(1pDaiR46@_OCP;k6iV+_3HH&8q}nU#skHj&sRaB&*OUZLIYg}YSKt_a1pbd)
znEp!=-m-)0vy$x{ZHef2OZdti^sjbs`ZvR2f-_ahL|5)eG$~6>dPXqTnI@4S6^TlN
zjP#C$L&k{y85(Xm3;y{o%tpA)g-xq~-|`Y*s#e)Vm$HchWhtGXh@jTddl9ZR+Wtf|
zLIKT&0|Rs6U8X^LJK<WR9l$Z&p@diuj=@$Rn&PYwxhFiS#f*`p7M&wWEjmY%T6B)w
zjeP7X%$wAxbHr*ycq_O)4vrT9ta^l7{TOBiSr_tSjZV1n&Ys@~hk9NFj}3;PH3fpB
z5&MWwWOVHvBT25lB$w}2B(F5rCaM1Xi+QhrYhEHd**3V==(^kSvL=Ksg~RAdZ@W)0
z25SzX@z|O@X(^nNVd(vEn7HV5`2-_#zDMwL29bJ4A+C4OV20~C4kITVK=j5#FEEbN
zn+&G|JVR3?p_?AZonWj_D6A%hiISS9XB1YCBotOB6#THCP*_6>Z9-ucJ)^KjC}_cc
zOZ)}kz5<ttcJ5dQ<QyEsCYFm_I>suZMM#!qSHjFnGIN%|ckUQrU^X1^>5(K}Ewf{U
zfr7&6RRoS@9RtdeACOq&b~tDUy({5lneaRUWEZ#I=}i(6AWc?|mIw}FSq|w*p;n1s
zy*Zk4isbC3M^Oc>$JEIHv3t-zR+87yJKllmcPN<N*$%u8z7q2`35m5z@{AGsn(TX1
z1kegNm@f3z!{KSQmJtRN)pwFlfYQTo;FKN-2TU{d4mdJR{~k$RL+^eErvG&X)BCmq
zzYJfAd8SG1R!N>QLSK_T)3*ThA{>~e_X?aa&48kMrtig??pZkNj10dbalJ#r@KMOt
z78P!2E#A<20>YgV*K~%vg7g&#lRLw=7PWFPDzJ#jK!I&Uj}+BZV~BZ!eI#Zh3zQoD
zV<frPxFDDu^eLF$FdV@*!B=AbnyB$GG5X|qz5<g!GBXjVZPBV5T32fQP7UJI5$*}%
z1%$PJimz0n=poQK0%;f`$lNs=q<1qMUYpf2!hmw*Eye`^oeu{+p{J=EjHda47U7Dp
zAF_3rYJ!wbND#c~jHOia?z*<<x<cEDVSH;8#z`$%E(Gg{gs|63ZO0}F3CL?6ag)=w
zU}=!x9twuj>?gGSq%pQgnKfAyG|4&^g6Dgz!p9I8(VH!bJiS2rspW70PuTR5ZX(<L
z+2`F8oxtu0g2qF7_xJX8ynqFcy_5bUaF})IeH*R~50Gt*-af+c(~{Kv61?c`(mjmi
zPJph23oBr-ba9^q)@^V>?G2PhG}1vgJJb!^q==xjQ^4g}!f7|XJ~(B7p^G$u9_yLr
zj5!wz!fJY!bM**ATQq^5<xKi9b1o2sHS~zD+Q(2;6X;paL@iGNbgm$*rDr+UN|~B-
zZJ0CZ<7WV!6&x3h|L6CdG{WFAI7q?@bt%lQ-1}Z?g2BE>AND^+tOSdjgvlMt3H8HZ
z>1N*wtnF~YDTsm6h|j_*e-RFR(rZPYbSn@tMJRRCJAM?xJ;=68DHxyhyWnizWq6mw
zbzWsSgGtKL86K9nrZaqVkk0VY8RBa?!%HQucS9Lo5u`J`C{E}zyi($tpW$^uI@s|)
zj$Uoinj2cz-q6bME{P-Gq<4%ktbA*Fif^Qo?>mKWO=sBijdX@@gfsdKd%lpK@TK`t
zod4B8i-QZxAny$OL<Ek5GrA0)V)5J!t>pVFLHsd<ziDyQli}SK2R_T#1}F3oC*S3O
zZ-%#89O--Fdy&x9cG`uo%5R0->18=rOF0^6_*#o+Z)j!M>jC2A;}j`Z@fp^3M;z%4
zcL(VVZ?`zo$!E8;yXI$D^+5B3J^Ar)`5ZXdbMzL#wP6opdvwwW!w*W*`d#oSIbhLy
z0`Bl=#xGCX7X9+HxBN01A%Lyc60K)NcWRK{m2hp*WkQf))(cqlCW9pqG>IYzD)MW?
zUp6d;d~4s9C`TsPv<O<O0>K&-P-{yBtr>y97OY6AIeM_+NH;0fPmAM0d#TXxrgyCb
zSFqH%QlAy1&vt5wR#<akEV&(!D}??EdN)e2o1XT|tvClc$?H4vf}s3Z-bHYj^mh>;
zlvmR`PJ&s}86Z$yZc!-9drE@2qfiKIiYc2Obp*JkDu9}n0BQ;XD0%yp;I5!|o=7BX
z8be&CEP*LN2JV(pS2O#~lHFgmrJC%LDy$<#k_v7DuuAL;+!CR$nzB0K-rGggm>c2H
zKn2jbTuNCF!ty&Cf4K+%>6hV=6oSlis|M!+pH)T`n0=|R;fWuMJo~2VRIflCPeJqy
z0eM~NLiBb4b<<=0$3e?yCYSXo8-fEm<bA7vvh*I1Ao1jPGydKQhq}|#yxo$7Kg?T(
zLxn5wh9$U`WS9?m@K=7<;O{5k&~~@M`@96b&Qaf#vKPx4kkSf~R1S&qBWO0<<ml>X
z;;(;w+@<n&=1C`v5V`>FjV|SCRCzc$fk;d?0#uPlr6Kz1vCoZ*E)B&)jK>8dOOF_b
z5#yvlgjBLS1!o<-Ur3Nbkl$AkeO5s0>8V0{X_EdYBsF&%yw6K;Jw1{d4*|}6#|L4h
zGDb=mlN{aXVMM<!pxhJio|a&i9?O}?tl*NF8F#(MGPAHp;aZ{!y_Y4}PcMTiPIOhg
zEIQuH>S(|z(iUl7p+itRTpP;T22_Sm5R?`4PJx>ceQd|}=s2b_%65Sg&?Bw!XdY=8
zU&^t7YPa<DWInbuhD+nV4N(?`QHtJ7xHc_lgyAlUZ^whA$Bi&dwXt-DSwLH~z2##&
zj`IZ{0T>Gp1UwN@7LJ1HG3Pi;5NLTLf@n*i2%IT8C4-+L_It*$D(*%=M~)mv4vwaw
z01(yT$(M8lKr0lB9#aovR}VFn19pet;G5`CRF$CD#YKqr2xu)mrSE(8F#y3P1sCg1
zfOo0{*OCnL1wDH<qKgHTB_r!3=zBKvDx2NLW>7Cy^JvjUU+(7tdO>Jp=`nRwz3xWB
zR|ID@J*D6!^Bh30Na|X8n(Av!`u9lcy8Gen(jdt^p+R~i5mfO>M0aZ{d3s5L*@Sr3
zT9Fi$%vyTS!|@#}m!LZ^JXxx`njX2D=-TVjpxYe_I86hTPH(FOb4H(Y=mG()E5Pg1
zprz7Z4`)U_!}m&Djc$ftlDHa!4CA5{@HL&`VTo%x!>op-GkiRXH2MsaBTHxaq9C1N
z?VCy;#rfY#gv?lG*z*Y^oZ+tq=?r^5kj`+gl%qyE!@eA(16_V61FrnR@?4)hz{bRT
z;M$@WOMePlEN>b5vBjBgzsU#~pA2)-mH4_FTA7ctrNtjc*z=8ah98l1Sm=n8@ACq_
zk>r1K5i+?lywu|0o8^S<*4R#@dz{eKc4OGL6Y^6Ai-L59eLDqm0XX7f0k#1>iU@tx
zS_4pP2tZlpsp+w=75EepRM#Yh!NY`vAm#I<Agp5*y5RsdsUX`-aKMHLx?UUbY1P1@
zrFXRiv$RB%y{rib2+Kf_gkfWthyW#hN&~?Y;87Srpm&ZG)y>)Id<ptNVm#=x6=1Q^
zQ*(Gdi#kH+uO|KN8l-o*1lQB!*n~Or+wj;9pg>PcU2iP`C>w!_iwTI{w<VZ;3Z71y
z6?!TRZxdYvqSp%jb<9(dJnQIfhU0qXV^O019Aa4G@HU`HfNR$?Tmj)awg=R8A}F7U
ztn5`SQ9tS}zjN?c#lGSN1Xb26n1@2f>^vTMw5pO_*)MBm%(n=zuS1h4N~%L(hMs~b
z$8e|w{>qQYZ0Z232T`>nyXi6Yu;_#7Y43UfZ-NWdh}p;oi1VWr#0XNaLi83*rKd&u
zL7f?t+<JPN>J8gR0AlAvpP)Q?MG!dv<o6{0YU(<Qi47Rk?-it~5Pg+1z&KB^y6G`>
zRQ;%f#|Vzsj585EI}MtM=wtz{CGx2nq(@|EpmL}d!c0x2rwsYpCwW)108RCIF9%55
z-cR6MPCpEX66i5?R1K)aHw%uhIH%5s1hmE&Bc<yFw3f(sXpkO}1EshN(FZiuiVW(<
zyh?c;Ju(#J<=oCeIZy{q)vCqo*a^;-RL>}9Xm+Du6-q;Lx^$J*o$zRr2IU`zXorB-
zF_qm8<<mP$p;ljx$+rvT)%4hV8kQ%-_^e=5=n-So@`S^|PQh76?-2>EurfZ0=mP@E
z(R*HkzHX#n70?QL991UhsB%g4))7W8lhhn3lT={KeFD*21vGFMy!#|rp~r$I!VIEq
z`iEGbFizI77%{d;nsvr#Nbea5dMzWD$E0NyA$pX6)*Fo%fHht~UU^>vNK5hpAn9Mg
z1r4+tQD#Pq(&IXyE&AY&ZCFk)%xR9BPh4JDS<eBF#DjekqPey;EVl3Ya6y-sr9Lv^
z*D8PS#|MQN=XZvtz~={s1|>!R@H0*va_n~!0-5Ni7%esb%`nq@G;s>T{zqDwXx%#v
zj|Uy>!1g;w(jWKf{G83Pfbr8f*TUzgT^@(ekF;>!KL?)yVcGUO1A$ER@&cpJ51yO}
z7{7GF`rHhEDg52=N!NZyBan$chbB_~4c;a2M={u@;ruSec}U|2DW=1(z(2t<?Sp?i
za5B-qe$?n*i~O8w?8i6co`wituiFlv@A|#M5(A&_7iOLLX6&=z^Ht)E+mCM_pJWmE
zd>8)JL3|hDtVe`*piv(Ddc<)-`i%(VbxD6|d<IDp>;!&0Ld)QH!sq)M7fFi#;cMhV
zx$wPgVcbyp`Zl&B-v>%Me3xk15}Wu1z%tSI{@(cF3sM$0!Q=Z(wgb)=nfwAiUmVm9
zed8;nD6hT!RA0CK(#m-mdObbRS55y{pMGivw?+b@+Rp1=viw1k1o;}W_D0}uAbtcM
zKtU(*zb=F_(OXY!aeB^&QNniO11o0(hY$LMdg=+d0G}n>8UR&3Z+oxNy&3YU2I)^C
zjI(H;-i2$#ESEQnTjBFcG2?vvg|zsTOUO4shvtWy43qajiBAEX)+GHLz}f%#G|hPU
zgYahuc-s)hsoZ+2zud+EjF%p$!@QV6pSNmgKsEk&N$7YA;sAeZkS`OxZKIXXTa}!2
zc)ZsRpQm{2@5jTR2%o2h%wxZuh_@qhdjs6k*(MnGuQ2+U>89}H#D1FoW*9qKiQYEc
zoC(s8mi)JV&eAO(=beY(_;I_h!W}65yU6<t+-^92jL+zVaDMc!8Ju4TH2B@fdq3Pm
zaE}IbI8TySI?j=FoEzDcbPRJ2GdjP<kKvmmz~K<&{OHs9CAYb7^Whf3Err_*XZf3@
z^TTYG&QG~nK7PZ^;CCT>FWmib4;}>kG30%o`7!_UYiCA(C&E`bcYOfoHvswVK7R9$
zpVKq^I{<qYj<8b#_`Ly~U-L73e#wvD>$6Yt8Jyqh`w`qv;9i6~Q21h$)dk0I8q#Jk
zI&3@I9(1%l=xBS;(e|JV@o8V&3ilbfJK&7Y-3Z?c_W;~O2LWeUv}Nd679DLFI@%;w
zp6Q?Y2MZT_2lQ$0(AJ@&&0_S&@~vF^0D!&yKZNtu|BY~dUV)!2ux~XOeq%Xf!41#S
z?UNdJfhNC_VerQg=C?zhg?kQeH{A1Zmd+2N@arY^t&|YX&!IHJt=vZ6@-@O6<NJzd
z`NqOGcnv%b!|jCQSF8-qw$raL=s3kNZB6;~1L{wEleVRmV?JTDHR)(;(&-m&ln%qR
zF%6$#+L#t+n6{?aoA7CG(uOp?49|Rn^A*ES!SOZ2e3P-k4bS|&!TGM=2)3fVhj?%J
zM%Vnk;nRMd>)ZnPd&4)n<{v72%9J)a9c^+t+TvCY!!HJLhV>Q7+Kz@t80$nwo1Bie
zwxyeId_Re_r{SJ~djZbid`IA7xMgrF;0_di1nhUdUi28+@o;>1WCxtlW0-Gs<Vzs=
zrcQ%jgfL&ucr6^)00w^o;V0pqhHHZ@-U#Qbb$7!(5BC$em*8H3GrX<HvmMS}<7)6n
z0DBDXn{ZFS9Vnc#<{HN2Y(8OJ)6lU#bX?QWaZO=(jlS_gobj;LC&F<pVDPc<|8K$1
z0B?)n?B#{Vr@i&C5#Gor>&f~x!e8w;%j6o$__c@o?a6+FUjdw};OylH2IpHd9))`x
z?wfE1AB%5Ge+szI!95Q*9&4pZaQJ%sl%wHJg5z6CX2Q*dn-8}Dj&Cxt{A1;@bk>7w
zLF0pAt_kV5_A_{+&or*>j80>^!HL7QA05|zbX@z<aqUNk9s4oMX{5Waanj@(Z!CPK
zajn;wP8ipIbX@z<agAs7c^TnX;CNr3Yd(X29$`KZaX%c_fCfJT>p(u;!ACi`CN%g>
zSO<O*j*q=@4QKFM9Q<rNr!*UGJsh8Cvd5Vk@y<cod2se@QzKqu{Tky&k9A~y=*T}E
z`K8kbWzzEqVfsX08s131F>d9JZ-*|!O@=!T&fsI=?=Sob(0mf^X}D(t`uhvt-*PDv
zuEpuN7N_G{oQ`X8x}9)Fm*Lx;(@WwiPm@Om0iKi%!-ebcV*%&>%`Ujd;OzGx0)!Qi
zab>VB=XQM!ZWwMW+!b)w!rchR9p;zeeg$X05XS9h9%3$l<E_5MaQ1rw0jzt4zn!d<
z``w5zPeg8kyA|$sIGz;R?^uNA!mWTKui@_=MDB&-mb(2|-*eyyf7pQVAAx%Tjt53O
z`m!HowiV7!jtu@JVB=BVDR4Y>vEO2Zd*FC9!Ly7<;dnLcyKqmz*{@j|PhRZz;lsFp
za?LojV#|LX@jCo%Ay;rM)9U$JZZO|Btx(!fstuIu)2c(|YPMc2RU|aEUf4LTx^cra
z`i0`~v{I!$m@Ajz=gUKd;<Ub8d0MSh&ksk3gj8|p;OW!`_nn5+R`}0u$mgfc=$PK|
zu4&~`&ossaetPHBp~}X}z^2O7V!3zPyE|rd%&^)YWI4^~*SFNCnr!=X`My%6_$rrz
z5?|dC_MQ4zN>(WL3~k8v)Jla7`yq|7s8MAPEydd4v_ft$ckmT04Mb6Yu2kvBv+t^2
z4xiD{$G%z|$_}57AUb}fl+O<K)rz@-LmbQwmimiGM6a(877E2)gs~Z#MJP8^M)H<w
zu?`r<fbu|oBSN@c;-LuFip9#Hg8OrWeF$ODs10UWFGN5$3&JJC3FU`m>`FI4CivX0
z-GGI?Ur_8V=jx;nl8BW$$(Dv$765sVs^K6ppX)Ey$d8g58Z4EQ>`o#^4WrZmNon@t
zu+~pw)nctwO_;z?Rv#?ZJhIfq$MOS}-qMC7YCI^Z-dgcupH@YSNQs4l7abdNFk4Mp
zr!)YZ!`Z;&GThpYPi~1bkXOqDG%ZHvaT#v(#=qavnu$Ns!i3hA_&>K#Xhk3sf3!sc
zE%CnzWC9KpBo8-*<I`JO<M^i;5MrL|E}bwQ0fDqdE%7Zom^E&hz{pb(JrMlw+b0~0
zcw0hNGhH&_D4}wM%QP7bLhLOqt*u~@?7z8nT)Z2n<U*5w$4NL&Ag!(O$9FIar)+Ys
z8lRR&g~4MiRX`Xef-OQ~RH!A&fN6<KNZ1|)W1ey3&846=d%!;0uu%f*H!gm=)W0QO
z@8WM0u_zZp7nmw8mF5S?A4<q5TteGi`I)%Yr*4zl94>h;mA_J=%8uqoCYmbJXqbvO
z7HgHFn@p!+4vX@&!RZ~#Q6_%lGTgwAk8eRi$`t<|CL(K*0#BB|8g6r8;;5jtLK6i(
zA)sJY)CM4aEHo!N95#tm1yF53Ff%3ocnjMrVdTG7SX5ngCw?9E4K+dKjz<+UQODle
z2G>N2Q;S1WF&O*Cp_LqWq-CO|SaT%;Rt+<WQNY@0_E)8<@FaYA(A3&Qil32IP>43N
zQr3pmzsiZi!-h2;_SB9c|6y68?@k9)#X|aFiD4<D;Yw$ct6d`}ZDYV+HwN5fNNKCY
ztiGgd%Fb{ot8oFf@e&@zC!o-f@tEf_(duS~wD#V_0?1Vg8;4*Q9K1Pw5R^h|`T)s<
z#`FP_puJVf!<G$fx4n=$RA%{s6tmw}`KwV#$|&DU0b|*@p+$DkiaE-}JwT?$Hogy#
zAWh~{r8Edj7&B#HGNZ?u$*h)|x8pF{n?;78s%ADnSSx3TJ7Jokdn4IwOGS2OFe2W(
zrUBh(Uc+Wi%;W<xinTN~iV+T*P>n`#Hins;Fq&;Jlf7ZAC}tRI%nW0VdBa$viD9g9
zGmKrTS;881OAw7Xvsfc)7Hhavqq&SQmlL#vCrJ=%ZVl7c;emMkSy-Bx_(Nj+!I=GZ
z6qqDC+=z{FUgvIP;^}#OCo;wH--^u%<8v0QE?UA@*ks9RHNz<%24H~%k$99Kjf*QJ
ziriP2{d~3B+;RL1ox_^h&*S17whO&Dep%6BXA3$?SV4PBDNaJc$ggGqOjU%`p5kGD
z{HWBmcft|E&~eT(FFOX0b~Q(;pTiiYJ>C+(O;Ym{)WSVg;4CdOfq!Lw1q%;}1W?;A
zZ+A@H-$DdH9^WpQGCP8nvc<ax@!ui6EnX${Yl(kP*kT+w$oKz7Qk~YoZoXd{2F-Su
z;I_n%N~@tIzPQ6dzNU;E7QY~d5a?X5tAOo7M{NnUG^C;83#5L3wL@Ad6Te4VsU==S
zFiJXG{FZpWpnZCW$l<$YbWlK-3Spi6-z-=^m$HDVb>;nv_zz*ys<E?8@U>chteW;?
zSuDkWBn=1>$oCKE|C#9SSJ@VD9Z*K6LokLPG>InLeFr#hlhS_JC$Cuq;Wpg?$~>G-
z4q6p{Yb^q5R<7EUtq<f6x{_jDV8#;TBJ7N6D!|6zgv{+p%w9AzxD}q2Ejx@7W`C$f
zk!+>Cx;BJbJAPv=Y;-V*ji<3~2+b-6MuQDu=8$4|i$bGjQE1F83XOS-LZgXA;o^JT
zTuXK}!E^JSHYBJ?0eY_0b)Qu23NbNW7nm3b)5PE%xA?uBK-5;?;LmNbL9r~h$~0lC
zK%KOczlY1bCo4-}>m0(na`9hb4oUCi@#<WBuNWn|Q6}q7OnR5F1kB6hSSsQ&BVnGr
z#Kje_6?43%s~Hr_4p*B_$P(U4UJ$}O9g+1mXCdeeXR|qP?!|u#Hpay#%j}(rzovFT
z3-)qoc4$R*Lx`E^8T=jlr04+0p8Z%zzBbnX&W!bL+r)+>j89m^`QZ_rYt#}8x|uAo
zpx+I{TQbxp=MFsHNX{L&O0;tagd6fFrylMkLNn`0gl0_-kD6}7qhk2sQKL3IYRra5
zjrrkGqsj27ahqCPstuMdYU?kJy1`N-Zm`sduD=jga(SNDM8}E&+qADAqRp(=x_ok`
zytiGY-<=JgNc)Oz*ChKaYDzgBc6ODXJtE>q1or;MO&1IT$%ugd-_WDAgG#5>6J!iB
z+RN=EQcF{V3E_tP=qng6B)^UVnpwjMqsgX=ru#8KQEUv*n2iA%^J9QUlQBT!HU_v<
z8v|U_#sH1FZm$vT_6XD9;orEOn+BNNQ-9wekOBUMApr|QER{C3WZd62!Pzc<5941r
zHGFt!KYovGM#w53)Va^1e|1g0oi;`auBmo(K>W>I;p^fW{PH0HY%wqs_v?2E0Y$e{
z0cN^HY%$&55gW-9;L`)~H-Vz(k(mkYX62YPo|FxQKeZ#)-BLZ+WD{6HSccE3$@WgE
z^#=rqLshXCVYd+{cEnYvqmDm;<Ag-v|4N8Hp+x^#y%DoMzaW8hh9_iK==WT~-Qs81
zMA*^*VF?Ly5^@YmSgYJhEVzJ&r-kG&6XHe|CMD=Iuu8~89~bkn;h552^Eq%k@DNQe
zukA&+J4t)IGqjgxYHDl0Hd)zaBM$w3B!>Yd19u(U0Xo9kI8HMwS@~m<vXwu2kefUj
zOk2!Tqb4%URLMk!S!C>q$WLVGvY>AhnOb`~k(srZn8A8yCYZ=H^Vp`Xrl(C?o5!>$
zKXYj`nYlD>GnY%Xnaf3O=F;dsSg)w5F7=UvQyQNyif@#w2prGW$O7K>*mb$iDMF8!
zC(4|3tV||r7zQ>5#@39@25;e1Lps4<#0`fJFU4<f!Q=?a82DeZEoR+@zH0PU7D2$A
zW)%3?6K?f*`k3uN=Xse3G27f|6gb@(aq=&l;krH-Zu!_$d?v2p#8qx~BkLPja}NA|
z6QE7@_FLnB(>;3G$pGSiv-z1@9T}0AOsO(y=!QURT%wGCtOpCi9@1mX&nQhovMC`U
z*=CTC(c#4%<ZqPjqbM+#j}ozeTWU+W%gzaCaWjN*u{nhHHpX3f7LqAWVA5U*UeIQI
zkSzW&D$^Q&NhjJ2Pc6V6&=X+|$@zz#rkGj6MwlQfGbDedQlK-RF$hP=fRwc^A6A37
zSr*PJ00z=Oj4o?qld{;zdd72+l=UY0tKnm$F<Rrh>}2JeLNh3sPshcVLz7$M+x3to
z!^>T4!#Mu6*2mO|wbJfjcOF=FfCD0*xYSkgdq(7gazU%HML!}%{)yG~9BH$l?`V61
zhd+^qg*g6M%oady9R(Q?i0c|+f5EbY5LF2rT!<@&D&J?-h*EeQ|55``b5Wo`5%|Pl
ze1jh;OdLt&MSD?iYfTO?ILAvmD|r#}ra1t##p8uXGcbuGsya&3`GjKp*Fp|<u#rIV
zZ6K<LbqO!pG#NSEQ>C<fUciC$&U5V}Ctxr@lbmuLO>cz(Zz^>F^x4-<dsYgz<bfc+
zvfYt-z|{M1^$ar;|DDQ64Q~01y~8hw8IO!=Z_6HLqgwo>7n*2>3JrO2ItuwnUdl;Y
z7dml`2sLObKD-&f2qHRiDFb5J>lH;1)N1i)PfzDm1e=_|m}<iuL=*HBJ`WmSmLU_L
z(f!s;{G`?Vb0&-L2n3_N=>i`gjX#_*UBEca7E?BUs>m{xEEc1AcQd2;5LvwYv7s{7
zrI7tRcH0vfv3U0Rgr%vWc>p)<Uk!V9)J6MOqmbX79iD?-BJ$8p?M&MwGOH5<v{}|L
zvSAOJaY}PMF~HU8POQ<iv92-N!LZ2@@taGpicPMijkUS7N1HrhG}&CjNQr9uC5fVV
zGu-8H=aCxo*PdL|%x;aQHr$%;9zi~KW&NC<p;CDe52(oNocy-ZS7bcIfN3)uf^PpP
z1rY<#S$8r!Fjcow^lu7#^mJ<$VjOSbWCCnjn--D@CV}akV%Gh4!J^L7VuYmjZHxrx
z4G>e3slUp2m^vzqf-_n*35gxxS?J^xvfGo^3-3CqnenBwcrs%LRzK>%N9^OD`#R{X
zXvVj*=~%8`0K_uw%U{3~TX!;Nd_dy(BF>}2Yn$NOjaV`w^mXP$;e4(?{vxJi6@zlD
zQ>;wAsRDGrFTB#PleEG^YsD-a+9y?EVZ8j+E4zAMM;U>t$}<jPmC=kdMQDkqxaM!c
zbuPA@Y)+=yF0?FF1H!*rr2xmb8Q)$I|DzR##)V-3R-v$erYj|ZKw5y@C&mMgWdlB6
zhQ*+CbvZLSEPCg7RUF|AZSxUTuQy7SHp*WKqo`-Z=Jj0ioeE+u33+h&pmDj&xCBJG
z#6>Rz(p+91?+=&4G5Gu7*!=w{&7U;c)g}ro``F`eS2{9W#80YWm`;iRRiM6_d__e3
zS&&f)wZ?bEw8B8^n_~3(yIg#SMEsXx<9$|fTjK9+6WrGL(*}7`EoJM0)Ih!dW>>=a
z3X1pvl=nulHaE&H^P4HYcmtn{i8U-sCHLseIMxI=3thA&zDrF+-FVm{s;!3n7NPUM
zr8VNKbO8`PDI(US4O}0Md1?>ql-eyzVpduO*cSht3a=&pn?RXb4~u29*s0dvNMj+_
zPo!y(dX+ZcW4e60&(eS1r0H&!;%`Y8|BMy?*H-*j(#2mO+$zi$|FRaRih5Z5iqdRk
z;)9Y)8~&%59y8J7n3qRgM|jPm-s2;=rTx2azb7-_nNj<91@Sd&|99pJ$Dy$H%~Usg
zKQQY<dp~92tBR-Z?T5OmH}o);!d|w0dbN3*nEu#pAGIBi9e`vz9s^Rtc6?yE`|WtW
zTxZ+yTH08qKklc2vtT=3Gmm|)tmzG=f3PwFwT6X&iB*<4EbP!O45UC^Lm{YJ^Qg0}
z7aDHejb1zOy+iRS+$ep{uEBjmZr&+Gjg~*(Dkr}KG6NqeGpAa=YCh_&O&otiCR<E$
zU)(PHKx%ZVsj3sL8q~5oV{_|EnA}?9FNm#<tbZ@&flfV!@++X=0b1SG`=Z)#xW~`Q
zSf@8^wITvC*XZu1kwLDzjPQ5Tg!x`2Jf)i$UfjykZP{&7LAz3qy+ROvNcZG$bzke)
z%2^+_J2?K5ni#EOcSr?M?9;kIb^Q)!Azdf(Lc%}!1kL?NYF$GS#k%Heo@nNy$e(R@
z5C2}T1!UaTf3l8H$!bf~gqv2*=xQL}q`9_=rKE;DP9At7bF$RW7AIt5Tzrq1VW`a`
z`be@swDAFfY(kuW6bKe-$$bLN-WGpK&AE0af!ce;aywFZ8^_0xwbCyd0Y2T_7GI&6
zrci>&gw~{qY+AxMUd5jhYZ80PrwR(T)LBa$0Z1*8>3`U!=?`LIw<Z2#+lghF*p3$&
z0P{A1hmcQciz_L?R1tn!DM*{*<b@XM>*TMLg@r|OzNLG_vc3Xk-RY%nY1!jly|>U;
zC^VNEr?l0C)dthQ`pC#(*xY6gTTX=fsm7{eD-~4-`>XlbgqirSbh9~*|Hyj7-`TkW
z&Sc0VcK~>%c36A@g%9=np**sIgf9zq+}uzN<%`GSKgEhg`V($JupnJh%A@WstW|G~
z@%)aekv_iz!uqHQ2>-+?%%^`-_VxqP;U6)>_FnDfVUG_CR2wC}44#^RuRuwo^N*qx
zX1xIeXeRo7ESttKdEMJqqB@?ZEF@1L^F6Qe2`o-!;+w!htZ5(+K$5>Iz3{K4l7jYc
z-R)Pn_U2~z2~EY+b&tte`APmN9i?n4l%$5aG}YchuqPbjlU+mARXH*G<WR!~A*R+v
zF?Ew7EIkZsu8?!hWq*}7mZDD)oAeqbWB3OSSISn41E(_<Cq^HXp({|uKfsauKD@U8
z?_4V82M22PL^1iY^7zfBm?lmgy^_Y%s_2^uUOlme)wL=njTWXJ+OU=7#rd=>Y*#cp
zDmqwm8fQd@Xl;CG?^lJ^^J|Aj_NuA>vNx^5RTahtw*u08QOPn5hcsckW38Y^Gj0Wj
zjIZwD3ku-MMBXu^;b6T5yIm6blAs{bKlr5SwiHzizxvXst-dtoS6>=UR$m&o)t5^>
z1h=95x>HG}E=S46>px(Tp$16s7xhweN>KhEL$O_aB=S}QJVlhNI()?`?i}Hz8h~RG
z<vyo8<BRE&Bj{$D6bONEa<zw-Z}sA^+G|@SbHE7*DLMXCxbDZV7Wm2XSGO`xlyGqM
zI4S0N*o<+EM~^`T2Iv0_wiz8!U77K5a7B4MKtWbKG^}u4%OR4g#x<x@9N%n6|7r_9
z+_uqdPb#_KC;|9berf8@B(;&~r-Ue0MT&Hp)?VeI8>1S&TrpbllsYh7eKbk3pu)Q2
z4(s+tqxO7IKYvr%UBHkxNP$!%LthexeynzHhEIjDJgF0E<L*Xh;y)31W9Dy2=I>bM
zJCwE77!O)&{XS-pUl`<CEkLVcx2Yes)W2?8%nzj)+)+`YxT6yC_<+Ijh&kYJsb>5S
z$@~|F^n@TmYJV?~P*b4OS^#$N8EB1_FU5hxzbJ60y~g`(M)~`a+F1N`SVdwHWJtI;
z0@7Z-SeR&$KX01(PbKq*4C!)_8u-%MH0AwqAq1Q|B$wy?AGP4L++Wfjl8HYi@J8PM
zhZO%WhIET&*1t+!!_Qeqn<148OVY6Ng#8{3wDRR+TJL`ekxiseS&4tvl&x<ITaOvi
zJ<5cs>^BU4U(?J#l+1r?NM8{oi0eNE;zSy7?I1daX-T6~6%vedP!_yS!nd@l4D{e{
ztlY0RWe#VDK)S<_o=_4dmd_ge$;QllBXoQX7Na&6VVt&c9RqY*{5f4Se@FKZbm?PT
zXn!baSh9XCy|75Eblqc!<1gA3!50J*SypitKxI#(uS<qgv48s7GX!J30P3{^lHZvF
z5?Yy|-RQziY-Ky^_`hl-HyG@}F^3*aU^LrrvpH=i+i8qit-o=rIb|mEUGsc0E3V5Z
zz2~O~boZhzwyta%CPt{dc~fX$6nwqVlF0yL<KL?_7S0xOZy1Q56N}9m5*pTAaeOgp
z07dLRgw2-W%kble%oN0gRdV~?dR-gS6b5?tSNDE1@x68*R)=yRAYWdFY<FEB_i=Rq
ze<wGYbpV&j@tynev&ay~vmHkd$^I>h&`q4AI6G${{T56G^fU1iQbfGdm9R<}lx^&w
z99fGzZq>3miz2|RwJVSyD9$7!fk-6pcYqq>WkJl6ag((!J3<RZ8zGRiyJjv^YpNY|
z5?2cPSMzqT1V{h<L3p}^6{7S767X~;G2pBvh3yxGZ5)9p-%WHyjnO!HssK*_qzUo6
z2Ydp63mLYs{>7?<5q%~A3^Sq!FX67M+5^MVCi>3OA;HwJ8Uo>2n$jK=9DP5A84IKz
z?w{hMCQ*>jDh)jRNOghQ(*p)F0Sgj&1=7ewr-^hLo;cL)EZg^Xqo;rMCO`HUzsWRS
zwcj2PB}-v{u-!+6@893BnunC8b^^Q?7xf=%cGU%!r0dggC-z`>1`pkS-XXe&9?mp}
zq;`kutv{4hc$MIgF!$QauKs`UHiQT_q4knVvdO8}Jce>LzCXR`j%Vt<MCjt7Zux5}
zX8hqQ3N}S^HNH`bS5O*XcYwj)Z<;cl*Dd6=?1`n;ln=c=BKx0y-%#(M*nJhfQm?zE
z8V+_#6;(~ZAkpuZYP#)~Du%auHELF%#>@)Tn70Bon(Uow-1bggs_mV+s9kB-sJqgx
zk>)Rr8Z1?|RBI3$-;)nBlsDP=RUr3bYn_Yb1;Q{~bV6*MaGV)NK<1}|V(ciXA%JNN
zQy9Sfl8}4Oi?fTov(U{zb|6XkQOUfAO#JLn{1_JPdIQ_eR&k3#r$(Ugi$pO_rZK^C
z;<Q^L4C}n4mtn@qo7`LF`6R=^9GpJj{s+6#>@MQV9s<mioR}aj@ih8s3L&KRqJ;S9
zYG8SQD}l;eubCq>s?=1{U5j9k!t%VkDgARznyFHEfwYiIGox>YK)Hdb*rvC?(}>=t
z)LlKTSSpilQR_PqWPdwN;2AIwn1Sg;JY4GbTJ)hst@vgjjjAF(W)#07m0`1~38D6q
z?53m}>A#_olrQ}&cPG+C<H2WG@zQGXky4-*t`$+)3j`{B4AaxuccTQYmTq`ySoe)2
zoRX2k154Ty<43FF`*Db%)?oPNw9szc%2fdLhjo|h9!>&cs(C#Zjryt(qXe}=f3BLP
zW^a6l#-47XicccrCpB4b$y@A)f(&W7d(3I!=+>jJ5Wlt+@06QiKU2|2hr%VKztG2P
z+tB~et8icC`)cCC><)VwKhqU|QEr5=wt*DX)I%@e7rf%9{XU%;<e&om<ljwVVCw_O
zn*^d^9U`o6b1c!DX{~}Ia8;xeQJ+k7zjUPrdwPHE$%EXgih{vbrcOV*VF2+n8NvZx
zpAE|V1Q_1KlB`^`%KRJgP8vEN^~zSBgkLIfy?t_t=-ULrQR9DT!W7`>0hZppPp^$h
zP1iWKSim@JT><0~%%Et5cu1xI1S7eR7IEYS20l>jlExDYGzBP{fCL>=`Bk%cr|*S2
zAXr7HIC`ZiT@f8RSWSH_J*>Vl%+wTX$dqPV0Rh{(O}tNR^CN6APOseH@n3~)elreF
z@Q`iFM?0lTTQ3C4Lr@TtNChp%=hsw{R0*l3rQ-4&o0a`kpVig}sHCBlzF`8zFs+aC
z<Wz@!c}Ih`lv889m!}-A;2A6FII}=oSNp%%6_Pedu2^cCa-lZIVFH(1wb03668{zk
zonZJw@qVE7BcP1Jm!sqW(I@gFdpIVtJ5F-&3w1vR)zZhe)P8xr2oJX|DLpLoskpal
z{r-77O{w^1<@%>`Y19c@FUsiEM@`m7(BVz9>lWQn6V3pQ8}uHi?8wFPXj}Xp-S!wS
zMv!XfCO7Ml2YJ6HN@MuX!j7(Cc?UR>^$BnOeVtT9CpWwXn)$RTwGm~=m8OudyhzBJ
zN{LWS-XzL`&7F2caMq_P#q=9gYm}sI&rt71Pp6kmm=3r;c%(X_1%1$7uBGbAi?KS1
zd`N|NsuZrxg4ay31}DiVsCVk*_Aa(8nfq|L7&=>y_hm=WDR`$72yrfuw#MB}68f4-
zMA?}xG%l3Z)nsMx^gwD$B>XyINpUbIldSR@wunOBEW#Qq^|LBIY!GV0kW#Bu0*@V0
z5?{9zrrS`jxcqD5E%WI;Wb9MUL_|5)E3m5Ls!@6sSK;%7HAv!YWYAl!$jwHQ+>ley
z@g5X|z;`z7c)nLjmwOl}qfN5VJkzjtOEt#CvVrgt!V*ps{-*}Q`jDh%3dwI0GWt>r
z9T-Bwx<?wC`I=V^&et(-y4atgST!8gNKsxDqU5Ev=}cE*+!<wUIx9zo6AW2e@ic+!
zKp>Q&mKtUaN<9WE=uGrwnUfpLq(ZGUT&&fnabbT*Hh}i;eF<YdlC>Yq9Him4ultQn
zi`m=7w%1;{AfMgb%Znz)QUY#J9@5=YzH)(zK6QBd82el49hmgyjl0f=9T#uUqeqR}
zxx&s@vRj4ov#<u(htc<DrZ=e2J#pAL#s*bGehdS^4YsT_^VnNfn!X=fR(si`@^4z$
z&uyt>>k$0=PYCjmRlb#?VwG1gV2ckD)^DY_?Y`o$?)GsDiy!)pAH)2k!}dfsYpX@T
zDX#8jd4|=RvcH@Rb&^$^$>wi9C?az#CRm-#_!Z&!KRmiVZlwm5p1bH1C1Mg_n%7LN
z_?&S3FUX`r`#Ry{1o^AscXHB3T+#VuV!WMQCrSK;4du%}g=yFy!8#02{2&G6{r7FX
zCDuFY(&k>?m7yI>qs+e;!75A<sL_)bd*MhiNp#v*5s1ZvQa&cKKq>zrrC`zzruENZ
zNuhPJg*Z|j-#X3ed#rTw)VChRZfi$ipex%&c4&#XOtFYde#GTv7p?m4cX>%?E2|Xa
zUG*pnA$j*Zg6@?YemdMqN!>4!dS35Y$=lvpbA9(4o&$%hP||vLhWtr2T&$^YCjs2;
zbNt%g4s}J|JMWBC)f+S8m?{tFy9KN)kx)jrl*LEDz<`uVza?%LEokAY-K&e3Lr?of
zrtX2M2t^or!VV&LX}wx`XDJbUXdy`B026nXfPnHI(Nwi{v~lz}zBT@kB&qy5po^L4
zE)hk8W#A{qzTD7;fgyYxxt349mOMCMpHZGFli*Yydn6%rUH}q<qA3l2ae1GoRr_3U
z>IFkh$u?z;uXHJp$*Gm%CU7?uA9&tS?36DcJJPQLw|gPkl+#8bPV49x{UzpouXr<Z
zY%3kc-FY*L;D1U3pU#!G>(m+2eMc7x;=iMdu%7@q2e@zQ0$i-sD*V`$V(0)41skfA
zkU`<@*aFZ#d?0r)$M0cb##Al`s)PK{EruR^fV(mkETWYv0>iXveDz^Cz;9dzJ2_M0
zPfv6k_VIV@AwTv_9o+OmO#4QZ4hbh9Rfll921B?GiMqnWN4P2g>8EG$ZVb*WO3z*<
zNgBFUsrim#ujkw3s__0q$B3g{J}s4hb=jw7*i(Ikhv7F0i8r{>;xwe{S0i-^HzYJq
zl)r5<pzAJz?XZ)Yj!KtEs=e)|Af>BZh?ALcCjQE+Q&2ir=*pEo(X~}-qvPFN;Y3DI
zgfJz%{k0JzzmNU#K*qP%MhreY^J<M4y=@pVK8_LN2fC=&ULF2@htqxb3GG#x2`3?}
z8&zYC7&9hx14nzzJxcCl+GCrI9;Bxa0ct<*nXm?sy^R;#VUyiAj7TdG4#x<4nG|sj
zm(gK^?Aqu^A<t{O(Z|L)?#*2yX9(K!mG_njJ%F24%#k9jac06ffav%#-i>Z*b+g?6
zPmYNoJ`57~;_m^O6$jE~roCno4Cec$y^1Emp)ds_XGvi0_Lc;~-jaaEm?Z(QSrUq&
zmIQ1KKP~{CT!2U{2@D-6O9Ga~C`$s?MPf+=W<{P$^Qf=XpWBQzeLWv#vsj$kC6;1k
zu(kyY`+8|>F*_LLbJfA2S`j#?R<2A?Hanav4-r)F)x5o>T3tTqRYcXQ#oS<2+*}&O
z=0I+6sLm=5)Uvn%6IBKVOTF1z@#1W*P^d-OTs_aqWqXD|C_g+{E>@y};dh_;?&->y
z@X%S{J^(JJWb^%nEQ%ef4AqMTlswoUWjE#PwZVb@p1PEV)QS*8TDD$9)yij{krVpG
z%Ed#)p&|&C%RRaL#;7(_sgx=kv<C9{eUu-l6|*V;6e*h`*$qY1xPPcTh)49<Zi=6h
zmedUy^nOgXPJUf@FzOqCXjt81-9(Y^iF$`BsQN&Ks9KKPrcvV6a&EA9pw`bs-J{6n
z`*Ib0PF`s@z}O<2@_qO_gex#-Nedxot(Yrp$x5Z8Y;UOy*$h;&(lBU?x)y~d%5Th4
z&Md4@97b;3Tq>06Rc>fy2aA-u+|Pj&dTMAPC+I>k4-H}+pcxxFBa~N%l(G;k>RX1k
zfa#&iMzSNS<69c(CcYAz5pnF2)UB9$U#S;j%az@$?zKFS0iNs}Nw0z;lyi_QlnErz
z+WinFGlis8Q?fN|%SG5Xk`h?Go*eX%8dxuv@@(;hHtUMA`mlMH1$X$X%_EJf!NI74
z8%kL!tFoTW_ijL*p-R29p;9cgqp?7GuvRJ*qd6DM%`RWCaDG=*szd%!zFL~o3#9{c
z6%y<%6${q0N|oM$h~F)yETM%_c0+lf2URNdSJ4Ht)xlcShej>d@X7iLZi#KkR)^3?
zD9qKVUK|{%X8UvXjVe~&mdX|e`g0f?qUu1kif#jzr7vkcv%N@>CeYnCZR+e`EtfB9
zcSxv}2B;t0-7<AV&fa`>Fkk4;g0ZUV5!ws9DN(06jy*_ZLv~XRBSXGii_i$O*ano)
z!o>@_kVDh9<jY0r&e$7AS=#0-TG}9qq8<Erq9YQ;!Oq?b5s~ctWwS1rH+R{RrP2Eq
zU)Vlp#*FrNcg*OR(cU?I#=ED#Yx;ZIr}pP+`Mz^&!>4ybne&^uNFVMbxTkb(sa!oB
z;SKFmmz>@{wU;}QQ!%Dc<?D!B7xu8IUM(4S7**NvFDUj8U^Gp4SO`2nFtD*CT~6=r
zQH|MAHWkoLu5J6aAe$Q~v*j61!h@;fi$ZBbsb>2V*<7`R{+;WuvadrIvt&^Pv2an>
zyk${8#vp74%tcKw81(i+Uu4|nkXabYl~Y~6I#lnAWMuCen5TnhRL>1VUmb^NFb+6p
zo<Yv5?@Bn=!981_zi`n!Ak_;cC`1WJkj{pBXM{R%R8>#9_Ym593wTu}tPd8eNg<1t
z%=v@tvUzhZT(*4Sih0?tXztvu?Cgb$XDwTmoja>*R+JmgmCCsuSLq4|4%El#IfOkM
zLPBrK4^%O)VbY_JInrOC{RG;Us|-~!8x3-BoQ{#AE+3}^>*dZ+?6u8)q+}QJDrpha
zFx$)RT+BVgGPF@Xr*~35#r`5HUCDz54tUZtE5*$ib6xjb)|H*VXx8!t*{)Sf=Vce*
z&oWpNl@0CkhZR6J8AF3!5^X9K1~KwiN&`LY$Mp>|F<1I^Hetud?uPF~GPnV6L$1F+
zM-8bUWZFsnjzsBn9OYcdN`Td38T%ShRtu3Lg5lYzE~!DRupS1=5vw=kYMUM*M1Qqy
zinSaiLvi5St}?djEDoC?n`H^64z-~?)TIwIOy5Ac5Dh>9(S?RML^8L|Hs#I;c0m@B
zD%Pk3dLcB*_GQJ!QdFBAWWLYlhiWw$XgB4>h;UPz3>{0BT`;Q)nK-o+a%?ti-)HrG
zD40O%(tD{YUJWb)u7<=2!9a+jX`|3Wam2x|OsbgRF-pU5fss^<Xp8mah6*)CfZ`?{
zz7z<<p3Gobs*CGGTA6Uj#;0s_%0C@bv1&4q0wD#Xw=YPfmoIb1fY8XG83Xm9e4Yji
zSP4cbwhQF3N#%hw%-g*+PKMRm08NZ~ROvyXXeh<pBAE3e%{BamZLrymXuZ{ey0ktl
zm!3!lZr>VgQ%=|QC?}(W%%NSgmUT%NfEwfqYS&OS{XK&Nn}91~bOSBaR!vf<p^8dG
zjv1#`LOtEAl=Ln?bGvR9N?-b&7>3fL!5RcsFJmAK<ppD413IE~pI{Ei7U~1g<Vpd9
zQ@VpMU%F76^^CLFPURtK0gOOmHe=><LkTplR;QtO!Mx?mXT5J;cKO0?4ytaPvD9o&
zd81fyg~H(MQYBa0B7?k2p-?R6wx9_rrM$O9!8}xcW0pqLD6yh+*m{9n*#b*vUAP=2
z_i}lImXmg$TN|j-e9C5Jte1vbv~bS6sG2Wfserm;67*Wm_O7A6kfC<j9-&p2@h0r+
zK&%yEqHaQaAgt|=S={M`FwEZO#xnuC7)&?Ln@~#0wrt+=C5xC(7a?Z+lapZNn4y#8
z(&dR@p`NA9G8O0&sUP!;nZ6i>YJ=_66`c=_DwGZz!0573KTM^B)@BY^s8M~OjMGVH
zr>44<uA2Pp(%7xYZf|7}6{8tf-^@R5B4K}1<w1FVx}rTVU3E(l)*<E{jJ1O>bcZ?G
zg~lRm^PXN&91NUTE|p*@Lt19AV9E@wE*THPG>S2;yIQi-&Qh^RKI$9|`-}Z~PQWmO
z^P6FQa5Qtv$8eE>KDw|F4HYmyxiwFsF0RpJBomzpEC?=4AvRjYC=peFV5%rwmL6o{
z!bO-&-LR0zKCn1kV{)D9)-qxvnX2@b%W4&9>!*ec5q00dP%Y>cYLQ;lUv<Watv^T)
zqrUVmTeNao2aC`sH5SOfTR_^NxM0chuIvT#E?5Gq#|;7ACZx=(gXL_oij^A#=lfkR
z1_E>=vnaKlIf9q!1@udFp9<_*=qo#u3~!w6XuQKdgFOI^!Td#LxD0f|Cm0PZ5cGc0
z7*Y`RU;v%4SlZBMCY~5toX^qry?G9Vb7n7JwLH6cwl)=JISeVLM;OWX@lp&{@RXdM
z)#+kEM{aPB0TJUAwE@M=S_C693yW&u(gjq1&Xru(EGHhPa?jH8E(|lGKZT;$tUmYr
zIcjYd2Jntryb>*fT~jL#qM0cmt(jG!DszJj;z*Ml320ncz`h*iCA)lH*ZgJk-k+U4
zZ~l^H^P*f21{U|eFKoS+24TGE94#ww*^2=0B2N|ygQQpy%Xh)7McLWQ7S6>4L3;CN
zXF(7KO!j@tX00NF$=ohf4st!j^-pDB>P18S)u}kz!o;tDLD-5@%L4<|sn|ila<6A-
zus9Vv2{g%wLL1Ysmzu7j3XpA9%}w?KovIsj18}u(RW_maNRNUHd%0NlZMUd1J7<wJ
zUv^g4k_#5jNg86g*cD2s2m7m7Kw;YmC1Cu>VXcR09>Yk|Zc9EeZ`qRh^R-#5O;x{8
z#GEB_=LN{3aK4de&F2~{t$s3$1?}ircKoKA9~!5fLmQn!$d=^I;LzgAMyzU_8Ijm?
zrh_6c^l>U7G?-GZ2aHOs789UVNd%U_&;hJ^iUh#2d0pBoM1ZV^l)w(6jmTbKuhz1g
zY9$!9_TXI4z`!6EiMqMQcE(DSTM40g9SCX;whN3Bt-omD;B0hT**-v_(jQ9Ya&ZI4
z7#yfNlM9xf?@YLQ<N6W@hteQQ8qE&Z!zh;Z;PAj=!CPo%XE%u<5mn1oeO0xuimats
z71D30%4lpLMa(KySU9*qOhhS-g;N@8HF{7e85CkHqGw=%!D1CZ8;AitVBz4xN};$p
z!Zai$jjBzq#y!wFX6LGxmDJayrIlx^T3^(?At`fIBE`k^B7IEw*<P#xB{G<+b1L4L
z#qy+DD-K6_bT7`dWF68n%^j)`i`jGi1KEL^wV&SVl8%{|ZYpz)2Ax>|Dw0=7Y6^4=
z1+iCiMUa<y%K^kPhD~;{W>PMMLq|^YVV4p7aQQ+;6$W#f46;hfE-Teo5n)AkC^=bj
z9+J!=AZ1kce54wVbK3-RB5|USc@sK;0aZqN^wF*b%jV6(wqn<;u6fxdT?;U(guMf%
z1J}o{&rnlfdZI_t#30|gfU1{^MQnNyBGb9foM@YB4hw%jdkTW4Z7CJ8_y)d1#r{yT
zn=W`%eMwA}WIOM&A#DvRX#DbOV|_j_Yhl;I#qVoI!MNR6#4e{+LqW=r3_StAy2cl1
zis@#gAtLUUizVV{y7L014U<Zb2uxg9zGJAtyjB~kI*n0G&L5cdLdJ$FB2EP*!sc38
z#bA>H(-HwoOzNXGQTq8Dx)ipE*>DP}6|sZm_9Ge_TQOkL>A)<xxUm;Dlj2CXZEOtc
znV1jMBGW(=Oyod+Ehfxk6Q-tvKo%Qu_`Vbh$NFCP+?I34k*r&XPquIi0~Hx6u!ynk
z6(JQ&^~xzn$7Bl<v;;#ch<#EeuOKUg+W;PqeSR=PDKtj>k}E07Bo**3d+aH;wM96J
zqi^xpBUk4BSE>-{+c46tHp-LLQH*hLk;C3lDPQ+kB3j3|br#8qz5?6NhVg)3En3(M
zGqZh6v1I4nq=8XUrj>w%96jjSf?Fi`n#j<PT2SF(yh||xlg5aMo>V>{S%7WG(>Of^
z!qJzS-Q*+@lb0F_kb-@&CV`aHMRPG)YSFs6A%{%Kd@MUP;iL>P^bc5n6vj;sY=5$1
z@!ld&yddkSh{G$5IZMmY5adytKVrr7b2}1KBsV1k69W3KEsKRU=HYaTetudOUZ_8Y
z-tqu;w$#L9J#hF63r{R}*tNQ{Hm$_$ihdyM5A;{D^;SbUvc09bR75H1ky=CND{jIH
zxuIz2|Dw)NF4{%idPt@twK+|0ZV4h~Rr`m$JgWmRma^PgZ$8O{)nj?yreVdr$uz1#
zty8$-%}_CJRD5GFQyADJom8vD(`^WtdY_hyfJL}aHX|&<MZ@SNlS@j-q6eY$_!z96
z;snYzRPmTN)o0I=J}P}P)g)|o3f*C;3MK}=+prZK49IH*6ZRVFF{(*|iO+40ID1kE
zu|B;$90G9Si<4LK<M&V?ydduO6qv(d$mUmwQ69i#B|>u;y8ibBWvsR&K@M{3LLvZw
zFDXF?>IC5oj(`VQG+=UTSQnFw+OSxx;*7zh=nB`e8kW{`7A?UxXuyC|36}>ub9yM<
zkZu0LWy`y=*g;(uHKcrC*}|@Q0k5Mah>6#L4SAO=owqp13Rw(Qp{K>hGUhH^K4;0|
z#q;KL1=w<oVkU=U-=x`44()(Onpil$56eGVp%*UCE?>2HPO4EMQJ#=D5JCeq@XV%B
z!#q(L5qu-iv8Lca{z;|Xo29fW7#BvDec@7^7^Yf}Q+NZONh&BKXn};wJauyvJG$5F
z&1^NA9cOB@+KA;0@uZWQWxlC|iAaTMAas#}8YU>;0eM=P!Yc644Od*;+QuW|-U@X>
zdWg%*lfe{VQ;t?OwZmatG|+&dw1r!ll2X~NXfdOs@(gzXDMgkBxWY@;W{Arr0<nY>
zLr$U?V$g?mweNZ+HW=+JFX^v#@qrug*sjIop+uD_x#XhRRT&g)1@~f`gz|;)UKxOI
zbLw!;cAhp=hOimoqAb-W0bb9@(mdcCm9UdEg{!F<k;<74OSYAZo{^_*M7Bi`euPw(
zg*~gXNe~M-mj$&5CU-eGBb8{d7l-D!00HTXEw8&*5jJ|KOPY?}5jy2`EnBjtqy)|?
zo;8%CbE&Z@_N*}M)J|Jbc6RW{#B|x>w~7gI9DoiC!PeF{p5diuP<^AuojsM3?FykZ
zTo)6`TCGLfd=8lle2n=MmV_M4240BSB=sG}z7tkxz0pv))R|N9D1efxS6nKK@WQq{
zB1qhcz|8>_?6AilDhoNB3c=jVRde~$AWk)Wy2~ksEv^XRCR1eyH>hw)2mA0j9!oK2
zG(?t6F2S2J^1LSqnUPFy5U!F86riCTS;G*jmC?c-(5shptU=uM;{q#u3|5|n)kg%q
zG6rf16~~CcS(97JbC+B&YvE$sMECe?E~wkZ*`6Z%ZaTXp<a)76X0!94Tvkl7e!N)1
zgz+{N(*;|vL-3lP=U<dS;f>tPS)_Q9)g4T+hz6$T&pD9W<{TE9JxL=MFHi5Bipy;k
z*ppL><=$y}(K6z59<<c@vQ-S9tT!5C3zmjB3(3PyFBdnrqj}}7O18j$SeSw93{U`U
zRJn9HmUc)|R2G+!aFukc$mzo63waKR<8<y-*J`p=u4s9lI+hQlrh1i>56fshoX00)
zJO^^?4ntnO4@VwYK+pXE?x^A{bM6P!c0yh9<*nEi>xpK~UYK3DXzA&l^P^&A7#EZ{
z)eOl6#WHWn;o=*H7W74IJfiYgL8Hlhrn#=nJZghmeXP=$rxjY|bNh>h^1vos+iHxb
zZg-8o)`cU9CAi_Wghvz7+F)s_ia^gZWTKmj%MF9_9UK6QoAX7qmtFy@4B*)vEFq?*
zpu?qlsi#!NxNvS?sZf9sWKD~+bKH%s5A~qdy8AgysSIOT#)GV_?4XpxqNQh^kq88b
z(>VE?J8SVO7h1IB1Bs@oCg6aV`@lnm(r}@4IzpSNT${NYvYDHcn+ano1X?Ja;aUM#
z>XK$4g+6F15HDuti+L)ZU5djJ(Q0&YuhZGhwdlgRP7wjF%DPwD9^ICiYcqUB=CY0P
z-vj1H7rtNfI>Ka4_&WW!sij9Z<NM~!IlKK7DC0XD?h!_KcsDu=4!5<VrMN?wT_|@s
z`%2Ywp(Dlie0Attcek)wJa_7h_TD`ImOJI|jC@&rfr7-CzbQ<K^|7$%<|uM;Tq)=8
z?H0!ca{SIY!Q!|rj^E68SRA*-@q5X~aZ?<>J5IKA-VcxXw!*j2j~T*mQ54~e*o^a$
zN>sST;;eoYt@m-fn=lo}D{E45d`dDEKSJV{`TVb!_|-lx#YRc|$cFTz8scwgh~qQR
z_$B$@DDi7282@;)hy12HdA`ZTXS(>YF0Ni2y}2QNTti&M=3#hv&xaX^qqjE1k8g;-
zts&mt5Py3^98c*5kk;sDzkU==X!^k?R4zpNjZR;vrlkh_ixHpRVvJ^@k0O3l5dS#h
zM+fmwBYs*C|0~2hg7`y-KO4lKLj2|+J`N1u9mL;-_+vpl7gUJ#*@*c0cr`G{;FpP@
zEB?py#`skY>DM*H!Atb=#Apgz7N07Q?m_&h!=owJy7=c1zYX!nU3?ef1?VGtQcHA1
z^a$eY4;r5k{V&9K`t;XF|Ae^x$lv!H;y*@wCGxZU7WAiIHl%~4=-MNqDW@Qv{I$C-
zPMV~5N<+L8aejYwvBO`8_(}Kx=yn%h-GE;}oF4&dcj;F)q+f?P-=%(nOaF7ktKj#m
zh?Cz38t}i2IN!Kw_>UvbmugZz<o|n!^KF`z{%?r$MVV|+rsE}S5#Nfrz{Mvc&hZIl
zqP(`~c*Hkjd{TM0MQ0$sEr`!V+<uhL1&H%ybI$@u`dx_g4Q&M%??#-jKC^fhalTXR
z2($z7dl9!E=~WTu>ljwJ{2xY~Z%$};@e#yZ@pwH)0_MLD@jmd!k&FEALfn3&_YK5<
z@^;hbIC={4?jZgG;*}uYf{L#T;%`O#=^%a<;*SUM^AZ0_5HBG9SP<WW_#`(!a74Na
z@yS8_Q;44&#P3GDJ&0e{ps%}-Za>!V>p^@n;y-MN{|Dl&uaBl&flNn1UgI$(ojEz0
za<z-U1@Yal)BefycOt&*$Y@HZOMf@w_fLqXK#e5-dlBcWD^GLr`H24-KSVLe|LoUG
z5WfihqwLbxBYun1pCi#el?MDxh_6TaXFB|=5a)cyY8;8_{u79s2uS}kh`$K_sNdxG
zPQ*E%D*j>7ml5alp8OI2yNC}?il(qX5q~<S%#hx*#CPpA8R^erinjTCax^abG1475
zq4%GNKNghV3jA}x|4EMiWW@PRQAB~CiB3eEpK`SLnTVeS`Ivl{B5w2L<mmO$TEx$G
z43htg5q}Wvcb237VZ_azm<)Ngp+3KG_67O99_bMWQT&+y&k;Ww<r#kuBF<OQ9gj*;
z9$!Pe){^k|eZ<51{|Ir66>p&oj)Z+O4)Y!O^YwWf;%1*r#(33%IG>5-IB--Z6P<<l
zt!SU|lD{qbW0){z4@{2U7|lmIpSoY?@RuUa7l9I={H;LzD%AfB7tbSpSJ2*D5yyNg
zKi2mSWPB-*|3{I&=sVL~`eD&05Vs%kzks;eW0dCuO!xW_M_)($0q8#~On$zFIC<lb
z`JdJJTV^6o`TRTcI}Ky{|3>^2j8|&_W&TOX%x^=S;^J>Xyn^}1^!fJ@-wFJ7m;N5a
zyU-utNq;z>>CivSi9+uKh_6RFqWE(}R7CtH=p*~<2`FzHGY0j!4)M#p{Mw?wfQfmT
zmsd+Pg7i+%Z$~!rdpGmDAM5iV;`bmwL6h-(<F^nG+w%vAKa2XbBc1vA3X)SX-b`}w
zHzUrkEiG{IPQ>pE=zRhG>j}tv(525r`o9P5zZh}q=RHV268fG)d`&Q3oR9q0LgaS{
z>0n8Ij9-TMF7R_6Amk6cNBlI%*)Dz?;`}rMGqC^O!#L!*)TKX)cm(~Vz?uKAA!vMq
zV9K2?{w<`3<I9f`=UZ!MyY!cs-~Gr>tD5uzVf-k>FALi9ZK?R{qp67B2l?9gdoJQ(
zdt89H{YY;m;$eSS$8@wW?IH4CM*P~K{VzxS9L_(e#F3fS=xW4IbMw(;%wL~EoZrpZ
z>hj-*_$LE-{ZGUpZ!yd#BlJ&*hw|8s_&KN_%jfw1bHwp;^2WQs8^*Iqh})0#c@F)F
zUl(r&QS$!=rn?4a`iY3|gg&u-INzLxcsM`33vmoJ@+1Bt#6KJK2fo;jZ!(?^4ARdb
z{aDD0_6Fmd5I+y{xAYGqUWJ14$MNhY#Frwd<K=|tPQ>lU^1g!j&Az^w=o^TK{5?T@
zX2y^BFCxyjI#En4zZD(n?4Ui~g!t`9xAEm<#Q8z`UpV}CBYtC0zuAa)1^jg(j$y<1
zhdkmp2lxYs^Yh_nIeM27-;XDm=p%@S{3p9&=||@9$X+FR*AE}cZ+u4^wu7eils0hn
zj{B~afoZkDX?R*_dIwJquxnWvkb`Txt|u2mEX|#v%9EbhGz+%vkxNf$ga-D9`1q<_
zl;V|YJL7Q=-YFVSt8r~!pKrny1$&5CQuU4kE(GgAjh;F1F0LJ3D8G9}<2^rYNXi4=
zsNdN5^7xuN81Wy9c2dcc)qq3YRO5!CdnS#Wx`^4iO8UmM9tc~So<bydO5LsN<fbq#
z4uF(h5!6e1DqRr*Z<&dN(lSNOk}F?ecOakeV>#q-!1$2+BH9q{o~`Um`{PDQa_6Xx
zN7^0O`ycGUqmOd=&d4`oD8;HA)5)=k5DyPk{Be(@*wI$QnHt(pj&XvsBbBCQ3RKe0
zm6E68G`AiuC0|&8r1c0y&sF3k!yUU2wc$L0=L194j#9mrL-nOtIX1Fm13euW4R1V7
zz(WjEi$ha~Pq)71AHlLK&hAb`P$LInAJCGMn{RwZ0!MXFCBE!{{diOwMX5=4+akF!
z8Bpc`AiSh-0n}}6p^cM~jVx=Z<_=x$tkXYeubBsMbF+pX?3t2`8kd7QQye|DQ|;78
z1MF5VPCn+&n|<N?a94Zr{Dtr1xr&YiqTyPM0#X+hdG|)N8TiR1E^JlnV}S0gjDuh{
zi`zj`E1~G_lqUdQ!Bf1Ya;t%q(b(>OGB>GFgkIgksSVG0X3gp1gS|MUVT!^KvThfM
zquG;pLQh!F7Ww#`7QlOF?y)G43hM5zF-a~bhj55ZU!M+YC9)2$!OiVjvMf7q@!V_{
zB^s~#{2s6Dpj0J~<EY>^ZBN~vP*A>cyx|_HPd}6?97~H(p6u)H_*Swt8<TMkFnWN}
zYl?R8EP34km6|4S2@J17!}*gt@lE#Q0}0^y+T?&ipHvAesd6_#NTcZu@9=(^-eJS7
z$KZ7V)CYYy)jo}*k4|MND^7*NgP$PeKA7pm;@PG>P&UCc1~>r$vS`K}cjrw;orcR9
z$+3O#j1JflT)Ez%M0KW+d6f+-9mFZ>9IC;hh0D932Z8d0k03OvhdkeueooVfCe7|@
zBb|G!J9>EFFZEgg5r7OWs(O36%$>TE>~tb^<x8F>lsj+k2`@)euTCUaAN=Vb>fq+H
zl)j-S^0<<%oUo>GhaTKSH;9Nx@;IIX(c-ZNcll8eg6Eo@-l#&^4UGBoy5=n4V=Y>y
zf453DD@|uTSh}-oN1?0L)qy2>u+lMxdtBKI`9Ly8vPvoG?8%&=BeV)f-rSKKj|zDX
ziGB*h6AuEk>L<5-Qeby4DC|&)p!BIorOo`H$e}lUZX{cDBSbfzVbT)ifK%_5`iEC_
z^u};3#70du3T}F#P-Uirj*}dk-91Uc=c)pY)u8~%S^)2F;EfeFjR77stUU>e;fW)>
zn}%lC>3`EF*g-+NG4F{uW^8bfVcHKZf+iSb)*hjfo4mn0JOW`TuPO(v9IkCbDT9}5
zPzQ|^-ouIaKU4}S-XY$oqrRn|=j9zx6ZQKnq|H{3IwX_)?Qry>j@p2<V~765Fd21V
zNKIfkOvas4%o`nL94+dT<r^YF*CgCF?T`w0i28P5pkNf^bq#MikR%He!NR;&9d&Hr
zpL(AZi+fTXc#nwOTjpv6oP?lZ-g-gp_`0PI4(GxXMt^<W$*~OHb!hESRgfpk!EUi<
zXaiafFU4`;Tu%=l9da=k>=wkmn#u+|8|_lkv2qEg>MjN1jXJp6!UPg^ETuU!2ZyvB
za$JiQ<UakliNL)BY(erjCBmW`YiIwneT9<%F+8rVZw6jpyGO&SS%0U(Gdx+tzF+nt
zJfhL#T9;ww<6g))%djN3O#{H(@;sV}F!7kgJ*k;E{Nuiq{S0qD0NkP=9`|m4(SYZ+
zFQPv{y3ymF<Q+H!u{0$4a<P8*cu0TC`1UB8O9c0`a(fUrdW*2;Uo<(2o;M`;MjP)i
z_jugPJqyRarv!LL?^1`yEzb48yN8D~!H;F}_aQij_lEZo;D9BO%UJYSHrt#h*OVXe
z)`P!xgzZNhy4&Hn6GObqfOi@2xLsjC!@COr@<+$L_p$16ufrj|J>h-H;q8syu6@M&
z);{9>5O{1u<L_$Jx78Ze(SR5I#D&Qp_iD$g@4p9l*j1l07T#eXL|Syv{4w#4ba;Y>
zKcu(qSc@h4e0&4mbSUJxJScWQ3!U14*MDLrI%B3`89#C!;ds-uPvvn=bkS(MISurd
zK8pQdH`ox{M7gX1@9A%5qTN(n_cOfp4R~MuK_;5N)36f$$_{V3OFH7BI68f58V@MZ
zrUtxO|2>Yl4{1N*&|T*6489t8JfF57armRpG0lE=0B<Qe%t-*0;n+V|EpAa$r|kF2
aXX5C_pd%SQs9Or}+AqY>wU&r93;rLOG6;$Q

literal 0
HcmV?d00001

diff --git a/sw/scripts/tracevis/example/chrome.json b/sw/scripts/tracevis/example/chrome.json
new file mode 100644
index 0000000..b98a6a0
--- /dev/null
+++ b/sw/scripts/tracevis/example/chrome.json
@@ -0,0 +1,30955 @@
+{"traceEvents": [
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 79, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "79", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000000", "time": "101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 102, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000000 x10:00000000", "time": "102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000000", "time": "125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 126, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000000", "time": "126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 149, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000aa", "instr": "beq x10, x0, 8           x10:00000000", "time": "149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000b2", "instr": "auipc x5, 0x2000            x5=1c0020b2", "time": "197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:82"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000b6", "instr": "addi x5, x5, 1350          x5=1c0025f8  x5:1c0020b2", "time": "198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:82"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 199, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000ba", "instr": "auipc x6, 0x2000            x6=1c0020ba", "time": "199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:83"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000be", "instr": "addi x6, x6, 1522          x6=1c0026ac  x6:1c0020ba", "time": "222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:83"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 223, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c0025f8  PA:1c0025f8", "time": "223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c0025fc  x5:1c0025f8", "time": "241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 242, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c0025fc  x6:1c0026ac", "time": "242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 281, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c0025fc  PA:1c0025fc", "time": "281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002600  x5:1c0025fc", "time": "299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 300, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002600  x6:1c0026ac", "time": "300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 329, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002600  PA:1c002600", "time": "329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002604  x5:1c002600", "time": "347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 348, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002604  x6:1c0026ac", "time": "348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 377, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002604  PA:1c002604", "time": "377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002608  x5:1c002604", "time": "395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 396, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002608  x6:1c0026ac", "time": "396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 425, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002608  PA:1c002608", "time": "425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00260c  x5:1c002608", "time": "443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 444, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00260c  x6:1c0026ac", "time": "444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 473, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00260c  PA:1c00260c", "time": "473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002610  x5:1c00260c", "time": "491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 492, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002610  x6:1c0026ac", "time": "492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 521, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002610  PA:1c002610", "time": "521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002614  x5:1c002610", "time": "539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 540, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002614  x6:1c0026ac", "time": "540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 569, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002614  PA:1c002614", "time": "569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002618  x5:1c002614", "time": "587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 588, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002618  x6:1c0026ac", "time": "588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 617, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002618  PA:1c002618", "time": "617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00261c  x5:1c002618", "time": "635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 636, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00261c  x6:1c0026ac", "time": "636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00261c  PA:1c00261c", "time": "665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002620  x5:1c00261c", "time": "683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 684, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002620  x6:1c0026ac", "time": "684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 713, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002620  PA:1c002620", "time": "713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002624  x5:1c002620", "time": "731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 732, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002624  x6:1c0026ac", "time": "732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 761, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002624  PA:1c002624", "time": "761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002628  x5:1c002624", "time": "779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 780, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002628  x6:1c0026ac", "time": "780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 809, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002628  PA:1c002628", "time": "809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00262c  x5:1c002628", "time": "827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 828, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00262c  x6:1c0026ac", "time": "828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 857, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00262c  PA:1c00262c", "time": "857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002630  x5:1c00262c", "time": "875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 876, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002630  x6:1c0026ac", "time": "876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 905, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002630  PA:1c002630", "time": "905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002634  x5:1c002630", "time": "923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 924, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002634  x6:1c0026ac", "time": "924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 953, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002634  PA:1c002634", "time": "953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002638  x5:1c002634", "time": "971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 972, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002638  x6:1c0026ac", "time": "972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1001, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002638  PA:1c002638", "time": "1001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00263c  x5:1c002638", "time": "1019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1020, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00263c  x6:1c0026ac", "time": "1020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1049, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00263c  PA:1c00263c", "time": "1049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002640  x5:1c00263c", "time": "1067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1068, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002640  x6:1c0026ac", "time": "1068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1097, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002640  PA:1c002640", "time": "1097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002644  x5:1c002640", "time": "1115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1116, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002644  x6:1c0026ac", "time": "1116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1145, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002644  PA:1c002644", "time": "1145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002648  x5:1c002644", "time": "1163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1164, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002648  x6:1c0026ac", "time": "1164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1193, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002648  PA:1c002648", "time": "1193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00264c  x5:1c002648", "time": "1211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1212, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00264c  x6:1c0026ac", "time": "1212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1241, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00264c  PA:1c00264c", "time": "1241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002650  x5:1c00264c", "time": "1259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1260, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002650  x6:1c0026ac", "time": "1260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002650  PA:1c002650", "time": "1289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002654  x5:1c002650", "time": "1307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1308, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002654  x6:1c0026ac", "time": "1308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1337, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002654  PA:1c002654", "time": "1337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002658  x5:1c002654", "time": "1355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1356, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002658  x6:1c0026ac", "time": "1356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1385, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002658  PA:1c002658", "time": "1385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00265c  x5:1c002658", "time": "1403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1404, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00265c  x6:1c0026ac", "time": "1404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1433, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00265c  PA:1c00265c", "time": "1433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002660  x5:1c00265c", "time": "1451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1452, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002660  x6:1c0026ac", "time": "1452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1481, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002660  PA:1c002660", "time": "1481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002664  x5:1c002660", "time": "1499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1500, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002664  x6:1c0026ac", "time": "1500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1529, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002664  PA:1c002664", "time": "1529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002668  x5:1c002664", "time": "1547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1548, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002668  x6:1c0026ac", "time": "1548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1577, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002668  PA:1c002668", "time": "1577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00266c  x5:1c002668", "time": "1595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1596, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00266c  x6:1c0026ac", "time": "1596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1625, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00266c  PA:1c00266c", "time": "1625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002670  x5:1c00266c", "time": "1643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1644, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002670  x6:1c0026ac", "time": "1644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1673, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002670  PA:1c002670", "time": "1673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002674  x5:1c002670", "time": "1691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1692, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002674  x6:1c0026ac", "time": "1692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1721, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002674  PA:1c002674", "time": "1721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002678  x5:1c002674", "time": "1739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1740, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002678  x6:1c0026ac", "time": "1740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1769, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002678  PA:1c002678", "time": "1769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00267c  x5:1c002678", "time": "1787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1788, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00267c  x6:1c0026ac", "time": "1788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1817, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00267c  PA:1c00267c", "time": "1817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002680  x5:1c00267c", "time": "1835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1836, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002680  x6:1c0026ac", "time": "1836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1865, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002680  PA:1c002680", "time": "1865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002684  x5:1c002680", "time": "1883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1884, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002684  x6:1c0026ac", "time": "1884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1913, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002684  PA:1c002684", "time": "1913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002688  x5:1c002684", "time": "1931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1932, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002688  x6:1c0026ac", "time": "1932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 1961, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002688  PA:1c002688", "time": "1961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 1979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00268c  x5:1c002688", "time": "1979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 1980, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00268c  x6:1c0026ac", "time": "1980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2009, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00268c  PA:1c00268c", "time": "2009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002690  x5:1c00268c", "time": "2027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2028, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002690  x6:1c0026ac", "time": "2028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002690  PA:1c002690", "time": "2057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002694  x5:1c002690", "time": "2075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2076, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002694  x6:1c0026ac", "time": "2076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2105, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002694  PA:1c002694", "time": "2105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c002698  x5:1c002694", "time": "2123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2124, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c002698  x6:1c0026ac", "time": "2124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2153, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c002698  PA:1c002698", "time": "2153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c00269c  x5:1c002698", "time": "2171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2172, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c00269c  x6:1c0026ac", "time": "2172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2201, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c00269c  PA:1c00269c", "time": "2201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c0026a0  x5:1c00269c", "time": "2219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2220, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c0026a0  x6:1c0026ac", "time": "2220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2249, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c0026a0  PA:1c0026a0", "time": "2249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c0026a4  x5:1c0026a0", "time": "2267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2268, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c0026a4  x6:1c0026ac", "time": "2268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2297, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c0026a4  PA:1c0026a4", "time": "2297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c0026a8  x5:1c0026a4", "time": "2315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2316, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c0026a8  x6:1c0026ac", "time": "2316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2345, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c2", "instr": "sw x0, 0(x5)             x5:1c0026a8  PA:1c0026a8", "time": "2345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:89"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c6", "instr": "addi x5, x5, 4             x5=1c0026ac  x5:1c0026a8", "time": "2363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:90"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 2364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000c8", "instr": "bltu x5, x6, -6            x5:1c0026ac  x6:1c0026ac", "time": "2364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:92"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 2365, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000cc", "instr": "auipc x2, 0xf4001000        x2=100010cc", "time": "2365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:97"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000d0", "instr": "addi x2, x2, -1852         x2=10000990  x2:100010cc", "time": "2379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:97"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2380, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000d4", "instr": "jal x1, 2976              x1=1c0000d8", "time": "2380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:107"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c74", "instr": "addi x2, x2, -32           x2=10000970  x2:10000990", "time": "2395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c76", "instr": "sw x1, 28(x2)            x1:1c0000d8  x2:10000970  PA:1000098c", "time": "2396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c78", "instr": "sw x8, 24(x2)            x8:00000000  x2:10000970  PA:10000988", "time": "2397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c7a", "instr": "sw x9, 20(x2)            x9:00000000  x2:10000970  PA:10000984", "time": "2398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c7c", "instr": "addi x8, x2, 32            x8=10000990  x2:10000970", "time": "2399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2400, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c7e", "instr": "sw x18, 16(x2)          x18:00000000  x2:10000970  PA:10000980", "time": "2400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c80", "instr": "sw x19, 12(x2)          x19:00000000  x2:10000970  PA:1000097c", "time": "2413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c82", "instr": "sw x20, 8(x2)           x20:00000000  x2:10000970  PA:10000978", "time": "2414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:70"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "enable_all_icache_banks", "args":{"pc": "1c000c84", "instr": "lui x15, 0x1b201000      x15=1b201000", "time": "2415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:31"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "enable_all_icache_banks", "args":{"pc": "1c000c88", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "2416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:31"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2417, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "enable_all_icache_banks", "args":{"pc": "1c000c8a", "instr": "sw x14, 1024(x15)       x14:ffffffff x15:1b201000  PA:1b201400", "time": "2417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:31"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "enable_all_icache_banks", "args":{"pc": "1c000c8e", "instr": "lui x9, 0x10000000        x9=10000000", "time": "2435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:31"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2436, "dur": 75, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c92", "instr": "jal x1, 342               x1=1c000c94", "time": "2436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:102"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskClr", "args":{"pc": "1c000de8", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "2511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:230"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskClr", "args":{"pc": "1c000dec", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "2512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:230"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2513, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskClr", "args":{"pc": "1c000dee", "instr": "sw x14, 16(x15)         x14:ffffffff x15:1b204000  PA:1b204010", "time": "2513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:230"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_set", "args":{"pc": "1c000df0", "instr": "lui x15, 0x1c000000      x15=1c000000", "time": "2529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_set", "args":{"pc": "1c000df4", "instr": "lui x14, 0x1b200000      x14=1b200000", "time": "2530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:47"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_set", "args":{"pc": "1c000df8", "instr": "addi x15, x15, 0          x15=1c000000 x15:1c000000", "time": "2531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:47"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2532, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_set", "args":{"pc": "1c000dfc", "instr": "sw x15, 64(x14)         x15:1c000000 x14:1b200000  PA:1b200040", "time": "2532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:47"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 2536, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_irq_init", "args":{"pc": "1c000dfe", "instr": "jalr x0, x1, 0             x1:1c000c94", "time": "2536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:200"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c94", "instr": "addi x9, x9, 360           x9=10000168  x9:10000000", "time": "2566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:102"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2567, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c98", "instr": "jal x1, 470               x1=1c000c9a", "time": "2567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:106"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e6e", "instr": "lui x15, 0x10000000      x15=10000000", "time": "2602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e72", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "2603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e76", "instr": "sw x0, 0(x15)           x15:10000058  PA:10000058", "time": "2604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2605, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e7a", "instr": "sw x0, 4(x15)           x15:10000058  PA:1000005c", "time": "2605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e7e", "instr": "sw x0, 8(x15)           x15:10000058  PA:10000060", "time": "2622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e82", "instr": "sw x0, 12(x15)          x15:10000058  PA:10000064", "time": "2623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e86", "instr": "sw x0, 16(x15)          x15:10000058  PA:10000068", "time": "2624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e8a", "instr": "sw x0, 20(x15)          x15:10000058  PA:1000006c", "time": "2625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:88"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 2626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_utils_init", "args":{"pc": "1c000e8e", "instr": "jalr x0, x1, 0             x1:1c000c9a", "time": "2626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:90"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2644, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000c9a", "instr": "jal x1, 1488              x1=1c000c9c", "time": "2644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:107"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00126a", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "2662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:317"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2663, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00126c", "instr": "sw x8, 8(x2)             x8:10000990  x2:10000960  PA:10000968", "time": "2663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:317"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00126e", "instr": "lui x8, 0x2ce000          x8=002ce000", "time": "2680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:338"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001272", "instr": "addi x8, x8, -1716         x8=002cd94c  x8:002ce000", "time": "2681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:338"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001276", "instr": "sw x9, 4(x2)             x9:10000168  x2:10000960  PA:10000964", "time": "2682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:317"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001278", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "2683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2684, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00127c", "instr": "lui x9, 0x1c002000        x9=1c002000", "time": "2684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001280", "instr": "add x12, x0, x8          x12=002cd94c  x8:002cd94c", "time": "2701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001282", "instr": "addi x11, x9, 1716        x11=1c0026b4  x9:1c002000", "time": "2702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001286", "instr": "addi x10, x10, 1696       x10=1c0026a0 x10:1c002000", "time": "2703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00128a", "instr": "sw x1, 12(x2)            x1:1c000c9c  x2:10000960  PA:1000096c", "time": "2704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:317"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2705, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00128c", "instr": "jal x1, -346              x1=1c00128e", "time": "2705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:342"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=1c0026bb x11:1c0026b4", "time": "2739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=1c0026b8 x15:1c0026bb", "time": "2740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000004 x15:1c0026b8 x11:1c0026b4", "time": "2741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2742, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:1c0026b8 x10:1c0026a0  PA:1c0026a0", "time": "2742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=002cd948 x12:002cd94c x11:00000004", "time": "2761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 2762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:002cd948", "time": "2762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=002cd948 x12:002cd948", "time": "2763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2764, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:002cd948 x15:1c0026b8  PA:1c0026b8", "time": "2764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2782, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:1c0026b8  PA:1c0026bc", "time": "2782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 2800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c00128e", "time": "2800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00128e", "instr": "addi x11, x9, 1716        x11=1c0026b4  x9:1c002000", "time": "2801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:339"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001292", "instr": "add x11, x11, x8         x11=1c2d0000 x11:1c0026b4  x8:002cd94c", "time": "2802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:345"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001294", "instr": "lui x8, 0x1c002000        x8=1c002000", "time": "2803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:345"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c001298", "instr": "lui x12, 0x30000         x12=00030000", "time": "2804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:345"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2805, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c00129c", "instr": "addi x10, x8, 1700        x10=1c0026a4  x8:1c002000", "time": "2805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:345"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2822, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012a0", "instr": "jal x1, -366              x1=1c0012a2", "time": "2822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:345"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=1c2d0007 x11:1c2d0000", "time": "2824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=1c2d0000 x15:1c2d0007", "time": "2825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000000 x15:1c2d0000 x11:1c2d0000", "time": "2826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2827, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "2827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=00030000 x12:00030000 x11:00000000", "time": "2845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 2846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:00030000", "time": "2846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=00030000 x12:00030000", "time": "2847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2848, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:00030000 x15:1c2d0000  PA:1c2d0000", "time": "2848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2866, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:1c2d0000  PA:1c2d0004", "time": "2866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 2884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c0012a2", "time": "2884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 2885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c0012a2", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "2885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "p.extractu", "cat": "p.extractu", "ph": "X", "ts": 2886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c0012a6", "instr": "p.extractu x15, x15, 5, 5       x15=00000000 x15:00000000", "time": "2886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 2887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012aa", "instr": "bne x15, x0, 14          x15:00000000", "time": "2887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:363"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 2888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012ac", "instr": "lw x8, 8(x2)             x8=10000990  x2:10000960  PA:10000968", "time": "2888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:373"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 2889, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012ae", "instr": "lw x1, 12(x2)            x1=1c000c9c  x2:10000960  PA:1000096c", "time": "2889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:373"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 2905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012b0", "instr": "lw x9, 4(x2)             x9=10000168  x2:10000960  PA:10000964", "time": "2905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:373"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012b2", "instr": "addi x10, x0, 0           x10=00000000", "time": "2906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:366"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012b4", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "2907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:373"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2908, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_allocs_init", "args":{"pc": "1c0012b6", "instr": "jal x0, -126            ", "time": "2908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:366"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001238", "instr": "lui x11, 0x10001000      x11=10001000", "time": "2926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 2927, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c00123c", "instr": "slli x14, x10, 0x16       x14=00000000 x10:00000000", "time": "2927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001240", "instr": "addi x11, x11, -1648      x11=10000990 x11:10001000", "time": "2944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001244", "instr": "add x13, x14, x11        x13=10000990 x14:00000000 x11:10000990", "time": "2945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001248", "instr": "lui x12, 0x1c002000      x12=1c002000", "time": "2946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:308"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2947, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c00124c", "instr": "addi x15, x0, 4           x15=00000004", "time": "2947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:307"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 2964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001250", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "2964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:307"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2965, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001252", "instr": "sw x13, 1692(x12)       x13:10000990 x12:1c002000  PA:1c00269c", "time": "2965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:308"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 2983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001256", "instr": "lui x12, 0xff000         x12=000ff000", "time": "2983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c00125a", "instr": "add x14, x14, x15        x14=00000010 x14:00000000 x15:00000010", "time": "2984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 2985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c00125c", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "2985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c00125e", "instr": "addi x12, x12, 1648       x12=000ff670 x12:000ff000", "time": "2986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001262", "instr": "sub x12, x12, x15        x12=000ff660 x12:000ff670 x15:00000010", "time": "2987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001264", "instr": "add x11, x11, x14        x11=100009a0 x11:10000990 x14:00000010", "time": "2988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 2989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001266", "instr": "add x10, x10, x13        x10=10000990 x10:00000000 x13:10000990", "time": "2989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 2990, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1_for_fc", "args":{"pc": "1c001268", "instr": "jal x0, -310            ", "time": "2990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:311"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 2992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=100009a7 x11:100009a0", "time": "2992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=100009a0 x15:100009a7", "time": "2993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000000 x15:100009a0 x11:100009a0", "time": "2994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:100009a0 x10:10000990  PA:10000990", "time": "2995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 2996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=000ff660 x12:000ff660 x11:00000000", "time": "2996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 2997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:000ff660", "time": "2997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 2998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=000ff660 x12:000ff660", "time": "2998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 2999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:000ff660 x15:100009a0  PA:100009a0", "time": "2999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:100009a0  PA:100009a4", "time": "3000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3001, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c000c9c", "time": "3001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 3003, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=1c001118  x9=1000016c  x9:10000168  PA:10000168", "time": "3003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3020, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:1c001118", "time": "3020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3039, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d06", "instr": "jalr x1, x15, 0            x1=1c000d08 x15:1c001118", "time": "3039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c001118", "instr": "lui x10, 0x10000000      x10=10000000", "time": "3057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:265"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3058, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c00111c", "instr": "addi x10, x10, 312        x10=10000138 x10:10000000", "time": "3058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:265"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c001120", "instr": "sw x0, 0(x10)           x10:10000138  PA:10000138", "time": "3075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:265"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_sched_init", "args":{"pc": "1c001124", "instr": "sw x0, 4(x10)           x10:10000138  PA:1000013c", "time": "3076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:29"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_sched_init", "args":{"pc": "1c001128", "instr": "sw x0, 16(x10)          x10:10000138  PA:10000148", "time": "3077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:30"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c00112c", "instr": "addi x11, x0, 1           x11=00000001", "time": "3078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:269"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c00112e", "instr": "addi x10, x10, 4          x10=1000013c x10:10000138", "time": "3079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:269"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3080, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_sched_init", "args":{"pc": "1c001130", "instr": "jal x0, -556            ", "time": "3080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:269"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f04", "instr": "addi x2, x2, -32           x2=10000950  x2:10000970", "time": "3098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f06", "instr": "sw x19, 12(x2)          x19:00000000  x2:10000950  PA:1000095c", "time": "3099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f08", "instr": "add x19, x0, x11         x19=00000001 x11:00000001", "time": "3100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0a", "instr": "sw x1, 28(x2)            x1:1c000d08  x2:10000950  PA:1000096c", "time": "3101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0c", "instr": "sw x8, 24(x2)            x8:10000990  x2:10000950  PA:10000968", "time": "3102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3103, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0e", "instr": "sw x9, 20(x2)            x9:1000016c  x2:10000950  PA:10000964", "time": "3103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f10", "instr": "sw x18, 16(x2)          x18:00000000  x2:10000950  PA:10000960", "time": "3119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f12", "instr": "sw x20, 8(x2)           x20:00000000  x2:10000950  PA:10000958", "time": "3120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f14", "instr": "sw x21, 4(x2)           x21:00000000  x2:10000950  PA:10000954", "time": "3121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f16", "instr": "sw x22, 0(x2)           x22:00000000  x2:10000950  PA:10000950", "time": "3122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 3123, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000f18", "instr": "csrrci     x21, 0x00000008, 0x300 x21=00001800", "time": "3123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000f1c", "instr": "add x18, x0, x10         x18=1000013c x10:1000013c", "time": "3127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3128, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f1e", "instr": "bne x10, x0, 14          x10:1000013c", "time": "3128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3142, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f2c", "instr": "addi x11, x0, 112         x11=00000070", "time": "3142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 3159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f30", "instr": "mul x11, x19, x11        x11=00000070 x19:00000001 x11:00000070", "time": "3159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 3160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f34", "instr": "csrrs x10, x0, 0xf14       x10=00000000", "time": "3160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 3161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f38", "instr": "srai x10, x10, 0x405      x10=00000000 x10:00000000", "time": "3161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 3162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f3a", "instr": "p.bclr x10, x10, 25, 6      x10=00000000 x10:00000000", "time": "3162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3163, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f3e", "instr": "addi x10, x10, 2          x10=00000002 x10:00000000", "time": "3163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3180, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f40", "instr": "jal x1, 656               x1=1c000f42", "time": "3180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "3198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 3199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000002", "time": "3199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "3200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3201, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "3201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3216, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000000 x10:00000002", "time": "3216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 3220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "3220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=10000990 x10:00000000 x15:10000990", "time": "3221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3222, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "3222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=100009a0 x10:10000990  PA:10000990", "time": "3224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000077 x11:00000070", "time": "3225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 3226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000070 x11:00000077", "time": "3226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "3227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:100009a0", "time": "3228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3229, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000ff660 x15:100009a0  PA:100009a0", "time": "3229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 3245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000ff660 x11:00000070", "time": "3245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3246, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000ff660 x11:00000070", "time": "3246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 3265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000ff5f0 x14:000ff660 x11:00000070", "time": "3265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3266, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000ff5f0 x15:100009a0  PA:100009a0", "time": "3266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=100fff90 x15:100009a0 x14:000ff5f0", "time": "3282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3283, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "3283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=100fff90 x15:100fff90", "time": "3285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3286, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000f42", "time": "3286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f42", "instr": "add x8, x0, x10           x8=100fff90 x10:100fff90", "time": "3288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f44", "instr": "addi x10, x0, -1          x10=ffffffff", "time": "3289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f46", "instr": "beq x8, x0, 24            x8:100fff90", "time": "3290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f48", "instr": "addi x8, x8, 8             x8=100fff98  x8:100fff90", "time": "3291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f4a", "instr": "addi x9, x0, 0             x9=00000000", "time": "3292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3293, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f4c", "instr": "lui x22, 0x10000000      x22=10000000", "time": "3293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f50", "instr": "addi x20, x8, -8          x20=100fff90  x8:100fff98", "time": "3310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 3311, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f54", "instr": "blt x9, x19, 30           x9:00000000 x19:00000001", "time": "3311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 1)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f72", "instr": "add x11, x0, x18         x11=1000013c x18:1000013c", "time": "3330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f74", "instr": "add x10, x0, x20         x10=100fff90 x20:100fff90", "time": "3331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3332, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f76", "instr": "jal x1, -190              x1=1c000f78", "time": "3332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eb8", "instr": "addi x2, x2, -16           x2=10000940  x2:10000950", "time": "3350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eba", "instr": "sw x8, 8(x2)             x8:100fff98  x2:10000940  PA:10000948", "time": "3351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebc", "instr": "sw x9, 4(x2)             x9:00000000  x2:10000940  PA:10000944", "time": "3352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3353, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebe", "instr": "sw x1, 12(x2)            x1:1c000f78  x2:10000940  PA:1000094c", "time": "3353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec0", "instr": "add x8, x0, x10           x8=100fff90 x10:100fff90", "time": "3369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec2", "instr": "add x9, x0, x11           x9=1000013c x11:1000013c", "time": "3370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec4", "instr": "sw x0, 16(x10)          x10:100fff90  PA:100fffa0", "time": "3371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:282"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec8", "instr": "sw x0, 20(x10)          x10:100fff90  PA:100fffa4", "time": "3372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:283"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ecc", "instr": "addi x11, x0, 16          x11=00000010", "time": "3373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3374, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ece", "instr": "addi x10, x0, 0           x10=00000000", "time": "3374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3390, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed0", "instr": "jal x1, 768               x1=1c000ed2", "time": "3390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "3392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 3393, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000000", "time": "3393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "3396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 3397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "3397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3398, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "3398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3415, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "3415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a0 x10:00000000 x15:1c0026a0", "time": "3417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3418, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "3418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3420, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c0026b8 x10:1c0026a0  PA:1c0026a0", "time": "3420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000017 x11:00000010", "time": "3434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 3435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000017", "time": "3435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "3436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c0026b8", "time": "3437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3438, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=002cd948 x15:1c0026b8  PA:1c0026b8", "time": "3438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 3453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:002cd948 x11:00000010", "time": "3453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3454, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:002cd948 x11:00000010", "time": "3454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 3457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=002cd938 x14:002cd948 x11:00000010", "time": "3457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3458, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:002cd938 x15:1c0026b8  PA:1c0026b8", "time": "3458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2cfff0 x15:1c0026b8 x14:002cd938", "time": "3476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3477, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "3477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2cfff0 x15:1c2cfff0", "time": "3479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3480, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000ed2", "time": "3480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed2", "instr": "sw x10, 108(x8)         x10:1c2cfff0  x8:100fff90  PA:100ffffc", "time": "3482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed4", "instr": "sw x9, 12(x8)            x9:1000013c  x8:100fff90  PA:100fff9c", "time": "3483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed6", "instr": "sw x0, 0(x8)             x8:100fff90  PA:100fff90", "time": "3484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:40"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eda", "instr": "lw x1, 12(x2)            x1=1c000f78  x2:10000940  PA:1000094c", "time": "3485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000edc", "instr": "lw x8, 8(x2)             x8=100fff98  x2:10000940  PA:10000948", "time": "3486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3487, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ede", "instr": "lw x9, 4(x2)             x9=00000000  x2:10000940  PA:10000944", "time": "3487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee0", "instr": "addi x2, x2, 16            x2=10000950  x2:10000940", "time": "3503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3504, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee2", "instr": "jalr x0, x1, 0             x1:1c000f78", "time": "3504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f78", "instr": "addi x15, x22, 312        x15=10000138 x22:10000000", "time": "3506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f7c", "instr": "lw x14, 0(x15)          x14=00000000 x15:10000138  PA:10000138", "time": "3507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3508, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f7e", "instr": "addi x9, x9, 1             x9=00000001  x9:00000000", "time": "3508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 3)"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 3524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f80", "instr": "p.sw x14, 112(x8!)         x8=10100008 x14:00000000  x8:100fff98  PA:100fff98", "time": "3524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f84", "instr": "sw x20, 0(x15)          x20:100fff90 x15:10000138  PA:10000138", "time": "3525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:70 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3526, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f88", "instr": "jal x0, -56             ", "time": "3526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:70 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f50", "instr": "addi x20, x8, -8          x20=10100000  x8:10100008", "time": "3528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 3529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f54", "instr": "blt x9, x19, 30           x9:00000001 x19:00000001", "time": "3529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 1)"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 3530, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c000f58", "instr": "csrrw x0, x21, 0x300       x21:00001800", "time": "3530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f5c", "instr": "addi x10, x0, 0           x10=00000000", "time": "3534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:75"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3535, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f5e", "instr": "lw x1, 28(x2)            x1=1c000d08  x2:10000950  PA:1000096c", "time": "3535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f60", "instr": "lw x8, 24(x2)            x8=10000990  x2:10000950  PA:10000968", "time": "3548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f62", "instr": "lw x9, 20(x2)            x9=1000016c  x2:10000950  PA:10000964", "time": "3549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f64", "instr": "lw x18, 16(x2)          x18=00000000  x2:10000950  PA:10000960", "time": "3550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f66", "instr": "lw x19, 12(x2)          x19=00000000  x2:10000950  PA:1000095c", "time": "3551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f68", "instr": "lw x20, 8(x2)           x20=00000000  x2:10000950  PA:10000958", "time": "3552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6a", "instr": "lw x21, 4(x2)           x21=00000000  x2:10000950  PA:10000954", "time": "3553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6c", "instr": "lw x22, 0(x2)           x22=00000000  x2:10000950  PA:10000950", "time": "3554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6e", "instr": "addi x2, x2, 32            x2=10000970  x2:10000950", "time": "3555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f70", "instr": "jalr x0, x1, 0             x1:1c000d08", "time": "3556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3558, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d08", "instr": "jal x0, -108            ", "time": "3558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 3560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=1c0015b6  x9=10000170  x9:1000016c  PA:1000016c", "time": "3560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3562, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:1c0015b6", "time": "3562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3565, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d06", "instr": "jalr x1, x15, 0            x1=1c000d08 x15:1c0015b6", "time": "3565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015b6", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "3583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:423"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015ba", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "3584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:420"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3585, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015bc", "instr": "addi x12, x0, 0           x12=00000000", "time": "3585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:423"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015be", "instr": "addi x11, x11, 804        x11=1c001324 x11:1c001000", "time": "3602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:423"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015c2", "instr": "addi x10, x0, 0           x10=00000000", "time": "3603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:423"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015c4", "instr": "sw x1, 12(x2)            x1:1c000d08  x2:10000960  PA:1000096c", "time": "3604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:420"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015c6", "instr": "jal x1, -1990             x1=1c0015ca", "time": "3605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:423"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e00", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "3607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e02", "instr": "sw x8, 24(x2)            x8:10000990  x2:10000940  PA:10000958", "time": "3608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e04", "instr": "sw x9, 20(x2)            x9:10000170  x2:10000940  PA:10000954", "time": "3609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e06", "instr": "add x8, x0, x10           x8=00000000 x10:00000000", "time": "3610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e08", "instr": "add x9, x0, x11           x9=1c001324 x11:1c001324", "time": "3611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0a", "instr": "addi x10, x0, 1           x10=00000001", "time": "3612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0c", "instr": "addi x11, x0, 12          x11=0000000c", "time": "3613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3614, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0e", "instr": "sw x12, 12(x2)          x12:00000000  x2:10000940  PA:1000094c", "time": "3614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e10", "instr": "sw x1, 28(x2)            x1:1c0015ca  x2:10000940  PA:1000095c", "time": "3630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3631, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e12", "instr": "jal x1, 958               x1=1c000e14", "time": "3631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "3633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 3634, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "3634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "3637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 3638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "3638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "3639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3640, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "3640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "3642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3643, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "3643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3645, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "3645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000013 x11:0000000c", "time": "3659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 3660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000013", "time": "3660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "3661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "3662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3663, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=00030000 x15:1c2d0000  PA:1c2d0000", "time": "3663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 3678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:00030000 x11:00000010", "time": "3678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:00030000 x11:00000010", "time": "3679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 3682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002fff0 x14:00030000 x11:00000010", "time": "3682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3683, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002fff0 x15:1c2d0000  PA:1c2d0000", "time": "3683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2ffff0 x15:1c2d0000 x14:0002fff0", "time": "3701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3702, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "3702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2ffff0 x15:1c2ffff0", "time": "3704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3705, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000e14", "time": "3705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e14", "instr": "lw x12, 12(x2)          x12=00000000  x2:10000940  PA:1000094c", "time": "3707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e16", "instr": "beq x10, x0, 36          x10:1c2ffff0", "time": "3708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e18", "instr": "lui x15, 0x10000000      x15=10000000", "time": "3709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 3710, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1c", "instr": "slli x8, x8, 0x2           x8=00000000  x8:00000000", "time": "3710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1e", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "3727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e22", "instr": "add x15, x15, x8         x15=10000058 x15:10000058  x8:00000000", "time": "3728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e24", "instr": "lw x14, 0(x15)          x14=00000000 x15:10000058  PA:10000058", "time": "3729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3730, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e26", "instr": "sw x9, 0(x10)            x9:1c001324 x10:1c2ffff0  PA:1c2ffff0", "time": "3730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3748, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e28", "instr": "sw x12, 4(x10)          x12:00000000 x10:1c2ffff0  PA:1c2ffff4", "time": "3748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3766, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2a", "instr": "sw x14, 8(x10)          x14:00000000 x10:1c2ffff0  PA:1c2ffff8", "time": "3766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2c", "instr": "sw x10, 0(x15)          x10:1c2ffff0 x15:10000058  PA:10000058", "time": "3784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2e", "instr": "addi x10, x0, 0           x10=00000000", "time": "3785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:67"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e30", "instr": "lw x1, 28(x2)            x1=1c0015ca  x2:10000940  PA:1000095c", "time": "3786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e32", "instr": "lw x8, 24(x2)            x8=10000990  x2:10000940  PA:10000958", "time": "3787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e34", "instr": "lw x9, 20(x2)            x9=10000170  x2:10000940  PA:10000954", "time": "3788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e36", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "3789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3790, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e38", "instr": "jalr x0, x1, 0             x1:1c0015ca", "time": "3790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 3792, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015ca", "instr": "beq x10, x0, 30          x10:00000000", "time": "3792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:425"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 3827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015e8", "instr": "lw x1, 12(x2)            x1=1c000d08  x2:10000960  PA:1000096c", "time": "3827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:426"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3828, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015ea", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "3828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:426"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3830, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_new", "args":{"pc": "1c0015ec", "instr": "jalr x0, x1, 0             x1:1c000d08", "time": "3830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:426"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3847, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d08", "instr": "jal x0, -108            ", "time": "3847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 3849, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=1c0016da  x9=10000174  x9:10000170  PA:10000170", "time": "3849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 3851, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:1c0016da", "time": "3851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 3854, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d06", "instr": "jalr x1, x15, 0            x1=1c000d08 x15:1c0016da", "time": "3854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c0016da", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "3872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3873, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c0016dc", "instr": "sw x8, 8(x2)             x8:10000990  x2:10000960  PA:10000968", "time": "3873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016de", "instr": "lui x15, 0x1c000000      x15=1c000000", "time": "3890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:40"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016e2", "instr": "lui x8, 0x10000000        x8=10000000", "time": "3891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c0016e6", "instr": "sw x9, 4(x2)             x9:10000174  x2:10000960  PA:10000964", "time": "3892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c0016e8", "instr": "sw x18, 0(x2)           x18:00000000  x2:10000960  PA:10000960", "time": "3893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c0016ea", "instr": "sw x1, 12(x2)            x1:1c000d08  x2:10000960  PA:1000096c", "time": "3894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:131"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3895, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016ec", "instr": "addi x8, x8, 112           x8=10000070  x8:10000000", "time": "3895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016f0", "instr": "addi x15, x15, 664        x15=1c000298 x15:1c000000", "time": "3912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:40"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016f4", "instr": "sw x15, 0(x8)           x15:1c000298  x8:10000070  PA:10000070", "time": "3913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:40"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016f6", "instr": "lui x15, 0x1c001000      x15=1c001000", "time": "3914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:43"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3915, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016fa", "instr": "addi x15, x15, 1714       x15=1c0016b2 x15:1c001000", "time": "3915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c0016fe", "instr": "lui x11, 0x10000000      x11=10000000", "time": "3932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001702", "instr": "addi x18, x8, 72          x18=100000b8  x8:10000070", "time": "3933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:46"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001706", "instr": "sw x15, 12(x8)          x15:1c0016b2  x8:10000070  PA:1000007c", "time": "3934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 3935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_queue_init", "args":{"pc": "1c001708", "instr": "lui x9, 0x10000000        x9=10000000", "time": "3935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:33"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3936, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c00170c", "instr": "addi x15, x11, 316        x15=1000013c x11:10000000", "time": "3936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_queue_init", "args":{"pc": "1c001710", "instr": "addi x9, x9, 340           x9=10000154  x9:10000000", "time": "3953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:33"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001714", "instr": "sw x15, 184(x8)         x15:1000013c  x8:10000070  PA:10000128", "time": "3954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:44"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 3955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001718", "instr": "add x10, x0, x18         x10=100000b8 x18:100000b8", "time": "3955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:46"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c00171a", "instr": "addi x15, x0, 1           x15=00000001", "time": "3956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:45"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3957, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c00171c", "instr": "addi x11, x11, 316        x11=1000013c x11:10000000", "time": "3957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:46"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001720", "instr": "sw x15, 188(x8)         x15:00000001  x8:10000070  PA:1000012c", "time": "3974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:45"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_queue_init", "args":{"pc": "1c001724", "instr": "sw x0, 0(x9)             x9:10000154  PA:10000154", "time": "3975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:33"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001728", "instr": "sw x0, 52(x8)            x8:10000070  PA:100000a4", "time": "3976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3977, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c00172c", "instr": "sw x0, 4(x8)             x8:10000070  PA:10000074", "time": "3977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001730", "instr": "sw x0, 8(x8)             x8:10000070  PA:10000078", "time": "3994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:42"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 3995, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001734", "instr": "jal x1, -2172             x1=1c001738", "time": "3995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:46"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 3997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eb8", "instr": "addi x2, x2, -16           x2=10000950  x2:10000960", "time": "3997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eba", "instr": "sw x8, 8(x2)             x8:10000070  x2:10000950  PA:10000958", "time": "3998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 3999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebc", "instr": "sw x9, 4(x2)             x9:10000154  x2:10000950  PA:10000954", "time": "3999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebe", "instr": "sw x1, 12(x2)            x1:1c001738  x2:10000950  PA:1000095c", "time": "4000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec0", "instr": "add x8, x0, x10           x8=100000b8 x10:100000b8", "time": "4001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec2", "instr": "add x9, x0, x11           x9=1000013c x11:1000013c", "time": "4002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec4", "instr": "sw x0, 16(x10)          x10:100000b8  PA:100000c8", "time": "4003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:282"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec8", "instr": "sw x0, 20(x10)          x10:100000b8  PA:100000cc", "time": "4004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:283"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ecc", "instr": "addi x11, x0, 16          x11=00000010", "time": "4005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ece", "instr": "addi x10, x0, 0           x10=00000000", "time": "4006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed0", "instr": "jal x1, 768               x1=1c000ed2", "time": "4007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "4009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 4010, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000000", "time": "4010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "4014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "4015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4016, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "4016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a0 x10:00000000 x15:1c0026a0", "time": "4018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4019, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "4019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4021, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c0026b8 x10:1c0026a0  PA:1c0026a0", "time": "4021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000017 x11:00000010", "time": "4035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 4036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000017", "time": "4036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "4037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c0026b8", "time": "4038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4039, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=002cd938 x15:1c0026b8  PA:1c0026b8", "time": "4039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 4054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:002cd938 x11:00000010", "time": "4054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4055, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:002cd938 x11:00000010", "time": "4055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 4058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=002cd928 x14:002cd938 x11:00000010", "time": "4058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4059, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:002cd928 x15:1c0026b8  PA:1c0026b8", "time": "4059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2cffe0 x15:1c0026b8 x14:002cd928", "time": "4077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4078, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "4078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2cffe0 x15:1c2cffe0", "time": "4080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000ed2", "time": "4081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed2", "instr": "sw x10, 108(x8)         x10:1c2cffe0  x8:100000b8  PA:10000124", "time": "4083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed4", "instr": "sw x9, 12(x8)            x9:1000013c  x8:100000b8  PA:100000c4", "time": "4084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed6", "instr": "sw x0, 0(x8)             x8:100000b8  PA:100000b8", "time": "4085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:40"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eda", "instr": "lw x1, 12(x2)            x1=1c001738  x2:10000950  PA:1000095c", "time": "4086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000edc", "instr": "lw x8, 8(x2)             x8=10000070  x2:10000950  PA:10000958", "time": "4087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ede", "instr": "lw x9, 4(x2)             x9=10000154  x2:10000950  PA:10000954", "time": "4088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee0", "instr": "addi x2, x2, 16            x2=10000960  x2:10000950", "time": "4089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4090, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee2", "instr": "jalr x0, x1, 0             x1:1c001738", "time": "4090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001738", "instr": "lui x15, 0x10000000      x15=10000000", "time": "4092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:47"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4093, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c00173c", "instr": "lw x14, 312(x15)        x14=100fff90 x15:10000000  PA:10000138", "time": "4093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:47"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c001740", "instr": "sw x8, 8(x9)             x8:10000070  x9:10000154  PA:1000015c", "time": "4110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:134"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c001742", "instr": "lw x1, 12(x2)            x1=1c000d08  x2:10000960  PA:1000096c", "time": "4111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001744", "instr": "sw x14, 80(x8)          x14:100fff90  x8:10000070  PA:100000c0", "time": "4112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:47"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c001746", "instr": "lw x8, 8(x2)             x8=10000990  x2:10000960  PA:10000968", "time": "4113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_init", "args":{"pc": "1c001748", "instr": "sw x18, 312(x15)        x18:100000b8 x15:10000000  PA:10000138", "time": "4114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:48"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c00174c", "instr": "lw x9, 4(x2)             x9=10000174  x2:10000960  PA:10000964", "time": "4115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4116, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c00174e", "instr": "lw x18, 0(x2)           x18=00000000  x2:10000960  PA:10000960", "time": "4116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c001750", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "4132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4133, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_thread_sched_init", "args":{"pc": "1c001752", "instr": "jalr x0, x1, 0             x1:1c000d08", "time": "4133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/thread.c:135"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4135, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d08", "instr": "jal x0, -108            ", "time": "4135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 4137, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=1c001874  x9=10000178  x9:10000174  PA:10000174", "time": "4137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4139, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:1c001874", "time": "4139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4142, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d06", "instr": "jalr x1, x15, 0            x1=1c000d08 x15:1c001874", "time": "4142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001874", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:485"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4161, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001878", "instr": "sw x0, 1660(x15)        x15:1c002000  PA:1c00267c", "time": "4161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:485"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c00187c", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:486"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4180, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001880", "instr": "sw x0, 1656(x15)        x15:1c002000  PA:1c002678", "time": "4180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:486"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001884", "instr": "addi x15, x0, 1           x15=00000001", "time": "4198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:488"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 4199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001888", "instr": "p.bneimm x15, 44              x15:00000001", "time": "4199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:488"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4200, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c00188c", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "4200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:490"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001890", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "4217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:481"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001892", "instr": "addi x12, x0, 0           x12=00000000", "time": "4218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:490"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001894", "instr": "addi x11, x11, 1976       x11=1c0017b8 x11:1c001000", "time": "4219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:490"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c001898", "instr": "addi x10, x0, 0           x10=00000000", "time": "4220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:490"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c00189a", "instr": "sw x1, 12(x2)            x1:1c000d08  x2:10000960  PA:1000096c", "time": "4221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:481"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4222, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c00189c", "instr": "jal x1, -2716             x1=1c0018a0", "time": "4222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:490"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e00", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "4240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e02", "instr": "sw x8, 24(x2)            x8:10000990  x2:10000940  PA:10000958", "time": "4241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e04", "instr": "sw x9, 20(x2)            x9:10000178  x2:10000940  PA:10000954", "time": "4242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e06", "instr": "add x8, x0, x10           x8=00000000 x10:00000000", "time": "4243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e08", "instr": "add x9, x0, x11           x9=1c0017b8 x11:1c0017b8", "time": "4244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0a", "instr": "addi x10, x0, 1           x10=00000001", "time": "4245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0c", "instr": "addi x11, x0, 12          x11=0000000c", "time": "4246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0e", "instr": "sw x12, 12(x2)          x12:00000000  x2:10000940  PA:1000094c", "time": "4247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e10", "instr": "sw x1, 28(x2)            x1:1c0018a0  x2:10000940  PA:1000095c", "time": "4248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4249, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e12", "instr": "jal x1, 958               x1=1c000e14", "time": "4249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "4251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 4252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "4252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "4256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "4257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4258, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "4258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "4260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4261, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "4261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4263, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "4263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000013 x11:0000000c", "time": "4277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 4278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000013", "time": "4278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "4279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "4280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4281, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=0002fff0 x15:1c2d0000  PA:1c2d0000", "time": "4281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 4296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:0002fff0 x11:00000010", "time": "4296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4297, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:0002fff0 x11:00000010", "time": "4297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 4300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002ffe0 x14:0002fff0 x11:00000010", "time": "4300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4301, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002ffe0 x15:1c2d0000  PA:1c2d0000", "time": "4301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2fffe0 x15:1c2d0000 x14:0002ffe0", "time": "4319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4320, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "4320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2fffe0 x15:1c2fffe0", "time": "4322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4323, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000e14", "time": "4323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e14", "instr": "lw x12, 12(x2)          x12=00000000  x2:10000940  PA:1000094c", "time": "4325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e16", "instr": "beq x10, x0, 36          x10:1c2fffe0", "time": "4326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e18", "instr": "lui x15, 0x10000000      x15=10000000", "time": "4327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1c", "instr": "slli x8, x8, 0x2           x8=00000000  x8:00000000", "time": "4328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1e", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "4329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e22", "instr": "add x15, x15, x8         x15=10000058 x15:10000058  x8:00000000", "time": "4330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e24", "instr": "lw x14, 0(x15)          x14=1c2ffff0 x15:10000058  PA:10000058", "time": "4331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4332, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e26", "instr": "sw x9, 0(x10)            x9:1c0017b8 x10:1c2fffe0  PA:1c2fffe0", "time": "4332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4350, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e28", "instr": "sw x12, 4(x10)          x12:00000000 x10:1c2fffe0  PA:1c2fffe4", "time": "4350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4368, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2a", "instr": "sw x14, 8(x10)          x14:1c2ffff0 x10:1c2fffe0  PA:1c2fffe8", "time": "4368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2c", "instr": "sw x10, 0(x15)          x10:1c2fffe0 x15:10000058  PA:10000058", "time": "4386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2e", "instr": "addi x10, x0, 0           x10=00000000", "time": "4387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:67"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e30", "instr": "lw x1, 28(x2)            x1=1c0018a0  x2:10000940  PA:1000095c", "time": "4388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e32", "instr": "lw x8, 24(x2)            x8=10000990  x2:10000940  PA:10000958", "time": "4389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e34", "instr": "lw x9, 20(x2)            x9=10000178  x2:10000940  PA:10000954", "time": "4390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e36", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "4391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4392, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e38", "instr": "jalr x0, x1, 0             x1:1c0018a0", "time": "4392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018a0", "instr": "lw x1, 12(x2)            x1=1c000d08  x2:10000960  PA:1000096c", "time": "4394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:495"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018a2", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "4395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:491"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018a6", "instr": "addi x12, x0, 0           x12=00000000", "time": "4396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:491"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018a8", "instr": "addi x11, x11, 1948       x11=1c00179c x11:1c001000", "time": "4397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:491"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018ac", "instr": "addi x10, x0, 1           x10=00000001", "time": "4398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:491"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4399, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018ae", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "4399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:495"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4415, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_init", "args":{"pc": "1c0018b0", "instr": "jal x0, -2736           ", "time": "4415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:491"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e00", "instr": "addi x2, x2, -32           x2=10000950  x2:10000970", "time": "4417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e02", "instr": "sw x8, 24(x2)            x8:10000990  x2:10000950  PA:10000968", "time": "4418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e04", "instr": "sw x9, 20(x2)            x9:10000178  x2:10000950  PA:10000964", "time": "4419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e06", "instr": "add x8, x0, x10           x8=00000001 x10:00000001", "time": "4420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e08", "instr": "add x9, x0, x11           x9=1c00179c x11:1c00179c", "time": "4421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0a", "instr": "addi x10, x0, 1           x10=00000001", "time": "4422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0c", "instr": "addi x11, x0, 12          x11=0000000c", "time": "4423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0e", "instr": "sw x12, 12(x2)          x12:00000000  x2:10000950  PA:1000095c", "time": "4424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e10", "instr": "sw x1, 28(x2)            x1:1c000d08  x2:10000950  PA:1000096c", "time": "4425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4426, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e12", "instr": "jal x1, 958               x1=1c000e14", "time": "4426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "4428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 4429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "4429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "4433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "4434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4435, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "4435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "4437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4438, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "4438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4440, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "4440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000013 x11:0000000c", "time": "4454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 4455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000013", "time": "4455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "4456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "4457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4458, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=0002ffe0 x15:1c2d0000  PA:1c2d0000", "time": "4458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 4473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:0002ffe0 x11:00000010", "time": "4473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4474, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:0002ffe0 x11:00000010", "time": "4474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 4477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002ffd0 x14:0002ffe0 x11:00000010", "time": "4477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4478, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002ffd0 x15:1c2d0000  PA:1c2d0000", "time": "4478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2fffd0 x15:1c2d0000 x14:0002ffd0", "time": "4496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4497, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "4497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2fffd0 x15:1c2fffd0", "time": "4499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4500, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000e14", "time": "4500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e14", "instr": "lw x12, 12(x2)          x12=00000000  x2:10000950  PA:1000095c", "time": "4502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e16", "instr": "beq x10, x0, 36          x10:1c2fffd0", "time": "4503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e18", "instr": "lui x15, 0x10000000      x15=10000000", "time": "4504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1c", "instr": "slli x8, x8, 0x2           x8=00000004  x8:00000001", "time": "4505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1e", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "4506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e22", "instr": "add x15, x15, x8         x15=1000005c x15:10000058  x8:00000004", "time": "4507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e24", "instr": "lw x14, 0(x15)          x14=00000000 x15:1000005c  PA:1000005c", "time": "4508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4509, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e26", "instr": "sw x9, 0(x10)            x9:1c00179c x10:1c2fffd0  PA:1c2fffd0", "time": "4509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4527, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e28", "instr": "sw x12, 4(x10)          x12:00000000 x10:1c2fffd0  PA:1c2fffd4", "time": "4527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4545, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2a", "instr": "sw x14, 8(x10)          x14:00000000 x10:1c2fffd0  PA:1c2fffd8", "time": "4545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2c", "instr": "sw x10, 0(x15)          x10:1c2fffd0 x15:1000005c  PA:1000005c", "time": "4563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2e", "instr": "addi x10, x0, 0           x10=00000000", "time": "4564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:67"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e30", "instr": "lw x1, 28(x2)            x1=1c000d08  x2:10000950  PA:1000096c", "time": "4565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e32", "instr": "lw x8, 24(x2)            x8=10000990  x2:10000950  PA:10000968", "time": "4566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e34", "instr": "lw x9, 20(x2)            x9=10000178  x2:10000950  PA:10000964", "time": "4567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e36", "instr": "addi x2, x2, 32            x2=10000970  x2:10000950", "time": "4568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4569, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e38", "instr": "jalr x0, x1, 0             x1:1c000d08", "time": "4569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4571, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d08", "instr": "jal x0, -108            ", "time": "4571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 4573, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=1c0020a4  x9=1000017c  x9:10000178  PA:10000178", "time": "4573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4575, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:1c0020a4", "time": "4575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4578, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d06", "instr": "jalr x1, x15, 0            x1=1c000d08 x15:1c0020a4", "time": "4578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020a4", "instr": "lui x11, 0x1c002000      x11=1c002000", "time": "4596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020a8", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "4597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:206"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020aa", "instr": "addi x12, x0, 0           x12=00000000", "time": "4598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4599, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020ac", "instr": "addi x11, x11, 4          x11=1c002004 x11:1c002000", "time": "4599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020b0", "instr": "addi x10, x0, 4           x10=00000004", "time": "4616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020b2", "instr": "sw x1, 12(x2)            x1:1c000d08  x2:10000960  PA:1000096c", "time": "4617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:206"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020b4", "instr": "sw x8, 8(x2)             x8:10000990  x2:10000960  PA:10000968", "time": "4618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:206"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4619, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020b6", "instr": "jal x1, -4790             x1=1c0020ba", "time": "4619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e00", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "4621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e02", "instr": "sw x8, 24(x2)            x8:10000990  x2:10000940  PA:10000958", "time": "4622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e04", "instr": "sw x9, 20(x2)            x9:1000017c  x2:10000940  PA:10000954", "time": "4623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e06", "instr": "add x8, x0, x10           x8=00000004 x10:00000004", "time": "4624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e08", "instr": "add x9, x0, x11           x9=1c002004 x11:1c002004", "time": "4625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0a", "instr": "addi x10, x0, 1           x10=00000001", "time": "4626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0c", "instr": "addi x11, x0, 12          x11=0000000c", "time": "4627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0e", "instr": "sw x12, 12(x2)          x12:00000000  x2:10000940  PA:1000094c", "time": "4628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e10", "instr": "sw x1, 28(x2)            x1:1c0020ba  x2:10000940  PA:1000095c", "time": "4629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e12", "instr": "jal x1, 958               x1=1c000e14", "time": "4630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "4632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 4633, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "4633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "4637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "4638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4639, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "4639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "4641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "4642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4644, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "4644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000013 x11:0000000c", "time": "4658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 4659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000013", "time": "4659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "4660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "4661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4662, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=0002ffd0 x15:1c2d0000  PA:1c2d0000", "time": "4662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 4677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:0002ffd0 x11:00000010", "time": "4677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4678, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:0002ffd0 x11:00000010", "time": "4678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 4681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002ffc0 x14:0002ffd0 x11:00000010", "time": "4681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4682, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002ffc0 x15:1c2d0000  PA:1c2d0000", "time": "4682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2fffc0 x15:1c2d0000 x14:0002ffc0", "time": "4700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4701, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "4701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2fffc0 x15:1c2fffc0", "time": "4703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4704, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000e14", "time": "4704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e14", "instr": "lw x12, 12(x2)          x12=00000000  x2:10000940  PA:1000094c", "time": "4706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e16", "instr": "beq x10, x0, 36          x10:1c2fffc0", "time": "4707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e18", "instr": "lui x15, 0x10000000      x15=10000000", "time": "4708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1c", "instr": "slli x8, x8, 0x2           x8=00000010  x8:00000004", "time": "4709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1e", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "4710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e22", "instr": "add x15, x15, x8         x15=10000068 x15:10000058  x8:00000010", "time": "4711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e24", "instr": "lw x14, 0(x15)          x14=00000000 x15:10000068  PA:10000068", "time": "4712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4713, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e26", "instr": "sw x9, 0(x10)            x9:1c002004 x10:1c2fffc0  PA:1c2fffc0", "time": "4713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4731, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e28", "instr": "sw x12, 4(x10)          x12:00000000 x10:1c2fffc0  PA:1c2fffc4", "time": "4731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4749, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2a", "instr": "sw x14, 8(x10)          x14:00000000 x10:1c2fffc0  PA:1c2fffc8", "time": "4749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2c", "instr": "sw x10, 0(x15)          x10:1c2fffc0 x15:10000068  PA:10000068", "time": "4767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2e", "instr": "addi x10, x0, 0           x10=00000000", "time": "4768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:67"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e30", "instr": "lw x1, 28(x2)            x1=1c0020ba  x2:10000940  PA:1000095c", "time": "4769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e32", "instr": "lw x8, 24(x2)            x8=10000990  x2:10000940  PA:10000958", "time": "4770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e34", "instr": "lw x9, 20(x2)            x9=1000017c  x2:10000940  PA:10000954", "time": "4771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e36", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "4772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4773, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e38", "instr": "jalr x0, x1, 0             x1:1c0020ba", "time": "4773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020ba", "instr": "lui x11, 0x1c002000      x11=1c002000", "time": "4775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4776, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020be", "instr": "add x8, x0, x10           x8=00000000 x10:00000000", "time": "4776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:212"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020c0", "instr": "addi x12, x0, 0           x12=00000000", "time": "4793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020c2", "instr": "addi x11, x11, -28        x11=1c001fe4 x11:1c002000", "time": "4794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020c6", "instr": "addi x10, x0, 5           x10=00000005", "time": "4795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4796, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020c8", "instr": "jal x1, -4808             x1=1c0020cc", "time": "4796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e00", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "4798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e02", "instr": "sw x8, 24(x2)            x8:00000000  x2:10000940  PA:10000958", "time": "4799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e04", "instr": "sw x9, 20(x2)            x9:1000017c  x2:10000940  PA:10000954", "time": "4800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e06", "instr": "add x8, x0, x10           x8=00000005 x10:00000005", "time": "4801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e08", "instr": "add x9, x0, x11           x9=1c001fe4 x11:1c001fe4", "time": "4802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0a", "instr": "addi x10, x0, 1           x10=00000001", "time": "4803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0c", "instr": "addi x11, x0, 12          x11=0000000c", "time": "4804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e0e", "instr": "sw x12, 12(x2)          x12:00000000  x2:10000940  PA:1000094c", "time": "4805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e10", "instr": "sw x1, 28(x2)            x1:1c0020cc  x2:10000940  PA:1000095c", "time": "4806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:58"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4807, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e12", "instr": "jal x1, 958               x1=1c000e14", "time": "4807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "4809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 4810, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "4810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "4814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "4815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4816, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "4816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "4818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "4819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4821, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "4821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000013 x11:0000000c", "time": "4835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 4836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000013", "time": "4836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "4837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "4838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4839, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=0002ffc0 x15:1c2d0000  PA:1c2d0000", "time": "4839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 4854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:0002ffc0 x11:00000010", "time": "4854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 4855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:0002ffc0 x11:00000010", "time": "4855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 4858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002ffb0 x14:0002ffc0 x11:00000010", "time": "4858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4859, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002ffb0 x15:1c2d0000  PA:1c2d0000", "time": "4859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2fffb0 x15:1c2d0000 x14:0002ffb0", "time": "4877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 4878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "4878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2fffb0 x15:1c2fffb0", "time": "4880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4881, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000e14", "time": "4881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e14", "instr": "lw x12, 12(x2)          x12=00000000  x2:10000940  PA:1000094c", "time": "4883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e16", "instr": "beq x10, x0, 36          x10:1c2fffb0", "time": "4884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e18", "instr": "lui x15, 0x10000000      x15=10000000", "time": "4885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 4886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1c", "instr": "slli x8, x8, 0x2           x8=00000014  x8:00000005", "time": "4886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e1e", "instr": "addi x15, x15, 88         x15=10000058 x15:10000000", "time": "4887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 4888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e22", "instr": "add x15, x15, x8         x15=1000006c x15:10000058  x8:00000014", "time": "4888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e24", "instr": "lw x14, 0(x15)          x14=00000000 x15:1000006c  PA:1000006c", "time": "4889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4890, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e26", "instr": "sw x9, 0(x10)            x9:1c001fe4 x10:1c2fffb0  PA:1c2fffb0", "time": "4890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4908, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e28", "instr": "sw x12, 4(x10)          x12:00000000 x10:1c2fffb0  PA:1c2fffb4", "time": "4908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4926, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2a", "instr": "sw x14, 8(x10)          x14:00000000 x10:1c2fffb0  PA:1c2fffb8", "time": "4926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:64"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2c", "instr": "sw x10, 0(x15)          x10:1c2fffb0 x15:1000006c  PA:1000006c", "time": "4944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e2e", "instr": "addi x10, x0, 0           x10=00000000", "time": "4945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:67"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e30", "instr": "lw x1, 28(x2)            x1=1c0020cc  x2:10000940  PA:1000095c", "time": "4946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e32", "instr": "lw x8, 24(x2)            x8=00000000  x2:10000940  PA:10000958", "time": "4947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 4948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e34", "instr": "lw x9, 20(x2)            x9=1000017c  x2:10000940  PA:10000954", "time": "4948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 4949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e36", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "4949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 4950, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_add", "args":{"pc": "1c000e38", "instr": "jalr x0, x1, 0             x1:1c0020cc", "time": "4950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:68"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 4952, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020cc", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "4952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:217"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 4969, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020d0", "instr": "sw x0, 1640(x15)        x15:1c002000  PA:1c002668", "time": "4969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:217"}},
+{"name": "or", "cat": "or", "ph": "X", "ts": 4987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020d4", "instr": "or x10, x10, x8         x10=00000000 x10:00000000  x8:00000000", "time": "4987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:214"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 4988, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020d6", "instr": "beq x10, x0, 34          x10:00000000", "time": "4988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:219"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020f8", "instr": "lw x1, 12(x2)            x1=1c000d08  x2:10000960  PA:1000096c", "time": "5007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:220"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020fa", "instr": "lw x8, 8(x2)             x8=10000990  x2:10000960  PA:10000968", "time": "5008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020fc", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "5009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:220"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5010, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_init", "args":{"pc": "1c0020fe", "instr": "jalr x0, x1, 0             x1:1c000d08", "time": "5010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:220"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000d08", "instr": "jal x0, -108            ", "time": "5027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:38"}},
+{"name": "p.lw", "cat": "p.lw", "ph": "X", "ts": 5029, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000c9c", "instr": "p.lw x15, 4(x9!)          x15=00000000  x9=10000180  x9:1000017c  PA:1000017c", "time": "5029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "do_ctors", "args":{"pc": "1c000ca0", "instr": "bne x15, x0, 102         x15:00000000", "time": "5031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:37"}},
+{"name": "csrrwi", "cat": "csrrwi", "ph": "X", "ts": 5032, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c000ca2", "instr": "csrrwi     x0, 0x00000008, 0x300", "time": "5032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000ca6", "instr": "addi x10, x0, 0           x10=00000000", "time": "5036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5037, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000ca8", "instr": "jal x1, 406               x1=1c000caa", "time": "5037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:122"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5039, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e3e", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "5039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e40", "instr": "sw x8, 8(x2)             x8:10000990  x2:10000960  PA:10000968", "time": "5056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e42", "instr": "lui x8, 0x10000000        x8=10000000", "time": "5057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 5058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e46", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "5058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e48", "instr": "addi x8, x8, 88            x8=10000058  x8:10000000", "time": "5059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5060, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e4c", "instr": "lw x8, x10(x8)           x8=1c2fffe0 x10:00000000  x8:10000058  PA:10000058", "time": "5060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e50", "instr": "sw x1, 12(x2)            x1:1c000caa  x2:10000960  PA:1000096c", "time": "5077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5078, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e52", "instr": "bne x8, x0, 12            x8:1c2fffe0", "time": "5078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:74"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5081, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e5e", "instr": "lw x15, 0(x8)           x15=1c0017b8  x8:1c2fffe0  PA:1c2fffe0", "time": "5081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5095, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e60", "instr": "lw x10, 4(x8)           x10=00000000  x8:1c2fffe0  PA:1c2fffe4", "time": "5095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5109, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e62", "instr": "jalr x1, x15, 0            x1=1c000e64 x15:1c0017b8", "time": "5109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017b8", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "5115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:445"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017ba", "instr": "addi x10, x2, 8           x10=10000948  x2:10000940", "time": "5116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:449"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5117, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017bc", "instr": "sw x1, 28(x2)            x1:1c000e64  x2:10000940  PA:1000095c", "time": "5117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:445"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017be", "instr": "jal x1, 2144              x1=1c0017c2", "time": "5134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:449"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5152, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_conf_init", "args":{"pc": "1c00201e", "instr": "lui x15, 0x1c000         x15=0001c000", "time": "5152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_conf_init", "args":{"pc": "1c002020", "instr": "addi x15, x15, 512        x15=0001c200 x15:0001c000", "time": "5169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:65"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_conf_init", "args":{"pc": "1c002024", "instr": "sw x15, 0(x10)          x15:0001c200 x10:10000948  PA:10000948", "time": "5170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:65"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5171, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_conf_init", "args":{"pc": "1c002026", "instr": "jalr x0, x1, 0             x1:1c0017c2", "time": "5171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:66"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017c2", "instr": "lui x15, 0x1c000         x15=0001c000", "time": "5173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:451"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017c6", "instr": "addi x15, x15, 512        x15=0001c200 x15:0001c000", "time": "5174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:451"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017ca", "instr": "sw x15, 8(x2)           x15:0001c200  x2:10000940  PA:10000948", "time": "5175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:451"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5176, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017cc", "instr": "lui x15, 0x10000000      x15=10000000", "time": "5176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017d0", "instr": "lw x15, 348(x15)        x15=10000070 x15:10000000  PA:1000015c", "time": "5193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017d4", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "5194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017d8", "instr": "addi x10, x10, 1528       x10=1c0025f8 x10:1c002000", "time": "5195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5196, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017dc", "instr": "lw x11, 184(x15)        x11=1000013c x15:10000070  PA:10000128", "time": "5196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5213, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017e0", "instr": "jal x1, -2344             x1=1c0017e4", "time": "5213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:453"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eb8", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "5215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eba", "instr": "sw x8, 8(x2)             x8:1c2fffe0  x2:10000930  PA:10000938", "time": "5216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebc", "instr": "sw x9, 4(x2)             x9:10000180  x2:10000930  PA:10000934", "time": "5217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebe", "instr": "sw x1, 12(x2)            x1:1c0017e4  x2:10000930  PA:1000093c", "time": "5218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec0", "instr": "add x8, x0, x10           x8=1c0025f8 x10:1c0025f8", "time": "5219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec2", "instr": "add x9, x0, x11           x9=1000013c x11:1000013c", "time": "5220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5221, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec4", "instr": "sw x0, 16(x10)          x10:1c0025f8  PA:1c002608", "time": "5221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:282"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5239, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec8", "instr": "sw x0, 20(x10)          x10:1c0025f8  PA:1c00260c", "time": "5239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:283"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ecc", "instr": "addi x11, x0, 16          x11=00000010", "time": "5257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ece", "instr": "addi x10, x0, 0           x10=00000000", "time": "5258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5259, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed0", "instr": "jal x1, 768               x1=1c000ed2", "time": "5259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "5261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 5262, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000000", "time": "5262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "5265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 5266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "5266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "5267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5268, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "5268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a0 x10:00000000 x15:1c0026a0", "time": "5270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5271, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "5271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5273, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c0026b8 x10:1c0026a0  PA:1c0026a0", "time": "5273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000017 x11:00000010", "time": "5287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 5288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000017", "time": "5288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "5289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 5290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c0026b8", "time": "5290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5291, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=002cd928 x15:1c0026b8  PA:1c0026b8", "time": "5291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 5306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:002cd928 x11:00000010", "time": "5306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5307, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:002cd928 x11:00000010", "time": "5307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 5310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=002cd918 x14:002cd928 x11:00000010", "time": "5310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5311, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:002cd918 x15:1c0026b8  PA:1c0026b8", "time": "5311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2cffd0 x15:1c0026b8 x14:002cd918", "time": "5329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5330, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "5330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2cffd0 x15:1c2cffd0", "time": "5332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5333, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000ed2", "time": "5333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5335, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed2", "instr": "sw x10, 108(x8)         x10:1c2cffd0  x8:1c0025f8  PA:1c002664", "time": "5335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5353, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed4", "instr": "sw x9, 12(x8)            x9:1000013c  x8:1c0025f8  PA:1c002604", "time": "5353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5371, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed6", "instr": "sw x0, 0(x8)             x8:1c0025f8  PA:1c0025f8", "time": "5371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:40"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eda", "instr": "lw x1, 12(x2)            x1=1c0017e4  x2:10000930  PA:1000093c", "time": "5389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000edc", "instr": "lw x8, 8(x2)             x8=1c2fffe0  x2:10000930  PA:10000938", "time": "5390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ede", "instr": "lw x9, 4(x2)             x9=10000180  x2:10000930  PA:10000934", "time": "5391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee0", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "5392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5393, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee2", "instr": "jalr x0, x1, 0             x1:1c0017e4", "time": "5393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017e4", "instr": "addi x11, x2, 8           x11=10000948  x2:10000940", "time": "5395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017e6", "instr": "addi x13, x0, 0           x13=00000000", "time": "5396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017e8", "instr": "addi x12, x0, 0           x12=00000000", "time": "5397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017ea", "instr": "addi x10, x0, 0           x10=00000000", "time": "5398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5399, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017ec", "instr": "jal x1, 2108              x1=1c0017f0", "time": "5399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002028", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "5417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00202a", "instr": "sw x1, 12(x2)            x1:1c0017f0  x2:10000930  PA:1000093c", "time": "5418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00202c", "instr": "sw x8, 8(x2)             x8:1c2fffe0  x2:10000930  PA:10000938", "time": "5419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5420, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00202e", "instr": "sw x9, 4(x2)             x9:10000180  x2:10000930  PA:10000934", "time": "5420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:134"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 5436, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c002030", "instr": "csrrci x9, 0x00000008, 0x300   x9=00001808", "time": "5436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 5440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002034", "instr": "beq x11, x0, 52          x11:10000948", "time": "5440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:138"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002036", "instr": "lw x10, 0(x11)          x10=0001c200 x11:10000948  PA:10000948", "time": "5441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:138 (discriminator 1)"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002038", "instr": "lui x8, 0x1c002000        x8=1c002000", "time": "5442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5443, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00203c", "instr": "addi x15, x8, 1640        x15=1c002668  x8:1c002000", "time": "5443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5460, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002040", "instr": "lw x14, 0(x15)          x14=00000000 x15:1c002668  PA:1c002668", "time": "5460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002042", "instr": "add x13, x0, x8          x13=1c002000  x8:1c002000", "time": "5474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002044", "instr": "addi x12, x8, 1640        x12=1c002668  x8:1c002000", "time": "5475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 5476, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002048", "instr": "beq x14, x0, 40          x14:00000000", "time": "5476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:147"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002070", "instr": "addi x14, x0, 1           x14=00000001", "time": "5495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:154"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5496, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002072", "instr": "sw x14, 0(x15)          x14:00000001 x15:1c002668  PA:1c002668", "time": "5496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:154"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5514, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002074", "instr": "sw x10, 8(x15)          x10:0001c200 x15:1c002668  PA:1c002670", "time": "5514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:155"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5532, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002076", "instr": "sw x14, 12(x15)         x14:00000001 x15:1c002668  PA:1c002674", "time": "5532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:156"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5550, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002078", "instr": "jal x1, -234              x1=1c00207a", "time": "5550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:159"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001f8e", "instr": "lui x15, 0x2faf000       x15=02faf000", "time": "5568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:83"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001f92", "instr": "addi x15, x15, 128        x15=02faf080 x15:02faf000", "time": "5569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:83"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 5570, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001f96", "instr": "divu x10, x15, x10        x10=000001b2 x15:02faf000 x10:0001c200", "time": "5570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:83"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001f9a", "instr": "lui x15, 0x1a102000      x15=1a102000", "time": "5588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:93"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001f9e", "instr": "addi x12, x15, 12         x12=1a10200c x15:1a102000", "time": "5589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:93"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fa2", "instr": "addi x14, x0, 131         x14=00000083", "time": "5590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:93"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5591, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fa6", "instr": "sw x14, 0(x12)          x14:00000083 x12:1a10200c  PA:1a10200c", "time": "5591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:93"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fa8", "instr": "addi x13, x15, 4          x13=1a102004 x15:1a102000", "time": "5611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:94"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fac", "instr": "addi x11, x0, 167         x11=000000a7", "time": "5612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:96"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 5613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fb0", "instr": "srli x10, x10, 0x4        x10=0000001b x10:000001b2", "time": "5613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:83"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fb2", "instr": "addi x10, x10, -1         x10=0000001a x10:0000001b", "time": "5614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:83"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 5615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fb4", "instr": "srai x14, x10, 0x408      x14=00000000 x10:0000001a", "time": "5615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:94"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 5616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fb8", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "5616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:94"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5617, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fbc", "instr": "sw x14, 0(x13)          x14:00000000 x13:1a102004  PA:1a102004", "time": "5617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:94"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 5638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fbe", "instr": "p.bclr x10, x10, 23, 8      x10=0000001a x10:0000001a", "time": "5638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:95"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fc2", "instr": "add x14, x0, x15         x14=1a102000 x15:1a102000", "time": "5639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:95"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 5640, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fc4", "instr": "p.sw x10, 8(x14!)         x14=1a102008 x10:0000001a x14:1a102000  PA:1a102000", "time": "5640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:95"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5660, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fc8", "instr": "sw x11, 0(x14)          x11:000000a7 x14:1a102008  PA:1a102008", "time": "5660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:96"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fca", "instr": "addi x14, x0, 3           x14=00000003", "time": "5680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:97"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5681, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fcc", "instr": "sw x14, 0(x12)          x14:00000003 x12:1a10200c  PA:1a10200c", "time": "5681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:97"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5701, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fce", "instr": "lw x14, 0(x13)          x14=00000000 x13:1a102004  PA:1a102004", "time": "5701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:99"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fd0", "instr": "addi x15, x15, 16         x15=1a102010 x15:1a102000", "time": "5718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:100"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 5719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fd2", "instr": "andi x14, x14, 240        x14=00000000 x14:00000000", "time": "5719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:99"}},
+{"name": "p.bset", "cat": "p.bset", "ph": "X", "ts": 5720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fd6", "instr": "p.bset x14, x14, 0, 1       x14=00000002 x14:00000000", "time": "5720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:99"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5721, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fda", "instr": "sw x14, 0(x13)          x14:00000002 x13:1a102004  PA:1a102004", "time": "5721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:99"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fdc", "instr": "addi x14, x0, 32          x14=00000020", "time": "5741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:100"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5742, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fe0", "instr": "sw x14, 0(x15)          x14:00000020 x15:1a102010  PA:1a102010", "time": "5742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:100"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_setup", "args":{"pc": "1c001fe2", "instr": "jalr x0, x1, 0             x1:1c00207a", "time": "5762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:101"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 5763, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c00207a", "instr": "csrrw x0, x9, 0x300         x9:00001808", "time": "5763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00207e", "instr": "addi x10, x8, 1640        x10=1c002668  x8:1c002000", "time": "5780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:165"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5781, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002082", "instr": "jal x0, -36             ", "time": "5781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5799, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c00205e", "instr": "lw x1, 12(x2)            x1=1c0017f0  x2:10000930  PA:1000093c", "time": "5799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:166"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002060", "instr": "lw x8, 8(x2)             x8=1c2fffe0  x2:10000930  PA:10000938", "time": "5816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:166"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002062", "instr": "lw x9, 4(x2)             x9=10000180  x2:10000930  PA:10000934", "time": "5817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002064", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "5818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:166"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_open", "args":{"pc": "1c002066", "instr": "jalr x0, x1, 0             x1:1c0017f0", "time": "5819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:166"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017f0", "instr": "lw x1, 28(x2)            x1=1c000e64  x2:10000940  PA:1000095c", "time": "5821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:462"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017f2", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "5822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5823, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017f6", "instr": "sw x10, 1660(x15)       x10:1c002668 x15:1c002000  PA:1c00267c", "time": "5823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:458"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017fa", "instr": "addi x10, x0, 0           x10=00000000", "time": "5841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:462"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017fc", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "5842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:462"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5843, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_start", "args":{"pc": "1c0017fe", "instr": "jalr x0, x1, 0             x1:1c000e64", "time": "5843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:462"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e64", "instr": "bne x10, x0, 6           x10:00000000", "time": "5845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5846, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e66", "instr": "lw x8, 8(x8)             x8=1c2ffff0  x8:1c2fffe0  PA:1c2fffe8", "time": "5846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:77"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e68", "instr": "jal x0, -22             ", "time": "5860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:77"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5861, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e52", "instr": "bne x8, x0, 12            x8:1c2ffff0", "time": "5861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:74"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5864, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e5e", "instr": "lw x15, 0(x8)           x15=1c001324  x8:1c2ffff0  PA:1c2ffff0", "time": "5864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5878, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e60", "instr": "lw x10, 4(x8)           x10=00000000  x8:1c2ffff0  PA:1c2ffff4", "time": "5878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 5892, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e62", "instr": "jalr x1, x15, 0            x1=1c000e64 x15:1c001324", "time": "5892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001324", "instr": "addi x15, x0, 4           x15=00000004", "time": "5898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:370"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001328", "instr": "addi x12, x0, 24          x12=00000018", "time": "5899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:370"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 5900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00132a", "instr": "mul x12, x12, x15        x12=00000060 x12:00000018 x15:00000004", "time": "5900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:370"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5901, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00132e", "instr": "addi x2, x2, -32           x2=10000940  x2:10000960", "time": "5901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:368"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001330", "instr": "addi x10, x0, 1           x10=00000001", "time": "5918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001332", "instr": "sw x1, 28(x2)            x1:1c000e64  x2:10000940  PA:1000095c", "time": "5919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:368"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001334", "instr": "sw x8, 24(x2)            x8:1c2ffff0  x2:10000940  PA:10000958", "time": "5920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:368"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001336", "instr": "sw x9, 20(x2)            x9:10000180  x2:10000940  PA:10000954", "time": "5921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:368"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001338", "instr": "add x11, x0, x12         x11=00000060 x12:00000060", "time": "5922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00133a", "instr": "sw x12, 12(x2)          x12:00000060  x2:10000940  PA:1000094c", "time": "5923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5924, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00133c", "instr": "jal x1, -364              x1=1c00133e", "time": "5924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "5942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 5943, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000001", "time": "5943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 5946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "5946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 5947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "5947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "5948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5949, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "5949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 5951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a4 x10:00000004 x15:1c0026a0", "time": "5951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 5952, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "5952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5954, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c2d0000 x10:1c0026a4  PA:1c0026a4", "time": "5954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000067 x11:00000060", "time": "5968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 5969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000060 x11:00000067", "time": "5969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 5970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "5970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 5971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c2d0000", "time": "5971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 5972, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=0002ffb0 x15:1c2d0000  PA:1c2d0000", "time": "5972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 5987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:0002ffb0 x11:00000060", "time": "5987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 5988, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:0002ffb0 x11:00000060", "time": "5988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 5991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=0002ff50 x14:0002ffb0 x11:00000060", "time": "5991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 5992, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:0002ff50 x15:1c2d0000  PA:1c2d0000", "time": "5992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 6010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2fff50 x15:1c2d0000 x14:0002ff50", "time": "6010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6011, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "6011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 6013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2fff50 x15:1c2fff50", "time": "6013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 6014, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c00133e", "time": "6014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 6017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00133e", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "6017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 6018, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001342", "instr": "sw x10, 1704(x14)       x10:1c2fff50 x14:1c002000  PA:1c0026a8", "time": "6018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:372"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 6036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001346", "instr": "lw x12, 12(x2)          x12=00000060  x2:10000940  PA:1000094c", "time": "6036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:373"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6037, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001348", "instr": "bne x10, x0, 30          x10:1c2fff50", "time": "6037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:373"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 6072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001366", "instr": "addi x11, x0, 0           x11=00000000", "time": "6072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:378"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6073, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001368", "instr": "jal x1, 1176              x1=1c00136a", "time": "6073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:378"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 6075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001800", "instr": "add x12, x12, x10        x12=1c2fffb0 x12:00000060 x10:1c2fff50", "time": "6075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:125"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 6076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001802", "instr": "add x15, x0, x10         x15=1c2fff50 x10:1c2fff50", "time": "6076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:126"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6077, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff50 x12:1c2fffb0", "time": "6077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6080, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff51 x11:00000000 x15:1c2fff50  PA:1c2fff50", "time": "6080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6099, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff51 x12:1c2fffb0", "time": "6099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6102, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff52 x11:00000000 x15:1c2fff51  PA:1c2fff51", "time": "6102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6121, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff52 x12:1c2fffb0", "time": "6121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6124, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff53 x11:00000000 x15:1c2fff52  PA:1c2fff52", "time": "6124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff53 x12:1c2fffb0", "time": "6143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6146, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff54 x11:00000000 x15:1c2fff53  PA:1c2fff53", "time": "6146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6165, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff54 x12:1c2fffb0", "time": "6165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6168, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff55 x11:00000000 x15:1c2fff54  PA:1c2fff54", "time": "6168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6187, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff55 x12:1c2fffb0", "time": "6187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6190, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff56 x11:00000000 x15:1c2fff55  PA:1c2fff55", "time": "6190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6209, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff56 x12:1c2fffb0", "time": "6209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6212, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff57 x11:00000000 x15:1c2fff56  PA:1c2fff56", "time": "6212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6231, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff57 x12:1c2fffb0", "time": "6231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6234, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff58 x11:00000000 x15:1c2fff57  PA:1c2fff57", "time": "6234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6253, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff58 x12:1c2fffb0", "time": "6253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6256, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff59 x11:00000000 x15:1c2fff58  PA:1c2fff58", "time": "6256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6275, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff59 x12:1c2fffb0", "time": "6275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6278, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5a x11:00000000 x15:1c2fff59  PA:1c2fff59", "time": "6278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6297, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5a x12:1c2fffb0", "time": "6297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6300, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5b x11:00000000 x15:1c2fff5a  PA:1c2fff5a", "time": "6300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6319, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5b x12:1c2fffb0", "time": "6319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6322, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5c x11:00000000 x15:1c2fff5b  PA:1c2fff5b", "time": "6322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6341, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5c x12:1c2fffb0", "time": "6341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6344, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5d x11:00000000 x15:1c2fff5c  PA:1c2fff5c", "time": "6344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5d x12:1c2fffb0", "time": "6363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6366, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5e x11:00000000 x15:1c2fff5d  PA:1c2fff5d", "time": "6366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6385, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5e x12:1c2fffb0", "time": "6385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6388, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff5f x11:00000000 x15:1c2fff5e  PA:1c2fff5e", "time": "6388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6407, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff5f x12:1c2fffb0", "time": "6407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6410, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff60 x11:00000000 x15:1c2fff5f  PA:1c2fff5f", "time": "6410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff60 x12:1c2fffb0", "time": "6429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6432, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff61 x11:00000000 x15:1c2fff60  PA:1c2fff60", "time": "6432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6451, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff61 x12:1c2fffb0", "time": "6451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6454, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff62 x11:00000000 x15:1c2fff61  PA:1c2fff61", "time": "6454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6473, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff62 x12:1c2fffb0", "time": "6473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6476, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff63 x11:00000000 x15:1c2fff62  PA:1c2fff62", "time": "6476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6495, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff63 x12:1c2fffb0", "time": "6495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6498, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff64 x11:00000000 x15:1c2fff63  PA:1c2fff63", "time": "6498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6517, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff64 x12:1c2fffb0", "time": "6517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6520, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff65 x11:00000000 x15:1c2fff64  PA:1c2fff64", "time": "6520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6539, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff65 x12:1c2fffb0", "time": "6539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6542, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff66 x11:00000000 x15:1c2fff65  PA:1c2fff65", "time": "6542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6561, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff66 x12:1c2fffb0", "time": "6561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6564, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff67 x11:00000000 x15:1c2fff66  PA:1c2fff66", "time": "6564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6583, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff67 x12:1c2fffb0", "time": "6583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6586, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff68 x11:00000000 x15:1c2fff67  PA:1c2fff67", "time": "6586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6605, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff68 x12:1c2fffb0", "time": "6605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6608, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff69 x11:00000000 x15:1c2fff68  PA:1c2fff68", "time": "6608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6627, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff69 x12:1c2fffb0", "time": "6627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6630, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6a x11:00000000 x15:1c2fff69  PA:1c2fff69", "time": "6630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6649, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6a x12:1c2fffb0", "time": "6649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6652, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6b x11:00000000 x15:1c2fff6a  PA:1c2fff6a", "time": "6652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6671, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6b x12:1c2fffb0", "time": "6671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6674, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6c x11:00000000 x15:1c2fff6b  PA:1c2fff6b", "time": "6674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6c x12:1c2fffb0", "time": "6693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6696, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6d x11:00000000 x15:1c2fff6c  PA:1c2fff6c", "time": "6696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6715, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6d x12:1c2fffb0", "time": "6715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6718, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6e x11:00000000 x15:1c2fff6d  PA:1c2fff6d", "time": "6718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6737, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6e x12:1c2fffb0", "time": "6737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6740, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff6f x11:00000000 x15:1c2fff6e  PA:1c2fff6e", "time": "6740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6759, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff6f x12:1c2fffb0", "time": "6759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6762, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff70 x11:00000000 x15:1c2fff6f  PA:1c2fff6f", "time": "6762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6781, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff70 x12:1c2fffb0", "time": "6781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6784, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff71 x11:00000000 x15:1c2fff70  PA:1c2fff70", "time": "6784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6803, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff71 x12:1c2fffb0", "time": "6803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6806, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff72 x11:00000000 x15:1c2fff71  PA:1c2fff71", "time": "6806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6825, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff72 x12:1c2fffb0", "time": "6825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6828, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff73 x11:00000000 x15:1c2fff72  PA:1c2fff72", "time": "6828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6847, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff73 x12:1c2fffb0", "time": "6847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6850, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff74 x11:00000000 x15:1c2fff73  PA:1c2fff73", "time": "6850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6869, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff74 x12:1c2fffb0", "time": "6869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6872, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff75 x11:00000000 x15:1c2fff74  PA:1c2fff74", "time": "6872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6891, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff75 x12:1c2fffb0", "time": "6891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6894, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff76 x11:00000000 x15:1c2fff75  PA:1c2fff75", "time": "6894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6913, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff76 x12:1c2fffb0", "time": "6913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6916, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff77 x11:00000000 x15:1c2fff76  PA:1c2fff76", "time": "6916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6935, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff77 x12:1c2fffb0", "time": "6935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6938, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff78 x11:00000000 x15:1c2fff77  PA:1c2fff77", "time": "6938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6957, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff78 x12:1c2fffb0", "time": "6957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6960, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff79 x11:00000000 x15:1c2fff78  PA:1c2fff78", "time": "6960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 6978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "6978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 6979, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff79 x12:1c2fffb0", "time": "6979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 6982, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7a x11:00000000 x15:1c2fff79  PA:1c2fff79", "time": "6982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7001, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7a x12:1c2fffb0", "time": "7001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7004, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7b x11:00000000 x15:1c2fff7a  PA:1c2fff7a", "time": "7004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7023, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7b x12:1c2fffb0", "time": "7023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7026, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7c x11:00000000 x15:1c2fff7b  PA:1c2fff7b", "time": "7026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7045, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7c x12:1c2fffb0", "time": "7045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7048, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7d x11:00000000 x15:1c2fff7c  PA:1c2fff7c", "time": "7048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7067, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7d x12:1c2fffb0", "time": "7067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7070, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7e x11:00000000 x15:1c2fff7d  PA:1c2fff7d", "time": "7070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7089, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7e x12:1c2fffb0", "time": "7089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7092, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff7f x11:00000000 x15:1c2fff7e  PA:1c2fff7e", "time": "7092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7111, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff7f x12:1c2fffb0", "time": "7111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7114, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff80 x11:00000000 x15:1c2fff7f  PA:1c2fff7f", "time": "7114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7133, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff80 x12:1c2fffb0", "time": "7133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7136, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff81 x11:00000000 x15:1c2fff80  PA:1c2fff80", "time": "7136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff81 x12:1c2fffb0", "time": "7155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7158, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff82 x11:00000000 x15:1c2fff81  PA:1c2fff81", "time": "7158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7177, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff82 x12:1c2fffb0", "time": "7177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7180, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff83 x11:00000000 x15:1c2fff82  PA:1c2fff82", "time": "7180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7199, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff83 x12:1c2fffb0", "time": "7199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7202, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff84 x11:00000000 x15:1c2fff83  PA:1c2fff83", "time": "7202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7221, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff84 x12:1c2fffb0", "time": "7221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7224, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff85 x11:00000000 x15:1c2fff84  PA:1c2fff84", "time": "7224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7243, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff85 x12:1c2fffb0", "time": "7243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7246, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff86 x11:00000000 x15:1c2fff85  PA:1c2fff85", "time": "7246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7265, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff86 x12:1c2fffb0", "time": "7265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7268, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff87 x11:00000000 x15:1c2fff86  PA:1c2fff86", "time": "7268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7287, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff87 x12:1c2fffb0", "time": "7287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7290, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff88 x11:00000000 x15:1c2fff87  PA:1c2fff87", "time": "7290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7309, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff88 x12:1c2fffb0", "time": "7309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7312, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff89 x11:00000000 x15:1c2fff88  PA:1c2fff88", "time": "7312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff89 x12:1c2fffb0", "time": "7331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7334, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8a x11:00000000 x15:1c2fff89  PA:1c2fff89", "time": "7334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7353, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8a x12:1c2fffb0", "time": "7353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7356, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8b x11:00000000 x15:1c2fff8a  PA:1c2fff8a", "time": "7356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8b x12:1c2fffb0", "time": "7375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7378, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8c x11:00000000 x15:1c2fff8b  PA:1c2fff8b", "time": "7378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7397, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8c x12:1c2fffb0", "time": "7397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7400, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8d x11:00000000 x15:1c2fff8c  PA:1c2fff8c", "time": "7400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7419, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8d x12:1c2fffb0", "time": "7419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7422, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8e x11:00000000 x15:1c2fff8d  PA:1c2fff8d", "time": "7422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7441, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8e x12:1c2fffb0", "time": "7441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7444, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff8f x11:00000000 x15:1c2fff8e  PA:1c2fff8e", "time": "7444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7463, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff8f x12:1c2fffb0", "time": "7463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7466, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff90 x11:00000000 x15:1c2fff8f  PA:1c2fff8f", "time": "7466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7485, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff90 x12:1c2fffb0", "time": "7485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7488, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff91 x11:00000000 x15:1c2fff90  PA:1c2fff90", "time": "7488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7507, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff91 x12:1c2fffb0", "time": "7507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7510, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff92 x11:00000000 x15:1c2fff91  PA:1c2fff91", "time": "7510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7529, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff92 x12:1c2fffb0", "time": "7529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7532, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff93 x11:00000000 x15:1c2fff92  PA:1c2fff92", "time": "7532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7551, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff93 x12:1c2fffb0", "time": "7551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7554, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff94 x11:00000000 x15:1c2fff93  PA:1c2fff93", "time": "7554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7573, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff94 x12:1c2fffb0", "time": "7573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7576, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff95 x11:00000000 x15:1c2fff94  PA:1c2fff94", "time": "7576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7595, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff95 x12:1c2fffb0", "time": "7595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7598, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff96 x11:00000000 x15:1c2fff95  PA:1c2fff95", "time": "7598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7617, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff96 x12:1c2fffb0", "time": "7617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7620, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff97 x11:00000000 x15:1c2fff96  PA:1c2fff96", "time": "7620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7639, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff97 x12:1c2fffb0", "time": "7639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7642, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff98 x11:00000000 x15:1c2fff97  PA:1c2fff97", "time": "7642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7661, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff98 x12:1c2fffb0", "time": "7661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7664, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff99 x11:00000000 x15:1c2fff98  PA:1c2fff98", "time": "7664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7683, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff99 x12:1c2fffb0", "time": "7683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7686, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9a x11:00000000 x15:1c2fff99  PA:1c2fff99", "time": "7686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7705, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9a x12:1c2fffb0", "time": "7705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7708, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9b x11:00000000 x15:1c2fff9a  PA:1c2fff9a", "time": "7708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7727, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9b x12:1c2fffb0", "time": "7727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7730, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9c x11:00000000 x15:1c2fff9b  PA:1c2fff9b", "time": "7730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7749, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9c x12:1c2fffb0", "time": "7749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7752, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9d x11:00000000 x15:1c2fff9c  PA:1c2fff9c", "time": "7752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7771, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9d x12:1c2fffb0", "time": "7771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7774, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9e x11:00000000 x15:1c2fff9d  PA:1c2fff9d", "time": "7774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9e x12:1c2fffb0", "time": "7793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7796, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fff9f x11:00000000 x15:1c2fff9e  PA:1c2fff9e", "time": "7796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7815, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fff9f x12:1c2fffb0", "time": "7815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa0 x11:00000000 x15:1c2fff9f  PA:1c2fff9f", "time": "7818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7837, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa0 x12:1c2fffb0", "time": "7837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7840, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa1 x11:00000000 x15:1c2fffa0  PA:1c2fffa0", "time": "7840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7859, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa1 x12:1c2fffb0", "time": "7859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7862, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa2 x11:00000000 x15:1c2fffa1  PA:1c2fffa1", "time": "7862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7881, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa2 x12:1c2fffb0", "time": "7881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7884, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa3 x11:00000000 x15:1c2fffa2  PA:1c2fffa2", "time": "7884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa3 x12:1c2fffb0", "time": "7903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7906, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa4 x11:00000000 x15:1c2fffa3  PA:1c2fffa3", "time": "7906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7925, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa4 x12:1c2fffb0", "time": "7925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7928, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa5 x11:00000000 x15:1c2fffa4  PA:1c2fffa4", "time": "7928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7947, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa5 x12:1c2fffb0", "time": "7947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7950, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa6 x11:00000000 x15:1c2fffa5  PA:1c2fffa5", "time": "7950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7969, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa6 x12:1c2fffb0", "time": "7969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7972, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa7 x11:00000000 x15:1c2fffa6  PA:1c2fffa6", "time": "7972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 7990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "7990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 7991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa7 x12:1c2fffb0", "time": "7991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 7994, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa8 x11:00000000 x15:1c2fffa7  PA:1c2fffa7", "time": "7994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8013, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa8 x12:1c2fffb0", "time": "8013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8016, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffa9 x11:00000000 x15:1c2fffa8  PA:1c2fffa8", "time": "8016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8035, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffa9 x12:1c2fffb0", "time": "8035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8038, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffaa x11:00000000 x15:1c2fffa9  PA:1c2fffa9", "time": "8038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8057, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffaa x12:1c2fffb0", "time": "8057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8060, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffab x11:00000000 x15:1c2fffaa  PA:1c2fffaa", "time": "8060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8079, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffab x12:1c2fffb0", "time": "8079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8082, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffac x11:00000000 x15:1c2fffab  PA:1c2fffab", "time": "8082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8101, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffac x12:1c2fffb0", "time": "8101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8104, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffad x11:00000000 x15:1c2fffac  PA:1c2fffac", "time": "8104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8123, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffad x12:1c2fffb0", "time": "8123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8126, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffae x11:00000000 x15:1c2fffad  PA:1c2fffad", "time": "8126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8145, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffae x12:1c2fffb0", "time": "8145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8148, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffaf x11:00000000 x15:1c2fffae  PA:1c2fffae", "time": "8148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8167, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffaf x12:1c2fffb0", "time": "8167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8170, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1c2fffb0 x11:00000000 x15:1c2fffaf  PA:1c2fffaf", "time": "8170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1c2fffb0 x12:1c2fffb0", "time": "8189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 8190, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001808", "instr": "jalr x0, x1, 0             x1:1c00136a", "time": "8190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8192, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00136a", "instr": "lui x11, 0x1c000000      x11=1c000000", "time": "8192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:380"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00136e", "instr": "addi x11, x11, 370        x11=1c000172 x11:1c000000", "time": "8210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:380"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001372", "instr": "addi x10, x0, 1           x10=00000001", "time": "8211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:380"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8212, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001374", "instr": "jal x1, -1556             x1=1c001376", "time": "8212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:380"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_get", "args":{"pc": "1c000d60", "instr": "lui x15, 0x1b200000      x15=1b200000", "time": "8230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:63"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8231, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_get", "args":{"pc": "1c000d64", "instr": "lw x14, 64(x15)         x14=1c000000 x15:1b200000  PA:1b200040", "time": "8231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:63"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 8235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d66", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "8235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:67"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d68", "instr": "addi x15, x0, 111         x15=0000006f", "time": "8236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 8237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d6c", "instr": "sub x11, x11, x14        x11=00000172 x11:1c000172 x14:1c000000", "time": "8237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:49"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 8238, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d6e", "instr": "sub x11, x11, x10        x11=0000016e x11:00000172 x10:00000004", "time": "8238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:49"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d70", "instr": "p.extract x13, x11, 0, 20      x13=00000000 x11:0000016e", "time": "8254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d74", "instr": "p.insert x15, x13, 0, 31      x15=0000006f x15:0000006f x13:00000000", "time": "8255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d78", "instr": "p.extract x13, x11, 9, 1       x13=000000b7 x11:0000016e", "time": "8256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:56"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8257, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d7c", "instr": "p.insert x15, x13, 9, 21      x15=16e0006f x15:0000006f x13:000000b7", "time": "8257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:56"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d80", "instr": "p.extract x13, x11, 0, 11      x13=00000000 x11:0000016e", "time": "8274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:57"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d84", "instr": "p.insert x15, x13, 0, 20      x15=16e0006f x15:16e0006f x13:00000000", "time": "8275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:57"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d88", "instr": "p.extract x11, x11, 7, 12      x11=00000000 x11:0000016e", "time": "8276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:58"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8277, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d8c", "instr": "p.insert x15, x11, 7, 12      x15=16e0006f x15:16e0006f x11:00000000", "time": "8277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:58"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 8294, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d90", "instr": "p.sw x15, x0(x10)         x15:16e0006f x10:00000004  PA:1c000004", "time": "8294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:69"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 8312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d94", "instr": "jalr x0, x1, 0             x1:1c001376", "time": "8312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:79"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c001376", "instr": "lui x8, 0x1b204000        x8=1b204000", "time": "8313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c00137a", "instr": "addi x9, x8, 20            x9=1b204014  x8:1b204000", "time": "8314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8315, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c00137e", "instr": "addi x15, x0, 2           x15=00000002", "time": "8315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c001380", "instr": "sw x15, 0(x9)           x15:00000002  x9:1b204014  PA:1b204014", "time": "8332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_maskSet_base", "args":{"pc": "1c001382", "instr": "sw x15, 8(x8)           x15:00000002  x8:1b204000  PA:1b204008", "time": "8333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:110"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001384", "instr": "lui x11, 0x1c000000      x11=1c000000", "time": "8334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:383"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001388", "instr": "addi x11, x11, 314        x11=1c00013a x11:1c000000", "time": "8335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:383"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00138c", "instr": "addi x10, x0, 4           x10=00000004", "time": "8336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:383"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8337, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00138e", "instr": "jal x1, -1582             x1=1c001390", "time": "8337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:383"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_get", "args":{"pc": "1c000d60", "instr": "lui x15, 0x1b200000      x15=1b200000", "time": "8354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:63"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8355, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_bootaddr_get", "args":{"pc": "1c000d64", "instr": "lw x14, 64(x15)         x14=1c000000 x15:1b200000  PA:1b200040", "time": "8355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:63"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 8359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d66", "instr": "slli x10, x10, 0x2        x10=00000010 x10:00000004", "time": "8359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:67"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d68", "instr": "addi x15, x0, 111         x15=0000006f", "time": "8360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 8361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d6c", "instr": "sub x11, x11, x14        x11=0000013a x11:1c00013a x14:1c000000", "time": "8361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:49"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 8362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d6e", "instr": "sub x11, x11, x10        x11=0000012a x11:0000013a x10:00000010", "time": "8362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:49"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d70", "instr": "p.extract x13, x11, 0, 20      x13=00000000 x11:0000012a", "time": "8363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d74", "instr": "p.insert x15, x13, 0, 31      x15=0000006f x15:0000006f x13:00000000", "time": "8364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:55"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d78", "instr": "p.extract x13, x11, 9, 1       x13=00000095 x11:0000012a", "time": "8365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:56"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d7c", "instr": "p.insert x15, x13, 9, 21      x15=12a0006f x15:0000006f x13:00000095", "time": "8366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:56"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d80", "instr": "p.extract x13, x11, 0, 11      x13=00000000 x11:0000012a", "time": "8367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:57"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d84", "instr": "p.insert x15, x13, 0, 20      x15=12a0006f x15:12a0006f x13:00000000", "time": "8368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:57"}},
+{"name": "p.extract", "cat": "p.extract", "ph": "X", "ts": 8369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d88", "instr": "p.extract x11, x11, 7, 12      x11=00000000 x11:0000012a", "time": "8369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:58"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 8370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_itvec", "args":{"pc": "1c000d8c", "instr": "p.insert x15, x11, 7, 12      x15=12a0006f x15:12a0006f x11:00000000", "time": "8370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:58"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 8371, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d90", "instr": "p.sw x15, x0(x10)         x15:12a0006f x10:00000010  PA:1c000010", "time": "8371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:69"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 8389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_irq_set_handler", "args":{"pc": "1c000d94", "instr": "jalr x0, x1, 0             x1:1c001390", "time": "8389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/irq.c:79"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c001390", "instr": "addi x15, x0, 16          x15=00000010", "time": "8390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_irq_maskSet_base", "args":{"pc": "1c001392", "instr": "sw x15, 0(x9)           x15:00000010  x9:1b204014  PA:1b204014", "time": "8391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_maskSet_base", "args":{"pc": "1c001394", "instr": "sw x15, 8(x8)           x15:00000010  x8:1b204000  PA:1b204008", "time": "8392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:110"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001396", "instr": "lw x1, 28(x2)            x1=1c000e64  x2:10000940  PA:1000095c", "time": "8393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c001398", "instr": "lw x8, 24(x2)            x8=1c2ffff0  x2:10000940  PA:10000958", "time": "8394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00139a", "instr": "lw x9, 20(x2)            x9=10000180  x2:10000940  PA:10000954", "time": "8395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00139c", "instr": "addi x10, x0, 0           x10=00000000", "time": "8396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8397, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c00139e", "instr": "addi x2, x2, 32            x2=10000960  x2:10000940", "time": "8397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 8413, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_init", "args":{"pc": "1c0013a0", "instr": "jalr x0, x1, 0             x1:1c000e64", "time": "8413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:387"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e64", "instr": "bne x10, x0, 6           x10:00000000", "time": "8415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8416, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e66", "instr": "lw x8, 8(x8)             x8=00000000  x8:1c2ffff0  PA:1c2ffff8", "time": "8416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:77"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e68", "instr": "jal x0, -22             ", "time": "8430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:77"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e52", "instr": "bne x8, x0, 12            x8:00000000", "time": "8431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:74"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e54", "instr": "addi x10, x0, 0           x10=00000000", "time": "8432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:80"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e56", "instr": "lw x1, 12(x2)            x1=1c000caa  x2:10000960  PA:1000096c", "time": "8433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:81"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e58", "instr": "lw x8, 8(x2)             x8=10000990  x2:10000960  PA:10000968", "time": "8434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e5a", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "8435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:81"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 8436, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e5c", "instr": "jalr x0, x1, 0             x1:1c000caa", "time": "8436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:81"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000caa", "instr": "bne x10, x0, 60          x10:00000000", "time": "8438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:122"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8439, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_config_cluster_start", "args":{"pc": "1c000cac", "instr": "addi x15, x0, 0           x15=00000000", "time": "8439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_config.h:47"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 8456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_config_cluster_start", "args":{"pc": "1c000cb0", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:00000000", "time": "8456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_config.h:47"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 8457, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_clusters_start", "args":{"pc": "1c000cb4", "instr": "beq x15, x0, 110         x15:00000000", "time": "8457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:248"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_clusters_start", "args":{"pc": "1c000d22", "instr": "addi x11, x0, 0           x11=00000000", "time": "8476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:282"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8477, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_clusters_start", "args":{"pc": "1c000d24", "instr": "jal x1, -386              x1=1c000d26", "time": "8477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:282"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000ba2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "8495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000ba4", "instr": "sw x8, 40(x2)            x8:10000990  x2:10000940  PA:10000968", "time": "8496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000ba6", "instr": "sw x9, 36(x2)            x9:10000180  x2:10000940  PA:10000964", "time": "8497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000ba8", "instr": "sw x18, 32(x2)          x18:00000000  x2:10000940  PA:10000960", "time": "8498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000baa", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "8499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bac", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "8500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8501, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bae", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "8501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 8517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000bb0", "instr": "csrrs x14, x0, 0xf14       x14=00000000", "time": "8517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000bb4", "instr": "lui x19, 0x1000          x19=00001000", "time": "8518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bb6", "instr": "sw x1, 44(x2)            x1:1c000d26  x2:10000940  PA:1000096c", "time": "8519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bb8", "instr": "sw x22, 16(x2)          x22:00000000  x2:10000940  PA:10000950", "time": "8520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "p.extractu", "cat": "p.extractu", "ph": "X", "ts": 8521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000bba", "instr": "p.extractu x14, x14, 5, 5       x14=00000000 x14:00000000", "time": "8521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8522, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bbe", "instr": "add x8, x0, x10           x8=00000000 x10:00000000", "time": "8522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bc0", "instr": "addi x20, x10, 2          x20=00000002 x10:00000000", "time": "8539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bc4", "instr": "addi x9, x19, -2048        x9=00000800 x19:00001000", "time": "8540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bc8", "instr": "addi x18, x0, 8           x18=00000008", "time": "8541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:207"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 8542, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bcc", "instr": "beq x14, x10, 94         x14:00000000 x10:00000000", "time": "8542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:208"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c2a", "instr": "add x11, x0, x10         x11=00000000 x10:00000000", "time": "8576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c2c", "instr": "addi x13, x0, 0           x13=00000000", "time": "8577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8578, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c2e", "instr": "addi x10, x0, 1           x10=00000001", "time": "8578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c30", "instr": "addi x12, x0, 0           x12=00000000", "time": "8594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:220"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8595, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c32", "instr": "jal x1, 1904              x1=1c000c36", "time": "8595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:220"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000910  x2:10000940", "time": "8597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000000  x2:10000910  PA:10000938", "time": "8598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000000 x11:00000000", "time": "8599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000c36  x2:10000910  PA:1000093c", "time": "8600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:00000800  x2:10000910  PA:10000934", "time": "8601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:00000008  x2:10000910  PA:10000930", "time": "8602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8603, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00001000  x2:10000910  PA:1000092c", "time": "8603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000002  x2:10000910  PA:10000928", "time": "8619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000910  PA:10000924", "time": "8620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 8621, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "8621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "8625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 8626, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000000 x11:00000000 x20:00000018", "time": "8626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "8643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8644, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "8644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "8658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff50 x15:1c2fff50 x20:00000000", "time": "8659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8660, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000000 x15:1c2fff50  PA:1c2fff50", "time": "8660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 8675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000001", "time": "8675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8676, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ce", "instr": "addi x14, x14, 1          x14=00000001 x14:00000000", "time": "8676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187 (discriminator 1)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8679, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000001 x15:1c2fff50  PA:1c2fff50", "time": "8679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 8697, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000001 x15:1c2fff50  PA:1c2fff50", "time": "8697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8712, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000001", "time": "8712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 8731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f6", "instr": "p.bneimm x9, -26               x9:00000001", "time": "8731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013fa", "instr": "addi x19, x0, 8           x19=00000008", "time": "8732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 8733, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c0013fe", "instr": "beq x8, x0, 94            x8:00000000", "time": "8733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:68"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145c", "instr": "addi x10, x0, 0           x10=00000000", "time": "8767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:139"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8768, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145e", "instr": "jal x1, -392              x1=1c001460", "time": "8768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:139"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d6", "instr": "addi x2, x2, -16           x2=10000900  x2:10000910", "time": "8801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d8", "instr": "sw x8, 8(x2)             x8:00000000  x2:10000900  PA:10000908", "time": "8802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012da", "instr": "sw x9, 4(x2)             x9:00000001  x2:10000900  PA:10000904", "time": "8803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8804, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012dc", "instr": "addi x8, x10, 64           x8=00000040 x10:00000000", "time": "8804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012e0", "instr": "add x9, x0, x10           x9=00000000 x10:00000000", "time": "8821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 8822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e2", "instr": "lui x10, 0x1b000000      x10=1b000000", "time": "8822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e6", "instr": "addi x10, x10, 8          x10=1b000008 x10:1b000000", "time": "8823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 8824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ea", "instr": "slli x8, x8, 0x16          x8=10000000  x8:00000040", "time": "8824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 8825, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ec", "instr": "p.bclr x10, x10, 19, 12     x10=00000008 x10:1b000008", "time": "8825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f0", "instr": "add x10, x10, x8         x10=10000008 x10:00000008  x8:10000000", "time": "8842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f2", "instr": "addi x12, x0, 64          x12=00000040", "time": "8843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 8844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f6", "instr": "addi x11, x0, 0           x11=00000000", "time": "8844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 8845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f8", "instr": "sw x1, 12(x2)            x1:1c001460  x2:10000900  PA:1000090c", "time": "8845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8846, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fa", "instr": "jal x1, 1286              x1=1c0012fc", "time": "8846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001800", "instr": "add x12, x12, x10        x12=10000048 x12:00000040 x10:10000008", "time": "8848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:125"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 8849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001802", "instr": "add x15, x0, x10         x15=10000008 x10:10000008", "time": "8849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:126"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8850, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000008 x12:10000048", "time": "8850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000009 x11:00000000 x15:10000008  PA:10000008", "time": "8853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8854, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8856, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000009 x12:10000048", "time": "8856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000a x11:00000000 x15:10000009  PA:10000009", "time": "8859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8860, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8862, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000a x12:10000048", "time": "8862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000b x11:00000000 x15:1000000a  PA:1000000a", "time": "8865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8866, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8868, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000b x12:10000048", "time": "8868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000c x11:00000000 x15:1000000b  PA:1000000b", "time": "8871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8872, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8874, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000c x12:10000048", "time": "8874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000d x11:00000000 x15:1000000c  PA:1000000c", "time": "8877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000d x12:10000048", "time": "8880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000e x11:00000000 x15:1000000d  PA:1000000d", "time": "8883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8884, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8886, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000e x12:10000048", "time": "8886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000000f x11:00000000 x15:1000000e  PA:1000000e", "time": "8889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8890, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8892, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000000f x12:10000048", "time": "8892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000010 x11:00000000 x15:1000000f  PA:1000000f", "time": "8895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8896, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8898, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000010 x12:10000048", "time": "8898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000011 x11:00000000 x15:10000010  PA:10000010", "time": "8901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8902, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8904, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000011 x12:10000048", "time": "8904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000012 x11:00000000 x15:10000011  PA:10000011", "time": "8907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8908, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8910, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000012 x12:10000048", "time": "8910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000013 x11:00000000 x15:10000012  PA:10000012", "time": "8913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8916, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000013 x12:10000048", "time": "8916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000014 x11:00000000 x15:10000013  PA:10000013", "time": "8919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8920, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8922, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000014 x12:10000048", "time": "8922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000015 x11:00000000 x15:10000014  PA:10000014", "time": "8925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8926, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8928, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000015 x12:10000048", "time": "8928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000016 x11:00000000 x15:10000015  PA:10000015", "time": "8931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8932, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8934, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000016 x12:10000048", "time": "8934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000017 x11:00000000 x15:10000016  PA:10000016", "time": "8937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8940, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000017 x12:10000048", "time": "8940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000018 x11:00000000 x15:10000017  PA:10000017", "time": "8943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8944, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8946, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000018 x12:10000048", "time": "8946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000019 x11:00000000 x15:10000018  PA:10000018", "time": "8949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8950, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8952, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000019 x12:10000048", "time": "8952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001a x11:00000000 x15:10000019  PA:10000019", "time": "8955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8956, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8958, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001a x12:10000048", "time": "8958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001b x11:00000000 x15:1000001a  PA:1000001a", "time": "8961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8964, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001b x12:10000048", "time": "8964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001c x11:00000000 x15:1000001b  PA:1000001b", "time": "8967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8968, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001c x12:10000048", "time": "8970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001d x11:00000000 x15:1000001c  PA:1000001c", "time": "8973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8974, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8976, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001d x12:10000048", "time": "8976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001e x11:00000000 x15:1000001d  PA:1000001d", "time": "8979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8980, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8982, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001e x12:10000048", "time": "8982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000001f x11:00000000 x15:1000001e  PA:1000001e", "time": "8985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8986, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8988, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000001f x12:10000048", "time": "8988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000020 x11:00000000 x15:1000001f  PA:1000001f", "time": "8991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8992, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 8994, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000020 x12:10000048", "time": "8994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 8997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000021 x11:00000000 x15:10000020  PA:10000020", "time": "8997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 8998, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "8998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9000, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000021 x12:10000048", "time": "9000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000022 x11:00000000 x15:10000021  PA:10000021", "time": "9003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9004, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9006, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000022 x12:10000048", "time": "9006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000023 x11:00000000 x15:10000022  PA:10000022", "time": "9009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9010, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9012, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000023 x12:10000048", "time": "9012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000024 x11:00000000 x15:10000023  PA:10000023", "time": "9015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9016, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9018, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000024 x12:10000048", "time": "9018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000025 x11:00000000 x15:10000024  PA:10000024", "time": "9021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9022, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9024, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000025 x12:10000048", "time": "9024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000026 x11:00000000 x15:10000025  PA:10000025", "time": "9027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9028, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9030, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000026 x12:10000048", "time": "9030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000027 x11:00000000 x15:10000026  PA:10000026", "time": "9033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9034, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9036, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000027 x12:10000048", "time": "9036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000028 x11:00000000 x15:10000027  PA:10000027", "time": "9039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9040, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9042, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000028 x12:10000048", "time": "9042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000029 x11:00000000 x15:10000028  PA:10000028", "time": "9045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9046, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9048, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000029 x12:10000048", "time": "9048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002a x11:00000000 x15:10000029  PA:10000029", "time": "9051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9052, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9054, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002a x12:10000048", "time": "9054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002b x11:00000000 x15:1000002a  PA:1000002a", "time": "9057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9060, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002b x12:10000048", "time": "9060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002c x11:00000000 x15:1000002b  PA:1000002b", "time": "9063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9064, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9066, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002c x12:10000048", "time": "9066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002d x11:00000000 x15:1000002c  PA:1000002c", "time": "9069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9070, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9072, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002d x12:10000048", "time": "9072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002e x11:00000000 x15:1000002d  PA:1000002d", "time": "9075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9076, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9078, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002e x12:10000048", "time": "9078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000002f x11:00000000 x15:1000002e  PA:1000002e", "time": "9081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9082, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9084, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000002f x12:10000048", "time": "9084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000030 x11:00000000 x15:1000002f  PA:1000002f", "time": "9087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9088, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9090, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000030 x12:10000048", "time": "9090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000031 x11:00000000 x15:10000030  PA:10000030", "time": "9093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9094, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9096, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000031 x12:10000048", "time": "9096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000032 x11:00000000 x15:10000031  PA:10000031", "time": "9099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9100, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9102, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000032 x12:10000048", "time": "9102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000033 x11:00000000 x15:10000032  PA:10000032", "time": "9105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9106, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9108, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000033 x12:10000048", "time": "9108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000034 x11:00000000 x15:10000033  PA:10000033", "time": "9111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9112, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9114, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000034 x12:10000048", "time": "9114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000035 x11:00000000 x15:10000034  PA:10000034", "time": "9117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9118, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9120, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000035 x12:10000048", "time": "9120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000036 x11:00000000 x15:10000035  PA:10000035", "time": "9123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9124, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9126, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000036 x12:10000048", "time": "9126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000037 x11:00000000 x15:10000036  PA:10000036", "time": "9129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9130, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9132, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000037 x12:10000048", "time": "9132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000038 x11:00000000 x15:10000037  PA:10000037", "time": "9135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9136, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9138, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000038 x12:10000048", "time": "9138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000039 x11:00000000 x15:10000038  PA:10000038", "time": "9141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9142, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9144, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000039 x12:10000048", "time": "9144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003a x11:00000000 x15:10000039  PA:10000039", "time": "9147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9148, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9150, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003a x12:10000048", "time": "9150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003b x11:00000000 x15:1000003a  PA:1000003a", "time": "9153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9154, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9156, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003b x12:10000048", "time": "9156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003c x11:00000000 x15:1000003b  PA:1000003b", "time": "9159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9160, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9162, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003c x12:10000048", "time": "9162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003d x11:00000000 x15:1000003c  PA:1000003c", "time": "9165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9166, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003d x12:10000048", "time": "9168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003e x11:00000000 x15:1000003d  PA:1000003d", "time": "9171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9172, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9174, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003e x12:10000048", "time": "9174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1000003f x11:00000000 x15:1000003e  PA:1000003e", "time": "9177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9178, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9180, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1000003f x12:10000048", "time": "9180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000040 x11:00000000 x15:1000003f  PA:1000003f", "time": "9183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9184, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9186, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000040 x12:10000048", "time": "9186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000041 x11:00000000 x15:10000040  PA:10000040", "time": "9189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9190, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9192, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000041 x12:10000048", "time": "9192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000042 x11:00000000 x15:10000041  PA:10000041", "time": "9195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9196, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9198, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000042 x12:10000048", "time": "9198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000043 x11:00000000 x15:10000042  PA:10000042", "time": "9201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9202, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000043 x12:10000048", "time": "9204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000044 x11:00000000 x15:10000043  PA:10000043", "time": "9207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9208, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9210, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000044 x12:10000048", "time": "9210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000045 x11:00000000 x15:10000044  PA:10000044", "time": "9213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9214, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000045 x12:10000048", "time": "9216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000046 x11:00000000 x15:10000045  PA:10000045", "time": "9219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9220, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9222, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000046 x12:10000048", "time": "9222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000047 x11:00000000 x15:10000046  PA:10000046", "time": "9225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9226, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9228, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000047 x12:10000048", "time": "9228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 9231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10000048 x11:00000000 x15:10000047  PA:10000047", "time": "9231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9232, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "9232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10000048 x12:10000048", "time": "9234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9235, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001808", "instr": "jalr x0, x1, 0             x1:1c0012fc", "time": "9235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9237, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fc", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "9237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9254, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001300", "instr": "lw x15, 1704(x15)       x15=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "9254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001304", "instr": "addi x14, x0, 24          x14=00000018", "time": "9268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001306", "instr": "lw x1, 12(x2)            x1=1c001460  x2:10000900  PA:1000090c", "time": "9269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 9270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001308", "instr": "p.mac x15, x9, x14         x15=1c2fff50 x15:1c2fff50  x9:00000000 x14:00000018", "time": "9270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9271, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c00130c", "instr": "lui x14, 0x201000        x14=00201000", "time": "9271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001310", "instr": "addi x14, x14, -508       x14=00200e04 x14:00201000", "time": "9288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001314", "instr": "add x8, x8, x14           x8=10200e04  x8:10000000 x14:00200e04", "time": "9289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001316", "instr": "lw x9, 4(x2)             x9=00000001  x2:10000900  PA:10000904", "time": "9290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9291, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001318", "instr": "sw x8, 20(x15)           x8:10200e04 x15:1c2fff50  PA:1c2fff64", "time": "9291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:61"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131a", "instr": "lw x8, 8(x2)             x8=00000000  x2:10000900  PA:10000908", "time": "9309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9310, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131c", "instr": "sw x0, 12(x15)          x15:1c2fff50  PA:1c2fff5c", "time": "9310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001320", "instr": "addi x2, x2, 16            x2=10000910  x2:10000900", "time": "9328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9329, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001322", "instr": "jalr x0, x1, 0             x1:1c001460", "time": "9329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001460", "instr": "lui x15, 0x10201000      x15=10201000", "time": "9331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001464", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "9332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9333, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001466", "instr": "sw x14, 1024(x15)       x14:ffffffff x15:10201000  PA:10201400", "time": "9333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9338, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00146a", "instr": "lui x15, 0x1c000000      x15=1c000000", "time": "9338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:150"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00146e", "instr": "addi x15, x15, 128        x15=1c000080 x15:1c000000", "time": "9351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:150"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001472", "instr": "lui x14, 0x6c80000       x14=06c80000", "time": "9352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:150"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 9353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001476", "instr": "p.bclr x15, x15, 7, 0       x15=1c000000 x15:1c000080", "time": "9353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:150"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147a", "instr": "addi x14, x14, 16         x14=06c80010 x14:06c80000", "time": "9354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:150"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9355, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000001 x19:00000008", "time": "9355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80011  x9:00000001 x14:06c80010", "time": "9373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9374, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b200044 x13:06c80011", "time": "9374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9391, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b200044  PA:1b200044", "time": "9391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000002  x9:00000001", "time": "9395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9396, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9398, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000002 x19:00000008", "time": "9398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80012  x9:00000002 x14:06c80010", "time": "9401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b200048 x13:06c80012", "time": "9402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9403, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b200048  PA:1b200048", "time": "9403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000003  x9:00000002", "time": "9407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9408, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9410, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000003 x19:00000008", "time": "9410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80013  x9:00000003 x14:06c80010", "time": "9413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b20004c x13:06c80013", "time": "9414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9415, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b20004c  PA:1b20004c", "time": "9415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000004  x9:00000003", "time": "9419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9422, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000004 x19:00000008", "time": "9422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80014  x9:00000004 x14:06c80010", "time": "9425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b200050 x13:06c80014", "time": "9426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9427, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b200050  PA:1b200050", "time": "9427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000005  x9:00000004", "time": "9431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9432, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9434, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000005 x19:00000008", "time": "9434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80015  x9:00000005 x14:06c80010", "time": "9437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b200054 x13:06c80015", "time": "9438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9439, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b200054  PA:1b200054", "time": "9439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000006  x9:00000005", "time": "9443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9444, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9446, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000006 x19:00000008", "time": "9446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80016  x9:00000006 x14:06c80010", "time": "9449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b200058 x13:06c80016", "time": "9450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9451, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b200058  PA:1b200058", "time": "9451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000007  x9:00000006", "time": "9455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9456, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9458, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000007 x19:00000008", "time": "9458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148a", "instr": "add x13, x9, x14         x13=06c80017  x9:00000007 x14:06c80010", "time": "9461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00148e", "instr": "slli x13, x13, 0x2        x13=1b20005c x13:06c80017", "time": "9462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9463, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set", "args":{"pc": "1c001490", "instr": "sw x15, 0(x13)          x15:1c000000 x13:1b20005c  PA:1b20005c", "time": "9463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:55"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001492", "instr": "addi x9, x9, 1             x9=00000008  x9:00000007", "time": "9467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001494", "instr": "jal x0, -24             ", "time": "9468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00147c", "instr": "blt x9, x19, 14           x9:00000008 x19:00000008", "time": "9470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:149"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001480", "instr": "lui x15, 0x10200000      x15=10200000", "time": "9471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001484", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "9472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9473, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001486", "instr": "sw x14, 8(x15)          x14:ffffffff x15:10200000  PA:10200008", "time": "9473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001488", "instr": "jal x0, -172            ", "time": "9477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 9478, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "9478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000c36  x2:10000910  PA:1000093c", "time": "9493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000000  x2:10000910  PA:10000938", "time": "9494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=00000800  x2:10000910  PA:10000934", "time": "9495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=00000008  x2:10000910  PA:10000930", "time": "9496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00001000  x2:10000910  PA:1000092c", "time": "9497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000002  x2:10000910  PA:10000928", "time": "9498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000910  PA:10000924", "time": "9499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000940  x2:10000910", "time": "9500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9501, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000c36", "time": "9501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c36", "instr": "addi x11, x18, -1         x11=00000007 x18:00000008", "time": "9503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:221"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c3a", "instr": "mul x11, x11, x9         x11=00003800 x11:00000007  x9:00000800", "time": "9504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:221"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9505, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c3e", "instr": "add x10, x0, x20         x10=00000002 x20:00000002", "time": "9505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:221"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c40", "instr": "jal x1, 1424              x1=1c000c42", "time": "9522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:221"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "9524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 9525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000002", "time": "9525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "9526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9527, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "9527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000000 x10:00000002", "time": "9541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "9542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=10000990 x10:00000000 x15:10000990", "time": "9543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "9544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=100009a0 x10:10000990  PA:10000990", "time": "9546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00003807 x11:00003800", "time": "9547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 9548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00003800 x11:00003807", "time": "9548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "9549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 9550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:100009a0", "time": "9550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000ff5f0 x15:100009a0  PA:100009a0", "time": "9551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000ff5f0 x11:00003800", "time": "9553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000ff5f0 x11:00003800", "time": "9554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 9557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000fbdf0 x14:000ff5f0 x11:00003800", "time": "9557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000fbdf0 x15:100009a0  PA:100009a0", "time": "9558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=100fc790 x15:100009a0 x14:000fbdf0", "time": "9559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "9560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=100fc790 x15:100fc790", "time": "9562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9563, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000c42", "time": "9563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 9565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c42", "instr": "beq x10, x0, -88         x10:100fc790", "time": "9565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:223"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c44", "instr": "addi x15, x0, 1           x15=00000001", "time": "9566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:227"}},
+{"name": "sll", "cat": "sll", "ph": "X", "ts": 9567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c46", "instr": "sll x15, x15, x18        x15=00000100 x15:00000001 x18:00000008", "time": "9567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:227"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c4a", "instr": "addi x15, x15, -1         x15=000000ff x15:00000100", "time": "9568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:227"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9569, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c000c4c", "instr": "lui x14, 0x1b204000      x14=1b204000", "time": "9569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c000c50", "instr": "sw x15, 132(x14)        x15:000000ff x14:1b204000  PA:1b204084", "time": "9586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c54", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "9587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:228"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c58", "instr": "addi x15, x15, 556        x15=1c00222c x15:1c002000", "time": "9588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:228"}},
+{"name": "p.bset", "cat": "p.bset", "ph": "X", "ts": 9589, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c5c", "instr": "p.bset x15, x15, 0, 0       x15=1c00222d x15:1c00222c", "time": "9589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:228"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000c60", "instr": "sw x15, 128(x14)        x15:1c00222d x14:1b204000  PA:1b204080", "time": "9606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000c64", "instr": "sw x9, 128(x14)          x9:00000800 x14:1b204000  PA:1b204080", "time": "9607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000c68", "instr": "sw x10, 128(x14)        x10:100fc790 x14:1b204000  PA:1b204080", "time": "9608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c6c", "instr": "addi x10, x0, 0           x10=00000000", "time": "9609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:240"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9610, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c6e", "instr": "jal x1, -348              x1=1c000c70", "time": "9610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:240"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_maskSet_base", "args":{"pc": "1c000b12", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "9646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:110"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_maskSet_base", "args":{"pc": "1c000b16", "instr": "lui x14, 0x70000         x14=00070000", "time": "9647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_maskSet_base", "args":{"pc": "1c000b1a", "instr": "sw x14, 8(x15)          x14:00070000 x15:1b204000  PA:1b204008", "time": "9648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:110"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9649, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_config_cluster_start", "args":{"pc": "1c000b1c", "instr": "addi x14, x0, 0           x14=00000000", "time": "9649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_config.h:47"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 9667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_config_cluster_start", "args":{"pc": "1c000b20", "instr": "p.bclr x14, x14, 30, 1      x14=00000000 x14:00000000", "time": "9667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_config.h:47"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 9668, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_start", "args":{"pc": "1c000b24", "instr": "beq x14, x0, 92          x14:00000000", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:181"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_team_config", "args":{"pc": "1c000b80", "instr": "addi x13, x0, 8           x13=00000008", "time": "9688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_pe.h:157"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_team_config", "args":{"pc": "1c000b84", "instr": "addi x14, x0, 1           x14=00000001", "time": "9689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_pe.h:157"}},
+{"name": "sll", "cat": "sll", "ph": "X", "ts": 9690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_team_config", "args":{"pc": "1c000b86", "instr": "sll x14, x14, x13        x14=00000100 x14:00000001 x13:00000008", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_pe.h:157"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_team_config", "args":{"pc": "1c000b8a", "instr": "addi x14, x14, -1         x14=000000ff x14:00000100", "time": "9691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_pe.h:157"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9692, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c000b8c", "instr": "lui x13, 0x1b204000      x13=1b204000", "time": "9692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c000b90", "instr": "sw x14, 132(x13)        x14:000000ff x13:1b204000  PA:1b204084", "time": "9709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c000b94", "instr": "addi x13, x15, 512        x13=1b204200 x15:1b204000", "time": "9710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c000b98", "instr": "sw x14, 0(x13)          x14:000000ff x13:1b204200  PA:1b204200", "time": "9711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c000b9a", "instr": "addi x15, x15, 524        x15=1b20420c x15:1b204000", "time": "9712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c000b9e", "instr": "sw x14, 0(x15)          x14:000000ff x15:1b20420c  PA:1b20420c", "time": "9713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9714, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c000ba0", "instr": "jalr x0, x1, 0             x1:1c000c70", "time": "9714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c70", "instr": "addi x10, x0, 0           x10=00000000", "time": "9716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:243"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9717, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000c72", "instr": "jal x0, -134            ", "time": "9717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:243"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bec", "instr": "lw x1, 44(x2)            x1=1c000d26  x2:10000940  PA:1000096c", "time": "9735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9736, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bee", "instr": "lw x8, 40(x2)            x8=10000990  x2:10000940  PA:10000968", "time": "9736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bf0", "instr": "lw x9, 36(x2)            x9=10000180  x2:10000940  PA:10000964", "time": "9752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bf2", "instr": "lw x18, 32(x2)          x18=00000000  x2:10000940  PA:10000960", "time": "9753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bf4", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "9754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bf6", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "9755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bf8", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "9756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bfa", "instr": "lw x22, 16(x2)          x22=00000000  x2:10000940  PA:10000950", "time": "9757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bfc", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "9758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9759, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_cluster_start", "args":{"pc": "1c000bfe", "instr": "jalr x0, x1, 0             x1:1c000d26", "time": "9759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:244"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_check_clusters_start", "args":{"pc": "1c000d26", "instr": "bne x10, x0, -64         x10:00000000", "time": "9776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:282"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d28", "instr": "addi x2, x8, -32           x2=10000970  x8:10000990", "time": "9777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d2c", "instr": "lw x1, 28(x2)            x1=1c0000d8  x2:10000970  PA:1000098c", "time": "9778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9779, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d2e", "instr": "lw x8, 24(x2)            x8=00000000  x2:10000970  PA:10000988", "time": "9779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d30", "instr": "lw x9, 20(x2)            x9=00000000  x2:10000970  PA:10000984", "time": "9795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d32", "instr": "lw x18, 16(x2)          x18=00000000  x2:10000970  PA:10000980", "time": "9796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d34", "instr": "lw x19, 12(x2)          x19=00000000  x2:10000970  PA:1000097c", "time": "9797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d36", "instr": "lw x20, 8(x2)           x20=00000000  x2:10000970  PA:10000978", "time": "9798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d38", "instr": "addi x2, x2, 32            x2=10000990  x2:10000970", "time": "9799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9800, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init", "args":{"pc": "1c000d3a", "instr": "jalr x0, x1, 0             x1:1c0000d8", "time": "9800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:141"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000d8", "instr": "addi x10, x0, 0           x10=00000000", "time": "9818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:116"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9819, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000dc", "instr": "addi x11, x0, 0           x11=00000000", "time": "9819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:117"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 9836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000e0", "instr": "auipc x7, 0x1000            x7=1c0010e0", "time": "9836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:120"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9837, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000e4", "instr": "addi x7, x7, -1684         x7=1c000a4c  x7:1c0010e0", "time": "9837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:120"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9839, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000e8", "instr": "jalr x1, x7, 0             x1=1c0000ec  x7:1c000a4c", "time": "9839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a4c", "instr": "addi x2, x2, -32           x2=10000970  x2:10000990", "time": "9873", "Origin": "/scratch/digirols/pulp_api_example/main.c:61"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9874, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a4e", "instr": "addi x11, x0, 1           x11=00000001", "time": "9874", "Origin": "/scratch/digirols/pulp_api_example/main.c:63"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a50", "instr": "addi x10, x0, 0           x10=00000000", "time": "9890", "Origin": "/scratch/digirols/pulp_api_example/main.c:63"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a52", "instr": "sw x1, 28(x2)            x1:1c0000ec  x2:10000970  PA:1000098c", "time": "9891", "Origin": "/scratch/digirols/pulp_api_example/main.c:61"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a54", "instr": "sw x8, 24(x2)            x8:00000000  x2:10000970  PA:10000988", "time": "9892", "Origin": "/scratch/digirols/pulp_api_example/main.c:61"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a56", "instr": "sw x9, 20(x2)            x9:00000000  x2:10000970  PA:10000984", "time": "9893", "Origin": "/scratch/digirols/pulp_api_example/main.c:61"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a58", "instr": "sw x18, 16(x2)          x18:00000000  x2:10000970  PA:10000980", "time": "9894", "Origin": "/scratch/digirols/pulp_api_example/main.c:61"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a5a", "instr": "jal x1, 1194              x1=1c000a5c", "time": "9895", "Origin": "/scratch/digirols/pulp_api_example/main.c:63"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f04", "instr": "addi x2, x2, -32           x2=10000950  x2:10000970", "time": "9897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f06", "instr": "sw x19, 12(x2)          x19:00000000  x2:10000950  PA:1000095c", "time": "9898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f08", "instr": "add x19, x0, x11         x19=00000001 x11:00000001", "time": "9899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0a", "instr": "sw x1, 28(x2)            x1:1c000a5c  x2:10000950  PA:1000096c", "time": "9900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0c", "instr": "sw x8, 24(x2)            x8:00000000  x2:10000950  PA:10000968", "time": "9901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f0e", "instr": "sw x9, 20(x2)            x9:00000000  x2:10000950  PA:10000964", "time": "9902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f10", "instr": "sw x18, 16(x2)          x18:00000000  x2:10000950  PA:10000960", "time": "9903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f12", "instr": "sw x20, 8(x2)           x20:00000000  x2:10000950  PA:10000958", "time": "9904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f14", "instr": "sw x21, 4(x2)           x21:00000000  x2:10000950  PA:10000954", "time": "9905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f16", "instr": "sw x22, 0(x2)           x22:00000000  x2:10000950  PA:10000950", "time": "9906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:55"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 9907, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000f18", "instr": "csrrci     x21, 0x00000008, 0x300 x21=00001808", "time": "9907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000f1c", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "9911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f1e", "instr": "bne x10, x0, 14          x10:00000000", "time": "9912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:58"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f20", "instr": "lui x15, 0x10000000      x15=10000000", "time": "9913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:58 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f24", "instr": "lw x15, 348(x15)        x15=10000070 x15:10000000  PA:1000015c", "time": "9914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:58 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f28", "instr": "lw x18, 184(x15)        x18=1000013c x15:10000070  PA:10000128", "time": "9916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:58 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f2c", "instr": "addi x11, x0, 112         x11=00000070", "time": "9917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f30", "instr": "mul x11, x19, x11        x11=00000070 x19:00000001 x11:00000070", "time": "9918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 9919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f34", "instr": "csrrs x10, x0, 0xf14       x10=00000000", "time": "9919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 9920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f38", "instr": "srai x10, x10, 0x405      x10=00000000 x10:00000000", "time": "9920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 9921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000f3a", "instr": "p.bclr x10, x10, 25, 6      x10=00000000 x10:00000000", "time": "9921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f3e", "instr": "addi x10, x10, 2          x10=00000002 x10:00000000", "time": "9922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9923, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f40", "instr": "jal x1, 656               x1=1c000f42", "time": "9923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "9925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 9926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000002", "time": "9926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "9927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9928, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "9928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000000 x10:00000002", "time": "9942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "9943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=10000990 x10:00000000 x15:10000990", "time": "9944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9945, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "9945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=100009a0 x10:10000990  PA:10000990", "time": "9947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000077 x11:00000070", "time": "9948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 9949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000070 x11:00000077", "time": "9949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "9950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 9951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:100009a0", "time": "9951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 9952, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000fbdf0 x15:100009a0  PA:100009a0", "time": "9952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000fbdf0 x11:00000070", "time": "9954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9955, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000fbdf0 x11:00000070", "time": "9955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 9958, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000fbd80 x14:000fbdf0 x11:00000070", "time": "9958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000fbd80 x15:100009a0  PA:100009a0", "time": "9959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=100fc720 x15:100009a0 x14:000fbd80", "time": "9960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9961, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "9961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=100fc720 x15:100fc720", "time": "9963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9964, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000f42", "time": "9964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f42", "instr": "add x8, x0, x10           x8=100fc720 x10:100fc720", "time": "9966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f44", "instr": "addi x10, x0, -1          x10=ffffffff", "time": "9967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 9968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f46", "instr": "beq x8, x0, 24            x8:100fc720", "time": "9968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f48", "instr": "addi x8, x8, 8             x8=100fc728  x8:100fc720", "time": "9969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f4a", "instr": "addi x9, x0, 0             x9=00000000", "time": "9970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f4c", "instr": "lui x22, 0x10000000      x22=10000000", "time": "9971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f50", "instr": "addi x20, x8, -8          x20=100fc720  x8:100fc728", "time": "9972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 9973, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f54", "instr": "blt x9, x19, 30           x9:00000000 x19:00000001", "time": "9973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 1)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f72", "instr": "add x11, x0, x18         x11=1000013c x18:1000013c", "time": "9976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f74", "instr": "add x10, x0, x20         x10=100fc720 x20:100fc720", "time": "9977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9978, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f76", "instr": "jal x1, -190              x1=1c000f78", "time": "9978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eb8", "instr": "addi x2, x2, -16           x2=10000940  x2:10000950", "time": "9980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eba", "instr": "sw x8, 8(x2)             x8:100fc728  x2:10000940  PA:10000948", "time": "9981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebc", "instr": "sw x9, 4(x2)             x9:00000000  x2:10000940  PA:10000944", "time": "9982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ebe", "instr": "sw x1, 12(x2)            x1:1c000f78  x2:10000940  PA:1000094c", "time": "9983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec0", "instr": "add x8, x0, x10           x8=100fc720 x10:100fc720", "time": "9984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ec2", "instr": "add x9, x0, x11           x9=1000013c x11:1000013c", "time": "9985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:34"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec4", "instr": "sw x0, 16(x10)          x10:100fc720  PA:100fc730", "time": "9986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:282"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 9987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_min_init", "args":{"pc": "1c000ec8", "instr": "sw x0, 20(x10)          x10:100fc720  PA:100fc734", "time": "9987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:283"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ecc", "instr": "addi x11, x0, 16          x11=00000010", "time": "9988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ece", "instr": "addi x10, x0, 0           x10=00000000", "time": "9989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9990, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed0", "instr": "jal x1, 768               x1=1c000ed2", "time": "9990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "9992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 9993, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000000", "time": "9993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 9996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "9996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 9997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ea", "instr": "slli x10, x10, 0x2        x10=00000000 x10:00000000", "time": "9997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 9998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011ec", "instr": "addi x15, x15, 1696       x15=1c0026a0 x15:1c002000", "time": "9998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 9999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011f0", "instr": "jal x0, -14             ", "time": "9999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1c0026a0 x10:00000000 x15:1c0026a0", "time": "10001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "10002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10004, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=1c0026b8 x10:1c0026a0  PA:1c0026a0", "time": "10004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00000017 x11:00000010", "time": "10018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 10019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00000010 x11:00000017", "time": "10019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "10020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 10021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:1c0026b8", "time": "10021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10022, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=002cd918 x15:1c0026b8  PA:1c0026b8", "time": "10022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 10037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:002cd918 x11:00000010", "time": "10037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10038, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:002cd918 x11:00000010", "time": "10038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 10041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=002cd908 x14:002cd918 x11:00000010", "time": "10041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10042, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:002cd908 x15:1c0026b8  PA:1c0026b8", "time": "10042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=1c2cffc0 x15:1c0026b8 x14:002cd908", "time": "10060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10061, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "10061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=1c2cffc0 x15:1c2cffc0", "time": "10063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 10064, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c000ed2", "time": "10064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed2", "instr": "sw x10, 108(x8)         x10:1c2cffc0  x8:100fc720  PA:100fc78c", "time": "10066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:37"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed4", "instr": "sw x9, 12(x8)            x9:1000013c  x8:100fc720  PA:100fc72c", "time": "10067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:39"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ed6", "instr": "sw x0, 0(x8)             x8:100fc720  PA:100fc720", "time": "10068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:40"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000eda", "instr": "lw x1, 12(x2)            x1=1c000f78  x2:10000940  PA:1000094c", "time": "10069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000edc", "instr": "lw x8, 8(x2)             x8=100fc728  x2:10000940  PA:10000948", "time": "10070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ede", "instr": "lw x9, 4(x2)             x9=00000000  x2:10000940  PA:10000944", "time": "10071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee0", "instr": "addi x2, x2, 16            x2=10000950  x2:10000940", "time": "10072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 10073, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_event_init", "args":{"pc": "1c000ee2", "instr": "jalr x0, x1, 0             x1:1c000f78", "time": "10073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f78", "instr": "addi x15, x22, 312        x15=10000138 x22:10000000", "time": "10075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f7c", "instr": "lw x14, 0(x15)          x14=100000b8 x15:10000138  PA:10000138", "time": "10076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f7e", "instr": "addi x9, x9, 1             x9=00000001  x9:00000000", "time": "10077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 3)"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 10078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f80", "instr": "p.sw x14, 112(x8!)         x8=100fc798 x14:100000b8  x8:100fc728  PA:100fc728", "time": "10078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69 (discriminator 3)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f84", "instr": "sw x20, 0(x15)          x20:100fc720 x15:10000138  PA:10000138", "time": "10079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:70 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10080, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f88", "instr": "jal x0, -56             ", "time": "10080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:70 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f50", "instr": "addi x20, x8, -8          x20=100fc790  x8:100fc798", "time": "10082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:69"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 10083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f54", "instr": "blt x9, x19, 30           x9:00000001 x19:00000001", "time": "10083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:67 (discriminator 1)"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 10084, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c000f58", "instr": "csrrw x0, x21, 0x300       x21:00001808", "time": "10084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f5c", "instr": "addi x10, x0, 0           x10=00000000", "time": "10088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:75"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f5e", "instr": "lw x1, 28(x2)            x1=1c000a5c  x2:10000950  PA:1000096c", "time": "10089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f60", "instr": "lw x8, 24(x2)            x8=00000000  x2:10000950  PA:10000968", "time": "10090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f62", "instr": "lw x9, 20(x2)            x9=00000000  x2:10000950  PA:10000964", "time": "10091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f64", "instr": "lw x18, 16(x2)          x18=00000000  x2:10000950  PA:10000960", "time": "10092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f66", "instr": "lw x19, 12(x2)          x19=00000000  x2:10000950  PA:1000095c", "time": "10093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f68", "instr": "lw x20, 8(x2)           x20=00000000  x2:10000950  PA:10000958", "time": "10094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6a", "instr": "lw x21, 4(x2)           x21=00000000  x2:10000950  PA:10000954", "time": "10095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6c", "instr": "lw x22, 0(x2)           x22=00000000  x2:10000950  PA:10000950", "time": "10096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f6e", "instr": "addi x2, x2, 32            x2=10000970  x2:10000950", "time": "10097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 10098, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_alloc", "args":{"pc": "1c000f70", "instr": "jalr x0, x1, 0             x1:1c000a5c", "time": "10098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:76"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10100, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a5c", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "10100", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a60", "instr": "addi x12, x0, 0           x12=00000000", "time": "10117", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a62", "instr": "addi x11, x11, -1606      x11=1c0009ba x11:1c001000", "time": "10118", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a66", "instr": "addi x10, x0, 0           x10=00000000", "time": "10119", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10120, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a68", "instr": "jal x1, 1314              x1=1c000a6a", "time": "10120", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 10122, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000f8a", "instr": "csrrci     x13, 0x00000008, 0x300 x13=00001808", "time": "10122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10126, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000f8e", "instr": "bne x10, x0, 14          x10:00000000", "time": "10126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:110"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000f90", "instr": "lui x15, 0x10000000      x15=10000000", "time": "10140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:110 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10141, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000f94", "instr": "lw x15, 348(x15)        x15=10000070 x15:10000000  PA:1000015c", "time": "10141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:110 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000f98", "instr": "lw x10, 184(x15)        x10=1000013c x15:10000070  PA:10000128", "time": "10143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:110 (discriminator 1)"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10144, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000f9c", "instr": "lui x14, 0x10000000      x14=10000000", "time": "10144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:99"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fa0", "instr": "addi x14, x14, 312        x14=10000138 x14:10000000", "time": "10160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:99"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10161, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fa4", "instr": "lw x15, 0(x14)          x15=100fc720 x14:10000138  PA:10000138", "time": "10161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:99"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 10163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fa6", "instr": "beq x15, x0, 16          x15:100fc720", "time": "10163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:100"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fa8", "instr": "lw x16, 8(x15)          x16=100000b8 x15:100fc720  PA:100fc728", "time": "10164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:101"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fac", "instr": "sw x12, 4(x15)          x12:00000000 x15:100fc720  PA:100fc724", "time": "10165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:103"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10166, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000fae", "instr": "sw x10, 12(x15)         x10:1000013c x15:100fc720  PA:100fc72c", "time": "10166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:112"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fb0", "instr": "sw x16, 0(x14)          x16:100000b8 x14:10000138  PA:10000138", "time": "10182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:101"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_get_event", "args":{"pc": "1c000fb4", "instr": "sw x11, 0(x15)          x11:1c0009ba x15:100fc720  PA:100fc720", "time": "10183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:102"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 10184, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c000fb6", "instr": "csrrw x0, x13, 0x300       x13:00001808", "time": "10184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000fba", "instr": "add x10, x0, x15         x10=100fc720 x15:100fc720", "time": "10188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:115"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 10189, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_get", "args":{"pc": "1c000fbc", "instr": "jalr x0, x1, 0             x1:1c000a6a", "time": "10189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:115"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6a", "instr": "add x9, x0, x10           x9=100fc720 x10:100fc720", "time": "10207", "Origin": "/scratch/digirols/pulp_api_example/main.c:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6c", "instr": "addi x8, x0, 0             x8=00000000", "time": "10208", "Origin": "/scratch/digirols/pulp_api_example/main.c:67"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10209, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6e", "instr": "add x11, x0, x8          x11=00000000  x8:00000000", "time": "10209", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a70", "instr": "add x13, x0, x9          x13=100fc720  x9:100fc720", "time": "10225", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a72", "instr": "addi x8, x8, 1             x8=00000001  x8:00000000", "time": "10226", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a74", "instr": "addi x12, x0, 0           x12=00000000", "time": "10227", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a76", "instr": "addi x10, x0, 1           x10=00000001", "time": "10228", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10229, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a78", "instr": "jal x1, 2346              x1=1c000a7c", "time": "10229", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "10231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000001  x2:10000940  PA:10000968", "time": "10232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000000 x11:00000000", "time": "10233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000a7c  x2:10000940  PA:1000096c", "time": "10234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:100fc720  x2:10000940  PA:10000964", "time": "10235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:00000000  x2:10000940  PA:10000960", "time": "10236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10237, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "10237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "10253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "10254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 10255, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "10255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "10259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 10260, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000000 x11:00000000 x20:00000018", "time": "10260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "10277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10278, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "10278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "10292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff50 x15:1c2fff50 x20:00000000", "time": "10293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10294, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000001 x15:1c2fff50  PA:1c2fff50", "time": "10294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 10308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000001", "time": "10308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ce", "instr": "addi x14, x14, 1          x14=00000002 x14:00000001", "time": "10309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187 (discriminator 1)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10310, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000002 x15:1c2fff50  PA:1c2fff50", "time": "10310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10328, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000002 x15:1c2fff50  PA:1c2fff50", "time": "10328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000002", "time": "10343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 10346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f6", "instr": "p.bneimm x9, -26               x9:00000002", "time": "10346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 10349, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "10349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000a7c  x2:10000940  PA:1000096c", "time": "10353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000001  x2:10000940  PA:10000968", "time": "10354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=100fc720  x2:10000940  PA:10000964", "time": "10355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=00000000  x2:10000940  PA:10000960", "time": "10356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "10357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "10358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "10359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "10360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 10361, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000a7c", "time": "10361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 10363, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a7c", "instr": "p.bneimm x8, -14               x8:00000001", "time": "10363", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6e", "instr": "add x11, x0, x8          x11=00000001  x8:00000001", "time": "10381", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a70", "instr": "add x13, x0, x9          x13=100fc720  x9:100fc720", "time": "10382", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a72", "instr": "addi x8, x8, 1             x8=00000002  x8:00000001", "time": "10383", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a74", "instr": "addi x12, x0, 0           x12=00000000", "time": "10384", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a76", "instr": "addi x10, x0, 1           x10=00000001", "time": "10385", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10386, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a78", "instr": "jal x1, 2346              x1=1c000a7c", "time": "10386", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "10388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000002  x2:10000940  PA:10000968", "time": "10389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000001 x11:00000001", "time": "10390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000a7c  x2:10000940  PA:1000096c", "time": "10391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:100fc720  x2:10000940  PA:10000964", "time": "10392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:00000000  x2:10000940  PA:10000960", "time": "10393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "10394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "10395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "10396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 10397, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "10397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "10401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 10402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000018 x11:00000001 x20:00000018", "time": "10402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "10403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10404, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "10404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "10418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff68 x15:1c2fff50 x20:00000018", "time": "10419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10420, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000000 x15:1c2fff68  PA:1c2fff68", "time": "10420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 10434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000001", "time": "10434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ce", "instr": "addi x14, x14, 1          x14=00000001 x14:00000000", "time": "10435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187 (discriminator 1)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10436, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000001 x15:1c2fff68  PA:1c2fff68", "time": "10436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 10454, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000001 x15:1c2fff68  PA:1c2fff68", "time": "10454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10469, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000001", "time": "10469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 10472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f6", "instr": "p.bneimm x9, -26               x9:00000001", "time": "10472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013fa", "instr": "addi x19, x0, 8           x19=00000008", "time": "10473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 10474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c0013fe", "instr": "beq x8, x0, 94            x8:00000001", "time": "10474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001400", "instr": "add x10, x0, x8          x10=00000001  x8:00000001", "time": "10475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001402", "instr": "sw x13, 12(x2)          x13:100fc720  x2:10000940  PA:1000094c", "time": "10476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10477, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001404", "instr": "jal x1, -302              x1=1c001406", "time": "10477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "10479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d8", "instr": "sw x8, 8(x2)             x8:00000001  x2:10000930  PA:10000938", "time": "10480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012da", "instr": "sw x9, 4(x2)             x9:00000001  x2:10000930  PA:10000934", "time": "10481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012dc", "instr": "addi x8, x10, 64           x8=00000041 x10:00000001", "time": "10482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012e0", "instr": "add x9, x0, x10           x9=00000001 x10:00000001", "time": "10483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 10484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e2", "instr": "lui x10, 0x1b000000      x10=1b000000", "time": "10484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e6", "instr": "addi x10, x10, 8          x10=1b000008 x10:1b000000", "time": "10485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 10486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ea", "instr": "slli x8, x8, 0x16          x8=10400000  x8:00000041", "time": "10486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 10487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ec", "instr": "p.bclr x10, x10, 19, 12     x10=00000008 x10:1b000008", "time": "10487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f0", "instr": "add x10, x10, x8         x10=10400008 x10:00000008  x8:10400000", "time": "10488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f2", "instr": "addi x12, x0, 64          x12=00000040", "time": "10489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 10490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f6", "instr": "addi x11, x0, 0           x11=00000000", "time": "10490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 10491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f8", "instr": "sw x1, 12(x2)            x1:1c001406  x2:10000930  PA:1000093c", "time": "10491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10492, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fa", "instr": "jal x1, 1286              x1=1c0012fc", "time": "10492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001800", "instr": "add x12, x12, x10        x12=10400048 x12:00000040 x10:10400008", "time": "10494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:125"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 10495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001802", "instr": "add x15, x0, x10         x15=10400008 x10:10400008", "time": "10495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:126"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10496, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400008 x12:10400048", "time": "10496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10499, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400009 x11:00000000 x15:10400008  PA:10400008", "time": "10499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10520, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400009 x12:10400048", "time": "10520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10523, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000a x11:00000000 x15:10400009  PA:10400009", "time": "10523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10544, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000a x12:10400048", "time": "10544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10547, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000b x11:00000000 x15:1040000a  PA:1040000a", "time": "10547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10568, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000b x12:10400048", "time": "10568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10571, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000c x11:00000000 x15:1040000b  PA:1040000b", "time": "10571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10592, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000c x12:10400048", "time": "10592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10595, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000d x11:00000000 x15:1040000c  PA:1040000c", "time": "10595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10616, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000d x12:10400048", "time": "10616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10619, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000e x11:00000000 x15:1040000d  PA:1040000d", "time": "10619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10640, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000e x12:10400048", "time": "10640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10643, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040000f x11:00000000 x15:1040000e  PA:1040000e", "time": "10643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10664, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040000f x12:10400048", "time": "10664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10667, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400010 x11:00000000 x15:1040000f  PA:1040000f", "time": "10667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400010 x12:10400048", "time": "10688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10691, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400011 x11:00000000 x15:10400010  PA:10400010", "time": "10691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10712, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400011 x12:10400048", "time": "10712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10715, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400012 x11:00000000 x15:10400011  PA:10400011", "time": "10715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10736, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400012 x12:10400048", "time": "10736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10739, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400013 x11:00000000 x15:10400012  PA:10400012", "time": "10739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10760, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400013 x12:10400048", "time": "10760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10763, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400014 x11:00000000 x15:10400013  PA:10400013", "time": "10763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10784, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400014 x12:10400048", "time": "10784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10787, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400015 x11:00000000 x15:10400014  PA:10400014", "time": "10787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10808, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400015 x12:10400048", "time": "10808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10811, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400016 x11:00000000 x15:10400015  PA:10400015", "time": "10811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10832, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400016 x12:10400048", "time": "10832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10835, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400017 x11:00000000 x15:10400016  PA:10400016", "time": "10835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10856, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400017 x12:10400048", "time": "10856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10859, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400018 x11:00000000 x15:10400017  PA:10400017", "time": "10859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400018 x12:10400048", "time": "10880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10883, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400019 x11:00000000 x15:10400018  PA:10400018", "time": "10883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10904, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400019 x12:10400048", "time": "10904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10907, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001a x11:00000000 x15:10400019  PA:10400019", "time": "10907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10928, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001a x12:10400048", "time": "10928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10931, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001b x11:00000000 x15:1040001a  PA:1040001a", "time": "10931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10952, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001b x12:10400048", "time": "10952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10955, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001c x11:00000000 x15:1040001b  PA:1040001b", "time": "10955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 10976, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001c x12:10400048", "time": "10976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 10979, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001d x11:00000000 x15:1040001c  PA:1040001c", "time": "10979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 10999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "10999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11000, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001d x12:10400048", "time": "11000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11003, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001e x11:00000000 x15:1040001d  PA:1040001d", "time": "11003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11024, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001e x12:10400048", "time": "11024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11027, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040001f x11:00000000 x15:1040001e  PA:1040001e", "time": "11027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11048, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040001f x12:10400048", "time": "11048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11051, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400020 x11:00000000 x15:1040001f  PA:1040001f", "time": "11051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11072, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400020 x12:10400048", "time": "11072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11075, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400021 x11:00000000 x15:10400020  PA:10400020", "time": "11075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11096, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400021 x12:10400048", "time": "11096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11099, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400022 x11:00000000 x15:10400021  PA:10400021", "time": "11099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11120, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400022 x12:10400048", "time": "11120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11123, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400023 x11:00000000 x15:10400022  PA:10400022", "time": "11123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11144, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400023 x12:10400048", "time": "11144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11147, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400024 x11:00000000 x15:10400023  PA:10400023", "time": "11147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400024 x12:10400048", "time": "11168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11171, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400025 x11:00000000 x15:10400024  PA:10400024", "time": "11171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11192, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400025 x12:10400048", "time": "11192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11195, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400026 x11:00000000 x15:10400025  PA:10400025", "time": "11195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400026 x12:10400048", "time": "11216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11219, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400027 x11:00000000 x15:10400026  PA:10400026", "time": "11219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11240, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400027 x12:10400048", "time": "11240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11243, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400028 x11:00000000 x15:10400027  PA:10400027", "time": "11243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11264, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400028 x12:10400048", "time": "11264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11267, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400029 x11:00000000 x15:10400028  PA:10400028", "time": "11267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11288, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400029 x12:10400048", "time": "11288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11291, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002a x11:00000000 x15:10400029  PA:10400029", "time": "11291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11312, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002a x12:10400048", "time": "11312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11315, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002b x11:00000000 x15:1040002a  PA:1040002a", "time": "11315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002b x12:10400048", "time": "11336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11339, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002c x11:00000000 x15:1040002b  PA:1040002b", "time": "11339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002c x12:10400048", "time": "11360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11363, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002d x11:00000000 x15:1040002c  PA:1040002c", "time": "11363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11384, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002d x12:10400048", "time": "11384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11387, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002e x11:00000000 x15:1040002d  PA:1040002d", "time": "11387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11408, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002e x12:10400048", "time": "11408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11411, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040002f x11:00000000 x15:1040002e  PA:1040002e", "time": "11411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11432, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040002f x12:10400048", "time": "11432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11435, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400030 x11:00000000 x15:1040002f  PA:1040002f", "time": "11435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11456, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400030 x12:10400048", "time": "11456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11459, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400031 x11:00000000 x15:10400030  PA:10400030", "time": "11459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11480, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400031 x12:10400048", "time": "11480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11483, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400032 x11:00000000 x15:10400031  PA:10400031", "time": "11483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11504, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400032 x12:10400048", "time": "11504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11507, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400033 x11:00000000 x15:10400032  PA:10400032", "time": "11507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11528, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400033 x12:10400048", "time": "11528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11531, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400034 x11:00000000 x15:10400033  PA:10400033", "time": "11531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11552, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400034 x12:10400048", "time": "11552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11555, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400035 x11:00000000 x15:10400034  PA:10400034", "time": "11555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11576, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400035 x12:10400048", "time": "11576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11579, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400036 x11:00000000 x15:10400035  PA:10400035", "time": "11579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400036 x12:10400048", "time": "11600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11603, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400037 x11:00000000 x15:10400036  PA:10400036", "time": "11603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11624, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400037 x12:10400048", "time": "11624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11627, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400038 x11:00000000 x15:10400037  PA:10400037", "time": "11627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11648, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400038 x12:10400048", "time": "11648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11651, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400039 x11:00000000 x15:10400038  PA:10400038", "time": "11651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11672, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400039 x12:10400048", "time": "11672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11675, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003a x11:00000000 x15:10400039  PA:10400039", "time": "11675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11696, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003a x12:10400048", "time": "11696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11699, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003b x11:00000000 x15:1040003a  PA:1040003a", "time": "11699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003b x12:10400048", "time": "11720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11723, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003c x11:00000000 x15:1040003b  PA:1040003b", "time": "11723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11744, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003c x12:10400048", "time": "11744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11747, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003d x11:00000000 x15:1040003c  PA:1040003c", "time": "11747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11768, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003d x12:10400048", "time": "11768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003e x11:00000000 x15:1040003d  PA:1040003d", "time": "11771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003e x12:10400048", "time": "11792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11795, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1040003f x11:00000000 x15:1040003e  PA:1040003e", "time": "11795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1040003f x12:10400048", "time": "11816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11819, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400040 x11:00000000 x15:1040003f  PA:1040003f", "time": "11819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11840, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400040 x12:10400048", "time": "11840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11843, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400041 x11:00000000 x15:10400040  PA:10400040", "time": "11843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11864, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400041 x12:10400048", "time": "11864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11867, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400042 x11:00000000 x15:10400041  PA:10400041", "time": "11867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11888, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400042 x12:10400048", "time": "11888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11891, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400043 x11:00000000 x15:10400042  PA:10400042", "time": "11891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11912, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400043 x12:10400048", "time": "11912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11915, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400044 x11:00000000 x15:10400043  PA:10400043", "time": "11915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11936, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400044 x12:10400048", "time": "11936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11939, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400045 x11:00000000 x15:10400044  PA:10400044", "time": "11939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11960, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400045 x12:10400048", "time": "11960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11963, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400046 x11:00000000 x15:10400045  PA:10400045", "time": "11963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 11983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "11983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 11984, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400046 x12:10400048", "time": "11984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 11987, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400047 x11:00000000 x15:10400046  PA:10400046", "time": "11987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12008, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400047 x12:10400048", "time": "12008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12011, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10400048 x11:00000000 x15:10400047  PA:10400047", "time": "12011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10400048 x12:10400048", "time": "12032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 12033, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001808", "instr": "jalr x0, x1, 0             x1:1c0012fc", "time": "12033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fc", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "12035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12036, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001300", "instr": "lw x15, 1704(x15)       x15=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "12036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001304", "instr": "addi x14, x0, 24          x14=00000018", "time": "12050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001306", "instr": "lw x1, 12(x2)            x1=1c001406  x2:10000930  PA:1000093c", "time": "12051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 12052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001308", "instr": "p.mac x15, x9, x14         x15=1c2fff68 x15:1c2fff50  x9:00000001 x14:00000018", "time": "12052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c00130c", "instr": "lui x14, 0x201000        x14=00201000", "time": "12053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001310", "instr": "addi x14, x14, -508       x14=00200e04 x14:00201000", "time": "12054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001314", "instr": "add x8, x8, x14           x8=10600e04  x8:10400000 x14:00200e04", "time": "12055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001316", "instr": "lw x9, 4(x2)             x9=00000001  x2:10000930  PA:10000934", "time": "12056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001318", "instr": "sw x8, 20(x15)           x8:10600e04 x15:1c2fff68  PA:1c2fff7c", "time": "12057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:61"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131a", "instr": "lw x8, 8(x2)             x8=00000001  x2:10000930  PA:10000938", "time": "12075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12076, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131c", "instr": "sw x0, 12(x15)          x15:1c2fff68  PA:1c2fff74", "time": "12076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001320", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "12094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 12095, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001322", "instr": "jalr x0, x1, 0             x1:1c001406", "time": "12095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001406", "instr": "add x10, x0, x8          x10=00000001  x8:00000001", "time": "12097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12098, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001408", "instr": "jal x1, -500              x1=1c00140a", "time": "12098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001214", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "12116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12117, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001218", "instr": "lw x14, 1692(x15)       x14=10000990 x15:1c002000  PA:1c00269c", "time": "12117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12132, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00121c", "instr": "lui x15, 0x10001000      x15=10001000", "time": "12132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 12136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001220", "instr": "slli x11, x10, 0x16       x11=00400000 x10:00000001", "time": "12136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001224", "instr": "lui x12, 0xff000         x12=000ff000", "time": "12137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 12138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001228", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "12138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122a", "instr": "addi x15, x15, -1648      x15=10000990 x15:10001000", "time": "12139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122e", "instr": "addi x12, x12, 1648       x12=000ff670 x12:000ff000", "time": "12140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001232", "instr": "add x11, x11, x15        x11=10400990 x11:00400000 x15:10000990", "time": "12141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001234", "instr": "add x10, x10, x14        x10=10000994 x10:00000004 x14:10000990", "time": "12142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12143, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001236", "instr": "jal x0, -260            ", "time": "12143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=10400997 x11:10400990", "time": "12145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 12146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=10400990 x15:10400997", "time": "12146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 12147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000000 x15:10400990 x11:10400990", "time": "12147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:10400990 x10:10000994  PA:10000994", "time": "12148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 12149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=000ff670 x12:000ff670 x11:00000000", "time": "12149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 12150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:000ff670", "time": "12150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 12151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=000ff670 x12:000ff670", "time": "12151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12152, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:000ff670 x15:10400990  PA:10400990", "time": "12152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12172, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:10400990  PA:10400994", "time": "12172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 12192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c00140a", "time": "12192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12193, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00140a", "instr": "lw x15, 1704(x21)       x15=1c2fff50 x21:1c002000  PA:1c0026a8", "time": "12193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00140e", "instr": "addi x8, x8, 64            x8=00000041  x8:00000001", "time": "12212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 12213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001412", "instr": "slli x8, x8, 0x16          x8=10400000  x8:00000041", "time": "12213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001414", "instr": "add x20, x20, x15        x20=1c2fff68 x20:00000018 x15:1c2fff50", "time": "12214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001416", "instr": "lui x15, 0x201000        x15=00201000", "time": "12215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141a", "instr": "addi x15, x15, 1024       x15=00201400 x15:00201000", "time": "12216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12217, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141e", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "12217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12234, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001420", "instr": "sw x0, 4(x20)           x20:1c2fff68  PA:1c2fff6c", "time": "12234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12252, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001424", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10400000  PA:10601400", "time": "12252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001428", "instr": "lw x13, 12(x2)          x13=100fc720  x2:10000940  PA:1000094c", "time": "12278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12279, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00142a", "instr": "lui x15, 0x200000        x15=00200000", "time": "12279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00142e", "instr": "lui x14, 0x1c000000      x14=1c000000", "time": "12296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001432", "instr": "addi x15, x15, 64         x15=00200040 x15:00200000", "time": "12297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001436", "instr": "addi x14, x14, 128        x14=1c000080 x14:1c000000", "time": "12298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143a", "instr": "add x15, x15, x8         x15=10600040 x15:00200040  x8:10400000", "time": "12299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12300, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143c", "instr": "addi x12, x0, 0           x12=00000000", "time": "12300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 12317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143e", "instr": "p.bclr x14, x14, 7, 0       x14=1c000000 x14:1c000080", "time": "12317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12318, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000000 x19:00000008", "time": "12318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12321, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600044 x14:1c000000 x15:10600040  PA:10600040", "time": "12321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "12344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12345, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12347, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000001 x19:00000008", "time": "12347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12350, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600048 x14:1c000000 x15:10600044  PA:10600044", "time": "12350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000002 x12:00000001", "time": "12373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12374, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12376, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000002 x19:00000008", "time": "12376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12379, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=1060004c x14:1c000000 x15:10600048  PA:10600048", "time": "12379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000003 x12:00000002", "time": "12402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12403, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12405, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000003 x19:00000008", "time": "12405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12408, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600050 x14:1c000000 x15:1060004c  PA:1060004c", "time": "12408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000004 x12:00000003", "time": "12431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12432, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12434, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000004 x19:00000008", "time": "12434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12437, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600054 x14:1c000000 x15:10600050  PA:10600050", "time": "12437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000005 x12:00000004", "time": "12460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12461, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12463, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000005 x19:00000008", "time": "12463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12466, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600058 x14:1c000000 x15:10600054  PA:10600054", "time": "12466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000006 x12:00000005", "time": "12489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12490, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12492, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000006 x19:00000008", "time": "12492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12495, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=1060005c x14:1c000000 x15:10600058  PA:10600058", "time": "12495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000007 x12:00000006", "time": "12518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000007 x19:00000008", "time": "12521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12524, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10600060 x14:1c000000 x15:1060005c  PA:1060005c", "time": "12524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000008 x12:00000007", "time": "12547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "12548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 12550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000008 x19:00000008", "time": "12550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001446", "instr": "lui x15, 0x200000        x15=00200000", "time": "12551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144a", "instr": "addi x15, x15, 8          x15=00200008 x15:00200000", "time": "12552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144c", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "12553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 12554, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144e", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10400000  PA:10600008", "time": "12554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001452", "instr": "jal x0, -124            ", "time": "12577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:100fc720", "time": "12578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d8", "instr": "add x10, x0, x13         x10=100fc720 x13:100fc720", "time": "12579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12580, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013da", "instr": "jal x1, -996              x1=1c0013dc", "time": "12580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "12598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff8", "instr": "sw x1, 12(x2)            x1:1c0013dc  x2:10000930  PA:1000093c", "time": "12599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ffa", "instr": "sw x8, 8(x2)             x8:10400000  x2:10000930  PA:10000938", "time": "12600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 12601, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000ffc", "instr": "csrrci x8, 0x00000008, 0x300   x8=00001800", "time": "12601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001000", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "12618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:133"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001002", "instr": "sw x0, 8(x10)           x10:100fc720  PA:100fc728", "time": "12619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:388"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001006", "instr": "lw x14, 0(x15)          x14=00000000 x15:1000013c  PA:1000013c", "time": "12620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001008", "instr": "bne x14, x0, 28          x14:00000000", "time": "12622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c00100a", "instr": "sw x10, 0(x15)          x10:100fc720 x15:1000013c  PA:1000013c", "time": "12623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:390"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c00100c", "instr": "sw x10, 4(x15)          x10:100fc720 x15:1000013c  PA:10000140", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:394"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12625, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c00100e", "instr": "lw x10, 12(x15)         x10=00000000 x15:1000013c  PA:10000148", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:399"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12641, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c001010", "instr": "beq x10, x0, 8           x10:00000000", "time": "12641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:400"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 12644, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001018", "instr": "csrrw x0, x8, 0x300         x8:00001800", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101c", "instr": "lw x1, 12(x2)            x1=1c0013dc  x2:10000930  PA:1000093c", "time": "12648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12649, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101e", "instr": "lw x8, 8(x2)             x8=10400000  x2:10000930  PA:10000938", "time": "12649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001020", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "12662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 12663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001022", "instr": "jalr x0, x1, 0             x1:1c0013dc", "time": "12663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 12665, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "12665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000a7c  x2:10000940  PA:1000096c", "time": "12669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000002  x2:10000940  PA:10000968", "time": "12670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=100fc720  x2:10000940  PA:10000964", "time": "12671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=00000000  x2:10000940  PA:10000960", "time": "12672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "12673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "12674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "12675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "12676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 12677, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000a7c", "time": "12677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 12679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a7c", "instr": "p.bneimm x8, -14               x8:00000002", "time": "12679", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6e", "instr": "add x11, x0, x8          x11=00000002  x8:00000002", "time": "12682", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a70", "instr": "add x13, x0, x9          x13=100fc720  x9:100fc720", "time": "12683", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a72", "instr": "addi x8, x8, 1             x8=00000003  x8:00000002", "time": "12684", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a74", "instr": "addi x12, x0, 0           x12=00000000", "time": "12685", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a76", "instr": "addi x10, x0, 1           x10=00000001", "time": "12686", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12687, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a78", "instr": "jal x1, 2346              x1=1c000a7c", "time": "12687", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "12689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000003  x2:10000940  PA:10000968", "time": "12690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000002 x11:00000002", "time": "12691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000a7c  x2:10000940  PA:1000096c", "time": "12692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:100fc720  x2:10000940  PA:10000964", "time": "12693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:00000000  x2:10000940  PA:10000960", "time": "12694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "12695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "12696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "12697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 12698, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "12698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 12703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000030 x11:00000002 x20:00000018", "time": "12703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "12704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12705, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "12705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff80 x15:1c2fff50 x20:00000030", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12722, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000000 x15:1c2fff80  PA:1c2fff80", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000001", "time": "12737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ce", "instr": "addi x14, x14, 1          x14=00000001 x14:00000000", "time": "12738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187 (discriminator 1)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12739, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000001 x15:1c2fff80  PA:1c2fff80", "time": "12739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12757, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000001 x15:1c2fff80  PA:1c2fff80", "time": "12757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12772, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000001", "time": "12772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 12775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f6", "instr": "p.bneimm x9, -26               x9:00000001", "time": "12775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013fa", "instr": "addi x19, x0, 8           x19=00000008", "time": "12776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c0013fe", "instr": "beq x8, x0, 94            x8:00000002", "time": "12777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001400", "instr": "add x10, x0, x8          x10=00000002  x8:00000002", "time": "12778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001402", "instr": "sw x13, 12(x2)          x13:100fc720  x2:10000940  PA:1000094c", "time": "12779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12780, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001404", "instr": "jal x1, -302              x1=1c001406", "time": "12780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "12782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d8", "instr": "sw x8, 8(x2)             x8:00000002  x2:10000930  PA:10000938", "time": "12783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012da", "instr": "sw x9, 4(x2)             x9:00000001  x2:10000930  PA:10000934", "time": "12784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012dc", "instr": "addi x8, x10, 64           x8=00000042 x10:00000002", "time": "12785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012e0", "instr": "add x9, x0, x10           x9=00000002 x10:00000002", "time": "12786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e2", "instr": "lui x10, 0x1b000000      x10=1b000000", "time": "12787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e6", "instr": "addi x10, x10, 8          x10=1b000008 x10:1b000000", "time": "12788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 12789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ea", "instr": "slli x8, x8, 0x16          x8=10800000  x8:00000042", "time": "12789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 12790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ec", "instr": "p.bclr x10, x10, 19, 12     x10=00000008 x10:1b000008", "time": "12790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f0", "instr": "add x10, x10, x8         x10=10800008 x10:00000008  x8:10800000", "time": "12791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f2", "instr": "addi x12, x0, 64          x12=00000040", "time": "12792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f6", "instr": "addi x11, x0, 0           x11=00000000", "time": "12793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f8", "instr": "sw x1, 12(x2)            x1:1c001406  x2:10000930  PA:1000093c", "time": "12794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12795, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fa", "instr": "jal x1, 1286              x1=1c0012fc", "time": "12795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001800", "instr": "add x12, x12, x10        x12=10800048 x12:00000040 x10:10800008", "time": "12797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:125"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001802", "instr": "add x15, x0, x10         x15=10800008 x10:10800008", "time": "12798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:126"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12799, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800008 x12:10800048", "time": "12799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12802, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800009 x11:00000000 x15:10800008  PA:10800008", "time": "12802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12823, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800009 x12:10800048", "time": "12823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12826, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000a x11:00000000 x15:10800009  PA:10800009", "time": "12826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12847, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000a x12:10800048", "time": "12847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12850, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000b x11:00000000 x15:1080000a  PA:1080000a", "time": "12850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12871, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000b x12:10800048", "time": "12871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12874, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000c x11:00000000 x15:1080000b  PA:1080000b", "time": "12874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12895, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000c x12:10800048", "time": "12895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12898, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000d x11:00000000 x15:1080000c  PA:1080000c", "time": "12898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12919, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000d x12:10800048", "time": "12919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000e x11:00000000 x15:1080000d  PA:1080000d", "time": "12922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12943, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000e x12:10800048", "time": "12943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12946, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080000f x11:00000000 x15:1080000e  PA:1080000e", "time": "12946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12967, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080000f x12:10800048", "time": "12967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12970, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800010 x11:00000000 x15:1080000f  PA:1080000f", "time": "12970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "12990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800010 x12:10800048", "time": "12991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 12994, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800011 x11:00000000 x15:10800010  PA:10800010", "time": "12994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13015, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800011 x12:10800048", "time": "13015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13018, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800012 x11:00000000 x15:10800011  PA:10800011", "time": "13018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13039, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800012 x12:10800048", "time": "13039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13042, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800013 x11:00000000 x15:10800012  PA:10800012", "time": "13042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13063, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800013 x12:10800048", "time": "13063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800014 x11:00000000 x15:10800013  PA:10800013", "time": "13066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13087, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800014 x12:10800048", "time": "13087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13090, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800015 x11:00000000 x15:10800014  PA:10800014", "time": "13090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13111, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800015 x12:10800048", "time": "13111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13114, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800016 x11:00000000 x15:10800015  PA:10800015", "time": "13114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13135, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800016 x12:10800048", "time": "13135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13138, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800017 x11:00000000 x15:10800016  PA:10800016", "time": "13138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800017 x12:10800048", "time": "13159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13162, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800018 x11:00000000 x15:10800017  PA:10800017", "time": "13162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13183, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800018 x12:10800048", "time": "13183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13186, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800019 x11:00000000 x15:10800018  PA:10800018", "time": "13186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13207, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800019 x12:10800048", "time": "13207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13210, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001a x11:00000000 x15:10800019  PA:10800019", "time": "13210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13231, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001a x12:10800048", "time": "13231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13234, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001b x11:00000000 x15:1080001a  PA:1080001a", "time": "13234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13255, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001b x12:10800048", "time": "13255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13258, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001c x11:00000000 x15:1080001b  PA:1080001b", "time": "13258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001c x12:10800048", "time": "13279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13282, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001d x11:00000000 x15:1080001c  PA:1080001c", "time": "13282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13303, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001d x12:10800048", "time": "13303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13306, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001e x11:00000000 x15:1080001d  PA:1080001d", "time": "13306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001e x12:10800048", "time": "13327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13330, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080001f x11:00000000 x15:1080001e  PA:1080001e", "time": "13330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13351, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080001f x12:10800048", "time": "13351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13354, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800020 x11:00000000 x15:1080001f  PA:1080001f", "time": "13354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800020 x12:10800048", "time": "13375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13378, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800021 x11:00000000 x15:10800020  PA:10800020", "time": "13378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13399, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800021 x12:10800048", "time": "13399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13402, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800022 x11:00000000 x15:10800021  PA:10800021", "time": "13402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13423, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800022 x12:10800048", "time": "13423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13426, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800023 x11:00000000 x15:10800022  PA:10800022", "time": "13426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13447, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800023 x12:10800048", "time": "13447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13450, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800024 x11:00000000 x15:10800023  PA:10800023", "time": "13450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13471, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800024 x12:10800048", "time": "13471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13474, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800025 x11:00000000 x15:10800024  PA:10800024", "time": "13474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13495, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800025 x12:10800048", "time": "13495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13498, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800026 x11:00000000 x15:10800025  PA:10800025", "time": "13498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13519, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800026 x12:10800048", "time": "13519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13522, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800027 x11:00000000 x15:10800026  PA:10800026", "time": "13522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13543, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800027 x12:10800048", "time": "13543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13546, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800028 x11:00000000 x15:10800027  PA:10800027", "time": "13546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13567, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800028 x12:10800048", "time": "13567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13570, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800029 x11:00000000 x15:10800028  PA:10800028", "time": "13570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13591, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800029 x12:10800048", "time": "13591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13594, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002a x11:00000000 x15:10800029  PA:10800029", "time": "13594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002a x12:10800048", "time": "13615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13618, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002b x11:00000000 x15:1080002a  PA:1080002a", "time": "13618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13639, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002b x12:10800048", "time": "13639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13642, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002c x11:00000000 x15:1080002b  PA:1080002b", "time": "13642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13663, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002c x12:10800048", "time": "13663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13666, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002d x11:00000000 x15:1080002c  PA:1080002c", "time": "13666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13687, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002d x12:10800048", "time": "13687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13690, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002e x11:00000000 x15:1080002d  PA:1080002d", "time": "13690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13711, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002e x12:10800048", "time": "13711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13714, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080002f x11:00000000 x15:1080002e  PA:1080002e", "time": "13714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13735, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080002f x12:10800048", "time": "13735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13738, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800030 x11:00000000 x15:1080002f  PA:1080002f", "time": "13738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13759, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800030 x12:10800048", "time": "13759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13762, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800031 x11:00000000 x15:10800030  PA:10800030", "time": "13762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13783, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800031 x12:10800048", "time": "13783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13786, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800032 x11:00000000 x15:10800031  PA:10800031", "time": "13786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13807, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800032 x12:10800048", "time": "13807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13810, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800033 x11:00000000 x15:10800032  PA:10800032", "time": "13810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13831, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800033 x12:10800048", "time": "13831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13834, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800034 x11:00000000 x15:10800033  PA:10800033", "time": "13834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800034 x12:10800048", "time": "13855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800035 x11:00000000 x15:10800034  PA:10800034", "time": "13858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13879, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800035 x12:10800048", "time": "13879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13882, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800036 x11:00000000 x15:10800035  PA:10800035", "time": "13882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800036 x12:10800048", "time": "13903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13906, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800037 x11:00000000 x15:10800036  PA:10800036", "time": "13906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13927, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800037 x12:10800048", "time": "13927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13930, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800038 x11:00000000 x15:10800037  PA:10800037", "time": "13930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13951, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800038 x12:10800048", "time": "13951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13954, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800039 x11:00000000 x15:10800038  PA:10800038", "time": "13954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13975, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800039 x12:10800048", "time": "13975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 13978, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003a x11:00000000 x15:10800039  PA:10800039", "time": "13978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 13998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "13998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 13999, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003a x12:10800048", "time": "13999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14002, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003b x11:00000000 x15:1080003a  PA:1080003a", "time": "14002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14023, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003b x12:10800048", "time": "14023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14026, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003c x11:00000000 x15:1080003b  PA:1080003b", "time": "14026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14047, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003c x12:10800048", "time": "14047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14050, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003d x11:00000000 x15:1080003c  PA:1080003c", "time": "14050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14071, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003d x12:10800048", "time": "14071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14074, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003e x11:00000000 x15:1080003d  PA:1080003d", "time": "14074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14095, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003e x12:10800048", "time": "14095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14098, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=1080003f x11:00000000 x15:1080003e  PA:1080003e", "time": "14098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14119, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:1080003f x12:10800048", "time": "14119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14122, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800040 x11:00000000 x15:1080003f  PA:1080003f", "time": "14122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800040 x12:10800048", "time": "14143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14146, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800041 x11:00000000 x15:10800040  PA:10800040", "time": "14146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14167, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800041 x12:10800048", "time": "14167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14170, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800042 x11:00000000 x15:10800041  PA:10800041", "time": "14170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14191, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800042 x12:10800048", "time": "14191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14194, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800043 x11:00000000 x15:10800042  PA:10800042", "time": "14194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14215, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800043 x12:10800048", "time": "14215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14218, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800044 x11:00000000 x15:10800043  PA:10800043", "time": "14218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14239, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800044 x12:10800048", "time": "14239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14242, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800045 x11:00000000 x15:10800044  PA:10800044", "time": "14242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14263, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800045 x12:10800048", "time": "14263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800046 x11:00000000 x15:10800045  PA:10800045", "time": "14266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14287, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800046 x12:10800048", "time": "14287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14290, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800047 x11:00000000 x15:10800046  PA:10800046", "time": "14290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14311, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800047 x12:10800048", "time": "14311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14314, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10800048 x11:00000000 x15:10800047  PA:10800047", "time": "14314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "14334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10800048 x12:10800048", "time": "14335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 14336, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001808", "instr": "jalr x0, x1, 0             x1:1c0012fc", "time": "14336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fc", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "14338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14339, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001300", "instr": "lw x15, 1704(x15)       x15=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "14339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001304", "instr": "addi x14, x0, 24          x14=00000018", "time": "14353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001306", "instr": "lw x1, 12(x2)            x1=1c001406  x2:10000930  PA:1000093c", "time": "14354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 14355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001308", "instr": "p.mac x15, x9, x14         x15=1c2fff80 x15:1c2fff50  x9:00000002 x14:00000018", "time": "14355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c00130c", "instr": "lui x14, 0x201000        x14=00201000", "time": "14356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001310", "instr": "addi x14, x14, -508       x14=00200e04 x14:00201000", "time": "14357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001314", "instr": "add x8, x8, x14           x8=10a00e04  x8:10800000 x14:00200e04", "time": "14358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001316", "instr": "lw x9, 4(x2)             x9=00000001  x2:10000930  PA:10000934", "time": "14359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14360, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001318", "instr": "sw x8, 20(x15)           x8:10a00e04 x15:1c2fff80  PA:1c2fff94", "time": "14360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:61"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131a", "instr": "lw x8, 8(x2)             x8=00000002  x2:10000930  PA:10000938", "time": "14378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14379, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131c", "instr": "sw x0, 12(x15)          x15:1c2fff80  PA:1c2fff8c", "time": "14379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001320", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "14397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 14398, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001322", "instr": "jalr x0, x1, 0             x1:1c001406", "time": "14398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001406", "instr": "add x10, x0, x8          x10=00000002  x8:00000002", "time": "14400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001408", "instr": "jal x1, -500              x1=1c00140a", "time": "14401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001214", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "14403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14404, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001218", "instr": "lw x14, 1692(x15)       x14=10000990 x15:1c002000  PA:1c00269c", "time": "14404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00121c", "instr": "lui x15, 0x10001000      x15=10001000", "time": "14418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 14419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001220", "instr": "slli x11, x10, 0x16       x11=00800000 x10:00000002", "time": "14419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001224", "instr": "lui x12, 0xff000         x12=000ff000", "time": "14420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 14421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001228", "instr": "slli x10, x10, 0x2        x10=00000008 x10:00000002", "time": "14421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122a", "instr": "addi x15, x15, -1648      x15=10000990 x15:10001000", "time": "14422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122e", "instr": "addi x12, x12, 1648       x12=000ff670 x12:000ff000", "time": "14423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001232", "instr": "add x11, x11, x15        x11=10800990 x11:00800000 x15:10000990", "time": "14424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001234", "instr": "add x10, x10, x14        x10=10000998 x10:00000008 x14:10000990", "time": "14425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14426, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001236", "instr": "jal x0, -260            ", "time": "14426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=10800997 x11:10800990", "time": "14428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 14429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=10800990 x15:10800997", "time": "14429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 14430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000000 x15:10800990 x11:10800990", "time": "14430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:10800990 x10:10000998  PA:10000998", "time": "14431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 14432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=000ff670 x12:000ff670 x11:00000000", "time": "14432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 14433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:000ff670", "time": "14433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 14434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=000ff670 x12:000ff670", "time": "14434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14435, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:000ff670 x15:10800990  PA:10800990", "time": "14435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14455, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:10800990  PA:10800994", "time": "14455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 14475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c00140a", "time": "14475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14476, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00140a", "instr": "lw x15, 1704(x21)       x15=1c2fff50 x21:1c002000  PA:1c0026a8", "time": "14476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00140e", "instr": "addi x8, x8, 64            x8=00000042  x8:00000002", "time": "14490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 14491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001412", "instr": "slli x8, x8, 0x16          x8=10800000  x8:00000042", "time": "14491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001414", "instr": "add x20, x20, x15        x20=1c2fff80 x20:00000030 x15:1c2fff50", "time": "14492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001416", "instr": "lui x15, 0x201000        x15=00201000", "time": "14493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141a", "instr": "addi x15, x15, 1024       x15=00201400 x15:00201000", "time": "14494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141e", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "14495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14496, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001420", "instr": "sw x0, 4(x20)           x20:1c2fff80  PA:1c2fff84", "time": "14496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14514, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001424", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10800000  PA:10a01400", "time": "14514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001428", "instr": "lw x13, 12(x2)          x13=100fc720  x2:10000940  PA:1000094c", "time": "14540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00142a", "instr": "lui x15, 0x200000        x15=00200000", "time": "14541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00142e", "instr": "lui x14, 0x1c000000      x14=1c000000", "time": "14542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001432", "instr": "addi x15, x15, 64         x15=00200040 x15:00200000", "time": "14543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001436", "instr": "addi x14, x14, 128        x14=1c000080 x14:1c000000", "time": "14544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143a", "instr": "add x15, x15, x8         x15=10a00040 x15:00200040  x8:10800000", "time": "14545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143c", "instr": "addi x12, x0, 0           x12=00000000", "time": "14546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 14547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143e", "instr": "p.bclr x14, x14, 7, 0       x14=1c000000 x14:1c000080", "time": "14547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14548, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000000 x19:00000008", "time": "14548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14551, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00044 x14:1c000000 x15:10a00040  PA:10a00040", "time": "14551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "14574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14577, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000001 x19:00000008", "time": "14577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14580, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00048 x14:1c000000 x15:10a00044  PA:10a00044", "time": "14580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000002 x12:00000001", "time": "14603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14606, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000002 x19:00000008", "time": "14606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14609, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a0004c x14:1c000000 x15:10a00048  PA:10a00048", "time": "14609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000003 x12:00000002", "time": "14632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14635, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000003 x19:00000008", "time": "14635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14638, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00050 x14:1c000000 x15:10a0004c  PA:10a0004c", "time": "14638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000004 x12:00000003", "time": "14661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14662, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14664, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000004 x19:00000008", "time": "14664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14667, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00054 x14:1c000000 x15:10a00050  PA:10a00050", "time": "14667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000005 x12:00000004", "time": "14690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000005 x19:00000008", "time": "14693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14696, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00058 x14:1c000000 x15:10a00054  PA:10a00054", "time": "14696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000006 x12:00000005", "time": "14719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14720, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14722, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000006 x19:00000008", "time": "14722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14725, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a0005c x14:1c000000 x15:10a00058  PA:10a00058", "time": "14725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000007 x12:00000006", "time": "14748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14749, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14751, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000007 x19:00000008", "time": "14751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14754, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10a00060 x14:1c000000 x15:10a0005c  PA:10a0005c", "time": "14754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000008 x12:00000007", "time": "14777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14778, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "14778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 14780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000008 x19:00000008", "time": "14780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001446", "instr": "lui x15, 0x200000        x15=00200000", "time": "14781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144a", "instr": "addi x15, x15, 8          x15=00200008 x15:00200000", "time": "14782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144c", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "14783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 14784, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144e", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10800000  PA:10a00008", "time": "14784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001452", "instr": "jal x0, -124            ", "time": "14807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:100fc720", "time": "14808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d8", "instr": "add x10, x0, x13         x10=100fc720 x13:100fc720", "time": "14809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14810, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013da", "instr": "jal x1, -996              x1=1c0013dc", "time": "14810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "14812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff8", "instr": "sw x1, 12(x2)            x1:1c0013dc  x2:10000930  PA:1000093c", "time": "14813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ffa", "instr": "sw x8, 8(x2)             x8:10800000  x2:10000930  PA:10000938", "time": "14814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 14815, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000ffc", "instr": "csrrci x8, 0x00000008, 0x300   x8=00001800", "time": "14815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001000", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "14819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:133"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001002", "instr": "sw x0, 8(x10)           x10:100fc720  PA:100fc728", "time": "14820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:388"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001006", "instr": "lw x14, 0(x15)          x14=100fc720 x15:1000013c  PA:1000013c", "time": "14821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14823, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001008", "instr": "bne x14, x0, 28          x14:100fc720", "time": "14823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001024", "instr": "lw x14, 4(x15)          x14=100fc720 x15:1000013c  PA:10000140", "time": "14826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001026", "instr": "sw x10, 8(x14)          x10:100fc720 x14:100fc720  PA:100fc728", "time": "14828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001028", "instr": "jal x0, -28             ", "time": "14829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c00100c", "instr": "sw x10, 4(x15)          x10:100fc720 x15:1000013c  PA:10000140", "time": "14831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:394"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c00100e", "instr": "lw x10, 12(x15)         x10=00000000 x15:1000013c  PA:10000148", "time": "14832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:399"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14834, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c001010", "instr": "beq x10, x0, 8           x10:00000000", "time": "14834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:400"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 14837, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001018", "instr": "csrrw x0, x8, 0x300         x8:00001800", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101c", "instr": "lw x1, 12(x2)            x1=1c0013dc  x2:10000930  PA:1000093c", "time": "14841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101e", "instr": "lw x8, 8(x2)             x8=10800000  x2:10000930  PA:10000938", "time": "14842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001020", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "14843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 14844, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001022", "instr": "jalr x0, x1, 0             x1:1c0013dc", "time": "14844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 14846, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "14846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000a7c  x2:10000940  PA:1000096c", "time": "14850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000003  x2:10000940  PA:10000968", "time": "14851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=100fc720  x2:10000940  PA:10000964", "time": "14852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=00000000  x2:10000940  PA:10000960", "time": "14853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "14857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 14858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000a7c", "time": "14858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 14860, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a7c", "instr": "p.bneimm x8, -14               x8:00000003", "time": "14860", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a6e", "instr": "add x11, x0, x8          x11=00000003  x8:00000003", "time": "14863", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a70", "instr": "add x13, x0, x9          x13=100fc720  x9:100fc720", "time": "14864", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a72", "instr": "addi x8, x8, 1             x8=00000004  x8:00000003", "time": "14865", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a74", "instr": "addi x12, x0, 0           x12=00000000", "time": "14866", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a76", "instr": "addi x10, x0, 1           x10=00000001", "time": "14867", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14868, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a78", "instr": "jal x1, 2346              x1=1c000a7c", "time": "14868", "Origin": "/scratch/digirols/pulp_api_example/main.c:68 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "14870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000004  x2:10000940  PA:10000968", "time": "14871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000003 x11:00000003", "time": "14872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000a7c  x2:10000940  PA:1000096c", "time": "14873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:100fc720  x2:10000940  PA:10000964", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:00000000  x2:10000940  PA:10000960", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "14878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 14879, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "14879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "14883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 14884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000048 x11:00000003 x20:00000018", "time": "14884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "14885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14886, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "14886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "14900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff98 x15:1c2fff50 x20:00000048", "time": "14901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14902, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000000 x15:1c2fff98  PA:1c2fff98", "time": "14902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000001", "time": "14916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ce", "instr": "addi x14, x14, 1          x14=00000001 x14:00000000", "time": "14917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187 (discriminator 1)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14918, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000001 x15:1c2fff98  PA:1c2fff98", "time": "14918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14936, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000001 x15:1c2fff98  PA:1c2fff98", "time": "14936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14953, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000001", "time": "14953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 14956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f6", "instr": "p.bneimm x9, -26               x9:00000001", "time": "14956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013fa", "instr": "addi x19, x0, 8           x19=00000008", "time": "14957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:191"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14958, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c0013fe", "instr": "beq x8, x0, 94            x8:00000003", "time": "14958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001400", "instr": "add x10, x0, x8          x10=00000003  x8:00000003", "time": "14959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001402", "instr": "sw x13, 12(x2)          x13:100fc720  x2:10000940  PA:1000094c", "time": "14960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14961, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001404", "instr": "jal x1, -302              x1=1c001406", "time": "14961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:106"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "14963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012d8", "instr": "sw x8, 8(x2)             x8:00000003  x2:10000930  PA:10000938", "time": "14964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012da", "instr": "sw x9, 4(x2)             x9:00000001  x2:10000930  PA:10000934", "time": "14965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012dc", "instr": "addi x8, x10, 64           x8=00000043 x10:00000003", "time": "14966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012e0", "instr": "add x9, x0, x10           x9=00000003 x10:00000003", "time": "14967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e2", "instr": "lui x10, 0x1b000000      x10=1b000000", "time": "14968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012e6", "instr": "addi x10, x10, 8          x10=1b000008 x10:1b000000", "time": "14969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 14970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ea", "instr": "slli x8, x8, 0x16          x8=10c00000  x8:00000043", "time": "14970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 14971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0012ec", "instr": "p.bclr x10, x10, 19, 12     x10=00000008 x10:1b000008", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f0", "instr": "add x10, x10, x8         x10=10c00008 x10:00000008  x8:10c00000", "time": "14972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f2", "instr": "addi x12, x0, 64          x12=00000040", "time": "14973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f6", "instr": "addi x11, x0, 0           x11=00000000", "time": "14974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012f8", "instr": "sw x1, 12(x2)            x1:1c001406  x2:10000930  PA:1000093c", "time": "14975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:41"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14976, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fa", "instr": "jal x1, 1286              x1=1c0012fc", "time": "14976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:58"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001800", "instr": "add x12, x12, x10        x12=10c00048 x12:00000040 x10:10c00008", "time": "14978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:125"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001802", "instr": "add x15, x0, x10         x15=10c00008 x10:10c00008", "time": "14979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:126"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14980, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00008 x12:10c00048", "time": "14980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 14983, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00009 x11:00000000 x15:10c00008  PA:10c00008", "time": "14983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15004, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00009 x12:10c00048", "time": "15004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15007, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000a x11:00000000 x15:10c00009  PA:10c00009", "time": "15007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15028, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000a x12:10c00048", "time": "15028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15031, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000b x11:00000000 x15:10c0000a  PA:10c0000a", "time": "15031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15052, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000b x12:10c00048", "time": "15052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15055, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000c x11:00000000 x15:10c0000b  PA:10c0000b", "time": "15055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15076, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000c x12:10c00048", "time": "15076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15079, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000d x11:00000000 x15:10c0000c  PA:10c0000c", "time": "15079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15100, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000d x12:10c00048", "time": "15100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15103, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000e x11:00000000 x15:10c0000d  PA:10c0000d", "time": "15103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15124, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000e x12:10c00048", "time": "15124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15127, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0000f x11:00000000 x15:10c0000e  PA:10c0000e", "time": "15127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15148, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0000f x12:10c00048", "time": "15148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15151, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00010 x11:00000000 x15:10c0000f  PA:10c0000f", "time": "15151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00010 x12:10c00048", "time": "15172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15175, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00011 x11:00000000 x15:10c00010  PA:10c00010", "time": "15175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15196, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00011 x12:10c00048", "time": "15196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15199, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00012 x11:00000000 x15:10c00011  PA:10c00011", "time": "15199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15220, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00012 x12:10c00048", "time": "15220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15223, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00013 x11:00000000 x15:10c00012  PA:10c00012", "time": "15223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15244, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00013 x12:10c00048", "time": "15244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15247, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00014 x11:00000000 x15:10c00013  PA:10c00013", "time": "15247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15268, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00014 x12:10c00048", "time": "15268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15271, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00015 x11:00000000 x15:10c00014  PA:10c00014", "time": "15271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15292, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00015 x12:10c00048", "time": "15292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15295, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00016 x11:00000000 x15:10c00015  PA:10c00015", "time": "15295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15316, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00016 x12:10c00048", "time": "15316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15319, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00017 x11:00000000 x15:10c00016  PA:10c00016", "time": "15319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00017 x12:10c00048", "time": "15340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15343, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00018 x11:00000000 x15:10c00017  PA:10c00017", "time": "15343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15364, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00018 x12:10c00048", "time": "15364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15367, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00019 x11:00000000 x15:10c00018  PA:10c00018", "time": "15367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00019 x12:10c00048", "time": "15388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001a x11:00000000 x15:10c00019  PA:10c00019", "time": "15391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15412, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001a x12:10c00048", "time": "15412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15415, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001b x11:00000000 x15:10c0001a  PA:10c0001a", "time": "15415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15436, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001b x12:10c00048", "time": "15436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15439, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001c x11:00000000 x15:10c0001b  PA:10c0001b", "time": "15439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15460, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001c x12:10c00048", "time": "15460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15463, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001d x11:00000000 x15:10c0001c  PA:10c0001c", "time": "15463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15484, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001d x12:10c00048", "time": "15484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15487, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001e x11:00000000 x15:10c0001d  PA:10c0001d", "time": "15487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15508, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001e x12:10c00048", "time": "15508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15511, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0001f x11:00000000 x15:10c0001e  PA:10c0001e", "time": "15511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15532, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0001f x12:10c00048", "time": "15532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15535, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00020 x11:00000000 x15:10c0001f  PA:10c0001f", "time": "15535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15556, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00020 x12:10c00048", "time": "15556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15559, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00021 x11:00000000 x15:10c00020  PA:10c00020", "time": "15559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15580, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00021 x12:10c00048", "time": "15580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15583, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00022 x11:00000000 x15:10c00021  PA:10c00021", "time": "15583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15604, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00022 x12:10c00048", "time": "15604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15607, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00023 x11:00000000 x15:10c00022  PA:10c00022", "time": "15607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15628, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00023 x12:10c00048", "time": "15628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15631, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00024 x11:00000000 x15:10c00023  PA:10c00023", "time": "15631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15652, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00024 x12:10c00048", "time": "15652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15655, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00025 x11:00000000 x15:10c00024  PA:10c00024", "time": "15655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15676, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00025 x12:10c00048", "time": "15676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15679, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00026 x11:00000000 x15:10c00025  PA:10c00025", "time": "15679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15700, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00026 x12:10c00048", "time": "15700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15703, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00027 x11:00000000 x15:10c00026  PA:10c00026", "time": "15703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15724, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00027 x12:10c00048", "time": "15724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15727, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00028 x11:00000000 x15:10c00027  PA:10c00027", "time": "15727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15748, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00028 x12:10c00048", "time": "15748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15751, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00029 x11:00000000 x15:10c00028  PA:10c00028", "time": "15751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15772, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00029 x12:10c00048", "time": "15772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15775, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002a x11:00000000 x15:10c00029  PA:10c00029", "time": "15775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15796, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002a x12:10c00048", "time": "15796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15799, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002b x11:00000000 x15:10c0002a  PA:10c0002a", "time": "15799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002b x12:10c00048", "time": "15820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15823, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002c x11:00000000 x15:10c0002b  PA:10c0002b", "time": "15823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15844, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002c x12:10c00048", "time": "15844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15847, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002d x11:00000000 x15:10c0002c  PA:10c0002c", "time": "15847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15868, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002d x12:10c00048", "time": "15868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15871, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002e x11:00000000 x15:10c0002d  PA:10c0002d", "time": "15871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15892, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002e x12:10c00048", "time": "15892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15895, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0002f x11:00000000 x15:10c0002e  PA:10c0002e", "time": "15895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15916, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0002f x12:10c00048", "time": "15916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15919, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00030 x11:00000000 x15:10c0002f  PA:10c0002f", "time": "15919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15940, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00030 x12:10c00048", "time": "15940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15943, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00031 x11:00000000 x15:10c00030  PA:10c00030", "time": "15943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15964, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00031 x12:10c00048", "time": "15964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15967, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00032 x11:00000000 x15:10c00031  PA:10c00031", "time": "15967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 15987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "15987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 15988, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00032 x12:10c00048", "time": "15988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 15991, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00033 x11:00000000 x15:10c00032  PA:10c00032", "time": "15991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16012, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00033 x12:10c00048", "time": "16012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16015, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00034 x11:00000000 x15:10c00033  PA:10c00033", "time": "16015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16036, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00034 x12:10c00048", "time": "16036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16039, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00035 x11:00000000 x15:10c00034  PA:10c00034", "time": "16039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16060, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00035 x12:10c00048", "time": "16060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16063, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00036 x11:00000000 x15:10c00035  PA:10c00035", "time": "16063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16084, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00036 x12:10c00048", "time": "16084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16087, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00037 x11:00000000 x15:10c00036  PA:10c00036", "time": "16087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16108, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00037 x12:10c00048", "time": "16108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16111, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00038 x11:00000000 x15:10c00037  PA:10c00037", "time": "16111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16132, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00038 x12:10c00048", "time": "16132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16135, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00039 x11:00000000 x15:10c00038  PA:10c00038", "time": "16135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16156, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00039 x12:10c00048", "time": "16156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16159, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003a x11:00000000 x15:10c00039  PA:10c00039", "time": "16159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16180, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003a x12:10c00048", "time": "16180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16183, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003b x11:00000000 x15:10c0003a  PA:10c0003a", "time": "16183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003b x12:10c00048", "time": "16204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16207, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003c x11:00000000 x15:10c0003b  PA:10c0003b", "time": "16207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16228, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003c x12:10c00048", "time": "16228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16231, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003d x11:00000000 x15:10c0003c  PA:10c0003c", "time": "16231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003d x12:10c00048", "time": "16252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16255, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003e x11:00000000 x15:10c0003d  PA:10c0003d", "time": "16255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003e x12:10c00048", "time": "16276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16279, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c0003f x11:00000000 x15:10c0003e  PA:10c0003e", "time": "16279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16300, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c0003f x12:10c00048", "time": "16300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16303, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00040 x11:00000000 x15:10c0003f  PA:10c0003f", "time": "16303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16324, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00040 x12:10c00048", "time": "16324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16327, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00041 x11:00000000 x15:10c00040  PA:10c00040", "time": "16327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00041 x12:10c00048", "time": "16348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16351, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00042 x11:00000000 x15:10c00041  PA:10c00041", "time": "16351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00042 x12:10c00048", "time": "16372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16375, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00043 x11:00000000 x15:10c00042  PA:10c00042", "time": "16375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16396, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00043 x12:10c00048", "time": "16396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16399, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00044 x11:00000000 x15:10c00043  PA:10c00043", "time": "16399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16420, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00044 x12:10c00048", "time": "16420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16423, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00045 x11:00000000 x15:10c00044  PA:10c00044", "time": "16423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16444, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00045 x12:10c00048", "time": "16444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16447, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00046 x11:00000000 x15:10c00045  PA:10c00045", "time": "16447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16468, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00046 x12:10c00048", "time": "16468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16471, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00047 x11:00000000 x15:10c00046  PA:10c00046", "time": "16471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16492, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00047 x12:10c00048", "time": "16492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "p.sb", "cat": "p.sb", "ph": "X", "ts": 16495, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180a", "instr": "p.sb x11, 1(x15!)         x15=10c00048 x11:00000000 x15:10c00047  PA:10c00047", "time": "16495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c00180e", "instr": "jal x0, -10             ", "time": "16515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:128"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 16516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001804", "instr": "bne x15, x12, 6          x15:10c00048 x12:10c00048", "time": "16516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:127"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 16517, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "memset", "args":{"pc": "1c001808", "instr": "jalr x0, x1, 0             x1:1c0012fc", "time": "16517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:131"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c0012fc", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "16519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16520, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001300", "instr": "lw x15, 1704(x15)       x15=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "16520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001304", "instr": "addi x14, x0, 24          x14=00000018", "time": "16534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001306", "instr": "lw x1, 12(x2)            x1=1c001406  x2:10000930  PA:1000093c", "time": "16535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 16536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001308", "instr": "p.mac x15, x9, x14         x15=1c2fff98 x15:1c2fff50  x9:00000003 x14:00000018", "time": "16536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c00130c", "instr": "lui x14, 0x201000        x14=00201000", "time": "16537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001310", "instr": "addi x14, x14, -508       x14=00200e04 x14:00201000", "time": "16538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig_cluster_addr", "args":{"pc": "1c001314", "instr": "add x8, x8, x14           x8=10e00e04  x8:10c00000 x14:00200e04", "time": "16539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:265"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001316", "instr": "lw x9, 4(x2)             x9=00000001  x2:10000930  PA:10000934", "time": "16540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16541, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001318", "instr": "sw x8, 20(x15)           x8:10e00e04 x15:1c2fff98  PA:1c2fffac", "time": "16541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:61"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131a", "instr": "lw x8, 8(x2)             x8=00000003  x2:10000930  PA:10000938", "time": "16559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16560, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c00131c", "instr": "sw x0, 12(x15)          x15:1c2fff98  PA:1c2fffa4", "time": "16560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:60"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001320", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "16578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 16579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_init_cluster_data", "args":{"pc": "1c001322", "instr": "jalr x0, x1, 0             x1:1c001406", "time": "16579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:62"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001406", "instr": "add x10, x0, x8          x10=00000003  x8:00000003", "time": "16581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16582, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001408", "instr": "jal x1, -500              x1=1c00140a", "time": "16582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:109"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001214", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "16584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16585, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001218", "instr": "lw x14, 1692(x15)       x14=10000990 x15:1c002000  PA:1c00269c", "time": "16585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00121c", "instr": "lui x15, 0x10001000      x15=10001000", "time": "16599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 16600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_l1_base", "args":{"pc": "1c001220", "instr": "slli x11, x10, 0x16       x11=00c00000 x10:00000003", "time": "16600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:728"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001224", "instr": "lui x12, 0xff000         x12=000ff000", "time": "16601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 16602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001228", "instr": "slli x10, x10, 0x2        x10=0000000c x10:00000003", "time": "16602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122a", "instr": "addi x15, x15, -1648      x15=10000990 x15:10001000", "time": "16603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c00122e", "instr": "addi x12, x12, 1648       x12=000ff670 x12:000ff000", "time": "16604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001232", "instr": "add x11, x11, x15        x11=10c00990 x11:00c00000 x15:10000990", "time": "16605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001234", "instr": "add x10, x10, x14        x10=1000099c x10:0000000c x14:10000990", "time": "16606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16607, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_alloc_init_l1", "args":{"pc": "1c001236", "instr": "jal x0, -260            ", "time": "16607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:300"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001132", "instr": "addi x15, x11, 7          x15=10c00997 x11:10c00990", "time": "16609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 16610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001136", "instr": "p.bclr x15, x15, 2, 0       x15=10c00990 x15:10c00997", "time": "16610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:106"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 16611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113a", "instr": "sub x11, x15, x11        x11=00000000 x15:10c00990 x11:10c00990", "time": "16611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00113e", "instr": "sw x15, 0(x10)          x15:10c00990 x10:1000099c  PA:1000099c", "time": "16612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:107"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 16613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001140", "instr": "sub x12, x12, x11        x12=000ff670 x12:000ff670 x11:00000000", "time": "16613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:108"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 16614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001142", "instr": "bge x0, x12, 14          x12:000ff670", "time": "16614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:109"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 16615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001146", "instr": "p.bclr x12, x12, 2, 0       x12=000ff670 x12:000ff670", "time": "16615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16616, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114a", "instr": "sw x12, 0(x15)          x12:000ff670 x15:10c00990  PA:10c00990", "time": "16616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16636, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c00114c", "instr": "sw x0, 4(x15)           x15:10c00990  PA:10c00994", "time": "16636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:111"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 16656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc_init", "args":{"pc": "1c001150", "instr": "jalr x0, x1, 0             x1:1c00140a", "time": "16656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:113"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16657, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00140a", "instr": "lw x15, 1704(x21)       x15=1c2fff50 x21:1c002000  PA:1c0026a8", "time": "16657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00140e", "instr": "addi x8, x8, 64            x8=00000043  x8:00000003", "time": "16671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 16672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001412", "instr": "slli x8, x8, 0x16          x8=10c00000  x8:00000043", "time": "16672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001414", "instr": "add x20, x20, x15        x20=1c2fff98 x20:00000048 x15:1c2fff50", "time": "16673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001416", "instr": "lui x15, 0x201000        x15=00201000", "time": "16674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141a", "instr": "addi x15, x15, 1024       x15=00201400 x15:00201000", "time": "16675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00141e", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "16676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16677, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001420", "instr": "sw x0, 4(x20)           x20:1c2fff98  PA:1c2fff9c", "time": "16677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:112"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16695, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001424", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10c00000  PA:10e01400", "time": "16695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 16721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c001428", "instr": "lw x13, 12(x2)          x13=100fc720  x2:10000940  PA:1000094c", "time": "16721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_icache_cluster_enable", "args":{"pc": "1c00142a", "instr": "lui x15, 0x200000        x15=00200000", "time": "16722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/icache/icache_ctrl_v2.h:36"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00142e", "instr": "lui x14, 0x1c000000      x14=1c000000", "time": "16723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001432", "instr": "addi x15, x15, 64         x15=00200040 x15:00200000", "time": "16724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001436", "instr": "addi x14, x14, 128        x14=1c000080 x14:1c000000", "time": "16725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143a", "instr": "add x15, x15, x8         x15=10e00040 x15:00200040  x8:10c00000", "time": "16726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143c", "instr": "addi x12, x0, 0           x12=00000000", "time": "16727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 16728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00143e", "instr": "p.bclr x14, x14, 7, 0       x14=1c000000 x14:1c000080", "time": "16728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:123"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16729, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000000 x19:00000008", "time": "16729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16732, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00044 x14:1c000000 x15:10e00040  PA:10e00040", "time": "16732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "16755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16756, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16758, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000001 x19:00000008", "time": "16758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16761, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00048 x14:1c000000 x15:10e00044  PA:10e00044", "time": "16761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000002 x12:00000001", "time": "16784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16787, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000002 x19:00000008", "time": "16787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16790, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e0004c x14:1c000000 x15:10e00048  PA:10e00048", "time": "16790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000003 x12:00000002", "time": "16813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16814, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000003 x19:00000008", "time": "16816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16819, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00050 x14:1c000000 x15:10e0004c  PA:10e0004c", "time": "16819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000004 x12:00000003", "time": "16842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16843, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16845, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000004 x19:00000008", "time": "16845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16848, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00054 x14:1c000000 x15:10e00050  PA:10e00050", "time": "16848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000005 x12:00000004", "time": "16871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16872, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16874, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000005 x19:00000008", "time": "16874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16877, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00058 x14:1c000000 x15:10e00054  PA:10e00054", "time": "16877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000006 x12:00000005", "time": "16900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16901, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000006 x19:00000008", "time": "16903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16906, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e0005c x14:1c000000 x15:10e00058  PA:10e00058", "time": "16906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000007 x12:00000006", "time": "16929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16930, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16932, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000007 x19:00000008", "time": "16932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16935, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "plp_ctrl_core_bootaddr_set_remote", "args":{"pc": "1c001454", "instr": "p.sw x14, 4(x15!)         x15=10e00060 x14:1c000000 x15:10e0005c  PA:10e0005c", "time": "16935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16958, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001458", "instr": "addi x12, x12, 1          x12=00000008 x12:00000007", "time": "16958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16959, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c00145a", "instr": "jal x0, -24             ", "time": "16959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 16961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_mount", "args":{"pc": "1c001442", "instr": "blt x12, x19, 18         x12:00000008 x19:00000008", "time": "16961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:122"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 16962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001446", "instr": "lui x15, 0x200000        x15=00200000", "time": "16962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144a", "instr": "addi x15, x15, 8          x15=00200008 x15:00200000", "time": "16963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144c", "instr": "addi x14, x0, -1          x14=ffffffff", "time": "16964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 16965, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c00144e", "instr": "p.sw x14, x0(x8)          x14:ffffffff  x8:10c00000  PA:10e00008", "time": "16965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eoc_fetch_enable_remote", "args":{"pc": "1c001452", "instr": "jal x0, -124            ", "time": "16988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/cluster_ctrl/cluster_ctrl_v2.h:27"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 16989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:100fc720", "time": "16989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 16990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d8", "instr": "add x10, x0, x13         x10=100fc720 x13:100fc720", "time": "16990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16991, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013da", "instr": "jal x1, -996              x1=1c0013dc", "time": "16991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 16993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff6", "instr": "addi x2, x2, -16           x2=10000930  x2:10000940", "time": "16993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ff8", "instr": "sw x1, 12(x2)            x1:1c0013dc  x2:10000930  PA:1000093c", "time": "16994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 16995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c000ffa", "instr": "sw x8, 8(x2)             x8:10c00000  x2:10000930  PA:10000938", "time": "16995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:131"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 16996, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c000ffc", "instr": "csrrci x8, 0x00000008, 0x300   x8=00001800", "time": "16996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001000", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "17000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:133"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001002", "instr": "sw x0, 8(x10)           x10:100fc720  PA:100fc728", "time": "17001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:388"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001006", "instr": "lw x14, 0(x15)          x14=100fc720 x15:1000013c  PA:1000013c", "time": "17002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17004, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001008", "instr": "bne x14, x0, 28          x14:100fc720", "time": "17004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:389"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001024", "instr": "lw x14, 4(x15)          x14=100fc720 x15:1000013c  PA:10000140", "time": "17007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001026", "instr": "sw x10, 8(x14)          x10:100fc720 x14:100fc720  PA:100fc728", "time": "17009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17010, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c001028", "instr": "jal x0, -28             ", "time": "17010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:392"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_enqueue_event_to_sched", "args":{"pc": "1c00100c", "instr": "sw x10, 4(x15)          x10:100fc720 x15:1000013c  PA:10000140", "time": "17012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:394"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17013, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c00100e", "instr": "lw x10, 12(x15)         x10=00000000 x15:1000013c  PA:10000148", "time": "17013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:399"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17015, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wakeup_thread", "args":{"pc": "1c001010", "instr": "beq x10, x0, 8           x10:00000000", "time": "17015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:400"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 17018, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001018", "instr": "csrrw x0, x8, 0x300         x8:00001800", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101c", "instr": "lw x1, 12(x2)            x1=1c0013dc  x2:10000930  PA:1000093c", "time": "17022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c00101e", "instr": "lw x8, 8(x2)             x8=10c00000  x2:10000930  PA:10000938", "time": "17023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001020", "instr": "addi x2, x2, 16            x2=10000940  x2:10000930", "time": "17024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17025, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_event_push", "args":{"pc": "1c001022", "instr": "jalr x0, x1, 0             x1:1c0013dc", "time": "17025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/events.c:135"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 17027, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "17027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000a7c  x2:10000940  PA:1000096c", "time": "17031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000004  x2:10000940  PA:10000968", "time": "17032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=100fc720  x2:10000940  PA:10000964", "time": "17033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=00000000  x2:10000940  PA:10000960", "time": "17034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "17038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17039, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000a7c", "time": "17039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 17041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a7c", "instr": "p.bneimm x8, -14               x8:00000004", "time": "17041", "Origin": "/scratch/digirols/pulp_api_example/main.c:67 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a80", "instr": "addi x8, x0, 1             x8=00000001", "time": "17042", "Origin": "/scratch/digirols/pulp_api_example/main.c:72"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a82", "instr": "lui x18, 0x1c001000      x18=1c001000", "time": "17043", "Origin": "/scratch/digirols/pulp_api_example/main.c:72"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a86", "instr": "add x11, x0, x8          x11=00000001  x8:00000001", "time": "17044", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a88", "instr": "sw x9, 0(x2)             x9:100fc720  x2:10000970  PA:10000970", "time": "17045", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8a", "instr": "addi x8, x8, 1             x8=00000002  x8:00000001", "time": "17046", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8c", "instr": "addi x17, x0, 8           x17=00000008", "time": "17047", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17048, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8e", "instr": "addi x16, x0, 0           x16=00000000", "time": "17048", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a90", "instr": "addi x15, x0, 0           x15=00000000", "time": "17064", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a92", "instr": "addi x14, x0, 0           x14=00000000", "time": "17065", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a94", "instr": "addi x13, x0, 0           x13=00000000", "time": "17066", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a96", "instr": "addi x12, x18, -1576      x12=1c0009d8 x18:1c001000", "time": "17067", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9a", "instr": "addi x10, x0, 0           x10=00000000", "time": "17068", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17069, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9c", "instr": "jal x1, 2554              x1=1c000aa0", "time": "17069", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001496", "instr": "addi x2, x2, -80           x2=10000920  x2:10000970", "time": "17087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001498", "instr": "sw x21, 52(x2)          x21:00000000  x2:10000920  PA:10000954", "time": "17088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149a", "instr": "lw x21, 80(x2)          x21=100fc720  x2:10000920  PA:10000970", "time": "17089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149c", "instr": "sw x9, 68(x2)            x9:100fc720  x2:10000920  PA:10000964", "time": "17090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17091, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149e", "instr": "sw x19, 60(x2)          x19:00000000  x2:10000920  PA:1000095c", "time": "17091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a0", "instr": "sw x23, 44(x2)          x23:00000000  x2:10000920  PA:1000094c", "time": "17107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a2", "instr": "sw x24, 40(x2)          x24:00000000  x2:10000920  PA:10000948", "time": "17108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a4", "instr": "sw x26, 32(x2)          x26:00000000  x2:10000920  PA:10000940", "time": "17109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a6", "instr": "sw x27, 28(x2)          x27:00000000  x2:10000920  PA:1000093c", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a8", "instr": "add x24, x0, x12         x24=1c0009d8 x12:1c0009d8", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014aa", "instr": "add x27, x0, x11         x27=00000001 x11:00000001", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ac", "instr": "add x23, x0, x13         x23=00000000 x13:00000000", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17114, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ae", "instr": "add x26, x0, x14         x26=00000000 x14:00000000", "time": "17114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b0", "instr": "add x9, x0, x15           x9=00000000 x15:00000000", "time": "17131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b2", "instr": "add x19, x0, x16         x19=00000000 x16:00000000", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b4", "instr": "sw x1, 76(x2)            x1:1c000aa0  x2:10000920  PA:1000096c", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b6", "instr": "sw x8, 72(x2)            x8:00000002  x2:10000920  PA:10000968", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b8", "instr": "sw x18, 64(x2)          x18:1c001000  x2:10000920  PA:10000960", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ba", "instr": "sw x20, 56(x2)          x20:00000000  x2:10000920  PA:10000958", "time": "17136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014bc", "instr": "sw x22, 48(x2)          x22:00000000  x2:10000920  PA:10000950", "time": "17137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17138, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014be", "instr": "sw x25, 36(x2)          x25:00000000  x2:10000920  PA:10000944", "time": "17138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 17155, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c0", "instr": "csrrci     x22, 0x00000008, 0x300 x22=00001808", "time": "17155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c4", "instr": "add x18, x0, x17         x18=00000008 x17:00000008", "time": "17159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17160, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014c6", "instr": "bne x17, x0, 8           x17:00000008", "time": "17160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:294"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ce", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "17180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17181, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d2", "instr": "lw x25, 1704(x15)       x25=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "17181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d6", "instr": "addi x15, x0, 24          x15=00000018", "time": "17195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014d8", "instr": "addi x20, x27, 64         x20=00000041 x27:00000001", "time": "17196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 17197, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014dc", "instr": "p.mac x25, x27, x15        x25=1c2fff68 x25:1c2fff50 x27:00000001 x15:00000018", "time": "17197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e0", "instr": "lui x14, 0x1b000000      x14=1b000000", "time": "17214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e4", "instr": "lui x13, 0x1000          x13=00001000", "time": "17215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e6", "instr": "slli x20, x20, 0x16       x20=10400000 x20:00000041", "time": "17216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e8", "instr": "addi x14, x14, 8          x14=1b000008 x14:1b000000", "time": "17217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17218, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014ec", "instr": "addi x13, x13, -1         x13=00000fff x13:00001000", "time": "17218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17235, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ee", "instr": "lw x15, 4(x25)          x15=00000000 x25:1c2fff68  PA:1c2fff6c", "time": "17235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:304"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f2", "instr": "slli x8, x15, 0x5          x8=00000000 x15:00000000", "time": "17250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f6", "instr": "add x8, x8, x14           x8=1b000008  x8:00000000 x14:1b000008", "time": "17251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 17252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014f8", "instr": "and x8, x8, x13           x8=00000008  x8:1b000008 x13:00000fff", "time": "17252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014fa", "instr": "add x8, x8, x20           x8=10400008  x8:00000008 x20:10400000", "time": "17253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17254, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fc", "instr": "lw x12, 0(x8)           x12=00000000  x8:10400008  PA:10400008", "time": "17254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17273, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fe", "instr": "beq x12, x0, 14          x12:00000000", "time": "17273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17276, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00150c", "instr": "lw x11, 12(x25)         x11=00000000 x25:1c2fff68  PA:1c2fff74", "time": "17276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "xori", "cat": "xori", "ph": "X", "ts": 17295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001510", "instr": "xori x15, x15, 1          x15=00000001 x15:00000000", "time": "17295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17296, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001514", "instr": "sw x15, 4(x25)          x15:00000001 x25:1c2fff68  PA:1c2fff6c", "time": "17296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17314, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001518", "instr": "beq x11, x0, 16          x11:00000000", "time": "17314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001528", "instr": "bne x9, x0, 6             x9:00000000", "time": "17333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17334, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_master_stack_size_get", "args":{"pc": "1c00152a", "instr": "addi x9, x0, 1024          x9=00000400", "time": "17334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00152e", "instr": "bne x19, x0, 8           x19:00000000", "time": "17351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:322"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_slave_stack_size_get", "args":{"pc": "1c001532", "instr": "addi x19, x0, 1024        x19=00000400", "time": "17352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001536", "instr": "bne x26, x0, 34          x26:00000000", "time": "17353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:323"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153a", "instr": "addi x15, x18, -1         x15=00000007 x18:00000008", "time": "17354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17355, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153e", "instr": "add x11, x0, x9          x11=00000400  x9:00000400", "time": "17355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 17372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001540", "instr": "p.mac x11, x15, x19        x11=00002000 x11:00000400 x15:00000007 x19:00000400", "time": "17372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001544", "instr": "addi x10, x27, 2          x10=00000003 x27:00000001", "time": "17373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001548", "instr": "addi x27, x0, -1          x27=ffffffff", "time": "17374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:328"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17375, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154a", "instr": "sw x11, 16(x25)         x11:00002000 x25:1c2fff68  PA:1c2fff78", "time": "17375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154e", "instr": "jal x1, -894              x1=1c001550", "time": "17393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "17394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 17395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000003", "time": "17395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "17396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17397, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "17397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000001 x10:00000003", "time": "17411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "17412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=10000994 x10:00000004 x15:10000990", "time": "17413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17414, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "17414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=10400990 x10:10000994  PA:10000994", "time": "17416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00002007 x11:00002000", "time": "17417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00002000 x11:00002007", "time": "17418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "17419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:10400990", "time": "17420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17421, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000ff670 x15:10400990  PA:10400990", "time": "17421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 17439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000ff670 x11:00002000", "time": "17439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17440, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000ff670 x11:00002000", "time": "17440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 17443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000fd670 x14:000ff670 x11:00002000", "time": "17443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17444, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000fd670 x15:10400990  PA:10400990", "time": "17444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=104fe000 x15:10400990 x14:000fd670", "time": "17464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17465, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "17465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=104fe000 x15:104fe000", "time": "17467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c001550", "time": "17468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001550", "instr": "add x26, x0, x10         x26=104fe000 x10:104fe000", "time": "17470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001552", "instr": "beq x10, x0, 64          x10:104fe000", "time": "17471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:327"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17472, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001554", "instr": "sw x10, 12(x25)         x10:104fe000 x25:1c2fff68  PA:1c2fff74", "time": "17472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:331"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c001558", "instr": "add x10, x0, x21         x10=100fc720 x21:100fc720", "time": "17490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17491, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c00155a", "instr": "bne x21, x0, 6           x21:100fc720", "time": "17491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001560", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "17510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001562", "instr": "add x14, x26, x9         x14=104fe400 x26:104fe000  x9:00000400", "time": "17511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17512, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001566", "instr": "sw x24, 4(x8)           x24:1c0009d8  x8:10400008  PA:1040000c", "time": "17512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:337"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17532, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156a", "instr": "sw x23, 8(x8)           x23:00000000  x8:10400008  PA:10400010", "time": "17532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:338"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17552, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156e", "instr": "sw x14, 12(x8)          x14:104fe400  x8:10400008  PA:10400014", "time": "17552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17572, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001570", "instr": "sw x9, 16(x8)            x9:00000400  x8:10400008  PA:10400018", "time": "17572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:341"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17592, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001572", "instr": "sw x19, 20(x8)          x19:00000400  x8:10400008  PA:1040001c", "time": "17592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:342"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17612, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001576", "instr": "sw x10, 24(x8)          x10:100fc720  x8:10400008  PA:10400020", "time": "17612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:343"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17632, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001578", "instr": "sw x15, 28(x8)          x15:1000013c  x8:10400008  PA:10400024", "time": "17632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c00157a", "instr": "lui x15, 0x201000        x15=00201000", "time": "17652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17653, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00157e", "instr": "sw x18, 0(x8)           x18:00000008  x8:10400008  PA:10400008", "time": "17653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:355"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001582", "instr": "addi x15, x15, -508       x15=00200e04 x15:00201000", "time": "17673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 17674, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001586", "instr": "p.sw x0, x0(x20)          x20:10400000  PA:10600e04", "time": "17674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00158a", "instr": "addi x27, x0, 0           x27=00000000", "time": "17697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:291"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17698, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_check", "args":{"pc": "1c00158c", "instr": "bne x21, x0, 6           x21:100fc720", "time": "17698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:325"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 17701, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001592", "instr": "csrrw x0, x22, 0x300       x22:00001808", "time": "17701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001596", "instr": "lw x1, 76(x2)            x1=1c000aa0  x2:10000920  PA:1000096c", "time": "17705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001598", "instr": "lw x8, 72(x2)            x8=00000002  x2:10000920  PA:10000968", "time": "17706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159a", "instr": "add x10, x0, x27         x10=00000000 x27:00000000", "time": "17707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159c", "instr": "lw x9, 68(x2)            x9=100fc720  x2:10000920  PA:10000964", "time": "17708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17709, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159e", "instr": "lw x18, 64(x2)          x18=1c001000  x2:10000920  PA:10000960", "time": "17709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a0", "instr": "lw x19, 60(x2)          x19=00000000  x2:10000920  PA:1000095c", "time": "17725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a2", "instr": "lw x20, 56(x2)          x20=00000000  x2:10000920  PA:10000958", "time": "17726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a4", "instr": "lw x21, 52(x2)          x21=00000000  x2:10000920  PA:10000954", "time": "17727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a6", "instr": "lw x22, 48(x2)          x22=00000000  x2:10000920  PA:10000950", "time": "17728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a8", "instr": "lw x23, 44(x2)          x23=00000000  x2:10000920  PA:1000094c", "time": "17729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015aa", "instr": "lw x24, 40(x2)          x24=00000000  x2:10000920  PA:10000948", "time": "17730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ac", "instr": "lw x25, 36(x2)          x25=00000000  x2:10000920  PA:10000944", "time": "17731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ae", "instr": "lw x26, 32(x2)          x26=00000000  x2:10000920  PA:10000940", "time": "17732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b0", "instr": "lw x27, 28(x2)          x27=00000000  x2:10000920  PA:1000093c", "time": "17733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b2", "instr": "addi x2, x2, 80            x2=10000970  x2:10000920", "time": "17734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17735, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b4", "instr": "jalr x0, x1, 0             x1:1c000aa0", "time": "17735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 17737, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aa0", "instr": "p.bneimm x8, -26               x8:00000002", "time": "17737", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a86", "instr": "add x11, x0, x8          x11=00000002  x8:00000002", "time": "17740", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a88", "instr": "sw x9, 0(x2)             x9:100fc720  x2:10000970  PA:10000970", "time": "17741", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8a", "instr": "addi x8, x8, 1             x8=00000003  x8:00000002", "time": "17742", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8c", "instr": "addi x17, x0, 8           x17=00000008", "time": "17743", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8e", "instr": "addi x16, x0, 0           x16=00000000", "time": "17744", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a90", "instr": "addi x15, x0, 0           x15=00000000", "time": "17745", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a92", "instr": "addi x14, x0, 0           x14=00000000", "time": "17746", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a94", "instr": "addi x13, x0, 0           x13=00000000", "time": "17747", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a96", "instr": "addi x12, x18, -1576      x12=1c0009d8 x18:1c001000", "time": "17748", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9a", "instr": "addi x10, x0, 0           x10=00000000", "time": "17749", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17750, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9c", "instr": "jal x1, 2554              x1=1c000aa0", "time": "17750", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001496", "instr": "addi x2, x2, -80           x2=10000920  x2:10000970", "time": "17752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001498", "instr": "sw x21, 52(x2)          x21:00000000  x2:10000920  PA:10000954", "time": "17753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149a", "instr": "lw x21, 80(x2)          x21=100fc720  x2:10000920  PA:10000970", "time": "17754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149c", "instr": "sw x9, 68(x2)            x9:100fc720  x2:10000920  PA:10000964", "time": "17755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149e", "instr": "sw x19, 60(x2)          x19:00000000  x2:10000920  PA:1000095c", "time": "17756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a0", "instr": "sw x23, 44(x2)          x23:00000000  x2:10000920  PA:1000094c", "time": "17757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a2", "instr": "sw x24, 40(x2)          x24:00000000  x2:10000920  PA:10000948", "time": "17758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a4", "instr": "sw x26, 32(x2)          x26:00000000  x2:10000920  PA:10000940", "time": "17759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a6", "instr": "sw x27, 28(x2)          x27:00000000  x2:10000920  PA:1000093c", "time": "17760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a8", "instr": "add x24, x0, x12         x24=1c0009d8 x12:1c0009d8", "time": "17761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014aa", "instr": "add x27, x0, x11         x27=00000002 x11:00000002", "time": "17762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ac", "instr": "add x23, x0, x13         x23=00000000 x13:00000000", "time": "17763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ae", "instr": "add x26, x0, x14         x26=00000000 x14:00000000", "time": "17764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b0", "instr": "add x9, x0, x15           x9=00000000 x15:00000000", "time": "17765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b2", "instr": "add x19, x0, x16         x19=00000000 x16:00000000", "time": "17766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b4", "instr": "sw x1, 76(x2)            x1:1c000aa0  x2:10000920  PA:1000096c", "time": "17767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b6", "instr": "sw x8, 72(x2)            x8:00000003  x2:10000920  PA:10000968", "time": "17768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b8", "instr": "sw x18, 64(x2)          x18:1c001000  x2:10000920  PA:10000960", "time": "17769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ba", "instr": "sw x20, 56(x2)          x20:00000000  x2:10000920  PA:10000958", "time": "17770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014bc", "instr": "sw x22, 48(x2)          x22:00000000  x2:10000920  PA:10000950", "time": "17771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014be", "instr": "sw x25, 36(x2)          x25:00000000  x2:10000920  PA:10000944", "time": "17772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 17773, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c0", "instr": "csrrci     x22, 0x00000008, 0x300 x22=00001808", "time": "17773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c4", "instr": "add x18, x0, x17         x18=00000008 x17:00000008", "time": "17777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17778, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014c6", "instr": "bne x17, x0, 8           x17:00000008", "time": "17778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:294"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ce", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "17782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17783, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d2", "instr": "lw x25, 1704(x15)       x25=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "17783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d6", "instr": "addi x15, x0, 24          x15=00000018", "time": "17798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014d8", "instr": "addi x20, x27, 64         x20=00000042 x27:00000002", "time": "17799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 17800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014dc", "instr": "p.mac x25, x27, x15        x25=1c2fff80 x25:1c2fff50 x27:00000002 x15:00000018", "time": "17800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e0", "instr": "lui x14, 0x1b000000      x14=1b000000", "time": "17801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e4", "instr": "lui x13, 0x1000          x13=00001000", "time": "17802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e6", "instr": "slli x20, x20, 0x16       x20=10800000 x20:00000042", "time": "17803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e8", "instr": "addi x14, x14, 8          x14=1b000008 x14:1b000000", "time": "17804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014ec", "instr": "addi x13, x13, -1         x13=00000fff x13:00001000", "time": "17805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17806, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ee", "instr": "lw x15, 4(x25)          x15=00000000 x25:1c2fff80  PA:1c2fff84", "time": "17806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:304"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f2", "instr": "slli x8, x15, 0x5          x8=00000000 x15:00000000", "time": "17821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f6", "instr": "add x8, x8, x14           x8=1b000008  x8:00000000 x14:1b000008", "time": "17822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 17823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014f8", "instr": "and x8, x8, x13           x8=00000008  x8:1b000008 x13:00000fff", "time": "17823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014fa", "instr": "add x8, x8, x20           x8=10800008  x8:00000008 x20:10800000", "time": "17824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17825, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fc", "instr": "lw x12, 0(x8)           x12=00000000  x8:10800008  PA:10800008", "time": "17825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17843, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fe", "instr": "beq x12, x0, 14          x12:00000000", "time": "17843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17846, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00150c", "instr": "lw x11, 12(x25)         x11=00000000 x25:1c2fff80  PA:1c2fff8c", "time": "17846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "xori", "cat": "xori", "ph": "X", "ts": 17860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001510", "instr": "xori x15, x15, 1          x15=00000001 x15:00000000", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17861, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001514", "instr": "sw x15, 4(x25)          x15:00000001 x25:1c2fff80  PA:1c2fff84", "time": "17861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17879, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001518", "instr": "beq x11, x0, 16          x11:00000000", "time": "17879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001528", "instr": "bne x9, x0, 6             x9:00000000", "time": "17882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_master_stack_size_get", "args":{"pc": "1c00152a", "instr": "addi x9, x0, 1024          x9=00000400", "time": "17883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00152e", "instr": "bne x19, x0, 8           x19:00000000", "time": "17884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:322"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_slave_stack_size_get", "args":{"pc": "1c001532", "instr": "addi x19, x0, 1024        x19=00000400", "time": "17885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001536", "instr": "bne x26, x0, 34          x26:00000000", "time": "17886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:323"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153a", "instr": "addi x15, x18, -1         x15=00000007 x18:00000008", "time": "17887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153e", "instr": "add x11, x0, x9          x11=00000400  x9:00000400", "time": "17888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 17889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001540", "instr": "p.mac x11, x15, x19        x11=00002000 x11:00000400 x15:00000007 x19:00000400", "time": "17889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001544", "instr": "addi x10, x27, 2          x10=00000004 x27:00000002", "time": "17890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001548", "instr": "addi x27, x0, -1          x27=ffffffff", "time": "17891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:328"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17892, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154a", "instr": "sw x11, 16(x25)         x11:00002000 x25:1c2fff80  PA:1c2fff90", "time": "17892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17910, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154e", "instr": "jal x1, -894              x1=1c001550", "time": "17910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "17911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 17912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000004", "time": "17912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "17913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17914, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "17914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000002 x10:00000004", "time": "17929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 17930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=00000008 x10:00000002", "time": "17930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=10000998 x10:00000008 x15:10000990", "time": "17931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17932, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "17932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=10800990 x10:10000998  PA:10000998", "time": "17934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00002007 x11:00002000", "time": "17935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00002000 x11:00002007", "time": "17936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "17937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:10800990", "time": "17938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17939, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000ff670 x15:10800990  PA:10800990", "time": "17939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 17957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000ff670 x11:00002000", "time": "17957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17958, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000ff670 x11:00002000", "time": "17958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 17961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000fd670 x14:000ff670 x11:00002000", "time": "17961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17962, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000fd670 x15:10800990  PA:10800990", "time": "17962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=108fe000 x15:10800990 x14:000fd670", "time": "17982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17983, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "17983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=108fe000 x15:108fe000", "time": "17985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17986, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c001550", "time": "17986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001550", "instr": "add x26, x0, x10         x26=108fe000 x10:108fe000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001552", "instr": "beq x10, x0, 64          x10:108fe000", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:327"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17990, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001554", "instr": "sw x10, 12(x25)         x10:108fe000 x25:1c2fff80  PA:1c2fff8c", "time": "17990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:331"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c001558", "instr": "add x10, x0, x21         x10=100fc720 x21:100fc720", "time": "18008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18009, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c00155a", "instr": "bne x21, x0, 6           x21:100fc720", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001560", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "18012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001562", "instr": "add x14, x26, x9         x14=108fe400 x26:108fe000  x9:00000400", "time": "18013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18014, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001566", "instr": "sw x24, 4(x8)           x24:1c0009d8  x8:10800008  PA:1080000c", "time": "18014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:337"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156a", "instr": "sw x23, 8(x8)           x23:00000000  x8:10800008  PA:10800010", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:338"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18054, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156e", "instr": "sw x14, 12(x8)          x14:108fe400  x8:10800008  PA:10800014", "time": "18054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001570", "instr": "sw x9, 16(x8)            x9:00000400  x8:10800008  PA:10800018", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:341"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18094, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001572", "instr": "sw x19, 20(x8)          x19:00000400  x8:10800008  PA:1080001c", "time": "18094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:342"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18114, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001576", "instr": "sw x10, 24(x8)          x10:100fc720  x8:10800008  PA:10800020", "time": "18114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:343"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18134, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001578", "instr": "sw x15, 28(x8)          x15:1000013c  x8:10800008  PA:10800024", "time": "18134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c00157a", "instr": "lui x15, 0x201000        x15=00201000", "time": "18154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18155, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00157e", "instr": "sw x18, 0(x8)           x18:00000008  x8:10800008  PA:10800008", "time": "18155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:355"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001582", "instr": "addi x15, x15, -508       x15=00200e04 x15:00201000", "time": "18175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18176, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001586", "instr": "p.sw x0, x0(x20)          x20:10800000  PA:10a00e04", "time": "18176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00158a", "instr": "addi x27, x0, 0           x27=00000000", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:291"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18200, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_check", "args":{"pc": "1c00158c", "instr": "bne x21, x0, 6           x21:100fc720", "time": "18200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:325"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 18203, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001592", "instr": "csrrw x0, x22, 0x300       x22:00001808", "time": "18203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001596", "instr": "lw x1, 76(x2)            x1=1c000aa0  x2:10000920  PA:1000096c", "time": "18207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001598", "instr": "lw x8, 72(x2)            x8=00000003  x2:10000920  PA:10000968", "time": "18208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159a", "instr": "add x10, x0, x27         x10=00000000 x27:00000000", "time": "18209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159c", "instr": "lw x9, 68(x2)            x9=100fc720  x2:10000920  PA:10000964", "time": "18210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159e", "instr": "lw x18, 64(x2)          x18=1c001000  x2:10000920  PA:10000960", "time": "18211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a0", "instr": "lw x19, 60(x2)          x19=00000000  x2:10000920  PA:1000095c", "time": "18212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a2", "instr": "lw x20, 56(x2)          x20=00000000  x2:10000920  PA:10000958", "time": "18213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a4", "instr": "lw x21, 52(x2)          x21=00000000  x2:10000920  PA:10000954", "time": "18214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a6", "instr": "lw x22, 48(x2)          x22=00000000  x2:10000920  PA:10000950", "time": "18215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a8", "instr": "lw x23, 44(x2)          x23=00000000  x2:10000920  PA:1000094c", "time": "18216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015aa", "instr": "lw x24, 40(x2)          x24=00000000  x2:10000920  PA:10000948", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ac", "instr": "lw x25, 36(x2)          x25=00000000  x2:10000920  PA:10000944", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ae", "instr": "lw x26, 32(x2)          x26=00000000  x2:10000920  PA:10000940", "time": "18219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b0", "instr": "lw x27, 28(x2)          x27=00000000  x2:10000920  PA:1000093c", "time": "18220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b2", "instr": "addi x2, x2, 80            x2=10000970  x2:10000920", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18222, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b4", "instr": "jalr x0, x1, 0             x1:1c000aa0", "time": "18222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 18224, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aa0", "instr": "p.bneimm x8, -26               x8:00000003", "time": "18224", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a86", "instr": "add x11, x0, x8          x11=00000003  x8:00000003", "time": "18227", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a88", "instr": "sw x9, 0(x2)             x9:100fc720  x2:10000970  PA:10000970", "time": "18228", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8a", "instr": "addi x8, x8, 1             x8=00000004  x8:00000003", "time": "18229", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8c", "instr": "addi x17, x0, 8           x17=00000008", "time": "18230", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a8e", "instr": "addi x16, x0, 0           x16=00000000", "time": "18231", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a90", "instr": "addi x15, x0, 0           x15=00000000", "time": "18232", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a92", "instr": "addi x14, x0, 0           x14=00000000", "time": "18233", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a94", "instr": "addi x13, x0, 0           x13=00000000", "time": "18234", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a96", "instr": "addi x12, x18, -1576      x12=1c0009d8 x18:1c001000", "time": "18235", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9a", "instr": "addi x10, x0, 0           x10=00000000", "time": "18236", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18237, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000a9c", "instr": "jal x1, 2554              x1=1c000aa0", "time": "18237", "Origin": "/scratch/digirols/pulp_api_example/main.c:73 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001496", "instr": "addi x2, x2, -80           x2=10000920  x2:10000970", "time": "18239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001498", "instr": "sw x21, 52(x2)          x21:00000000  x2:10000920  PA:10000954", "time": "18240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149a", "instr": "lw x21, 80(x2)          x21=100fc720  x2:10000920  PA:10000970", "time": "18241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149c", "instr": "sw x9, 68(x2)            x9:100fc720  x2:10000920  PA:10000964", "time": "18242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00149e", "instr": "sw x19, 60(x2)          x19:00000000  x2:10000920  PA:1000095c", "time": "18243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a0", "instr": "sw x23, 44(x2)          x23:00000000  x2:10000920  PA:1000094c", "time": "18244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a2", "instr": "sw x24, 40(x2)          x24:00000000  x2:10000920  PA:10000948", "time": "18245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a4", "instr": "sw x26, 32(x2)          x26:00000000  x2:10000920  PA:10000940", "time": "18246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a6", "instr": "sw x27, 28(x2)          x27:00000000  x2:10000920  PA:1000093c", "time": "18247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014a8", "instr": "add x24, x0, x12         x24=1c0009d8 x12:1c0009d8", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014aa", "instr": "add x27, x0, x11         x27=00000003 x11:00000003", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ac", "instr": "add x23, x0, x13         x23=00000000 x13:00000000", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ae", "instr": "add x26, x0, x14         x26=00000000 x14:00000000", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b0", "instr": "add x9, x0, x15           x9=00000000 x15:00000000", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b2", "instr": "add x19, x0, x16         x19=00000000 x16:00000000", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b4", "instr": "sw x1, 76(x2)            x1:1c000aa0  x2:10000920  PA:1000096c", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b6", "instr": "sw x8, 72(x2)            x8:00000004  x2:10000920  PA:10000968", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014b8", "instr": "sw x18, 64(x2)          x18:1c001000  x2:10000920  PA:10000960", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ba", "instr": "sw x20, 56(x2)          x20:00000000  x2:10000920  PA:10000958", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014bc", "instr": "sw x22, 48(x2)          x22:00000000  x2:10000920  PA:10000950", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014be", "instr": "sw x25, 36(x2)          x25:00000000  x2:10000920  PA:10000944", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:290"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 18260, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c0", "instr": "csrrci     x22, 0x00000008, 0x300 x22=00001808", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0014c4", "instr": "add x18, x0, x17         x18=00000008 x17:00000008", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18265, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014c6", "instr": "bne x17, x0, 8           x17:00000008", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:294"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ce", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18270, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d2", "instr": "lw x25, 1704(x15)       x25=1c2fff50 x15:1c002000  PA:1c0026a8", "time": "18270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014d6", "instr": "addi x15, x0, 24          x15=00000018", "time": "18286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014d8", "instr": "addi x20, x27, 64         x20=00000043 x27:00000003", "time": "18287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 18288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014dc", "instr": "p.mac x25, x27, x15        x25=1c2fff98 x25:1c2fff50 x27:00000003 x15:00000018", "time": "18288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:298"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e0", "instr": "lui x14, 0x1b000000      x14=1b000000", "time": "18289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e4", "instr": "lui x13, 0x1000          x13=00001000", "time": "18290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014e6", "instr": "slli x20, x20, 0x16       x20=10c00000 x20:00000043", "time": "18291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014e8", "instr": "addi x14, x14, 8          x14=1b000008 x14:1b000000", "time": "18292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014ec", "instr": "addi x13, x13, -1         x13=00000fff x13:00001000", "time": "18293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18294, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014ee", "instr": "lw x15, 4(x25)          x15=00000000 x25:1c2fff98  PA:1c2fff9c", "time": "18294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:304"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f2", "instr": "slli x8, x15, 0x5          x8=00000000 x15:00000000", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014f6", "instr": "add x8, x8, x14           x8=1b000008  x8:00000000 x14:1b000008", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:305"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014f8", "instr": "and x8, x8, x13           x8=00000008  x8:1b000008 x13:00000fff", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_tiny_addr", "args":{"pc": "1c0014fa", "instr": "add x8, x8, x20           x8=10c00008  x8:00000008 x20:10c00000", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:783"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18313, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fc", "instr": "lw x12, 0(x8)           x12=00000000  x8:10c00008  PA:10c00008", "time": "18313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0014fe", "instr": "beq x12, x0, 14          x12:00000000", "time": "18331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:308"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18334, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00150c", "instr": "lw x11, 12(x25)         x11=00000000 x25:1c2fff98  PA:1c2fffa4", "time": "18334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "xori", "cat": "xori", "ph": "X", "ts": 18351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001510", "instr": "xori x15, x15, 1          x15=00000001 x15:00000000", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18352, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001514", "instr": "sw x15, 4(x25)          x15:00000001 x25:1c2fff98  PA:1c2fff9c", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:313"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18370, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001518", "instr": "beq x11, x0, 16          x11:00000000", "time": "18370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:315"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001528", "instr": "bne x9, x0, 6             x9:00000000", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_master_stack_size_get", "args":{"pc": "1c00152a", "instr": "addi x9, x0, 1024          x9=00000400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00152e", "instr": "bne x19, x0, 8           x19:00000000", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:322"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cl_slave_stack_size_get", "args":{"pc": "1c001532", "instr": "addi x19, x0, 1024        x19=00000400", "time": "18376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_utils.h:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001536", "instr": "bne x26, x0, 34          x26:00000000", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:323"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153a", "instr": "addi x15, x18, -1         x15=00000007 x18:00000008", "time": "18378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00153e", "instr": "add x11, x0, x9          x11=00000400  x9:00000400", "time": "18379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "p.mac", "cat": "p.mac", "ph": "X", "ts": 18380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001540", "instr": "p.mac x11, x15, x19        x11=00002000 x11:00000400 x15:00000007 x19:00000400", "time": "18380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001544", "instr": "addi x10, x27, 2          x10=00000005 x27:00000003", "time": "18381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001548", "instr": "addi x27, x0, -1          x27=ffffffff", "time": "18382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:328"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18383, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154a", "instr": "sw x11, 16(x25)         x11:00002000 x25:1c2fff98  PA:1c2fffa8", "time": "18383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:325"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00154e", "instr": "jal x1, -894              x1=1c001550", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d0", "instr": "addi x15, x0, 1           x15=00000001", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011d2", "instr": "bgeu x15, x10, 20         x15:00000001 x10:00000005", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011d6", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18405, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011da", "instr": "lw x15, 1692(x15)       x15=10000990 x15:1c002000  PA:1c00269c", "time": "18405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011de", "instr": "addi x10, x10, -2         x10=00000003 x10:00000005", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:218"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc_l1", "args":{"pc": "1c0011e0", "instr": "slli x10, x10, 0x2        x10=0000000c x10:00000003", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_alloc.h:435"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e2", "instr": "add x10, x10, x15        x10=1000099c x10:0000000c x15:10000990", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18423, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_alloc", "args":{"pc": "1c0011e4", "instr": "jal x0, -146            ", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:235"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001152", "instr": "lw x15, 0(x10)          x15=10c00990 x10:1000099c  PA:1000099c", "time": "18425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001154", "instr": "addi x11, x11, 7          x11=00002007 x11:00002000", "time": "18426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001156", "instr": "p.bclr x11, x11, 2, 0       x11=00002000 x11:00002007", "time": "18427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:121"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115a", "instr": "addi x13, x0, 0           x13=00000000", "time": "18428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:119"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115c", "instr": "beq x15, x0, 18          x15:10c00990", "time": "18429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 1)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18430, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00115e", "instr": "lw x14, 0(x15)          x14=000ff670 x15:10c00990  PA:10c00990", "time": "18430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001160", "instr": "blt x14, x11, 18         x14:000ff670 x11:00002000", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:123 (discriminator 2)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18449, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001164", "instr": "bne x14, x11, 24         x14:000ff670 x11:00002000", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:126"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 18452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117c", "instr": "sub x14, x14, x11        x14=000fd670 x14:000ff670 x11:00002000", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:134"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18453, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00117e", "instr": "sw x14, 0(x15)          x14:000fd670 x15:10c00990  PA:10c00990", "time": "18453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:135"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001180", "instr": "add x15, x15, x14        x15=10cfe000 x15:10c00990 x14:000fd670", "time": "18473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18474, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001182", "instr": "jal x0, -20             ", "time": "18474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:137"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c00116e", "instr": "add x10, x0, x15         x10=10cfe000 x15:10cfe000", "time": "18476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18477, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_user_alloc", "args":{"pc": "1c001170", "instr": "jalr x0, x1, 0             x1:1c001550", "time": "18477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/alloc.c:145"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001550", "instr": "add x26, x0, x10         x26=10cfe000 x10:10cfe000", "time": "18479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:326"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001552", "instr": "beq x10, x0, 64          x10:10cfe000", "time": "18480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:327"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18481, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001554", "instr": "sw x10, 12(x25)         x10:10cfe000 x25:1c2fff98  PA:1c2fffa4", "time": "18481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:331"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c001558", "instr": "add x10, x0, x21         x10=100fc720 x21:100fc720", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18500, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_prepare", "args":{"pc": "1c00155a", "instr": "bne x21, x0, 6           x21:100fc720", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:339"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001560", "instr": "lw x15, 12(x10)         x15=1000013c x10:100fc720  PA:100fc72c", "time": "18503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001562", "instr": "add x14, x26, x9         x14=10cfe400 x26:10cfe000  x9:00000400", "time": "18504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18505, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001566", "instr": "sw x24, 4(x8)           x24:1c0009d8  x8:10c00008  PA:10c0000c", "time": "18505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:337"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18525, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156a", "instr": "sw x23, 8(x8)           x23:00000000  x8:10c00008  PA:10c00010", "time": "18525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:338"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18545, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00156e", "instr": "sw x14, 12(x8)          x14:10cfe400  x8:10c00008  PA:10c00014", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:340"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18565, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001570", "instr": "sw x9, 16(x8)            x9:00000400  x8:10c00008  PA:10c00018", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:341"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18585, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001572", "instr": "sw x19, 20(x8)          x19:00000400  x8:10c00008  PA:10c0001c", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:342"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18605, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001576", "instr": "sw x10, 24(x8)          x10:100fc720  x8:10c00008  PA:10c00020", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:343"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18625, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001578", "instr": "sw x15, 28(x8)          x15:1000013c  x8:10c00008  PA:10c00024", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:344"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c00157a", "instr": "lui x15, 0x201000        x15=00201000", "time": "18645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18646, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00157e", "instr": "sw x18, 0(x8)           x18:00000008  x8:10c00008  PA:10c00008", "time": "18646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:355"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001582", "instr": "addi x15, x15, -508       x15=00200e04 x15:00201000", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18667, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_evt_trig", "args":{"pc": "1c001586", "instr": "p.sw x0, x0(x20)          x20:10c00000  PA:10e00e04", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:286"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00158a", "instr": "addi x27, x0, 0           x27=00000000", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:291"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18691, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_wait_event_check", "args":{"pc": "1c00158c", "instr": "bne x21, x0, 6           x21:100fc720", "time": "18691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_event.h:325"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 18694, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c001592", "instr": "csrrw x0, x22, 0x300       x22:00001808", "time": "18694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001596", "instr": "lw x1, 76(x2)            x1=1c000aa0  x2:10000920  PA:1000096c", "time": "18698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c001598", "instr": "lw x8, 72(x2)            x8=00000004  x2:10000920  PA:10000968", "time": "18699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159a", "instr": "add x10, x0, x27         x10=00000000 x27:00000000", "time": "18700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159c", "instr": "lw x9, 68(x2)            x9=100fc720  x2:10000920  PA:10000964", "time": "18701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c00159e", "instr": "lw x18, 64(x2)          x18=1c001000  x2:10000920  PA:10000960", "time": "18702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a0", "instr": "lw x19, 60(x2)          x19=00000000  x2:10000920  PA:1000095c", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a2", "instr": "lw x20, 56(x2)          x20=00000000  x2:10000920  PA:10000958", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a4", "instr": "lw x21, 52(x2)          x21=00000000  x2:10000920  PA:10000954", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a6", "instr": "lw x22, 48(x2)          x22=00000000  x2:10000920  PA:10000950", "time": "18706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015a8", "instr": "lw x23, 44(x2)          x23=00000000  x2:10000920  PA:1000094c", "time": "18707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015aa", "instr": "lw x24, 40(x2)          x24=00000000  x2:10000920  PA:10000948", "time": "18708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ac", "instr": "lw x25, 36(x2)          x25=00000000  x2:10000920  PA:10000944", "time": "18709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015ae", "instr": "lw x26, 32(x2)          x26=00000000  x2:10000920  PA:10000940", "time": "18710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b0", "instr": "lw x27, 28(x2)          x27=00000000  x2:10000920  PA:1000093c", "time": "18711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b2", "instr": "addi x2, x2, 80            x2=10000970  x2:10000920", "time": "18712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18713, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_call", "args":{"pc": "1c0015b4", "instr": "jalr x0, x1, 0             x1:1c000aa0", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:365"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 18715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aa0", "instr": "p.bneimm x8, -26               x8:00000004", "time": "18715", "Origin": "/scratch/digirols/pulp_api_example/main.c:72 (discriminator 3)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aa4", "instr": "addi x10, x0, 0           x10=00000000", "time": "18716", "Origin": "/scratch/digirols/pulp_api_example/main.c:77"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aa6", "instr": "lui x18, 0x1c002000      x18=1c002000", "time": "18717", "Origin": "/scratch/digirols/pulp_api_example/main.c:77"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18718, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aaa", "instr": "jal x1, -210              x1=1c000aac", "time": "18718", "Origin": "/scratch/digirols/pulp_api_example/main.c:77"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009d8", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "18737", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18738, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009da", "instr": "addi x14, x0, 255         x14=000000ff", "time": "18738", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009de", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18757", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e2", "instr": "sw x1, 12(x2)            x1:1c000aac  x2:10000960  PA:1000096c", "time": "18758", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e4", "instr": "sw x8, 8(x2)             x8:00000004  x2:10000960  PA:10000968", "time": "18759", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e6", "instr": "sw x9, 4(x2)             x9:100fc720  x2:10000960  PA:10000964", "time": "18760", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009e8", "instr": "sw x14, 132(x15)        x14:000000ff x15:1b204000  PA:1b204084", "time": "18761", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18762, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009ec", "instr": "addi x9, x15, 512          x9=1b204200 x15:1b204000", "time": "18762", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f0", "instr": "sw x14, 0(x9)           x14:000000ff  x9:1b204200  PA:1b204200", "time": "18783", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f2", "instr": "addi x15, x15, 524        x15=1b20420c x15:1b204000", "time": "18784", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f6", "instr": "sw x14, 0(x15)          x14:000000ff x15:1b20420c  PA:1b20420c", "time": "18785", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009f8", "instr": "lui x15, 0x1c001000      x15=1c001000", "time": "18786", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18787, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009fc", "instr": "addi x15, x15, -1604      x15=1c0009bc x15:1c001000", "time": "18787", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a00", "instr": "lui x14, 0x1b204000      x14=1b204000", "time": "18805", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a04", "instr": "sw x15, 128(x14)        x15:1c0009bc x14:1b204000  PA:1b204080", "time": "18806", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a08", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18807", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18808, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a0c", "instr": "sw x10, 128(x15)        x10:00000000 x15:1b204000  PA:1b204080", "time": "18808", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a10", "instr": "csrrs x12, x0, 0xf14       x12=00000000", "time": "18827", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a14", "instr": "srai x8, x12, 0x405        x8=00000000 x12:00000000", "time": "18828", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a18", "instr": "p.bclr x8, x8, 25, 6         x8=00000000  x8:00000000", "time": "18829", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18830, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "core_entry", "args":{"pc": "1c000a1c", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18830", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "core_entry", "args":{"pc": "1c000a20", "instr": "p.bclr x12, x12, 26, 5      x12=00000000 x12:00000000", "time": "18852", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "core_entry", "args":{"pc": "1c000a24", "instr": "add x11, x0, x8          x11=00000000  x8:00000000", "time": "18853", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "core_entry", "args":{"pc": "1c000a26", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18854", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18855, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "core_entry", "args":{"pc": "1c000a2a", "instr": "jal x1, 3558              x1=1c000a2e", "time": "18855", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10000920  x2:10000960", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:10000920  PA:10000944", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000000  x2:10000920  PA:10000948", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10000920  PA:1000094c", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18883, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10000944  x2:10000920", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c000a2e  x2:10000920  PA:1000093c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:1b204000  x2:10000920  PA:10000950", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:1b204000  x2:10000920  PA:10000954", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10000920  PA:10000958", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18903, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000008  x2:10000920  PA:1000095c", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10000944  x2:10000920  PA:1000092c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18922, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100008c0  x2:10000920", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100008d8  x2:100008c0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100008c0  PA:10000918", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1c002000  x2:100008c0  PA:10000910", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000000  x2:100008c0  PA:1000090c", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18945, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:00000000  x2:100008c0  PA:10000908", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:00000000  x2:100008c0  PA:10000904", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18948, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100008c0  PA:10000900", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100008c0  PA:100008fc", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100008c0  PA:1000091c", "time": "18968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:1b204200  x2:100008c0  PA:10000914", "time": "18969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100008c0  PA:100008f8", "time": "18970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100008c0  PA:100008f4", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18974, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10000944 x13:10000944", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100008d8  x2:100008c0  PA:100008d4", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19037, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104000", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19157, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19162, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19176, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104000", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19181, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19187, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19207, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19212, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19215, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19226, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104000", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19231, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19234, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19237, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19253, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19258, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19261, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19272, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104000", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19277, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19280, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19283, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19304, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19307, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19318, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104000", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19323, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19329, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19353, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19356, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19367, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104000", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19372, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19378, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19398, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19403, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19417, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104000", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19425, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19428, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19448, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19453, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19456, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19467, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104000", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19472, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19475, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19478, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19498, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19503, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19506, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19517, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104000", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19525, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19528, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19553, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19558, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19561, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19572, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104000", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19580, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19583, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19619, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104000", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19627, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19630, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19647, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19652, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19655, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19666, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104000", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19674, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19677, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19698, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19701, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19712, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104000", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19717, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19723, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19741, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19746, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19749, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19760, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104000", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19765, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19768, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19771, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19788, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19796, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19807, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104000", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19812, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19815, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19818, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19834, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19837, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19840, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100008c0  PA:100008c4", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100008c0  PA:100008c8", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100008c0  PA:100008cc", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19864, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100008c0  PA:100008c4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19921, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19932, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100008c0  PA:100008d0", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10000948  x8:10000944", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:10000944  PA:10000944", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20294, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100008c4  x2:100008c0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100008d8 x11:100008c4  PA:100008d4", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100008c4  PA:100008d0", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20389, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20426, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20429, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100008c4  PA:100008d0", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100008d8  PA:100008d8", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20570, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100008d9 x13:100008d8", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100008d9  PA:100008d9", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20592, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100008c4  x2:100008c0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100008a0  x2:100008c0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10000944  x2:100008a0  PA:100008b8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100008d8 x12:100008c4  PA:100008d4", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100008c4  PA:100008c8", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100008a0  PA:100008b4", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100008a0  PA:100008b0", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20637, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100008a0  PA:100008ac", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100008a0  PA:100008bc", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100008a0  PA:100008a8", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100008c4 x12:100008c4", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100008d9 x15:100008d8  PA:100008d8", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20665, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100008c4  PA:100008cc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20684, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20687, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100008c4  PA:100008cc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20779, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20801, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100008d8  x9:100008c4  PA:100008d4", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20842, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100008d9 x20:100008d8  PA:100008d8", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104000", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100008da x20:100008d9  PA:100008d9", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20919, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "20919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100008a0  PA:100008bc", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10000944  x2:100008a0  PA:100008b8", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100008a0  PA:100008b4", "time": "20944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100008a0  PA:100008b0", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100008a0  PA:100008ac", "time": "20946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100008a0  PA:100008a8", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100008c0  x2:100008a0", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20949, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10000948 x24:10000948", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20989, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20994, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21008, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104000", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21013, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21016, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21019, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21034, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21039, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21042, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21053, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104000", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21061, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21064, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21080, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21083, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100008c0  PA:100008c4", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100008c0  PA:100008c8", "time": "21087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100008c0  PA:100008cc", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100008c0  PA:100008c4", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21100, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21116, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21121, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21124, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21127, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21130, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21140, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21144, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21147, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21149, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21153, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21158, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100008c0  PA:100008d0", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21162, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=1000094c  x8:10000948", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:10000948  PA:10000948", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21167, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21170, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100008c4  x2:100008c0", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21174, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100008d8 x11:100008c4  PA:100008d4", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100008c4  PA:100008d0", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21179, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100008c4  PA:100008d0", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21220, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21254, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21288, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "21321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "21322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21323, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "21323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "21325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100008d8  PA:100008d8", "time": "21326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100008d9 x13:100008d8", "time": "21328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21329, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100008d9  PA:100008d9", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21333, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21335, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100008c4  x2:100008c0", "time": "21337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21340, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100008a0  x2:100008c0", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10000948  x2:100008a0  PA:100008b8", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100008d8 x12:100008c4  PA:100008d4", "time": "21344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100008c4  PA:100008c8", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100008a0  PA:100008b4", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100008a0  PA:100008b0", "time": "21347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100008a0  PA:100008ac", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100008a0  PA:100008bc", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100008a0  PA:100008a8", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100008c4 x12:100008c4", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100008d9 x15:100008d8  PA:100008d8", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21358, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100008c4  PA:100008cc", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21371, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100008c4  PA:100008cc", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21382, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21385, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "21391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21395, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100008d8  x9:100008c4  PA:100008d4", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21397, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100008d9 x20:100008d8  PA:100008d8", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21399, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21403, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "21405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21417, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104000", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21424, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100008da x20:100008d9  PA:100008d9", "time": "21424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21427, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100008c4  PA:100008c4", "time": "21427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21430, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100008a0  PA:100008bc", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10000948  x2:100008a0  PA:100008b8", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100008a0  PA:100008b4", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100008a0  PA:100008b0", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100008a0  PA:100008ac", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100008a0  PA:100008a8", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100008c0  x2:100008a0", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21440, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=1000094c x24:1000094c", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21443, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21446, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21449, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21464, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21469, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21472, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21483, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104000", "time": "21483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21491, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21494, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21509, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21514, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21517, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21528, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104000", "time": "21528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21536, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21539, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21562, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000000", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000000 x15:00000000", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000000 x15:00000000", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000000", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000000 x13:00001f80", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000000 x15:00000000 x14:00000000", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21573, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104000", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21584, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100008c0  PA:1000091c", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100008c0  PA:10000918", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=1b204200  x2:100008c0  PA:10000914", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21603, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1c002000  x2:100008c0  PA:10000910", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000000  x2:100008c0  PA:1000090c", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=00000000  x2:100008c0  PA:10000908", "time": "21620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=00000000  x2:100008c0  PA:10000904", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100008c0  PA:10000900", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100008c0  PA:100008fc", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100008c0  PA:100008f8", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100008c0  PA:100008f4", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10000920  x2:100008c0", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21627, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c000a2e  x2:10000920  PA:1000093c", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10000960  x2:10000920", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21632, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c000a2e", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 21670, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "evt_read32", "args":{"pc": "1c000a2e", "instr": "p.elw x15, 28(x9)          x15=00000000  x9:1b204200  PA:1b20421c", "time": "21670", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a32", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "21679", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a36", "instr": "slli x8, x8, 0x2           x8=00000000  x8:00000000", "time": "21680", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a38", "instr": "addi x15, x15, 1668       x15=1c002684 x15:1c002000", "time": "21681", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21682, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3c", "instr": "addi x14, x0, 1           x14=00000001", "time": "21682", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3e", "instr": "p.sw x14, x0(x15)         x14:00000001 x15:1c002684  PA:1c002684", "time": "21699", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a42", "instr": "lw x1, 12(x2)            x1=1c000aac  x2:10000960  PA:1000096c", "time": "21718", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a44", "instr": "lw x8, 8(x2)             x8=00000004  x2:10000960  PA:10000968", "time": "21719", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a46", "instr": "lw x9, 4(x2)             x9=100fc720  x2:10000960  PA:10000964", "time": "21720", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a48", "instr": "addi x2, x2, 16            x2=10000970  x2:10000960", "time": "21721", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21722, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a4a", "instr": "jalr x0, x1, 0             x1:1c000aac", "time": "21722", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21724, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aac", "instr": "addi x9, x0, 1             x9=00000001", "time": "21724", "Origin": "/scratch/digirols/pulp_api_example/main.c:80"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aae", "instr": "addi x18, x18, 1668       x18=1c002684 x18:1c002000", "time": "21741", "Origin": "/scratch/digirols/pulp_api_example/main.c:80"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_time_wait_cycles", "args":{"pc": "1c000ab2", "instr": "addi x8, x0, 256           x8=00000100", "time": "21742", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_time.h:113"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_time_wait_cycles", "args":{"pc": "1c000ab6", "instr": "slli x14, x9, 0x2         x14=00000004  x9:00000001", "time": "21743", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_time.h:113"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aba", "instr": "add x14, x14, x18        x14=1c002688 x14:00000004 x18:1c002684", "time": "21744", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21745, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abc", "instr": "lw x15, 0(x14)          x15=00000001 x14:1c002688  PA:1c002688", "time": "21745", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21761, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abe", "instr": "bne x15, x0, 20          x15:00000001", "time": "21761", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad2", "instr": "add x11, x0, x9          x11=00000001  x9:00000001", "time": "21783", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad4", "instr": "addi x13, x0, 0           x13=00000000", "time": "21784", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad6", "instr": "addi x9, x9, 1             x9=00000002  x9:00000001", "time": "21785", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21786", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ada", "instr": "addi x10, x0, 0           x10=00000000", "time": "21787", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21788, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000adc", "instr": "jal x1, 2246              x1=1c000ae0", "time": "21788", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "21807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000100  x2:10000940  PA:10000968", "time": "21808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000001 x11:00000001", "time": "21809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000ae0  x2:10000940  PA:1000096c", "time": "21810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:00000002  x2:10000940  PA:10000964", "time": "21811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:1c002684  x2:10000940  PA:10000960", "time": "21812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21813, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "21813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 21832, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 21837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000018 x11:00000001 x20:00000018", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "21854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21855, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "21855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "21869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff68 x15:1c2fff50 x20:00000018", "time": "21870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21871, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000001 x15:1c2fff68  PA:1c2fff68", "time": "21871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21885, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000000", "time": "21885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f2", "instr": "addi x14, x14, -1         x14=00000000 x14:00000001", "time": "21904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21905, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f4", "instr": "jal x0, -36             ", "time": "21905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000000 x15:1c2fff68  PA:1c2fff68", "time": "21907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21925, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000000 x15:1c2fff68  PA:1c2fff68", "time": "21925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000000", "time": "21940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21941, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:00000000", "time": "21941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 21944, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "21944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000ae0  x2:10000940  PA:1000096c", "time": "21961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000100  x2:10000940  PA:10000968", "time": "21962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=00000002  x2:10000940  PA:10000964", "time": "21963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=1c002684  x2:10000940  PA:10000960", "time": "21964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "21965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "21966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "21967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "21968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21969, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000ae0", "time": "21969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21971, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae0", "instr": "p.bneimm x9, -42               x9:00000002", "time": "21971", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_time_wait_cycles", "args":{"pc": "1c000ab6", "instr": "slli x14, x9, 0x2         x14=00000008  x9:00000002", "time": "21974", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_time.h:113"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aba", "instr": "add x14, x14, x18        x14=1c00268c x14:00000008 x18:1c002684", "time": "21975", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21976, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abc", "instr": "lw x15, 0(x14)          x15=00000001 x14:1c00268c  PA:1c00268c", "time": "21976", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abe", "instr": "bne x15, x0, 20          x15:00000001", "time": "21991", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad2", "instr": "add x11, x0, x9          x11=00000002  x9:00000002", "time": "21994", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad4", "instr": "addi x13, x0, 0           x13=00000000", "time": "21995", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad6", "instr": "addi x9, x9, 1             x9=00000003  x9:00000002", "time": "21996", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21997", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ada", "instr": "addi x10, x0, 0           x10=00000000", "time": "21998", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000adc", "instr": "jal x1, 2246              x1=1c000ae0", "time": "21999", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "22001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000100  x2:10000940  PA:10000968", "time": "22002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000002 x11:00000002", "time": "22003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000ae0  x2:10000940  PA:1000096c", "time": "22004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:00000003  x2:10000940  PA:10000964", "time": "22005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:1c002684  x2:10000940  PA:10000960", "time": "22006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "22007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "22008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "22009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 22010, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "22010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "22014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 22015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000030 x11:00000002 x20:00000018", "time": "22015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "22016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22017, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "22017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "22031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff80 x15:1c2fff50 x20:00000030", "time": "22032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22033, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000001 x15:1c2fff80  PA:1c2fff80", "time": "22033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22047, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000000", "time": "22047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f2", "instr": "addi x14, x14, -1         x14=00000000 x14:00000001", "time": "22050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22051, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f4", "instr": "jal x0, -36             ", "time": "22051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22053, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000000 x15:1c2fff80  PA:1c2fff80", "time": "22053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22071, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000000 x15:1c2fff80  PA:1c2fff80", "time": "22071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 22086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000000", "time": "22086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22087, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:00000000", "time": "22087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 22090, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "22090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000ae0  x2:10000940  PA:1000096c", "time": "22094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000100  x2:10000940  PA:10000968", "time": "22095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=00000003  x2:10000940  PA:10000964", "time": "22096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=1c002684  x2:10000940  PA:10000960", "time": "22097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "22098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "22099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "22100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "22101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 22102, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000ae0", "time": "22102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 22104, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae0", "instr": "p.bneimm x9, -42               x9:00000003", "time": "22104", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 22107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_time_wait_cycles", "args":{"pc": "1c000ab6", "instr": "slli x14, x9, 0x2         x14=0000000c  x9:00000003", "time": "22107", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/rt/rt_time.h:113"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aba", "instr": "add x14, x14, x18        x14=1c002690 x14:0000000c x18:1c002684", "time": "22108", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22109, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abc", "instr": "lw x15, 0(x14)          x15=00000001 x14:1c002690  PA:1c002690", "time": "22109", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 22124, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000abe", "instr": "bne x15, x0, 20          x15:00000001", "time": "22124", "Origin": "/scratch/digirols/pulp_api_example/main.c:81"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad2", "instr": "add x11, x0, x9          x11=00000003  x9:00000003", "time": "22127", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad4", "instr": "addi x13, x0, 0           x13=00000000", "time": "22128", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad6", "instr": "addi x9, x9, 1             x9=00000004  x9:00000003", "time": "22129", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ad8", "instr": "addi x12, x0, 0           x12=00000000", "time": "22130", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ada", "instr": "addi x10, x0, 0           x10=00000000", "time": "22131", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22132, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000adc", "instr": "jal x1, 2246              x1=1c000ae0", "time": "22132", "Origin": "/scratch/digirols/pulp_api_example/main.c:84 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a2", "instr": "addi x2, x2, -48           x2=10000940  x2:10000970", "time": "22134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a4", "instr": "sw x8, 40(x2)            x8:00000100  x2:10000940  PA:10000968", "time": "22135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a6", "instr": "add x8, x0, x11           x8=00000003 x11:00000003", "time": "22136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013a8", "instr": "sw x1, 44(x2)            x1:1c000ae0  x2:10000940  PA:1000096c", "time": "22137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013aa", "instr": "sw x9, 36(x2)            x9:00000004  x2:10000940  PA:10000964", "time": "22138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ac", "instr": "sw x18, 32(x2)          x18:1c002684  x2:10000940  PA:10000960", "time": "22139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ae", "instr": "sw x19, 28(x2)          x19:00000000  x2:10000940  PA:1000095c", "time": "22140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b0", "instr": "sw x20, 24(x2)          x20:00000000  x2:10000940  PA:10000958", "time": "22141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b2", "instr": "sw x21, 20(x2)          x21:00000000  x2:10000940  PA:10000954", "time": "22142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:182"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 22143, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c0013b4", "instr": "csrrci     x18, 0x00000008, 0x300 x18=00001808", "time": "22143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013b8", "instr": "addi x20, x0, 24          x20=00000018", "time": "22147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 22148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ba", "instr": "mul x20, x11, x20        x20=00000048 x11:00000003 x20:00000018", "time": "22148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013be", "instr": "lui x14, 0x1c002000      x14=1c002000", "time": "22149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22150, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c2", "instr": "lw x15, 1704(x14)       x15=1c2fff50 x14:1c002000  PA:1c0026a8", "time": "22150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c6", "instr": "add x21, x0, x14         x21=1c002000 x14:1c002000", "time": "22164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013c8", "instr": "add x15, x15, x20        x15=1c2fff98 x15:1c2fff50 x20:00000048", "time": "22165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22166, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ca", "instr": "lw x14, 0(x15)          x14=00000001 x15:1c2fff98  PA:1c2fff98", "time": "22166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:185"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22180, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013cc", "instr": "beq x10, x0, 38          x10:00000000", "time": "22180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:187"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f2", "instr": "addi x14, x14, -1         x14=00000000 x14:00000001", "time": "22183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22184, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f4", "instr": "jal x0, -36             ", "time": "22184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22186, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d0", "instr": "sw x14, 0(x15)          x14:00000000 x15:1c2fff98  PA:1c2fff98", "time": "22186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:188"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22204, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d2", "instr": "lw x9, 0(x15)            x9=00000000 x15:1c2fff98  PA:1c2fff98", "time": "22204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 22219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013d4", "instr": "bne x9, x0, 34            x9:00000000", "time": "22219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:190"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22220, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cluster_unmount", "args":{"pc": "1c0013d6", "instr": "beq x13, x0, 6           x13:00000000", "time": "22220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:176"}},
+{"name": "csrrw", "cat": "csrrw", "ph": "X", "ts": 22223, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_write", "args":{"pc": "1c0013dc", "instr": "csrrw x0, x18, 0x300       x18:00001808", "time": "22223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:44"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e0", "instr": "lw x1, 44(x2)            x1=1c000ae0  x2:10000940  PA:1000096c", "time": "22227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e2", "instr": "lw x8, 40(x2)            x8=00000100  x2:10000940  PA:10000968", "time": "22228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e4", "instr": "lw x9, 36(x2)            x9=00000004  x2:10000940  PA:10000964", "time": "22229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e6", "instr": "lw x18, 32(x2)          x18=1c002684  x2:10000940  PA:10000960", "time": "22230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013e8", "instr": "lw x19, 28(x2)          x19=00000000  x2:10000940  PA:1000095c", "time": "22231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ea", "instr": "lw x20, 24(x2)          x20=00000000  x2:10000940  PA:10000958", "time": "22232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ec", "instr": "lw x21, 20(x2)          x21=00000000  x2:10000940  PA:10000954", "time": "22233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013ee", "instr": "addi x2, x2, 48            x2=10000970  x2:10000940", "time": "22234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 22235, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_cluster_mount", "args":{"pc": "1c0013f0", "instr": "jalr x0, x1, 0             x1:1c000ae0", "time": "22235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/cluster.c:194"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 22237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae0", "instr": "p.bneimm x9, -42               x9:00000004", "time": "22237", "Origin": "/scratch/digirols/pulp_api_example/main.c:80 (discriminator 2)"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae4", "instr": "lw x1, 28(x2)            x1=1c0000ec  x2:10000970  PA:1000098c", "time": "22238", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae6", "instr": "lw x8, 24(x2)            x8=00000000  x2:10000970  PA:10000988", "time": "22239", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000ae8", "instr": "lui x15, 0x1b200000      x15=1b200000", "time": "22240", "Origin": "/scratch/digirols/pulp_api_example/main.c:88"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aec", "instr": "addi x14, x0, 1           x14=00000001", "time": "22241", "Origin": "/scratch/digirols/pulp_api_example/main.c:88"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22242, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000aee", "instr": "sw x14, 0(x15)          x14:00000001 x15:1b200000  PA:1b200000", "time": "22242", "Origin": "/scratch/digirols/pulp_api_example/main.c:88"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000af0", "instr": "lw x9, 20(x2)            x9=00000000  x2:10000970  PA:10000984", "time": "22258", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000af2", "instr": "lw x18, 16(x2)          x18=00000000  x2:10000970  PA:10000980", "time": "22259", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000af4", "instr": "addi x10, x0, 0           x10=00000000", "time": "22260", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000af6", "instr": "addi x2, x2, 32            x2=10000990  x2:10000970", "time": "22261", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 22262, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "main", "args":{"pc": "1c000af8", "instr": "jalr x0, x1, 0             x1:1c0000ec", "time": "22262", "Origin": "/scratch/digirols/pulp_api_example/main.c:91"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 22264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000ec", "instr": "add x8, x0, x10           x8=00000000 x10:00000000", "time": "22264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:122"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22265, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "_entry", "args":{"pc": "1c0000ee", "instr": "jal x1, 3150              x1=1c0000f2", "time": "22265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:125"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d3c", "instr": "addi x2, x2, -16           x2=10000980  x2:10000990", "time": "22267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:144"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22268, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d3e", "instr": "sw x8, 8(x2)             x8:00000000  x2:10000980  PA:10000988", "time": "22268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:144"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d40", "instr": "addi x10, x0, 1           x10=00000001", "time": "22284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:148"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d42", "instr": "lui x8, 0x10000000        x8=10000000", "time": "22285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:148"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d46", "instr": "sw x1, 12(x2)            x1:1c0000f2  x2:10000980  PA:1000098c", "time": "22286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:144"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d48", "instr": "addi x8, x8, 392           x8=10000188  x8:10000000", "time": "22287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:144"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22288, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_deinit", "args":{"pc": "1c000d4c", "instr": "jal x1, 242               x1=1c000d4e", "time": "22288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/init.c:148"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22322, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e3e", "instr": "addi x2, x2, -16           x2=10000970  x2:10000980", "time": "22322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e40", "instr": "sw x8, 8(x2)             x8:10000188  x2:10000970  PA:10000978", "time": "22339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e42", "instr": "lui x8, 0x10000000        x8=10000000", "time": "22340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 22341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e46", "instr": "slli x10, x10, 0x2        x10=00000004 x10:00000001", "time": "22341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e48", "instr": "addi x8, x8, 88            x8=10000058  x8:10000000", "time": "22342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e4c", "instr": "lw x8, x10(x8)           x8=1c2fffd0 x10:00000004  x8:10000058  PA:1000005c", "time": "22343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:73"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e50", "instr": "sw x1, 12(x2)            x1:1c000d4e  x2:10000970  PA:1000097c", "time": "22344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:72"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 22345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e52", "instr": "bne x8, x0, 12            x8:1c2fffd0", "time": "22345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:74"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22348, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e5e", "instr": "lw x15, 0(x8)           x15=1c00179c  x8:1c2fffd0  PA:1c2fffd0", "time": "22348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22362, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e60", "instr": "lw x10, 4(x8)           x10=00000000  x8:1c2fffd0  PA:1c2fffd4", "time": "22362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 22376, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_cbsys_exec", "args":{"pc": "1c000e62", "instr": "jalr x1, x15, 0            x1=1c000e64 x15:1c00179c", "time": "22376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/utils.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c00179c", "instr": "addi x2, x2, -16           x2=10000960  x2:10000970", "time": "22382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:465"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22383, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c00179e", "instr": "sw x1, 12(x2)            x1:1c000e64  x2:10000960  PA:1000096c", "time": "22383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:465"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22399, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c0017a0", "instr": "jal x1, -38               x1=1c0017a2", "time": "22399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:470"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c00177a", "instr": "addi x2, x2, -16           x2=10000950  x2:10000960", "time": "22401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:184"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22402, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c00177c", "instr": "sw x8, 8(x2)             x8:1c2fffd0  x2:10000950  PA:10000958", "time": "22402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:184"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c00177e", "instr": "lui x8, 0x1c002000        x8=1c002000", "time": "22419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:185"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001782", "instr": "addi x8, x8, 1656          x8=1c002678  x8:1c002000", "time": "22420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22421, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001786", "instr": "lw x10, 0(x8)           x10=00000000  x8:1c002678  PA:1c002678", "time": "22421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:185"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001788", "instr": "sw x1, 12(x2)            x1:1c0017a2  x2:10000950  PA:1000095c", "time": "22435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:184"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22436, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c00178a", "instr": "beq x10, x0, 10          x10:00000000", "time": "22436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:185"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001794", "instr": "lw x1, 12(x2)            x1=1c0017a2  x2:10000950  PA:1000095c", "time": "22439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:208"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001796", "instr": "lw x8, 8(x2)             x8=1c2fffd0  x2:10000950  PA:10000958", "time": "22440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:208"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c001798", "instr": "addi x2, x2, 16            x2=10000960  x2:10000950", "time": "22441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:208"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 22442, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_uart_wait_pending", "args":{"pc": "1c00179a", "instr": "jalr x0, x1, 0             x1:1c0017a2", "time": "22442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:208"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c0017a2", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "22444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:473"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22445, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c0017a6", "instr": "lw x10, 1660(x15)       x10=1c002668 x15:1c002000  PA:1c00267c", "time": "22445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:473"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c0017aa", "instr": "addi x11, x0, 0           x11=00000000", "time": "22459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:473"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 22460, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_io_stop", "args":{"pc": "1c0017ac", "instr": "jal x1, 2264              x1=1c0017b0", "time": "22460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:473"}},
+{"name": "csrrci", "cat": "csrrci", "ph": "X", "ts": 22462, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "hal_spr_read_then_clr", "args":{"pc": "1c002084", "instr": "csrrci     x13, 0x00000008, 0x300 x13=00001808", "time": "22462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:39"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22466, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_close", "args":{"pc": "1c002088", "instr": "lw x15, 0(x10)          x15=00000001 x10:1c002668  PA:1c002668", "time": "22466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:192"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_close", "args":{"pc": "1c00208a", "instr": "addi x15, x15, -1         x15=00000000 x15:00000001", "time": "22481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:192"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 22482, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_close", "args":{"pc": "1c00208c", "instr": "sw x15, 0(x10)          x15:00000000 x10:1c002668  PA:1c002668", "time": "22482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:192"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 22500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "rt_uart_close", "args":{"pc": "1c00208e", "instr": "bne x15, x0, 16          x15:00000000", "time": "22500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:194"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 22501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002090", "instr": "lui x14, 0x1a102000      x14=1a102000", "time": "22501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 22502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002094", "instr": "addi x14, x14, 20         x14=1a102014 x14:1a102000", "time": "22502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22503, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22522, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22525, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22544, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22547, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22566, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22569, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22591, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22610, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22613, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22632, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22635, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22654, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22657, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22676, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22679, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22698, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22701, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22723, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22742, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22745, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22764, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22767, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22786, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22789, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22808, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22830, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22833, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22852, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22855, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22874, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22877, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22896, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22899, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22918, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22921, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22940, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22943, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22962, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22965, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 22983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "22983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 22984, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "22984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 22987, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "22987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23006, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23009, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23028, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23031, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23050, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23053, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23072, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23075, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23094, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23097, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23116, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23119, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23138, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23141, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23160, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23163, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23182, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23185, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 23204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c00209c", "instr": "beq x15, x0, -6          x15:00000000", "time": "23204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 23207, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002096", "instr": "lw x15, 0(x14)          x15=00000000 x14:1a102014  PA:1a102014", "time": "23207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 23225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_0.log", "tid": "__rt_uart_wait_tx_done", "args":{"pc": "1c002098", "instr": "andi x15, x15, 64         x15=00000000 x15:00000000", "time": "23225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/drivers/uart/uart-v0.c:76"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 81, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "81", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000001", "time": "104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 105, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000001 x10:00000001", "time": "105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000001", "time": "128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000001", "time": "129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 130, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 154, "dur": 70, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000001", "time": "154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000001", "time": "225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000001 x19:00000001", "time": "226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 227, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 247, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 270, "dur": 9344, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000800 x19:00000001 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fcf90 x10:00000800  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000001", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000001", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000001 x12:00000001", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fcf50  x2:100fcf90", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fcf50  PA:100fcf74", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000001  x2:100fcf50  PA:100fcf78", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fcf50  PA:100fcf7c", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18884, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fcf74  x2:100fcf50", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fcf50  PA:100fcf6c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fcf50  PA:100fcf80", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fcf50  PA:100fcf84", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fcf50  PA:100fcf88", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18905, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fcf50  PA:100fcf8c", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fcf74  x2:100fcf50  PA:100fcf5c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18922, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100fcef0  x2:100fcf50", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fcf08  x2:100fcef0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100fcef0  PA:100fcf48", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100fcef0  PA:100fcf40", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000001  x2:100fcef0  PA:100fcf3c", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100fcef0  PA:100fcf38", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100fcef0  PA:100fcf34", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18948, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100fcef0  PA:100fcf30", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100fcef0  PA:100fcf2c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100fcef0  PA:100fcf4c", "time": "18970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100fcef0  PA:100fcf44", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100fcef0  PA:100fcf28", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100fcef0  PA:100fcf24", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18976, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fcf74 x13:100fcf74", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fcf08  x2:100fcef0  PA:100fcf04", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19039, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104008", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19164, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19167, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19178, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104008", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19183, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19186, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19189, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19212, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19217, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19220, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19231, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104008", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19236, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19239, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19242, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19258, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19263, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19266, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19277, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104008", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19282, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19285, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19288, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19304, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19309, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19312, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19323, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104008", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19328, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19334, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19356, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19361, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19364, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19375, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104008", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19383, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19386, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19406, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19411, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19414, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19425, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104008", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19430, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19433, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19436, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19457, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19462, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19465, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19476, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104008", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19481, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19484, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19487, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19507, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19512, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19515, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19526, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104008", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19531, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19534, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19537, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19563, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19571, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19582, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104008", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19590, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19593, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19608, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19613, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19616, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19627, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104008", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19632, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19635, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19638, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19653, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19658, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19661, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19672, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104008", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19677, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19680, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19683, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19702, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19707, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19710, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19721, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104008", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19729, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19732, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19752, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19755, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19766, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104008", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19771, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19774, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19777, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19795, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19800, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19803, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19814, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104008", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19822, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19825, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19843, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19846, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19849, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100fcef0  PA:100fcef4", "time": "19849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fcef0  PA:100fcef8", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fcef0  PA:100fcefc", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19864, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fcef0  PA:100fcef4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19923, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19932, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fcef0  PA:100fcf00", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fcf78  x8:100fcf74", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fcf74  PA:100fcf74", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20296, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fcef4  x2:100fcef0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fcf08 x11:100fcef4  PA:100fcf04", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fcef4  PA:100fcf00", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20389, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20426, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20429, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fcef4  PA:100fcf00", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fcf08  PA:100fcf08", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20576, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fcf09 x13:100fcf08", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fcf09  PA:100fcf09", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20592, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fcef4  x2:100fcef0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fced0  x2:100fcef0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fcf74  x2:100fced0  PA:100fcee8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fcf08 x12:100fcef4  PA:100fcf04", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fcef4  PA:100fcef8", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100fced0  PA:100fcee4", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fced0  PA:100fcee0", "time": "20641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20642, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fced0  PA:100fcedc", "time": "20642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fced0  PA:100fceec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fced0  PA:100fced8", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fcef4 x12:100fcef4", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fcf09 x15:100fcf08  PA:100fcf08", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20665, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fcef4  PA:100fcefc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20686, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20689, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fcef4  PA:100fcefc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20780, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20802, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fcf08  x9:100fcef4  PA:100fcf04", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20842, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fcf09 x20:100fcf08  PA:100fcf08", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104008", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fcf0a x20:100fcf09  PA:100fcf09", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20924, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "20924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20927, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fced0  PA:100fceec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fcf74  x2:100fced0  PA:100fcee8", "time": "20944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100fced0  PA:100fcee4", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fced0  PA:100fcee0", "time": "20946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fced0  PA:100fcedc", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fced0  PA:100fced8", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fcef0  x2:100fced0", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20950, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fcf78 x24:100fcf78", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20996, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21010, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104008", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21015, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21018, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21021, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21036, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21041, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21044, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21055, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104008", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21060, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21063, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21066, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21082, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21085, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100fcef0  PA:100fcef4", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fcef0  PA:100fcef8", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fcef0  PA:100fcefc", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fcef0  PA:100fcef4", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21102, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21119, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21124, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21127, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21130, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21133, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21139, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21147, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21150, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21152, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21156, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21161, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fcef0  PA:100fcf00", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21165, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fcf7c  x8:100fcf78", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:100fcf78  PA:100fcf78", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21170, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21173, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fcef4  x2:100fcef0", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21177, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fcf08 x11:100fcef4  PA:100fcf04", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21180, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fcef4  PA:100fcf00", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21183, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21220, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fcef4  PA:100fcf00", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21224, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21258, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21292, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21324, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "21324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21327, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21349, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:100fcf08  PA:100fcf08", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fcf09 x13:100fcf08", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21353, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fcf09  PA:100fcf09", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21359, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fcef4  x2:100fcef0", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21364, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fced0  x2:100fcef0", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fcf78  x2:100fced0  PA:100fcee8", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fcf08 x12:100fcef4  PA:100fcf04", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fcef4  PA:100fcef8", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100fced0  PA:100fcee4", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fced0  PA:100fcee0", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fced0  PA:100fcedc", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fced0  PA:100fceec", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fced0  PA:100fced8", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fcef4 x12:100fcef4", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=100fcf09 x15:100fcf08  PA:100fcf08", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21382, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fcef4  PA:100fcefc", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21384, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21387, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "21387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21390, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21395, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21402, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21404, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fcef4  PA:100fcefc", "time": "21404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21406, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21409, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "21409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21412, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21419, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fcf08  x9:100fcef4  PA:100fcf04", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21421, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=100fcf09 x20:100fcf08  PA:100fcf08", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21423, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "21423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21427, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21430, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21441, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104008", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21446, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21448, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fcf0a x20:100fcf09  PA:100fcf09", "time": "21448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21451, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fcef4  PA:100fcef4", "time": "21451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21454, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fced0  PA:100fceec", "time": "21457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fcf78  x2:100fced0  PA:100fcee8", "time": "21458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100fced0  PA:100fcee4", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fced0  PA:100fcee0", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fced0  PA:100fcedc", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fced0  PA:100fced8", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fcef0  x2:100fced0", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21464, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fcf7c x24:100fcf7c", "time": "21466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21467, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21470, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21473, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21490, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21495, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21498, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21509, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104008", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21514, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21517, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21520, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21536, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21541, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21555, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104008", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21563, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21566, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21582, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000001", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000008 x15:00000001", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000004 x15:00000001", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000008", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000004 x13:00001f80", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000008 x15:00000000 x14:00000008", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21601, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104008", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21606, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21609, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21612, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100fcef0  PA:100fcf4c", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100fcef0  PA:100fcf48", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100fcef0  PA:100fcf44", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100fcef0  PA:100fcf40", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000001  x2:100fcef0  PA:100fcf3c", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100fcef0  PA:100fcf38", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100fcef0  PA:100fcf34", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100fcef0  PA:100fcf30", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100fcef0  PA:100fcf2c", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100fcef0  PA:100fcf28", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100fcef0  PA:100fcf24", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fcf50  x2:100fcef0", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21641, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fcf50  PA:100fcf6c", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fcf90  x2:100fcf50", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21646, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_1.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 83, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "83", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000002", "time": "107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 108, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000002 x10:00000002", "time": "108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000002", "time": "131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000002", "time": "132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 133, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 157, "dur": 70, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000002", "time": "157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000002", "time": "228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000002 x19:00000002", "time": "229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 230, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 250, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 272, "dur": 9342, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001000 x19:00000002 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fd790 x10:00001000  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000002", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000002", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000002 x12:00000002", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fd750  x2:100fd790", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fd750  PA:100fd774", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000002  x2:100fd750  PA:100fd778", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fd750  PA:100fd77c", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18886, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fd774  x2:100fd750", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fd750  PA:100fd76c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fd750  PA:100fd780", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fd750  PA:100fd784", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fd750  PA:100fd788", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18907, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fd750  PA:100fd78c", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fd774  x2:100fd750  PA:100fd75c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18923, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100fd6f0  x2:100fd750", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fd708  x2:100fd6f0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100fd6f0  PA:100fd748", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100fd6f0  PA:100fd740", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000002  x2:100fd6f0  PA:100fd73c", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100fd6f0  PA:100fd738", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100fd6f0  PA:100fd734", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18950, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100fd6f0  PA:100fd730", "time": "18950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100fd6f0  PA:100fd72c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100fd6f0  PA:100fd74c", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100fd6f0  PA:100fd744", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100fd6f0  PA:100fd728", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100fd6f0  PA:100fd724", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fd774 x13:100fd774", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fd708  x2:100fd6f0  PA:100fd704", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19002, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19041, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104010", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19161, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19166, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19169, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19180, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104010", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19185, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19188, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19191, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19213, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19218, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19221, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19232, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104010", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19237, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19240, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19243, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19262, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19267, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19270, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19281, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104010", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19286, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19289, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19292, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19307, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19312, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19315, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19326, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104010", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19331, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19334, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19337, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19359, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19364, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19367, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19378, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104010", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19383, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19389, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19409, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19414, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19417, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19428, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104010", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19436, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19439, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19459, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19464, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19467, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19478, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104010", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19483, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19486, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19489, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19508, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19513, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19516, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19527, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104010", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19532, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19535, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19538, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19566, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19571, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19574, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19585, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104010", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19596, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19612, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19631, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104010", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19636, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19639, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19642, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19659, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19678, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104010", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19683, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19686, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19689, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19704, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19709, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19712, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19723, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104010", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19728, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19731, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19734, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19749, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19754, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19757, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19768, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104010", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19773, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19776, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19779, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19797, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19802, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19805, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19816, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104010", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19824, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19827, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19847, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19850, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19853, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100fd6f0  PA:100fd6f4", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19861, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fd6f0  PA:100fd6f8", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fd6f0  PA:100fd6fc", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19865, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fd6f0  PA:100fd6f4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19890, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19932, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fd6f0  PA:100fd700", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fd778  x8:100fd774", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fd774  PA:100fd774", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20298, "dur": 32, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fd6f4  x2:100fd6f0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fd708 x11:100fd6f4  PA:100fd704", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fd6f4  PA:100fd700", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20391, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20428, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20431, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fd6f4  PA:100fd700", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fd708  PA:100fd708", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20570, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fd709 x13:100fd708", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fd709  PA:100fd709", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20592, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fd6f4  x2:100fd6f0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fd6d0  x2:100fd6f0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fd774  x2:100fd6d0  PA:100fd6e8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fd708 x12:100fd6f4  PA:100fd704", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fd6f4  PA:100fd6f8", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100fd6d0  PA:100fd6e4", "time": "20641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fd6d0  PA:100fd6e0", "time": "20642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20643, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fd6d0  PA:100fd6dc", "time": "20643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fd6d0  PA:100fd6ec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fd6d0  PA:100fd6d8", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fd6f4 x12:100fd6f4", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20665, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fd709 x15:100fd708  PA:100fd708", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20667, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fd6f4  PA:100fd6fc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20691, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fd6f4  PA:100fd6fc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20782, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20804, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fd708  x9:100fd6f4  PA:100fd704", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20844, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fd709 x20:100fd708  PA:100fd708", "time": "20844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104010", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fd70a x20:100fd709  PA:100fd709", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20925, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "20925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20928, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fd6d0  PA:100fd6ec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fd774  x2:100fd6d0  PA:100fd6e8", "time": "20946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100fd6d0  PA:100fd6e4", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fd6d0  PA:100fd6e0", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fd6d0  PA:100fd6dc", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fd6d0  PA:100fd6d8", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fd6f0  x2:100fd6d0", "time": "20951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20952, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fd778 x24:100fd778", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20993, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20998, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21001, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21012, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104010", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21017, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21020, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21023, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21038, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21043, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21046, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21057, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104010", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21065, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21068, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21086, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21089, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100fd6f0  PA:100fd6f4", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fd6f0  PA:100fd6f8", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fd6f0  PA:100fd6fc", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21098, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fd6f0  PA:100fd6f4", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21107, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21122, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21127, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21130, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21133, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21142, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21146, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21150, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21153, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21164, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fd6f0  PA:100fd700", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fd77c  x8:100fd778", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:100fd778  PA:100fd778", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21173, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21176, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fd6f4  x2:100fd6f0", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21180, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fd708 x11:100fd6f4  PA:100fd704", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fd6f4  PA:100fd700", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21185, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21222, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fd6f4  PA:100fd700", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21226, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21260, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21294, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "21326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21329, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21349, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:100fd708  PA:100fd708", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fd709 x13:100fd708", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21355, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fd709  PA:100fd709", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21359, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21361, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fd6f4  x2:100fd6f0", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21366, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fd6d0  x2:100fd6f0", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fd778  x2:100fd6d0  PA:100fd6e8", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fd708 x12:100fd6f4  PA:100fd704", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fd6f4  PA:100fd6f8", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100fd6d0  PA:100fd6e4", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fd6d0  PA:100fd6e0", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fd6d0  PA:100fd6dc", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fd6d0  PA:100fd6ec", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fd6d0  PA:100fd6d8", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fd6f4 x12:100fd6f4", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=100fd709 x15:100fd708  PA:100fd708", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21384, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fd6f4  PA:100fd6fc", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21389, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21392, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21397, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21404, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fd6f4  PA:100fd6fc", "time": "21406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21408, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21411, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "21411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21414, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21421, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fd708  x9:100fd6f4  PA:100fd704", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21423, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=100fd709 x20:100fd708  PA:100fd708", "time": "21423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21425, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "21425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21429, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21432, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21443, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104010", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21448, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21450, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fd70a x20:100fd709  PA:100fd709", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21453, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fd6f4  PA:100fd6f4", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21456, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fd6d0  PA:100fd6ec", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fd778  x2:100fd6d0  PA:100fd6e8", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100fd6d0  PA:100fd6e4", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fd6d0  PA:100fd6e0", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fd6d0  PA:100fd6dc", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fd6d0  PA:100fd6d8", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fd6f0  x2:100fd6d0", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21466, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fd77c x24:100fd77c", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21469, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21472, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21475, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21494, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21499, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21502, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21513, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104010", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21518, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21524, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21539, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21547, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21558, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104010", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21563, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21566, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21569, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21585, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000002", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000010 x15:00000002", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000008 x15:00000002", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000010", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000008 x13:00001f80", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000010 x15:00000000 x14:00000010", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21604, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104010", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21609, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21612, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21615, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100fd6f0  PA:100fd74c", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100fd6f0  PA:100fd748", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100fd6f0  PA:100fd744", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100fd6f0  PA:100fd740", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000002  x2:100fd6f0  PA:100fd73c", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100fd6f0  PA:100fd738", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100fd6f0  PA:100fd734", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100fd6f0  PA:100fd730", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100fd6f0  PA:100fd72c", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100fd6f0  PA:100fd728", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100fd6f0  PA:100fd724", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fd750  x2:100fd6f0", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21645, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21647, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fd750  PA:100fd76c", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fd790  x2:100fd750", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21651, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_2.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 85, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "85", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000003", "time": "110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 111, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000003 x10:00000003", "time": "111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000003", "time": "133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000003", "time": "134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 135, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 161, "dur": 68, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000003", "time": "161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000003", "time": "230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000003 x19:00000003", "time": "231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 232, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 254, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 274, "dur": 9340, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001800 x19:00000003 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fdf90 x10:00001800  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000003", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000003", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000003 x12:00000003", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fdf50  x2:100fdf90", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fdf50  PA:100fdf74", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000003  x2:100fdf50  PA:100fdf78", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fdf50  PA:100fdf7c", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18885, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fdf74  x2:100fdf50", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fdf50  PA:100fdf6c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fdf50  PA:100fdf80", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fdf50  PA:100fdf84", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fdf50  PA:100fdf88", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18906, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fdf50  PA:100fdf8c", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fdf74  x2:100fdf50  PA:100fdf5c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18924, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100fdef0  x2:100fdf50", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fdf08  x2:100fdef0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100fdef0  PA:100fdf48", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100fdef0  PA:100fdf40", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000003  x2:100fdef0  PA:100fdf3c", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100fdef0  PA:100fdf38", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100fdef0  PA:100fdf34", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18949, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100fdef0  PA:100fdf30", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100fdef0  PA:100fdf2c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100fdef0  PA:100fdf4c", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100fdef0  PA:100fdf44", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100fdef0  PA:100fdf28", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100fdef0  PA:100fdf24", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18977, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fdf74 x13:100fdf74", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fdf08  x2:100fdef0  PA:100fdf04", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19003, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19043, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104018", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19163, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19168, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19171, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19182, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104018", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19187, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19190, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19193, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19222, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19227, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19230, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19241, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104018", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19246, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19249, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19252, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19270, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19275, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19278, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19289, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104018", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19294, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19300, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19319, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19324, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19327, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19338, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104018", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19343, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19349, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19369, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19374, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19377, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19388, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104018", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19393, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19396, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19399, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19418, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19423, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19426, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19437, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104018", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19442, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19445, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19448, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19468, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19473, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19476, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19487, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104018", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19492, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19495, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19498, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19513, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19518, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19521, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19532, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104018", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19537, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19540, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19543, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19581, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19592, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104018", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19603, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19618, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19623, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19626, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19637, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104018", "time": "19637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19645, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19648, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19663, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19668, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19682, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104018", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19687, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19690, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19693, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19708, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19713, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19716, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19727, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104018", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19732, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19735, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19738, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19753, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19758, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19761, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19772, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104018", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19780, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19783, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19803, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19808, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19811, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19822, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104018", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19827, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19830, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19833, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19851, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19854, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19857, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100fdef0  PA:100fdef4", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19862, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fdef0  PA:100fdef8", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fdef0  PA:100fdefc", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19866, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fdef0  PA:100fdef4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19889, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19936, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fdef0  PA:100fdf00", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fdf78  x8:100fdf74", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fdf74  PA:100fdf74", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20297, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fdef4  x2:100fdef0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fdf08 x11:100fdef4  PA:100fdf04", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fdef4  PA:100fdf00", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20390, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20427, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20430, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fdef4  PA:100fdf00", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fdf08  PA:100fdf08", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20571, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fdf09 x13:100fdf08", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fdf09  PA:100fdf09", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20593, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fdef4  x2:100fdef0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fded0  x2:100fdef0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fdf74  x2:100fded0  PA:100fdee8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fdf08 x12:100fdef4  PA:100fdf04", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fdef4  PA:100fdef8", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100fded0  PA:100fdee4", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fded0  PA:100fdee0", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20637, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fded0  PA:100fdedc", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fded0  PA:100fdeec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fded0  PA:100fded8", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fdef4 x12:100fdef4", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fdf09 x15:100fdf08  PA:100fdf08", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20666, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fdef4  PA:100fdefc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20687, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20690, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fdef4  PA:100fdefc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20781, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20803, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fdf08  x9:100fdef4  PA:100fdf04", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20843, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fdf09 x20:100fdf08  PA:100fdf08", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104018", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fdf0a x20:100fdf09  PA:100fdf09", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20919, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "20919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fded0  PA:100fdeec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fdf74  x2:100fded0  PA:100fdee8", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100fded0  PA:100fdee4", "time": "20946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fded0  PA:100fdee0", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fded0  PA:100fdedc", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fded0  PA:100fded8", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fdef0  x2:100fded0", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20951, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fdf78 x24:100fdf78", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20995, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21000, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21003, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21014, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104018", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21019, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21022, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21025, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21041, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21046, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21049, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21060, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104018", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21068, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21071, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21089, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21092, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100fdef0  PA:100fdef4", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fdef0  PA:100fdef8", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fdef0  PA:100fdefc", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fdef0  PA:100fdef4", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21109, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21127, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21132, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21135, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21138, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21147, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21151, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21158, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21160, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21164, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21169, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fdef0  PA:100fdf00", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21173, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fdf7c  x8:100fdf78", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:100fdf78  PA:100fdf78", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21178, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21181, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "21181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fdef4  x2:100fdef0", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21185, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fdf08 x11:100fdef4  PA:100fdf04", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fdef4  PA:100fdf00", "time": "21188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21190, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21227, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fdef4  PA:100fdf00", "time": "21230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21231, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21265, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21299, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "21331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21334, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:100fdf08  PA:100fdf08", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fdf09 x13:100fdf08", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fdf09  PA:100fdf09", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21358, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21360, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fdef4  x2:100fdef0", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21365, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fded0  x2:100fdef0", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fdf78  x2:100fded0  PA:100fdee8", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fdf08 x12:100fdef4  PA:100fdf04", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fdef4  PA:100fdef8", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100fded0  PA:100fdee4", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fded0  PA:100fdee0", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fded0  PA:100fdedc", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fded0  PA:100fdeec", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fded0  PA:100fded8", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fdef4 x12:100fdef4", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21379, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=100fdf09 x15:100fdf08  PA:100fdf08", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21383, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fdef4  PA:100fdefc", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21385, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21388, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21391, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21396, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21403, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21405, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fdef4  PA:100fdefc", "time": "21405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21407, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21410, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "21410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21413, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fdf08  x9:100fdef4  PA:100fdf04", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=100fdf09 x20:100fdf08  PA:100fdf08", "time": "21422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21424, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21428, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21442, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104018", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21447, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21449, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fdf0a x20:100fdf09  PA:100fdf09", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21452, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fdef4  PA:100fdef4", "time": "21452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21455, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fded0  PA:100fdeec", "time": "21458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fdf78  x2:100fded0  PA:100fdee8", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100fded0  PA:100fdee4", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fded0  PA:100fdee0", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fded0  PA:100fdedc", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fded0  PA:100fded8", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fdef0  x2:100fded0", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21465, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fdf7c x24:100fdf7c", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21471, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21474, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21492, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21497, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21500, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21511, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104018", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21516, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21519, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21522, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21537, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21542, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21545, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21556, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104018", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21561, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21564, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21567, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21584, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21592, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000003", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000018 x15:00000003", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000000c x15:00000003", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000018", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000000c x13:00001f80", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000018 x15:00000000 x14:00000018", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21603, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104018", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21611, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21614, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100fdef0  PA:100fdf4c", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100fdef0  PA:100fdf48", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100fdef0  PA:100fdf44", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100fdef0  PA:100fdf40", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000003  x2:100fdef0  PA:100fdf3c", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100fdef0  PA:100fdf38", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100fdef0  PA:100fdf34", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100fdef0  PA:100fdf30", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100fdef0  PA:100fdf2c", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100fdef0  PA:100fdf28", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100fdef0  PA:100fdf24", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fdf50  x2:100fdef0", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21643, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fdf50  PA:100fdf6c", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fdf90  x2:100fdf50", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21648, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_3.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 89, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "89", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000004", "time": "113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 114, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000004 x10:00000004", "time": "114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000004", "time": "136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000004", "time": "137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 138, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 164, "dur": 67, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000004", "time": "164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000004", "time": "232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000004 x19:00000004", "time": "233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 234, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 256, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 277, "dur": 9337, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00002000 x19:00000004 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fe790 x10:00002000  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000004", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000004", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000004 x12:00000004", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fe750  x2:100fe790", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fe750  PA:100fe774", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000004  x2:100fe750  PA:100fe778", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fe750  PA:100fe77c", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18887, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fe774  x2:100fe750", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fe750  PA:100fe76c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fe750  PA:100fe780", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fe750  PA:100fe784", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fe750  PA:100fe788", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18903, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fe750  PA:100fe78c", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fe774  x2:100fe750  PA:100fe75c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18925, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100fe6f0  x2:100fe750", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fe708  x2:100fe6f0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100fe6f0  PA:100fe748", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18948, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100fe6f0  PA:100fe740", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000004  x2:100fe6f0  PA:100fe73c", "time": "18950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100fe6f0  PA:100fe738", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100fe6f0  PA:100fe734", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18953, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100fe6f0  PA:100fe730", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100fe6f0  PA:100fe72c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100fe6f0  PA:100fe74c", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100fe6f0  PA:100fe744", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100fe6f0  PA:100fe728", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100fe6f0  PA:100fe724", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18980, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fe774 x13:100fe774", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fe708  x2:100fe6f0  PA:100fe704", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19004, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19045, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104020", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 43, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19183, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19188, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19191, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19202, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104020", "time": "19202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19207, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19210, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19213, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19233, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19238, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19252, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104020", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19260, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19263, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19280, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19285, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19288, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19299, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104020", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19304, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19307, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19310, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19330, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19335, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19338, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19349, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104020", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19357, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19360, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19384, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19389, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19392, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19403, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104020", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19408, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19411, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19414, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19434, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19439, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19442, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19453, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104020", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19458, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19461, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19464, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19487, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19492, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19495, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19506, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104020", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19511, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19514, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19517, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19533, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19538, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19541, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19552, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104020", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19560, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19563, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19585, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19604, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104020", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19609, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19612, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19615, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19632, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19637, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19640, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19651, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104020", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19656, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19659, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19662, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19683, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19686, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19697, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104020", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19702, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19705, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19708, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19724, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19729, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19732, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19743, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104020", "time": "19743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19748, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19751, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19754, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19770, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19778, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19789, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104020", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19794, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19797, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19800, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19824, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19835, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104020", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19840, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19843, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19846, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19864, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19867, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100fe6f0  PA:100fe6f4", "time": "19870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fe6f0  PA:100fe6f8", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fe6f0  PA:100fe6fc", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19874, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fe6f0  PA:100fe6f4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19946, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fe6f0  PA:100fe700", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fe778  x8:100fe774", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fe774  PA:100fe774", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20300, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fe6f4  x2:100fe6f0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fe708 x11:100fe6f4  PA:100fe704", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fe6f4  PA:100fe700", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20393, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20430, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20433, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fe6f4  PA:100fe700", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fe708  PA:100fe708", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20572, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fe709 x13:100fe708", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fe709  PA:100fe709", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20594, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fe6f4  x2:100fe6f0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fe6d0  x2:100fe6f0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fe774  x2:100fe6d0  PA:100fe6e8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fe708 x12:100fe6f4  PA:100fe704", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fe6f4  PA:100fe6f8", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100fe6d0  PA:100fe6e4", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fe6d0  PA:100fe6e0", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20638, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fe6d0  PA:100fe6dc", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fe6d0  PA:100fe6ec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fe6d0  PA:100fe6d8", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fe6f4 x12:100fe6f4", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20668, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fe709 x15:100fe708  PA:100fe708", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20670, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fe6f4  PA:100fe6fc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20690, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20693, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fe6f4  PA:100fe6fc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20784, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20806, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fe708  x9:100fe6f4  PA:100fe704", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20846, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fe709 x20:100fe708  PA:100fe708", "time": "20846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104020", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fe70a x20:100fe709  PA:100fe709", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20920, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20923, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fe6d0  PA:100fe6ec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fe774  x2:100fe6d0  PA:100fe6e8", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100fe6d0  PA:100fe6e4", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fe6d0  PA:100fe6e0", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fe6d0  PA:100fe6dc", "time": "20951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fe6d0  PA:100fe6d8", "time": "20952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fe6f0  x2:100fe6d0", "time": "20953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20954, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fe778 x24:100fe778", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21005, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21016, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104020", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21021, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21024, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21027, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21043, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21048, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21051, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21062, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104020", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21067, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21070, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21073, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21090, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21093, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100fe6f0  PA:100fe6f4", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100fe6f0  PA:100fe6f8", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100fe6f0  PA:100fe6fc", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100fe6f0  PA:100fe6f4", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21110, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21129, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21134, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21137, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21140, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21149, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21153, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21157, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21160, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21162, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21166, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21171, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100fe6f0  PA:100fe700", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21175, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fe77c  x8:100fe778", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000004  x8:100fe778  PA:100fe778", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21180, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21183, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000004", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100fe6f4  x2:100fe6f0", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21187, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fe708 x11:100fe6f4  PA:100fe704", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fe6f4  PA:100fe700", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21192, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000004 x10:00000004 x15:00000001", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000004 x14:0000000a", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21229, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100fe6f4  PA:100fe700", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21233, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000004 x10:00000004 x15:00000001", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21267, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000004 x15:00000001", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21301, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21333, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000004", "time": "21333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21336, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000004", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000034 x14:00000030 x16:00000004", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000034 x13:100fe708  PA:100fe708", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fe709 x13:100fe708", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fe709  PA:100fe709", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21356, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21358, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100fe6f4  x2:100fe6f0", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100fe6d0  x2:100fe6f0", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fe778  x2:100fe6d0  PA:100fe6e8", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fe708 x12:100fe6f4  PA:100fe704", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100fe6f4  PA:100fe6f8", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100fe6d0  PA:100fe6e4", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100fe6d0  PA:100fe6e0", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100fe6d0  PA:100fe6dc", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100fe6d0  PA:100fe6ec", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100fe6d0  PA:100fe6d8", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100fe6f4 x12:100fe6f4", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21377, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000034 x15=100fe709 x15:100fe708  PA:100fe708", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000034", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100fe6f4  PA:100fe6fc", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21383, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21386, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21389, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21394, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21403, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100fe6f4  PA:100fe6fc", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21405, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21408, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21411, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21418, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fe708  x9:100fe6f4  PA:100fe704", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000034 x20=100fe709 x20:100fe708  PA:100fe708", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21422, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000034", "time": "21422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21426, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000034 x11:00000034", "time": "21428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21429, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21440, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000034 x14:1a104000  PA:1a104020", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21445, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21447, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fe70a x20:100fe709  PA:100fe709", "time": "21447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21450, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100fe6f4  PA:100fe6f4", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21453, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100fe6d0  PA:100fe6ec", "time": "21456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fe778  x2:100fe6d0  PA:100fe6e8", "time": "21457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100fe6d0  PA:100fe6e4", "time": "21458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100fe6d0  PA:100fe6e0", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100fe6d0  PA:100fe6dc", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100fe6d0  PA:100fe6d8", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100fe6f0  x2:100fe6d0", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21463, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fe77c x24:100fe77c", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21466, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21469, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21472, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21488, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21493, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21496, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21507, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104020", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21512, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21515, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21518, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21533, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21538, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21541, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21552, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104020", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21560, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21563, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21578, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21583, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000004", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000020 x15:00000004", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000010 x15:00000004", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000020", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000010 x13:00001f80", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000020 x15:00000000 x14:00000020", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21597, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104020", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21605, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21608, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100fe6f0  PA:100fe74c", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100fe6f0  PA:100fe748", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100fe6f0  PA:100fe744", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100fe6f0  PA:100fe740", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000004  x2:100fe6f0  PA:100fe73c", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100fe6f0  PA:100fe738", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100fe6f0  PA:100fe734", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100fe6f0  PA:100fe730", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100fe6f0  PA:100fe72c", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100fe6f0  PA:100fe728", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100fe6f0  PA:100fe724", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fe750  x2:100fe6f0", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21638, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fe750  PA:100fe76c", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fe790  x2:100fe750", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21643, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_4.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 93, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "93", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000005", "time": "116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 117, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000005 x10:00000005", "time": "117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000005", "time": "139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000005", "time": "140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 141, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 167, "dur": 67, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000005", "time": "167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000005", "time": "235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000005 x19:00000005", "time": "236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 237, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 259, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 279, "dur": 9335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00002800 x19:00000005 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fef90 x10:00002800  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000005", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000005", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000005 x12:00000005", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fef50  x2:100fef90", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fef50  PA:100fef74", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000005  x2:100fef50  PA:100fef78", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fef50  PA:100fef7c", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18881, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fef74  x2:100fef50", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fef50  PA:100fef6c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fef50  PA:100fef80", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fef50  PA:100fef84", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fef50  PA:100fef88", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18904, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fef50  PA:100fef8c", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fef74  x2:100fef50  PA:100fef5c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18926, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100feef0  x2:100fef50", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fef08  x2:100feef0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100feef0  PA:100fef48", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18949, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100feef0  PA:100fef40", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000005  x2:100feef0  PA:100fef3c", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100feef0  PA:100fef38", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100feef0  PA:100fef34", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18954, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100feef0  PA:100fef30", "time": "18954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100feef0  PA:100fef2c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100feef0  PA:100fef4c", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100feef0  PA:100fef44", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100feef0  PA:100fef28", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100feef0  PA:100fef24", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18979, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fef74 x13:100fef74", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fef08  x2:100feef0  PA:100fef04", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19048, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104028", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19171, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19176, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19179, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19190, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104028", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19195, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19198, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19201, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19223, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19228, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19231, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19242, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104028", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19247, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19250, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19253, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19272, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19277, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19280, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19291, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104028", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19296, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19302, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19325, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19328, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19339, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104028", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19344, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19347, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19350, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19370, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19389, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104028", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19394, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19397, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19400, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19420, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19425, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19428, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19439, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104028", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19444, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19447, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19450, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19476, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19481, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19484, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19495, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104028", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19500, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19506, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19523, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19528, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19531, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19542, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104028", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19547, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19550, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19553, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19575, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19580, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19583, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19594, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104028", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19602, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19605, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19620, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19628, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19639, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104028", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19644, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19647, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19650, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19665, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19670, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19673, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19684, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104028", "time": "19684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19689, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19692, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19695, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19710, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19715, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19718, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104028", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19734, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19737, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19740, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19756, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19761, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19764, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19775, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104028", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19780, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19783, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19786, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19811, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19814, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19825, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104028", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19833, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19836, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19856, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19859, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100feef0  PA:100feef4", "time": "19859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100feef0  PA:100feef8", "time": "19878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100feef0  PA:100feefc", "time": "19879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19883, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100feef0  PA:100feef4", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19892, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19940, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100feef0  PA:100fef00", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fef78  x8:100fef74", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fef74  PA:100fef74", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20299, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100feef4  x2:100feef0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fef08 x11:100feef4  PA:100fef04", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100feef4  PA:100fef00", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20394, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20431, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20434, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100feef4  PA:100fef00", "time": "20434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fef08  PA:100fef08", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20573, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fef09 x13:100fef08", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fef09  PA:100fef09", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20595, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100feef4  x2:100feef0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100feed0  x2:100feef0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fef74  x2:100feed0  PA:100feee8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fef08 x12:100feef4  PA:100fef04", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100feef4  PA:100feef8", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100feed0  PA:100feee4", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100feed0  PA:100feee0", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20639, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100feed0  PA:100feedc", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100feed0  PA:100feeec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100feed0  PA:100feed8", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100feef4 x12:100feef4", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20669, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fef09 x15:100fef08  PA:100fef08", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20671, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100feef4  PA:100feefc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20689, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20692, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100feef4  PA:100feefc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20779, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20807, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fef08  x9:100feef4  PA:100fef04", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20847, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fef09 x20:100fef08  PA:100fef08", "time": "20847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104028", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fef0a x20:100fef09  PA:100fef09", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20921, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20924, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100feed0  PA:100feeec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fef74  x2:100feed0  PA:100feee8", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100feed0  PA:100feee4", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100feed0  PA:100feee0", "time": "20951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100feed0  PA:100feedc", "time": "20952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100feed0  PA:100feed8", "time": "20953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100feef0  x2:100feed0", "time": "20954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20955, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fef78 x24:100fef78", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20999, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21004, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21018, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104028", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21023, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21026, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21029, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21052, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21055, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21066, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104028", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21071, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21074, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21077, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21092, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21095, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100feef0  PA:100feef4", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100feef0  PA:100feef8", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100feef0  PA:100feefc", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21104, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100feef0  PA:100feef4", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21113, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21135, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21140, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21146, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21149, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21163, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21166, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21177, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100feef0  PA:100fef00", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21181, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fef7c  x8:100fef78", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000005  x8:100fef78  PA:100fef78", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21186, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21189, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000005", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100feef4  x2:100feef0", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21193, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fef08 x11:100feef4  PA:100fef04", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100feef4  PA:100fef00", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21198, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000005 x10:00000005 x15:00000001", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000005 x14:0000000a", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21235, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100feef4  PA:100fef00", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21239, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000005 x10:00000005 x15:00000001", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21273, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000005 x15:00000001", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21307, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21339, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000005", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21342, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000005", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000035 x14:00000030 x16:00000005", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000035 x13:100fef08  PA:100fef08", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fef09 x13:100fef08", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21367, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fef09  PA:100fef09", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21371, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21373, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100feef4  x2:100feef0", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100feed0  x2:100feef0", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fef78  x2:100feed0  PA:100feee8", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fef08 x12:100feef4  PA:100fef04", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100feef4  PA:100feef8", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100feed0  PA:100feee4", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100feed0  PA:100feee0", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100feed0  PA:100feedc", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100feed0  PA:100feeec", "time": "21387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100feed0  PA:100feed8", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100feef4 x12:100feef4", "time": "21391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21392, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000035 x15=100fef09 x15:100fef08  PA:100fef08", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000035", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21396, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100feef4  PA:100feefc", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21398, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21404, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21409, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21416, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21418, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100feef4  PA:100feefc", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21420, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21423, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "21423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21426, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fef08  x9:100feef4  PA:100fef04", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21435, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000035 x20=100fef09 x20:100fef08  PA:100fef08", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21437, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000035", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21441, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000035 x11:00000035", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21444, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21455, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000035 x14:1a104000  PA:1a104028", "time": "21455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21460, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21462, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fef0a x20:100fef09  PA:100fef09", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21465, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100feef4  PA:100feef4", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21468, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100feed0  PA:100feeec", "time": "21471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fef78  x2:100feed0  PA:100feee8", "time": "21472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100feed0  PA:100feee4", "time": "21473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100feed0  PA:100feee0", "time": "21474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100feed0  PA:100feedc", "time": "21475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100feed0  PA:100feed8", "time": "21476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100feef0  x2:100feed0", "time": "21477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21478, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fef7c x24:100fef7c", "time": "21480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21481, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21484, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21487, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21508, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21511, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21522, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104028", "time": "21522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21527, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21530, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21533, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21548, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21567, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104028", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21575, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21578, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21598, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21601, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000005", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000028 x15:00000005", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000014 x15:00000005", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000028", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000014 x13:00001f80", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000028 x15:00000000 x14:00000028", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21612, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104028", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21620, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21623, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100feef0  PA:100fef4c", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100feef0  PA:100fef48", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100feef0  PA:100fef44", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100feef0  PA:100fef40", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000005  x2:100feef0  PA:100fef3c", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100feef0  PA:100fef38", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100feef0  PA:100fef34", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100feef0  PA:100fef30", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100feef0  PA:100fef2c", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100feef0  PA:100fef28", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100feef0  PA:100fef24", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fef50  x2:100feef0", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fef50  PA:100fef6c", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fef90  x2:100fef50", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21656, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_5.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 95, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "95", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000006", "time": "119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 120, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000006 x10:00000006", "time": "120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000006", "time": "143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000006", "time": "144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 145, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 169, "dur": 68, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000006", "time": "169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000006", "time": "238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000006 x19:00000006", "time": "239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 240, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 262, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 283, "dur": 9331, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00003000 x19:00000006 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100ff790 x10:00003000  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000006", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000006", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000006 x12:00000006", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100ff750  x2:100ff790", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100ff750  PA:100ff774", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000006  x2:100ff750  PA:100ff778", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100ff750  PA:100ff77c", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18882, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100ff774  x2:100ff750", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100ff750  PA:100ff76c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100ff750  PA:100ff780", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100ff750  PA:100ff784", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100ff750  PA:100ff788", "time": "18908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18909, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100ff750  PA:100ff78c", "time": "18909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100ff774  x2:100ff750  PA:100ff75c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18927, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100ff6f0  x2:100ff750", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100ff708  x2:100ff6f0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100ff6f0  PA:100ff748", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18950, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100ff6f0  PA:100ff740", "time": "18950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000006  x2:100ff6f0  PA:100ff73c", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100ff6f0  PA:100ff738", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100ff6f0  PA:100ff734", "time": "18954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18955, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100ff6f0  PA:100ff730", "time": "18955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100ff6f0  PA:100ff72c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100ff6f0  PA:100ff74c", "time": "18968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100ff6f0  PA:100ff744", "time": "18969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100ff6f0  PA:100ff728", "time": "18970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100ff6f0  PA:100ff724", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18974, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100ff774 x13:100ff774", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100ff708  x2:100ff6f0  PA:100ff704", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19006, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19053, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104030", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19173, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19178, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19181, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19192, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104030", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19197, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19200, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19203, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19229, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19234, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19237, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19248, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104030", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19253, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19256, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19259, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19281, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19284, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19295, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104030", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19300, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19303, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19324, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19329, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19332, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19343, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104030", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19351, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19354, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19376, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19384, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19395, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104030", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19400, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19403, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19406, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19426, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19434, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19445, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104030", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19450, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19453, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19456, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19478, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19483, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19486, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19497, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104030", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19502, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19505, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19508, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19526, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19531, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19545, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104030", "time": "19545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19550, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19553, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19556, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19579, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19584, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19598, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104030", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19603, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19606, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19609, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19624, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19632, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19643, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104030", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19651, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19654, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19669, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19674, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19677, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19688, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104030", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19693, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19696, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19699, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19714, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19719, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19722, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19733, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104030", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19738, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19741, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19744, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19760, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19765, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19768, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19779, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104030", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19784, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19787, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19790, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19807, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19812, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19815, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19826, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104030", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19834, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19858, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100ff6f0  PA:100ff6f4", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19862, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100ff6f0  PA:100ff6f8", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100ff6f0  PA:100ff6fc", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19867, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100ff6f0  PA:100ff6f4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19893, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19943, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100ff6f0  PA:100ff700", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100ff778  x8:100ff774", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100ff774  PA:100ff774", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20294, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100ff6f4  x2:100ff6f0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100ff708 x11:100ff6f4  PA:100ff704", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ff6f4  PA:100ff700", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20395, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20432, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20435, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ff6f4  PA:100ff700", "time": "20435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100ff708  PA:100ff708", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20574, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100ff709 x13:100ff708", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100ff709  PA:100ff709", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20596, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100ff6f4  x2:100ff6f0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100ff6d0  x2:100ff6f0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100ff774  x2:100ff6d0  PA:100ff6e8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100ff708 x12:100ff6f4  PA:100ff704", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100ff6f4  PA:100ff6f8", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100ff6d0  PA:100ff6e4", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100ff6d0  PA:100ff6e0", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20640, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100ff6d0  PA:100ff6dc", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100ff6d0  PA:100ff6ec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20665, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100ff6d0  PA:100ff6d8", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100ff6f4 x12:100ff6f4", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20670, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100ff709 x15:100ff708  PA:100ff708", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20672, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100ff6f4  PA:100ff6fc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20684, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20687, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100ff6f4  PA:100ff6fc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20785, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20805, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100ff708  x9:100ff6f4  PA:100ff704", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20848, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100ff709 x20:100ff708  PA:100ff708", "time": "20848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104030", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100ff70a x20:100ff709  PA:100ff709", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20922, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100ff6d0  PA:100ff6ec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100ff774  x2:100ff6d0  PA:100ff6e8", "time": "20950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100ff6d0  PA:100ff6e4", "time": "20951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100ff6d0  PA:100ff6e0", "time": "20952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100ff6d0  PA:100ff6dc", "time": "20953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100ff6d0  PA:100ff6d8", "time": "20954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100ff6f0  x2:100ff6d0", "time": "20955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20956, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100ff778 x24:100ff778", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21001, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21006, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21009, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21020, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104030", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21025, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21028, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21031, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21049, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21054, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21057, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21068, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104030", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21073, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21076, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21079, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21095, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21098, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21101, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100ff6f0  PA:100ff6f4", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100ff6f0  PA:100ff6f8", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100ff6f0  PA:100ff6fc", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100ff6f0  PA:100ff6f4", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21117, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21139, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21144, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21147, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21150, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21153, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21163, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21167, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21170, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21176, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21181, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100ff6f0  PA:100ff700", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100ff77c  x8:100ff778", "time": "21188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000006  x8:100ff778  PA:100ff778", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21190, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21193, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000006", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100ff6f4  x2:100ff6f0", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21197, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100ff708 x11:100ff6f4  PA:100ff704", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ff6f4  PA:100ff700", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21202, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000006 x10:00000006 x15:00000001", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000006 x14:0000000a", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21239, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ff6f4  PA:100ff700", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21243, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000006 x10:00000006 x15:00000001", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21277, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000006 x15:00000001", "time": "21277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21311, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000006", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000006", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000036 x14:00000030 x16:00000006", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000036 x13:100ff708  PA:100ff708", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100ff709 x13:100ff708", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21356, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100ff709  PA:100ff709", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21360, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21362, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100ff6f4  x2:100ff6f0", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21367, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100ff6d0  x2:100ff6f0", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100ff778  x2:100ff6d0  PA:100ff6e8", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100ff708 x12:100ff6f4  PA:100ff704", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100ff6f4  PA:100ff6f8", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100ff6d0  PA:100ff6e4", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100ff6d0  PA:100ff6e0", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100ff6d0  PA:100ff6dc", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100ff6d0  PA:100ff6ec", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100ff6d0  PA:100ff6d8", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100ff6f4 x12:100ff6f4", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000036 x15=100ff709 x15:100ff708  PA:100ff708", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000036", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21385, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100ff6f4  PA:100ff6fc", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21387, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21390, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21393, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21398, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21405, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21407, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100ff6f4  PA:100ff6fc", "time": "21407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21409, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21412, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21415, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100ff708  x9:100ff6f4  PA:100ff704", "time": "21422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21424, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000036 x20=100ff709 x20:100ff708  PA:100ff708", "time": "21424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21426, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000036", "time": "21426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21430, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000036 x11:00000036", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21444, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000036 x14:1a104000  PA:1a104030", "time": "21444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21449, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21451, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100ff70a x20:100ff709  PA:100ff709", "time": "21451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21454, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ff6f4  PA:100ff6f4", "time": "21454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21457, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100ff6d0  PA:100ff6ec", "time": "21460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100ff778  x2:100ff6d0  PA:100ff6e8", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100ff6d0  PA:100ff6e4", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100ff6d0  PA:100ff6e0", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100ff6d0  PA:100ff6dc", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100ff6d0  PA:100ff6d8", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100ff6f0  x2:100ff6d0", "time": "21466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21467, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100ff77c x24:100ff77c", "time": "21469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21470, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21473, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21476, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21496, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21501, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21504, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21515, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104030", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21520, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21523, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21526, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21542, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21547, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21550, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21561, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104030", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21566, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21569, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21572, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21596, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000006", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000030 x15:00000006", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000018 x15:00000006", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000030", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:00000018 x13:00001f80", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000030 x15:00000000 x14:00000030", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21607, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104030", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21612, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21618, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100ff6f0  PA:100ff74c", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100ff6f0  PA:100ff748", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100ff6f0  PA:100ff744", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100ff6f0  PA:100ff740", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000006  x2:100ff6f0  PA:100ff73c", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100ff6f0  PA:100ff738", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100ff6f0  PA:100ff734", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100ff6f0  PA:100ff730", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100ff6f0  PA:100ff72c", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100ff6f0  PA:100ff728", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100ff6f0  PA:100ff724", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100ff750  x2:100ff6f0", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21650, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100ff750  PA:100ff76c", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100ff790  x2:100ff750", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21655, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_6.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 98, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "98", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000007", "time": "122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 123, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000007 x10:00000007", "time": "123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000000 x10:00000007", "time": "146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000007", "time": "147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 148, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 172, "dur": 69, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000007", "time": "172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000007", "time": "242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000007 x19:00000007", "time": "243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 244, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 268, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 285, "dur": 9329, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9614, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000800 x18:1b204000  PA:1b204080", "time": "9614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 9622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "9622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 9623, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "9623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "9641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "9642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9644, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=100fc790 x18:1b204000  PA:1b204080", "time": "9644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 9668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00003800 x19:00000007 x10:00000800", "time": "9668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 9669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=100fff90 x10:00003800  x5:100fc790", "time": "9669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 9670, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "9670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 9690, "dur": 9124, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "9690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18814, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18848, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000007", "time": "18848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18868", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000000 x12:00000007", "time": "18869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000000 x11:00000000", "time": "18870", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000007 x12:00000007", "time": "18871", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18872", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18873", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=100fff50  x2:100fff90", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18876, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000000  x2:100fff50  PA:100fff74", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000007  x2:100fff50  PA:100fff78", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:100fff50  PA:100fff7c", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18883, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=100fff74  x2:100fff50", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18899, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:100fff50  PA:100fff6c", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:100fff50  PA:100fff80", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:100fff50  PA:100fff84", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:100fff50  PA:100fff88", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18908, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:100fff50  PA:100fff8c", "time": "18908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18921, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:100fff74  x2:100fff50  PA:100fff5c", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18928, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=100ffef0  x2:100fff50", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=100fff08  x2:100ffef0", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:100ffef0  PA:100fff48", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:100ffef0  PA:100fff40", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000007  x2:100ffef0  PA:100fff3c", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:100ffef0  PA:100fff38", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:100ffef0  PA:100fff34", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18947, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:100ffef0  PA:100fff30", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:100ffef0  PA:100fff2c", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:100ffef0  PA:100fff4c", "time": "18969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:100ffef0  PA:100fff44", "time": "18970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:100ffef0  PA:100fff28", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:100ffef0  PA:100fff24", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18975, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=100fff74 x13:100fff74", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18997, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:100fff08  x2:100ffef0  PA:100fff04", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19007, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19021, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19051, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19065, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19088, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19112, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104038", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 41, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19181, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19186, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19189, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19200, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104038", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19205, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19208, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19211, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19231, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19236, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19239, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19250, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104038", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19255, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19258, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19261, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19278, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19283, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19286, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19297, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104038", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19302, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19305, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19308, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19331, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19334, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19345, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104038", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19350, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19353, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19356, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19378, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19383, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19386, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19397, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104038", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19402, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19405, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19408, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19428, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19436, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19447, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104038", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19452, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19455, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19458, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19480, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19485, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19499, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104038", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19504, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19507, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19510, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19527, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19532, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19535, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19546, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104038", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19557, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19583, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19588, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19591, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19602, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104038", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19607, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19610, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19613, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19630, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19635, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19638, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19649, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104038", "time": "19649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19654, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19657, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19660, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19675, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19680, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19683, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19694, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104038", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19699, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19702, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19705, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19721, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19729, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19740, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104038", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19748, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19751, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19767, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19772, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19786, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104038", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19791, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19794, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19797, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19812, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19820, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19831, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104038", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19836, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19839, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19842, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19861, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19864, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:100ffef0  PA:100ffef4", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100ffef0  PA:100ffef8", "time": "19868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100ffef0  PA:100ffefc", "time": "19869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19871, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19882, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100ffef0  PA:100ffef4", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19891, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19944, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19978, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20075, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20095, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20134, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20152, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20177, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20251, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100ffef0  PA:100fff00", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20273, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fff78  x8:100fff74", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20293, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:100fff74  PA:100fff74", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20295, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20330, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100ffef4  x2:100ffef0", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20350, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fff08 x11:100ffef4  PA:100fff04", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20387, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ffef4  PA:100fff00", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20392, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20432, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ffef4  PA:100fff00", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20446, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20480, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20514, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20549, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20568, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:100fff08  PA:100fff08", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20575, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fff09 x13:100fff08", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20589, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fff09  PA:100fff09", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20597, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20610, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100ffef4  x2:100ffef0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100ffed0  x2:100ffef0", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20632, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fff74  x2:100ffed0  PA:100ffee8", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fff08 x12:100ffef4  PA:100fff04", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100ffef4  PA:100ffef8", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:100ffed0  PA:100ffee4", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100ffed0  PA:100ffee0", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20641, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100ffed0  PA:100ffedc", "time": "20641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20658, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100ffed0  PA:100ffeec", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100ffed0  PA:100ffed8", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100ffef4 x12:100ffef4", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20666, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=100fff09 x15:100fff08  PA:100fff08", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20668, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100ffef4  PA:100ffefc", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20685, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20688, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20706, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20727, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20777, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100ffef4  PA:100ffefc", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20783, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20798, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20801, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20820, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fff08  x9:100ffef4  PA:100fff04", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20845, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=100fff09 x20:100fff08  PA:100fff08", "time": "20845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20878, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20898, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "20903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "20904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "20907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20909, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104038", "time": "20909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20916, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fff0a x20:100fff09  PA:100fff09", "time": "20916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20923, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "20923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20926, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100ffed0  PA:100ffeec", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fff74  x2:100ffed0  PA:100ffee8", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:100ffed0  PA:100ffee4", "time": "20944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100ffed0  PA:100ffee0", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100ffed0  PA:100ffedc", "time": "20946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100ffed0  PA:100ffed8", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100ffef0  x2:100ffed0", "time": "20948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20949, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fff78 x24:100fff78", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20967, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20970, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20973, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21002, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21010, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21021, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104038", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21029, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21032, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21050, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21055, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21069, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104038", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21074, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21077, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21080, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21096, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21099, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21102, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:100ffef0  PA:100ffef4", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:100ffef0  PA:100ffef8", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:100ffef0  PA:100ffefc", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:100ffef0  PA:100ffef4", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21118, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21146, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21149, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21152, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21161, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21165, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21169, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21172, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21174, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21178, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21183, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:100ffef0  PA:100fff00", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21187, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=100fff7c  x8:100fff78", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000007  x8:100fff78  PA:100fff78", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21192, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21195, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000007", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=100ffef4  x2:100ffef0", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21199, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=100fff08 x11:100ffef4  PA:100fff04", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ffef4  PA:100fff00", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21204, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000007 x10:00000007 x15:00000001", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000007 x14:0000000a", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21241, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:100ffef4  PA:100fff00", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21245, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000007 x10:00000007 x15:00000001", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21279, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000007 x15:00000001", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21313, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000007", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21350, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000007", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000037 x14:00000030 x16:00000007", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000037 x13:100fff08  PA:100fff08", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=100fff09 x13:100fff08", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:100fff09  PA:100fff09", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21361, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=100ffef4  x2:100ffef0", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21368, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=100ffed0  x2:100ffef0", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:100fff78  x2:100ffed0  PA:100ffee8", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=100fff08 x12:100ffef4  PA:100fff04", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:100ffef4  PA:100ffef8", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:100ffed0  PA:100ffee4", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:100ffed0  PA:100ffee0", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:100ffed0  PA:100ffedc", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:100ffed0  PA:100ffeec", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:100ffed0  PA:100ffed8", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=100ffef4 x12:100ffef4", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21382, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000037 x15=100fff09 x15:100fff08  PA:100fff08", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000037", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21386, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:100ffef4  PA:100ffefc", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21391, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "21391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21394, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21399, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21408, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:100ffef4  PA:100ffefc", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21410, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21413, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21416, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21423, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=100fff08  x9:100ffef4  PA:100fff04", "time": "21423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21425, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000037 x20=100fff09 x20:100fff08  PA:100fff08", "time": "21425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21427, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000037", "time": "21427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000037 x11:00000037", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21434, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21445, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000037 x14:1a104000  PA:1a104038", "time": "21445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21450, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21452, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=100fff0a x20:100fff09  PA:100fff09", "time": "21452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21455, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:100ffef4  PA:100ffef4", "time": "21455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21458, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:100ffed0  PA:100ffeec", "time": "21461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=100fff78  x2:100ffed0  PA:100ffee8", "time": "21462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:100ffed0  PA:100ffee4", "time": "21463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:100ffed0  PA:100ffee0", "time": "21464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:100ffed0  PA:100ffedc", "time": "21465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:100ffed0  PA:100ffed8", "time": "21466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=100ffef0  x2:100ffed0", "time": "21467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=100fff7c x24:100fff7c", "time": "21470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21471, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21474, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21477, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21497, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21502, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21505, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21516, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104038", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21521, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21524, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21527, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21543, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21562, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104038", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21567, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21573, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21589, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21594, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000007", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000038 x15:00000007", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000001c x15:00000007", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000038", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000000 x15:0000001c x13:00001f80", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000038 x15:00000000 x14:00000038", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21608, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104038", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21613, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21616, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21619, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:100ffef0  PA:100fff4c", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:100ffef0  PA:100fff48", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:100ffef0  PA:100fff44", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:100ffef0  PA:100fff40", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000007  x2:100ffef0  PA:100fff3c", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:100ffef0  PA:100fff38", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:100ffef0  PA:100fff34", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:100ffef0  PA:100fff30", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:100ffef0  PA:100fff2c", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:100ffef0  PA:100fff28", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:100ffef0  PA:100fff24", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=100fff50  x2:100ffef0", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:100fff50  PA:100fff6c", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=100fff90  x2:100fff50", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21653, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_00_7.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000020", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000000 x10:00000020", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000020", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000000", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12628, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c0000aa", "instr": "beq x10, x0, 8           x10:00000001", "time": "12628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12647, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "_entry", "args":{"pc": "1c0000ae", "instr": "jal x0, 8274            ", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12652, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000000", "time": "12652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002110", "instr": "auipc x8, 0xfeffe000        x8=1b000110", "time": "12664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002114", "instr": "addi x8, x8, -264          x8=1b000008  x8:1b000110", "time": "12665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002118", "instr": "addi x9, x8, 64            x9=1b000048  x8:1b000008", "time": "12666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:60"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12667, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211c", "instr": "add x18, x0, x8          x18=1b000008  x8:1b000008", "time": "12667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:61"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211e", "instr": "lui x19, 0x1b204000      x19=1b204000", "time": "12684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:62"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002122", "instr": "addi x20, x0, 2           x20=00000002", "time": "12685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:63"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002124", "instr": "auipc x21, 0x0             x21=1c002124", "time": "12686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002128", "instr": "addi x21, x21, 54         x21=1c00215a x21:1c002124", "time": "12687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12688, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00212c", "instr": "auipc x23, 0x0             x23=1c00212c", "time": "12688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002130", "instr": "addi x23, x23, 1404       x23=1c0026a8 x23:1c00212c", "time": "12705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12706, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002134", "instr": "lw x23, 0(x23)          x23=1c2fff50 x23:1c0026a8  PA:1c0026a8", "time": "12706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:66"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002138", "instr": "addi x7, x0, 24            x7=00000018", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:67"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 12722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213a", "instr": "mul x7, x7, x10           x7=00000018  x7:00000018 x10:00000001", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 12723, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213e", "instr": "add x23, x23, x7         x23=1c2fff68 x23:1c2fff50  x7:00000018", "time": "12723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:69"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002140", "instr": "addi x23, x23, 8          x23=1c2fff70 x23:1c2fff68", "time": "12744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:70"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002142", "instr": "lui x25, 0x10201000      x25=10201000", "time": "12745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002146", "instr": "addi x25, x25, -508       x25=10200e04 x25:10201000", "time": "12746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214a", "instr": "addi x24, x0, 1           x24=00000001", "time": "12747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:82"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12748, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214c", "instr": "auipc x26, 0x0             x26=1c00214c", "time": "12748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002150", "instr": "addi x26, x26, 224        x26=1c00222c x26:1c00214c", "time": "12765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "ori", "cat": "ori", "ph": "X", "ts": 12766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002154", "instr": "ori x26, x26, 1          x26=1c00222d x26:1c00222c", "time": "12766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:86"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12767, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002158", "instr": "jal x0, 22              ", "time": "12767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:88"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 12802, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000008  PA:1b000008", "time": "12802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12804, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "12804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "12823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12824, "dur": 4870, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "12824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "17694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17695, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "17695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17698, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000008  x8:1b000008  PA:1b000008", "time": "17698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000008", "time": "17700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002176", "instr": "lw x10, 8(x8)           x10=00000000  x8:1b000008  PA:1b000010", "time": "17701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:120"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002178", "instr": "lw x5, 4(x8)             x5=1c0009d8  x8:1b000008  PA:1b00000c", "time": "17702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:121"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17703, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00217c", "instr": "lw x2, 12(x8)            x2=104fe400  x8:1b000008  PA:1b000014", "time": "17703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:122"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002180", "instr": "lw x6, 16(x8)            x6=00000400  x8:1b000008  PA:1b000018", "time": "17720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:123"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002184", "instr": "lw x7, 20(x8)            x7=00000400  x8:1b000008  PA:1b00001c", "time": "17721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:124"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002188", "instr": "lw x22, 24(x8)          x22=100fc720  x8:1b000008  PA:1b000020", "time": "17722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:125"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17723, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00218c", "instr": "lw x29, 28(x8)          x29=1000013c  x8:1b000008  PA:1b000024", "time": "17723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:126"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002190", "instr": "sw x0, 0(x8)             x8:1b000008  PA:1b000008", "time": "17740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:127"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002194", "instr": "auipc x30, 0xfeffe000      x30=1b000194", "time": "17741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002198", "instr": "addi x30, x30, -332       x30=1b000048 x30:1b000194", "time": "17742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17743, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00219c", "instr": "sw x29, 0(x30)          x29:1000013c x30:1b000048  PA:1b000048", "time": "17743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:132"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a0", "instr": "add x1, x0, x21           x1=1c00215a x21:1c00215a", "time": "17760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:134"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a2", "instr": "addi x29, x0, 1           x29=00000001", "time": "17761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:137"}},
+{"name": "sll", "cat": "sll", "ph": "X", "ts": 17762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a4", "instr": "sll x28, x29, x28        x28=00000100 x29:00000001 x28:00000008", "time": "17762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:141"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a8", "instr": "addi x28, x28, -1         x28=000000ff x28:00000100", "time": "17763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:142"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17764, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021aa", "instr": "sw x28, 512(x19)        x28:000000ff x19:1b204000  PA:1b204200", "time": "17764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:144"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ae", "instr": "sw x28, 524(x19)        x28:000000ff x19:1b204000  PA:1b20420c", "time": "17781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b2", "instr": "sw x28, 132(x19)        x28:000000ff x19:1b204000  PA:1b204084", "time": "17782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:155"}},
+{"name": "p.beqimm", "cat": "p.beqimm", "ph": "X", "ts": 17783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b6", "instr": "p.beqimm x28, 16              x28:000000ff", "time": "17783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:161"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17784, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ba", "instr": "sw x26, 128(x19)        x26:1c00222d x19:1b204000  PA:1b204080", "time": "17784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:162"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021be", "instr": "sw x7, 128(x19)          x7:00000400 x19:1b204000  PA:1b204080", "time": "17802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:163"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021c2", "instr": "sw x2, 128(x19)          x2:104fe400 x19:1b204000  PA:1b204080", "time": "17803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:164"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021c6", "instr": "addi x8, x8, 32            x8=1b000028  x8:1b000008", "time": "17804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:170"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021ca", "instr": "bne x8, x9, 6             x8:1b000028  x9:1b000048", "time": "17805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:171"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17808, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_no_reset", "args":{"pc": "1c0021d0", "instr": "jalr x0, x5, 0             x5:1c0009d8", "time": "17808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009d8", "instr": "addi x2, x2, -16           x2=104fe3f0  x2:104fe400", "time": "17826", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17827, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009da", "instr": "addi x14, x0, 255         x14=000000ff", "time": "17827", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009de", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "17844", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e2", "instr": "sw x1, 12(x2)            x1:1c00215a  x2:104fe3f0  PA:104fe3fc", "time": "17845", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e4", "instr": "sw x8, 8(x2)             x8:1b000028  x2:104fe3f0  PA:104fe3f8", "time": "17846", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e6", "instr": "sw x9, 4(x2)             x9:1b000048  x2:104fe3f0  PA:104fe3f4", "time": "17847", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009e8", "instr": "sw x14, 132(x15)        x14:000000ff x15:1b204000  PA:1b204084", "time": "17848", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17849, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009ec", "instr": "addi x9, x15, 512          x9=1b204200 x15:1b204000", "time": "17849", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f0", "instr": "sw x14, 0(x9)           x14:000000ff  x9:1b204200  PA:1b204200", "time": "17866", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f2", "instr": "addi x15, x15, 524        x15=1b20420c x15:1b204000", "time": "17867", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f6", "instr": "sw x14, 0(x15)          x14:000000ff x15:1b20420c  PA:1b20420c", "time": "17868", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009f8", "instr": "lui x15, 0x1c001000      x15=1c001000", "time": "17869", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17870, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009fc", "instr": "addi x15, x15, -1604      x15=1c0009bc x15:1c001000", "time": "17870", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a00", "instr": "lui x14, 0x1b204000      x14=1b204000", "time": "17887", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a04", "instr": "sw x15, 128(x14)        x15:1c0009bc x14:1b204000  PA:1b204080", "time": "17888", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a08", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "17889", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17890, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a0c", "instr": "sw x10, 128(x15)        x10:00000000 x15:1b204000  PA:1b204080", "time": "17890", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a10", "instr": "csrrs x12, x0, 0xf14       x12=00000020", "time": "17907", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a14", "instr": "srai x8, x12, 0x405        x8=00000001 x12:00000020", "time": "17908", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17909, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a18", "instr": "p.bclr x8, x8, 25, 6         x8=00000001  x8:00000001", "time": "17909", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17910, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "core_entry", "args":{"pc": "1c000a1c", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17910", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "core_entry", "args":{"pc": "1c000a20", "instr": "p.bclr x12, x12, 26, 5      x12=00000000 x12:00000020", "time": "17931", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "core_entry", "args":{"pc": "1c000a24", "instr": "add x11, x0, x8          x11=00000001  x8:00000001", "time": "17932", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "core_entry", "args":{"pc": "1c000a26", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17933", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17934, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "core_entry", "args":{"pc": "1c000a2a", "instr": "jal x1, 3558              x1=1c000a2e", "time": "17934", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104fe3b0  x2:104fe3f0", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104fe3b0  PA:104fe3d4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000000  x2:104fe3b0  PA:104fe3d8", "time": "17968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104fe3b0  PA:104fe3dc", "time": "17969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17971, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104fe3d4  x2:104fe3b0", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c000a2e  x2:104fe3b0  PA:104fe3cc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:1b204000  x2:104fe3b0  PA:104fe3e0", "time": "17990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:1b204000  x2:104fe3b0  PA:104fe3e4", "time": "17991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104fe3b0  PA:104fe3e8", "time": "17992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17993, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104fe3b0  PA:104fe3ec", "time": "17993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104fe3d4  x2:104fe3b0  PA:104fe3bc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18010, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104fe350  x2:104fe3b0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104fe368  x2:104fe350", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000001  x2:104fe350  PA:104fe3a8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b000008  x2:104fe350  PA:104fe3a0", "time": "18031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:1b204000  x2:104fe350  PA:104fe39c", "time": "18032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:00000002  x2:104fe350  PA:104fe398", "time": "18033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c00215a  x2:104fe350  PA:104fe394", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:100fc720  x2:104fe350  PA:104fe390", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:1c2fff70  x2:104fe350  PA:104fe38c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104fe350  PA:104fe3ac", "time": "18052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:1b204200  x2:104fe350  PA:104fe3a4", "time": "18053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000001  x2:104fe350  PA:104fe388", "time": "18054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:10200e04  x2:104fe350  PA:104fe384", "time": "18055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18058, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104fe3d4 x13:104fe3d4", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104fe368  x2:104fe350  PA:104fe364", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18078, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18123, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104080", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18260, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18271, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104080", "time": "18271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18276, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18282, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18300, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18305, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18308, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18319, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104080", "time": "18319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18324, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18330, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18351, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18356, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18359, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18370, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104080", "time": "18370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18378, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18381, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18396, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18404, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18415, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104080", "time": "18415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18423, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18426, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18444, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18449, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18452, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18463, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104080", "time": "18463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18471, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18474, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18489, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18494, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18497, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18508, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104080", "time": "18508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18513, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18516, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18519, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18535, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18540, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18543, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18554, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104080", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18562, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18565, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18600, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104080", "time": "18600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18608, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18611, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18627, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18632, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18635, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18646, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104080", "time": "18646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18654, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18657, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18673, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18681, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18692, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104080", "time": "18692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18697, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18700, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18703, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18725, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18728, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18739, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104080", "time": "18739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18747, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18750, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18766, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18771, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18774, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18785, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104080", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18790, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18796, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18814, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18822, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18833, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104080", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18838, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18841, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18844, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18861, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18866, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18869, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "18874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18880, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104080", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18885, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18888, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18891, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18908, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18911, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104fe350  PA:104fe354", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fe350  PA:104fe358", "time": "18915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fe350  PA:104fe35c", "time": "18916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18918, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fe350  PA:104fe354", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18999, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fe350  PA:104fe360", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fe3d8  x8:104fe3d4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104fe3d4  PA:104fe3d4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19384, "dur": 54, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fe354  x2:104fe350", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fe368 x11:104fe354  PA:104fe364", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe354  PA:104fe360", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19514, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19551, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19554, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe354  PA:104fe360", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104fe368  PA:104fe368", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19728, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fe369 x13:104fe368", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fe369  PA:104fe369", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19749, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19751, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fe354  x2:104fe350", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fe330  x2:104fe350", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fe3d4  x2:104fe330  PA:104fe348", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fe368 x12:104fe354  PA:104fe364", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fe354  PA:104fe358", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104fe330  PA:104fe344", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fe330  PA:104fe340", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19801, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fe330  PA:104fe33c", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fe330  PA:104fe34c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fe330  PA:104fe338", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fe354 x12:104fe354", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19825, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104fe369 x15:104fe368  PA:104fe368", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19827, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fe354  PA:104fe35c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19850, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19853, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fe354  PA:104fe35c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19942, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19965, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fe368  x9:104fe354  PA:104fe364", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20008, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104fe369 x20:104fe368  PA:104fe368", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104080", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fe36a x20:104fe369  PA:104fe369", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "20086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20089, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fe330  PA:104fe34c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fe3d4  x2:104fe330  PA:104fe348", "time": "20109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104fe330  PA:104fe344", "time": "20110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fe330  PA:104fe340", "time": "20111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fe330  PA:104fe33c", "time": "20112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fe330  PA:104fe338", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fe350  x2:104fe330", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20115, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fe3d8 x24:104fe3d8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 32, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20177, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20182, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20185, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20196, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104080", "time": "20196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20201, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20207, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20226, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20231, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20234, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20245, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104080", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20250, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20253, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20256, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104fe350  PA:104fe354", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fe350  PA:104fe358", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fe350  PA:104fe35c", "time": "20284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fe350  PA:104fe354", "time": "20288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20296, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20312, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20332, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20343, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fe350  PA:104fe360", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20358, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fe3dc  x8:104fe3d8", "time": "20361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:104fe3d8  PA:104fe3d8", "time": "20362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fe354  x2:104fe350", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fe368 x11:104fe354  PA:104fe364", "time": "20372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe354  PA:104fe360", "time": "20373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20375, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20412, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe354  PA:104fe360", "time": "20415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20416, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20450, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20484, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "20516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:104fe368  PA:104fe368", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fe369 x13:104fe368", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20525, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fe369  PA:104fe369", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20529, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20531, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fe354  x2:104fe350", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20536, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fe330  x2:104fe350", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fe3d8  x2:104fe330  PA:104fe348", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fe368 x12:104fe354  PA:104fe364", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fe354  PA:104fe358", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104fe330  PA:104fe344", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fe330  PA:104fe340", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fe330  PA:104fe33c", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fe330  PA:104fe34c", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fe330  PA:104fe338", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fe354 x12:104fe354", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20550, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=104fe369 x15:104fe368  PA:104fe368", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20554, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fe354  PA:104fe35c", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20556, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20562, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20567, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20574, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20576, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fe354  PA:104fe35c", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20578, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20581, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20584, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20591, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fe368  x9:104fe354  PA:104fe364", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=104fe369 x20:104fe368  PA:104fe368", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20595, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20613, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104080", "time": "20613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20618, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fe36a x20:104fe369  PA:104fe369", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20623, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe354  PA:104fe354", "time": "20623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20626, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fe330  PA:104fe34c", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fe3d8  x2:104fe330  PA:104fe348", "time": "20630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104fe330  PA:104fe344", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fe330  PA:104fe340", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fe330  PA:104fe33c", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fe330  PA:104fe338", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fe350  x2:104fe330", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20636, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fe3dc x24:104fe3dc", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20639, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20642, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20645, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20674, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20679, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20682, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20693, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104080", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20698, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20701, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20704, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20725, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20728, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20739, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104080", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20747, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20750, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20769, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20774, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000020", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000100 x15:00000020", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000080 x15:00000020", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000100", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000080 x13:00001f80", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000080 x15:00000080 x14:00000000", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20788, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104080", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20796, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20799, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104fe350  PA:104fe3ac", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000001  x2:104fe350  PA:104fe3a8", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=1b204200  x2:104fe350  PA:104fe3a4", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b000008  x2:104fe350  PA:104fe3a0", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=1b204000  x2:104fe350  PA:104fe39c", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=00000002  x2:104fe350  PA:104fe398", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c00215a  x2:104fe350  PA:104fe394", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=100fc720  x2:104fe350  PA:104fe390", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=1c2fff70  x2:104fe350  PA:104fe38c", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000001  x2:104fe350  PA:104fe388", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=10200e04  x2:104fe350  PA:104fe384", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104fe3b0  x2:104fe350", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20827, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c000a2e  x2:104fe3b0  PA:104fe3cc", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104fe3f0  x2:104fe3b0", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20832, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c000a2e", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 20835, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "evt_read32", "args":{"pc": "1c000a2e", "instr": "p.elw x15, 28(x9)          x15=00000000  x9:1b204200  PA:1b20421c", "time": "20835", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a32", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "20844", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a36", "instr": "slli x8, x8, 0x2           x8=00000004  x8:00000001", "time": "20845", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a38", "instr": "addi x15, x15, 1668       x15=1c002684 x15:1c002000", "time": "20846", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20847, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3c", "instr": "addi x14, x0, 1           x14=00000001", "time": "20847", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20864, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3e", "instr": "p.sw x14, x0(x15)         x14:00000001 x15:1c002684  PA:1c002688", "time": "20864", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a42", "instr": "lw x1, 12(x2)            x1=1c00215a  x2:104fe3f0  PA:104fe3fc", "time": "20882", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a44", "instr": "lw x8, 8(x2)             x8=1b000028  x2:104fe3f0  PA:104fe3f8", "time": "20883", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a46", "instr": "lw x9, 4(x2)             x9=1b000048  x2:104fe3f0  PA:104fe3f4", "time": "20884", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a48", "instr": "addi x2, x2, 16            x2=104fe400  x2:104fe3f0", "time": "20885", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20886, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a4a", "instr": "jalr x0, x1, 0             x1:1c00215a", "time": "20886", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20888, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_event", "args":{"pc": "1c00215a", "instr": "beq x22, x0, 20          x22:100fc720", "time": "20888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:91"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20890, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00215e", "instr": "lw x5, 0(x23)            x5=00000000 x23:1c2fff70  PA:1c2fff70", "time": "20890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:96"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002162", "instr": "bne x5, x0, 126           x5:00000000", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:97"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20906, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002166", "instr": "sw x22, 0(x23)          x22:100fc720 x23:1c2fff70  PA:1c2fff70", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:100"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20924, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00216a", "instr": "sw x24, 0(x25)          x24:00000001 x25:10200e04  PA:10200e04", "time": "20924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:103"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20928, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "20928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20930, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "20930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "20933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 20934, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "20934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "20939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20940, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "20940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20943, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20945, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000021", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000001 x10:00000021", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000021", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000001", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000001", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000021", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000001 x19:00000021", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000400 x19:00000001 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104fe800 x10:00000400  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000021", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000021", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000001 x12:00000021", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104fe7c0  x2:104fe800", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104fe7c0  PA:104fe7e4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000001  x2:104fe7c0  PA:104fe7e8", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104fe7c0  PA:104fe7ec", "time": "17972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17974, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104fe7e4  x2:104fe7c0", "time": "17974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104fe7c0  PA:104fe7dc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104fe7c0  PA:104fe7f0", "time": "17992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104fe7c0  PA:104fe7f4", "time": "17993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104fe7c0  PA:104fe7f8", "time": "17994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17995, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104fe7c0  PA:104fe7fc", "time": "17995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104fe7e4  x2:104fe7c0  PA:104fe7cc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18011, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104fe760  x2:104fe7c0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104fe778  x2:104fe760", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104fe760  PA:104fe7b8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104fe760  PA:104fe7b0", "time": "18037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000001  x2:104fe760  PA:104fe7ac", "time": "18038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104fe760  PA:104fe7a8", "time": "18039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104fe760  PA:104fe7a4", "time": "18040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18041, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104fe760  PA:104fe7a0", "time": "18041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104fe760  PA:104fe79c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104fe760  PA:104fe7bc", "time": "18054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104fe760  PA:104fe7b4", "time": "18055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104fe760  PA:104fe798", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104fe760  PA:104fe794", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18060, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104fe7e4 x13:104fe7e4", "time": "18060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104fe778  x2:104fe760  PA:104fe774", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18078, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18111, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104088", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18237, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18242, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18245, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18256, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104088", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18261, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18264, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18267, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18282, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18287, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18290, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18301, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104088", "time": "18301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18306, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18309, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18312, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18332, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18335, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18346, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104088", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18351, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18357, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18377, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18391, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104088", "time": "18391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18396, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18399, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18402, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18417, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18425, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18436, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104088", "time": "18436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18441, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18444, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18447, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18462, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18467, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18470, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18481, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104088", "time": "18481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18486, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18489, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18492, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18509, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18514, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18517, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18528, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104088", "time": "18528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18536, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18539, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18562, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18573, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104088", "time": "18573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18584, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18619, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104088", "time": "18619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18627, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18630, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18649, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18654, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18657, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18668, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104088", "time": "18668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18673, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18676, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18679, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18694, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18699, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18702, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18713, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104088", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18718, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18721, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18724, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18739, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18747, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18758, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104088", "time": "18758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18763, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18766, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18769, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18797, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18800, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18811, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104088", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18816, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18819, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18822, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18838, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18843, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18846, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "18849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18857, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104088", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18862, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18865, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18868, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18887, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18890, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18893, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104fe760  PA:104fe764", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fe760  PA:104fe768", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fe760  PA:104fe76c", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18921, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fe760  PA:104fe764", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18944, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18980, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18985, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fe760  PA:104fe770", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fe7e8  x8:104fe7e4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104fe7e4  PA:104fe7e4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19384, "dur": 54, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fe764  x2:104fe760", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fe778 x11:104fe764  PA:104fe774", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe764  PA:104fe770", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19514, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19551, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19554, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe764  PA:104fe770", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104fe778  PA:104fe778", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19728, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fe779 x13:104fe778", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fe779  PA:104fe779", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19756, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fe764  x2:104fe760", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fe740  x2:104fe760", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fe7e4  x2:104fe740  PA:104fe758", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fe778 x12:104fe764  PA:104fe774", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fe764  PA:104fe768", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104fe740  PA:104fe754", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fe740  PA:104fe750", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19802, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fe740  PA:104fe74c", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fe740  PA:104fe75c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fe740  PA:104fe748", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fe764 x12:104fe764", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19825, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104fe779 x15:104fe778  PA:104fe778", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19827, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fe764  PA:104fe76c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19858, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "19858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fe764  PA:104fe76c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19946, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19971, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fe778  x9:104fe764  PA:104fe774", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20014, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104fe779 x20:104fe778  PA:104fe778", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104088", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fe77a x20:104fe779  PA:104fe779", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20090, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "20090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20093, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fe740  PA:104fe75c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fe7e4  x2:104fe740  PA:104fe758", "time": "20109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104fe740  PA:104fe754", "time": "20110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fe740  PA:104fe750", "time": "20111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fe740  PA:104fe74c", "time": "20112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fe740  PA:104fe748", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fe760  x2:104fe740", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20115, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fe7e8 x24:104fe7e8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20160, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20168, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20179, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104088", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20184, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20187, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20190, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20207, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20212, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20215, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20226, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104088", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20231, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20234, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20237, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20255, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104fe760  PA:104fe764", "time": "20258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fe760  PA:104fe768", "time": "20259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fe760  PA:104fe76c", "time": "20260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fe760  PA:104fe764", "time": "20264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20272, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20287, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20292, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20295, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20298, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20301, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20307, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20311, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20315, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20318, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20324, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20329, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fe760  PA:104fe770", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20333, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fe7ec  x8:104fe7e8", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104fe7e8  PA:104fe7e8", "time": "20337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20338, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20341, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "20341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fe764  x2:104fe760", "time": "20344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20345, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fe778 x11:104fe764  PA:104fe774", "time": "20347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe764  PA:104fe770", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20351, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "20385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fe764  PA:104fe770", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20392, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "20392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20426, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "20426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20460, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20492, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20495, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20497, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "20497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "20500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104fe778  PA:104fe778", "time": "20501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fe779 x13:104fe778", "time": "20503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20504, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fe779  PA:104fe779", "time": "20507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20508, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20510, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fe764  x2:104fe760", "time": "20512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20515, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fe740  x2:104fe760", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fe7e8  x2:104fe740  PA:104fe758", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fe778 x12:104fe764  PA:104fe774", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fe764  PA:104fe768", "time": "20520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104fe740  PA:104fe754", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fe740  PA:104fe750", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fe740  PA:104fe74c", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fe740  PA:104fe75c", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fe740  PA:104fe748", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fe764 x12:104fe764", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20529, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104fe779 x15:104fe778  PA:104fe778", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fe764  PA:104fe76c", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20535, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20538, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20541, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20546, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20555, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fe764  PA:104fe76c", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20557, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20563, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20570, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fe778  x9:104fe764  PA:104fe774", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104fe779 x20:104fe778  PA:104fe778", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20574, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20581, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20592, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104088", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fe77a x20:104fe779  PA:104fe779", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fe764  PA:104fe764", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20605, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fe740  PA:104fe75c", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fe7e8  x2:104fe740  PA:104fe758", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104fe740  PA:104fe754", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fe740  PA:104fe750", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fe740  PA:104fe74c", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fe740  PA:104fe748", "time": "20613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fe760  x2:104fe740", "time": "20614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20615, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fe7ec x24:104fe7ec", "time": "20617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20618, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20621, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20624, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20640, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20645, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20659, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104088", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20667, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20670, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20685, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20690, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20693, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20704, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104088", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20709, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20712, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20715, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20730, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20735, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20738, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000021", "time": "20741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000108 x15:00000021", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000084 x15:00000021", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000108", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000084 x13:00001f80", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000088 x15:00000080 x14:00000008", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20749, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104088", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20754, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20757, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20760, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104fe760  PA:104fe7bc", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104fe760  PA:104fe7b8", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104fe760  PA:104fe7b4", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20783, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104fe760  PA:104fe7b0", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20802, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000001  x2:104fe760  PA:104fe7ac", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104fe760  PA:104fe7a8", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104fe760  PA:104fe7a4", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104fe760  PA:104fe7a0", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104fe760  PA:104fe79c", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104fe760  PA:104fe798", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104fe760  PA:104fe794", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104fe7c0  x2:104fe760", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20812, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104fe7c0  PA:104fe7dc", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104fe800  x2:104fe7c0", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_1.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000022", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000002 x10:00000022", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000022", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000002", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000002", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000022", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000002 x19:00000022", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000800 x19:00000002 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104fec00 x10:00000800  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000022", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000022", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000002 x12:00000022", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104febc0  x2:104fec00", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104febc0  PA:104febe4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000002  x2:104febc0  PA:104febe8", "time": "17972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104febc0  PA:104febec", "time": "17973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17975, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104febe4  x2:104febc0", "time": "17975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104febc0  PA:104febdc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104febc0  PA:104febf0", "time": "17994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104febc0  PA:104febf4", "time": "17995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104febc0  PA:104febf8", "time": "17996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17997, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104febc0  PA:104febfc", "time": "17997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104febe4  x2:104febc0  PA:104febcc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18013, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104feb60  x2:104febc0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104feb78  x2:104feb60", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104feb60  PA:104febb8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104feb60  PA:104febb0", "time": "18031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000002  x2:104feb60  PA:104febac", "time": "18032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104feb60  PA:104feba8", "time": "18033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104feb60  PA:104feba4", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104feb60  PA:104feba0", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104feb60  PA:104feb9c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104feb60  PA:104febbc", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104feb60  PA:104febb4", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104feb60  PA:104feb98", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104feb60  PA:104feb94", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18062, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104febe4 x13:104febe4", "time": "18062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104feb78  x2:104feb60  PA:104feb74", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18079, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104090", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18239, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18244, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18247, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18258, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104090", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18263, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18266, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18269, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18285, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18290, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18293, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18304, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104090", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18309, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18312, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18315, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18336, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18339, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18350, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104090", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18355, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18358, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18361, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18376, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18384, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18395, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104090", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18400, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18403, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18406, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18425, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18430, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18444, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104090", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18449, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18452, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18455, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18470, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18475, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18478, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18489, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104090", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18494, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18497, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18500, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18515, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18520, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18523, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18534, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104090", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18539, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18542, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18545, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18561, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18566, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18569, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18580, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104090", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18591, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18606, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18611, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18614, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18625, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104090", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18633, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18636, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18655, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18660, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18674, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104090", "time": "18674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18679, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18682, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18685, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18702, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18707, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18710, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18721, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104090", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18729, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18732, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18747, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18752, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18755, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18766, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104090", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18771, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18774, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18777, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18794, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18799, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18802, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18813, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104090", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18818, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18821, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18824, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18842, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18847, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18850, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18861, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104090", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18866, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18869, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18872, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18889, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18892, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18895, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104feb60  PA:104feb64", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104feb60  PA:104feb68", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104feb60  PA:104feb6c", "time": "18915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18917, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104feb60  PA:104feb64", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18946, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18985, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104feb60  PA:104feb70", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104febe8  x8:104febe4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104febe4  PA:104febe4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19386, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104feb64  x2:104feb60", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104feb78 x11:104feb64  PA:104feb74", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104feb64  PA:104feb70", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19515, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19552, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19555, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104feb64  PA:104feb70", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104feb78  PA:104feb78", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19729, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104feb79 x13:104feb78", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104feb79  PA:104feb79", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19749, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19751, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104feb64  x2:104feb60", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104feb40  x2:104feb60", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104febe4  x2:104feb40  PA:104feb58", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104feb78 x12:104feb64  PA:104feb74", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104feb64  PA:104feb68", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104feb40  PA:104feb54", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104feb40  PA:104feb50", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19804, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104feb40  PA:104feb4c", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104feb40  PA:104feb5c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104feb40  PA:104feb48", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104feb64 x12:104feb64", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19827, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104feb79 x15:104feb78  PA:104feb78", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19829, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104feb64  PA:104feb6c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19856, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19859, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "19859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104feb64  PA:104feb6c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19942, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19965, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104feb78  x9:104feb64  PA:104feb74", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20008, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104feb79 x20:104feb78  PA:104feb78", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104090", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104feb7a x20:104feb79  PA:104feb79", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "20086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20089, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104feb40  PA:104feb5c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104febe4  x2:104feb40  PA:104feb58", "time": "20110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104feb40  PA:104feb54", "time": "20111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104feb40  PA:104feb50", "time": "20112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104feb40  PA:104feb4c", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104feb40  PA:104feb48", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104feb60  x2:104feb40", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20116, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104febe8 x24:104febe8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20164, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20169, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20172, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20183, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104090", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20188, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20191, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20194, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20211, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20216, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20219, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20230, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104090", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20235, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20238, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20241, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20257, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20260, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104feb60  PA:104feb64", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104feb60  PA:104feb68", "time": "20264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104feb60  PA:104feb6c", "time": "20265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20269, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104feb60  PA:104feb64", "time": "20269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20278, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20294, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20302, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20305, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20308, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20314, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20318, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20322, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20325, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20336, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104feb60  PA:104feb70", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104febec  x8:104febe8", "time": "20343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:104febe8  PA:104febe8", "time": "20344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104feb64  x2:104feb60", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104feb78 x11:104feb64  PA:104feb74", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104feb64  PA:104feb70", "time": "20355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20357, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20394, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104feb64  PA:104feb70", "time": "20397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20398, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20432, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20466, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20498, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20501, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20507, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:104feb78  PA:104feb78", "time": "20507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104feb79 x13:104feb78", "time": "20510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20511, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104feb79  PA:104feb79", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20515, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20517, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104feb64  x2:104feb60", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104feb40  x2:104feb60", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104febe8  x2:104feb40  PA:104feb58", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104feb78 x12:104feb64  PA:104feb74", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104feb64  PA:104feb68", "time": "20527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104feb40  PA:104feb54", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104feb40  PA:104feb50", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104feb40  PA:104feb4c", "time": "20530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104feb40  PA:104feb5c", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104feb40  PA:104feb48", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104feb64 x12:104feb64", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20536, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=104feb79 x15:104feb78  PA:104feb78", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20540, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104feb64  PA:104feb6c", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20542, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20545, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20548, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20553, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20562, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104feb64  PA:104feb6c", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20564, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20567, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104feb78  x9:104feb64  PA:104feb74", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=104feb79 x20:104feb78  PA:104feb78", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20588, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20599, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104090", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20606, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104feb7a x20:104feb79  PA:104feb79", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20609, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104feb64  PA:104feb64", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20612, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104feb40  PA:104feb5c", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104febe8  x2:104feb40  PA:104feb58", "time": "20616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104feb40  PA:104feb54", "time": "20617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104feb40  PA:104feb50", "time": "20618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104feb40  PA:104feb4c", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104feb40  PA:104feb48", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104feb60  x2:104feb40", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104febec x24:104febec", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20628, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20631, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20652, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20657, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20660, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20671, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104090", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20676, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20682, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20697, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20702, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20705, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20716, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104090", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20721, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20724, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20727, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20745, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20750, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20753, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000022", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000110 x15:00000022", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000088 x15:00000022", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000110", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000088 x13:00001f80", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000090 x15:00000080 x14:00000010", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20764, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104090", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20769, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20772, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20775, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104feb60  PA:104febbc", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104feb60  PA:104febb8", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104feb60  PA:104febb4", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20795, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104feb60  PA:104febb0", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000002  x2:104feb60  PA:104febac", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104feb60  PA:104feba8", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104feb60  PA:104feba4", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104feb60  PA:104feba0", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104feb60  PA:104feb9c", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104feb60  PA:104feb98", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104feb60  PA:104feb94", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104febc0  x2:104feb60", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20810, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104febc0  PA:104febdc", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104fec00  x2:104febc0", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20815, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_2.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000023", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000003 x10:00000023", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000023", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000003", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000003", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000023", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000003 x19:00000023", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000c00 x19:00000003 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104ff000 x10:00000c00  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000023", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000023", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000003 x12:00000023", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104fefc0  x2:104ff000", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104fefc0  PA:104fefe4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000003  x2:104fefc0  PA:104fefe8", "time": "17968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104fefc0  PA:104fefec", "time": "17969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17971, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104fefe4  x2:104fefc0", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104fefc0  PA:104fefdc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104fefc0  PA:104feff0", "time": "17993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104fefc0  PA:104feff4", "time": "17994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104fefc0  PA:104feff8", "time": "17995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17996, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104fefc0  PA:104feffc", "time": "17996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104fefe4  x2:104fefc0  PA:104fefcc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18012, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104fef60  x2:104fefc0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104fef78  x2:104fef60", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104fef60  PA:104fefb8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104fef60  PA:104fefb0", "time": "18032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000003  x2:104fef60  PA:104fefac", "time": "18033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104fef60  PA:104fefa8", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104fef60  PA:104fefa4", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18036, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104fef60  PA:104fefa0", "time": "18036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104fef60  PA:104fef9c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104fef60  PA:104fefbc", "time": "18055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104fef60  PA:104fefb4", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104fef60  PA:104fef98", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104fef60  PA:104fef94", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18061, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104fefe4 x13:104fefe4", "time": "18061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104fef78  x2:104fef60  PA:104fef74", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18080, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18115, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104098", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18241, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18246, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18249, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18260, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104098", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18265, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18268, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18271, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18291, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18296, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18299, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18310, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104098", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18315, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18318, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18321, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18339, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18344, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18358, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104098", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18369, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18384, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18389, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18392, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18403, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104098", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18408, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18411, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18414, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18434, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18437, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18448, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104098", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18453, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18456, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18459, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18474, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18479, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18482, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18493, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104098", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18498, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18501, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18504, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18519, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18524, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18527, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18538, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104098", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18543, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18546, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18549, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18564, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18569, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18583, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104098", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18588, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18591, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18594, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18609, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18614, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18628, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104098", "time": "18628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18636, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18639, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18659, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18678, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104098", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18683, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18686, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18689, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18706, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18711, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18714, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18725, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104098", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18730, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18733, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18736, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18753, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18758, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18761, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18772, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104098", "time": "18772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18780, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18783, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18798, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18803, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18806, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18817, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104098", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18822, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18825, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18828, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18848, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18853, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18856, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "18862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "18863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18867, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104098", "time": "18867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18872, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18875, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18878, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18893, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18896, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18899, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104fef60  PA:104fef64", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fef60  PA:104fef68", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fef60  PA:104fef6c", "time": "18916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18918, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fef60  PA:104fef64", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18945, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18997, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fef60  PA:104fef70", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fefe8  x8:104fefe4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104fefe4  PA:104fefe4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19385, "dur": 53, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fef64  x2:104fef60", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fef78 x11:104fef64  PA:104fef74", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fef64  PA:104fef70", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19516, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19553, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19556, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fef64  PA:104fef70", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104fef78  PA:104fef78", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19730, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fef79 x13:104fef78", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fef79  PA:104fef79", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19751, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fef64  x2:104fef60", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fef40  x2:104fef60", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fefe4  x2:104fef40  PA:104fef58", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fef78 x12:104fef64  PA:104fef74", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fef64  PA:104fef68", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104fef40  PA:104fef54", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fef40  PA:104fef50", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19805, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fef40  PA:104fef4c", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fef40  PA:104fef5c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fef40  PA:104fef48", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fef64 x12:104fef64", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104fef79 x15:104fef78  PA:104fef78", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19828, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fef64  PA:104fef6c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19850, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19853, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fef64  PA:104fef6c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19943, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19966, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fef78  x9:104fef64  PA:104fef74", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20009, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104fef79 x20:104fef78  PA:104fef78", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104098", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fef7a x20:104fef79  PA:104fef79", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20087, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "20087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20090, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fef40  PA:104fef5c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fefe4  x2:104fef40  PA:104fef58", "time": "20111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104fef40  PA:104fef54", "time": "20112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fef40  PA:104fef50", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fef40  PA:104fef4c", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fef40  PA:104fef48", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fef60  x2:104fef40", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20117, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fefe8 x24:104fefe8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20166, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20171, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20174, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20185, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104098", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20190, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20193, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20196, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20221, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20224, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20235, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104098", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20240, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20243, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20246, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20266, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104fef60  PA:104fef64", "time": "20269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fef60  PA:104fef68", "time": "20270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fef60  PA:104fef6c", "time": "20271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fef60  PA:104fef64", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20283, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20304, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20307, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20310, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20313, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20319, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20330, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20332, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20341, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fef60  PA:104fef70", "time": "20344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fefec  x8:104fefe8", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:104fefe8  PA:104fefe8", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20350, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20353, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fef64  x2:104fef60", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fef78 x11:104fef64  PA:104fef74", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fef64  PA:104fef70", "time": "20360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20362, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20399, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fef64  PA:104fef70", "time": "20402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20403, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20437, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20471, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20506, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20508, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:104fef78  PA:104fef78", "time": "20512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fef79 x13:104fef78", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20515, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fef79  PA:104fef79", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20521, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fef64  x2:104fef60", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20526, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fef40  x2:104fef60", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fefe8  x2:104fef40  PA:104fef58", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fef78 x12:104fef64  PA:104fef74", "time": "20530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fef64  PA:104fef68", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104fef40  PA:104fef54", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fef40  PA:104fef50", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fef40  PA:104fef4c", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fef40  PA:104fef5c", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fef40  PA:104fef48", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fef64 x12:104fef64", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20540, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=104fef79 x15:104fef78  PA:104fef78", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fef64  PA:104fef6c", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20546, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20552, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20557, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20564, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20566, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fef64  PA:104fef6c", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20568, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20571, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20574, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20581, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fef78  x9:104fef64  PA:104fef74", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20583, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=104fef79 x20:104fef78  PA:104fef78", "time": "20583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20585, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20592, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20603, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104098", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20610, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fef7a x20:104fef79  PA:104fef79", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20613, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fef64  PA:104fef64", "time": "20613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20616, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fef40  PA:104fef5c", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fefe8  x2:104fef40  PA:104fef58", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104fef40  PA:104fef54", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fef40  PA:104fef50", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fef40  PA:104fef4c", "time": "20623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fef40  PA:104fef48", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fef60  x2:104fef40", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20626, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fefec x24:104fefec", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20632, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20635, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20658, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20663, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20666, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20677, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104098", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20682, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20685, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20688, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20705, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20710, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20713, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20724, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104098", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20729, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20732, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20735, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20750, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20755, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20758, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000023", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000118 x15:00000023", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000008c x15:00000023", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000118", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000008c x13:00001f80", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000098 x15:00000080 x14:00000018", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20769, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104098", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20774, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20777, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20780, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104fef60  PA:104fefbc", "time": "20799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104fef60  PA:104fefb8", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104fef60  PA:104fefb4", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104fef60  PA:104fefb0", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000003  x2:104fef60  PA:104fefac", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104fef60  PA:104fefa8", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104fef60  PA:104fefa4", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104fef60  PA:104fefa0", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104fef60  PA:104fef9c", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104fef60  PA:104fef98", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104fef60  PA:104fef94", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104fefc0  x2:104fef60", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20811, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104fefc0  PA:104fefdc", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104ff000  x2:104fefc0", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20816, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_3.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000024", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000004 x10:00000024", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000024", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000004", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000004", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000024", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000004 x19:00000024", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001000 x19:00000004 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104ff400 x10:00001000  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000024", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000024", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000004 x12:00000024", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104ff3c0  x2:104ff400", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104ff3c0  PA:104ff3e4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000004  x2:104ff3c0  PA:104ff3e8", "time": "17969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104ff3c0  PA:104ff3ec", "time": "17970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17972, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104ff3e4  x2:104ff3c0", "time": "17972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104ff3c0  PA:104ff3dc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104ff3c0  PA:104ff3f0", "time": "17990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104ff3c0  PA:104ff3f4", "time": "17991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104ff3c0  PA:104ff3f8", "time": "17992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17993, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104ff3c0  PA:104ff3fc", "time": "17993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104ff3e4  x2:104ff3c0  PA:104ff3cc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18015, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104ff360  x2:104ff3c0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104ff378  x2:104ff360", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104ff360  PA:104ff3b8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104ff360  PA:104ff3b0", "time": "18033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000004  x2:104ff360  PA:104ff3ac", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104ff360  PA:104ff3a8", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104ff360  PA:104ff3a4", "time": "18036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18037, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104ff360  PA:104ff3a0", "time": "18037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104ff360  PA:104ff39c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104ff360  PA:104ff3bc", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104ff360  PA:104ff3b4", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104ff360  PA:104ff398", "time": "18060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104ff360  PA:104ff394", "time": "18061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18064, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104ff3e4 x13:104ff3e4", "time": "18064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104ff378  x2:104ff360  PA:104ff374", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18081, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18117, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1040a0", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18243, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18251, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18262, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040a0", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18267, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18270, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18273, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18292, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18300, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18311, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1040a0", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18316, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18319, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18322, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18341, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18349, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18360, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040a0", "time": "18360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18365, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18368, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18371, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18391, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18394, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18405, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a0", "time": "18405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18410, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18413, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18416, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18431, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18436, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18439, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18450, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1040a0", "time": "18450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18455, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18458, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18461, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18476, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18481, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18484, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18495, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1040a0", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18500, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18506, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18522, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18527, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18530, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18541, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1040a0", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18546, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18549, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18552, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18567, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18586, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a0", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18591, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18594, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18597, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18613, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18618, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18621, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18632, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1040a0", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18637, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18640, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18643, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18663, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18668, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18682, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1040a0", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18687, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18690, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18693, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18708, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18713, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18716, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18727, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1040a0", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18732, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18735, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18738, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18757, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18762, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18765, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18776, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040a0", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18781, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18784, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18787, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18810, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18813, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18824, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a0", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18832, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18835, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18861, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "18867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18872, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1040a0", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18877, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18883, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18900, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18906, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104ff360  PA:104ff364", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ff360  PA:104ff368", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ff360  PA:104ff36c", "time": "18917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18919, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ff360  PA:104ff364", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18948, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19001, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19010, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ff360  PA:104ff370", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ff3e8  x8:104ff3e4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104ff3e4  PA:104ff3e4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19388, "dur": 50, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ff364  x2:104ff360", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ff378 x11:104ff364  PA:104ff374", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff364  PA:104ff370", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19517, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19557, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff364  PA:104ff370", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104ff378  PA:104ff378", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19731, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ff379 x13:104ff378", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ff379  PA:104ff379", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19752, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ff364  x2:104ff360", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ff340  x2:104ff360", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ff3e4  x2:104ff340  PA:104ff358", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ff378 x12:104ff364  PA:104ff374", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ff364  PA:104ff368", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104ff340  PA:104ff354", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ff340  PA:104ff350", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19806, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ff340  PA:104ff34c", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ff340  PA:104ff35c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ff340  PA:104ff348", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ff364 x12:104ff364", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104ff379 x15:104ff378  PA:104ff378", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19831, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ff364  PA:104ff36c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19851, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19854, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ff364  PA:104ff36c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19944, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19967, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ff378  x9:104ff364  PA:104ff374", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20010, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104ff379 x20:104ff378  PA:104ff378", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a1040a0", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ff37a x20:104ff379  PA:104ff379", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20088, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "20088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20091, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ff340  PA:104ff35c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ff3e4  x2:104ff340  PA:104ff358", "time": "20112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104ff340  PA:104ff354", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ff340  PA:104ff350", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ff340  PA:104ff34c", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ff340  PA:104ff348", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ff360  x2:104ff340", "time": "20117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20118, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ff3e8 x24:104ff3e8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20173, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20176, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20187, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040a0", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20192, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20195, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20198, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20217, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20222, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20225, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20236, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a0", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20241, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20244, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20247, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20265, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20268, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104ff360  PA:104ff364", "time": "20271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ff360  PA:104ff368", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ff360  PA:104ff36c", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ff360  PA:104ff364", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20285, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20303, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20308, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20311, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20314, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20327, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20334, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20345, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ff360  PA:104ff370", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ff3ec  x8:104ff3e8", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000004  x8:104ff3e8  PA:104ff3e8", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20357, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000004", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ff364  x2:104ff360", "time": "20360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20361, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ff378 x11:104ff364  PA:104ff374", "time": "20363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff364  PA:104ff370", "time": "20364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20366, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000004 x10:00000004 x15:00000001", "time": "20366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000004 x14:0000000a", "time": "20400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20403, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff364  PA:104ff370", "time": "20406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20407, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000004 x10:00000004 x15:00000001", "time": "20407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20441, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000004 x15:00000001", "time": "20441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20475, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20507, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000004", "time": "20507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20510, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20512, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000004", "time": "20512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000034 x14:00000030 x16:00000004", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000034 x13:104ff378  PA:104ff378", "time": "20516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ff379 x13:104ff378", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ff379  PA:104ff379", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20523, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20525, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ff364  x2:104ff360", "time": "20527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20530, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ff340  x2:104ff360", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ff3e8  x2:104ff340  PA:104ff358", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ff378 x12:104ff364  PA:104ff374", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ff364  PA:104ff368", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104ff340  PA:104ff354", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ff340  PA:104ff350", "time": "20537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ff340  PA:104ff34c", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ff340  PA:104ff35c", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ff340  PA:104ff348", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ff364 x12:104ff364", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000034 x15=104ff379 x15:104ff378  PA:104ff378", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000034", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ff364  PA:104ff36c", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20550, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "20553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20556, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20561, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20570, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ff364  PA:104ff36c", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20572, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20578, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ff378  x9:104ff364  PA:104ff374", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000034 x20=104ff379 x20:104ff378  PA:104ff378", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20589, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000034", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000034 x11:00000034", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20596, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20607, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000034 x14:1a104000  PA:1a1040a0", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20612, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20614, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ff37a x20:104ff379  PA:104ff379", "time": "20614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff364  PA:104ff364", "time": "20617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20620, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ff340  PA:104ff35c", "time": "20623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ff3e8  x2:104ff340  PA:104ff358", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104ff340  PA:104ff354", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ff340  PA:104ff350", "time": "20626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ff340  PA:104ff34c", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ff340  PA:104ff348", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ff360  x2:104ff340", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ff3ec x24:104ff3ec", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20636, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20639, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20662, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20670, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20681, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1040a0", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20686, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20689, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20692, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20709, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20714, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20717, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20728, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1040a0", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20733, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20736, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20739, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20759, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20762, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000024", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000120 x15:00000024", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000090 x15:00000024", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000120", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000090 x13:00001f80", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a0 x15:00000080 x14:00000020", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20773, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1040a0", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20778, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20781, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20784, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104ff360  PA:104ff3bc", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104ff360  PA:104ff3b8", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104ff360  PA:104ff3b4", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104ff360  PA:104ff3b0", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000004  x2:104ff360  PA:104ff3ac", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104ff360  PA:104ff3a8", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104ff360  PA:104ff3a4", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104ff360  PA:104ff3a0", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104ff360  PA:104ff39c", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104ff360  PA:104ff398", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104ff360  PA:104ff394", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104ff3c0  x2:104ff360", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20815, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104ff3c0  PA:104ff3dc", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104ff400  x2:104ff3c0", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_4.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000025", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000005 x10:00000025", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000025", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000005", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000005", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000025", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000005 x19:00000025", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001400 x19:00000005 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104ff800 x10:00001400  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000025", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000025", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000005 x12:00000025", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104ff7c0  x2:104ff800", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104ff7c0  PA:104ff7e4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000005  x2:104ff7c0  PA:104ff7e8", "time": "17970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104ff7c0  PA:104ff7ec", "time": "17971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17973, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104ff7e4  x2:104ff7c0", "time": "17973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104ff7c0  PA:104ff7dc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104ff7c0  PA:104ff7f0", "time": "17991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104ff7c0  PA:104ff7f4", "time": "17992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104ff7c0  PA:104ff7f8", "time": "17993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17994, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104ff7c0  PA:104ff7fc", "time": "17994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104ff7e4  x2:104ff7c0  PA:104ff7cc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18010, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104ff760  x2:104ff7c0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104ff778  x2:104ff760", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104ff760  PA:104ff7b8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104ff760  PA:104ff7b0", "time": "18034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000005  x2:104ff760  PA:104ff7ac", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104ff760  PA:104ff7a8", "time": "18036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104ff760  PA:104ff7a4", "time": "18037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18038, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104ff760  PA:104ff7a0", "time": "18038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104ff760  PA:104ff79c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104ff760  PA:104ff7bc", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104ff760  PA:104ff7b4", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104ff760  PA:104ff798", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104ff760  PA:104ff794", "time": "18060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18063, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104ff7e4 x13:104ff7e4", "time": "18063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104ff778  x2:104ff760  PA:104ff774", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18082, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18119, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1040a8", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18245, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18250, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18253, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18264, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040a8", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18269, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18272, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18275, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18295, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18300, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18303, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18314, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1040a8", "time": "18314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18319, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18322, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18325, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18350, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18353, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18364, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040a8", "time": "18364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18369, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18375, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18390, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18395, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18398, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18409, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a8", "time": "18409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18414, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18417, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18420, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18435, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18440, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18443, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18454, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1040a8", "time": "18454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18459, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18462, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18465, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18480, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18485, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18499, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1040a8", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18504, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18507, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18510, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18525, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18530, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18544, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1040a8", "time": "18544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18552, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18555, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18589, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a8", "time": "18589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18594, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18597, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18600, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18623, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18634, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1040a8", "time": "18634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18639, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18642, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18645, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18666, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18674, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18685, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1040a8", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18690, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18696, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18712, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18717, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18720, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18731, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1040a8", "time": "18731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18736, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18739, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18742, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18761, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18766, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18769, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18780, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040a8", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18788, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18791, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18811, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18814, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18825, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a8", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18833, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18836, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18854, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18859, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18862, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "18867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18873, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1040a8", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18881, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18884, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18902, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18905, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18908, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104ff760  PA:104ff764", "time": "18908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ff760  PA:104ff768", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ff760  PA:104ff76c", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18920, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ff760  PA:104ff764", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18949, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18987, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ff760  PA:104ff770", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ff7e8  x8:104ff7e4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104ff7e4  PA:104ff7e4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19389, "dur": 49, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ff764  x2:104ff760", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ff778 x11:104ff764  PA:104ff774", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff764  PA:104ff770", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19518, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19555, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19558, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff764  PA:104ff770", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104ff778  PA:104ff778", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19732, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ff779 x13:104ff778", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ff779  PA:104ff779", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19753, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ff764  x2:104ff760", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ff740  x2:104ff760", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ff7e4  x2:104ff740  PA:104ff758", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ff778 x12:104ff764  PA:104ff774", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ff764  PA:104ff768", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104ff740  PA:104ff754", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ff740  PA:104ff750", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19807, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ff740  PA:104ff74c", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ff740  PA:104ff75c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ff740  PA:104ff748", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ff764 x12:104ff764", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104ff779 x15:104ff778  PA:104ff778", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19832, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ff764  PA:104ff76c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19852, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19855, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "19855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ff764  PA:104ff76c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19945, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19968, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ff778  x9:104ff764  PA:104ff774", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20011, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104ff779 x20:104ff778  PA:104ff778", "time": "20011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a1040a8", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ff77a x20:104ff779  PA:104ff779", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "20089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20092, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ff740  PA:104ff75c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ff7e4  x2:104ff740  PA:104ff758", "time": "20113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104ff740  PA:104ff754", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ff740  PA:104ff750", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ff740  PA:104ff74c", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ff740  PA:104ff748", "time": "20117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ff760  x2:104ff740", "time": "20118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20119, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ff7e8 x24:104ff7e8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20170, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20175, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20178, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20189, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040a8", "time": "20189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20194, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20197, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20200, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20223, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20226, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20237, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040a8", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20242, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20245, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20248, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20267, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20270, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104ff760  PA:104ff764", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ff760  PA:104ff768", "time": "20274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ff760  PA:104ff76c", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20279, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ff760  PA:104ff764", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20288, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20305, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20310, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20313, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20316, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20319, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20325, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20329, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20333, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20336, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20338, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20342, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ff760  PA:104ff770", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20351, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ff7ec  x8:104ff7e8", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000005  x8:104ff7e8  PA:104ff7e8", "time": "20355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20356, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20359, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000005", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ff764  x2:104ff760", "time": "20362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ff778 x11:104ff764  PA:104ff774", "time": "20365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff764  PA:104ff770", "time": "20366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20368, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000005 x10:00000005 x15:00000001", "time": "20368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000005 x14:0000000a", "time": "20402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20405, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ff764  PA:104ff770", "time": "20408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20409, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000005 x10:00000005 x15:00000001", "time": "20409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20443, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000005 x15:00000001", "time": "20443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20477, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20509, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000005", "time": "20509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20512, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20514, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000005", "time": "20514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000035 x14:00000030 x16:00000005", "time": "20517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20518, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000035 x13:104ff778  PA:104ff778", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ff779 x13:104ff778", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20523, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ff779  PA:104ff779", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20527, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20529, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ff764  x2:104ff760", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ff740  x2:104ff760", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ff7e8  x2:104ff740  PA:104ff758", "time": "20537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ff778 x12:104ff764  PA:104ff774", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ff764  PA:104ff768", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104ff740  PA:104ff754", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ff740  PA:104ff750", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ff740  PA:104ff74c", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ff740  PA:104ff75c", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ff740  PA:104ff748", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ff764 x12:104ff764", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000035 x15=104ff779 x15:104ff778  PA:104ff778", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000035", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ff764  PA:104ff76c", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20554, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20560, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20565, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20574, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ff764  PA:104ff76c", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20576, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20582, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ff778  x9:104ff764  PA:104ff774", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20591, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000035 x20=104ff779 x20:104ff778  PA:104ff778", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000035", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000035 x11:00000035", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20600, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20611, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000035 x14:1a104000  PA:1a1040a8", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20616, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20618, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ff77a x20:104ff779  PA:104ff779", "time": "20618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20621, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ff764  PA:104ff764", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20624, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ff740  PA:104ff75c", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ff7e8  x2:104ff740  PA:104ff758", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104ff740  PA:104ff754", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ff740  PA:104ff750", "time": "20630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ff740  PA:104ff74c", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ff740  PA:104ff748", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ff760  x2:104ff740", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20634, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ff7ec x24:104ff7ec", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20637, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20640, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20643, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20668, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20673, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20676, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20687, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1040a8", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20692, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20695, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20698, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20715, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20720, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20723, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20734, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1040a8", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20739, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20742, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20745, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20761, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20766, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20769, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000025", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000128 x15:00000025", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000094 x15:00000025", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000128", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000094 x13:00001f80", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000a8 x15:00000080 x14:00000028", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20780, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1040a8", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20788, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20791, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104ff760  PA:104ff7bc", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104ff760  PA:104ff7b8", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104ff760  PA:104ff7b4", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104ff760  PA:104ff7b0", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000005  x2:104ff760  PA:104ff7ac", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104ff760  PA:104ff7a8", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104ff760  PA:104ff7a4", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104ff760  PA:104ff7a0", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104ff760  PA:104ff79c", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104ff760  PA:104ff798", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104ff760  PA:104ff794", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104ff7c0  x2:104ff760", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104ff7c0  PA:104ff7dc", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104ff800  x2:104ff7c0", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_5.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000026", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000006 x10:00000026", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000026", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000006", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000006", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000026", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000006 x19:00000026", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001800 x19:00000006 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=104ffc00 x10:00001800  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000026", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000026", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000006 x12:00000026", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104ffbc0  x2:104ffc00", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104ffbc0  PA:104ffbe4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000006  x2:104ffbc0  PA:104ffbe8", "time": "17973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104ffbc0  PA:104ffbec", "time": "17974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17976, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104ffbe4  x2:104ffbc0", "time": "17976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104ffbc0  PA:104ffbdc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104ffbc0  PA:104ffbf0", "time": "17996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104ffbc0  PA:104ffbf4", "time": "17997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104ffbc0  PA:104ffbf8", "time": "17998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17999, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104ffbc0  PA:104ffbfc", "time": "17999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104ffbe4  x2:104ffbc0  PA:104ffbcc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18016, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104ffb60  x2:104ffbc0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104ffb78  x2:104ffb60", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104ffb60  PA:104ffbb8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104ffb60  PA:104ffbb0", "time": "18035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000006  x2:104ffb60  PA:104ffbac", "time": "18036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104ffb60  PA:104ffba8", "time": "18037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104ffb60  PA:104ffba4", "time": "18038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18039, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104ffb60  PA:104ffba0", "time": "18039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104ffb60  PA:104ffb9c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104ffb60  PA:104ffbbc", "time": "18052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104ffb60  PA:104ffbb4", "time": "18053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104ffb60  PA:104ffb98", "time": "18054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104ffb60  PA:104ffb94", "time": "18055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18058, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104ffbe4 x13:104ffbe4", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104ffb78  x2:104ffb60  PA:104ffb74", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18083, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18122, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18132, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1040b0", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18249, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18254, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18268, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040b0", "time": "18268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18273, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18279, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18297, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18302, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18305, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18316, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1040b0", "time": "18316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18321, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18324, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18327, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18347, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18355, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18366, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040b0", "time": "18366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18371, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18374, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18377, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18392, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18397, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18400, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18411, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b0", "time": "18411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18416, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18419, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18422, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18437, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18442, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18445, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18456, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1040b0", "time": "18456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18461, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18464, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18467, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18483, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18491, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18502, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1040b0", "time": "18502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18507, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18510, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18513, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18528, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18536, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18547, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1040b0", "time": "18547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18555, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18558, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18574, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18582, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18593, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b0", "time": "18593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18598, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18601, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18604, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18620, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18628, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18639, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1040b0", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18644, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18647, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18650, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18667, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18672, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18675, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18686, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1040b0", "time": "18686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18694, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18697, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18714, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18719, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18722, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18733, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1040b0", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18738, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18741, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18744, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18763, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18768, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18771, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18782, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040b0", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18787, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18790, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18793, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18809, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18814, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18828, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b0", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18833, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18836, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18839, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18858, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18863, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18866, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "18874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18877, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1040b0", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18885, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18888, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18906, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18909, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104ffb60  PA:104ffb64", "time": "18909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18914, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ffb60  PA:104ffb68", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ffb60  PA:104ffb6c", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18922, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ffb60  PA:104ffb64", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18947, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18991, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ffb60  PA:104ffb70", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ffbe8  x8:104ffbe4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104ffbe4  PA:104ffbe4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19390, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ffb64  x2:104ffb60", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ffb78 x11:104ffb64  PA:104ffb74", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ffb64  PA:104ffb70", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19519, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19556, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19559, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ffb64  PA:104ffb70", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104ffb78  PA:104ffb78", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19733, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ffb79 x13:104ffb78", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ffb79  PA:104ffb79", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19754, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ffb64  x2:104ffb60", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ffb40  x2:104ffb60", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ffbe4  x2:104ffb40  PA:104ffb58", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ffb78 x12:104ffb64  PA:104ffb74", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ffb64  PA:104ffb68", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104ffb40  PA:104ffb54", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ffb40  PA:104ffb50", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19808, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ffb40  PA:104ffb4c", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ffb40  PA:104ffb5c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ffb40  PA:104ffb48", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ffb64 x12:104ffb64", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104ffb79 x15:104ffb78  PA:104ffb78", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19833, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ffb64  PA:104ffb6c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19856, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ffb64  PA:104ffb6c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19948, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19969, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ffb78  x9:104ffb64  PA:104ffb74", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20012, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104ffb79 x20:104ffb78  PA:104ffb78", "time": "20012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a1040b0", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ffb7a x20:104ffb79  PA:104ffb79", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20092, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "20092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20095, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ffb40  PA:104ffb5c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ffbe4  x2:104ffb40  PA:104ffb58", "time": "20114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104ffb40  PA:104ffb54", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ffb40  PA:104ffb50", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ffb40  PA:104ffb4c", "time": "20117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ffb40  PA:104ffb48", "time": "20118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ffb60  x2:104ffb40", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20120, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ffbe8 x24:104ffbe8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20177, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20180, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20191, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040b0", "time": "20191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20196, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20199, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20202, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20220, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20225, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20228, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20239, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b0", "time": "20239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20244, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20247, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20250, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20269, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20272, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20275, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104ffb60  PA:104ffb64", "time": "20275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104ffb60  PA:104ffb68", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104ffb60  PA:104ffb6c", "time": "20278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104ffb60  PA:104ffb64", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20290, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20306, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20311, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20314, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20330, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20334, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20337, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104ffb60  PA:104ffb70", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104ffbec  x8:104ffbe8", "time": "20355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000006  x8:104ffbe8  PA:104ffbe8", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20357, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000006", "time": "20360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104ffb64  x2:104ffb60", "time": "20363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20364, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104ffb78 x11:104ffb64  PA:104ffb74", "time": "20366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ffb64  PA:104ffb70", "time": "20367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20369, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000006 x10:00000006 x15:00000001", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000006 x14:0000000a", "time": "20403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20406, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104ffb64  PA:104ffb70", "time": "20409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20410, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000006 x10:00000006 x15:00000001", "time": "20410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20444, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000006 x15:00000001", "time": "20444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20478, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20510, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000006", "time": "20510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20513, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20515, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000006", "time": "20515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000036 x14:00000030 x16:00000006", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000036 x13:104ffb78  PA:104ffb78", "time": "20519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104ffb79 x13:104ffb78", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104ffb79  PA:104ffb79", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20526, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20528, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104ffb64  x2:104ffb60", "time": "20530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104ffb40  x2:104ffb60", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104ffbe8  x2:104ffb40  PA:104ffb58", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104ffb78 x12:104ffb64  PA:104ffb74", "time": "20537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104ffb64  PA:104ffb68", "time": "20538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104ffb40  PA:104ffb54", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104ffb40  PA:104ffb50", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104ffb40  PA:104ffb4c", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104ffb40  PA:104ffb5c", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104ffb40  PA:104ffb48", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104ffb64 x12:104ffb64", "time": "20546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20547, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000036 x15=104ffb79 x15:104ffb78  PA:104ffb78", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000036", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104ffb64  PA:104ffb6c", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20553, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20559, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20564, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20571, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20573, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104ffb64  PA:104ffb6c", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20575, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "20584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20588, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104ffb78  x9:104ffb64  PA:104ffb74", "time": "20588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000036 x20=104ffb79 x20:104ffb78  PA:104ffb78", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20592, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000036", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20596, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000036 x11:00000036", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20610, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000036 x14:1a104000  PA:1a1040b0", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20615, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104ffb7a x20:104ffb79  PA:104ffb79", "time": "20617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104ffb64  PA:104ffb64", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20623, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104ffb40  PA:104ffb5c", "time": "20626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104ffbe8  x2:104ffb40  PA:104ffb58", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104ffb40  PA:104ffb54", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104ffb40  PA:104ffb50", "time": "20629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104ffb40  PA:104ffb4c", "time": "20630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104ffb40  PA:104ffb48", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104ffb60  x2:104ffb40", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104ffbec x24:104ffbec", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20636, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20639, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20642, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20666, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20674, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20685, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1040b0", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20690, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20696, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20713, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20718, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20721, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20732, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1040b0", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20737, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20740, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20743, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20759, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20764, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20767, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000026", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000130 x15:00000026", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000098 x15:00000026", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000130", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:00000098 x13:00001f80", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b0 x15:00000080 x14:00000030", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20778, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1040b0", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20783, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20786, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20789, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104ffb60  PA:104ffbbc", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104ffb60  PA:104ffbb8", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104ffb60  PA:104ffbb4", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104ffb60  PA:104ffbb0", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000006  x2:104ffb60  PA:104ffbac", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104ffb60  PA:104ffba8", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104ffb60  PA:104ffba4", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104ffb60  PA:104ffba0", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20813, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104ffb60  PA:104ffb9c", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104ffb60  PA:104ffb98", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104ffb60  PA:104ffb94", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104ffbc0  x2:104ffb60", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104ffbc0  PA:104ffbdc", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=104ffc00  x2:104ffbc0", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20824, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_6.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12588, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "12588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000027", "time": "12606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12607, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000007 x10:00000027", "time": "12607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 12624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000001 x10:00000027", "time": "12624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 12625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000007", "time": "12625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12626, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "12626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "12644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "12645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 12646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "12646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 12647, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000007", "time": "12647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 12699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "12699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 12700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000027", "time": "12700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 12701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000007 x19:00000027", "time": "12701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12702, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "12702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "12719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 12720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "12720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 12721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "12721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 12722, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "12722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 12742, "dur": 5050, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "12742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "17792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "17810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17811, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "17811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "17829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17830, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "17830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17832, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=104fe400 x18:1b204000  PA:1b204080", "time": "17832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001c00 x19:00000007 x10:00000400", "time": "17856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10500000 x10:00001c00  x5:104fe400", "time": "17857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "17858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17860, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "17860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17896, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "17896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "17904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "17905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "17906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 17907, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "17907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17925, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000027", "time": "17925", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "17942", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 17943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000001 x12:00000027", "time": "17943", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000001 x11:00000001", "time": "17944", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 17945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000007 x12:00000027", "time": "17945", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "17946", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17947, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "17947", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=104fffc0  x2:10500000", "time": "17965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17966, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000001  x2:104fffc0  PA:104fffe4", "time": "17966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "17973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000007  x2:104fffc0  PA:104fffe8", "time": "17974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:104fffc0  PA:104fffec", "time": "17975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "17976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17977, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=104fffe4  x2:104fffc0", "time": "17977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "17987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "17988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17989, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:104fffc0  PA:104fffdc", "time": "17989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:104fffc0  PA:104ffff0", "time": "17995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:104fffc0  PA:104ffff4", "time": "17996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:104fffc0  PA:104ffff8", "time": "17997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17998, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:104fffc0  PA:104ffffc", "time": "17998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18009, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:104fffe4  x2:104fffc0  PA:104fffcc", "time": "18009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18014, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=104fff60  x2:104fffc0", "time": "18028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=104fff78  x2:104fff60", "time": "18029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18030, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:104fff60  PA:104fffb8", "time": "18030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:104fff60  PA:104fffb0", "time": "18036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000007  x2:104fff60  PA:104fffac", "time": "18037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:104fff60  PA:104fffa8", "time": "18038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:104fff60  PA:104fffa4", "time": "18039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18040, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:104fff60  PA:104fffa0", "time": "18040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18051, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:104fff60  PA:104fff9c", "time": "18051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:104fff60  PA:104fffbc", "time": "18053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:104fff60  PA:104fffb4", "time": "18054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:104fff60  PA:104fff98", "time": "18055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:104fff60  PA:104fff94", "time": "18056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18059, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=104fffe4 x13:104fffe4", "time": "18059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18074, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:104fff78  x2:104fff60  PA:104fff74", "time": "18074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18084, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18095, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18124, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18133, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18151, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18194, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1040b8", "time": "18194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18199, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18221, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18251, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18256, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18259, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18270, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040b8", "time": "18270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18275, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18278, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18281, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18304, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18307, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18318, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1040b8", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18323, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18329, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18368, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040b8", "time": "18368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18373, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18376, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18379, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18394, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18399, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18402, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18413, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b8", "time": "18413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18418, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18421, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18424, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18440, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18445, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18448, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18459, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1040b8", "time": "18459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18464, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18467, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18470, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "18485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18486, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "18486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18491, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18494, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18505, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1040b8", "time": "18505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18510, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18513, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18516, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "18533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18534, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "18537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18539, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18542, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18553, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1040b8", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18558, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18561, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18564, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18580, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18588, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18599, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b8", "time": "18599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18607, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18610, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "18610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "18625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18626, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "18626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "18629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18631, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "18633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18634, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18645, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1040b8", "time": "18645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18650, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "18652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18653, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18656, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "18656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "18671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18672, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "18672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "18675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18677, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "18679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18680, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18691, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1040b8", "time": "18691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "18698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18699, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18702, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "18702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18718, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "18721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18723, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18737, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1040b8", "time": "18737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18742, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "18744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18745, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18748, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "18748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18765, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18770, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18773, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18784, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1040b8", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18789, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18795, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18813, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18818, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18832, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b8", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18837, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18840, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18843, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18860, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "18863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18865, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "18867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18868, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "18874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18879, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1040b8", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18884, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18887, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18890, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18906, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18909, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "18909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18912, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:104fff60  PA:104fff64", "time": "18912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fff60  PA:104fff68", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fff60  PA:104fff6c", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fff60  PA:104fff64", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18943, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18961, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18993, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "18993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19008, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19028, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19054, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19092, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19113, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19130, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19151, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19199, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19247, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19308, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19331, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fff60  PA:104fff70", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19352, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fffe8  x8:104fffe4", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19383, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:104fffe4  PA:104fffe4", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19387, "dur": 51, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19438, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fff64  x2:104fff60", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19463, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19492, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fff78 x11:104fff64  PA:104fff74", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19512, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fff64  PA:104fff70", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19520, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19557, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19560, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fff64  PA:104fff70", "time": "19560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19579, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 19613, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 19647, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19679, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19682, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19704, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19726, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:104fff78  PA:104fff78", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19734, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fff79 x13:104fff78", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19748, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fff79  PA:104fff79", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19755, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fff64  x2:104fff60", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fff40  x2:104fff60", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fffe4  x2:104fff40  PA:104fff58", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fff78 x12:104fff64  PA:104fff74", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fff64  PA:104fff68", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:104fff40  PA:104fff54", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fff40  PA:104fff50", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19801, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fff40  PA:104fff4c", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19820, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fff40  PA:104fff5c", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fff40  PA:104fff48", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fff64 x12:104fff64", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 19828, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=104fff79 x15:104fff78  PA:104fff78", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19830, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19848, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fff64  PA:104fff6c", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19854, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19857, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19872, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19893, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 19913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19914, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "19914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19938, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19940, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fff64  PA:104fff6c", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19947, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "19947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19962, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19970, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20006, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fff78  x9:104fff64  PA:104fff74", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20013, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=104fff79 x20:104fff78  PA:104fff78", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20024, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a1040b8", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20083, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fff7a x20:104fff79  PA:104fff79", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20091, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "20091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20094, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20108, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fff40  PA:104fff5c", "time": "20108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fffe4  x2:104fff40  PA:104fff58", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:104fff40  PA:104fff54", "time": "20116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fff40  PA:104fff50", "time": "20117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fff40  PA:104fff4c", "time": "20118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fff40  PA:104fff48", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fff60  x2:104fff40", "time": "20120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20121, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fffe8 x24:104fffe8", "time": "20137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20141, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20144, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20176, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20181, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20184, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20195, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1040b8", "time": "20195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20200, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20203, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20206, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20224, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20229, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20232, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20243, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1040b8", "time": "20243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20251, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20254, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20273, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:104fff60  PA:104fff64", "time": "20279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:104fff60  PA:104fff68", "time": "20280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:104fff60  PA:104fff6c", "time": "20281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:104fff60  PA:104fff64", "time": "20285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20293, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20309, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20314, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20329, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20333, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20337, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20340, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20342, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20351, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:104fff60  PA:104fff70", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20355, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=104fffec  x8:104fffe8", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000007  x8:104fffe8  PA:104fffe8", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000007", "time": "20363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=104fff64  x2:104fff60", "time": "20366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20367, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=104fff78 x11:104fff64  PA:104fff74", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fff64  PA:104fff70", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20372, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000007 x10:00000007 x15:00000001", "time": "20372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000007 x14:0000000a", "time": "20406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20409, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:104fff64  PA:104fff70", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20413, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000007 x10:00000007 x15:00000001", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20447, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000007 x15:00000001", "time": "20447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20481, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20513, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000007", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20516, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20518, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000007", "time": "20518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000037 x14:00000030 x16:00000007", "time": "20521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000037 x13:104fff78  PA:104fff78", "time": "20522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=104fff79 x13:104fff78", "time": "20525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20526, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20529, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:104fff79  PA:104fff79", "time": "20529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20532, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=104fff64  x2:104fff60", "time": "20534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20537, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=104fff40  x2:104fff60", "time": "20539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:104fffe8  x2:104fff40  PA:104fff58", "time": "20540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=104fff78 x12:104fff64  PA:104fff74", "time": "20541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:104fff64  PA:104fff68", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:104fff40  PA:104fff54", "time": "20543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:104fff40  PA:104fff50", "time": "20544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20545, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:104fff40  PA:104fff4c", "time": "20545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:104fff40  PA:104fff5c", "time": "20547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:104fff40  PA:104fff48", "time": "20548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=104fff64 x12:104fff64", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000037 x15=104fff79 x15:104fff78  PA:104fff78", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000037", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:104fff64  PA:104fff6c", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20558, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20561, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20564, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20569, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20576, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:104fff64  PA:104fff6c", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20580, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20583, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "20583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20586, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "20589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20593, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=104fff78  x9:104fff64  PA:104fff74", "time": "20593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20595, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000037 x20=104fff79 x20:104fff78  PA:104fff78", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20597, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000037", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20601, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000037 x11:00000037", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20615, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000037 x14:1a104000  PA:1a1040b8", "time": "20615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20620, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=104fff7a x20:104fff79  PA:104fff79", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:104fff64  PA:104fff64", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20628, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:104fff40  PA:104fff5c", "time": "20631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=104fffe8  x2:104fff40  PA:104fff58", "time": "20632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:104fff40  PA:104fff54", "time": "20633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:104fff40  PA:104fff50", "time": "20634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:104fff40  PA:104fff4c", "time": "20635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:104fff40  PA:104fff48", "time": "20636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=104fff60  x2:104fff40", "time": "20637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20638, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=104fffec x24:104fffec", "time": "20640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20641, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "20643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20644, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20647, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "20647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20672, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20677, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20680, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20691, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1040b8", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20699, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20702, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20724, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20727, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20738, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1040b8", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20743, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20746, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20749, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20767, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20772, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000027", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000138 x15:00000027", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000009c x15:00000027", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000138", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000080 x15:0000009c x13:00001f80", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000000b8 x15:00000080 x14:00000038", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20786, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1040b8", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20791, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20794, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20797, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "20797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:104fff60  PA:104fffbc", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:104fff60  PA:104fffb8", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:104fff60  PA:104fffb4", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:104fff60  PA:104fffb0", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000007  x2:104fff60  PA:104fffac", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:104fff60  PA:104fffa8", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:104fff60  PA:104fffa4", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:104fff60  PA:104fffa0", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20821, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:104fff60  PA:104fff9c", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:104fff60  PA:104fff98", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:104fff60  PA:104fff94", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=104fffc0  x2:104fff60", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:104fffc0  PA:104fffdc", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10500000  x2:104fffc0", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_01_7.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000040", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000000 x10:00000040", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000040", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000000", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14858, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c0000aa", "instr": "beq x10, x0, 8           x10:00000002", "time": "14858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14877, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "_entry", "args":{"pc": "1c0000ae", "instr": "jal x0, 8274            ", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14882, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000000", "time": "14882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002110", "instr": "auipc x8, 0xfeffe000        x8=1b000110", "time": "14894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002114", "instr": "addi x8, x8, -264          x8=1b000008  x8:1b000110", "time": "14895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002118", "instr": "addi x9, x8, 64            x9=1b000048  x8:1b000008", "time": "14896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:60"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14897, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211c", "instr": "add x18, x0, x8          x18=1b000008  x8:1b000008", "time": "14897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:61"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211e", "instr": "lui x19, 0x1b204000      x19=1b204000", "time": "14914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:62"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002122", "instr": "addi x20, x0, 2           x20=00000002", "time": "14915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:63"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002124", "instr": "auipc x21, 0x0             x21=1c002124", "time": "14916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002128", "instr": "addi x21, x21, 54         x21=1c00215a x21:1c002124", "time": "14917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14918, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00212c", "instr": "auipc x23, 0x0             x23=1c00212c", "time": "14918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002130", "instr": "addi x23, x23, 1404       x23=1c0026a8 x23:1c00212c", "time": "14935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 14936, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002134", "instr": "lw x23, 0(x23)          x23=1c2fff50 x23:1c0026a8  PA:1c0026a8", "time": "14936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:66"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002138", "instr": "addi x7, x0, 24            x7=00000018", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:67"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 14952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213a", "instr": "mul x7, x7, x10           x7=00000030  x7:00000018 x10:00000002", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 14953, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213e", "instr": "add x23, x23, x7         x23=1c2fff80 x23:1c2fff50  x7:00000030", "time": "14953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:69"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002140", "instr": "addi x23, x23, 8          x23=1c2fff88 x23:1c2fff80", "time": "14973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:70"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002142", "instr": "lui x25, 0x10201000      x25=10201000", "time": "14974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002146", "instr": "addi x25, x25, -508       x25=10200e04 x25:10201000", "time": "14975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214a", "instr": "addi x24, x0, 1           x24=00000001", "time": "14976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:82"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14977, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214c", "instr": "auipc x26, 0x0             x26=1c00214c", "time": "14977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002150", "instr": "addi x26, x26, 224        x26=1c00222c x26:1c00214c", "time": "14994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "ori", "cat": "ori", "ph": "X", "ts": 14995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002154", "instr": "ori x26, x26, 1          x26=1c00222d x26:1c00222c", "time": "14995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:86"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14996, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002158", "instr": "jal x0, 22              ", "time": "14996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:88"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 15031, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000008  PA:1b000008", "time": "15031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 15033, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "15033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 15052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "15052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 15053, "dur": 3143, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "15053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "18196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18197, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "18197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18200, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000008  x8:1b000008  PA:1b000008", "time": "18200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000008", "time": "18202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002176", "instr": "lw x10, 8(x8)           x10=00000000  x8:1b000008  PA:1b000010", "time": "18203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:120"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002178", "instr": "lw x5, 4(x8)             x5=1c0009d8  x8:1b000008  PA:1b00000c", "time": "18204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:121"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18205, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00217c", "instr": "lw x2, 12(x8)            x2=108fe400  x8:1b000008  PA:1b000014", "time": "18205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:122"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002180", "instr": "lw x6, 16(x8)            x6=00000400  x8:1b000008  PA:1b000018", "time": "18222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:123"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002184", "instr": "lw x7, 20(x8)            x7=00000400  x8:1b000008  PA:1b00001c", "time": "18223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:124"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002188", "instr": "lw x22, 24(x8)          x22=100fc720  x8:1b000008  PA:1b000020", "time": "18224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:125"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18225, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00218c", "instr": "lw x29, 28(x8)          x29=1000013c  x8:1b000008  PA:1b000024", "time": "18225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:126"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002190", "instr": "sw x0, 0(x8)             x8:1b000008  PA:1b000008", "time": "18249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:127"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 18250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002194", "instr": "auipc x30, 0xfeffe000      x30=1b000194", "time": "18250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002198", "instr": "addi x30, x30, -332       x30=1b000048 x30:1b000194", "time": "18251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18252, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00219c", "instr": "sw x29, 0(x30)          x29:1000013c x30:1b000048  PA:1b000048", "time": "18252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:132"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a0", "instr": "add x1, x0, x21           x1=1c00215a x21:1c00215a", "time": "18269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:134"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a2", "instr": "addi x29, x0, 1           x29=00000001", "time": "18270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:137"}},
+{"name": "sll", "cat": "sll", "ph": "X", "ts": 18271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a4", "instr": "sll x28, x29, x28        x28=00000100 x29:00000001 x28:00000008", "time": "18271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:141"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a8", "instr": "addi x28, x28, -1         x28=000000ff x28:00000100", "time": "18272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:142"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18273, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021aa", "instr": "sw x28, 512(x19)        x28:000000ff x19:1b204000  PA:1b204200", "time": "18273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:144"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ae", "instr": "sw x28, 524(x19)        x28:000000ff x19:1b204000  PA:1b20420c", "time": "18295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b2", "instr": "sw x28, 132(x19)        x28:000000ff x19:1b204000  PA:1b204084", "time": "18296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:155"}},
+{"name": "p.beqimm", "cat": "p.beqimm", "ph": "X", "ts": 18297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b6", "instr": "p.beqimm x28, 16              x28:000000ff", "time": "18297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:161"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18298, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ba", "instr": "sw x26, 128(x19)        x26:1c00222d x19:1b204000  PA:1b204080", "time": "18298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:162"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021be", "instr": "sw x7, 128(x19)          x7:00000400 x19:1b204000  PA:1b204080", "time": "18315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:163"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021c2", "instr": "sw x2, 128(x19)          x2:108fe400 x19:1b204000  PA:1b204080", "time": "18316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:164"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021c6", "instr": "addi x8, x8, 32            x8=1b000028  x8:1b000008", "time": "18317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:170"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18318, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021ca", "instr": "bne x8, x9, 6             x8:1b000028  x9:1b000048", "time": "18318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:171"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18321, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_no_reset", "args":{"pc": "1c0021d0", "instr": "jalr x0, x5, 0             x5:1c0009d8", "time": "18321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009d8", "instr": "addi x2, x2, -16           x2=108fe3f0  x2:108fe400", "time": "18341", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18342, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009da", "instr": "addi x14, x0, 255         x14=000000ff", "time": "18342", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009de", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18360", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e2", "instr": "sw x1, 12(x2)            x1:1c00215a  x2:108fe3f0  PA:108fe3fc", "time": "18361", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e4", "instr": "sw x8, 8(x2)             x8:1b000028  x2:108fe3f0  PA:108fe3f8", "time": "18362", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e6", "instr": "sw x9, 4(x2)             x9:1b000048  x2:108fe3f0  PA:108fe3f4", "time": "18363", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009e8", "instr": "sw x14, 132(x15)        x14:000000ff x15:1b204000  PA:1b204084", "time": "18364", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18365, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009ec", "instr": "addi x9, x15, 512          x9=1b204200 x15:1b204000", "time": "18365", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f0", "instr": "sw x14, 0(x9)           x14:000000ff  x9:1b204200  PA:1b204200", "time": "18382", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f2", "instr": "addi x15, x15, 524        x15=1b20420c x15:1b204000", "time": "18383", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f6", "instr": "sw x14, 0(x15)          x14:000000ff x15:1b20420c  PA:1b20420c", "time": "18384", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009f8", "instr": "lui x15, 0x1c001000      x15=1c001000", "time": "18385", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18386, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009fc", "instr": "addi x15, x15, -1604      x15=1c0009bc x15:1c001000", "time": "18386", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a00", "instr": "lui x14, 0x1b204000      x14=1b204000", "time": "18403", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a04", "instr": "sw x15, 128(x14)        x15:1c0009bc x14:1b204000  PA:1b204080", "time": "18404", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a08", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18405", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18406, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a0c", "instr": "sw x10, 128(x15)        x10:00000000 x15:1b204000  PA:1b204080", "time": "18406", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a10", "instr": "csrrs x12, x0, 0xf14       x12=00000040", "time": "18425", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a14", "instr": "srai x8, x12, 0x405        x8=00000002 x12:00000040", "time": "18426", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a18", "instr": "p.bclr x8, x8, 25, 6         x8=00000002  x8:00000002", "time": "18427", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18428, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "core_entry", "args":{"pc": "1c000a1c", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18428", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "core_entry", "args":{"pc": "1c000a20", "instr": "p.bclr x12, x12, 26, 5      x12=00000000 x12:00000040", "time": "18447", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "core_entry", "args":{"pc": "1c000a24", "instr": "add x11, x0, x8          x11=00000002  x8:00000002", "time": "18448", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "core_entry", "args":{"pc": "1c000a26", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18449", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18450, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "core_entry", "args":{"pc": "1c000a2a", "instr": "jal x1, 3558              x1=1c000a2e", "time": "18450", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108fe3b0  x2:108fe3f0", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108fe3b0  PA:108fe3d4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000000  x2:108fe3b0  PA:108fe3d8", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108fe3b0  PA:108fe3dc", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18493, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108fe3d4  x2:108fe3b0", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c000a2e  x2:108fe3b0  PA:108fe3cc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:1b204000  x2:108fe3b0  PA:108fe3e0", "time": "18514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:1b204000  x2:108fe3b0  PA:108fe3e4", "time": "18515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108fe3b0  PA:108fe3e8", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18517, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108fe3b0  PA:108fe3ec", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108fe3d4  x2:108fe3b0  PA:108fe3bc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18535, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108fe350  x2:108fe3b0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108fe368  x2:108fe350", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000002  x2:108fe350  PA:108fe3a8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b000008  x2:108fe350  PA:108fe3a0", "time": "18556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:1b204000  x2:108fe350  PA:108fe39c", "time": "18557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:00000002  x2:108fe350  PA:108fe398", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c00215a  x2:108fe350  PA:108fe394", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:100fc720  x2:108fe350  PA:108fe390", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:1c2fff88  x2:108fe350  PA:108fe38c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108fe350  PA:108fe3ac", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:1b204200  x2:108fe350  PA:108fe3a4", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000001  x2:108fe350  PA:108fe388", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:10200e04  x2:108fe350  PA:108fe384", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108fe3d4 x13:108fe3d4", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108fe368  x2:108fe350  PA:108fe364", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18653, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104100", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18798, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18801, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "18807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18812, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104100", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18823, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18840, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18845, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18859, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104100", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18864, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18867, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18870, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18888, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18893, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18896, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18907, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104100", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18912, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18915, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18918, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18936, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18941, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18944, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "18950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18955, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104100", "time": "18955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18960, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18963, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18966, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18989, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18994, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19008, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104100", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19013, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19016, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19019, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19034, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19039, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19042, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19053, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104100", "time": "19053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19061, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19064, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19079, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19087, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19098, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104100", "time": "19098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19103, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19106, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19109, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19124, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19129, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19132, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19143, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104100", "time": "19143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19148, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19151, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19154, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19188, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19193, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19196, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19207, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104100", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19212, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19215, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19218, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19237, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19242, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19245, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19256, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104100", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19261, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19264, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19267, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19286, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19291, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19294, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19305, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104100", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19310, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19313, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19316, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19334, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19339, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19342, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19353, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104100", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19358, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19361, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19364, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19391, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19394, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19405, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104100", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19410, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19413, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19416, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19438, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19443, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19446, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19452, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19457, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104100", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19462, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19465, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19468, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19488, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19491, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108fe350  PA:108fe354", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fe350  PA:108fe358", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fe350  PA:108fe35c", "time": "19496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fe350  PA:108fe354", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19559, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fe350  PA:108fe360", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fe3d8  x8:108fe3d4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108fe3d4  PA:108fe3d4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19930, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fe354  x2:108fe350", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fe368 x11:108fe354  PA:108fe364", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe354  PA:108fe360", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20028, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20065, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20068, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe354  PA:108fe360", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108fe368  PA:108fe368", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20232, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fe369 x13:108fe368", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fe369  PA:108fe369", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20252, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20254, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fe354  x2:108fe350", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fe330  x2:108fe350", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fe3d4  x2:108fe330  PA:108fe348", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fe368 x12:108fe354  PA:108fe364", "time": "20301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fe354  PA:108fe358", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108fe330  PA:108fe344", "time": "20303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fe330  PA:108fe340", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20305, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fe330  PA:108fe33c", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fe330  PA:108fe34c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fe330  PA:108fe338", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fe354 x12:108fe354", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20327, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108fe369 x15:108fe368  PA:108fe368", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20329, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fe354  PA:108fe35c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20351, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fe354  PA:108fe35c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20435, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20456, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fe368  x9:108fe354  PA:108fe364", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20497, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108fe369 x20:108fe368  PA:108fe368", "time": "20497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104100", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fe36a x20:108fe369  PA:108fe369", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20573, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20576, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fe330  PA:108fe34c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fe3d4  x2:108fe330  PA:108fe348", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108fe330  PA:108fe344", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fe330  PA:108fe340", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fe330  PA:108fe33c", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fe330  PA:108fe338", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fe350  x2:108fe330", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20602, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fe3d8 x24:108fe3d8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 41, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20670, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20675, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "20685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20689, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104100", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20694, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20697, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20700, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20717, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20722, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20725, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "20732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20736, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104100", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20741, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20744, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20747, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20765, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20768, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108fe350  PA:108fe354", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fe350  PA:108fe358", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fe350  PA:108fe35c", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fe350  PA:108fe354", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20785, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20802, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20807, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20810, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20813, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20822, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20826, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20830, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20833, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20835, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20839, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20844, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fe350  PA:108fe360", "time": "20847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20848, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fe3dc  x8:108fe3d8", "time": "20851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:108fe3d8  PA:108fe3d8", "time": "20852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20856, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "20856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fe354  x2:108fe350", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20860, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fe368 x11:108fe354  PA:108fe364", "time": "20862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe354  PA:108fe360", "time": "20863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20865, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "20865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "20899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20902, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe354  PA:108fe360", "time": "20905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20906, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "20906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20940, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "20940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20974, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21009, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:108fe368  PA:108fe368", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fe369 x13:108fe368", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21015, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fe369  PA:108fe369", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21019, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21021, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fe354  x2:108fe350", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fe330  x2:108fe350", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fe3d8  x2:108fe330  PA:108fe348", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fe368 x12:108fe354  PA:108fe364", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fe354  PA:108fe358", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108fe330  PA:108fe344", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fe330  PA:108fe340", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fe330  PA:108fe33c", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fe330  PA:108fe34c", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fe330  PA:108fe338", "time": "21036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fe354 x12:108fe354", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21040, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=108fe369 x15:108fe368  PA:108fe368", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21044, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fe354  PA:108fe35c", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21046, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21049, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21052, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21057, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21064, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21066, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fe354  PA:108fe35c", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21068, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21071, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21074, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fe368  x9:108fe354  PA:108fe364", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21083, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=108fe369 x20:108fe368  PA:108fe368", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21085, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21092, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21103, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104100", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21108, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21110, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fe36a x20:108fe369  PA:108fe369", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21113, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe354  PA:108fe354", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21116, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fe330  PA:108fe34c", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fe3d8  x2:108fe330  PA:108fe348", "time": "21120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108fe330  PA:108fe344", "time": "21121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fe330  PA:108fe340", "time": "21122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fe330  PA:108fe33c", "time": "21123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fe330  PA:108fe338", "time": "21124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fe350  x2:108fe330", "time": "21125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21126, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fe3dc x24:108fe3dc", "time": "21128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21129, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21132, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21135, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21150, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21155, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21158, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21169, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104100", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21174, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21177, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21180, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21201, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21206, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21209, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21220, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104100", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21225, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21228, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21231, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21246, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21251, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21254, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000040", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000200 x15:00000040", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000100 x15:00000040", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000200", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000100 x13:00001f80", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000100 x15:00000100 x14:00000000", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21265, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104100", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21270, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21273, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21276, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108fe350  PA:108fe3ac", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000002  x2:108fe350  PA:108fe3a8", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=1b204200  x2:108fe350  PA:108fe3a4", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b000008  x2:108fe350  PA:108fe3a0", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=1b204000  x2:108fe350  PA:108fe39c", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=00000002  x2:108fe350  PA:108fe398", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c00215a  x2:108fe350  PA:108fe394", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=100fc720  x2:108fe350  PA:108fe390", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=1c2fff88  x2:108fe350  PA:108fe38c", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000001  x2:108fe350  PA:108fe388", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=10200e04  x2:108fe350  PA:108fe384", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108fe3b0  x2:108fe350", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21307, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c000a2e  x2:108fe3b0  PA:108fe3cc", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108fe3f0  x2:108fe3b0", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21312, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c000a2e", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 21315, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "evt_read32", "args":{"pc": "1c000a2e", "instr": "p.elw x15, 28(x9)          x15=00000000  x9:1b204200  PA:1b20421c", "time": "21315", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a32", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "21328", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a36", "instr": "slli x8, x8, 0x2           x8=00000008  x8:00000002", "time": "21329", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a38", "instr": "addi x15, x15, 1668       x15=1c002684 x15:1c002000", "time": "21330", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21331, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3c", "instr": "addi x14, x0, 1           x14=00000001", "time": "21331", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21348, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3e", "instr": "p.sw x14, x0(x15)         x14:00000001 x15:1c002684  PA:1c00268c", "time": "21348", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a42", "instr": "lw x1, 12(x2)            x1=1c00215a  x2:108fe3f0  PA:108fe3fc", "time": "21366", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a44", "instr": "lw x8, 8(x2)             x8=1b000028  x2:108fe3f0  PA:108fe3f8", "time": "21367", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a46", "instr": "lw x9, 4(x2)             x9=1b000048  x2:108fe3f0  PA:108fe3f4", "time": "21368", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a48", "instr": "addi x2, x2, 16            x2=108fe400  x2:108fe3f0", "time": "21369", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a4a", "instr": "jalr x0, x1, 0             x1:1c00215a", "time": "21370", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21372, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_event", "args":{"pc": "1c00215a", "instr": "beq x22, x0, 20          x22:100fc720", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:91"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21374, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00215e", "instr": "lw x5, 0(x23)            x5=00000000 x23:1c2fff88  PA:1c2fff88", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:96"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002162", "instr": "bne x5, x0, 126           x5:00000000", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:97"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21390, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002166", "instr": "sw x22, 0(x23)          x22:100fc720 x23:1c2fff88  PA:1c2fff88", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:100"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21408, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00216a", "instr": "sw x24, 0(x25)          x24:00000001 x25:10200e04  PA:10200e04", "time": "21408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:103"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21412, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21414, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 21418, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "21423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21424, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "21424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21427, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "21427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000041", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000001 x10:00000041", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000041", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000001", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000001", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000041", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000001 x19:00000041", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000400 x19:00000001 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108fe800 x10:00000400  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000041", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000041", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000001 x12:00000041", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108fe7c0  x2:108fe800", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108fe7c0  PA:108fe7e4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000001  x2:108fe7c0  PA:108fe7e8", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108fe7c0  PA:108fe7ec", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18496, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108fe7e4  x2:108fe7c0", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108fe7c0  PA:108fe7dc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108fe7c0  PA:108fe7f0", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108fe7c0  PA:108fe7f4", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108fe7c0  PA:108fe7f8", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18519, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108fe7c0  PA:108fe7fc", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108fe7e4  x2:108fe7c0  PA:108fe7cc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18536, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108fe760  x2:108fe7c0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108fe778  x2:108fe760", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108fe760  PA:108fe7b8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108fe760  PA:108fe7b0", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000001  x2:108fe760  PA:108fe7ac", "time": "18563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108fe760  PA:108fe7a8", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108fe760  PA:108fe7a4", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18566, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108fe760  PA:108fe7a0", "time": "18566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108fe760  PA:108fe79c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108fe760  PA:108fe7bc", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108fe760  PA:108fe7b4", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108fe760  PA:108fe798", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108fe760  PA:108fe794", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18586, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108fe7e4 x13:108fe7e4", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108fe778  x2:108fe760  PA:108fe774", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18639, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104108", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18773, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18778, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18781, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18792, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104108", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18797, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18800, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18803, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18818, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18823, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18837, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104108", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18842, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18845, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18848, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18865, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18870, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18884, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104108", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18889, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18892, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18895, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18914", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18915, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18920, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18923, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18934, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104108", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18939, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18942, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18945, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18961, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18966, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18969, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18980, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104108", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18985, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18988, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18991, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19007, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19012, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19015, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19026, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104108", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19031, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19034, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19037, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19057, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19062, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19076, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104108", "time": "19076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19081, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19084, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19087, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19103, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19108, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19111, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19122, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104108", "time": "19122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19127, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19130, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19133, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19149, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19154, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19157, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19168, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104108", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19173, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19176, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19179, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19201, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19206, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19209, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19220, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104108", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19225, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19228, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19231, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19246, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19251, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19254, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19265, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104108", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19270, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19273, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19276, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19291, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19299, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19310, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104108", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19315, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19318, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19321, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19338, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19343, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19357, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104108", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19362, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19365, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19368, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19393, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19396, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19407, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104108", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19412, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19415, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19418, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19441, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19444, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19447, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108fe760  PA:108fe764", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19473, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fe760  PA:108fe768", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fe760  PA:108fe76c", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19480, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fe760  PA:108fe764", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19538, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19547, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fe760  PA:108fe770", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fe7e8  x8:108fe7e4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108fe7e4  PA:108fe7e4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19930, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fe764  x2:108fe760", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fe778 x11:108fe764  PA:108fe774", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe764  PA:108fe770", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20028, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20065, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20068, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe764  PA:108fe770", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108fe778  PA:108fe778", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20232, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fe779 x13:108fe778", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fe779  PA:108fe779", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20259, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fe764  x2:108fe760", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fe740  x2:108fe760", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fe7e4  x2:108fe740  PA:108fe758", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fe778 x12:108fe764  PA:108fe774", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fe764  PA:108fe768", "time": "20303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108fe740  PA:108fe754", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fe740  PA:108fe750", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20306, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fe740  PA:108fe74c", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fe740  PA:108fe75c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fe740  PA:108fe748", "time": "20323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fe764 x12:108fe764", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20327, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108fe779 x15:108fe778  PA:108fe778", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20329, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fe764  PA:108fe76c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20353, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20356, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "20356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fe764  PA:108fe76c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20439, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20462, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fe778  x9:108fe764  PA:108fe774", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20503, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108fe779 x20:108fe778  PA:108fe778", "time": "20503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104108", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fe77a x20:108fe779  PA:108fe779", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20580, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fe740  PA:108fe75c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fe7e4  x2:108fe740  PA:108fe758", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108fe740  PA:108fe754", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fe740  PA:108fe750", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fe740  PA:108fe74c", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fe740  PA:108fe748", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fe760  x2:108fe740", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20602, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fe7e8 x24:108fe7e8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20644, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20649, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20652, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "20655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20663, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104108", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20668, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20671, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20674, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20689, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20694, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20697, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20708, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104108", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20713, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20716, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20719, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20734, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20737, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108fe760  PA:108fe764", "time": "20740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fe760  PA:108fe768", "time": "20741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fe760  PA:108fe76c", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fe760  PA:108fe764", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20754, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20773, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20778, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20781, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20784, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20787, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20797, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20801, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20804, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20810, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20815, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fe760  PA:108fe770", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20819, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fe7ec  x8:108fe7e8", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:108fe7e8  PA:108fe7e8", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20824, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20827, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fe764  x2:108fe760", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fe778 x11:108fe764  PA:108fe774", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe764  PA:108fe770", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20836, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "20870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20873, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fe764  PA:108fe770", "time": "20876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20877, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20911, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "20911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20945, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20977, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "20977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20980, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20982, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "20982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "20985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:108fe778  PA:108fe778", "time": "20986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fe779 x13:108fe778", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20989, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fe779  PA:108fe779", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20993, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20995, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fe764  x2:108fe760", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21000, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fe740  x2:108fe760", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fe7e8  x2:108fe740  PA:108fe758", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fe778 x12:108fe764  PA:108fe774", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fe764  PA:108fe768", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108fe740  PA:108fe754", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fe740  PA:108fe750", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fe740  PA:108fe74c", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fe740  PA:108fe75c", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fe740  PA:108fe748", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fe764 x12:108fe764", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21014, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=108fe779 x15:108fe778  PA:108fe778", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21018, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fe764  PA:108fe76c", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21020, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21023, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21026, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21031, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21038, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21040, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fe764  PA:108fe76c", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21042, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21045, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21048, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21052, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21055, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fe778  x9:108fe764  PA:108fe774", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21057, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=108fe779 x20:108fe778  PA:108fe778", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21059, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21063, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21066, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21077, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104108", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21082, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fe77a x20:108fe779  PA:108fe779", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21087, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fe764  PA:108fe764", "time": "21087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21090, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fe740  PA:108fe75c", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fe7e8  x2:108fe740  PA:108fe758", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108fe740  PA:108fe754", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fe740  PA:108fe750", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fe740  PA:108fe74c", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fe740  PA:108fe748", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fe760  x2:108fe740", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21100, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fe7ec x24:108fe7ec", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21103, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21106, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21109, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21125, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21130, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21133, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21144, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104108", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21149, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21152, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21155, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21177, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21180, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "21188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21191, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104108", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21196, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21199, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21202, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21223, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21226, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000041", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000208 x15:00000041", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000104 x15:00000041", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000208", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000104 x13:00001f80", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000108 x15:00000100 x14:00000008", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21237, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104108", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21242, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21245, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21248, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108fe760  PA:108fe7bc", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108fe760  PA:108fe7b8", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108fe760  PA:108fe7b4", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21268, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108fe760  PA:108fe7b0", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21287, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000001  x2:108fe760  PA:108fe7ac", "time": "21287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108fe760  PA:108fe7a8", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108fe760  PA:108fe7a4", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108fe760  PA:108fe7a0", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108fe760  PA:108fe79c", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108fe760  PA:108fe798", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108fe760  PA:108fe794", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108fe7c0  x2:108fe760", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21299, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108fe7c0  PA:108fe7dc", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108fe800  x2:108fe7c0", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21303, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_1.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000042", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000002 x10:00000042", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000042", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000002", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000002", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000042", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000002 x19:00000042", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000800 x19:00000002 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108fec00 x10:00000800  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000042", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000042", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000002 x12:00000042", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108febc0  x2:108fec00", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108febc0  PA:108febe4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000002  x2:108febc0  PA:108febe8", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108febc0  PA:108febec", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18497, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108febe4  x2:108febc0", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108febc0  PA:108febdc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108febc0  PA:108febf0", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108febc0  PA:108febf4", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108febc0  PA:108febf8", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18521, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108febc0  PA:108febfc", "time": "18521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108febe4  x2:108febc0  PA:108febcc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18538, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108feb60  x2:108febc0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108feb78  x2:108feb60", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108feb60  PA:108febb8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108feb60  PA:108febb0", "time": "18556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000002  x2:108feb60  PA:108febac", "time": "18557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108feb60  PA:108feba8", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108feb60  PA:108feba4", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108feb60  PA:108feba0", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108feb60  PA:108feb9c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108feb60  PA:108febbc", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108feb60  PA:108febb4", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108feb60  PA:108feb98", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108feb60  PA:108feb94", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18588, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108febe4 x13:108febe4", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108feb78  x2:108feb60  PA:108feb74", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18606, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18641, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104110", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18775, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18780, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18783, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18794, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104110", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18799, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18802, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18805, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18825, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18828, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18839, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104110", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18844, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18847, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18850, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18869, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18874, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18877, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18888, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104110", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18893, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18896, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18899, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18916, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18921, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18924, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18935, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104110", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18940, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18943, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18946, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18964, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18969, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18972, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "18981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18983, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104110", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18988, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18994, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19010, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19015, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19018, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19029, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104110", "time": "19029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19034, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19037, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19040, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19061, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19066, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19069, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19080, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104110", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19085, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19088, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19091, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19106, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19111, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19114, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19125, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104110", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19130, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19133, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19136, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19152, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19157, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19160, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19171, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104110", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19176, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19179, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19182, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19209, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19212, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19223, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104110", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19228, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19231, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19234, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19249, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19254, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19268, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104110", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19273, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19279, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19294, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19299, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19302, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19313, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104110", "time": "19313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19318, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19321, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19324, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19351, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19365, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104110", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19373, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19376, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19396, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19404, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19415, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104110", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19423, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19426, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19446, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19449, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19452, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108feb60  PA:108feb64", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108feb60  PA:108feb68", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108feb60  PA:108feb6c", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19476, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108feb60  PA:108feb64", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19507, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19542, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19547, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108feb60  PA:108feb70", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108febe8  x8:108febe4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108febe4  PA:108febe4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19932, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108feb64  x2:108feb60", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108feb78 x11:108feb64  PA:108feb74", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108feb64  PA:108feb70", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20029, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20066, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20069, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108feb64  PA:108feb70", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108feb78  PA:108feb78", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20233, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108feb79 x13:108feb78", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108feb79  PA:108feb79", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20252, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20254, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108feb64  x2:108feb60", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108feb40  x2:108feb60", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108febe4  x2:108feb40  PA:108feb58", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108feb78 x12:108feb64  PA:108feb74", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108feb64  PA:108feb68", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108feb40  PA:108feb54", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108feb40  PA:108feb50", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20308, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108feb40  PA:108feb4c", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108feb40  PA:108feb5c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108feb40  PA:108feb48", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108feb64 x12:108feb64", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20329, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108feb79 x15:108feb78  PA:108feb78", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20331, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108feb64  PA:108feb6c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20357, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "20357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108feb64  PA:108feb6c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20435, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20456, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108feb78  x9:108feb64  PA:108feb74", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20497, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108feb79 x20:108feb78  PA:108feb78", "time": "20497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104110", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108feb7a x20:108feb79  PA:108feb79", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20573, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20576, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108feb40  PA:108feb5c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108febe4  x2:108feb40  PA:108feb58", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108feb40  PA:108feb54", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108feb40  PA:108feb50", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108feb40  PA:108feb4c", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108feb40  PA:108feb48", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108feb60  x2:108feb40", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20603, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108febe8 x24:108febe8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20646, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20654, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20665, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104110", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20670, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20673, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20676, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20691, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20699, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20710, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104110", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20715, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20718, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20721, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20736, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20739, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108feb60  PA:108feb64", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108feb60  PA:108feb68", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108feb60  PA:108feb6c", "time": "20744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108feb60  PA:108feb64", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20756, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20775, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20780, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20783, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20786, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20789, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20795, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20799, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20803, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20806, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20808, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20812, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108feb60  PA:108feb70", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20821, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108febec  x8:108febe8", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108febe8  PA:108febe8", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20826, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20829, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108feb64  x2:108feb60", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20833, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108feb78 x11:108feb64  PA:108feb74", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108feb64  PA:108feb70", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20838, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20875, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108feb64  PA:108feb70", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20879, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20913, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20947, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20979, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20982, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20984, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108feb78  PA:108feb78", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108feb79 x13:108feb78", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20991, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108feb79  PA:108feb79", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20995, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108feb64  x2:108feb60", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108feb40  x2:108feb60", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108febe8  x2:108feb40  PA:108feb58", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108feb78 x12:108feb64  PA:108feb74", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108feb64  PA:108feb68", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108feb40  PA:108feb54", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108feb40  PA:108feb50", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108feb40  PA:108feb4c", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108feb40  PA:108feb5c", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108feb40  PA:108feb48", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108feb64 x12:108feb64", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21016, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108feb79 x15:108feb78  PA:108feb78", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21020, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108feb64  PA:108feb6c", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21022, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21025, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21028, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21033, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21040, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21042, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108feb64  PA:108feb6c", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21044, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21047, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21050, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21053, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "21053", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21057, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108feb78  x9:108feb64  PA:108feb74", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21059, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108feb79 x20:108feb78  PA:108feb78", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21061, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21065, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21068, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21079, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104110", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108feb7a x20:108feb79  PA:108feb79", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108feb64  PA:108feb64", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21092, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108feb40  PA:108feb5c", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108febe8  x2:108feb40  PA:108feb58", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108feb40  PA:108feb54", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108feb40  PA:108feb50", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108feb40  PA:108feb4c", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108feb40  PA:108feb48", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108feb60  x2:108feb40", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21102, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108febec x24:108febec", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21108, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21111, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21132, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21137, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21140, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21151, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104110", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21156, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21159, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21162, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21178, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21183, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21186, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21197, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104110", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21202, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21205, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21208, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21224, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21229, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21232, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000042", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000210 x15:00000042", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000108 x15:00000042", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000210", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000108 x13:00001f80", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000110 x15:00000100 x14:00000010", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21243, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104110", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21251, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21254, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108feb60  PA:108febbc", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108feb60  PA:108febb8", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108feb60  PA:108febb4", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21274, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108feb60  PA:108febb0", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000002  x2:108feb60  PA:108febac", "time": "21287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108feb60  PA:108feba8", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108feb60  PA:108feba4", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108feb60  PA:108feba0", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108feb60  PA:108feb9c", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108feb60  PA:108feb98", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108feb60  PA:108feb94", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108febc0  x2:108feb60", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21295, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108febc0  PA:108febdc", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108fec00  x2:108febc0", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21300, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_2.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000043", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000003 x10:00000043", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000043", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000003", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000003", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000043", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000003 x19:00000043", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000c00 x19:00000003 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108ff000 x10:00000c00  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000043", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000043", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000003 x12:00000043", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108fefc0  x2:108ff000", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108fefc0  PA:108fefe4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000003  x2:108fefc0  PA:108fefe8", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108fefc0  PA:108fefec", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18493, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108fefe4  x2:108fefc0", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108fefc0  PA:108fefdc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108fefc0  PA:108feff0", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108fefc0  PA:108feff4", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108fefc0  PA:108feff8", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18520, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108fefc0  PA:108feffc", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108fefe4  x2:108fefc0  PA:108fefcc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18537, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108fef60  x2:108fefc0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108fef78  x2:108fef60", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108fef60  PA:108fefb8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108fef60  PA:108fefb0", "time": "18557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000003  x2:108fef60  PA:108fefac", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108fef60  PA:108fefa8", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108fef60  PA:108fefa4", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18561, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108fef60  PA:108fefa0", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108fef60  PA:108fef9c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108fef60  PA:108fefbc", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108fef60  PA:108fefb4", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108fef60  PA:108fef98", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108fef60  PA:108fef94", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108fefe4 x13:108fefe4", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108fef78  x2:108fef60  PA:108fef74", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18607, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18643, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104118", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18777, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18782, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18796, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104118", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18801, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18804, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18807, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18824, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18843, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104118", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18851, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18854, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18872, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18877, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18880, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18891, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104118", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18896, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18899, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18902, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18919, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18924, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18927, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18938, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104118", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18943, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18946, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18949, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18968, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18973, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "18981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "18982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18987, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104118", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18992, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18995, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18998, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19014, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19019, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19022, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19033, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104118", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19038, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19041, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19044, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19063, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19068, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19071, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19082, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104118", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19087, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19090, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19093, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19109, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19114, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19117, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19128, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104118", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19133, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19136, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19139, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19155, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19160, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19163, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19174, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104118", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19179, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19182, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19185, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19206, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19211, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19214, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19225, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104118", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19230, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19233, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19236, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19260, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19271, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104118", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19276, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19282, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19298, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19303, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19306, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19317, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104118", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19322, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19325, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19328, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19360, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19371, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104118", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19376, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19379, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19382, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19402, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19407, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19410, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19421, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104118", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19426, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19429, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19432, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19452, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19455, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19458, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108fef60  PA:108fef64", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19473, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fef60  PA:108fef68", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fef60  PA:108fef6c", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19477, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fef60  PA:108fef64", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19547, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fef60  PA:108fef70", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fefe8  x8:108fefe4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108fefe4  PA:108fefe4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19931, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fef64  x2:108fef60", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fef78 x11:108fef64  PA:108fef74", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fef64  PA:108fef70", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20030, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20067, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20070, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fef64  PA:108fef70", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108fef78  PA:108fef78", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20234, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fef79 x13:108fef78", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fef79  PA:108fef79", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20254, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fef64  x2:108fef60", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fef40  x2:108fef60", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fefe4  x2:108fef40  PA:108fef58", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fef78 x12:108fef64  PA:108fef74", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fef64  PA:108fef68", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108fef40  PA:108fef54", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fef40  PA:108fef50", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20309, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fef40  PA:108fef4c", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fef40  PA:108fef5c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fef40  PA:108fef48", "time": "20324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fef64 x12:108fef64", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20328, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108fef79 x15:108fef78  PA:108fef78", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20330, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fef64  PA:108fef6c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20351, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fef64  PA:108fef6c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20436, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20457, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fef78  x9:108fef64  PA:108fef74", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20498, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108fef79 x20:108fef78  PA:108fef78", "time": "20498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104118", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fef7a x20:108fef79  PA:108fef79", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20574, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20577, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fef40  PA:108fef5c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fefe4  x2:108fef40  PA:108fef58", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108fef40  PA:108fef54", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fef40  PA:108fef50", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fef40  PA:108fef4c", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fef40  PA:108fef48", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fef60  x2:108fef40", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20604, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fefe8 x24:108fefe8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20648, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20653, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20656, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20667, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104118", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20672, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20675, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20678, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20693, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20698, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20701, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20712, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104118", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20717, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20723, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20739, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20742, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108fef60  PA:108fef64", "time": "20745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fef60  PA:108fef68", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fef60  PA:108fef6c", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fef60  PA:108fef64", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20759, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20777, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20782, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20785, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20788, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20791, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20797, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20801, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20808, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20810, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20814, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20819, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fef60  PA:108fef70", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20823, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fefec  x8:108fefe8", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:108fefe8  PA:108fefe8", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20828, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20831, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fef64  x2:108fef60", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20835, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fef78 x11:108fef64  PA:108fef74", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fef64  PA:108fef70", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20840, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20877, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fef64  PA:108fef70", "time": "20880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20881, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20915, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20949, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20981, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20984, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20986, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:108fef78  PA:108fef78", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fef79 x13:108fef78", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20993, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fef79  PA:108fef79", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fef64  x2:108fef60", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21004, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fef40  x2:108fef60", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fefe8  x2:108fef40  PA:108fef58", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fef78 x12:108fef64  PA:108fef74", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fef64  PA:108fef68", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108fef40  PA:108fef54", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fef40  PA:108fef50", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fef40  PA:108fef4c", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fef40  PA:108fef5c", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fef40  PA:108fef48", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fef64 x12:108fef64", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21018, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=108fef79 x15:108fef78  PA:108fef78", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21022, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fef64  PA:108fef6c", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21024, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21030, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21035, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21042, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21044, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fef64  PA:108fef6c", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21046, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21049, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21052, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21059, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fef78  x9:108fef64  PA:108fef74", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21061, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=108fef79 x20:108fef78  PA:108fef78", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21063, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21067, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21070, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21081, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104118", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21088, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fef7a x20:108fef79  PA:108fef79", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21091, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fef64  PA:108fef64", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21094, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fef40  PA:108fef5c", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fefe8  x2:108fef40  PA:108fef58", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108fef40  PA:108fef54", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fef40  PA:108fef50", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fef40  PA:108fef4c", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fef40  PA:108fef48", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fef60  x2:108fef40", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fefec x24:108fefec", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21107, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21110, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21133, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21138, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21141, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21152, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104118", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21157, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21160, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21163, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21179, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21184, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21187, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21198, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104118", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21203, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21206, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21209, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21225, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21230, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21233, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000043", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000218 x15:00000043", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000010c x15:00000043", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000218", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000010c x13:00001f80", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000118 x15:00000100 x14:00000018", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21244, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104118", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21249, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21255, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108fef60  PA:108fefbc", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108fef60  PA:108fefb8", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108fef60  PA:108fefb4", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21275, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108fef60  PA:108fefb0", "time": "21275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21287, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000003  x2:108fef60  PA:108fefac", "time": "21287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108fef60  PA:108fefa8", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108fef60  PA:108fefa4", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108fef60  PA:108fefa0", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108fef60  PA:108fef9c", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108fef60  PA:108fef98", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108fef60  PA:108fef94", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108fefc0  x2:108fef60", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21296, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108fefc0  PA:108fefdc", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108ff000  x2:108fefc0", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21301, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_3.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000044", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000004 x10:00000044", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000044", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000004", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000004", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000044", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000004 x19:00000044", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001000 x19:00000004 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108ff400 x10:00001000  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000044", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000044", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000004 x12:00000044", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108ff3c0  x2:108ff400", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108ff3c0  PA:108ff3e4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000004  x2:108ff3c0  PA:108ff3e8", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108ff3c0  PA:108ff3ec", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18494, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108ff3e4  x2:108ff3c0", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108ff3c0  PA:108ff3dc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108ff3c0  PA:108ff3f0", "time": "18514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108ff3c0  PA:108ff3f4", "time": "18515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108ff3c0  PA:108ff3f8", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18517, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108ff3c0  PA:108ff3fc", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108ff3e4  x2:108ff3c0  PA:108ff3cc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18540, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108ff360  x2:108ff3c0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108ff378  x2:108ff360", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108ff360  PA:108ff3b8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108ff360  PA:108ff3b0", "time": "18558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000004  x2:108ff360  PA:108ff3ac", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108ff360  PA:108ff3a8", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108ff360  PA:108ff3a4", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18562, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108ff360  PA:108ff3a0", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108ff360  PA:108ff39c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108ff360  PA:108ff3bc", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108ff360  PA:108ff3b4", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108ff360  PA:108ff398", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108ff360  PA:108ff394", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18590, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108ff3e4 x13:108ff3e4", "time": "18590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108ff378  x2:108ff360  PA:108ff374", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18608, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18645, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104120", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18779, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18784, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18787, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18798, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104120", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18803, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18809, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18826, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18834, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18845, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104120", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18850, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18856, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18876, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18881, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18884, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18895, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104120", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18900, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18906, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18921, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18926, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18929, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18940, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104120", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18945, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18948, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18951, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18971, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18976, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18979, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "18982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18990, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104120", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18995, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18998, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19001, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19018, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19023, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19037, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104120", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19042, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19045, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19048, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19064, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19069, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19072, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19083, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104120", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19088, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19091, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19094, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19113, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19118, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19121, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19132, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104120", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19137, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19140, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19143, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19165, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19169, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19170, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19173, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19175, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19184, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104120", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19189, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19192, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19195, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19221, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19224, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19235, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104120", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19240, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19243, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19246, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19264, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19269, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19272, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19283, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104120", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19288, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19291, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19294, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19309, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19314, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19328, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104120", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19333, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19339, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19361, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19366, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19369, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19380, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104120", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19385, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19388, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19412, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19417, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19420, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19431, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104120", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19436, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19439, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19442, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19462, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19465, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19468, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108ff360  PA:108ff364", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19473, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ff360  PA:108ff368", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ff360  PA:108ff36c", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19478, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ff360  PA:108ff364", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19509, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 43, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19567, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ff360  PA:108ff370", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ff3e8  x8:108ff3e4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108ff3e4  PA:108ff3e4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19934, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ff364  x2:108ff360", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ff378 x11:108ff364  PA:108ff374", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff364  PA:108ff370", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20031, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20068, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20071, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff364  PA:108ff370", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108ff378  PA:108ff378", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20235, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ff379 x13:108ff378", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ff379  PA:108ff379", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20255, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ff364  x2:108ff360", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ff340  x2:108ff360", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ff3e4  x2:108ff340  PA:108ff358", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ff378 x12:108ff364  PA:108ff374", "time": "20306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ff364  PA:108ff368", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108ff340  PA:108ff354", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ff340  PA:108ff350", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20310, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ff340  PA:108ff34c", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ff340  PA:108ff35c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ff340  PA:108ff348", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ff364 x12:108ff364", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20331, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108ff379 x15:108ff378  PA:108ff378", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20333, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ff364  PA:108ff36c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20352, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ff364  PA:108ff36c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20437, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20458, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ff378  x9:108ff364  PA:108ff374", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20499, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108ff379 x20:108ff378  PA:108ff378", "time": "20499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104120", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ff37a x20:108ff379  PA:108ff379", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20578, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ff340  PA:108ff35c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ff3e4  x2:108ff340  PA:108ff358", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108ff340  PA:108ff354", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ff340  PA:108ff350", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ff340  PA:108ff34c", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ff340  PA:108ff348", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ff360  x2:108ff340", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20605, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ff3e8 x24:108ff3e8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20650, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20655, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20658, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20669, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104120", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20674, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20677, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20680, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20695, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20700, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20703, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "20708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20714, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104120", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20719, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20722, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20725, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20743, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20746, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108ff360  PA:108ff364", "time": "20749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ff360  PA:108ff368", "time": "20750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ff360  PA:108ff36c", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ff360  PA:108ff364", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20763, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20781, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20786, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20789, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20795, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20801, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20809, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20812, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20814, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20818, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20823, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ff360  PA:108ff370", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20827, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ff3ec  x8:108ff3e8", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000004  x8:108ff3e8  PA:108ff3e8", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20832, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20835, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000004", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ff364  x2:108ff360", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20839, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ff378 x11:108ff364  PA:108ff374", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff364  PA:108ff370", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20844, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000004 x10:00000004 x15:00000001", "time": "20844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000004 x14:0000000a", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20881, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff364  PA:108ff370", "time": "20884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20885, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000004 x10:00000004 x15:00000001", "time": "20885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20919, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000004 x15:00000001", "time": "20919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20953, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20985, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000004", "time": "20985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20988, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20990, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000004", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000034 x14:00000030 x16:00000004", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20994, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000034 x13:108ff378  PA:108ff378", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ff379 x13:108ff378", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20998, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ff379  PA:108ff379", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21004, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ff364  x2:108ff360", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21009, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ff340  x2:108ff360", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ff3e8  x2:108ff340  PA:108ff358", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ff378 x12:108ff364  PA:108ff374", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ff364  PA:108ff368", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108ff340  PA:108ff354", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ff340  PA:108ff350", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ff340  PA:108ff34c", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ff340  PA:108ff35c", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ff340  PA:108ff348", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ff364 x12:108ff364", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21023, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000034 x15=108ff379 x15:108ff378  PA:108ff378", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000034", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ff364  PA:108ff36c", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21029, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21032, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21035, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21040, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21047, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21049, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ff364  PA:108ff36c", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21054, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21057, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21064, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ff378  x9:108ff364  PA:108ff374", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21066, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000034 x20=108ff379 x20:108ff378  PA:108ff378", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21068, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000034", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21072, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000034 x11:00000034", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21075, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "21082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21086, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000034 x14:1a104000  PA:1a104120", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21091, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21093, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ff37a x20:108ff379  PA:108ff379", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21096, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff364  PA:108ff364", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21099, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ff340  PA:108ff35c", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ff3e8  x2:108ff340  PA:108ff358", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108ff340  PA:108ff354", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ff340  PA:108ff350", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ff340  PA:108ff34c", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ff340  PA:108ff348", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ff360  x2:108ff340", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21109, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ff3ec x24:108ff3ec", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21112, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21115, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21118, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21144, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21149, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21152, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21163, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104120", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21171, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21174, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21195, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21200, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21203, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21214, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104120", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21219, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21222, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21225, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21240, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21245, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000044", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000220 x15:00000044", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000110 x15:00000044", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000220", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000110 x13:00001f80", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000120 x15:00000100 x14:00000020", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21259, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104120", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21264, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21267, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21270, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108ff360  PA:108ff3bc", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108ff360  PA:108ff3b8", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108ff360  PA:108ff3b4", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108ff360  PA:108ff3b0", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000004  x2:108ff360  PA:108ff3ac", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108ff360  PA:108ff3a8", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108ff360  PA:108ff3a4", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108ff360  PA:108ff3a0", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21298, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108ff360  PA:108ff39c", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108ff360  PA:108ff398", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108ff360  PA:108ff394", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108ff3c0  x2:108ff360", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21305, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108ff3c0  PA:108ff3dc", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108ff400  x2:108ff3c0", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21310, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_4.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000045", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000005 x10:00000045", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000045", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000005", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000005", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000045", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000005 x19:00000045", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001400 x19:00000005 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108ff800 x10:00001400  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000045", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000045", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000005 x12:00000045", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108ff7c0  x2:108ff800", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108ff7c0  PA:108ff7e4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000005  x2:108ff7c0  PA:108ff7e8", "time": "18492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108ff7c0  PA:108ff7ec", "time": "18493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18495, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108ff7e4  x2:108ff7c0", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108ff7c0  PA:108ff7dc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108ff7c0  PA:108ff7f0", "time": "18515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108ff7c0  PA:108ff7f4", "time": "18516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108ff7c0  PA:108ff7f8", "time": "18517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18518, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108ff7c0  PA:108ff7fc", "time": "18518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108ff7e4  x2:108ff7c0  PA:108ff7cc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18535, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108ff760  x2:108ff7c0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108ff778  x2:108ff760", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108ff760  PA:108ff7b8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108ff760  PA:108ff7b0", "time": "18559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000005  x2:108ff760  PA:108ff7ac", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108ff760  PA:108ff7a8", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108ff760  PA:108ff7a4", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18563, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108ff760  PA:108ff7a0", "time": "18563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108ff760  PA:108ff79c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108ff760  PA:108ff7bc", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108ff760  PA:108ff7b4", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108ff760  PA:108ff798", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108ff760  PA:108ff794", "time": "18586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18589, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108ff7e4 x13:108ff7e4", "time": "18589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108ff778  x2:108ff760  PA:108ff774", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18609, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18647, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104128", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18783, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18788, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18791, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18802, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104128", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18807, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18810, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18813, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18828, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18833, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18836, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18847, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104128", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18852, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18855, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18858, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18879, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18884, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18887, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18898, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104128", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18903, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18906, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18909, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18925, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18930, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18933, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18944, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104128", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18949, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18952, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18955, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18973, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18978, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18981, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "18989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18992, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104128", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18997, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19000, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19003, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19021, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19029, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19040, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104128", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19045, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19048, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19051, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19067, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19072, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19075, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19086, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104128", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19091, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19094, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19097, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19115, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19120, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19123, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19134, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104128", "time": "19134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19138, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19139, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19142, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19145, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19167, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19172, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19175, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19177, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19178, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19182, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19183, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19183", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19185, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19186, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104128", "time": "19186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19191, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19194, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19197, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19217, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19222, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19225, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19236, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104128", "time": "19236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19244, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19247, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19268, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19273, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19276, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19280, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19287, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104128", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19292, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19295, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19298, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19316, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19321, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19324, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19335, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104128", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19340, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19346, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19371, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19374, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19385, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104128", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19390, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19393, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19396, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19416, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19421, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19424, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19435, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104128", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19440, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19443, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19446, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19466, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19469, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108ff760  PA:108ff764", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19473, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ff760  PA:108ff768", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ff760  PA:108ff76c", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19479, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ff760  PA:108ff764", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19510, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19549, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ff760  PA:108ff770", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ff7e8  x8:108ff7e4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108ff7e4  PA:108ff7e4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19935, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ff764  x2:108ff760", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ff778 x11:108ff764  PA:108ff774", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff764  PA:108ff770", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20032, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20069, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20072, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff764  PA:108ff770", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108ff778  PA:108ff778", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20236, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ff779 x13:108ff778", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ff779  PA:108ff779", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20256, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ff764  x2:108ff760", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ff740  x2:108ff760", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ff7e4  x2:108ff740  PA:108ff758", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ff778 x12:108ff764  PA:108ff774", "time": "20307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ff764  PA:108ff768", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108ff740  PA:108ff754", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ff740  PA:108ff750", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20311, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ff740  PA:108ff74c", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ff740  PA:108ff75c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ff740  PA:108ff748", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ff764 x12:108ff764", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20332, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108ff779 x15:108ff778  PA:108ff778", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20334, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ff764  PA:108ff76c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20350, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20353, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "20353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ff764  PA:108ff76c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20438, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20459, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ff778  x9:108ff764  PA:108ff774", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20500, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108ff779 x20:108ff778  PA:108ff778", "time": "20500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104128", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ff77a x20:108ff779  PA:108ff779", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20576, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "20576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20579, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ff740  PA:108ff75c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ff7e4  x2:108ff740  PA:108ff758", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108ff740  PA:108ff754", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ff740  PA:108ff750", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ff740  PA:108ff74c", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ff740  PA:108ff748", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ff760  x2:108ff740", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20606, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ff7e8 x24:108ff7e8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20654, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20659, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20662, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20673, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104128", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20681, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20684, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20699, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20704, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20707, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "20713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20718, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104128", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20723, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20726, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20729, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20748, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20751, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108ff760  PA:108ff764", "time": "20754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ff760  PA:108ff768", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ff760  PA:108ff76c", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ff760  PA:108ff764", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20768, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20785, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20790, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20796, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20799, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20809, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20813, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20816, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20818, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20822, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20827, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ff760  PA:108ff770", "time": "20830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20831, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ff7ec  x8:108ff7e8", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000005  x8:108ff7e8  PA:108ff7e8", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20836, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20839, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000005", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ff764  x2:108ff760", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20843, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ff778 x11:108ff764  PA:108ff774", "time": "20845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff764  PA:108ff770", "time": "20846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20848, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000005 x10:00000005 x15:00000001", "time": "20848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000005 x14:0000000a", "time": "20882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20885, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ff764  PA:108ff770", "time": "20888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20889, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000005 x10:00000005 x15:00000001", "time": "20889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20923, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000005 x15:00000001", "time": "20923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20957, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20989, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000005", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20992, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20994, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000005", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000035 x14:00000030 x16:00000005", "time": "20997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000035 x13:108ff778  PA:108ff778", "time": "20998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ff779 x13:108ff778", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21001, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21003, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ff779  PA:108ff779", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21005, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ff764  x2:108ff760", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21012, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ff740  x2:108ff760", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ff7e8  x2:108ff740  PA:108ff758", "time": "21015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ff778 x12:108ff764  PA:108ff774", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ff764  PA:108ff768", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108ff740  PA:108ff754", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ff740  PA:108ff750", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ff740  PA:108ff74c", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ff740  PA:108ff75c", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ff740  PA:108ff748", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ff764 x12:108ff764", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000035 x15=108ff779 x15:108ff778  PA:108ff778", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000035", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21030, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ff764  PA:108ff76c", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21032, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21035, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "21035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21038, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21043, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21047, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21050, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21052, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ff764  PA:108ff76c", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21054, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21057, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21060, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "21063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21067, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ff778  x9:108ff764  PA:108ff774", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21069, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000035 x20=108ff779 x20:108ff778  PA:108ff778", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21071, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000035", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21075, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000035 x11:00000035", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21078, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "21081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "21087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21089, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000035 x14:1a104000  PA:1a104128", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21094, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21096, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ff77a x20:108ff779  PA:108ff779", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21099, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ff764  PA:108ff764", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21102, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ff740  PA:108ff75c", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ff7e8  x2:108ff740  PA:108ff758", "time": "21106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108ff740  PA:108ff754", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ff740  PA:108ff750", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ff740  PA:108ff74c", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ff740  PA:108ff748", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ff760  x2:108ff740", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21112, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ff7ec x24:108ff7ec", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21115, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21118, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21121, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21145, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21150, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21153, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21156, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21164, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104128", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21169, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21172, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21175, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21197, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21202, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21205, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21216, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104128", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21221, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21224, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21227, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21242, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21247, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21250, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000045", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000228 x15:00000045", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000114 x15:00000045", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000228", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000114 x13:00001f80", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000128 x15:00000100 x14:00000028", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21261, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104128", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21266, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21269, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21272, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108ff760  PA:108ff7bc", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108ff760  PA:108ff7b8", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108ff760  PA:108ff7b4", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108ff760  PA:108ff7b0", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21295, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000005  x2:108ff760  PA:108ff7ac", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108ff760  PA:108ff7a8", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108ff760  PA:108ff7a4", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108ff760  PA:108ff7a0", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21300, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108ff760  PA:108ff79c", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108ff760  PA:108ff798", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108ff760  PA:108ff794", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108ff7c0  x2:108ff760", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21306, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21308, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108ff7c0  PA:108ff7dc", "time": "21308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108ff800  x2:108ff7c0", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21313, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_5.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000046", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000006 x10:00000046", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000046", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000006", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000006", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000046", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000006 x19:00000046", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001800 x19:00000006 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=108ffc00 x10:00001800  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000046", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000046", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000006 x12:00000046", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108ffbc0  x2:108ffc00", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108ffbc0  PA:108ffbe4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000006  x2:108ffbc0  PA:108ffbe8", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108ffbc0  PA:108ffbec", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18498, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108ffbe4  x2:108ffbc0", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108ffbc0  PA:108ffbdc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108ffbc0  PA:108ffbf0", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108ffbc0  PA:108ffbf4", "time": "18521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108ffbc0  PA:108ffbf8", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18523, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108ffbc0  PA:108ffbfc", "time": "18523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108ffbe4  x2:108ffbc0  PA:108ffbcc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18541, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108ffb60  x2:108ffbc0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108ffb78  x2:108ffb60", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108ffb60  PA:108ffbb8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108ffb60  PA:108ffbb0", "time": "18560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000006  x2:108ffb60  PA:108ffbac", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108ffb60  PA:108ffba8", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108ffb60  PA:108ffba4", "time": "18563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18564, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108ffb60  PA:108ffba0", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108ffb60  PA:108ffb9c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108ffb60  PA:108ffbbc", "time": "18578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108ffb60  PA:108ffbb4", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108ffb60  PA:108ffb98", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108ffb60  PA:108ffb94", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108ffbe4 x13:108ffbe4", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108ffb78  x2:108ffb60  PA:108ffb74", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18610, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18651, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18665, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104130", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18785, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18790, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18793, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18804, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104130", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18809, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18812, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18815, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18830, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18835, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18838, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18849, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104130", "time": "18849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18854, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18857, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18860, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18885, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18888, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18899, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104130", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18904, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18907, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18910, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18927, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18935, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18946, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104130", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18951, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18954, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18957, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18975, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18980, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18983, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "18988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "18989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18994, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104130", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19002, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19005, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19022, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19030, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19041, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104130", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19046, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19049, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19052, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19069, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19074, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19077, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19088, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104130", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19093, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19096, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19099, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19116, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19121, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19124, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19135, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104130", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19139, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19139", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19140, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19143, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19146, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19176, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19176", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19177, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19180, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19181, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19181", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19182, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19182", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19185, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19187, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19196, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104130", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19201, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19204, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19207, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19227, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19232, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19235, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19246, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104130", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19251, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19254, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19257, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19274, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19277, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19279, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19282, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19293, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104130", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19298, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19301, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19304, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19322, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19327, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19330, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19341, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104130", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19352, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19373, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19392, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104130", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19397, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19400, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19403, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19422, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19427, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19430, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19441, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104130", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19446, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19449, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19452, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19473, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19476, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108ffb60  PA:108ffb64", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ffb60  PA:108ffb68", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ffb60  PA:108ffb6c", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19483, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ffb60  PA:108ffb64", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19508, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19555, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ffb60  PA:108ffb70", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ffbe8  x8:108ffbe4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108ffbe4  PA:108ffbe4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19936, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ffb64  x2:108ffb60", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ffb78 x11:108ffb64  PA:108ffb74", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ffb64  PA:108ffb70", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20033, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20070, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20073, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ffb64  PA:108ffb70", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108ffb78  PA:108ffb78", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20237, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ffb79 x13:108ffb78", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ffb79  PA:108ffb79", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20257, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ffb64  x2:108ffb60", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ffb40  x2:108ffb60", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ffbe4  x2:108ffb40  PA:108ffb58", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ffb78 x12:108ffb64  PA:108ffb74", "time": "20308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ffb64  PA:108ffb68", "time": "20309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108ffb40  PA:108ffb54", "time": "20310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ffb40  PA:108ffb50", "time": "20311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20312, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ffb40  PA:108ffb4c", "time": "20312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ffb40  PA:108ffb5c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ffb40  PA:108ffb48", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ffb64 x12:108ffb64", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20333, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108ffb79 x15:108ffb78  PA:108ffb78", "time": "20333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20335, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ffb64  PA:108ffb6c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20351, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20354, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "20354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ffb64  PA:108ffb6c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20441, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20460, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ffb78  x9:108ffb64  PA:108ffb74", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20501, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108ffb79 x20:108ffb78  PA:108ffb78", "time": "20501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104130", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ffb7a x20:108ffb79  PA:108ffb79", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "20579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20582, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ffb40  PA:108ffb5c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ffbe4  x2:108ffb40  PA:108ffb58", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108ffb40  PA:108ffb54", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ffb40  PA:108ffb50", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ffb40  PA:108ffb4c", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ffb40  PA:108ffb48", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ffb60  x2:108ffb40", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20607, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ffbe8 x24:108ffbe8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20660, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20665, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20668, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "20673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20679, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104130", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20684, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20687, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20690, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20707, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20712, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20715, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "20720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20726, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104130", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20731, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20734, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20737, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20752, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20755, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108ffb60  PA:108ffb64", "time": "20758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108ffb60  PA:108ffb68", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108ffb60  PA:108ffb6c", "time": "20760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108ffb60  PA:108ffb64", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20772, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20795, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20798, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20801, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20807, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20811, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20815, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20818, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20824, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108ffb60  PA:108ffb70", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20833, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108ffbec  x8:108ffbe8", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000006  x8:108ffbe8  PA:108ffbe8", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20838, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20841, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000006", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108ffb64  x2:108ffb60", "time": "20844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20845, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108ffb78 x11:108ffb64  PA:108ffb74", "time": "20847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ffb64  PA:108ffb70", "time": "20848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20850, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000006 x10:00000006 x15:00000001", "time": "20850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000006 x14:0000000a", "time": "20884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20887, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108ffb64  PA:108ffb70", "time": "20890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20891, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000006 x10:00000006 x15:00000001", "time": "20891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20925, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000006 x15:00000001", "time": "20925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20959, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20991, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000006", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20994, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20996, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000006", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000036 x14:00000030 x16:00000006", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000036 x13:108ffb78  PA:108ffb78", "time": "21000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108ffb79 x13:108ffb78", "time": "21002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21003, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108ffb79  PA:108ffb79", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21007, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21009, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108ffb64  x2:108ffb60", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21014, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108ffb40  x2:108ffb60", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108ffbe8  x2:108ffb40  PA:108ffb58", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108ffb78 x12:108ffb64  PA:108ffb74", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108ffb64  PA:108ffb68", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108ffb40  PA:108ffb54", "time": "21020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108ffb40  PA:108ffb50", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108ffb40  PA:108ffb4c", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108ffb40  PA:108ffb5c", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108ffb40  PA:108ffb48", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108ffb64 x12:108ffb64", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21028, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000036 x15=108ffb79 x15:108ffb78  PA:108ffb78", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000036", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21032, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108ffb64  PA:108ffb6c", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21034, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21037, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21040, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21045, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21052, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21054, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108ffb64  PA:108ffb6c", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21056, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21059, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "21059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21062, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21069, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108ffb78  x9:108ffb64  PA:108ffb74", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21071, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000036 x20=108ffb79 x20:108ffb78  PA:108ffb78", "time": "21071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21073, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000036", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21077, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000036 x11:00000036", "time": "21079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21080, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "21085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "21087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21091, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000036 x14:1a104000  PA:1a104130", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21096, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21098, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108ffb7a x20:108ffb79  PA:108ffb79", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21101, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108ffb64  PA:108ffb64", "time": "21101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21104, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108ffb40  PA:108ffb5c", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108ffbe8  x2:108ffb40  PA:108ffb58", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108ffb40  PA:108ffb54", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108ffb40  PA:108ffb50", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108ffb40  PA:108ffb4c", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108ffb40  PA:108ffb48", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108ffb60  x2:108ffb40", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21114, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108ffbec x24:108ffbec", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21117, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21120, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21123, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21147, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21152, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21154, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21155, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21157, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21157", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21166, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104130", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21170, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21170", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21171, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21173, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21174, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21177, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21177", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21199, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21204, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21207, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21218, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104130", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21223, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21226, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21229, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21244, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21249, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21252, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000046", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000230 x15:00000046", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000118 x15:00000046", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000230", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:00000118 x13:00001f80", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000130 x15:00000100 x14:00000030", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21263, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104130", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21268, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21271, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21274, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108ffb60  PA:108ffbbc", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108ffb60  PA:108ffbb8", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108ffb60  PA:108ffbb4", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108ffb60  PA:108ffbb0", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000006  x2:108ffb60  PA:108ffbac", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108ffb60  PA:108ffba8", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108ffb60  PA:108ffba4", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108ffb60  PA:108ffba0", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21301, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108ffb60  PA:108ffb9c", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108ffb60  PA:108ffb98", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108ffb60  PA:108ffb94", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108ffbc0  x2:108ffb60", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21307, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108ffbc0  PA:108ffbdc", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=108ffc00  x2:108ffbc0", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21312, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_6.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14818, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "14818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000047", "time": "14836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14837, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000007 x10:00000047", "time": "14837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 14854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000002 x10:00000047", "time": "14854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 14855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000007", "time": "14855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14856, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "14856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "14874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "14875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 14876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "14876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 14877, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000007", "time": "14877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 14929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "14929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 14930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000047", "time": "14930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 14931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000007 x19:00000047", "time": "14931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14932, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "14932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "14949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 14950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "14950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 14951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "14951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 14952, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "14952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 14971, "dur": 3335, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "14971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18306, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18323, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18324, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18349, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=108fe400 x18:1b204000  PA:1b204080", "time": "18349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001c00 x19:00000007 x10:00000400", "time": "18373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10900000 x10:00001c00  x5:108fe400", "time": "18374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18377, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18412, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18423, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18444, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000047", "time": "18444", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18461", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000002 x12:00000047", "time": "18462", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000002 x11:00000002", "time": "18463", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000007 x12:00000047", "time": "18464", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18465", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18466, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18466", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=108fffc0  x2:10900000", "time": "18487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18488, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000002  x2:108fffc0  PA:108fffe4", "time": "18488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "18495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000007  x2:108fffc0  PA:108fffe8", "time": "18496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:108fffc0  PA:108fffec", "time": "18497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "18498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18499, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=108fffe4  x2:108fffc0", "time": "18499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "18511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "18512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18513, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:108fffc0  PA:108fffdc", "time": "18513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:108fffc0  PA:108ffff0", "time": "18519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:108fffc0  PA:108ffff4", "time": "18520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:108fffc0  PA:108ffff8", "time": "18521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18522, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:108fffc0  PA:108ffffc", "time": "18522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18534, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:108fffe4  x2:108fffc0  PA:108fffcc", "time": "18534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18539, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "18539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=108fff60  x2:108fffc0", "time": "18553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=108fff78  x2:108fff60", "time": "18554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18555, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:108fff60  PA:108fffb8", "time": "18555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:108fff60  PA:108fffb0", "time": "18561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000007  x2:108fff60  PA:108fffac", "time": "18562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:108fff60  PA:108fffa8", "time": "18563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:108fff60  PA:108fffa4", "time": "18564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18565, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:108fff60  PA:108fffa0", "time": "18565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:108fff60  PA:108fff9c", "time": "18577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:108fff60  PA:108fffbc", "time": "18579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:108fff60  PA:108fffb4", "time": "18580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:108fff60  PA:108fff98", "time": "18581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:108fff60  PA:108fff94", "time": "18582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "18583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "18584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18585, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=108fffe4 x13:108fffe4", "time": "18585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18601, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:108fff78  x2:108fff60  PA:108fff74", "time": "18601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "18608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "18609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "18610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18611, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "18611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18623, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "18623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "18656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18657, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "18657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "18664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18666, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "18683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18684, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18705, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18729, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104138", "time": "18729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18734, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "18753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18757, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "18757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "18786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18787, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "18787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "18790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18792, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18795, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18806, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104138", "time": "18806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18811, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18814, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18817, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "18817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "18831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18832, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "18832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "18835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18837, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "18839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18840, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18851, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104138", "time": "18851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18856, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "18858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18859, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18862, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "18862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18882, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "18885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18887, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "18889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18890, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18901, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104138", "time": "18901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18906, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "18908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18909, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18912, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "18912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "18928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18929, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18934, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "18936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18937, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18948, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104138", "time": "18948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "18952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18953, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "18953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "18955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18956, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "18956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 18959, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "18959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "18978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18979, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "18979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18982, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "18982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "18983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18984, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "18984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "18986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18987, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "18987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "18989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "18990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "18991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "18992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 18993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "18993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "18994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 18995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "18995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "18996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "18997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 18998, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104138", "time": "18998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19003, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19006, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19009, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19028, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19033, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19036, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19043, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19046, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19047, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104138", "time": "19047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19051, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19052, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19055, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19058, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19074, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19079, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19082, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19093, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104138", "time": "19093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19098, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19101, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19104, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19119, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19122, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19124, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19127, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19136, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19137, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19137", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19138, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104138", "time": "19138", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19143, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19146, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19149, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19189, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19190, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19193, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19204, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104138", "time": "19204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19209, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19212, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19215, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19234, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19235, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19240, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19243, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19254, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104138", "time": "19254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19259, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19262, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19265, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19282, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19287, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19290, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19301, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104138", "time": "19301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19306, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19309, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19312, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19333, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19338, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19341, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19352, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104138", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19363, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19382, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19387, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19390, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19401, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104138", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19409, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19412, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19432, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19437, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19440, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19451, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104138", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19456, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19459, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19462, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19482, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19485, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:108fff60  PA:108fff64", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fff60  PA:108fff68", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fff60  PA:108fff6c", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19492, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fff60  PA:108fff64", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19504, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19558, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19596, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19618, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 19661, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19699, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19719, "dur": 40, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19759, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19802, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19866, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19887, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fff60  PA:108fff70", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19906, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fffe8  x8:108fffe4", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 19929, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:108fffe4  PA:108fffe4", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 19933, "dur": 36, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "19933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 19969, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fff64  x2:108fff60", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19989, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20009, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fff78 x11:108fff64  PA:108fff74", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20026, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fff64  PA:108fff70", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20034, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "20034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20069, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20071, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20074, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fff64  PA:108fff70", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20085, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20119, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20153, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20184, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20185, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "20185", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20188, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20207, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "20207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "20229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20230, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:108fff78  PA:108fff78", "time": "20230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20238, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fff79 x13:108fff78", "time": "20238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20248, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20251, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fff79  PA:108fff79", "time": "20251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20258, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20277, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fff64  x2:108fff60", "time": "20277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20297, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fff40  x2:108fff60", "time": "20299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fffe4  x2:108fff40  PA:108fff58", "time": "20300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fff78 x12:108fff64  PA:108fff74", "time": "20301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fff64  PA:108fff68", "time": "20302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:108fff40  PA:108fff54", "time": "20303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fff40  PA:108fff50", "time": "20304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20305, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fff40  PA:108fff4c", "time": "20305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20322, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fff40  PA:108fff5c", "time": "20322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20326, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fff40  PA:108fff48", "time": "20326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20327, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20327", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20328, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fff64 x12:108fff64", "time": "20329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20330, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=108fff79 x15:108fff78  PA:108fff78", "time": "20330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20332, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "20332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20346, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fff64  PA:108fff6c", "time": "20346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20355, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "20355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20370, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20391, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20431, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20433, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fff64  PA:108fff6c", "time": "20433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20440, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20453, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "20453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20461, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20475, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "20492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "20493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "20494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20495, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fff78  x9:108fff64  PA:108fff74", "time": "20495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20502, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=108fff79 x20:108fff78  PA:108fff78", "time": "20502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20513, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "20513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20532, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "20549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "20551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "20555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "20557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "20558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20563, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104138", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20568, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "20568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20570, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fff7a x20:108fff79  PA:108fff79", "time": "20570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "20577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "20578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20581, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "20581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20595, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fff40  PA:108fff5c", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fffe4  x2:108fff40  PA:108fff58", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:108fff40  PA:108fff54", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fff40  PA:108fff50", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fff40  PA:108fff4c", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fff40  PA:108fff48", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fff60  x2:108fff40", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20608, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "20608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fffe8 x24:108fffe8", "time": "20621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "20622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "20624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20625, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20628, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "20628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "20663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20664, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "20664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "20667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20669, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "20671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20672, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "20675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "20677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "20678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "20679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "20680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "20681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20683, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104138", "time": "20683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20688, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "20690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20691, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20694, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "20694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "20710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20711, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "20711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "20714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20716, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20719, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "20724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "20725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "20726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "20727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "20728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20730, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104138", "time": "20730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20735, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "20737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20738, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20741, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "20741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "20755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20756, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20759, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:108fff60  PA:108fff64", "time": "20762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:108fff60  PA:108fff68", "time": "20763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:108fff60  PA:108fff6c", "time": "20764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:108fff60  PA:108fff64", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20776, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "20776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20797, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20800, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20803, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20812, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20823, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20825, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20829, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20834, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:108fff60  PA:108fff70", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20838, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=108fffec  x8:108fffe8", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000007  x8:108fffe8  PA:108fffe8", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20843, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20846, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000007", "time": "20846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=108fff64  x2:108fff60", "time": "20849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20850, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=108fff78 x11:108fff64  PA:108fff74", "time": "20852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fff64  PA:108fff70", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20855, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000007 x10:00000007 x15:00000001", "time": "20855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000007 x14:0000000a", "time": "20889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20892, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:108fff64  PA:108fff70", "time": "20895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20896, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000007 x10:00000007 x15:00000001", "time": "20896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20930, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000007 x15:00000001", "time": "20930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20964, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20996, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000007", "time": "20996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21001, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000007", "time": "21001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000037 x14:00000030 x16:00000007", "time": "21004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000037 x13:108fff78  PA:108fff78", "time": "21005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=108fff79 x13:108fff78", "time": "21007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21008, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:108fff79  PA:108fff79", "time": "21011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21012, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21014, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=108fff64  x2:108fff60", "time": "21016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21019, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=108fff40  x2:108fff60", "time": "21021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:108fffe8  x2:108fff40  PA:108fff58", "time": "21022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=108fff78 x12:108fff64  PA:108fff74", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:108fff64  PA:108fff68", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:108fff40  PA:108fff54", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:108fff40  PA:108fff50", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:108fff40  PA:108fff4c", "time": "21027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:108fff40  PA:108fff5c", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21029, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:108fff40  PA:108fff48", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=108fff64 x12:108fff64", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21034, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000037 x15=108fff79 x15:108fff78  PA:108fff78", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000037", "time": "21036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21038, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:108fff64  PA:108fff6c", "time": "21038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21040, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21043, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "21043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21046, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21049, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21060, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:108fff64  PA:108fff6c", "time": "21060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21062, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21065, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "21065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21069, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "21072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21074, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21076, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=108fff78  x9:108fff64  PA:108fff74", "time": "21076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21078, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000037 x20=108fff79 x20:108fff78  PA:108fff78", "time": "21078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21080, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000037", "time": "21080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21084, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000037 x11:00000037", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21087, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21090, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "21090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21098, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000037 x14:1a104000  PA:1a104138", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21103, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=108fff7a x20:108fff79  PA:108fff79", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21108, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:108fff64  PA:108fff64", "time": "21108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21111, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:108fff40  PA:108fff5c", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=108fffe8  x2:108fff40  PA:108fff58", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:108fff40  PA:108fff54", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:108fff40  PA:108fff50", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:108fff40  PA:108fff4c", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:108fff40  PA:108fff48", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21120, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=108fff60  x2:108fff40", "time": "21120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21121, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=108fffec x24:108fffec", "time": "21123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21124, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21127, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21130, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21148, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21153, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21155, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21155", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21156, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21156", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21158, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21158", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21159, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "21159", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21160, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21160", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21161, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "21161", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21162, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "21162", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21163, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "21163", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21165, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21166, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21166", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21167, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104138", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21172, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21174, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21174", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21175, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21175", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21178, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21178", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21205, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21210, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21213, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21224, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104138", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21229, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21232, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21235, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21250, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21255, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21258, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000047", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000238 x15:00000047", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000011c x15:00000047", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000238", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000100 x15:0000011c x13:00001f80", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000138 x15:00000100 x14:00000038", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21269, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104138", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21274, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21277, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21280, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:108fff60  PA:108fffbc", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:108fff60  PA:108fffb8", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:108fff60  PA:108fffb4", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:108fff60  PA:108fffb0", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000007  x2:108fff60  PA:108fffac", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:108fff60  PA:108fffa8", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:108fff60  PA:108fffa4", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:108fff60  PA:108fffa0", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21307, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:108fff60  PA:108fff9c", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:108fff60  PA:108fff98", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:108fff60  PA:108fff94", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=108fffc0  x2:108fff60", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21312, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:108fffc0  PA:108fffdc", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10900000  x2:108fffc0", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21317, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_02_7.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000060", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000000 x10:00000060", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000060", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000000", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17039, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c0000aa", "instr": "beq x10, x0, 8           x10:00000003", "time": "17039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17058, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "_entry", "args":{"pc": "1c0000ae", "instr": "jal x0, 8274            ", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:44"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17061, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17062, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17063, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000000", "time": "17063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17075, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002110", "instr": "auipc x8, 0xfeffe000        x8=1b000110", "time": "17075", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002114", "instr": "addi x8, x8, -264          x8=1b000008  x8:1b000110", "time": "17076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:59"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002118", "instr": "addi x9, x8, 64            x9=1b000048  x8:1b000008", "time": "17077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:60"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17078, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211c", "instr": "add x18, x0, x8          x18=1b000008  x8:1b000008", "time": "17078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:61"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00211e", "instr": "lui x19, 0x1b204000      x19=1b204000", "time": "17095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:62"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002122", "instr": "addi x20, x0, 2           x20=00000002", "time": "17096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:63"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002124", "instr": "auipc x21, 0x0             x21=1c002124", "time": "17097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002128", "instr": "addi x21, x21, 54         x21=1c00215a x21:1c002124", "time": "17098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:64"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17099, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00212c", "instr": "auipc x23, 0x0             x23=1c00212c", "time": "17099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002130", "instr": "addi x23, x23, 1404       x23=1c0026a8 x23:1c00212c", "time": "17116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:65"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17117, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002134", "instr": "lw x23, 0(x23)          x23=1c2fff50 x23:1c0026a8  PA:1c0026a8", "time": "17117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:66"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002138", "instr": "addi x7, x0, 24            x7=00000018", "time": "17131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:67"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213a", "instr": "mul x7, x7, x10           x7=00000048  x7:00000018 x10:00000003", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:68"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 17133, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00213e", "instr": "add x23, x23, x7         x23=1c2fff98 x23:1c2fff50  x7:00000048", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:69"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002140", "instr": "addi x23, x23, 8          x23=1c2fffa0 x23:1c2fff98", "time": "17150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:70"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002142", "instr": "lui x25, 0x10201000      x25=10201000", "time": "17151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002146", "instr": "addi x25, x25, -508       x25=10200e04 x25:10201000", "time": "17152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:81"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17153, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214a", "instr": "addi x24, x0, 1           x24=00000001", "time": "17153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:82"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17154, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c00214c", "instr": "auipc x26, 0x0             x26=1c00214c", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17171, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002150", "instr": "addi x26, x26, 224        x26=1c00222c x26:1c00214c", "time": "17171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:85"}},
+{"name": "ori", "cat": "ori", "ph": "X", "ts": 17172, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002154", "instr": "ori x26, x26, 1          x26=1c00222d x26:1c00222c", "time": "17172", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:86"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17173, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_pe_start", "args":{"pc": "1c002158", "instr": "jal x0, 22              ", "time": "17173", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:88"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 17208, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000008  PA:1b000008", "time": "17208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17210, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "17210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "17229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17230, "dur": 1457, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "17230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "18687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "18688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000008  x8:1b000008  PA:1b000008", "time": "18691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 18693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000008", "time": "18693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002176", "instr": "lw x10, 8(x8)           x10=00000000  x8:1b000008  PA:1b000010", "time": "18694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:120"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002178", "instr": "lw x5, 4(x8)             x5=1c0009d8  x8:1b000008  PA:1b00000c", "time": "18695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:121"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18696, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00217c", "instr": "lw x2, 12(x8)            x2=10cfe400  x8:1b000008  PA:1b000014", "time": "18696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:122"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002180", "instr": "lw x6, 16(x8)            x6=00000400  x8:1b000008  PA:1b000018", "time": "18717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:123"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002184", "instr": "lw x7, 20(x8)            x7=00000400  x8:1b000008  PA:1b00001c", "time": "18718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:124"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002188", "instr": "lw x22, 24(x8)          x22=100fc720  x8:1b000008  PA:1b000020", "time": "18719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:125"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 18720, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00218c", "instr": "lw x29, 28(x8)          x29=1000013c  x8:1b000008  PA:1b000024", "time": "18720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:126"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002190", "instr": "sw x0, 0(x8)             x8:1b000008  PA:1b000008", "time": "18738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:127"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 18739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002194", "instr": "auipc x30, 0xfeffe000      x30=1b000194", "time": "18739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002198", "instr": "addi x30, x30, -332       x30=1b000048 x30:1b000194", "time": "18740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:131"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18741, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00219c", "instr": "sw x29, 0(x30)          x29:1000013c x30:1b000048  PA:1b000048", "time": "18741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:132"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a0", "instr": "add x1, x0, x21           x1=1c00215a x21:1c00215a", "time": "18761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:134"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a2", "instr": "addi x29, x0, 1           x29=00000001", "time": "18762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:137"}},
+{"name": "sll", "cat": "sll", "ph": "X", "ts": 18763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a4", "instr": "sll x28, x29, x28        x28=00000100 x29:00000001 x28:00000008", "time": "18763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:141"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021a8", "instr": "addi x28, x28, -1         x28=000000ff x28:00000100", "time": "18764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:142"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18765, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021aa", "instr": "sw x28, 512(x19)        x28:000000ff x19:1b204000  PA:1b204200", "time": "18765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:144"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ae", "instr": "sw x28, 524(x19)        x28:000000ff x19:1b204000  PA:1b20420c", "time": "18791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:145"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b2", "instr": "sw x28, 132(x19)        x28:000000ff x19:1b204000  PA:1b204084", "time": "18792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:155"}},
+{"name": "p.beqimm", "cat": "p.beqimm", "ph": "X", "ts": 18793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021b6", "instr": "p.beqimm x28, 16              x28:000000ff", "time": "18793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:161"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18794, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021ba", "instr": "sw x26, 128(x19)        x26:1c00222d x19:1b204000  PA:1b204080", "time": "18794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:162"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021be", "instr": "sw x7, 128(x19)          x7:00000400 x19:1b204000  PA:1b204080", "time": "18813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:163"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c0021c2", "instr": "sw x2, 128(x19)          x2:10cfe400 x19:1b204000  PA:1b204080", "time": "18814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:164"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021c6", "instr": "addi x8, x8, 32            x8=1b000028  x8:1b000008", "time": "18815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:170"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18816, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop_no_slave", "args":{"pc": "1c0021ca", "instr": "bne x8, x9, 6             x8:1b000028  x9:1b000048", "time": "18816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:171"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18819, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_no_reset", "args":{"pc": "1c0021d0", "instr": "jalr x0, x5, 0             x5:1c0009d8", "time": "18819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:176"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009d8", "instr": "addi x2, x2, -16           x2=10cfe3f0  x2:10cfe400", "time": "18837", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18838, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009da", "instr": "addi x14, x0, 255         x14=000000ff", "time": "18838", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009de", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18858", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e2", "instr": "sw x1, 12(x2)            x1:1c00215a  x2:10cfe3f0  PA:10cfe3fc", "time": "18859", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e4", "instr": "sw x8, 8(x2)             x8:1b000028  x2:10cfe3f0  PA:10cfe3f8", "time": "18860", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c0009e6", "instr": "sw x9, 4(x2)             x9:1b000048  x2:10cfe3f0  PA:10cfe3f4", "time": "18861", "Origin": "/scratch/digirols/pulp_api_example/main.c:52"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_team_config", "args":{"pc": "1c0009e8", "instr": "sw x14, 132(x15)        x14:000000ff x15:1b204000  PA:1b204084", "time": "18862", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:419"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18863, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009ec", "instr": "addi x9, x15, 512          x9=1b204200 x15:1b204000", "time": "18863", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f0", "instr": "sw x14, 0(x9)           x14:000000ff  x9:1b204200  PA:1b204200", "time": "18886", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:319"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f2", "instr": "addi x15, x15, 524        x15=1b20420c x15:1b204000", "time": "18887", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_bar_setup_mask", "args":{"pc": "1c0009f6", "instr": "sw x14, 0(x15)          x14:000000ff x15:1b20420c  PA:1b20420c", "time": "18888", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:320"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009f8", "instr": "lui x15, 0x1c001000      x15=1c001000", "time": "18889", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18890, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c0009fc", "instr": "addi x15, x15, -1604      x15=1c0009bc x15:1c001000", "time": "18890", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a00", "instr": "lui x14, 0x1b204000      x14=1b204000", "time": "18912", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18913, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a04", "instr": "sw x15, 128(x14)        x15:1c0009bc x14:1b204000  PA:1b204080", "time": "18913", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18914, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a08", "instr": "lui x15, 0x1b204000      x15=1b204000", "time": "18914", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 18915, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "eu_dispatch_push", "args":{"pc": "1c000a0c", "instr": "sw x10, 128(x15)        x10:00000000 x15:1b204000  PA:1b204080", "time": "18915", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:414"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a10", "instr": "csrrs x12, x0, 0xf14       x12=00000060", "time": "18935", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a14", "instr": "srai x8, x12, 0x405        x8=00000003 x12:00000060", "time": "18936", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_cluster_id", "args":{"pc": "1c000a18", "instr": "p.bclr x8, x8, 25, 6         x8=00000003  x8:00000003", "time": "18937", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18938, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "core_entry", "args":{"pc": "1c000a1c", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18938", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "core_entry", "args":{"pc": "1c000a20", "instr": "p.bclr x12, x12, 26, 5      x12=00000000 x12:00000060", "time": "18955", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "core_entry", "args":{"pc": "1c000a24", "instr": "add x11, x0, x8          x11=00000003  x8:00000003", "time": "18956", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "core_entry", "args":{"pc": "1c000a26", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18957", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18958, "dur": 47, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "core_entry", "args":{"pc": "1c000a2a", "instr": "jal x1, 3558              x1=1c000a2e", "time": "18958", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cfe3b0  x2:10cfe3f0", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cfe3b0  PA:10cfe3d4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000000  x2:10cfe3b0  PA:10cfe3d8", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cfe3b0  PA:10cfe3dc", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19011, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cfe3d4  x2:10cfe3b0", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c000a2e  x2:10cfe3b0  PA:10cfe3cc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:1b204000  x2:10cfe3b0  PA:10cfe3e0", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:1b204000  x2:10cfe3b0  PA:10cfe3e4", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cfe3b0  PA:10cfe3e8", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19036, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cfe3b0  PA:10cfe3ec", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cfe3d4  x2:10cfe3b0  PA:10cfe3bc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19058, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cfe350  x2:10cfe3b0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cfe368  x2:10cfe350", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000003  x2:10cfe350  PA:10cfe3a8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b000008  x2:10cfe350  PA:10cfe3a0", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:1b204000  x2:10cfe350  PA:10cfe39c", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:00000002  x2:10cfe350  PA:10cfe398", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c00215a  x2:10cfe350  PA:10cfe394", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:100fc720  x2:10cfe350  PA:10cfe390", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:1c2fffa0  x2:10cfe350  PA:10cfe38c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cfe350  PA:10cfe3ac", "time": "19101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:1b204200  x2:10cfe350  PA:10cfe3a4", "time": "19102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000001  x2:10cfe350  PA:10cfe388", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:10200e04  x2:10cfe350  PA:10cfe384", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19107, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cfe3d4 x13:10cfe3d4", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cfe368  x2:10cfe350  PA:10cfe364", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 54, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19199, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104180", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 41, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19362, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19367, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19381, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104180", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19386, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19389, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19392, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19414, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19419, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19422, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19425, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19426, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19426", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19433, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104180", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19438, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19441, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19444, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19474, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19479, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19482, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19484, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19485, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19485", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19486, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19486", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19489, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19493, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104180", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19498, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19501, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19504, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19526, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19529, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19540, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104180", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19545, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19548, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19551, "dur": 39, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19591, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19596, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19610, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104180", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19615, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19618, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19621, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19640, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19645, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19659, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104180", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19667, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19670, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19686, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19694, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19705, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104180", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19710, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19713, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19716, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19731, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19736, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19739, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19750, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104180", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19755, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19758, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19761, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19778, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19783, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19786, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19797, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104180", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19802, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19808, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19824, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19843, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104180", "time": "19843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19851, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19854, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19871, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19876, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19879, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19890, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104180", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19895, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19898, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19901, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19916, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19921, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19924, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19935, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104180", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19940, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19943, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19946, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19961, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19966, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19969, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "19972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "19975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "19976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "19977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19980, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104180", "time": "19980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19985, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19988, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19991, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20009, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20014, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20017, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "20022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "20023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "20025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20028, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104180", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20033, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20036, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20039, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20058, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20061, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20064, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cfe350  PA:10cfe354", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfe350  PA:10cfe358", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfe350  PA:10cfe35c", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20068, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfe350  PA:10cfe354", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20131, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfe350  PA:10cfe360", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfe3d8  x8:10cfe3d4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfe3d4  PA:10cfe3d4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20470, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfe354  x2:10cfe350", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfe368 x11:10cfe354  PA:10cfe364", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe354  PA:10cfe360", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20561, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20598, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe354  PA:10cfe360", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfe368  PA:10cfe368", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20768, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfe369 x13:10cfe368", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfe369  PA:10cfe369", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20789, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20791, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfe354  x2:10cfe350", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfe330  x2:10cfe350", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfe3d4  x2:10cfe330  PA:10cfe348", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfe368 x12:10cfe354  PA:10cfe364", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfe354  PA:10cfe358", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cfe330  PA:10cfe344", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfe330  PA:10cfe340", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20837, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfe330  PA:10cfe33c", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfe330  PA:10cfe34c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfe330  PA:10cfe338", "time": "20854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfe354 x12:10cfe354", "time": "20857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfe369 x15:10cfe368  PA:10cfe368", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20860, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfe354  PA:10cfe35c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20883, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "20883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfe354  PA:10cfe35c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20966, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20987, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfe368  x9:10cfe354  PA:10cfe364", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21028, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfe369 x20:10cfe368  PA:10cfe368", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104180", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfe36a x20:10cfe369  PA:10cfe369", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21110, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21113, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfe330  PA:10cfe34c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfe3d4  x2:10cfe330  PA:10cfe348", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cfe330  PA:10cfe344", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfe330  PA:10cfe340", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfe330  PA:10cfe33c", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfe330  PA:10cfe338", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfe350  x2:10cfe330", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21147, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfe3d8 x24:10cfe3d8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21210, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21215, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21218, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21228, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21229, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104180", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21234, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21237, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21240, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21256, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21261, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21264, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21274, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21275, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104180", "time": "21275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21279, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21280, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21283, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21286, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21303, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21306, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cfe350  PA:10cfe354", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfe350  PA:10cfe358", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfe350  PA:10cfe35c", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfe350  PA:10cfe354", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21322, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21323, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21339, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21344, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21347, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21350, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21353, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21359, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21367, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21376, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21381, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfe350  PA:10cfe360", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21385, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfe3dc  x8:10cfe3d8", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000000  x8:10cfe3d8  PA:10cfe3d8", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21390, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21393, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000000", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfe354  x2:10cfe350", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21397, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfe368 x11:10cfe354  PA:10cfe364", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe354  PA:10cfe360", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21402, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000000 x10:00000000 x15:00000001", "time": "21402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000000 x14:0000000a", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21439, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe354  PA:10cfe360", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21443, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000000 x10:00000000 x15:00000001", "time": "21443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21477, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000000 x15:00000001", "time": "21477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21511, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000000", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a32", "instr": "bne x15, x0, -34         x15:00000000", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 2)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a34", "instr": "addi x14, x0, 48          x14=00000030", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21546, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a38", "instr": "jal x0, 30              ", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000030 x14:00000030 x16:00000000", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000030 x13:10cfe368  PA:10cfe368", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfe369 x13:10cfe368", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfe369  PA:10cfe369", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfe354  x2:10cfe350", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21564, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfe330  x2:10cfe350", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfe3d8  x2:10cfe330  PA:10cfe348", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfe368 x12:10cfe354  PA:10cfe364", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfe354  PA:10cfe358", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cfe330  PA:10cfe344", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfe330  PA:10cfe340", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfe330  PA:10cfe33c", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfe330  PA:10cfe34c", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfe330  PA:10cfe338", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfe354 x12:10cfe354", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21578, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000030 x15=10cfe369 x15:10cfe368  PA:10cfe368", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000030", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21582, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfe354  PA:10cfe35c", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21584, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21590, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21595, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfe354  PA:10cfe35c", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21606, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21609, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21612, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21619, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfe368  x9:10cfe354  PA:10cfe364", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21621, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000030 x20=10cfe369 x20:10cfe368  PA:10cfe368", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21623, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000030", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21627, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000030 x11:00000030", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21641, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000030 x14:1a104000  PA:1a104180", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21646, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfe36a x20:10cfe369  PA:10cfe369", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe354  PA:10cfe354", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21654, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfe330  PA:10cfe34c", "time": "21657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfe3d8  x2:10cfe330  PA:10cfe348", "time": "21658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cfe330  PA:10cfe344", "time": "21659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfe330  PA:10cfe340", "time": "21660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfe330  PA:10cfe33c", "time": "21661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfe330  PA:10cfe338", "time": "21662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfe350  x2:10cfe330", "time": "21663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21664, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfe3dc x24:10cfe3dc", "time": "21666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21670, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21673, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21693, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21707, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104180", "time": "21707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21712, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21715, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21718, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21733, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21738, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21741, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21752, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104180", "time": "21752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21757, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21760, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21763, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21778, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21783, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21786, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000060", "time": "21789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000300 x15:00000060", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000180 x15:00000060", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000000 x14:00000300", "time": "21793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000180 x13:00001f80", "time": "21794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000180 x15:00000180 x14:00000000", "time": "21795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21797, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104180", "time": "21797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21802, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21805, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21808, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21827, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cfe350  PA:10cfe3ac", "time": "21827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000003  x2:10cfe350  PA:10cfe3a8", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=1b204200  x2:10cfe350  PA:10cfe3a4", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b000008  x2:10cfe350  PA:10cfe3a0", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=1b204000  x2:10cfe350  PA:10cfe39c", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=00000002  x2:10cfe350  PA:10cfe398", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c00215a  x2:10cfe350  PA:10cfe394", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=100fc720  x2:10cfe350  PA:10cfe390", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=1c2fffa0  x2:10cfe350  PA:10cfe38c", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000001  x2:10cfe350  PA:10cfe388", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=10200e04  x2:10cfe350  PA:10cfe384", "time": "21840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cfe3b0  x2:10cfe350", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21842, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c000a2e  x2:10cfe3b0  PA:10cfe3cc", "time": "21844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21846, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cfe3f0  x2:10cfe3b0", "time": "21846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21847, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c000a2e", "time": "21847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 21850, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "evt_read32", "args":{"pc": "1c000a2e", "instr": "p.elw x15, 28(x9)          x15=00000000  x9:1b204200  PA:1b20421c", "time": "21850", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/eu/eu_v3.h:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a32", "instr": "lui x15, 0x1c002000      x15=1c002000", "time": "21862", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a36", "instr": "slli x8, x8, 0x2           x8=0000000c  x8:00000003", "time": "21863", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a38", "instr": "addi x15, x15, 1668       x15=1c002684 x15:1c002000", "time": "21864", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21865, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3c", "instr": "addi x14, x0, 1           x14=00000001", "time": "21865", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21882, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a3e", "instr": "p.sw x14, x0(x15)         x14:00000001 x15:1c002684  PA:1c002690", "time": "21882", "Origin": "/scratch/digirols/pulp_api_example/main.c:57"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a42", "instr": "lw x1, 12(x2)            x1=1c00215a  x2:10cfe3f0  PA:10cfe3fc", "time": "21900", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a44", "instr": "lw x8, 8(x2)             x8=1b000028  x2:10cfe3f0  PA:10cfe3f8", "time": "21901", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a46", "instr": "lw x9, 4(x2)             x9=1b000048  x2:10cfe3f0  PA:10cfe3f4", "time": "21902", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a48", "instr": "addi x2, x2, 16            x2=10cfe400  x2:10cfe3f0", "time": "21903", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21904, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "cluster_entry", "args":{"pc": "1c000a4a", "instr": "jalr x0, x1, 0             x1:1c00215a", "time": "21904", "Origin": "/scratch/digirols/pulp_api_example/main.c:58"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21906, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_event", "args":{"pc": "1c00215a", "instr": "beq x22, x0, 20          x22:100fc720", "time": "21906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:91"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21908, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00215e", "instr": "lw x5, 0(x23)            x5=00000000 x23:1c2fffa0  PA:1c2fffa0", "time": "21908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:96"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002162", "instr": "bne x5, x0, 126           x5:00000000", "time": "21923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:97"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21924, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c002166", "instr": "sw x22, 0(x23)          x22:100fc720 x23:1c2fffa0  PA:1c2fffa0", "time": "21924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:100"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21942, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_push_event_to_fc_retry", "args":{"pc": "1c00216a", "instr": "sw x24, 0(x25)          x24:00000001 x25:10200e04  PA:10200e04", "time": "21942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:103"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21946, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "21946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21948, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "21948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d2", "instr": "sw x20, 8(x19)          x20:00000002 x19:1b204000  PA:1b204008", "time": "21951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:188"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 21952, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021d6", "instr": "p.elw x0, 60(x19)          x19:1b204000  PA:1b20403c", "time": "21952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:189"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021da", "instr": "sw x20, 4(x19)          x20:00000002 x19:1b204000  PA:1b204004", "time": "21957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:190"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21958, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_sleep", "args":{"pc": "1c0021de", "instr": "jal x0, -112            ", "time": "21958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:191"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21961, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c00216e", "instr": "lw x28, 0(x8)           x28=00000000  x8:1b000028  PA:1b000028", "time": "21961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:109"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21963, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_0.log", "tid": "__rt_master_loop", "args":{"pc": "1c002172", "instr": "beq x28, x0, 96          x28:00000000", "time": "21963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:110"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000061", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000001 x10:00000061", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000061", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000001", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000001", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000061", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000001 x19:00000061", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000400 x19:00000001 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cfe800 x10:00000400  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000061", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000061", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000001 x12:00000061", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cfe7c0  x2:10cfe800", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cfe7c0  PA:10cfe7e4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000001  x2:10cfe7c0  PA:10cfe7e8", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cfe7c0  PA:10cfe7ec", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19014, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cfe7e4  x2:10cfe7c0", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cfe7c0  PA:10cfe7dc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cfe7c0  PA:10cfe7f0", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cfe7c0  PA:10cfe7f4", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cfe7c0  PA:10cfe7f8", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19038, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cfe7c0  PA:10cfe7fc", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cfe7e4  x2:10cfe7c0  PA:10cfe7cc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19059, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cfe760  x2:10cfe7c0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cfe778  x2:10cfe760", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cfe760  PA:10cfe7b8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cfe760  PA:10cfe7b0", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000001  x2:10cfe760  PA:10cfe7ac", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cfe760  PA:10cfe7a8", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19089, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cfe760  PA:10cfe7a4", "time": "19089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19090, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cfe760  PA:10cfe7a0", "time": "19090", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cfe760  PA:10cfe79c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cfe760  PA:10cfe7bc", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cfe760  PA:10cfe7b4", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cfe760  PA:10cfe798", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cfe760  PA:10cfe794", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19109, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cfe7e4 x13:10cfe7e4", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cfe778  x2:10cfe760  PA:10cfe774", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19124, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19168, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19169, "dur": 42, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19169", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104188", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19341, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19344, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19355, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104188", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19360, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19366, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19390, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19395, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19398, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19402, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19409, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104188", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19414, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19417, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19420, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19443, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19448, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19451, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19462, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104188", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19467, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19470, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19473, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19493, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19494, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19499, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19502, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19513, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104188", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19518, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19524, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19551, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19570, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104188", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19575, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19578, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19581, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19619, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104188", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19627, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19630, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19647, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19652, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19655, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19666, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104188", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19671, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19674, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19677, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19694, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19699, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19702, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19713, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104188", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19718, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19721, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19724, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19742, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19747, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19750, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19761, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104188", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19766, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19769, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19772, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19791, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19796, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19799, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19810, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104188", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19815, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19818, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19821, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19837, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19842, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19845, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19856, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104188", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19861, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19864, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19867, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19883, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19888, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19891, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19895, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19902, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104188", "time": "19902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19907, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19909, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19910, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19913, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19937, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19938, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19943, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19946, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19948, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19949, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19949", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19950, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19950", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19953, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "19954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "19955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19957, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104188", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19965, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19968, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19983, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19983", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19984, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19989, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "19991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19992, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19994, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19995, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "19995", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "19998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19999, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "19999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "20001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20003, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104188", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20008, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20011, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20014, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20029, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20032, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20035, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cfe760  PA:10cfe764", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20054, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfe760  PA:10cfe768", "time": "20054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfe760  PA:10cfe76c", "time": "20056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20058, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfe760  PA:10cfe764", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20083, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20115, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20120, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfe760  PA:10cfe770", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfe7e8  x8:10cfe7e4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfe7e4  PA:10cfe7e4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20470, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfe764  x2:10cfe760", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfe778 x11:10cfe764  PA:10cfe774", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe764  PA:10cfe770", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20561, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20598, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20601, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe764  PA:10cfe770", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfe778  PA:10cfe778", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20768, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfe779 x13:10cfe778", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfe779  PA:10cfe779", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20796, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfe764  x2:10cfe760", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfe740  x2:10cfe760", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfe7e4  x2:10cfe740  PA:10cfe758", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfe778 x12:10cfe764  PA:10cfe774", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfe764  PA:10cfe768", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cfe740  PA:10cfe754", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfe740  PA:10cfe750", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20838, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfe740  PA:10cfe74c", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfe740  PA:10cfe75c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfe740  PA:10cfe748", "time": "20854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfe764 x12:10cfe764", "time": "20857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20858, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfe779 x15:10cfe778  PA:10cfe778", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20860, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfe764  PA:10cfe76c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20885, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20888, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "20888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfe764  PA:10cfe76c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20970, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20993, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfe778  x9:10cfe764  PA:10cfe774", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21034, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfe779 x20:10cfe778  PA:10cfe778", "time": "21034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104188", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfe77a x20:10cfe779  PA:10cfe779", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21114, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21116, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21117, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfe740  PA:10cfe75c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfe7e4  x2:10cfe740  PA:10cfe758", "time": "21141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cfe740  PA:10cfe754", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfe740  PA:10cfe750", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfe740  PA:10cfe74c", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfe740  PA:10cfe748", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfe760  x2:10cfe740", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21147, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfe7e8 x24:10cfe7e8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21186, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21186", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21187, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21191, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21192, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21195, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21206, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104188", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21211, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21214, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21217, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21231, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21232, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21236, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21237, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21240, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21251, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104188", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21256, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21259, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21262, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21276, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21277, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21277", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21280, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21280", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21283, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cfe760  PA:10cfe764", "time": "21283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21284, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfe760  PA:10cfe768", "time": "21284", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfe760  PA:10cfe76c", "time": "21285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfe760  PA:10cfe764", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21297, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21312, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21329, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21330, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21330", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21332, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21336, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21343, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21354, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfe760  PA:10cfe770", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21358, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfe7ec  x8:10cfe7e8", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000001  x8:10cfe7e8  PA:10cfe7e8", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000001", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfe764  x2:10cfe760", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21370, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfe778 x11:10cfe764  PA:10cfe774", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe764  PA:10cfe770", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21375, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000001 x10:00000001 x15:00000001", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000001 x14:0000000a", "time": "21409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21412, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfe764  PA:10cfe770", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21416, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000001 x10:00000001 x15:00000001", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21450, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000001 x15:00000001", "time": "21450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21484, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21516, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000001", "time": "21516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000001", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000031 x14:00000030 x16:00000001", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000031 x13:10cfe778  PA:10cfe778", "time": "21525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfe779 x13:10cfe778", "time": "21527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21528, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfe779  PA:10cfe779", "time": "21531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21532, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfe764  x2:10cfe760", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21539, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfe740  x2:10cfe760", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfe7e8  x2:10cfe740  PA:10cfe758", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfe778 x12:10cfe764  PA:10cfe774", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfe764  PA:10cfe768", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cfe740  PA:10cfe754", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfe740  PA:10cfe750", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfe740  PA:10cfe74c", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfe740  PA:10cfe75c", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfe740  PA:10cfe748", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfe764 x12:10cfe764", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000031 x15=10cfe779 x15:10cfe778  PA:10cfe778", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000031", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfe764  PA:10cfe76c", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21559, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21562, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21565, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfe764  PA:10cfe76c", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21581, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21584, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21587, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21590, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21596, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfe778  x9:10cfe764  PA:10cfe774", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21598, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000031 x20=10cfe779 x20:10cfe778  PA:10cfe778", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000031", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000031 x11:00000031", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21607, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21618, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000031 x14:1a104000  PA:1a104188", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21623, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfe77a x20:10cfe779  PA:10cfe779", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21628, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfe764  PA:10cfe764", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21631, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfe740  PA:10cfe75c", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfe7e8  x2:10cfe740  PA:10cfe758", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cfe740  PA:10cfe754", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfe740  PA:10cfe750", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfe740  PA:10cfe74c", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfe740  PA:10cfe748", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfe760  x2:10cfe740", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21641, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfe7ec x24:10cfe7ec", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21644, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21647, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21650, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21667, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21672, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21675, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21686, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104188", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21694, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21697, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21712, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21717, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21720, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21731, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104188", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21736, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21739, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21742, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21757, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21762, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21765, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000061", "time": "21768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000308 x15:00000061", "time": "21770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000184 x15:00000061", "time": "21771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000008 x14:00000308", "time": "21772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000184 x13:00001f80", "time": "21773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000188 x15:00000180 x14:00000008", "time": "21774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21776, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104188", "time": "21776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21781, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21784, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21787, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cfe760  PA:10cfe7bc", "time": "21805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cfe760  PA:10cfe7b8", "time": "21806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cfe760  PA:10cfe7b4", "time": "21807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21808, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cfe760  PA:10cfe7b0", "time": "21808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000001  x2:10cfe760  PA:10cfe7ac", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cfe760  PA:10cfe7a8", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cfe760  PA:10cfe7a4", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cfe760  PA:10cfe7a0", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cfe760  PA:10cfe79c", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cfe760  PA:10cfe798", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cfe760  PA:10cfe794", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cfe7c0  x2:10cfe760", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21839, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cfe7c0  PA:10cfe7dc", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cfe800  x2:10cfe7c0", "time": "21843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21844, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_1.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000062", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000002 x10:00000062", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000062", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000002", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000002", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000062", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000002 x19:00000062", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000800 x19:00000002 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cfec00 x10:00000800  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000062", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000062", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000002 x12:00000062", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cfebc0  x2:10cfec00", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cfebc0  PA:10cfebe4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000002  x2:10cfebc0  PA:10cfebe8", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cfebc0  PA:10cfebec", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19015, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cfebe4  x2:10cfebc0", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cfebc0  PA:10cfebdc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cfebc0  PA:10cfebf0", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cfebc0  PA:10cfebf4", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cfebc0  PA:10cfebf8", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19040, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cfebc0  PA:10cfebfc", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cfebe4  x2:10cfebc0  PA:10cfebcc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19061, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cfeb60  x2:10cfebc0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cfeb78  x2:10cfeb60", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cfeb60  PA:10cfebb8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cfeb60  PA:10cfebb0", "time": "19080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000002  x2:10cfeb60  PA:10cfebac", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cfeb60  PA:10cfeba8", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cfeb60  PA:10cfeba4", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cfeb60  PA:10cfeba0", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cfeb60  PA:10cfeb9c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cfeb60  PA:10cfebbc", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cfeb60  PA:10cfebb4", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cfeb60  PA:10cfeb98", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cfeb60  PA:10cfeb94", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19111, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cfebe4 x13:10cfebe4", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cfeb78  x2:10cfeb60  PA:10cfeb74", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19128, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19179, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19179", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19180, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19180", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104190", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19345, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19359, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104190", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19364, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19367, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19370, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19393, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19398, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19401, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19412, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104190", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19417, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19420, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19423, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19444, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19449, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19451, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19452, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19452", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19455, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19459, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19463, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104190", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19468, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19471, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19474, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19500, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19505, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19508, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19512, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19519, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104190", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19524, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19527, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19530, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19561, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19566, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19569, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19580, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104190", "time": "19580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19591, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19606, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19611, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19614, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19625, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104190", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19633, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19636, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19651, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19656, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19659, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19670, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104190", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19675, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19678, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19681, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19700, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19705, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19708, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19719, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104190", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19724, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19727, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19730, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19745, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19750, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19753, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19760, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19764, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104190", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19769, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19772, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19775, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19793, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19798, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19801, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19803, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19812, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104190", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19817, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19820, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19823, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19841, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19846, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19849, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19851, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19854, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19860, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104190", "time": "19860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19865, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19868, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19871, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19886, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19891, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19894, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19903, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19905, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104190", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19909, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19910, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19913, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19916, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19947, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19948, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19952, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19953, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19953", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19956, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19958, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "19959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "19961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "19963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19967, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104190", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19972, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19975, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19978, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19993, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19994, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19994", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19998, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19999, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "20007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "20011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20013, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104190", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20018, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20021, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20024, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20039, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20042, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20045, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cfeb60  PA:10cfeb64", "time": "20045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20054, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfeb60  PA:10cfeb68", "time": "20054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfeb60  PA:10cfeb6c", "time": "20055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20057, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfeb60  PA:10cfeb64", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20085, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20119, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20120, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20120", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfeb60  PA:10cfeb70", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfebe8  x8:10cfebe4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfebe4  PA:10cfebe4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20472, "dur": 32, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfeb64  x2:10cfeb60", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfeb78 x11:10cfeb64  PA:10cfeb74", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfeb64  PA:10cfeb70", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20562, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20599, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20602, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfeb64  PA:10cfeb70", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfeb78  PA:10cfeb78", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20769, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfeb79 x13:10cfeb78", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfeb79  PA:10cfeb79", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20789, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20791, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfeb64  x2:10cfeb60", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfeb40  x2:10cfeb60", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfebe4  x2:10cfeb40  PA:10cfeb58", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfeb78 x12:10cfeb64  PA:10cfeb74", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfeb64  PA:10cfeb68", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cfeb40  PA:10cfeb54", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfeb40  PA:10cfeb50", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20840, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfeb40  PA:10cfeb4c", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfeb40  PA:10cfeb5c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfeb40  PA:10cfeb48", "time": "20856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfeb64 x12:10cfeb64", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20860, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfeb79 x15:10cfeb78  PA:10cfeb78", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20862, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfeb64  PA:10cfeb6c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20886, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20889, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "20889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfeb64  PA:10cfeb6c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20966, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20987, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfeb78  x9:10cfeb64  PA:10cfeb74", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21028, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfeb79 x20:10cfeb78  PA:10cfeb78", "time": "21028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104190", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfeb7a x20:10cfeb79  PA:10cfeb79", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21110, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21113, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfeb40  PA:10cfeb5c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfebe4  x2:10cfeb40  PA:10cfeb58", "time": "21142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cfeb40  PA:10cfeb54", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfeb40  PA:10cfeb50", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfeb40  PA:10cfeb4c", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfeb40  PA:10cfeb48", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfeb60  x2:10cfeb40", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21148, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfebe8 x24:10cfebe8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21189, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21193, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21194, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21197, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21199, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21208, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104190", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21213, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21216, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21219, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21234, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21238, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21239, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21242, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21244, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21253, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104190", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21257, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21258, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21261, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21264, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21282, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cfeb60  PA:10cfeb64", "time": "21285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfeb60  PA:10cfeb68", "time": "21286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfeb60  PA:10cfeb6c", "time": "21287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfeb60  PA:10cfeb64", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21299, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21315, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21320, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21323, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21323", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21329, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21332, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21333, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21333", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21335, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21339, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21346, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21348, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21357, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfeb60  PA:10cfeb70", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21361, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfebec  x8:10cfebe8", "time": "21364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000002  x8:10cfebe8  PA:10cfebe8", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21369, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000002", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfeb64  x2:10cfeb60", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21373, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfeb78 x11:10cfeb64  PA:10cfeb74", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfeb64  PA:10cfeb70", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21378, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000002 x10:00000002 x15:00000001", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000002 x14:0000000a", "time": "21412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21415, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfeb64  PA:10cfeb70", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21419, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000002 x10:00000002 x15:00000001", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21453, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000002 x15:00000001", "time": "21453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21487, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21519, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000002", "time": "21519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21522, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21524, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000002", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000032 x14:00000030 x16:00000002", "time": "21527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000032 x13:10cfeb78  PA:10cfeb78", "time": "21528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfeb79 x13:10cfeb78", "time": "21530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21531, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfeb79  PA:10cfeb79", "time": "21534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21535, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21537, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfeb64  x2:10cfeb60", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21542, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfeb40  x2:10cfeb60", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfebe8  x2:10cfeb40  PA:10cfeb58", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfeb78 x12:10cfeb64  PA:10cfeb74", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfeb64  PA:10cfeb68", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cfeb40  PA:10cfeb54", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfeb40  PA:10cfeb50", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfeb40  PA:10cfeb4c", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfeb40  PA:10cfeb5c", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfeb40  PA:10cfeb48", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfeb64 x12:10cfeb64", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21556, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000032 x15=10cfeb79 x15:10cfeb78  PA:10cfeb78", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000032", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21560, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfeb64  PA:10cfeb6c", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21562, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21565, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21568, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21573, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21580, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21582, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfeb64  PA:10cfeb6c", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21584, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21590, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfeb78  x9:10cfeb64  PA:10cfeb74", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000032 x20=10cfeb79 x20:10cfeb78  PA:10cfeb78", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21601, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000032", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000032 x11:00000032", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21608, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21619, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000032 x14:1a104000  PA:1a104190", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21626, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfeb7a x20:10cfeb79  PA:10cfeb79", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21629, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfeb64  PA:10cfeb64", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21632, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfeb40  PA:10cfeb5c", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfebe8  x2:10cfeb40  PA:10cfeb58", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cfeb40  PA:10cfeb54", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfeb40  PA:10cfeb50", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfeb40  PA:10cfeb4c", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfeb40  PA:10cfeb48", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfeb60  x2:10cfeb40", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21642, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfebec x24:10cfebec", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21645, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21648, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21651, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21670, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21675, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21689, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104190", "time": "21689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21694, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21697, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21700, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21715, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21716, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21721, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21724, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21735, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104190", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21740, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21743, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21746, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21765, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21770, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21773, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000062", "time": "21776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000310 x15:00000062", "time": "21778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000188 x15:00000062", "time": "21779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000010 x14:00000310", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000188 x13:00001f80", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000190 x15:00000180 x14:00000010", "time": "21782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21784, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104190", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21789, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21792, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21795, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21810, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cfeb60  PA:10cfebbc", "time": "21811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cfeb60  PA:10cfebb8", "time": "21812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cfeb60  PA:10cfebb4", "time": "21813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21814, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cfeb60  PA:10cfebb0", "time": "21814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000002  x2:10cfeb60  PA:10cfebac", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cfeb60  PA:10cfeba8", "time": "21827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cfeb60  PA:10cfeba4", "time": "21828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cfeb60  PA:10cfeba0", "time": "21829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cfeb60  PA:10cfeb9c", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cfeb60  PA:10cfeb98", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cfeb60  PA:10cfeb94", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cfebc0  x2:10cfeb60", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21834, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cfebc0  PA:10cfebdc", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cfec00  x2:10cfebc0", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21839, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_2.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000063", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000003 x10:00000063", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000063", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000003", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000003", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000063", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000003 x19:00000063", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00000c00 x19:00000003 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cff000 x10:00000c00  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000063", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000063", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000003 x12:00000063", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cfefc0  x2:10cff000", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cfefc0  PA:10cfefe4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000003  x2:10cfefc0  PA:10cfefe8", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cfefc0  PA:10cfefec", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19011, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cfefe4  x2:10cfefc0", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cfefc0  PA:10cfefdc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cfefc0  PA:10cfeff0", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cfefc0  PA:10cfeff4", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cfefc0  PA:10cfeff8", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19039, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cfefc0  PA:10cfeffc", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cfefe4  x2:10cfefc0  PA:10cfefcc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19060, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cfef60  x2:10cfefc0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cfef78  x2:10cfef60", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cfef60  PA:10cfefb8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cfef60  PA:10cfefb0", "time": "19081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000003  x2:10cfef60  PA:10cfefac", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cfef60  PA:10cfefa8", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cfef60  PA:10cfefa4", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19085, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cfef60  PA:10cfefa0", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cfef60  PA:10cfef9c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cfef60  PA:10cfefbc", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cfef60  PA:10cfefb4", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cfef60  PA:10cfef98", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cfef60  PA:10cfef94", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cfefe4 x13:10cfefe4", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cfef78  x2:10cfef60  PA:10cfef74", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19126, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19129, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 44, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19188, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19188", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19189, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19189", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a104198", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19342, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19345, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19346, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19347, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19350, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19361, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104198", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19366, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19369, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19372, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19394, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19399, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19402, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19406, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19409, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19410, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19410", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19413, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a104198", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19418, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19421, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19424, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19449, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19450, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19454, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19455, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19458, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19460, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19462, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19469, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104198", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19473, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19474, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19477, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19480, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19503, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19508, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19511, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19513, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19513", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19522, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104198", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19527, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19530, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19533, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19571, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19576, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19579, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19590, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a104198", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19595, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19598, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19601, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19616, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19621, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19626, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19635, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a104198", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19640, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19643, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19646, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19661, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19666, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19669, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19671, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19673, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19679, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19680, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a104198", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19685, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19691, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19706, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19710, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19711, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19714, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19720, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19725, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104198", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19730, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19733, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19736, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19751, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19755, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19756, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19758, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19759, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19761, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19763, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19764, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19764", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19768, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19770, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a104198", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19778, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19781, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19801, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19802, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19806, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19807, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19809, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19810, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19821, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a104198", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19829, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19832, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19849, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19854, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19857, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19866, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19868, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a104198", "time": "19868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19873, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19876, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19879, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19894, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19897, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19898, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19898", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19899, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19901, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19902, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19905, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19906, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19907, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19907", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19909, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19910, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19913, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a104198", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19918, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19921, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19924, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19952, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19955, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19956, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19956", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19957, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19960, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19963, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "19963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19964, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19971, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104198", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19976, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19979, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19982, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19996, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "19996", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19997, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20001, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20002, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20005, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "20011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "20012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20016, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a104198", "time": "20016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20021, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20024, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20027, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20044, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20044", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20045, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20048, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20051, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cfef60  PA:10cfef64", "time": "20051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20056, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfef60  PA:10cfef68", "time": "20056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfef60  PA:10cfef6c", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20060, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfef60  PA:10cfef64", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20084, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20121, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20121", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20122, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20122", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfef60  PA:10cfef70", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfefe8  x8:10cfefe4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfefe4  PA:10cfefe4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20471, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfef64  x2:10cfef60", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfef78 x11:10cfef64  PA:10cfef74", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfef64  PA:10cfef70", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20563, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20600, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20603, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfef64  PA:10cfef70", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfef78  PA:10cfef78", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20769, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20769", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20770, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfef79 x13:10cfef78", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfef79  PA:10cfef79", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20791, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfef64  x2:10cfef60", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfef40  x2:10cfef60", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfefe4  x2:10cfef40  PA:10cfef58", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfef78 x12:10cfef64  PA:10cfef74", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfef64  PA:10cfef68", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cfef40  PA:10cfef54", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfef40  PA:10cfef50", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20841, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfef40  PA:10cfef4c", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfef40  PA:10cfef5c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20855, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfef40  PA:10cfef48", "time": "20855", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfef64 x12:10cfef64", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20859, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfef79 x15:10cfef78  PA:10cfef78", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20861, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfef64  PA:10cfef6c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20880, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20883, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "20883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfef64  PA:10cfef6c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20967, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20988, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfef78  x9:10cfef64  PA:10cfef74", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21029, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfef79 x20:10cfef78  PA:10cfef78", "time": "21029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104198", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfef7a x20:10cfef79  PA:10cfef79", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21111, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21113, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21114, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfef40  PA:10cfef5c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfefe4  x2:10cfef40  PA:10cfef58", "time": "21143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cfef40  PA:10cfef54", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfef40  PA:10cfef50", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfef40  PA:10cfef4c", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfef40  PA:10cfef48", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfef60  x2:10cfef40", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21149, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfefe8 x24:10cfefe8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21191, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21195, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21196, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21198, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21199, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21199", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21201, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21210, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a104198", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21215, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21218, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21221, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21236, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21239, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21241, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21243, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21244, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21244", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21246, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21247, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21247", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21255, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a104198", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21260, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21263, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21266, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21282, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21285, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cfef60  PA:10cfef64", "time": "21288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfef60  PA:10cfef68", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfef60  PA:10cfef6c", "time": "21290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfef60  PA:10cfef64", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21302, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21322, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21325, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21328, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21328", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21331, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21337, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21341, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21348, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21350, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21359, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfef60  PA:10cfef70", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfefec  x8:10cfefe8", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfefe8  PA:10cfefe8", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21368, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21371, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfef64  x2:10cfef60", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21375, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfef78 x11:10cfef64  PA:10cfef74", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfef64  PA:10cfef70", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21380, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "21414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21417, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfef64  PA:10cfef70", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21421, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21455, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "21455", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21489, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21521, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "21521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21524, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21526, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "21526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "21529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfef78  PA:10cfef78", "time": "21530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21531, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfef79 x13:10cfef78", "time": "21532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21533, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfef79  PA:10cfef79", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21537, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21539, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfef64  x2:10cfef60", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfef40  x2:10cfef60", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfefe8  x2:10cfef40  PA:10cfef58", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfef78 x12:10cfef64  PA:10cfef74", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfef64  PA:10cfef68", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cfef40  PA:10cfef54", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfef40  PA:10cfef50", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfef40  PA:10cfef4c", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfef40  PA:10cfef5c", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfef40  PA:10cfef48", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfef64 x12:10cfef64", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21558, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfef79 x15:10cfef78  PA:10cfef78", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21563, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfef64  PA:10cfef6c", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21565, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21568, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21572, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21577, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21582, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21584, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21586, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfef64  PA:10cfef6c", "time": "21586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21591, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21594, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21601, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfef78  x9:10cfef64  PA:10cfef74", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21603, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfef79 x20:10cfef78  PA:10cfef78", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21605, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21609, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21612, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21623, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a104198", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21628, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfef7a x20:10cfef79  PA:10cfef79", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfef64  PA:10cfef64", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21636, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfef40  PA:10cfef5c", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfefe8  x2:10cfef40  PA:10cfef58", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cfef40  PA:10cfef54", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfef40  PA:10cfef50", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfef40  PA:10cfef4c", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfef40  PA:10cfef48", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfef60  x2:10cfef40", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21646, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfefec x24:10cfefec", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21649, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21652, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21655, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21670, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21671, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21674, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21674", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21675, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21675", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21676, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21678, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21679, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21679", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21690, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a104198", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21695, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21698, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21701, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21718, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21723, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21737, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a104198", "time": "21737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21742, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21745, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21748, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21767, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21772, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21775, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000063", "time": "21778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000318 x15:00000063", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000018c x15:00000063", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000018 x14:00000318", "time": "21782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000018c x13:00001f80", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=00000198 x15:00000180 x14:00000018", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21786, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a104198", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21791, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21794, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21797, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21813, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21814, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cfef60  PA:10cfefbc", "time": "21814", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cfef60  PA:10cfefb8", "time": "21815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cfef60  PA:10cfefb4", "time": "21816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21817, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cfef60  PA:10cfefb0", "time": "21817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000003  x2:10cfef60  PA:10cfefac", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cfef60  PA:10cfefa8", "time": "21828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cfef60  PA:10cfefa4", "time": "21829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cfef60  PA:10cfefa0", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cfef60  PA:10cfef9c", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cfef60  PA:10cfef98", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cfef60  PA:10cfef94", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cfefc0  x2:10cfef60", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21835, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21837, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cfefc0  PA:10cfefdc", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cff000  x2:10cfefc0", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21842, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_3.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000064", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000004 x10:00000064", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000064", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000004", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000004", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000064", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000004 x19:00000064", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001000 x19:00000004 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cff400 x10:00001000  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000064", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000064", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000004 x12:00000064", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cff3c0  x2:10cff400", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cff3c0  PA:10cff3e4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000004  x2:10cff3c0  PA:10cff3e8", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cff3c0  PA:10cff3ec", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19012, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cff3e4  x2:10cff3c0", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cff3c0  PA:10cff3dc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cff3c0  PA:10cff3f0", "time": "19033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cff3c0  PA:10cff3f4", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cff3c0  PA:10cff3f8", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19036, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cff3c0  PA:10cff3fc", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cff3e4  x2:10cff3c0  PA:10cff3cc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19063, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cff360  x2:10cff3c0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cff378  x2:10cff360", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cff360  PA:10cff3b8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cff360  PA:10cff3b0", "time": "19082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000004  x2:10cff360  PA:10cff3ac", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cff360  PA:10cff3a8", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cff360  PA:10cff3a4", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19086, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cff360  PA:10cff3a0", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cff360  PA:10cff39c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cff360  PA:10cff3bc", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cff360  PA:10cff3b4", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cff360  PA:10cff398", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cff360  PA:10cff394", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19113, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cff3e4 x13:10cff3e4", "time": "19113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cff378  x2:10cff360  PA:10cff374", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19130, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 74, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19219, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19224, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1041a0", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19343, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19344, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19347, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19347", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19349, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19360, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19363, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041a0", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19368, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19371, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19374, "dur": 26, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19401, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19404, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19405, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19406, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19406", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19409, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19413, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19420, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1041a0", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19425, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19428, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19431, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19454, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19457, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19458, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19458", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19459, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19461, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19461", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19462, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19462", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19464, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19465, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19465", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19466, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19466", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19469, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19470, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19472, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19473, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041a0", "time": "19473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19478, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19481, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19484, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19504, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19509, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19512, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19517, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19520, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19523, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a0", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19528, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19530, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19531, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19531", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19534, "dur": 47, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19581, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19582, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19601, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1041a0", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19606, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19609, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19612, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19628, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19636, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19647, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1041a0", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19652, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19655, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19658, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19673, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19681, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19692, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1041a0", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19697, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19700, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19703, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19718, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19721, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19722, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19723, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19725, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19726, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19728, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19729, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19729", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19737, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a0", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19742, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19745, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19748, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19763, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19766, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19768, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19771, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19774, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19782, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1041a0", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19787, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19790, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19793, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19808, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19811, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19812, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19813, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19813", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19815, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19815", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19816, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19827, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1041a0", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19835, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19838, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19856, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19857, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19862, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19864, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19865, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19867, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19867", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19868, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19868", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19871, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19874, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19876, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1041a0", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19881, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19884, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19887, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19904, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19904", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19905, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19905", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19908, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19908", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19909, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19909", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19910, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19910", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19912, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19913, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19913", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19918, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19924, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041a0", "time": "19924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19929, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19932, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19935, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19955, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19958, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19959, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19959", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19960, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19963, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "19972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19974, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a0", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19979, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19982, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19985, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20002, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "20002", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20003, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "20003", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20006, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20007, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20007", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20008, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20011, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "20016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "20017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "20019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20022, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1041a0", "time": "20022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20030, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20033, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20048, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20048", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20049, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20052, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20052", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cff360  PA:10cff364", "time": "20055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cff360  PA:10cff368", "time": "20056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cff360  PA:10cff36c", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20059, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cff360  PA:10cff364", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20087, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20123, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20124, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20124", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cff360  PA:10cff370", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cff3e8  x8:10cff3e4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cff3e4  PA:10cff3e4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20474, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cff364  x2:10cff360", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cff378 x11:10cff364  PA:10cff374", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff364  PA:10cff370", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20564, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20601, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20604, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff364  PA:10cff370", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cff378  PA:10cff378", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20770, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20770", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20771, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cff379 x13:10cff378", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cff379  PA:10cff379", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20792, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cff364  x2:10cff360", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cff340  x2:10cff360", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cff3e4  x2:10cff340  PA:10cff358", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cff378 x12:10cff364  PA:10cff374", "time": "20838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cff364  PA:10cff368", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cff340  PA:10cff354", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cff340  PA:10cff350", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20842, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cff340  PA:10cff34c", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cff340  PA:10cff35c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cff340  PA:10cff348", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cff364 x12:10cff364", "time": "20861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20862, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cff379 x15:10cff378  PA:10cff378", "time": "20862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20864, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cff364  PA:10cff36c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20881, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20884, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "20884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cff364  PA:10cff36c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20968, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20989, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cff378  x9:10cff364  PA:10cff374", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21030, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cff379 x20:10cff378  PA:10cff378", "time": "21030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a1041a0", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cff37a x20:10cff379  PA:10cff379", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21112, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21115, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cff340  PA:10cff35c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cff3e4  x2:10cff340  PA:10cff358", "time": "21144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cff340  PA:10cff354", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cff340  PA:10cff350", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cff340  PA:10cff34c", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cff340  PA:10cff348", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cff360  x2:10cff340", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21150, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cff3e8 x24:10cff3e8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21193, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21196, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21196", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21197, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21197", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21198, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21198", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21200, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21200", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21201, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21201", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21203, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21204, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21204", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21205, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21209, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21212, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041a0", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21217, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21220, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21223, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21237, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21238, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21238", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21241, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21242, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21242", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21243, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21243", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21245, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21246, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21246", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21249, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21250, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21250", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21257, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a0", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21262, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21265, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21268, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21285, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21286, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21289, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21292, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cff360  PA:10cff364", "time": "21292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21293, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cff360  PA:10cff368", "time": "21293", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21294, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cff360  PA:10cff36c", "time": "21294", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21297, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21298, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cff360  PA:10cff364", "time": "21298", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21300, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21306, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21321, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21324, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21324", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21325, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21325", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21326, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21326", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21329, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21329", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21332, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21335, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21340, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21341, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21344, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21344", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21345, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21345", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21348, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21348", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21352, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21358, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cff360  PA:10cff370", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21367, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cff3ec  x8:10cff3e8", "time": "21370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000004  x8:10cff3e8  PA:10cff3e8", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000004", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cff364  x2:10cff360", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21379, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cff378 x11:10cff364  PA:10cff374", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff364  PA:10cff370", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21384, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000004 x10:00000004 x15:00000001", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000004 x14:0000000a", "time": "21418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21421, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21424, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff364  PA:10cff370", "time": "21424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21425, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000004 x10:00000004 x15:00000001", "time": "21425", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21459, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000004 x15:00000001", "time": "21459", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21493, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21525, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000004", "time": "21525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21528, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21530, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000004", "time": "21530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000034 x14:00000030 x16:00000004", "time": "21533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000034 x13:10cff378  PA:10cff378", "time": "21534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cff379 x13:10cff378", "time": "21537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21538, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cff379  PA:10cff379", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21542, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21544, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cff364  x2:10cff360", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21549, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cff340  x2:10cff360", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cff3e8  x2:10cff340  PA:10cff358", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cff378 x12:10cff364  PA:10cff374", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cff364  PA:10cff368", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cff340  PA:10cff354", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cff340  PA:10cff350", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cff340  PA:10cff34c", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cff340  PA:10cff35c", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cff340  PA:10cff348", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cff364 x12:10cff364", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21563, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000034 x15=10cff379 x15:10cff378  PA:10cff378", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000034", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21567, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cff364  PA:10cff36c", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21569, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21572, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21575, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21580, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21585, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21587, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21589, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cff364  PA:10cff36c", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21591, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21594, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21597, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cff378  x9:10cff364  PA:10cff374", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21606, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000034 x20=10cff379 x20:10cff378  PA:10cff378", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21608, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000034", "time": "21608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21612, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000034 x11:00000034", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21615, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21617, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21622, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21625, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21626, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000034 x14:1a104000  PA:1a1041a0", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21631, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cff37a x20:10cff379  PA:10cff379", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21636, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff364  PA:10cff364", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21639, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cff340  PA:10cff35c", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cff3e8  x2:10cff340  PA:10cff358", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21644, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cff340  PA:10cff354", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cff340  PA:10cff350", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cff340  PA:10cff34c", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cff340  PA:10cff348", "time": "21647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cff360  x2:10cff340", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21649, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cff3ec x24:10cff3ec", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21652, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21655, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21658, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21673, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21676, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21677, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21677", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21678, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21678", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21680, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21680", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21681, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21683, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21684, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21684", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21688, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21692, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1041a0", "time": "21692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21697, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21700, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21703, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21719, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21720, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21723, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21723", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21724, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21724", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21725, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21725", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21728, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21733, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21739, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1041a0", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21747, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21750, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21767, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21767", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21768, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21768", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21773, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21776, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000064", "time": "21779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000320 x15:00000064", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000190 x15:00000064", "time": "21782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000020 x14:00000320", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000190 x13:00001f80", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a0 x15:00000180 x14:00000020", "time": "21785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21787, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1041a0", "time": "21787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21792, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21795, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21798, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21816, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21816", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cff360  PA:10cff3bc", "time": "21818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cff360  PA:10cff3b8", "time": "21819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cff360  PA:10cff3b4", "time": "21820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21821, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cff360  PA:10cff3b0", "time": "21821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000004  x2:10cff360  PA:10cff3ac", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cff360  PA:10cff3a8", "time": "21829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cff360  PA:10cff3a4", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cff360  PA:10cff3a0", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cff360  PA:10cff39c", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cff360  PA:10cff398", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cff360  PA:10cff394", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cff3c0  x2:10cff360", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21836, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cff3c0  PA:10cff3dc", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cff400  x2:10cff3c0", "time": "21840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21841, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_4.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000065", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000005 x10:00000065", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000065", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000005", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000005", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000065", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000005 x19:00000065", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001400 x19:00000005 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cff800 x10:00001400  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000065", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000065", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000005 x12:00000065", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cff7c0  x2:10cff800", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cff7c0  PA:10cff7e4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19010, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000005  x2:10cff7c0  PA:10cff7e8", "time": "19010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19011, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cff7c0  PA:10cff7ec", "time": "19011", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19013, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cff7e4  x2:10cff7c0", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cff7c0  PA:10cff7dc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cff7c0  PA:10cff7f0", "time": "19034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cff7c0  PA:10cff7f4", "time": "19035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cff7c0  PA:10cff7f8", "time": "19036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19037, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cff7c0  PA:10cff7fc", "time": "19037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cff7e4  x2:10cff7c0  PA:10cff7cc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19058, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cff760  x2:10cff7c0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cff778  x2:10cff760", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cff760  PA:10cff7b8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cff760  PA:10cff7b0", "time": "19083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000005  x2:10cff760  PA:10cff7ac", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cff760  PA:10cff7a8", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cff760  PA:10cff7a4", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19087, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cff760  PA:10cff7a0", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cff760  PA:10cff79c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cff760  PA:10cff7bc", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cff760  PA:10cff7b4", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19108, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cff760  PA:10cff798", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19109, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cff760  PA:10cff794", "time": "19109", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19112, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cff7e4 x13:10cff7e4", "time": "19112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cff778  x2:10cff760  PA:10cff774", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19128, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19131, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 46, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19190, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19190", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19191, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19191", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1041a8", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 33, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19354, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19359, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19362, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19364, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19366, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19369, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19370, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19370", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19373, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041a8", "time": "19373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19378, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19381, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19384, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19403, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19403", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19404, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19404", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19407, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19407", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19408, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19408", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19409, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19409", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19411, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19411", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19412, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19414, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19414", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19415, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19415", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19416, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19416", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19417, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19417", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19418, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19418", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19419, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19419", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19420, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19420", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19421, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19421", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19422, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19422", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19423, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1041a8", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19428, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19431, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19434, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19463, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19463", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19464, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19464", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19467, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19467", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19469, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19471, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19471", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19472, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19472", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19474, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19474", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19475, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19476, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19477, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19477", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19478, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19478", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19479, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19479", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19480, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19480", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19481, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19481", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19482, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19482", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19483, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041a8", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19488, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19490, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19490", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19491, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19494, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19511, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19514, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19515, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19515", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19516, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19518, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19518", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19519, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19521, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19521", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19522, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19522", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19524, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19525, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19525", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19526, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19526", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19527, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19527", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19529, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19530, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a8", "time": "19530", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19534, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19535, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19537, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19538, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19541, "dur": 45, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19586, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19586", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19587, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19590, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19592, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19595, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19606, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1041a8", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19611, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19614, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19617, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19636, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19641, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19644, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19655, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1041a8", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19660, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19663, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19666, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19681, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19681", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19682, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19687, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19690, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19701, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1041a8", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19706, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19709, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19712, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19726, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19726", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19727, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19732, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19735, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19746, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a8", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19751, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19754, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19757, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19772, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19777, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19780, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19791, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1041a8", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19796, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19799, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19802, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19821, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19826, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19840, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1041a8", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19845, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19848, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19851, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19865, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19866, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19869, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19869", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19870, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19870", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19871, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19871", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19873, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19874, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19874", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19878, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19882, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19885, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1041a8", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19890, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19893, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19896, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19911, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19911", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19912, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19912", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19915, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19915", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19916, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19916", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19917, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19919, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19919", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19920, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19923, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19924, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19924", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19926, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19931, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041a8", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19936, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19939, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19942, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19957, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19957", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19958, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19963, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19965, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19965", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19966, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19968, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19969, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "19969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "19972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "19973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "19975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19977, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a8", "time": "19977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19982, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19985, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19988, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20004, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20005, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "20005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20008, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20008", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20010, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20013, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "20016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20019, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "20019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "20022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20024, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1041a8", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20029, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20032, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20035, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20050, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20050", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20051, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20051", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20054, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20054", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cff760  PA:10cff764", "time": "20057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cff760  PA:10cff768", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20059, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cff760  PA:10cff76c", "time": "20059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20060, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20060", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20061, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20061", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cff760  PA:10cff764", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20083, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20083", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20086, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20125, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20125", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20126, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20126", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cff760  PA:10cff770", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cff7e8  x8:10cff7e4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cff7e4  PA:10cff7e4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20475, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20475", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cff764  x2:10cff760", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cff778 x11:10cff764  PA:10cff774", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff764  PA:10cff770", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20565, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20602, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20605, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff764  PA:10cff770", "time": "20605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cff778  PA:10cff778", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20771, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20771", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20772, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cff779 x13:10cff778", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cff779  PA:10cff779", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20793, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cff764  x2:10cff760", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cff740  x2:10cff760", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cff7e4  x2:10cff740  PA:10cff758", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cff778 x12:10cff764  PA:10cff774", "time": "20839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cff764  PA:10cff768", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cff740  PA:10cff754", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cff740  PA:10cff750", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20843, "dur": 10, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cff740  PA:10cff74c", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cff740  PA:10cff75c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cff740  PA:10cff748", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cff764 x12:10cff764", "time": "20862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20863, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cff779 x15:10cff778  PA:10cff778", "time": "20863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20865, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20865", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cff764  PA:10cff76c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20882, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20885, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "20885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cff764  PA:10cff76c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20969, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20969", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20990, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cff778  x9:10cff764  PA:10cff774", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21031, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cff779 x20:10cff778  PA:10cff778", "time": "21031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a1041a8", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cff77a x20:10cff779  PA:10cff779", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21113, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21116, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cff740  PA:10cff75c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21145, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cff7e4  x2:10cff740  PA:10cff758", "time": "21145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cff740  PA:10cff754", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cff740  PA:10cff750", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cff740  PA:10cff74c", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cff740  PA:10cff748", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cff760  x2:10cff740", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21151, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cff7e8 x24:10cff7e8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21202, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21202", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21203, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21203", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21207, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21208, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21211, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21215, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21222, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041a8", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21227, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21229, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21229", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21230, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21233, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21248, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21248", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21249, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21249", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21252, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21253, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21253", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21254, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21260, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21261, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21261", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21268, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041a8", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21273, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21276, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21279, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21295, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21295", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21296, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21299, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21302, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cff760  PA:10cff764", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21303, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cff760  PA:10cff768", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21304, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cff760  PA:10cff76c", "time": "21304", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21305, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21308, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cff760  PA:10cff764", "time": "21308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21317, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21331, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21331", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21332, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21332", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21335, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21336, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21336", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21337, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21349, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21350, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21350", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21351, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21351", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21356, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21359, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21360, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21360", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21363, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21365, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21369, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21372, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21373, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21373", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21374, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cff760  PA:10cff770", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21378, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cff7ec  x8:10cff7e8", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000005  x8:10cff7e8  PA:10cff7e8", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21383, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000005", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cff764  x2:10cff760", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21390, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cff778 x11:10cff764  PA:10cff774", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff764  PA:10cff770", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21394, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21395, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000005 x10:00000005 x15:00000001", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000005 x14:0000000a", "time": "21429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21430, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21432, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cff764  PA:10cff770", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21436, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000005 x10:00000005 x15:00000001", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21470, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000005 x15:00000001", "time": "21470", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21504, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21535, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21535", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21536, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000005", "time": "21536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21539, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21541, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000005", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000035 x14:00000030 x16:00000005", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000035 x13:10cff778  PA:10cff778", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cff779 x13:10cff778", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21551, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cff779  PA:10cff779", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21552, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21554, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cff764  x2:10cff760", "time": "21556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cff740  x2:10cff760", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21562, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cff7e8  x2:10cff740  PA:10cff758", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cff778 x12:10cff764  PA:10cff774", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cff764  PA:10cff768", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cff740  PA:10cff754", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cff740  PA:10cff750", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cff740  PA:10cff74c", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cff740  PA:10cff75c", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cff740  PA:10cff748", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cff764 x12:10cff764", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21573, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000035 x15=10cff779 x15:10cff778  PA:10cff778", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000035", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21577, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cff764  PA:10cff76c", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21579, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21582, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21585, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21588, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21589, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21589", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21590, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21593, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21595, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21597, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21599, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cff764  PA:10cff76c", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21601, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21604, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21607, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21614, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cff778  x9:10cff764  PA:10cff774", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21616, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000035 x20=10cff779 x20:10cff778  PA:10cff778", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21618, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000035", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000035 x11:00000035", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21628, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21636, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000035 x14:1a104000  PA:1a1041a8", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21641, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21643, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cff77a x20:10cff779  PA:10cff779", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21646, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cff764  PA:10cff764", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21649, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cff740  PA:10cff75c", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cff7e8  x2:10cff740  PA:10cff758", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cff740  PA:10cff754", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cff740  PA:10cff750", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cff740  PA:10cff74c", "time": "21656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cff740  PA:10cff748", "time": "21657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cff760  x2:10cff740", "time": "21658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21659, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cff7ec x24:10cff7ec", "time": "21661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21662, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21665, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21668, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21682, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21682", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21683, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21683", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21686, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21688, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21702, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1041a8", "time": "21702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21707, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21710, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21713, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21727, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21727", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21728, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21728", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21731, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21733, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21736, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21747, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1041a8", "time": "21747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21752, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21755, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21758, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21773, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21776, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21777, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21777", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21778, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21781, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000065", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000328 x15:00000065", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000194 x15:00000065", "time": "21787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000028 x14:00000328", "time": "21788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000194 x13:00001f80", "time": "21789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001a8 x15:00000180 x14:00000028", "time": "21790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21792, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1041a8", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21797, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21800, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21803, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21817, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21817", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21818, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21818", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21819, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cff760  PA:10cff7bc", "time": "21819", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21820, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cff760  PA:10cff7b8", "time": "21820", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cff760  PA:10cff7b4", "time": "21821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21822, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cff760  PA:10cff7b0", "time": "21822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000005  x2:10cff760  PA:10cff7ac", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cff760  PA:10cff7a8", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cff760  PA:10cff7a4", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cff760  PA:10cff7a0", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cff760  PA:10cff79c", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cff760  PA:10cff798", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cff760  PA:10cff794", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cff7c0  x2:10cff760", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21837, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21839, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cff7c0  PA:10cff7dc", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cff800  x2:10cff7c0", "time": "21842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21843, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_5.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000066", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000006 x10:00000066", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000066", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000006", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000006", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000066", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000006 x19:00000066", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001800 x19:00000006 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10cffc00 x10:00001800  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000066", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000066", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000006 x12:00000066", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cffbc0  x2:10cffc00", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cffbc0  PA:10cffbe4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19012, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19012", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000006  x2:10cffbc0  PA:10cffbe8", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cffbc0  PA:10cffbec", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19016, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cffbe4  x2:10cffbc0", "time": "19016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cffbc0  PA:10cffbdc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cffbc0  PA:10cffbf0", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cffbc0  PA:10cffbf4", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19041, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cffbc0  PA:10cffbf8", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19042, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cffbc0  PA:10cffbfc", "time": "19042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cffbe4  x2:10cffbc0  PA:10cffbcc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19064, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cffb60  x2:10cffbc0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cffb78  x2:10cffb60", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cffb60  PA:10cffbb8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19084, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cffb60  PA:10cffbb0", "time": "19084", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000006  x2:10cffb60  PA:10cffbac", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cffb60  PA:10cffba8", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cffb60  PA:10cffba4", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19088, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cffb60  PA:10cffba0", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cffb60  PA:10cffb9c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19101, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cffb60  PA:10cffbbc", "time": "19101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cffb60  PA:10cffbb4", "time": "19102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cffb60  PA:10cffb98", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cffb60  PA:10cffb94", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19107, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cffbe4 x13:10cffbe4", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cffb78  x2:10cffb60  PA:10cffb74", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19129, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19129", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19132, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 48, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19192, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19192", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19193, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19193", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1041b0", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 43, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19363, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19364, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19364", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19367, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19367", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19368, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19369, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19372, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19377, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19381, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19383, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041b0", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19388, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19391, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19394, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19423, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19423", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19424, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19424", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19427, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19427", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19428, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19428", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19429, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19432, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19439, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19443, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1041b0", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19448, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19450, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19450", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19451, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19451", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19454, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19483, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19483", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19484, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19484", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19487, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19487", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19488, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19488", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19489, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19489", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19491, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19491", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19492, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19494, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19494", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19495, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19495", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19498, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19499, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19499", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19501, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19502, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19502", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19503, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041b0", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19508, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19511, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19514, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19514", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19528, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19528", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19529, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19529", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19532, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19532", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19533, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19533", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19534, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19534", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19536, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19536", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19537, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19537", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19539, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19540, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19540", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19543, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19544, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19545, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19548, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b0", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19552, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19552", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19553, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19556, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19559, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19594, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19594", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19595, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19595", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19600, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19603, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19605, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19606, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19614, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1041b0", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19619, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19622, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19625, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19642, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19645, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19645", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19647, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19649, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19650, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19652, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19661, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1041b0", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19666, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19668, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19669, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19672, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19687, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19688, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19688", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19691, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19692, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19692", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19693, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19707, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1041b0", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19711, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19711", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19712, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19715, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19718, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19732, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19732", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19733, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19733", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19736, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19737, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19737", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19738, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19741, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19752, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b0", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19756, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19756", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19757, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19760, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19763, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19778, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19778", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19779, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19782, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19784, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19787, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19798, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1041b0", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19803, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19806, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19809, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19826, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19831, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19834, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19845, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1041b0", "time": "19845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19850, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19852, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19852", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19853, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19856, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19856", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19872, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19872", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19873, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19873", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19876, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19878, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19881, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19884, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19885, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19885", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19892, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1041b0", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19896, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19896", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19897, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19897", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19900, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19903, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19917, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19917", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19918, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19918", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19922, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19923, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19923", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19925, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19925", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19926, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19926", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19928, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19933, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19934, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19934", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19936, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19937, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041b0", "time": "19937", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19942, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19945, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19948, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19948", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19962, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19963, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19963", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19966, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19966", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19967, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19967", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19968, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19968", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19970, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19970", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19971, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19975", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19976, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "19976", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "19977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19979, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "19979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19980, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "19980", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19982, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b0", "time": "19982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19987, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19990, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19993, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "19993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20009, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "20009", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20010, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "20010", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20015, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20018, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20020, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20020", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20021, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "20021", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "20023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "20025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20027, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20028, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20028", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20029, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1041b0", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20034, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20037, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20040, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20058, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20059, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20059", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20062, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20065, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cffb60  PA:10cffb64", "time": "20065", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20066, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cffb60  PA:10cffb68", "time": "20066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20067, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cffb60  PA:10cffb6c", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20068, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20068", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20069, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20069", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20076, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20076", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cffb60  PA:10cffb64", "time": "20077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20079, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20080, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20080", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20081, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20081", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20082, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20082", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20100, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20127, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20127", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20128, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20128", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20141, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20141", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20142, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20142", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20143, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cffb60  PA:10cffb70", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cffbe8  x8:10cffbe4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cffbe4  PA:10cffbe4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20476, "dur": 28, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cffb64  x2:10cffb60", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cffb78 x11:10cffb64  PA:10cffb74", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cffb64  PA:10cffb70", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20566, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20603, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20606, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cffb64  PA:10cffb70", "time": "20606", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cffb78  PA:10cffb78", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20772, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20772", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20773, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cffb79 x13:10cffb78", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cffb79  PA:10cffb79", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20794, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cffb64  x2:10cffb60", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cffb40  x2:10cffb60", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cffbe4  x2:10cffb40  PA:10cffb58", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cffb78 x12:10cffb64  PA:10cffb74", "time": "20840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cffb64  PA:10cffb68", "time": "20841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cffb40  PA:10cffb54", "time": "20842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cffb40  PA:10cffb50", "time": "20843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20844, "dur": 9, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cffb40  PA:10cffb4c", "time": "20844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cffb40  PA:10cffb5c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cffb40  PA:10cffb48", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20861, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20862, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20862", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20863, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cffb64 x12:10cffb64", "time": "20863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20864, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cffb79 x15:10cffb78  PA:10cffb78", "time": "20864", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20866, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20866", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cffb64  PA:10cffb6c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20883, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20886, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "20886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cffb64  PA:10cffb6c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20972, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20972", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20991, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cffb78  x9:10cffb64  PA:10cffb74", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21032, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cffb79 x20:10cffb78  PA:10cffb78", "time": "21032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a1041b0", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cffb7a x20:10cffb79  PA:10cffb79", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21115, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21116, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21116", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21118, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21119, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21119", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cffb40  PA:10cffb5c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21146, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cffbe4  x2:10cffb40  PA:10cffb58", "time": "21146", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cffb40  PA:10cffb54", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cffb40  PA:10cffb50", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cffb40  PA:10cffb4c", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cffb40  PA:10cffb48", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cffb60  x2:10cffb40", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21152, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cffbe8 x24:10cffbe8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 35, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21206, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21206", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21207, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21207", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21210, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21210", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21212, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21214, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21215, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21215", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21217, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21218, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21218", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21226, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041b0", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21230, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21230", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21231, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21231", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21233, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21234, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21234", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21237, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21237", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21251, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21251", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21252, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21252", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21255, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21256, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21256", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21257, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21257", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21260, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21263, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21271, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b0", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21275, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21275", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21276, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21276", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21279, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21282, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21299, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21299", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21300, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21300", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21303, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21303", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21306, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cffb60  PA:10cffb64", "time": "21306", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21307, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cffb60  PA:10cffb68", "time": "21307", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cffb60  PA:10cffb6c", "time": "21308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cffb60  PA:10cffb64", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21320, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21334, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21334", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21335, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21335", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21338, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21339, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21340, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21340", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21352, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21353, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21353", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21354, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21354", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21355, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21359, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21362, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21363, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21363", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21366, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21368, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21368", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21371, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21372, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21372", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21375, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21376, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21376", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21377, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21377", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21380, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cffb60  PA:10cffb70", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21381, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21381", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21384, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cffbec  x8:10cffbe8", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000006  x8:10cffbe8  PA:10cffbe8", "time": "21385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21386, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21389, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000006", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cffb64  x2:10cffb60", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21393, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cffb78 x11:10cffb64  PA:10cffb74", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21396, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cffb64  PA:10cffb70", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21397, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21397", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21398, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000006 x10:00000006 x15:00000001", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21432, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000006 x14:0000000a", "time": "21432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21435, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21438, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cffb64  PA:10cffb70", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21439, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000006 x10:00000006 x15:00000001", "time": "21439", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21473, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000006 x15:00000001", "time": "21473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21507, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21538, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21538", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21539, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000006", "time": "21539", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21542, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21544, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000006", "time": "21544", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000036 x14:00000030 x16:00000006", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21548, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000036 x13:10cffb78  PA:10cffb78", "time": "21548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21549, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21549", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cffb79 x13:10cffb78", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cffb79  PA:10cffb79", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21555, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21557, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cffb64  x2:10cffb60", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21562, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cffb40  x2:10cffb60", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cffbe8  x2:10cffb40  PA:10cffb58", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cffb78 x12:10cffb64  PA:10cffb74", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21567, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cffb64  PA:10cffb68", "time": "21567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cffb40  PA:10cffb54", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cffb40  PA:10cffb50", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21570, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cffb40  PA:10cffb4c", "time": "21570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cffb40  PA:10cffb5c", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cffb40  PA:10cffb48", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cffb64 x12:10cffb64", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21576, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000036 x15=10cffb79 x15:10cffb78  PA:10cffb78", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000036", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21580, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cffb64  PA:10cffb6c", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21582, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21582", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21587, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21588, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21588", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21591, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21591", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21598, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21599, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21599", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21600, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cffb64  PA:10cffb6c", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21604, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21607, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21610, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21616, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21617, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cffb78  x9:10cffb64  PA:10cffb74", "time": "21617", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21619, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000036 x20=10cffb79 x20:10cffb78  PA:10cffb78", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21621, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000036", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21624, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21625, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21625", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21627, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000036 x11:00000036", "time": "21627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21628, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21628", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21630, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21631, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21631", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21633, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21634, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21634", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21639, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000036 x14:1a104000  PA:1a1041b0", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21644, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21646, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cffb7a x20:10cffb79  PA:10cffb79", "time": "21646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21649, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cffb64  PA:10cffb64", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21651, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21652, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21652", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cffb40  PA:10cffb5c", "time": "21655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cffbe8  x2:10cffb40  PA:10cffb58", "time": "21656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cffb40  PA:10cffb54", "time": "21657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cffb40  PA:10cffb50", "time": "21658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cffb40  PA:10cffb4c", "time": "21659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cffb40  PA:10cffb48", "time": "21660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cffb60  x2:10cffb40", "time": "21661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21662, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cffbec x24:10cffbec", "time": "21664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21665, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21667, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21668, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21668", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21671, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21671", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21685, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21685", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21686, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21686", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21691, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21694, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21696, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21699, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21705, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1041b0", "time": "21705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21710, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21712, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21712", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21713, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21716, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21730, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21730", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21731, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21731", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21734, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21734", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21736, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21738, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21738", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21739, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21741, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21742, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21742", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21744, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21745, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21745", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21750, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1041b0", "time": "21750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21755, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21757, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21757", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21758, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21758", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21761, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21761", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21775, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21775", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21776, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21776", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21779, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21779", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21781, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21783, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21783", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21784, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000066", "time": "21787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000330 x15:00000066", "time": "21789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21790, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=00000198 x15:00000066", "time": "21790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000030 x14:00000330", "time": "21791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:00000198 x13:00001f80", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b0 x15:00000180 x14:00000030", "time": "21793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21795, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1041b0", "time": "21795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21800, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21802, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21803, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21803", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21806, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21822, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21823, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cffb60  PA:10cffbbc", "time": "21823", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21824, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cffb60  PA:10cffbb8", "time": "21824", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21825, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cffb60  PA:10cffbb4", "time": "21825", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cffb60  PA:10cffbb0", "time": "21826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21827, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000006  x2:10cffb60  PA:10cffbac", "time": "21827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cffb60  PA:10cffba8", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cffb60  PA:10cffba4", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cffb60  PA:10cffba0", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21836, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cffb60  PA:10cffb9c", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cffb60  PA:10cffb98", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cffb60  PA:10cffb94", "time": "21839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cffbc0  x2:10cffb60", "time": "21840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21841, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cffbc0  PA:10cffbdc", "time": "21843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10cffc00  x2:10cffbc0", "time": "21845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21846, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_6.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 16999, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_start", "args":{"pc": "1c000080", "instr": "jal x0, 24              ", "time": "16999", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:191"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17017, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_entry", "args":{"pc": "1c000098", "instr": "csrrs x10, x0, 0xf14       x10=00000067", "time": "17017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:31"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17018, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_entry", "args":{"pc": "1c00009c", "instr": "andi x11, x10, 31         x11=00000007 x10:00000067", "time": "17018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:35"}},
+{"name": "srli", "cat": "srli", "ph": "X", "ts": 17035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_entry", "args":{"pc": "1c0000a0", "instr": "srli x10, x10, 0x5        x10=00000003 x10:00000067", "time": "17035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:36"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 17036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_entry", "args":{"pc": "1c0000a2", "instr": "beq x11, x0, 8           x11:00000007", "time": "17036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17037, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "_entry", "args":{"pc": "1c0000a6", "instr": "jal x0, 8282            ", "time": "17037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/rt/crt0.S:43"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17055, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002100", "instr": "lui x5, 0x70000           x5=00070000", "time": "17055", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:47"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17056, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002104", "instr": "lui x6, 0x1b204000        x6=1b204000", "time": "17056", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:48"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 17057, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c002108", "instr": "sw x5, 0(x6)             x5:00070000  x6:1b204000  PA:1b204000", "time": "17057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:49"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 17058, "dur": 52, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_pe_start", "args":{"pc": "1c00210c", "instr": "bne x11, x0, 226         x11:00000007", "time": "17058", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:55"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 17110, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021ee", "instr": "lui x18, 0x1b204000      x18=1b204000", "time": "17110", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:213"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 17111, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f2", "instr": "csrrs x19, x0, 0xf14       x19=00000067", "time": "17111", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:214"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 17112, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021f6", "instr": "andi x19, x19, 31         x19=00000007 x19:00000067", "time": "17112", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:215"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17113, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fa", "instr": "auipc x20, 0x0             x20=1c0021fa", "time": "17113", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c0021fe", "instr": "addi x20, x20, 18         x20=1c00220c x20:1c0021fa", "time": "17132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:216"}},
+{"name": "auipc", "cat": "auipc", "ph": "X", "ts": 17133, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002202", "instr": "auipc x21, 0x0             x21=1c002202", "time": "17133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 17134, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c002206", "instr": "addi x21, x21, 14         x21=1c002210 x21:1c002202", "time": "17134", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:217"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 17135, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_slave_start", "args":{"pc": "1c00220a", "instr": "jal x0, 6               ", "time": "17135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:218"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 17154, "dur": 1648, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c00222d x18:1b204000  PA:1b204080", "time": "17154", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18802, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000400 x18:1b204000  PA:1b204080", "time": "18802", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18821, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000001  x5:1c00222d", "time": "18821", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18822, "dur": 25, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000001", "time": "18822", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18847, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c002226", "instr": "add x1, x21, x0           x1=1c002210 x21:1c002210", "time": "18847", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:255"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18848, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_other_entry", "args":{"pc": "1c00222a", "instr": "jalr x0, x5, 0             x5:1c00222d", "time": "18848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:256"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18850, "dur": 30, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c00222c", "instr": "p.elw x5, 128(x18)          x5=10cfe400 x18:1b204000  PA:1b204080", "time": "18850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:264"}},
+{"name": "mul", "cat": "mul", "ph": "X", "ts": 18880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002230", "instr": "mul x10, x19, x10        x10=00001c00 x19:00000007 x10:00000400", "time": "18880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18881, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002234", "instr": "add x2, x10, x5           x2=10d00000 x10:00001c00  x5:10cfe400", "time": "18881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:271"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18882, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_set_slave_stack", "args":{"pc": "1c002238", "instr": "jalr x0, x1, 0             x1:1c002210", "time": "18882", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:272"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18884, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002210", "instr": "p.elw x5, 128(x18)          x5=1c0009bc x18:1b204000  PA:1b204080", "time": "18884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:239"}},
+{"name": "p.elw", "cat": "p.elw", "ph": "X", "ts": 18921, "dur": 8, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002214", "instr": "p.elw x10, 128(x18)        x10=00000000 x18:1b204000  PA:1b204080", "time": "18921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:240"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 18929, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c002218", "instr": "andi x6, x5, 1             x6=00000000  x5:1c0009bc", "time": "18929", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:243"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 18930, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_wait_for_dispatch", "args":{"pc": "1c00221c", "instr": "bne x6, x0, 10            x6:00000000", "time": "18930", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:244"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 18931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002220", "instr": "add x1, x20, x0           x1=1c00220c x20:1c00220c", "time": "18931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:249"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 18932, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_fork_entry", "args":{"pc": "1c002224", "instr": "jalr x0, x5, 0             x5:1c0009bc", "time": "18932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/kernel/riscv/pe-eu-v3.S:250"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 18950, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009bc", "instr": "csrrs x12, x0, 0xf14       x12=00000067", "time": "18950", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:181"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 18971, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "core_entry", "args":{"pc": "1c0009c0", "instr": "lui x10, 0x1c002000      x10=1c002000", "time": "18971", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "srai", "cat": "srai", "ph": "X", "ts": 18972, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_cluster_id", "args":{"pc": "1c0009c4", "instr": "srai x11, x12, 0x405      x11=00000003 x12:00000067", "time": "18972", "Origin": "/scratch/digirols/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:187"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "core_entry", "args":{"pc": "1c0009c8", "instr": "p.bclr x11, x11, 25, 6      x11=00000003 x11:00000003", "time": "18973", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 18974, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "core_entry", "args":{"pc": "1c0009cc", "instr": "p.bclr x12, x12, 26, 5      x12=00000007 x12:00000067", "time": "18974", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 18975, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "core_entry", "args":{"pc": "1c0009d0", "instr": "addi x10, x10, 828        x10=1c00233c x10:1c002000", "time": "18975", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 18976, "dur": 29, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "core_entry", "args":{"pc": "1c0009d4", "instr": "jal x0, 3644            ", "time": "18976", "Origin": "/scratch/digirols/pulp_api_example/main.c:48"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19005, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001810", "instr": "addi x2, x2, -64           x2=10cfffc0  x2:10d00000", "time": "19005", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19006, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001812", "instr": "sw x11, 36(x2)          x11:00000003  x2:10cfffc0  PA:10cfffe4", "time": "19006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19013, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001814", "instr": "lui x11, 0x1c001000      x11=1c001000", "time": "19013", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19014, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001818", "instr": "sw x12, 40(x2)          x12:00000007  x2:10cfffc0  PA:10cfffe8", "time": "19014", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19015, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00181a", "instr": "sw x13, 44(x2)          x13:00000000  x2:10cfffc0  PA:10cfffec", "time": "19015", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19016, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00181c", "instr": "add x12, x0, x10         x12=1c00233c x10:1c00233c", "time": "19016", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19017, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00181e", "instr": "addi x13, x2, 36          x13=10cfffe4  x2:10cfffc0", "time": "19017", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001820", "instr": "addi x10, x0, 0           x10=00000000", "time": "19030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001822", "instr": "addi x11, x11, 1910       x11=1c001776 x11:1c001000", "time": "19031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19032, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001826", "instr": "sw x1, 28(x2)            x1:1c00220c  x2:10cfffc0  PA:10cfffdc", "time": "19032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19038, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001828", "instr": "sw x14, 48(x2)          x14:00000000  x2:10cfffc0  PA:10cffff0", "time": "19038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19039, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00182a", "instr": "sw x15, 52(x2)          x15:00000000  x2:10cfffc0  PA:10cffff4", "time": "19039", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19040, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00182c", "instr": "sw x16, 56(x2)          x16:00000000  x2:10cfffc0  PA:10cffff8", "time": "19040", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19041, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00182e", "instr": "sw x17, 60(x2)          x17:00000000  x2:10cfffc0  PA:10cffffc", "time": "19041", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:315"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19057, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001830", "instr": "sw x13, 12(x2)          x13:10cfffe4  x2:10cfffc0  PA:10cfffcc", "time": "19057", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:320"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19062, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001832", "instr": "jal x1, 830               x1=1c001834", "time": "19062", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:321"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19077, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b70", "instr": "addi x2, x2, -96           x2=10cfff60  x2:10cfffc0", "time": "19077", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19078, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b72", "instr": "addi x15, x2, 24          x15=10cfff78  x2:10cfff60", "time": "19078", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19079, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b74", "instr": "sw x8, 88(x2)            x8:00000000  x2:10cfff60  PA:10cfffb8", "time": "19079", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19085, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b76", "instr": "sw x18, 80(x2)          x18:1b204000  x2:10cfff60  PA:10cfffb0", "time": "19085", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19086, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b78", "instr": "sw x19, 76(x2)          x19:00000007  x2:10cfff60  PA:10cfffac", "time": "19086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19087, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7a", "instr": "sw x20, 72(x2)          x20:1c00220c  x2:10cfff60  PA:10cfffa8", "time": "19087", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7c", "instr": "sw x21, 68(x2)          x21:1c002210  x2:10cfff60  PA:10cfffa4", "time": "19088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19089, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b7e", "instr": "sw x22, 64(x2)          x22:00000000  x2:10cfff60  PA:10cfffa0", "time": "19089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19100, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b80", "instr": "sw x23, 60(x2)          x23:00000000  x2:10cfff60  PA:10cfff9c", "time": "19100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19102, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b82", "instr": "sw x1, 92(x2)            x1:1c001834  x2:10cfff60  PA:10cfffbc", "time": "19102", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19103, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b84", "instr": "sw x9, 84(x2)            x9:00000000  x2:10cfff60  PA:10cfffb4", "time": "19103", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b86", "instr": "sw x24, 56(x2)          x24:00000000  x2:10cfff60  PA:10cfff98", "time": "19104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19105, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b88", "instr": "sw x25, 52(x2)          x25:00000000  x2:10cfff60  PA:10cfff94", "time": "19105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19106, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8a", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "19106", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19107, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8c", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "19107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19108, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b8e", "instr": "add x8, x0, x13           x8=10cfffe4 x13:10cfffe4", "time": "19108", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:270"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 19123, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b90", "instr": "sw x15, 20(x2)          x15:10cfff78  x2:10cfff60  PA:10cfff74", "time": "19123", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:278"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19130, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b92", "instr": "addi x20, x0, 37          x20=00000025", "time": "19130", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19131, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b96", "instr": "addi x23, x0, 45          x23=0000002d", "time": "19131", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19132, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9a", "instr": "addi x21, x0, 1           x21=00000001", "time": "19132", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19133, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "a2d", "args":{"pc": "1c001b9c", "instr": "addi x22, x0, 5           x22=00000005", "time": "19133", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:193"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19144, "dur": 50, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000048 x12:1c00233c  PA:1c00233c", "time": "19144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19194, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233d x12:1c00233c", "time": "19194", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19195, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000048", "time": "19195", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19211, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000048 x20:00000025", "time": "19211", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19213, "dur": 27, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19240, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000048 x11:00000048", "time": "19240", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19241, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19241", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19264, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19264", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19266, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19286, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19286", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19287, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19287", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19288, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19288", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19289, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19289", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19290, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19290", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19291, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19291", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19292, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000048 x14:1a104000  PA:1a1041b8", "time": "19292", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19296, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19296", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19297, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19297", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233d  x9:1c00233d", "time": "19316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19317, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19320, "dur": 54, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c00233d  PA:1c00233d", "time": "19320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233e x12:1c00233d", "time": "19374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19383, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19385, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19385", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19386, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19386", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19389, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19390, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19390", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19391, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19391", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19392, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19393, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19394, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041b8", "time": "19394", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19399, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19401, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233e  x9:1c00233e", "time": "19401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19402, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19402", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19405, "dur": 24, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000079 x12:1c00233e  PA:1c00233e", "time": "19405", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19429, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00233f x12:1c00233e", "time": "19429", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19430, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000079", "time": "19430", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19433, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000079 x20:00000025", "time": "19433", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19434, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19434", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19435, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000079 x11:00000079", "time": "19437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19438, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19440, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19440", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19442, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19443, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19443", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19444, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19444", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19445, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19445", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19446, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19446", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19447, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19447", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19448, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19448", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19449, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000079 x14:1a104000  PA:1a1041b8", "time": "19449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19453, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19453", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19454, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19454", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19456, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00233f  x9:1c00233f", "time": "19456", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19457, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19457", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19460, "dur": 32, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00233f  PA:1c00233f", "time": "19460", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19492, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002340 x12:1c00233f", "time": "19492", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19493, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "19493", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19496, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "19496", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19497, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19497", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19498, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19498", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19500, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "19500", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19501, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19501", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19503, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19503", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19504, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19505, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19505", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19506, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19506", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19507, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19507", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19508, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19508", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19509, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19509", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19510, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19511, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19511", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19512, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041b8", "time": "19512", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19516, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19516", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19517, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19517", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19519, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002340  x9:1c002340", "time": "19519", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19520, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19520", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19523, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002340  PA:1c002340", "time": "19523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19542, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002341 x12:1c002340", "time": "19542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19543, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19543", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19546, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19546", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19547, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19548, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19548", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19555, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19556, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19556", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19559, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19560, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19560", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19561, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19562, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b8", "time": "19562", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19567, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19569, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002341  x9:1c002341", "time": "19569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19570, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19570", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19573, "dur": 23, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000049 x12:1c002341  PA:1c002341", "time": "19573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002342 x12:1c002341", "time": "19596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19597, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000049", "time": "19597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19600, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000049 x20:00000025", "time": "19600", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19602, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000049 x11:00000049", "time": "19604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19607, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19608, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19608", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19609, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19610, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19610", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19611, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19611", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19612, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19613, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19613", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19615, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19616, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000049 x14:1a104000  PA:1a1041b8", "time": "19616", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19621, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19623, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002342  x9:1c002342", "time": "19623", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19624, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19627, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000027 x12:1c002342  PA:1c002342", "time": "19627", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002343 x12:1c002342", "time": "19642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19643, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000027", "time": "19643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19646, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000027 x20:00000025", "time": "19646", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19647, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19647", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19648, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19650, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000027 x11:00000027", "time": "19650", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19654, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19655, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19655", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19657, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19658, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19658", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19659, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19659", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19662, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000027 x14:1a104000  PA:1a1041b8", "time": "19662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002343  x9:1c002343", "time": "19669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19670, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19673, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006d x12:1c002343  PA:1c002343", "time": "19673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19689, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002344 x12:1c002343", "time": "19689", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19690, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006d", "time": "19690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19693, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006d x20:00000025", "time": "19693", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19695, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19697, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006d x11:0000006d", "time": "19697", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19698, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19700, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19700", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19709, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006d x14:1a104000  PA:1a1041b8", "time": "19709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19713, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19713", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19714, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19716, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002344  x9:1c002344", "time": "19716", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19717, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19720, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002344  PA:1c002344", "time": "19720", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002345 x12:1c002344", "time": "19735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19736, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19741, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19755, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b8", "time": "19755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19760, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002345  x9:1c002345", "time": "19762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19763, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19766, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000063 x12:1c002345  PA:1c002345", "time": "19766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19780, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002346 x12:1c002345", "time": "19780", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19781, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000063", "time": "19781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19784, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000063 x20:00000025", "time": "19784", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19786, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19788, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000063 x11:00000063", "time": "19788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19789, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19791, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19791", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19800, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000063 x14:1a104000  PA:1a1041b8", "time": "19800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19804, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19804", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19805, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19807, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002346  x9:1c002346", "time": "19807", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19808, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19811, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000006f x12:1c002346  PA:1c002346", "time": "19811", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19826, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002347 x12:1c002346", "time": "19826", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19827, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000006f", "time": "19827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000006f x20:00000025", "time": "19830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19832, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000006f x11:0000006f", "time": "19834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19835, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19838, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19839, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19839", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19840, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19840", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19841, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19841", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19842, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19842", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19846, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000006f x14:1a104000  PA:1a1041b8", "time": "19846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19851, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19853, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002347  x9:1c002347", "time": "19853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19854, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19854", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19857, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000072 x12:1c002347  PA:1c002347", "time": "19857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19875, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002348 x12:1c002347", "time": "19875", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19876, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000072", "time": "19876", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19879, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000072 x20:00000025", "time": "19879", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19880, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19880", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19881, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19881", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19883, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000072 x11:00000072", "time": "19883", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19884, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19886, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19886", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19887, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19888, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19888", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19889, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19889", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19890, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19890", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19891, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19891", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19892, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19892", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19893, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19893", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19894, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19894", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19895, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000072 x14:1a104000  PA:1a1041b8", "time": "19895", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19899, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19899", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19900, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19902, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002348  x9:1c002348", "time": "19902", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19903, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19903", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19906, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000065 x12:1c002348  PA:1c002348", "time": "19906", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19927, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002349 x12:1c002348", "time": "19927", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19928, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000065", "time": "19928", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19931, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000065 x20:00000025", "time": "19931", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19932, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19932", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19933, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19933", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19935, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000065 x11:00000065", "time": "19935", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19936, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19936", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19938, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19938", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19939, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19939", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19940, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19940", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19941, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19941", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19943, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19944, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19944", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19945, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19945", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19946, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19946", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19947, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000065 x14:1a104000  PA:1a1041b8", "time": "19947", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19951, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19951", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19952, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19952", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19954, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002349  x9:1c002349", "time": "19954", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19955, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "19955", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 19958, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c002349  PA:1c002349", "time": "19958", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19973, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234a x12:1c002349", "time": "19973", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 19974, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "19974", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 19977, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "19977", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19978, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "19978", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19979, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "19979", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19981, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "19981", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19982, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "19982", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19984, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "19984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 19985, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "19985", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 19986, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "19986", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19987, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "19987", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 19988, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "19988", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 19989, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "19989", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 19990, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "19990", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 19991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "19991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 19992, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "19992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 19993, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b8", "time": "19993", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 19997, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "19997", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 19998, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "19998", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20000, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234a  x9:1c00234a", "time": "20000", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20001, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20001", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20004, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000028 x12:1c00234a  PA:1c00234a", "time": "20004", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20018, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234b x12:1c00234a", "time": "20018", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20019, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000028", "time": "20019", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20022, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000028 x20:00000025", "time": "20022", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20024, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "20024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20026, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000028 x11:00000028", "time": "20026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20027, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "20027", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20029, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "20029", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 20030, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "20030", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20031, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "20031", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20032, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "20032", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 20033, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "20033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 20034, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "20034", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 20035, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "20035", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20036, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "20036", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 20037, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "20037", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 20038, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000028 x14:1a104000  PA:1a1041b8", "time": "20038", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20042, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "20042", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20043, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "20043", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20045, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234b  x9:1c00234b", "time": "20045", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20046, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "20046", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20049, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234b  PA:1c00234b", "time": "20049", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20063, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234c x12:1c00234b", "time": "20063", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20064, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "20064", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20067, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "20067", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20070, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xx  x2:10cfff60  PA:10cfff64", "time": "20070", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20071, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfff60  PA:10cfff68", "time": "20071", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20072, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfff60  PA:10cfff6c", "time": "20072", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20073, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xx", "time": "20073", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20074, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "20074", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 20092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "20092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfff60  PA:10cfff64", "time": "20093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "20094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "20095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "20096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "20097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "20098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "20099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20100, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "20100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20101, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c00234c  PA:1c00234c", "time": "20101", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20135, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c00234d  x9:1c00234c", "time": "20135", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20136, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "20136", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20143, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "20143", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20144, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "20144", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20145, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "20145", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20165, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "20165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20184, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "20184", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20187, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "20187", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20205, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "20205", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "20224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "20225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 20226, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "20226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20245, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "20245", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20263, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "20263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20282, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "20282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20283, "dur": 38, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "20283", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20321, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "20321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20339, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "20339", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20358, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "20358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20359, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "20359", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20393, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c00234d x24:1c00234d", "time": "20393", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20412, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "20412", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20413, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "20413", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20431, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "20431", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20432, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfff60  PA:10cfff70", "time": "20432", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20449, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "20449", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20468, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfffe8  x8:10cfffe4", "time": "20468", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20469, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000003  x8:10cfffe4  PA:10cfffe4", "time": "20469", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 20473, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "20473", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20504, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000003", "time": "20504", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20523, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfff64  x2:10cfff60", "time": "20523", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20524, "dur": 18, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "20524", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20542, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfff78 x11:10cfff64  PA:10cfff74", "time": "20542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20559, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfff64  PA:10cfff70", "time": "20559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20566, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "20566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20567, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000003 x10:00000003 x15:00000001", "time": "20567", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 20601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000003 x14:0000000a", "time": "20601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "20602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "20603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20604, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "20604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20607, "dur": 12, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfff64  PA:10cfff70", "time": "20607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20619, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000003 x10:00000003 x15:00000001", "time": "20619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 20653, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000003 x15:00000001", "time": "20653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 20687, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "20687", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20718, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "20718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20719, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000003", "time": "20719", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20722, "dur": 21, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "20722", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 20743, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000003", "time": "20743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20765, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000033 x14:00000030 x16:00000003", "time": "20765", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20766, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000033 x13:10cfff78  PA:10cfff78", "time": "20766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20773, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "20773", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20774, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfff79 x13:10cfff78", "time": "20774", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20785, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "20785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 20787, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "20787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 20788, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfff79  PA:10cfff79", "time": "20788", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 20794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "20794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20795, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "20795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20810, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfff64  x2:10cfff60", "time": "20810", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20827, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "20827", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "20828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20829, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "20829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfff40  x2:10cfff60", "time": "20831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfffe4  x2:10cfff40  PA:10cfff58", "time": "20832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfff78 x12:10cfff64  PA:10cfff74", "time": "20833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 20834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfff64  PA:10cfff68", "time": "20834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c00234d  x2:10cfff40  PA:10cfff54", "time": "20835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfff40  PA:10cfff50", "time": "20836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20837, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfff40  PA:10cfff4c", "time": "20837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20853, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfff40  PA:10cfff5c", "time": "20853", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 20857, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfff40  PA:10cfff48", "time": "20857", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20858, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "20858", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20859, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "20859", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20860, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfff64 x12:10cfff64", "time": "20860", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 20861, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000033 x15=10cfff79 x15:10cfff78  PA:10cfff78", "time": "20861", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20863, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000033", "time": "20863", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20877, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "20877", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20878, "dur": 6, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfff64  PA:10cfff6c", "time": "20878", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20884, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "20884", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20887, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "20887", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20900, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "20900", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20901, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "20901", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20920, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "20920", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 20921, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "20921", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20922, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "20922", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 20942, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "20942", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 20943, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "20943", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 20960, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "20960", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 20961, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "20961", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 20962, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "20962", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20964, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfff64  PA:10cfff6c", "time": "20964", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20971, "dur": 13, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "20971", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 20984, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "20984", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 20991, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "20991", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 20992, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "20992", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21006, "dur": 17, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21006", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21023, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21023", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21024, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21024", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21025, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21025", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21026, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfff78  x9:10cfff64  PA:10cfff74", "time": "21026", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21033, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000033 x20=10cfff79 x20:10cfff78  PA:10cfff78", "time": "21033", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21047, "dur": 19, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000033", "time": "21047", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21066, "dur": 20, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21066", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21086, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21086", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21088, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000033 x11:00000033", "time": "21088", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21089, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21089", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21091, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21091", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21092, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21092", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21093, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21093", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21094, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21094", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21095, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21095", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21096, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21096", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21097, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21097", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21098, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21098", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21099, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21099", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21100, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000033 x14:1a104000  PA:1a1041b8", "time": "21100", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21104, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21104", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21105, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21105", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21107, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfff7a x20:10cfff79  PA:10cfff79", "time": "21107", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21114, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21114", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21115, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21115", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21117, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21117", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21118, "dur": 22, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21118", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21140, "dur": 7, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfff40  PA:10cfff5c", "time": "21140", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21147, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfffe4  x2:10cfff40  PA:10cfff58", "time": "21147", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21148, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c00234d  x2:10cfff40  PA:10cfff54", "time": "21148", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21149, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfff40  PA:10cfff50", "time": "21149", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21150, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfff40  PA:10cfff4c", "time": "21150", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21151, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfff40  PA:10cfff48", "time": "21151", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21152, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfff60  x2:10cfff40", "time": "21152", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21153, "dur": 11, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21153", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21164, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfffe8 x24:10cfffe8", "time": "21164", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21165, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21165", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21167, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234d  x9:1c00234d", "time": "21167", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21168, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21168", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21171, "dur": 37, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000002c x12:1c00234d  PA:1c00234d", "time": "21171", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21208, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234e x12:1c00234d", "time": "21208", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21209, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000002c", "time": "21209", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21212, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000002c x20:00000025", "time": "21212", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21213, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21213", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21214, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21214", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21216, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000002c x11:0000002c", "time": "21216", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21217, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21217", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21219, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21219", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21220, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21220", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21221, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21221", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21222, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21222", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21223, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21223", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21224, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21224", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21225, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21225", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21226, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21226", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21227, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21227", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21228, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000002c x14:1a104000  PA:1a1041b8", "time": "21228", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21232, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21232", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21233, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21233", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21235, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234e  x9:1c00234e", "time": "21235", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21236, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21236", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21239, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000020 x12:1c00234e  PA:1c00234e", "time": "21239", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21254, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c00234f x12:1c00234e", "time": "21254", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21255, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000020", "time": "21255", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21258, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000020 x20:00000025", "time": "21258", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21259, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21259", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21260, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21260", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21262, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000020 x11:00000020", "time": "21262", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21263, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21263", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21265, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21265", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21266, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21266", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21267, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21267", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21268, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21268", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21269, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21269", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21270, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21270", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21271, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21271", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21272, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21272", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21273, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21273", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21274, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000020 x14:1a104000  PA:1a1041b8", "time": "21274", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21278, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21278", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21279, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21279", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21281, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c00234f  x9:1c00234f", "time": "21281", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21282, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21282", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21285, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000025 x12:1c00234f  PA:1c00234f", "time": "21285", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21301, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002350 x12:1c00234f", "time": "21301", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21302, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000025", "time": "21302", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21305, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000025 x20:00000025", "time": "21305", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21308, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bcc", "instr": "lbu x15, 4(x2)           x15=000000xX  x2:10cfff60  PA:10cfff64", "time": "21308", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21309, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd0", "instr": "sw x0, 8(x2)             x2:10cfff60  PA:10cfff68", "time": "21309", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:290"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21310, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd2", "instr": "sb x0, 12(x2)            x2:10cfff60  PA:10cfff6c", "time": "21310", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:292"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21311, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bd6", "instr": "p.insert x15, x0, 0, 0        x15=000000xX x15:000000xX", "time": "21311", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:288"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21312, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bda", "instr": "p.insert x15, x0, 0, 1        x15=000000xX x15:000000xX", "time": "21312", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:289"}},
+{"name": "p.insert", "cat": "p.insert", "ph": "X", "ts": 21313, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bde", "instr": "p.insert x15, x0, 0, 3        x15=000000xX x15:000000xX", "time": "21313", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21314, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be2", "instr": "sb x15, 4(x2)           x15:000000xX  x2:10cfff60  PA:10cfff64", "time": "21314", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:291"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21315, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be6", "instr": "addi x14, x0, 0           x14=00000000", "time": "21315", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21316, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001be8", "instr": "addi x12, x0, 0           x12=00000000", "time": "21316", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21317, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bea", "instr": "addi x13, x0, 0           x13=00000000", "time": "21317", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21318, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bec", "instr": "addi x10, x0, 0           x10=00000000", "time": "21318", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21319, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bee", "instr": "addi x11, x0, 0           x11=00000000", "time": "21319", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21320, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf0", "instr": "addi x16, x0, 48          x16=00000030", "time": "21320", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21321, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf4", "instr": "addi x17, x0, 35          x17=00000023", "time": "21321", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21322, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bf8", "instr": "lbu x15, 0(x9)           x15=00000069  x9:1c002350  PA:1c002350", "time": "21322", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21337, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bfc", "instr": "addi x24, x9, 1           x24=1c002351  x9:1c002350", "time": "21337", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21338, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c00", "instr": "bne x15, x0, 66          x15:00000069", "time": "21338", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21341, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c42", "instr": "beq x15, x23, 24         x15:00000069 x23:0000002d", "time": "21341", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21342, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c46", "instr": "beq x15, x16, 12         x15:00000069 x16:00000030", "time": "21342", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21343, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c4a", "instr": "bne x15, x17, -72        x15:00000069 x17:00000023", "time": "21343", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:296"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21346, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c02", "instr": "beq x10, x0, 14          x10:00000000", "time": "21346", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21349, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c10", "instr": "beq x12, x0, 14          x12:00000000", "time": "21349", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21352, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c1e", "instr": "beq x14, x0, 14          x14:00000000", "time": "21352", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:295"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21355, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c2c", "instr": "addi x14, x15, -48        x14=00000039 x15:00000069", "time": "21355", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21356, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c30", "instr": "andi x14, x14, 255        x14=00000039 x14:00000039", "time": "21356", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21357, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c34", "instr": "addi x13, x0, 9           x13=00000009", "time": "21357", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "bltu", "cat": "bltu", "ph": "X", "ts": 21358, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c36", "instr": "bltu x13, x14, 86         x13:00000009 x14:00000039", "time": "21358", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:313"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21361, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c8c", "instr": "addi x14, x0, 46          x14=0000002e", "time": "21361", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21362, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001c90", "instr": "bne x15, x14, 34         x15:00000069 x14:0000002e", "time": "21362", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:320"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21365, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb2", "instr": "addi x14, x0, 122         x14=0000007a", "time": "21365", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21366, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cb6", "instr": "bne x15, x14, 68         x15:00000069 x14:0000007a", "time": "21366", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:330"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21369, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfa", "instr": "addi x14, x0, 108         x14=0000006c", "time": "21369", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21371, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001cfe", "instr": "bne x15, x14, 520        x15:00000069 x14:0000006c", "time": "21371", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:343"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21374, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f06", "instr": "addi x14, x0, 105         x14=00000069", "time": "21374", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21375, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f0a", "instr": "beq x15, x14, 52         x15:00000069 x14:00000069", "time": "21375", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21378, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f3e", "instr": "add x9, x0, x24           x9=1c002351 x24:1c002351", "time": "21378", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21379, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f40", "instr": "addi x15, x0, 0           x15=00000000", "time": "21379", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21380, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001f42", "instr": "jal x0, -504            ", "time": "21380", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:285"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21382, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4a", "instr": "addi x14, x0, 10          x14=0000000a", "time": "21382", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21383, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4c", "instr": "sw x14, 16(x2)          x14:0000000a  x2:10cfff60  PA:10cfff70", "time": "21383", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:374"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21384, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d4e", "instr": "p.bneimm x15, 230             x15:00000000", "time": "21384", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:377"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21387, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e34", "instr": "addi x24, x8, 4           x24=10cfffec  x8:10cfffe8", "time": "21387", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:369"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21388, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e38", "instr": "lw x10, 0(x8)           x10=00000007  x8:10cfffe8  PA:10cfffe8", "time": "21388", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:382"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21389, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001e3a", "instr": "p.bneimm x15, 26              x15:00000000", "time": "21389", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:381"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21392, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e54", "instr": "bge x10, x0, 16          x10:00000007", "time": "21392", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:182"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21395, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e64", "instr": "addi x11, x2, 4           x11=10cfff64  x2:10cfff60", "time": "21395", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21396, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e66", "instr": "jal x1, -1128             x1=1c001e68", "time": "21396", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21398, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c0019fe", "instr": "lw x13, 16(x11)         x13=10cfff78 x11:10cfff64  PA:10cfff74", "time": "21398", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:165"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21399, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a00", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfff64  PA:10cfff70", "time": "21399", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21400, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a02", "instr": "addi x15, x0, 1           x15=00000001", "time": "21400", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:164"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21401, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a04", "instr": "divu x12, x10, x15        x12=00000007 x10:00000007 x15:00000001", "time": "21401", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "bgeu", "cat": "bgeu", "ph": "X", "ts": 21435, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a08", "instr": "bgeu x12, x14, 16         x12:00000007 x14:0000000a", "time": "21435", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21436, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a0c", "instr": "addi x12, x0, 0           x12=00000000", "time": "21436", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:163"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21437, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a0e", "instr": "addi x6, x0, 9             x6=00000009", "time": "21437", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21438, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000001", "time": "21438", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21441, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a1e", "instr": "lw x14, 12(x11)         x14=0000000a x11:10cfff64  PA:10cfff70", "time": "21441", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21442, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a20", "instr": "divu x16, x10, x15        x16=00000007 x10:00000007 x15:00000001", "time": "21442", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:169"}},
+{"name": "remu", "cat": "remu", "ph": "X", "ts": 21476, "dur": 34, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a24", "instr": "remu x10, x10, x15        x10=00000000 x10:00000007 x15:00000001", "time": "21476", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:170"}},
+{"name": "divu", "cat": "divu", "ph": "X", "ts": 21510, "dur": 31, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a28", "instr": "divu x15, x15, x14        x15=00000000 x15:00000001 x14:0000000a", "time": "21510", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:171"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21541, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a2c", "instr": "bne x12, x0, 14          x12:00000000", "time": "21541", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21542, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a2e", "instr": "blt x0, x16, 12          x16:00000007", "time": "21542", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:172 (discriminator 1)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21545, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a3a", "instr": "addi x14, x0, 48          x14=00000030", "time": "21545", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "bge", "cat": "bge", "ph": "X", "ts": 21547, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a3e", "instr": "bge x6, x16, 24           x6:00000009 x16:00000007", "time": "21547", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21550, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a56", "instr": "add x14, x14, x16        x14=00000037 x14:00000030 x16:00000007", "time": "21550", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21551, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a58", "instr": "sb x14, 0(x13)          x14:00000037 x13:10cfff78  PA:10cfff78", "time": "21551", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21553, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a5c", "instr": "addi x12, x12, 1          x12=00000001 x12:00000000", "time": "21553", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:174 (discriminator 8)"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21554, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a5e", "instr": "addi x13, x13, 1          x13=10cfff79 x13:10cfff78", "time": "21554", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21555, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a60", "instr": "jal x0, -80             ", "time": "21555", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:173 (discriminator 8)"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21557, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a10", "instr": "bne x15, x0, 14          x15:00000000", "time": "21557", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:168"}},
+{"name": "sb", "cat": "sb", "ph": "X", "ts": 21558, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a12", "instr": "sb x0, 0(x13)           x13:10cfff79  PA:10cfff79", "time": "21558", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:177"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21559, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "ui2a", "args":{"pc": "1c001a16", "instr": "jalr x0, x1, 0             x1:1c001e68", "time": "21559", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:178"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21561, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "i2a", "args":{"pc": "1c001e68", "instr": "jal x0, -234            ", "time": "21561", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:186"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21563, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d7e", "instr": "addi x12, x2, 4           x12=10cfff64  x2:10cfff60", "time": "21563", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21564, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d80", "instr": "add x11, x0, x19         x11=1c001776 x19:1c001776", "time": "21564", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21565, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d82", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21565", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21566, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d84", "instr": "jal x1, -802              x1=1c001d86", "time": "21566", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:386"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21568, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a62", "instr": "addi x2, x2, -32           x2=10cfff40  x2:10cfff60", "time": "21568", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21569, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a64", "instr": "sw x8, 24(x2)            x8:10cfffe8  x2:10cfff40  PA:10cfff58", "time": "21569", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21571, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a66", "instr": "lw x15, 16(x12)         x15=10cfff78 x12:10cfff64  PA:10cfff74", "time": "21571", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:221"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21572, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a68", "instr": "lw x8, 4(x12)            x8=00000000 x12:10cfff64  PA:10cfff68", "time": "21572", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:220"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21573, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6a", "instr": "sw x9, 20(x2)            x9:1c002351  x2:10cfff40  PA:10cfff54", "time": "21573", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21574, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6c", "instr": "sw x18, 16(x2)          x18:00000000  x2:10cfff40  PA:10cfff50", "time": "21574", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21575, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a6e", "instr": "sw x19, 12(x2)          x19:1c001776  x2:10cfff40  PA:10cfff4c", "time": "21575", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21576, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a70", "instr": "sw x1, 28(x2)            x1:1c001d86  x2:10cfff40  PA:10cfff5c", "time": "21576", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "sw", "cat": "sw", "ph": "X", "ts": 21577, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a72", "instr": "sw x20, 8(x2)           x20:00000025  x2:10cfff40  PA:10cfff48", "time": "21577", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21578, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a74", "instr": "add x18, x0, x10         x18=00000000 x10:00000000", "time": "21578", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21579, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a76", "instr": "add x19, x0, x11         x19=1c001776 x11:1c001776", "time": "21579", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21580, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a78", "instr": "add x9, x0, x12           x9=10cfff64 x12:10cfff64", "time": "21580", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:218"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21581, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a7a", "instr": "p.lbu x14, 1(x15!)         x14=00000037 x15=10cfff79 x15:10cfff78  PA:10cfff78", "time": "21581", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21583, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a7e", "instr": "beq x14, x0, 6           x14:00000037", "time": "21583", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21584, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a80", "instr": "blt x0, x8, 144           x8:00000000", "time": "21584", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:224 (discriminator 1)"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21585, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a84", "instr": "lbu x15, 8(x9)           x15=00000000  x9:10cfff64  PA:10cfff6c", "time": "21585", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21587, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a88", "instr": "beq x15, x0, 4           x15:00000000", "time": "21587", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:226"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21590, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a8c", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21590", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21592, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a90", "instr": "andi x14, x15, 2          x14=00000000 x15:000000xX", "time": "21592", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21593, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001a94", "instr": "beq x14, x0, 12          x14:00000000", "time": "21593", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:228"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21596, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa0", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21596", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21597, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa2", "instr": "add x20, x0, x8          x20=00000000  x8:00000000", "time": "21597", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21598, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa4", "instr": "beq x15, x0, 130         x15:00000000", "time": "21598", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:234"}},
+{"name": "blt", "cat": "blt", "ph": "X", "ts": 21601, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b26", "instr": "blt x0, x20, -10         x20:00000000", "time": "21601", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21602, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b2a", "instr": "addi x15, x8, -1          x15=ffffffff  x8:00000000", "time": "21602", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "p.max", "cat": "p.max", "ph": "X", "ts": 21603, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b2e", "instr": "p.max x8, x8, x0            x8=00000000  x8:00000000", "time": "21603", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "sub", "cat": "sub", "ph": "X", "ts": 21604, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b32", "instr": "sub x8, x15, x8           x8=ffffffff x15:ffffffff  x8:00000000", "time": "21604", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21605, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b36", "instr": "jal x0, -144            ", "time": "21605", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:235"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21607, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aa6", "instr": "lbu x11, 8(x9)           x11=00000000  x9:10cfff64  PA:10cfff6c", "time": "21607", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21609, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aaa", "instr": "beq x11, x0, 6           x11:00000000", "time": "21609", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:240"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21612, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab0", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21612", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21614, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab4", "instr": "andi x15, x15, 2          x15=00000000 x15:000000xX", "time": "21614", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21615, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ab6", "instr": "beq x15, x0, 38          x15:00000000", "time": "21615", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:244"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21618, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001adc", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21618", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21619, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae0", "instr": "add x20, x0, x8          x20=ffffffff  x8:ffffffff", "time": "21619", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21620, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae2", "instr": "p.bclr x15, x15, 30, 1      x15=00000000 x15:000000xX", "time": "21620", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21621, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae6", "instr": "bne x15, x0, 102         x15:00000000", "time": "21621", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:252"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21622, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001ae8", "instr": "lw x20, 16(x9)          x20=10cfff78  x9:10cfff64  PA:10cfff74", "time": "21622", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:258"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21624, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000037 x20=10cfff79 x20:10cfff78  PA:10cfff78", "time": "21624", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21626, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000037", "time": "21626", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21629, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b5e", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21629", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21630, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b60", "instr": "jalr x1, x19, 0            x1=1c001b62 x19:1c001776", "time": "21630", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21632, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000037 x11:00000037", "time": "21632", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21633, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21633", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21635, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21635", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21636, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21636", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21637, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21637", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21638, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21638", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21639, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21639", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21640, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21640", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21641, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21641", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21642, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21642", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21643, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21643", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21644, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000037 x14:1a104000  PA:1a1041b8", "time": "21644", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21648, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001b62", "time": "21648", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21649, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b62", "instr": "jal x0, -118            ", "time": "21649", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:260"}},
+{"name": "p.lbu", "cat": "p.lbu", "ph": "X", "ts": 21651, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001aec", "instr": "p.lbu x11, 1(x20!)         x11=00000000 x20=10cfff7a x20:10cfff79  PA:10cfff79", "time": "21651", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21653, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af0", "instr": "bne x11, x0, 110         x11:00000000", "time": "21653", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:259"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21654, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af2", "instr": "lbu x15, 0(x9)           x15=000000xX  x9:10cfff64  PA:10cfff64", "time": "21654", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "andi", "cat": "andi", "ph": "X", "ts": 21656, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af6", "instr": "andi x15, x15, 9          x15=00000000 x15:000000xX", "time": "21656", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "p.bneimm", "cat": "p.bneimm", "ph": "X", "ts": 21657, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001af8", "instr": "p.bneimm x15, 8               x15:00000000", "time": "21657", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:263"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21660, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b00", "instr": "lw x1, 28(x2)            x1=1c001d86  x2:10cfff40  PA:10cfff5c", "time": "21660", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21661, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b02", "instr": "lw x8, 24(x2)            x8=10cfffe8  x2:10cfff40  PA:10cfff58", "time": "21661", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21662, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b04", "instr": "lw x9, 20(x2)            x9=1c002351  x2:10cfff40  PA:10cfff54", "time": "21662", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21663, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b06", "instr": "lw x18, 16(x2)          x18=00000000  x2:10cfff40  PA:10cfff50", "time": "21663", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21664, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b08", "instr": "lw x19, 12(x2)          x19=1c001776  x2:10cfff40  PA:10cfff4c", "time": "21664", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21665, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0a", "instr": "lw x20, 8(x2)           x20=00000025  x2:10cfff40  PA:10cfff48", "time": "21665", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21666, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0c", "instr": "addi x2, x2, 32            x2=10cfff60  x2:10cfff40", "time": "21666", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21667, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "putchw", "args":{"pc": "1c001b0e", "instr": "jalr x0, x1, 0             x1:1c001d86", "time": "21667", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:267"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21669, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d86", "instr": "add x8, x0, x24           x8=10cfffec x24:10cfffec", "time": "21669", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:428"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21670, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d88", "instr": "jal x0, -84             ", "time": "21670", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:431"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21672, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002351  x9:1c002351", "time": "21672", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21673, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21673", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21676, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000029 x12:1c002351  PA:1c002351", "time": "21676", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21690, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002352 x12:1c002351", "time": "21690", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21691, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000029", "time": "21691", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21694, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000029 x20:00000025", "time": "21694", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21695, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21695", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21696, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21696", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21698, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000029 x11:00000029", "time": "21698", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21699, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21699", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21701, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21701", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21702, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21702", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21703, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21703", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21704, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21704", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21705, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21705", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21706, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21706", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21707, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21707", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21708, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21708", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21709, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21709", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21710, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000029 x14:1a104000  PA:1a1041b8", "time": "21710", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21714, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21714", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21715, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21715", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21717, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002352  x9:1c002352", "time": "21717", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21718, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21718", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21721, "dur": 14, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000021 x12:1c002352  PA:1c002352", "time": "21721", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21735, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002353 x12:1c002352", "time": "21735", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21736, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000021", "time": "21736", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21739, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:00000021 x20:00000025", "time": "21739", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21740, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21740", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21741, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21741", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21743, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=00000021 x11:00000021", "time": "21743", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21744, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21744", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21746, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21746", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21747, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21747", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21748, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21748", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21749, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21749", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21750, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21750", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21751, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21751", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21752, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21752", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21753, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21753", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21754, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21754", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21755, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:00000021 x14:1a104000  PA:1a1041b8", "time": "21755", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21759, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21759", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21760, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21760", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21762, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002353  x9:1c002353", "time": "21762", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21763, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21763", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21766, "dur": 15, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=0000000a x12:1c002353  PA:1c002353", "time": "21766", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21781, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002354 x12:1c002353", "time": "21781", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21782, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:0000000a", "time": "21782", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "beq", "cat": "beq", "ph": "X", "ts": 21785, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc2", "instr": "beq x11, x20, 10         x11:0000000a x20:00000025", "time": "21785", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:281"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21786, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc6", "instr": "add x10, x0, x18         x10=00000000 x18:00000000", "time": "21786", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21787, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc8", "instr": "jalr x1, x19, 0            x1=1c001bca x19:1c001776", "time": "21787", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21789, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001776", "instr": "add x10, x0, x11         x10=0000000a x11:0000000a", "time": "21789", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21790, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_putc", "args":{"pc": "1c001778", "instr": "jal x0, -36             ", "time": "21790", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:251"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21792, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001754", "instr": "lui x13, 0x2000          x13=00002000", "time": "21792", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "csrrs", "cat": "csrrs", "ph": "X", "ts": 21793, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "hal_core_id", "args":{"pc": "1c001756", "instr": "csrrs x15, x0, 0xf14       x15=00000067", "time": "21793", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/pkg/sdk/dev/install/include/hal/riscv/riscv_v4.h:166"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21794, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175a", "instr": "addi x13, x13, -128       x13=00001f80 x13:00002000", "time": "21794", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21795, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00175e", "instr": "slli x14, x15, 0x3        x14=00000338 x15:00000067", "time": "21795", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "slli", "cat": "slli", "ph": "X", "ts": 21796, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001762", "instr": "slli x15, x15, 0x2        x15=0000019c x15:00000067", "time": "21796", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.bclr", "cat": "p.bclr", "ph": "X", "ts": 21797, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001764", "instr": "p.bclr x14, x14, 23, 8      x14=00000038 x14:00000338", "time": "21797", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "and", "cat": "and", "ph": "X", "ts": 21798, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001768", "instr": "and x15, x15, x13        x15=00000180 x15:0000019c x13:00001f80", "time": "21798", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21799, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176a", "instr": "add x15, x15, x14        x15=000001b8 x15:00000180 x14:00000038", "time": "21799", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "lui", "cat": "lui", "ph": "X", "ts": 21800, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c00176c", "instr": "lui x14, 0x1a104000      x14=1a104000", "time": "21800", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "p.sw", "cat": "p.sw", "ph": "X", "ts": 21801, "dur": 4, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001770", "instr": "p.sw x10, x0(x14)         x10:0000000a x14:1a104000  PA:1a1041b8", "time": "21801", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:155"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21805, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "__rt_putc_stdout", "args":{"pc": "1c001774", "instr": "jalr x0, x1, 0             x1:1c001bca", "time": "21805", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:159"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21806, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bca", "instr": "jal x0, 362             ", "time": "21806", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:433"}},
+{"name": "add", "cat": "add", "ph": "X", "ts": 21808, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d34", "instr": "add x12, x0, x9          x12=1c002354  x9:1c002354", "time": "21808", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "jal", "cat": "jal", "ph": "X", "ts": 21809, "dur": 3, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001d36", "instr": "jal x0, -408            ", "time": "21809", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:354"}},
+{"name": "lbu", "cat": "lbu", "ph": "X", "ts": 21812, "dur": 16, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001b9e", "instr": "lbu x11, 0(x12)          x11=00000000 x12:1c002354  PA:1c002354", "time": "21812", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21828, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba2", "instr": "addi x9, x12, 1            x9=1c002355 x12:1c002354", "time": "21828", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "bne", "cat": "bne", "ph": "X", "ts": 21829, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba6", "instr": "bne x11, x0, 28          x11:00000000", "time": "21829", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:280"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21830, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001ba8", "instr": "lw x1, 92(x2)            x1=1c001834  x2:10cfff60  PA:10cfffbc", "time": "21830", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21831, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001baa", "instr": "lw x8, 88(x2)            x8=00000000  x2:10cfff60  PA:10cfffb8", "time": "21831", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21832, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bac", "instr": "lw x9, 84(x2)            x9=00000000  x2:10cfff60  PA:10cfffb4", "time": "21832", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21833, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bae", "instr": "lw x18, 80(x2)          x18=1b204000  x2:10cfff60  PA:10cfffb0", "time": "21833", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21834, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb0", "instr": "lw x19, 76(x2)          x19=00000007  x2:10cfff60  PA:10cfffac", "time": "21834", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21835, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb2", "instr": "lw x20, 72(x2)          x20=1c00220c  x2:10cfff60  PA:10cfffa8", "time": "21835", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21836, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb4", "instr": "lw x21, 68(x2)          x21=1c002210  x2:10cfff60  PA:10cfffa4", "time": "21836", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21837, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb6", "instr": "lw x22, 64(x2)          x22=00000000  x2:10cfff60  PA:10cfffa0", "time": "21837", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21838, "dur": 5, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bb8", "instr": "lw x23, 60(x2)          x23=00000000  x2:10cfff60  PA:10cfff9c", "time": "21838", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21843, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bba", "instr": "lw x24, 56(x2)          x24=00000000  x2:10cfff60  PA:10cfff98", "time": "21843", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21844, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbc", "instr": "lw x25, 52(x2)          x25=00000000  x2:10cfff60  PA:10cfff94", "time": "21844", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21845, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bbe", "instr": "addi x2, x2, 96            x2=10cfffc0  x2:10cfff60", "time": "21845", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21846, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "tfp_format", "args":{"pc": "1c001bc0", "instr": "jalr x0, x1, 0             x1:1c001834", "time": "21846", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/tinyprintf.c:440"}},
+{"name": "lw", "cat": "lw", "ph": "X", "ts": 21848, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001834", "instr": "lw x1, 28(x2)            x1=1c00220c  x2:10cfffc0  PA:10cfffdc", "time": "21848", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21849, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001836", "instr": "addi x10, x0, 0           x10=00000000", "time": "21849", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "addi", "cat": "addi", "ph": "X", "ts": 21850, "dur": 1, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c001838", "instr": "addi x2, x2, 64            x2=10d00000  x2:10cfffc0", "time": "21850", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{"name": "jalr", "cat": "jalr", "ph": "X", "ts": 21851, "dur": 2, "pid": "/home/salvo/ETH/mulix/pulp_spin/spinningpulp_v0.2/vsim/trace_core_03_7.log", "tid": "printf", "args":{"pc": "1c00183a", "instr": "jalr x0, x1, 0             x1:1c00220c", "time": "21851", "Origin": "/scratch/andkurt/pulp_spin/pulp-sdk/runtime/pulp-rt/libs/io/io.c:327"}},
+{}]}
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_0.log b/sw/scripts/tracevis/example/traces/trace_core_00_0.log
new file mode 100644
index 0000000..0c921b1
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_0.log
@@ -0,0 +1,4559 @@
+                Time          Cycles PC       Instr    Mnemonic
+               94500              79 1c000080 0180006f jal              x0, 24             
+              116500             101 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000000
+              117500             102 1c00009c 01f57593 andi             x11, x10, 31        x11=00000000 x10:00000000
+              140500             125 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000000
+              141500             126 1c0000a2 00058463 beq              x11, x0, 8          x11:00000000
+              164500             149 1c0000aa 00050463 beq              x10, x0, 8          x10:00000000
+              212500             197 1c0000b2 00002297 auipc            x5, 0x2000           x5=1c0020b2
+              213500             198 1c0000b6 54628293 addi             x5, x5, 1350         x5=1c0025f8  x5:1c0020b2
+              214500             199 1c0000ba 00002317 auipc            x6, 0x2000           x6=1c0020ba
+              237500             222 1c0000be 5f230313 addi             x6, x6, 1522         x6=1c0026ac  x6:1c0020ba
+              238500             223 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c0025f8  PA:1c0025f8
+              256500             241 1c0000c6 00428293 addi             x5, x5, 4            x5=1c0025fc  x5:1c0025f8
+              257500             242 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c0025fc  x6:1c0026ac
+              296500             281 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c0025fc  PA:1c0025fc
+              314500             299 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002600  x5:1c0025fc
+              315500             300 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002600  x6:1c0026ac
+              344500             329 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002600  PA:1c002600
+              362500             347 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002604  x5:1c002600
+              363500             348 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002604  x6:1c0026ac
+              392500             377 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002604  PA:1c002604
+              410500             395 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002608  x5:1c002604
+              411500             396 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002608  x6:1c0026ac
+              440500             425 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002608  PA:1c002608
+              458500             443 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00260c  x5:1c002608
+              459500             444 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00260c  x6:1c0026ac
+              488500             473 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00260c  PA:1c00260c
+              506500             491 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002610  x5:1c00260c
+              507500             492 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002610  x6:1c0026ac
+              536500             521 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002610  PA:1c002610
+              554500             539 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002614  x5:1c002610
+              555500             540 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002614  x6:1c0026ac
+              584500             569 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002614  PA:1c002614
+              602500             587 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002618  x5:1c002614
+              603500             588 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002618  x6:1c0026ac
+              632500             617 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002618  PA:1c002618
+              650500             635 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00261c  x5:1c002618
+              651500             636 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00261c  x6:1c0026ac
+              680500             665 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00261c  PA:1c00261c
+              698500             683 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002620  x5:1c00261c
+              699500             684 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002620  x6:1c0026ac
+              728500             713 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002620  PA:1c002620
+              746500             731 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002624  x5:1c002620
+              747500             732 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002624  x6:1c0026ac
+              776500             761 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002624  PA:1c002624
+              794500             779 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002628  x5:1c002624
+              795500             780 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002628  x6:1c0026ac
+              824500             809 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002628  PA:1c002628
+              842500             827 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00262c  x5:1c002628
+              843500             828 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00262c  x6:1c0026ac
+              872500             857 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00262c  PA:1c00262c
+              890500             875 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002630  x5:1c00262c
+              891500             876 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002630  x6:1c0026ac
+              920500             905 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002630  PA:1c002630
+              938500             923 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002634  x5:1c002630
+              939500             924 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002634  x6:1c0026ac
+              968500             953 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002634  PA:1c002634
+              986500             971 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002638  x5:1c002634
+              987500             972 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002638  x6:1c0026ac
+             1016500            1001 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002638  PA:1c002638
+             1034500            1019 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00263c  x5:1c002638
+             1035500            1020 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00263c  x6:1c0026ac
+             1064500            1049 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00263c  PA:1c00263c
+             1082500            1067 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002640  x5:1c00263c
+             1083500            1068 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002640  x6:1c0026ac
+             1112500            1097 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002640  PA:1c002640
+             1130500            1115 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002644  x5:1c002640
+             1131500            1116 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002644  x6:1c0026ac
+             1160500            1145 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002644  PA:1c002644
+             1178500            1163 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002648  x5:1c002644
+             1179500            1164 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002648  x6:1c0026ac
+             1208500            1193 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002648  PA:1c002648
+             1226500            1211 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00264c  x5:1c002648
+             1227500            1212 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00264c  x6:1c0026ac
+             1256500            1241 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00264c  PA:1c00264c
+             1274500            1259 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002650  x5:1c00264c
+             1275500            1260 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002650  x6:1c0026ac
+             1304500            1289 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002650  PA:1c002650
+             1322500            1307 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002654  x5:1c002650
+             1323500            1308 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002654  x6:1c0026ac
+             1352500            1337 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002654  PA:1c002654
+             1370500            1355 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002658  x5:1c002654
+             1371500            1356 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002658  x6:1c0026ac
+             1400500            1385 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002658  PA:1c002658
+             1418500            1403 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00265c  x5:1c002658
+             1419500            1404 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00265c  x6:1c0026ac
+             1448500            1433 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00265c  PA:1c00265c
+             1466500            1451 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002660  x5:1c00265c
+             1467500            1452 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002660  x6:1c0026ac
+             1496500            1481 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002660  PA:1c002660
+             1514500            1499 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002664  x5:1c002660
+             1515500            1500 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002664  x6:1c0026ac
+             1544500            1529 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002664  PA:1c002664
+             1562500            1547 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002668  x5:1c002664
+             1563500            1548 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002668  x6:1c0026ac
+             1592500            1577 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002668  PA:1c002668
+             1610500            1595 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00266c  x5:1c002668
+             1611500            1596 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00266c  x6:1c0026ac
+             1640500            1625 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00266c  PA:1c00266c
+             1658500            1643 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002670  x5:1c00266c
+             1659500            1644 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002670  x6:1c0026ac
+             1688500            1673 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002670  PA:1c002670
+             1706500            1691 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002674  x5:1c002670
+             1707500            1692 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002674  x6:1c0026ac
+             1736500            1721 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002674  PA:1c002674
+             1754500            1739 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002678  x5:1c002674
+             1755500            1740 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002678  x6:1c0026ac
+             1784500            1769 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002678  PA:1c002678
+             1802500            1787 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00267c  x5:1c002678
+             1803500            1788 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00267c  x6:1c0026ac
+             1832500            1817 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00267c  PA:1c00267c
+             1850500            1835 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002680  x5:1c00267c
+             1851500            1836 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002680  x6:1c0026ac
+             1880500            1865 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002680  PA:1c002680
+             1898500            1883 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002684  x5:1c002680
+             1899500            1884 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002684  x6:1c0026ac
+             1928500            1913 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002684  PA:1c002684
+             1946500            1931 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002688  x5:1c002684
+             1947500            1932 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002688  x6:1c0026ac
+             1976500            1961 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002688  PA:1c002688
+             1994500            1979 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00268c  x5:1c002688
+             1995500            1980 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00268c  x6:1c0026ac
+             2024500            2009 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00268c  PA:1c00268c
+             2042500            2027 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002690  x5:1c00268c
+             2043500            2028 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002690  x6:1c0026ac
+             2072500            2057 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002690  PA:1c002690
+             2090500            2075 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002694  x5:1c002690
+             2091500            2076 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002694  x6:1c0026ac
+             2120500            2105 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002694  PA:1c002694
+             2138500            2123 1c0000c6 00428293 addi             x5, x5, 4            x5=1c002698  x5:1c002694
+             2139500            2124 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c002698  x6:1c0026ac
+             2168500            2153 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c002698  PA:1c002698
+             2186500            2171 1c0000c6 00428293 addi             x5, x5, 4            x5=1c00269c  x5:1c002698
+             2187500            2172 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c00269c  x6:1c0026ac
+             2216500            2201 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c00269c  PA:1c00269c
+             2234500            2219 1c0000c6 00428293 addi             x5, x5, 4            x5=1c0026a0  x5:1c00269c
+             2235500            2220 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c0026a0  x6:1c0026ac
+             2264500            2249 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c0026a0  PA:1c0026a0
+             2282500            2267 1c0000c6 00428293 addi             x5, x5, 4            x5=1c0026a4  x5:1c0026a0
+             2283500            2268 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c0026a4  x6:1c0026ac
+             2312500            2297 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c0026a4  PA:1c0026a4
+             2330500            2315 1c0000c6 00428293 addi             x5, x5, 4            x5=1c0026a8  x5:1c0026a4
+             2331500            2316 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c0026a8  x6:1c0026ac
+             2360500            2345 1c0000c2 0002a023 sw               x0, 0(x5)            x5:1c0026a8  PA:1c0026a8
+             2378500            2363 1c0000c6 00428293 addi             x5, x5, 4            x5=1c0026ac  x5:1c0026a8
+             2379500            2364 1c0000c8 fe62ede3 bltu             x5, x6, -6           x5:1c0026ac  x6:1c0026ac
+             2380500            2365 1c0000cc f4001117 auipc            x2, 0xf4001000       x2=100010cc
+             2394500            2379 1c0000d0 8c410113 addi             x2, x2, -1852        x2=10000990  x2:100010cc
+             2395500            2380 1c0000d4 3a1000ef jal              x1, 2976             x1=1c0000d8
+             2410500            2395 1c000c74 fe010113 addi             x2, x2, -32          x2=10000970  x2:10000990
+             2411500            2396 1c000c76 00112e23 sw               x1, 28(x2)           x1:1c0000d8  x2:10000970  PA:1000098c
+             2412500            2397 1c000c78 00812c23 sw               x8, 24(x2)           x8:00000000  x2:10000970  PA:10000988
+             2413500            2398 1c000c7a 00912a23 sw               x9, 20(x2)           x9:00000000  x2:10000970  PA:10000984
+             2414500            2399 1c000c7c 02010413 addi             x8, x2, 32           x8=10000990  x2:10000970
+             2415500            2400 1c000c7e 01212823 sw               x18, 16(x2)         x18:00000000  x2:10000970  PA:10000980
+             2428500            2413 1c000c80 01312623 sw               x19, 12(x2)         x19:00000000  x2:10000970  PA:1000097c
+             2429500            2414 1c000c82 01412423 sw               x20, 8(x2)          x20:00000000  x2:10000970  PA:10000978
+             2430500            2415 1c000c84 1b2017b7 lui              x15, 0x1b201000     x15=1b201000
+             2431500            2416 1c000c88 fff00713 addi             x14, x0, -1         x14=ffffffff
+             2432500            2417 1c000c8a 40e7a023 sw               x14, 1024(x15)      x14:ffffffff x15:1b201000  PA:1b201400
+             2450500            2435 1c000c8e 100004b7 lui              x9, 0x10000000       x9=10000000
+             2451500            2436 1c000c92 156000ef jal              x1, 342              x1=1c000c94
+             2526500            2511 1c000de8 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+             2527500            2512 1c000dec fff00713 addi             x14, x0, -1         x14=ffffffff
+             2528500            2513 1c000dee 00e7a823 sw               x14, 16(x15)        x14:ffffffff x15:1b204000  PA:1b204010
+             2544500            2529 1c000df0 1c0007b7 lui              x15, 0x1c000000     x15=1c000000
+             2545500            2530 1c000df4 1b200737 lui              x14, 0x1b200000     x14=1b200000
+             2546500            2531 1c000df8 00078793 addi             x15, x15, 0         x15=1c000000 x15:1c000000
+             2547500            2532 1c000dfc 04f72023 sw               x15, 64(x14)        x15:1c000000 x14:1b200000  PA:1b200040
+             2551500            2536 1c000dfe 00008067 jalr             x0, x1, 0            x1:1c000c94
+             2581500            2566 1c000c94 16848493 addi             x9, x9, 360          x9=10000168  x9:10000000
+             2582500            2567 1c000c98 1d6000ef jal              x1, 470              x1=1c000c9a
+             2617500            2602 1c000e6e 100007b7 lui              x15, 0x10000000     x15=10000000
+             2618500            2603 1c000e72 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             2619500            2604 1c000e76 0007a023 sw               x0, 0(x15)          x15:10000058  PA:10000058
+             2620500            2605 1c000e7a 0007a223 sw               x0, 4(x15)          x15:10000058  PA:1000005c
+             2637500            2622 1c000e7e 0007a423 sw               x0, 8(x15)          x15:10000058  PA:10000060
+             2638500            2623 1c000e82 0007a623 sw               x0, 12(x15)         x15:10000058  PA:10000064
+             2639500            2624 1c000e86 0007a823 sw               x0, 16(x15)         x15:10000058  PA:10000068
+             2640500            2625 1c000e8a 0007aa23 sw               x0, 20(x15)         x15:10000058  PA:1000006c
+             2641500            2626 1c000e8e 00008067 jalr             x0, x1, 0            x1:1c000c9a
+             2659500            2644 1c000c9a 5d0000ef jal              x1, 1488             x1=1c000c9c
+             2677500            2662 1c00126a ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             2678500            2663 1c00126c 00812423 sw               x8, 8(x2)            x8:10000990  x2:10000960  PA:10000968
+             2695500            2680 1c00126e 002ce437 lui              x8, 0x2ce000         x8=002ce000
+             2696500            2681 1c001272 94c40413 addi             x8, x8, -1716        x8=002cd94c  x8:002ce000
+             2697500            2682 1c001276 00912223 sw               x9, 4(x2)            x9:10000168  x2:10000960  PA:10000964
+             2698500            2683 1c001278 1c002537 lui              x10, 0x1c002000     x10=1c002000
+             2699500            2684 1c00127c 1c0024b7 lui              x9, 0x1c002000       x9=1c002000
+             2716500            2701 1c001280 00800633 add              x12, x0, x8         x12=002cd94c  x8:002cd94c
+             2717500            2702 1c001282 6b448593 addi             x11, x9, 1716       x11=1c0026b4  x9:1c002000
+             2718500            2703 1c001286 6a050513 addi             x10, x10, 1696      x10=1c0026a0 x10:1c002000
+             2719500            2704 1c00128a 00112623 sw               x1, 12(x2)           x1:1c000c9c  x2:10000960  PA:1000096c
+             2720500            2705 1c00128c ea7ff0ef jal              x1, -346             x1=1c00128e
+             2754500            2739 1c001132 00758793 addi             x15, x11, 7         x15=1c0026bb x11:1c0026b4
+             2755500            2740 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=1c0026b8 x15:1c0026bb
+             2756500            2741 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000004 x15:1c0026b8 x11:1c0026b4
+             2757500            2742 1c00113e 00f52023 sw               x15, 0(x10)         x15:1c0026b8 x10:1c0026a0  PA:1c0026a0
+             2776500            2761 1c001140 40b60633 sub              x12, x12, x11       x12=002cd948 x12:002cd94c x11:00000004
+             2777500            2762 1c001142 00c05763 bge              x0, x12, 14         x12:002cd948
+             2778500            2763 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=002cd948 x12:002cd948
+             2779500            2764 1c00114a 00c7a023 sw               x12, 0(x15)         x12:002cd948 x15:1c0026b8  PA:1c0026b8
+             2797500            2782 1c00114c 0007a223 sw               x0, 4(x15)          x15:1c0026b8  PA:1c0026bc
+             2815500            2800 1c001150 00008067 jalr             x0, x1, 0            x1:1c00128e
+             2816500            2801 1c00128e 6b448593 addi             x11, x9, 1716       x11=1c0026b4  x9:1c002000
+             2817500            2802 1c001292 008585b3 add              x11, x11, x8        x11=1c2d0000 x11:1c0026b4  x8:002cd94c
+             2818500            2803 1c001294 1c002437 lui              x8, 0x1c002000       x8=1c002000
+             2819500            2804 1c001298 00030637 lui              x12, 0x30000        x12=00030000
+             2820500            2805 1c00129c 6a440513 addi             x10, x8, 1700       x10=1c0026a4  x8:1c002000
+             2837500            2822 1c0012a0 e93ff0ef jal              x1, -366             x1=1c0012a2
+             2839500            2824 1c001132 00758793 addi             x15, x11, 7         x15=1c2d0007 x11:1c2d0000
+             2840500            2825 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=1c2d0000 x15:1c2d0007
+             2841500            2826 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000000 x15:1c2d0000 x11:1c2d0000
+             2842500            2827 1c00113e 00f52023 sw               x15, 0(x10)         x15:1c2d0000 x10:1c0026a4  PA:1c0026a4
+             2860500            2845 1c001140 40b60633 sub              x12, x12, x11       x12=00030000 x12:00030000 x11:00000000
+             2861500            2846 1c001142 00c05763 bge              x0, x12, 14         x12:00030000
+             2862500            2847 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=00030000 x12:00030000
+             2863500            2848 1c00114a 00c7a023 sw               x12, 0(x15)         x12:00030000 x15:1c2d0000  PA:1c2d0000
+             2881500            2866 1c00114c 0007a223 sw               x0, 4(x15)          x15:1c2d0000  PA:1c2d0004
+             2899500            2884 1c001150 00008067 jalr             x0, x1, 0            x1:1c0012a2
+             2900500            2885 1c0012a2 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+             2901500            2886 1c0012a6 ca5797b3 p.extractu       x15, x15, 5, 5      x15=00000000 x15:00000000
+             2902500            2887 1c0012aa 00079763 bne              x15, x0, 14         x15:00000000
+             2903500            2888 1c0012ac 00812403 lw               x8, 8(x2)            x8=10000990  x2:10000960  PA:10000968
+             2904500            2889 1c0012ae 00c12083 lw               x1, 12(x2)           x1=1c000c9c  x2:10000960  PA:1000096c
+             2920500            2905 1c0012b0 00412483 lw               x9, 4(x2)            x9=10000168  x2:10000960  PA:10000964
+             2921500            2906 1c0012b2 00000513 addi             x10, x0, 0          x10=00000000
+             2922500            2907 1c0012b4 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             2923500            2908 1c0012b6 f83ff06f jal              x0, -126           
+             2941500            2926 1c001238 100015b7 lui              x11, 0x10001000     x11=10001000
+             2942500            2927 1c00123c 01651713 slli             x14, x10, 0x16      x14=00000000 x10:00000000
+             2959500            2944 1c001240 99058593 addi             x11, x11, -1648     x11=10000990 x11:10001000
+             2960500            2945 1c001244 00b706b3 add              x13, x14, x11       x13=10000990 x14:00000000 x11:10000990
+             2961500            2946 1c001248 1c002637 lui              x12, 0x1c002000     x12=1c002000
+             2962500            2947 1c00124c 00400793 addi             x15, x0, 4          x15=00000004
+             2979500            2964 1c001250 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+             2980500            2965 1c001252 68d62e23 sw               x13, 1692(x12)      x13:10000990 x12:1c002000  PA:1c00269c
+             2998500            2983 1c001256 000ff637 lui              x12, 0xff000        x12=000ff000
+             2999500            2984 1c00125a 00f70733 add              x14, x14, x15       x14=00000010 x14:00000000 x15:00000010
+             3000500            2985 1c00125c 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             3001500            2986 1c00125e 67060613 addi             x12, x12, 1648      x12=000ff670 x12:000ff000
+             3002500            2987 1c001262 40f60633 sub              x12, x12, x15       x12=000ff660 x12:000ff670 x15:00000010
+             3003500            2988 1c001264 00e585b3 add              x11, x11, x14       x11=100009a0 x11:10000990 x14:00000010
+             3004500            2989 1c001266 00d50533 add              x10, x10, x13       x10=10000990 x10:00000000 x13:10000990
+             3005500            2990 1c001268 ecbff06f jal              x0, -310           
+             3007500            2992 1c001132 00758793 addi             x15, x11, 7         x15=100009a7 x11:100009a0
+             3008500            2993 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=100009a0 x15:100009a7
+             3009500            2994 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000000 x15:100009a0 x11:100009a0
+             3010500            2995 1c00113e 00f52023 sw               x15, 0(x10)         x15:100009a0 x10:10000990  PA:10000990
+             3011500            2996 1c001140 40b60633 sub              x12, x12, x11       x12=000ff660 x12:000ff660 x11:00000000
+             3012500            2997 1c001142 00c05763 bge              x0, x12, 14         x12:000ff660
+             3013500            2998 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=000ff660 x12:000ff660
+             3014500            2999 1c00114a 00c7a023 sw               x12, 0(x15)         x12:000ff660 x15:100009a0  PA:100009a0
+             3015500            3000 1c00114c 0007a223 sw               x0, 4(x15)          x15:100009a0  PA:100009a4
+             3016500            3001 1c001150 00008067 jalr             x0, x1, 0            x1:1c000c9c
+             3018500            3003 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=1c001118  x9=1000016c  x9:10000168  PA:10000168
+             3035500            3020 1c000ca0 06079363 bne              x15, x0, 102        x15:1c001118
+             3054500            3039 1c000d06 000780e7 jalr             x1, x15, 0           x1=1c000d08 x15:1c001118
+             3072500            3057 1c001118 10000537 lui              x10, 0x10000000     x10=10000000
+             3073500            3058 1c00111c 13850513 addi             x10, x10, 312       x10=10000138 x10:10000000
+             3090500            3075 1c001120 00052023 sw               x0, 0(x10)          x10:10000138  PA:10000138
+             3091500            3076 1c001124 00052223 sw               x0, 4(x10)          x10:10000138  PA:1000013c
+             3092500            3077 1c001128 00052823 sw               x0, 16(x10)         x10:10000138  PA:10000148
+             3093500            3078 1c00112c 00100593 addi             x11, x0, 1          x11=00000001
+             3094500            3079 1c00112e 00450513 addi             x10, x10, 4         x10=1000013c x10:10000138
+             3095500            3080 1c001130 dd5ff06f jal              x0, -556           
+             3113500            3098 1c000f04 fe010113 addi             x2, x2, -32          x2=10000950  x2:10000970
+             3114500            3099 1c000f06 01312623 sw               x19, 12(x2)         x19:00000000  x2:10000950  PA:1000095c
+             3115500            3100 1c000f08 00b009b3 add              x19, x0, x11        x19=00000001 x11:00000001
+             3116500            3101 1c000f0a 00112e23 sw               x1, 28(x2)           x1:1c000d08  x2:10000950  PA:1000096c
+             3117500            3102 1c000f0c 00812c23 sw               x8, 24(x2)           x8:10000990  x2:10000950  PA:10000968
+             3118500            3103 1c000f0e 00912a23 sw               x9, 20(x2)           x9:1000016c  x2:10000950  PA:10000964
+             3134500            3119 1c000f10 01212823 sw               x18, 16(x2)         x18:00000000  x2:10000950  PA:10000960
+             3135500            3120 1c000f12 01412423 sw               x20, 8(x2)          x20:00000000  x2:10000950  PA:10000958
+             3136500            3121 1c000f14 01512223 sw               x21, 4(x2)          x21:00000000  x2:10000950  PA:10000954
+             3137500            3122 1c000f16 01612023 sw               x22, 0(x2)          x22:00000000  x2:10000950  PA:10000950
+             3138500            3123 1c000f18 30047af3 csrrci           x21, 0x00000008, 0x300 x21=00001800
+             3142500            3127 1c000f1c 00a00933 add              x18, x0, x10        x18=1000013c x10:1000013c
+             3143500            3128 1c000f1e 00051763 bne              x10, x0, 14         x10:1000013c
+             3157500            3142 1c000f2c 07000593 addi             x11, x0, 112        x11=00000070
+             3174500            3159 1c000f30 02b985b3 mul              x11, x19, x11       x11=00000070 x19:00000001 x11:00000070
+             3175500            3160 1c000f34 f1402573 csrrs            x10, x0, 0xf14      x10=00000000
+             3176500            3161 1c000f38 40555513 srai             x10, x10, 0x405     x10=00000000 x10:00000000
+             3177500            3162 1c000f3a f2653533 p.bclr           x10, x10, 25, 6     x10=00000000 x10:00000000
+             3178500            3163 1c000f3e 00250513 addi             x10, x10, 2         x10=00000002 x10:00000000
+             3195500            3180 1c000f40 290000ef jal              x1, 656              x1=1c000f42
+             3213500            3198 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             3214500            3199 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000002
+             3215500            3200 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             3216500            3201 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+             3231500            3216 1c0011de ffe50513 addi             x10, x10, -2        x10=00000000 x10:00000002
+             3235500            3220 1c0011e0 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             3236500            3221 1c0011e2 00f50533 add              x10, x10, x15       x10=10000990 x10:00000000 x15:10000990
+             3237500            3222 1c0011e4 f6fff06f jal              x0, -146           
+             3239500            3224 1c001152 00052783 lw               x15, 0(x10)         x15=100009a0 x10:10000990  PA:10000990
+             3240500            3225 1c001154 00758593 addi             x11, x11, 7         x11=00000077 x11:00000070
+             3241500            3226 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000070 x11:00000077
+             3242500            3227 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             3243500            3228 1c00115c 00078963 beq              x15, x0, 18         x15:100009a0
+             3244500            3229 1c00115e 0007a703 lw               x14, 0(x15)         x14=000ff660 x15:100009a0  PA:100009a0
+             3260500            3245 1c001160 00b74963 blt              x14, x11, 18        x14:000ff660 x11:00000070
+             3261500            3246 1c001164 00b71c63 bne              x14, x11, 24        x14:000ff660 x11:00000070
+             3280500            3265 1c00117c 40b70733 sub              x14, x14, x11       x14=000ff5f0 x14:000ff660 x11:00000070
+             3281500            3266 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000ff5f0 x15:100009a0  PA:100009a0
+             3297500            3282 1c001180 00e787b3 add              x15, x15, x14       x15=100fff90 x15:100009a0 x14:000ff5f0
+             3298500            3283 1c001182 fedff06f jal              x0, -20            
+             3300500            3285 1c00116e 00f00533 add              x10, x0, x15        x10=100fff90 x15:100fff90
+             3301500            3286 1c001170 00008067 jalr             x0, x1, 0            x1:1c000f42
+             3303500            3288 1c000f42 00a00433 add              x8, x0, x10          x8=100fff90 x10:100fff90
+             3304500            3289 1c000f44 fff00513 addi             x10, x0, -1         x10=ffffffff
+             3305500            3290 1c000f46 00040c63 beq              x8, x0, 24           x8:100fff90
+             3306500            3291 1c000f48 00840413 addi             x8, x8, 8            x8=100fff98  x8:100fff90
+             3307500            3292 1c000f4a 00000493 addi             x9, x0, 0            x9=00000000
+             3308500            3293 1c000f4c 10000b37 lui              x22, 0x10000000     x22=10000000
+             3325500            3310 1c000f50 ff840a13 addi             x20, x8, -8         x20=100fff90  x8:100fff98
+             3326500            3311 1c000f54 0134cf63 blt              x9, x19, 30          x9:00000000 x19:00000001
+             3345500            3330 1c000f72 012005b3 add              x11, x0, x18        x11=1000013c x18:1000013c
+             3346500            3331 1c000f74 01400533 add              x10, x0, x20        x10=100fff90 x20:100fff90
+             3347500            3332 1c000f76 f43ff0ef jal              x1, -190             x1=1c000f78
+             3365500            3350 1c000eb8 ff010113 addi             x2, x2, -16          x2=10000940  x2:10000950
+             3366500            3351 1c000eba 00812423 sw               x8, 8(x2)            x8:100fff98  x2:10000940  PA:10000948
+             3367500            3352 1c000ebc 00912223 sw               x9, 4(x2)            x9:00000000  x2:10000940  PA:10000944
+             3368500            3353 1c000ebe 00112623 sw               x1, 12(x2)           x1:1c000f78  x2:10000940  PA:1000094c
+             3384500            3369 1c000ec0 00a00433 add              x8, x0, x10          x8=100fff90 x10:100fff90
+             3385500            3370 1c000ec2 00b004b3 add              x9, x0, x11          x9=1000013c x11:1000013c
+             3386500            3371 1c000ec4 00052823 sw               x0, 16(x10)         x10:100fff90  PA:100fffa0
+             3387500            3372 1c000ec8 00052a23 sw               x0, 20(x10)         x10:100fff90  PA:100fffa4
+             3388500            3373 1c000ecc 01000593 addi             x11, x0, 16         x11=00000010
+             3389500            3374 1c000ece 00000513 addi             x10, x0, 0          x10=00000000
+             3405500            3390 1c000ed0 300000ef jal              x1, 768              x1=1c000ed2
+             3407500            3392 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             3408500            3393 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000000
+             3411500            3396 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             3412500            3397 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             3413500            3398 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             3430500            3415 1c0011f0 ff3ff06f jal              x0, -14            
+             3432500            3417 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a0 x10:00000000 x15:1c0026a0
+             3433500            3418 1c0011e4 f6fff06f jal              x0, -146           
+             3435500            3420 1c001152 00052783 lw               x15, 0(x10)         x15=1c0026b8 x10:1c0026a0  PA:1c0026a0
+             3449500            3434 1c001154 00758593 addi             x11, x11, 7         x11=00000017 x11:00000010
+             3450500            3435 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000017
+             3451500            3436 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             3452500            3437 1c00115c 00078963 beq              x15, x0, 18         x15:1c0026b8
+             3453500            3438 1c00115e 0007a703 lw               x14, 0(x15)         x14=002cd948 x15:1c0026b8  PA:1c0026b8
+             3468500            3453 1c001160 00b74963 blt              x14, x11, 18        x14:002cd948 x11:00000010
+             3469500            3454 1c001164 00b71c63 bne              x14, x11, 24        x14:002cd948 x11:00000010
+             3472500            3457 1c00117c 40b70733 sub              x14, x14, x11       x14=002cd938 x14:002cd948 x11:00000010
+             3473500            3458 1c00117e 00e7a023 sw               x14, 0(x15)         x14:002cd938 x15:1c0026b8  PA:1c0026b8
+             3491500            3476 1c001180 00e787b3 add              x15, x15, x14       x15=1c2cfff0 x15:1c0026b8 x14:002cd938
+             3492500            3477 1c001182 fedff06f jal              x0, -20            
+             3494500            3479 1c00116e 00f00533 add              x10, x0, x15        x10=1c2cfff0 x15:1c2cfff0
+             3495500            3480 1c001170 00008067 jalr             x0, x1, 0            x1:1c000ed2
+             3497500            3482 1c000ed2 06a42623 sw               x10, 108(x8)        x10:1c2cfff0  x8:100fff90  PA:100ffffc
+             3498500            3483 1c000ed4 00942623 sw               x9, 12(x8)           x9:1000013c  x8:100fff90  PA:100fff9c
+             3499500            3484 1c000ed6 00042023 sw               x0, 0(x8)            x8:100fff90  PA:100fff90
+             3500500            3485 1c000eda 00c12083 lw               x1, 12(x2)           x1=1c000f78  x2:10000940  PA:1000094c
+             3501500            3486 1c000edc 00812403 lw               x8, 8(x2)            x8=100fff98  x2:10000940  PA:10000948
+             3502500            3487 1c000ede 00412483 lw               x9, 4(x2)            x9=00000000  x2:10000940  PA:10000944
+             3518500            3503 1c000ee0 01010113 addi             x2, x2, 16           x2=10000950  x2:10000940
+             3519500            3504 1c000ee2 00008067 jalr             x0, x1, 0            x1:1c000f78
+             3521500            3506 1c000f78 138b0793 addi             x15, x22, 312       x15=10000138 x22:10000000
+             3522500            3507 1c000f7c 0007a703 lw               x14, 0(x15)         x14=00000000 x15:10000138  PA:10000138
+             3523500            3508 1c000f7e 00148493 addi             x9, x9, 1            x9=00000001  x9:00000000
+             3539500            3524 1c000f80 06e4282b p.sw             x14, 112(x8!)        x8=10100008 x14:00000000  x8:100fff98  PA:100fff98
+             3540500            3525 1c000f84 0147a023 sw               x20, 0(x15)         x20:100fff90 x15:10000138  PA:10000138
+             3541500            3526 1c000f88 fc9ff06f jal              x0, -56            
+             3543500            3528 1c000f50 ff840a13 addi             x20, x8, -8         x20=10100000  x8:10100008
+             3544500            3529 1c000f54 0134cf63 blt              x9, x19, 30          x9:00000001 x19:00000001
+             3545500            3530 1c000f58 300a9073 csrrw            x0, x21, 0x300      x21:00001800
+             3549500            3534 1c000f5c 00000513 addi             x10, x0, 0          x10=00000000
+             3550500            3535 1c000f5e 01c12083 lw               x1, 28(x2)           x1=1c000d08  x2:10000950  PA:1000096c
+             3563500            3548 1c000f60 01812403 lw               x8, 24(x2)           x8=10000990  x2:10000950  PA:10000968
+             3564500            3549 1c000f62 01412483 lw               x9, 20(x2)           x9=1000016c  x2:10000950  PA:10000964
+             3565500            3550 1c000f64 01012903 lw               x18, 16(x2)         x18=00000000  x2:10000950  PA:10000960
+             3566500            3551 1c000f66 00c12983 lw               x19, 12(x2)         x19=00000000  x2:10000950  PA:1000095c
+             3567500            3552 1c000f68 00812a03 lw               x20, 8(x2)          x20=00000000  x2:10000950  PA:10000958
+             3568500            3553 1c000f6a 00412a83 lw               x21, 4(x2)          x21=00000000  x2:10000950  PA:10000954
+             3569500            3554 1c000f6c 00012b03 lw               x22, 0(x2)          x22=00000000  x2:10000950  PA:10000950
+             3570500            3555 1c000f6e 02010113 addi             x2, x2, 32           x2=10000970  x2:10000950
+             3571500            3556 1c000f70 00008067 jalr             x0, x1, 0            x1:1c000d08
+             3573500            3558 1c000d08 f95ff06f jal              x0, -108           
+             3575500            3560 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=1c0015b6  x9=10000170  x9:1000016c  PA:1000016c
+             3577500            3562 1c000ca0 06079363 bne              x15, x0, 102        x15:1c0015b6
+             3580500            3565 1c000d06 000780e7 jalr             x1, x15, 0           x1=1c000d08 x15:1c0015b6
+             3598500            3583 1c0015b6 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+             3599500            3584 1c0015ba ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             3600500            3585 1c0015bc 00000613 addi             x12, x0, 0          x12=00000000
+             3617500            3602 1c0015be 32458593 addi             x11, x11, 804       x11=1c001324 x11:1c001000
+             3618500            3603 1c0015c2 00000513 addi             x10, x0, 0          x10=00000000
+             3619500            3604 1c0015c4 00112623 sw               x1, 12(x2)           x1:1c000d08  x2:10000960  PA:1000096c
+             3620500            3605 1c0015c6 83bff0ef jal              x1, -1990            x1=1c0015ca
+             3622500            3607 1c000e00 fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             3623500            3608 1c000e02 00812c23 sw               x8, 24(x2)           x8:10000990  x2:10000940  PA:10000958
+             3624500            3609 1c000e04 00912a23 sw               x9, 20(x2)           x9:10000170  x2:10000940  PA:10000954
+             3625500            3610 1c000e06 00a00433 add              x8, x0, x10          x8=00000000 x10:00000000
+             3626500            3611 1c000e08 00b004b3 add              x9, x0, x11          x9=1c001324 x11:1c001324
+             3627500            3612 1c000e0a 00100513 addi             x10, x0, 1          x10=00000001
+             3628500            3613 1c000e0c 00c00593 addi             x11, x0, 12         x11=0000000c
+             3629500            3614 1c000e0e 00c12623 sw               x12, 12(x2)         x12:00000000  x2:10000940  PA:1000094c
+             3645500            3630 1c000e10 00112e23 sw               x1, 28(x2)           x1:1c0015ca  x2:10000940  PA:1000095c
+             3646500            3631 1c000e12 3be000ef jal              x1, 958              x1=1c000e14
+             3648500            3633 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             3649500            3634 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             3652500            3637 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             3653500            3638 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             3654500            3639 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             3655500            3640 1c0011f0 ff3ff06f jal              x0, -14            
+             3657500            3642 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             3658500            3643 1c0011e4 f6fff06f jal              x0, -146           
+             3660500            3645 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             3674500            3659 1c001154 00758593 addi             x11, x11, 7         x11=00000013 x11:0000000c
+             3675500            3660 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000013
+             3676500            3661 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             3677500            3662 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             3678500            3663 1c00115e 0007a703 lw               x14, 0(x15)         x14=00030000 x15:1c2d0000  PA:1c2d0000
+             3693500            3678 1c001160 00b74963 blt              x14, x11, 18        x14:00030000 x11:00000010
+             3694500            3679 1c001164 00b71c63 bne              x14, x11, 24        x14:00030000 x11:00000010
+             3697500            3682 1c00117c 40b70733 sub              x14, x14, x11       x14=0002fff0 x14:00030000 x11:00000010
+             3698500            3683 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002fff0 x15:1c2d0000  PA:1c2d0000
+             3716500            3701 1c001180 00e787b3 add              x15, x15, x14       x15=1c2ffff0 x15:1c2d0000 x14:0002fff0
+             3717500            3702 1c001182 fedff06f jal              x0, -20            
+             3719500            3704 1c00116e 00f00533 add              x10, x0, x15        x10=1c2ffff0 x15:1c2ffff0
+             3720500            3705 1c001170 00008067 jalr             x0, x1, 0            x1:1c000e14
+             3722500            3707 1c000e14 00c12603 lw               x12, 12(x2)         x12=00000000  x2:10000940  PA:1000094c
+             3723500            3708 1c000e16 02050263 beq              x10, x0, 36         x10:1c2ffff0
+             3724500            3709 1c000e18 100007b7 lui              x15, 0x10000000     x15=10000000
+             3725500            3710 1c000e1c 00241413 slli             x8, x8, 0x2          x8=00000000  x8:00000000
+             3742500            3727 1c000e1e 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             3743500            3728 1c000e22 008787b3 add              x15, x15, x8        x15=10000058 x15:10000058  x8:00000000
+             3744500            3729 1c000e24 0007a703 lw               x14, 0(x15)         x14=00000000 x15:10000058  PA:10000058
+             3745500            3730 1c000e26 00952023 sw               x9, 0(x10)           x9:1c001324 x10:1c2ffff0  PA:1c2ffff0
+             3763500            3748 1c000e28 00c52223 sw               x12, 4(x10)         x12:00000000 x10:1c2ffff0  PA:1c2ffff4
+             3781500            3766 1c000e2a 00e52423 sw               x14, 8(x10)         x14:00000000 x10:1c2ffff0  PA:1c2ffff8
+             3799500            3784 1c000e2c 00a7a023 sw               x10, 0(x15)         x10:1c2ffff0 x15:10000058  PA:10000058
+             3800500            3785 1c000e2e 00000513 addi             x10, x0, 0          x10=00000000
+             3801500            3786 1c000e30 01c12083 lw               x1, 28(x2)           x1=1c0015ca  x2:10000940  PA:1000095c
+             3802500            3787 1c000e32 01812403 lw               x8, 24(x2)           x8=10000990  x2:10000940  PA:10000958
+             3803500            3788 1c000e34 01412483 lw               x9, 20(x2)           x9=10000170  x2:10000940  PA:10000954
+             3804500            3789 1c000e36 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             3805500            3790 1c000e38 00008067 jalr             x0, x1, 0            x1:1c0015ca
+             3807500            3792 1c0015ca 00050f63 beq              x10, x0, 30         x10:00000000
+             3842500            3827 1c0015e8 00c12083 lw               x1, 12(x2)           x1=1c000d08  x2:10000960  PA:1000096c
+             3843500            3828 1c0015ea 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             3845500            3830 1c0015ec 00008067 jalr             x0, x1, 0            x1:1c000d08
+             3862500            3847 1c000d08 f95ff06f jal              x0, -108           
+             3864500            3849 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=1c0016da  x9=10000174  x9:10000170  PA:10000170
+             3866500            3851 1c000ca0 06079363 bne              x15, x0, 102        x15:1c0016da
+             3869500            3854 1c000d06 000780e7 jalr             x1, x15, 0           x1=1c000d08 x15:1c0016da
+             3887500            3872 1c0016da ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             3888500            3873 1c0016dc 00812423 sw               x8, 8(x2)            x8:10000990  x2:10000960  PA:10000968
+             3905500            3890 1c0016de 1c0007b7 lui              x15, 0x1c000000     x15=1c000000
+             3906500            3891 1c0016e2 10000437 lui              x8, 0x10000000       x8=10000000
+             3907500            3892 1c0016e6 00912223 sw               x9, 4(x2)            x9:10000174  x2:10000960  PA:10000964
+             3908500            3893 1c0016e8 01212023 sw               x18, 0(x2)          x18:00000000  x2:10000960  PA:10000960
+             3909500            3894 1c0016ea 00112623 sw               x1, 12(x2)           x1:1c000d08  x2:10000960  PA:1000096c
+             3910500            3895 1c0016ec 07040413 addi             x8, x8, 112          x8=10000070  x8:10000000
+             3927500            3912 1c0016f0 29878793 addi             x15, x15, 664       x15=1c000298 x15:1c000000
+             3928500            3913 1c0016f4 00f42023 sw               x15, 0(x8)          x15:1c000298  x8:10000070  PA:10000070
+             3929500            3914 1c0016f6 1c0017b7 lui              x15, 0x1c001000     x15=1c001000
+             3930500            3915 1c0016fa 6b278793 addi             x15, x15, 1714      x15=1c0016b2 x15:1c001000
+             3947500            3932 1c0016fe 100005b7 lui              x11, 0x10000000     x11=10000000
+             3948500            3933 1c001702 04840913 addi             x18, x8, 72         x18=100000b8  x8:10000070
+             3949500            3934 1c001706 00f42623 sw               x15, 12(x8)         x15:1c0016b2  x8:10000070  PA:1000007c
+             3950500            3935 1c001708 100004b7 lui              x9, 0x10000000       x9=10000000
+             3951500            3936 1c00170c 13c58793 addi             x15, x11, 316       x15=1000013c x11:10000000
+             3968500            3953 1c001710 15448493 addi             x9, x9, 340          x9=10000154  x9:10000000
+             3969500            3954 1c001714 0af42c23 sw               x15, 184(x8)        x15:1000013c  x8:10000070  PA:10000128
+             3970500            3955 1c001718 01200533 add              x10, x0, x18        x10=100000b8 x18:100000b8
+             3971500            3956 1c00171a 00100793 addi             x15, x0, 1          x15=00000001
+             3972500            3957 1c00171c 13c58593 addi             x11, x11, 316       x11=1000013c x11:10000000
+             3989500            3974 1c001720 0af42e23 sw               x15, 188(x8)        x15:00000001  x8:10000070  PA:1000012c
+             3990500            3975 1c001724 0004a023 sw               x0, 0(x9)            x9:10000154  PA:10000154
+             3991500            3976 1c001728 02042a23 sw               x0, 52(x8)           x8:10000070  PA:100000a4
+             3992500            3977 1c00172c 00042223 sw               x0, 4(x8)            x8:10000070  PA:10000074
+             4009500            3994 1c001730 00042423 sw               x0, 8(x8)            x8:10000070  PA:10000078
+             4010500            3995 1c001734 f84ff0ef jal              x1, -2172            x1=1c001738
+             4012500            3997 1c000eb8 ff010113 addi             x2, x2, -16          x2=10000950  x2:10000960
+             4013500            3998 1c000eba 00812423 sw               x8, 8(x2)            x8:10000070  x2:10000950  PA:10000958
+             4014500            3999 1c000ebc 00912223 sw               x9, 4(x2)            x9:10000154  x2:10000950  PA:10000954
+             4015500            4000 1c000ebe 00112623 sw               x1, 12(x2)           x1:1c001738  x2:10000950  PA:1000095c
+             4016500            4001 1c000ec0 00a00433 add              x8, x0, x10          x8=100000b8 x10:100000b8
+             4017500            4002 1c000ec2 00b004b3 add              x9, x0, x11          x9=1000013c x11:1000013c
+             4018500            4003 1c000ec4 00052823 sw               x0, 16(x10)         x10:100000b8  PA:100000c8
+             4019500            4004 1c000ec8 00052a23 sw               x0, 20(x10)         x10:100000b8  PA:100000cc
+             4020500            4005 1c000ecc 01000593 addi             x11, x0, 16         x11=00000010
+             4021500            4006 1c000ece 00000513 addi             x10, x0, 0          x10=00000000
+             4022500            4007 1c000ed0 300000ef jal              x1, 768              x1=1c000ed2
+             4024500            4009 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             4025500            4010 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000000
+             4028500            4013 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4029500            4014 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             4030500            4015 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             4031500            4016 1c0011f0 ff3ff06f jal              x0, -14            
+             4033500            4018 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a0 x10:00000000 x15:1c0026a0
+             4034500            4019 1c0011e4 f6fff06f jal              x0, -146           
+             4036500            4021 1c001152 00052783 lw               x15, 0(x10)         x15=1c0026b8 x10:1c0026a0  PA:1c0026a0
+             4050500            4035 1c001154 00758593 addi             x11, x11, 7         x11=00000017 x11:00000010
+             4051500            4036 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000017
+             4052500            4037 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             4053500            4038 1c00115c 00078963 beq              x15, x0, 18         x15:1c0026b8
+             4054500            4039 1c00115e 0007a703 lw               x14, 0(x15)         x14=002cd938 x15:1c0026b8  PA:1c0026b8
+             4069500            4054 1c001160 00b74963 blt              x14, x11, 18        x14:002cd938 x11:00000010
+             4070500            4055 1c001164 00b71c63 bne              x14, x11, 24        x14:002cd938 x11:00000010
+             4073500            4058 1c00117c 40b70733 sub              x14, x14, x11       x14=002cd928 x14:002cd938 x11:00000010
+             4074500            4059 1c00117e 00e7a023 sw               x14, 0(x15)         x14:002cd928 x15:1c0026b8  PA:1c0026b8
+             4092500            4077 1c001180 00e787b3 add              x15, x15, x14       x15=1c2cffe0 x15:1c0026b8 x14:002cd928
+             4093500            4078 1c001182 fedff06f jal              x0, -20            
+             4095500            4080 1c00116e 00f00533 add              x10, x0, x15        x10=1c2cffe0 x15:1c2cffe0
+             4096500            4081 1c001170 00008067 jalr             x0, x1, 0            x1:1c000ed2
+             4098500            4083 1c000ed2 06a42623 sw               x10, 108(x8)        x10:1c2cffe0  x8:100000b8  PA:10000124
+             4099500            4084 1c000ed4 00942623 sw               x9, 12(x8)           x9:1000013c  x8:100000b8  PA:100000c4
+             4100500            4085 1c000ed6 00042023 sw               x0, 0(x8)            x8:100000b8  PA:100000b8
+             4101500            4086 1c000eda 00c12083 lw               x1, 12(x2)           x1=1c001738  x2:10000950  PA:1000095c
+             4102500            4087 1c000edc 00812403 lw               x8, 8(x2)            x8=10000070  x2:10000950  PA:10000958
+             4103500            4088 1c000ede 00412483 lw               x9, 4(x2)            x9=10000154  x2:10000950  PA:10000954
+             4104500            4089 1c000ee0 01010113 addi             x2, x2, 16           x2=10000960  x2:10000950
+             4105500            4090 1c000ee2 00008067 jalr             x0, x1, 0            x1:1c001738
+             4107500            4092 1c001738 100007b7 lui              x15, 0x10000000     x15=10000000
+             4108500            4093 1c00173c 1387a703 lw               x14, 312(x15)       x14=100fff90 x15:10000000  PA:10000138
+             4125500            4110 1c001740 0084a423 sw               x8, 8(x9)            x8:10000070  x9:10000154  PA:1000015c
+             4126500            4111 1c001742 00c12083 lw               x1, 12(x2)           x1=1c000d08  x2:10000960  PA:1000096c
+             4127500            4112 1c001744 04e42823 sw               x14, 80(x8)         x14:100fff90  x8:10000070  PA:100000c0
+             4128500            4113 1c001746 00812403 lw               x8, 8(x2)            x8=10000990  x2:10000960  PA:10000968
+             4129500            4114 1c001748 1327ac23 sw               x18, 312(x15)       x18:100000b8 x15:10000000  PA:10000138
+             4130500            4115 1c00174c 00412483 lw               x9, 4(x2)            x9=10000174  x2:10000960  PA:10000964
+             4131500            4116 1c00174e 00012903 lw               x18, 0(x2)          x18=00000000  x2:10000960  PA:10000960
+             4147500            4132 1c001750 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             4148500            4133 1c001752 00008067 jalr             x0, x1, 0            x1:1c000d08
+             4150500            4135 1c000d08 f95ff06f jal              x0, -108           
+             4152500            4137 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=1c001874  x9=10000178  x9:10000174  PA:10000174
+             4154500            4139 1c000ca0 06079363 bne              x15, x0, 102        x15:1c001874
+             4157500            4142 1c000d06 000780e7 jalr             x1, x15, 0           x1=1c000d08 x15:1c001874
+             4175500            4160 1c001874 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4176500            4161 1c001878 6607ae23 sw               x0, 1660(x15)       x15:1c002000  PA:1c00267c
+             4194500            4179 1c00187c 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4195500            4180 1c001880 6607ac23 sw               x0, 1656(x15)       x15:1c002000  PA:1c002678
+             4213500            4198 1c001884 00100793 addi             x15, x0, 1          x15=00000001
+             4214500            4199 1c001888 0217b663 p.bneimm         x15, 44             x15:00000001
+             4215500            4200 1c00188c 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+             4232500            4217 1c001890 ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             4233500            4218 1c001892 00000613 addi             x12, x0, 0          x12=00000000
+             4234500            4219 1c001894 7b858593 addi             x11, x11, 1976      x11=1c0017b8 x11:1c001000
+             4235500            4220 1c001898 00000513 addi             x10, x0, 0          x10=00000000
+             4236500            4221 1c00189a 00112623 sw               x1, 12(x2)           x1:1c000d08  x2:10000960  PA:1000096c
+             4237500            4222 1c00189c d64ff0ef jal              x1, -2716            x1=1c0018a0
+             4255500            4240 1c000e00 fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             4256500            4241 1c000e02 00812c23 sw               x8, 24(x2)           x8:10000990  x2:10000940  PA:10000958
+             4257500            4242 1c000e04 00912a23 sw               x9, 20(x2)           x9:10000178  x2:10000940  PA:10000954
+             4258500            4243 1c000e06 00a00433 add              x8, x0, x10          x8=00000000 x10:00000000
+             4259500            4244 1c000e08 00b004b3 add              x9, x0, x11          x9=1c0017b8 x11:1c0017b8
+             4260500            4245 1c000e0a 00100513 addi             x10, x0, 1          x10=00000001
+             4261500            4246 1c000e0c 00c00593 addi             x11, x0, 12         x11=0000000c
+             4262500            4247 1c000e0e 00c12623 sw               x12, 12(x2)         x12:00000000  x2:10000940  PA:1000094c
+             4263500            4248 1c000e10 00112e23 sw               x1, 28(x2)           x1:1c0018a0  x2:10000940  PA:1000095c
+             4264500            4249 1c000e12 3be000ef jal              x1, 958              x1=1c000e14
+             4266500            4251 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             4267500            4252 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             4270500            4255 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4271500            4256 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             4272500            4257 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             4273500            4258 1c0011f0 ff3ff06f jal              x0, -14            
+             4275500            4260 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             4276500            4261 1c0011e4 f6fff06f jal              x0, -146           
+             4278500            4263 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             4292500            4277 1c001154 00758593 addi             x11, x11, 7         x11=00000013 x11:0000000c
+             4293500            4278 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000013
+             4294500            4279 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             4295500            4280 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             4296500            4281 1c00115e 0007a703 lw               x14, 0(x15)         x14=0002fff0 x15:1c2d0000  PA:1c2d0000
+             4311500            4296 1c001160 00b74963 blt              x14, x11, 18        x14:0002fff0 x11:00000010
+             4312500            4297 1c001164 00b71c63 bne              x14, x11, 24        x14:0002fff0 x11:00000010
+             4315500            4300 1c00117c 40b70733 sub              x14, x14, x11       x14=0002ffe0 x14:0002fff0 x11:00000010
+             4316500            4301 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002ffe0 x15:1c2d0000  PA:1c2d0000
+             4334500            4319 1c001180 00e787b3 add              x15, x15, x14       x15=1c2fffe0 x15:1c2d0000 x14:0002ffe0
+             4335500            4320 1c001182 fedff06f jal              x0, -20            
+             4337500            4322 1c00116e 00f00533 add              x10, x0, x15        x10=1c2fffe0 x15:1c2fffe0
+             4338500            4323 1c001170 00008067 jalr             x0, x1, 0            x1:1c000e14
+             4340500            4325 1c000e14 00c12603 lw               x12, 12(x2)         x12=00000000  x2:10000940  PA:1000094c
+             4341500            4326 1c000e16 02050263 beq              x10, x0, 36         x10:1c2fffe0
+             4342500            4327 1c000e18 100007b7 lui              x15, 0x10000000     x15=10000000
+             4343500            4328 1c000e1c 00241413 slli             x8, x8, 0x2          x8=00000000  x8:00000000
+             4344500            4329 1c000e1e 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             4345500            4330 1c000e22 008787b3 add              x15, x15, x8        x15=10000058 x15:10000058  x8:00000000
+             4346500            4331 1c000e24 0007a703 lw               x14, 0(x15)         x14=1c2ffff0 x15:10000058  PA:10000058
+             4347500            4332 1c000e26 00952023 sw               x9, 0(x10)           x9:1c0017b8 x10:1c2fffe0  PA:1c2fffe0
+             4365500            4350 1c000e28 00c52223 sw               x12, 4(x10)         x12:00000000 x10:1c2fffe0  PA:1c2fffe4
+             4383500            4368 1c000e2a 00e52423 sw               x14, 8(x10)         x14:1c2ffff0 x10:1c2fffe0  PA:1c2fffe8
+             4401500            4386 1c000e2c 00a7a023 sw               x10, 0(x15)         x10:1c2fffe0 x15:10000058  PA:10000058
+             4402500            4387 1c000e2e 00000513 addi             x10, x0, 0          x10=00000000
+             4403500            4388 1c000e30 01c12083 lw               x1, 28(x2)           x1=1c0018a0  x2:10000940  PA:1000095c
+             4404500            4389 1c000e32 01812403 lw               x8, 24(x2)           x8=10000990  x2:10000940  PA:10000958
+             4405500            4390 1c000e34 01412483 lw               x9, 20(x2)           x9=10000178  x2:10000940  PA:10000954
+             4406500            4391 1c000e36 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             4407500            4392 1c000e38 00008067 jalr             x0, x1, 0            x1:1c0018a0
+             4409500            4394 1c0018a0 00c12083 lw               x1, 12(x2)           x1=1c000d08  x2:10000960  PA:1000096c
+             4410500            4395 1c0018a2 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+             4411500            4396 1c0018a6 00000613 addi             x12, x0, 0          x12=00000000
+             4412500            4397 1c0018a8 79c58593 addi             x11, x11, 1948      x11=1c00179c x11:1c001000
+             4413500            4398 1c0018ac 00100513 addi             x10, x0, 1          x10=00000001
+             4414500            4399 1c0018ae 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             4430500            4415 1c0018b0 d50ff06f jal              x0, -2736          
+             4432500            4417 1c000e00 fe010113 addi             x2, x2, -32          x2=10000950  x2:10000970
+             4433500            4418 1c000e02 00812c23 sw               x8, 24(x2)           x8:10000990  x2:10000950  PA:10000968
+             4434500            4419 1c000e04 00912a23 sw               x9, 20(x2)           x9:10000178  x2:10000950  PA:10000964
+             4435500            4420 1c000e06 00a00433 add              x8, x0, x10          x8=00000001 x10:00000001
+             4436500            4421 1c000e08 00b004b3 add              x9, x0, x11          x9=1c00179c x11:1c00179c
+             4437500            4422 1c000e0a 00100513 addi             x10, x0, 1          x10=00000001
+             4438500            4423 1c000e0c 00c00593 addi             x11, x0, 12         x11=0000000c
+             4439500            4424 1c000e0e 00c12623 sw               x12, 12(x2)         x12:00000000  x2:10000950  PA:1000095c
+             4440500            4425 1c000e10 00112e23 sw               x1, 28(x2)           x1:1c000d08  x2:10000950  PA:1000096c
+             4441500            4426 1c000e12 3be000ef jal              x1, 958              x1=1c000e14
+             4443500            4428 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             4444500            4429 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             4447500            4432 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4448500            4433 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             4449500            4434 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             4450500            4435 1c0011f0 ff3ff06f jal              x0, -14            
+             4452500            4437 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             4453500            4438 1c0011e4 f6fff06f jal              x0, -146           
+             4455500            4440 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             4469500            4454 1c001154 00758593 addi             x11, x11, 7         x11=00000013 x11:0000000c
+             4470500            4455 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000013
+             4471500            4456 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             4472500            4457 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             4473500            4458 1c00115e 0007a703 lw               x14, 0(x15)         x14=0002ffe0 x15:1c2d0000  PA:1c2d0000
+             4488500            4473 1c001160 00b74963 blt              x14, x11, 18        x14:0002ffe0 x11:00000010
+             4489500            4474 1c001164 00b71c63 bne              x14, x11, 24        x14:0002ffe0 x11:00000010
+             4492500            4477 1c00117c 40b70733 sub              x14, x14, x11       x14=0002ffd0 x14:0002ffe0 x11:00000010
+             4493500            4478 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002ffd0 x15:1c2d0000  PA:1c2d0000
+             4511500            4496 1c001180 00e787b3 add              x15, x15, x14       x15=1c2fffd0 x15:1c2d0000 x14:0002ffd0
+             4512500            4497 1c001182 fedff06f jal              x0, -20            
+             4514500            4499 1c00116e 00f00533 add              x10, x0, x15        x10=1c2fffd0 x15:1c2fffd0
+             4515500            4500 1c001170 00008067 jalr             x0, x1, 0            x1:1c000e14
+             4517500            4502 1c000e14 00c12603 lw               x12, 12(x2)         x12=00000000  x2:10000950  PA:1000095c
+             4518500            4503 1c000e16 02050263 beq              x10, x0, 36         x10:1c2fffd0
+             4519500            4504 1c000e18 100007b7 lui              x15, 0x10000000     x15=10000000
+             4520500            4505 1c000e1c 00241413 slli             x8, x8, 0x2          x8=00000004  x8:00000001
+             4521500            4506 1c000e1e 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             4522500            4507 1c000e22 008787b3 add              x15, x15, x8        x15=1000005c x15:10000058  x8:00000004
+             4523500            4508 1c000e24 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1000005c  PA:1000005c
+             4524500            4509 1c000e26 00952023 sw               x9, 0(x10)           x9:1c00179c x10:1c2fffd0  PA:1c2fffd0
+             4542500            4527 1c000e28 00c52223 sw               x12, 4(x10)         x12:00000000 x10:1c2fffd0  PA:1c2fffd4
+             4560500            4545 1c000e2a 00e52423 sw               x14, 8(x10)         x14:00000000 x10:1c2fffd0  PA:1c2fffd8
+             4578500            4563 1c000e2c 00a7a023 sw               x10, 0(x15)         x10:1c2fffd0 x15:1000005c  PA:1000005c
+             4579500            4564 1c000e2e 00000513 addi             x10, x0, 0          x10=00000000
+             4580500            4565 1c000e30 01c12083 lw               x1, 28(x2)           x1=1c000d08  x2:10000950  PA:1000096c
+             4581500            4566 1c000e32 01812403 lw               x8, 24(x2)           x8=10000990  x2:10000950  PA:10000968
+             4582500            4567 1c000e34 01412483 lw               x9, 20(x2)           x9=10000178  x2:10000950  PA:10000964
+             4583500            4568 1c000e36 02010113 addi             x2, x2, 32           x2=10000970  x2:10000950
+             4584500            4569 1c000e38 00008067 jalr             x0, x1, 0            x1:1c000d08
+             4586500            4571 1c000d08 f95ff06f jal              x0, -108           
+             4588500            4573 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=1c0020a4  x9=1000017c  x9:10000178  PA:10000178
+             4590500            4575 1c000ca0 06079363 bne              x15, x0, 102        x15:1c0020a4
+             4593500            4578 1c000d06 000780e7 jalr             x1, x15, 0           x1=1c000d08 x15:1c0020a4
+             4611500            4596 1c0020a4 1c0025b7 lui              x11, 0x1c002000     x11=1c002000
+             4612500            4597 1c0020a8 ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             4613500            4598 1c0020aa 00000613 addi             x12, x0, 0          x12=00000000
+             4614500            4599 1c0020ac 00458593 addi             x11, x11, 4         x11=1c002004 x11:1c002000
+             4631500            4616 1c0020b0 00400513 addi             x10, x0, 4          x10=00000004
+             4632500            4617 1c0020b2 00112623 sw               x1, 12(x2)           x1:1c000d08  x2:10000960  PA:1000096c
+             4633500            4618 1c0020b4 00812423 sw               x8, 8(x2)            x8:10000990  x2:10000960  PA:10000968
+             4634500            4619 1c0020b6 d4bfe0ef jal              x1, -4790            x1=1c0020ba
+             4636500            4621 1c000e00 fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             4637500            4622 1c000e02 00812c23 sw               x8, 24(x2)           x8:10000990  x2:10000940  PA:10000958
+             4638500            4623 1c000e04 00912a23 sw               x9, 20(x2)           x9:1000017c  x2:10000940  PA:10000954
+             4639500            4624 1c000e06 00a00433 add              x8, x0, x10          x8=00000004 x10:00000004
+             4640500            4625 1c000e08 00b004b3 add              x9, x0, x11          x9=1c002004 x11:1c002004
+             4641500            4626 1c000e0a 00100513 addi             x10, x0, 1          x10=00000001
+             4642500            4627 1c000e0c 00c00593 addi             x11, x0, 12         x11=0000000c
+             4643500            4628 1c000e0e 00c12623 sw               x12, 12(x2)         x12:00000000  x2:10000940  PA:1000094c
+             4644500            4629 1c000e10 00112e23 sw               x1, 28(x2)           x1:1c0020ba  x2:10000940  PA:1000095c
+             4645500            4630 1c000e12 3be000ef jal              x1, 958              x1=1c000e14
+             4647500            4632 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             4648500            4633 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             4651500            4636 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4652500            4637 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             4653500            4638 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             4654500            4639 1c0011f0 ff3ff06f jal              x0, -14            
+             4656500            4641 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             4657500            4642 1c0011e4 f6fff06f jal              x0, -146           
+             4659500            4644 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             4673500            4658 1c001154 00758593 addi             x11, x11, 7         x11=00000013 x11:0000000c
+             4674500            4659 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000013
+             4675500            4660 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             4676500            4661 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             4677500            4662 1c00115e 0007a703 lw               x14, 0(x15)         x14=0002ffd0 x15:1c2d0000  PA:1c2d0000
+             4692500            4677 1c001160 00b74963 blt              x14, x11, 18        x14:0002ffd0 x11:00000010
+             4693500            4678 1c001164 00b71c63 bne              x14, x11, 24        x14:0002ffd0 x11:00000010
+             4696500            4681 1c00117c 40b70733 sub              x14, x14, x11       x14=0002ffc0 x14:0002ffd0 x11:00000010
+             4697500            4682 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002ffc0 x15:1c2d0000  PA:1c2d0000
+             4715500            4700 1c001180 00e787b3 add              x15, x15, x14       x15=1c2fffc0 x15:1c2d0000 x14:0002ffc0
+             4716500            4701 1c001182 fedff06f jal              x0, -20            
+             4718500            4703 1c00116e 00f00533 add              x10, x0, x15        x10=1c2fffc0 x15:1c2fffc0
+             4719500            4704 1c001170 00008067 jalr             x0, x1, 0            x1:1c000e14
+             4721500            4706 1c000e14 00c12603 lw               x12, 12(x2)         x12=00000000  x2:10000940  PA:1000094c
+             4722500            4707 1c000e16 02050263 beq              x10, x0, 36         x10:1c2fffc0
+             4723500            4708 1c000e18 100007b7 lui              x15, 0x10000000     x15=10000000
+             4724500            4709 1c000e1c 00241413 slli             x8, x8, 0x2          x8=00000010  x8:00000004
+             4725500            4710 1c000e1e 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             4726500            4711 1c000e22 008787b3 add              x15, x15, x8        x15=10000068 x15:10000058  x8:00000010
+             4727500            4712 1c000e24 0007a703 lw               x14, 0(x15)         x14=00000000 x15:10000068  PA:10000068
+             4728500            4713 1c000e26 00952023 sw               x9, 0(x10)           x9:1c002004 x10:1c2fffc0  PA:1c2fffc0
+             4746500            4731 1c000e28 00c52223 sw               x12, 4(x10)         x12:00000000 x10:1c2fffc0  PA:1c2fffc4
+             4764500            4749 1c000e2a 00e52423 sw               x14, 8(x10)         x14:00000000 x10:1c2fffc0  PA:1c2fffc8
+             4782500            4767 1c000e2c 00a7a023 sw               x10, 0(x15)         x10:1c2fffc0 x15:10000068  PA:10000068
+             4783500            4768 1c000e2e 00000513 addi             x10, x0, 0          x10=00000000
+             4784500            4769 1c000e30 01c12083 lw               x1, 28(x2)           x1=1c0020ba  x2:10000940  PA:1000095c
+             4785500            4770 1c000e32 01812403 lw               x8, 24(x2)           x8=10000990  x2:10000940  PA:10000958
+             4786500            4771 1c000e34 01412483 lw               x9, 20(x2)           x9=1000017c  x2:10000940  PA:10000954
+             4787500            4772 1c000e36 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             4788500            4773 1c000e38 00008067 jalr             x0, x1, 0            x1:1c0020ba
+             4790500            4775 1c0020ba 1c0025b7 lui              x11, 0x1c002000     x11=1c002000
+             4791500            4776 1c0020be 00a00433 add              x8, x0, x10          x8=00000000 x10:00000000
+             4808500            4793 1c0020c0 00000613 addi             x12, x0, 0          x12=00000000
+             4809500            4794 1c0020c2 fe458593 addi             x11, x11, -28       x11=1c001fe4 x11:1c002000
+             4810500            4795 1c0020c6 00500513 addi             x10, x0, 5          x10=00000005
+             4811500            4796 1c0020c8 d39fe0ef jal              x1, -4808            x1=1c0020cc
+             4813500            4798 1c000e00 fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             4814500            4799 1c000e02 00812c23 sw               x8, 24(x2)           x8:00000000  x2:10000940  PA:10000958
+             4815500            4800 1c000e04 00912a23 sw               x9, 20(x2)           x9:1000017c  x2:10000940  PA:10000954
+             4816500            4801 1c000e06 00a00433 add              x8, x0, x10          x8=00000005 x10:00000005
+             4817500            4802 1c000e08 00b004b3 add              x9, x0, x11          x9=1c001fe4 x11:1c001fe4
+             4818500            4803 1c000e0a 00100513 addi             x10, x0, 1          x10=00000001
+             4819500            4804 1c000e0c 00c00593 addi             x11, x0, 12         x11=0000000c
+             4820500            4805 1c000e0e 00c12623 sw               x12, 12(x2)         x12:00000000  x2:10000940  PA:1000094c
+             4821500            4806 1c000e10 00112e23 sw               x1, 28(x2)           x1:1c0020cc  x2:10000940  PA:1000095c
+             4822500            4807 1c000e12 3be000ef jal              x1, 958              x1=1c000e14
+             4824500            4809 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             4825500            4810 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             4828500            4813 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4829500            4814 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             4830500            4815 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             4831500            4816 1c0011f0 ff3ff06f jal              x0, -14            
+             4833500            4818 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             4834500            4819 1c0011e4 f6fff06f jal              x0, -146           
+             4836500            4821 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             4850500            4835 1c001154 00758593 addi             x11, x11, 7         x11=00000013 x11:0000000c
+             4851500            4836 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000013
+             4852500            4837 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             4853500            4838 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             4854500            4839 1c00115e 0007a703 lw               x14, 0(x15)         x14=0002ffc0 x15:1c2d0000  PA:1c2d0000
+             4869500            4854 1c001160 00b74963 blt              x14, x11, 18        x14:0002ffc0 x11:00000010
+             4870500            4855 1c001164 00b71c63 bne              x14, x11, 24        x14:0002ffc0 x11:00000010
+             4873500            4858 1c00117c 40b70733 sub              x14, x14, x11       x14=0002ffb0 x14:0002ffc0 x11:00000010
+             4874500            4859 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002ffb0 x15:1c2d0000  PA:1c2d0000
+             4892500            4877 1c001180 00e787b3 add              x15, x15, x14       x15=1c2fffb0 x15:1c2d0000 x14:0002ffb0
+             4893500            4878 1c001182 fedff06f jal              x0, -20            
+             4895500            4880 1c00116e 00f00533 add              x10, x0, x15        x10=1c2fffb0 x15:1c2fffb0
+             4896500            4881 1c001170 00008067 jalr             x0, x1, 0            x1:1c000e14
+             4898500            4883 1c000e14 00c12603 lw               x12, 12(x2)         x12=00000000  x2:10000940  PA:1000094c
+             4899500            4884 1c000e16 02050263 beq              x10, x0, 36         x10:1c2fffb0
+             4900500            4885 1c000e18 100007b7 lui              x15, 0x10000000     x15=10000000
+             4901500            4886 1c000e1c 00241413 slli             x8, x8, 0x2          x8=00000014  x8:00000005
+             4902500            4887 1c000e1e 05878793 addi             x15, x15, 88        x15=10000058 x15:10000000
+             4903500            4888 1c000e22 008787b3 add              x15, x15, x8        x15=1000006c x15:10000058  x8:00000014
+             4904500            4889 1c000e24 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1000006c  PA:1000006c
+             4905500            4890 1c000e26 00952023 sw               x9, 0(x10)           x9:1c001fe4 x10:1c2fffb0  PA:1c2fffb0
+             4923500            4908 1c000e28 00c52223 sw               x12, 4(x10)         x12:00000000 x10:1c2fffb0  PA:1c2fffb4
+             4941500            4926 1c000e2a 00e52423 sw               x14, 8(x10)         x14:00000000 x10:1c2fffb0  PA:1c2fffb8
+             4959500            4944 1c000e2c 00a7a023 sw               x10, 0(x15)         x10:1c2fffb0 x15:1000006c  PA:1000006c
+             4960500            4945 1c000e2e 00000513 addi             x10, x0, 0          x10=00000000
+             4961500            4946 1c000e30 01c12083 lw               x1, 28(x2)           x1=1c0020cc  x2:10000940  PA:1000095c
+             4962500            4947 1c000e32 01812403 lw               x8, 24(x2)           x8=00000000  x2:10000940  PA:10000958
+             4963500            4948 1c000e34 01412483 lw               x9, 20(x2)           x9=1000017c  x2:10000940  PA:10000954
+             4964500            4949 1c000e36 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             4965500            4950 1c000e38 00008067 jalr             x0, x1, 0            x1:1c0020cc
+             4967500            4952 1c0020cc 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             4984500            4969 1c0020d0 6607a423 sw               x0, 1640(x15)       x15:1c002000  PA:1c002668
+             5002500            4987 1c0020d4 00856533 or               x10, x10, x8        x10=00000000 x10:00000000  x8:00000000
+             5003500            4988 1c0020d6 02050163 beq              x10, x0, 34         x10:00000000
+             5022500            5007 1c0020f8 00c12083 lw               x1, 12(x2)           x1=1c000d08  x2:10000960  PA:1000096c
+             5023500            5008 1c0020fa 00812403 lw               x8, 8(x2)            x8=10000990  x2:10000960  PA:10000968
+             5024500            5009 1c0020fc 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             5025500            5010 1c0020fe 00008067 jalr             x0, x1, 0            x1:1c000d08
+             5042500            5027 1c000d08 f95ff06f jal              x0, -108           
+             5044500            5029 1c000c9c 0044a78b p.lw             x15, 4(x9!)         x15=00000000  x9=10000180  x9:1000017c  PA:1000017c
+             5046500            5031 1c000ca0 06079363 bne              x15, x0, 102        x15:00000000
+             5047500            5032 1c000ca2 30045073 csrrwi           x0, 0x00000008, 0x300
+             5051500            5036 1c000ca6 00000513 addi             x10, x0, 0          x10=00000000
+             5052500            5037 1c000ca8 196000ef jal              x1, 406              x1=1c000caa
+             5054500            5039 1c000e3e ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+             5071500            5056 1c000e40 00812423 sw               x8, 8(x2)            x8:10000990  x2:10000960  PA:10000968
+             5072500            5057 1c000e42 10000437 lui              x8, 0x10000000       x8=10000000
+             5073500            5058 1c000e46 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             5074500            5059 1c000e48 05840413 addi             x8, x8, 88           x8=10000058  x8:10000000
+             5075500            5060 1c000e4c 20a47403 lw               x8, x10(x8)          x8=1c2fffe0 x10:00000000  x8:10000058  PA:10000058
+             5092500            5077 1c000e50 00112623 sw               x1, 12(x2)           x1:1c000caa  x2:10000960  PA:1000096c
+             5093500            5078 1c000e52 00041663 bne              x8, x0, 12           x8:1c2fffe0
+             5096500            5081 1c000e5e 00042783 lw               x15, 0(x8)          x15=1c0017b8  x8:1c2fffe0  PA:1c2fffe0
+             5110500            5095 1c000e60 00442503 lw               x10, 4(x8)          x10=00000000  x8:1c2fffe0  PA:1c2fffe4
+             5124500            5109 1c000e62 000780e7 jalr             x1, x15, 0           x1=1c000e64 x15:1c0017b8
+             5130500            5115 1c0017b8 fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             5131500            5116 1c0017ba 00810513 addi             x10, x2, 8          x10=10000948  x2:10000940
+             5132500            5117 1c0017bc 00112e23 sw               x1, 28(x2)           x1:1c000e64  x2:10000940  PA:1000095c
+             5149500            5134 1c0017be 061000ef jal              x1, 2144             x1=1c0017c2
+             5167500            5152 1c00201e 0001c7b7 lui              x15, 0x1c000        x15=0001c000
+             5184500            5169 1c002020 20078793 addi             x15, x15, 512       x15=0001c200 x15:0001c000
+             5185500            5170 1c002024 00f52023 sw               x15, 0(x10)         x15:0001c200 x10:10000948  PA:10000948
+             5186500            5171 1c002026 00008067 jalr             x0, x1, 0            x1:1c0017c2
+             5188500            5173 1c0017c2 0001c7b7 lui              x15, 0x1c000        x15=0001c000
+             5189500            5174 1c0017c6 20078793 addi             x15, x15, 512       x15=0001c200 x15:0001c000
+             5190500            5175 1c0017ca 00f12423 sw               x15, 8(x2)          x15:0001c200  x2:10000940  PA:10000948
+             5191500            5176 1c0017cc 100007b7 lui              x15, 0x10000000     x15=10000000
+             5208500            5193 1c0017d0 15c7a783 lw               x15, 348(x15)       x15=10000070 x15:10000000  PA:1000015c
+             5209500            5194 1c0017d4 1c002537 lui              x10, 0x1c002000     x10=1c002000
+             5210500            5195 1c0017d8 5f850513 addi             x10, x10, 1528      x10=1c0025f8 x10:1c002000
+             5211500            5196 1c0017dc 0b87a583 lw               x11, 184(x15)       x11=1000013c x15:10000070  PA:10000128
+             5228500            5213 1c0017e0 ed8ff0ef jal              x1, -2344            x1=1c0017e4
+             5230500            5215 1c000eb8 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+             5231500            5216 1c000eba 00812423 sw               x8, 8(x2)            x8:1c2fffe0  x2:10000930  PA:10000938
+             5232500            5217 1c000ebc 00912223 sw               x9, 4(x2)            x9:10000180  x2:10000930  PA:10000934
+             5233500            5218 1c000ebe 00112623 sw               x1, 12(x2)           x1:1c0017e4  x2:10000930  PA:1000093c
+             5234500            5219 1c000ec0 00a00433 add              x8, x0, x10          x8=1c0025f8 x10:1c0025f8
+             5235500            5220 1c000ec2 00b004b3 add              x9, x0, x11          x9=1000013c x11:1000013c
+             5236500            5221 1c000ec4 00052823 sw               x0, 16(x10)         x10:1c0025f8  PA:1c002608
+             5254500            5239 1c000ec8 00052a23 sw               x0, 20(x10)         x10:1c0025f8  PA:1c00260c
+             5272500            5257 1c000ecc 01000593 addi             x11, x0, 16         x11=00000010
+             5273500            5258 1c000ece 00000513 addi             x10, x0, 0          x10=00000000
+             5274500            5259 1c000ed0 300000ef jal              x1, 768              x1=1c000ed2
+             5276500            5261 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             5277500            5262 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000000
+             5280500            5265 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             5281500            5266 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             5282500            5267 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             5283500            5268 1c0011f0 ff3ff06f jal              x0, -14            
+             5285500            5270 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a0 x10:00000000 x15:1c0026a0
+             5286500            5271 1c0011e4 f6fff06f jal              x0, -146           
+             5288500            5273 1c001152 00052783 lw               x15, 0(x10)         x15=1c0026b8 x10:1c0026a0  PA:1c0026a0
+             5302500            5287 1c001154 00758593 addi             x11, x11, 7         x11=00000017 x11:00000010
+             5303500            5288 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000017
+             5304500            5289 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             5305500            5290 1c00115c 00078963 beq              x15, x0, 18         x15:1c0026b8
+             5306500            5291 1c00115e 0007a703 lw               x14, 0(x15)         x14=002cd928 x15:1c0026b8  PA:1c0026b8
+             5321500            5306 1c001160 00b74963 blt              x14, x11, 18        x14:002cd928 x11:00000010
+             5322500            5307 1c001164 00b71c63 bne              x14, x11, 24        x14:002cd928 x11:00000010
+             5325500            5310 1c00117c 40b70733 sub              x14, x14, x11       x14=002cd918 x14:002cd928 x11:00000010
+             5326500            5311 1c00117e 00e7a023 sw               x14, 0(x15)         x14:002cd918 x15:1c0026b8  PA:1c0026b8
+             5344500            5329 1c001180 00e787b3 add              x15, x15, x14       x15=1c2cffd0 x15:1c0026b8 x14:002cd918
+             5345500            5330 1c001182 fedff06f jal              x0, -20            
+             5347500            5332 1c00116e 00f00533 add              x10, x0, x15        x10=1c2cffd0 x15:1c2cffd0
+             5348500            5333 1c001170 00008067 jalr             x0, x1, 0            x1:1c000ed2
+             5350500            5335 1c000ed2 06a42623 sw               x10, 108(x8)        x10:1c2cffd0  x8:1c0025f8  PA:1c002664
+             5368500            5353 1c000ed4 00942623 sw               x9, 12(x8)           x9:1000013c  x8:1c0025f8  PA:1c002604
+             5386500            5371 1c000ed6 00042023 sw               x0, 0(x8)            x8:1c0025f8  PA:1c0025f8
+             5404500            5389 1c000eda 00c12083 lw               x1, 12(x2)           x1=1c0017e4  x2:10000930  PA:1000093c
+             5405500            5390 1c000edc 00812403 lw               x8, 8(x2)            x8=1c2fffe0  x2:10000930  PA:10000938
+             5406500            5391 1c000ede 00412483 lw               x9, 4(x2)            x9=10000180  x2:10000930  PA:10000934
+             5407500            5392 1c000ee0 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+             5408500            5393 1c000ee2 00008067 jalr             x0, x1, 0            x1:1c0017e4
+             5410500            5395 1c0017e4 00810593 addi             x11, x2, 8          x11=10000948  x2:10000940
+             5411500            5396 1c0017e6 00000693 addi             x13, x0, 0          x13=00000000
+             5412500            5397 1c0017e8 00000613 addi             x12, x0, 0          x12=00000000
+             5413500            5398 1c0017ea 00000513 addi             x10, x0, 0          x10=00000000
+             5414500            5399 1c0017ec 03d000ef jal              x1, 2108             x1=1c0017f0
+             5432500            5417 1c002028 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+             5433500            5418 1c00202a 00112623 sw               x1, 12(x2)           x1:1c0017f0  x2:10000930  PA:1000093c
+             5434500            5419 1c00202c 00812423 sw               x8, 8(x2)            x8:1c2fffe0  x2:10000930  PA:10000938
+             5435500            5420 1c00202e 00912223 sw               x9, 4(x2)            x9:10000180  x2:10000930  PA:10000934
+             5451500            5436 1c002030 300474f3 csrrci           x9, 0x00000008, 0x300  x9=00001808
+             5455500            5440 1c002034 02058a63 beq              x11, x0, 52         x11:10000948
+             5456500            5441 1c002036 0005a503 lw               x10, 0(x11)         x10=0001c200 x11:10000948  PA:10000948
+             5457500            5442 1c002038 1c002437 lui              x8, 0x1c002000       x8=1c002000
+             5458500            5443 1c00203c 66840793 addi             x15, x8, 1640       x15=1c002668  x8:1c002000
+             5475500            5460 1c002040 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1c002668  PA:1c002668
+             5489500            5474 1c002042 008006b3 add              x13, x0, x8         x13=1c002000  x8:1c002000
+             5490500            5475 1c002044 66840613 addi             x12, x8, 1640       x12=1c002668  x8:1c002000
+             5491500            5476 1c002048 02070463 beq              x14, x0, 40         x14:00000000
+             5510500            5495 1c002070 00100713 addi             x14, x0, 1          x14=00000001
+             5511500            5496 1c002072 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1c002668  PA:1c002668
+             5529500            5514 1c002074 00a7a423 sw               x10, 8(x15)         x10:0001c200 x15:1c002668  PA:1c002670
+             5547500            5532 1c002076 00e7a623 sw               x14, 12(x15)        x14:00000001 x15:1c002668  PA:1c002674
+             5565500            5550 1c002078 f17ff0ef jal              x1, -234             x1=1c00207a
+             5583500            5568 1c001f8e 02faf7b7 lui              x15, 0x2faf000      x15=02faf000
+             5584500            5569 1c001f92 08078793 addi             x15, x15, 128       x15=02faf080 x15:02faf000
+             5585500            5570 1c001f96 02a7d533 divu             x10, x15, x10       x10=000001b2 x15:02faf000 x10:0001c200
+             5603500            5588 1c001f9a 1a1027b7 lui              x15, 0x1a102000     x15=1a102000
+             5604500            5589 1c001f9e 00c78613 addi             x12, x15, 12        x12=1a10200c x15:1a102000
+             5605500            5590 1c001fa2 08300713 addi             x14, x0, 131        x14=00000083
+             5606500            5591 1c001fa6 00e62023 sw               x14, 0(x12)         x14:00000083 x12:1a10200c  PA:1a10200c
+             5626500            5611 1c001fa8 00478693 addi             x13, x15, 4         x13=1a102004 x15:1a102000
+             5627500            5612 1c001fac 0a700593 addi             x11, x0, 167        x11=000000a7
+             5628500            5613 1c001fb0 00455513 srli             x10, x10, 0x4       x10=0000001b x10:000001b2
+             5629500            5614 1c001fb2 fff50513 addi             x10, x10, -1        x10=0000001a x10:0000001b
+             5630500            5615 1c001fb4 40855713 srai             x14, x10, 0x408     x14=00000000 x10:0000001a
+             5631500            5616 1c001fb8 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+             5632500            5617 1c001fbc 00e6a023 sw               x14, 0(x13)         x14:00000000 x13:1a102004  PA:1a102004
+             5653500            5638 1c001fbe ee853533 p.bclr           x10, x10, 23, 8     x10=0000001a x10:0000001a
+             5654500            5639 1c001fc2 00f00733 add              x14, x0, x15        x14=1a102000 x15:1a102000
+             5655500            5640 1c001fc4 00a7242b p.sw             x10, 8(x14!)        x14=1a102008 x10:0000001a x14:1a102000  PA:1a102000
+             5675500            5660 1c001fc8 00b72023 sw               x11, 0(x14)         x11:000000a7 x14:1a102008  PA:1a102008
+             5695500            5680 1c001fca 00300713 addi             x14, x0, 3          x14=00000003
+             5696500            5681 1c001fcc 00e62023 sw               x14, 0(x12)         x14:00000003 x12:1a10200c  PA:1a10200c
+             5716500            5701 1c001fce 0006a703 lw               x14, 0(x13)         x14=00000000 x13:1a102004  PA:1a102004
+             5733500            5718 1c001fd0 01078793 addi             x15, x15, 16        x15=1a102010 x15:1a102000
+             5734500            5719 1c001fd2 0f077713 andi             x14, x14, 240       x14=00000000 x14:00000000
+             5735500            5720 1c001fd6 c0174733 p.bset           x14, x14, 0, 1      x14=00000002 x14:00000000
+             5736500            5721 1c001fda 00e6a023 sw               x14, 0(x13)         x14:00000002 x13:1a102004  PA:1a102004
+             5756500            5741 1c001fdc 02000713 addi             x14, x0, 32         x14=00000020
+             5757500            5742 1c001fe0 00e7a023 sw               x14, 0(x15)         x14:00000020 x15:1a102010  PA:1a102010
+             5777500            5762 1c001fe2 00008067 jalr             x0, x1, 0            x1:1c00207a
+             5778500            5763 1c00207a 30049073 csrrw            x0, x9, 0x300        x9:00001808
+             5795500            5780 1c00207e 66840513 addi             x10, x8, 1640       x10=1c002668  x8:1c002000
+             5796500            5781 1c002082 fddff06f jal              x0, -36            
+             5814500            5799 1c00205e 00c12083 lw               x1, 12(x2)           x1=1c0017f0  x2:10000930  PA:1000093c
+             5831500            5816 1c002060 00812403 lw               x8, 8(x2)            x8=1c2fffe0  x2:10000930  PA:10000938
+             5832500            5817 1c002062 00412483 lw               x9, 4(x2)            x9=10000180  x2:10000930  PA:10000934
+             5833500            5818 1c002064 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+             5834500            5819 1c002066 00008067 jalr             x0, x1, 0            x1:1c0017f0
+             5836500            5821 1c0017f0 01c12083 lw               x1, 28(x2)           x1=1c000e64  x2:10000940  PA:1000095c
+             5837500            5822 1c0017f2 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             5838500            5823 1c0017f6 66a7ae23 sw               x10, 1660(x15)      x10:1c002668 x15:1c002000  PA:1c00267c
+             5856500            5841 1c0017fa 00000513 addi             x10, x0, 0          x10=00000000
+             5857500            5842 1c0017fc 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             5858500            5843 1c0017fe 00008067 jalr             x0, x1, 0            x1:1c000e64
+             5860500            5845 1c000e64 00051363 bne              x10, x0, 6          x10:00000000
+             5861500            5846 1c000e66 00842403 lw               x8, 8(x8)            x8=1c2ffff0  x8:1c2fffe0  PA:1c2fffe8
+             5875500            5860 1c000e68 febff06f jal              x0, -22            
+             5876500            5861 1c000e52 00041663 bne              x8, x0, 12           x8:1c2ffff0
+             5879500            5864 1c000e5e 00042783 lw               x15, 0(x8)          x15=1c001324  x8:1c2ffff0  PA:1c2ffff0
+             5893500            5878 1c000e60 00442503 lw               x10, 4(x8)          x10=00000000  x8:1c2ffff0  PA:1c2ffff4
+             5907500            5892 1c000e62 000780e7 jalr             x1, x15, 0           x1=1c000e64 x15:1c001324
+             5913500            5898 1c001324 00400793 addi             x15, x0, 4          x15=00000004
+             5914500            5899 1c001328 01800613 addi             x12, x0, 24         x12=00000018
+             5915500            5900 1c00132a 02f60633 mul              x12, x12, x15       x12=00000060 x12:00000018 x15:00000004
+             5916500            5901 1c00132e fe010113 addi             x2, x2, -32          x2=10000940  x2:10000960
+             5933500            5918 1c001330 00100513 addi             x10, x0, 1          x10=00000001
+             5934500            5919 1c001332 00112e23 sw               x1, 28(x2)           x1:1c000e64  x2:10000940  PA:1000095c
+             5935500            5920 1c001334 00812c23 sw               x8, 24(x2)           x8:1c2ffff0  x2:10000940  PA:10000958
+             5936500            5921 1c001336 00912a23 sw               x9, 20(x2)           x9:10000180  x2:10000940  PA:10000954
+             5937500            5922 1c001338 00c005b3 add              x11, x0, x12        x11=00000060 x12:00000060
+             5938500            5923 1c00133a 00c12623 sw               x12, 12(x2)         x12:00000060  x2:10000940  PA:1000094c
+             5939500            5924 1c00133c e95ff0ef jal              x1, -364             x1=1c00133e
+             5957500            5942 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             5958500            5943 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000001
+             5961500            5946 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             5962500            5947 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             5963500            5948 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+             5964500            5949 1c0011f0 ff3ff06f jal              x0, -14            
+             5966500            5951 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a4 x10:00000004 x15:1c0026a0
+             5967500            5952 1c0011e4 f6fff06f jal              x0, -146           
+             5969500            5954 1c001152 00052783 lw               x15, 0(x10)         x15=1c2d0000 x10:1c0026a4  PA:1c0026a4
+             5983500            5968 1c001154 00758593 addi             x11, x11, 7         x11=00000067 x11:00000060
+             5984500            5969 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000060 x11:00000067
+             5985500            5970 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             5986500            5971 1c00115c 00078963 beq              x15, x0, 18         x15:1c2d0000
+             5987500            5972 1c00115e 0007a703 lw               x14, 0(x15)         x14=0002ffb0 x15:1c2d0000  PA:1c2d0000
+             6002500            5987 1c001160 00b74963 blt              x14, x11, 18        x14:0002ffb0 x11:00000060
+             6003500            5988 1c001164 00b71c63 bne              x14, x11, 24        x14:0002ffb0 x11:00000060
+             6006500            5991 1c00117c 40b70733 sub              x14, x14, x11       x14=0002ff50 x14:0002ffb0 x11:00000060
+             6007500            5992 1c00117e 00e7a023 sw               x14, 0(x15)         x14:0002ff50 x15:1c2d0000  PA:1c2d0000
+             6025500            6010 1c001180 00e787b3 add              x15, x15, x14       x15=1c2fff50 x15:1c2d0000 x14:0002ff50
+             6026500            6011 1c001182 fedff06f jal              x0, -20            
+             6028500            6013 1c00116e 00f00533 add              x10, x0, x15        x10=1c2fff50 x15:1c2fff50
+             6029500            6014 1c001170 00008067 jalr             x0, x1, 0            x1:1c00133e
+             6032500            6017 1c00133e 1c002737 lui              x14, 0x1c002000     x14=1c002000
+             6033500            6018 1c001342 6aa72423 sw               x10, 1704(x14)      x10:1c2fff50 x14:1c002000  PA:1c0026a8
+             6051500            6036 1c001346 00c12603 lw               x12, 12(x2)         x12=00000060  x2:10000940  PA:1000094c
+             6052500            6037 1c001348 00051f63 bne              x10, x0, 30         x10:1c2fff50
+             6087500            6072 1c001366 00000593 addi             x11, x0, 0          x11=00000000
+             6088500            6073 1c001368 498000ef jal              x1, 1176             x1=1c00136a
+             6090500            6075 1c001800 00a60633 add              x12, x12, x10       x12=1c2fffb0 x12:00000060 x10:1c2fff50
+             6091500            6076 1c001802 00a007b3 add              x15, x0, x10        x15=1c2fff50 x10:1c2fff50
+             6092500            6077 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff50 x12:1c2fffb0
+             6095500            6080 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff51 x11:00000000 x15:1c2fff50  PA:1c2fff50
+             6113500            6098 1c00180e ff7ff06f jal              x0, -10            
+             6114500            6099 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff51 x12:1c2fffb0
+             6117500            6102 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff52 x11:00000000 x15:1c2fff51  PA:1c2fff51
+             6135500            6120 1c00180e ff7ff06f jal              x0, -10            
+             6136500            6121 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff52 x12:1c2fffb0
+             6139500            6124 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff53 x11:00000000 x15:1c2fff52  PA:1c2fff52
+             6157500            6142 1c00180e ff7ff06f jal              x0, -10            
+             6158500            6143 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff53 x12:1c2fffb0
+             6161500            6146 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff54 x11:00000000 x15:1c2fff53  PA:1c2fff53
+             6179500            6164 1c00180e ff7ff06f jal              x0, -10            
+             6180500            6165 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff54 x12:1c2fffb0
+             6183500            6168 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff55 x11:00000000 x15:1c2fff54  PA:1c2fff54
+             6201500            6186 1c00180e ff7ff06f jal              x0, -10            
+             6202500            6187 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff55 x12:1c2fffb0
+             6205500            6190 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff56 x11:00000000 x15:1c2fff55  PA:1c2fff55
+             6223500            6208 1c00180e ff7ff06f jal              x0, -10            
+             6224500            6209 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff56 x12:1c2fffb0
+             6227500            6212 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff57 x11:00000000 x15:1c2fff56  PA:1c2fff56
+             6245500            6230 1c00180e ff7ff06f jal              x0, -10            
+             6246500            6231 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff57 x12:1c2fffb0
+             6249500            6234 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff58 x11:00000000 x15:1c2fff57  PA:1c2fff57
+             6267500            6252 1c00180e ff7ff06f jal              x0, -10            
+             6268500            6253 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff58 x12:1c2fffb0
+             6271500            6256 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff59 x11:00000000 x15:1c2fff58  PA:1c2fff58
+             6289500            6274 1c00180e ff7ff06f jal              x0, -10            
+             6290500            6275 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff59 x12:1c2fffb0
+             6293500            6278 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5a x11:00000000 x15:1c2fff59  PA:1c2fff59
+             6311500            6296 1c00180e ff7ff06f jal              x0, -10            
+             6312500            6297 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5a x12:1c2fffb0
+             6315500            6300 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5b x11:00000000 x15:1c2fff5a  PA:1c2fff5a
+             6333500            6318 1c00180e ff7ff06f jal              x0, -10            
+             6334500            6319 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5b x12:1c2fffb0
+             6337500            6322 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5c x11:00000000 x15:1c2fff5b  PA:1c2fff5b
+             6355500            6340 1c00180e ff7ff06f jal              x0, -10            
+             6356500            6341 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5c x12:1c2fffb0
+             6359500            6344 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5d x11:00000000 x15:1c2fff5c  PA:1c2fff5c
+             6377500            6362 1c00180e ff7ff06f jal              x0, -10            
+             6378500            6363 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5d x12:1c2fffb0
+             6381500            6366 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5e x11:00000000 x15:1c2fff5d  PA:1c2fff5d
+             6399500            6384 1c00180e ff7ff06f jal              x0, -10            
+             6400500            6385 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5e x12:1c2fffb0
+             6403500            6388 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff5f x11:00000000 x15:1c2fff5e  PA:1c2fff5e
+             6421500            6406 1c00180e ff7ff06f jal              x0, -10            
+             6422500            6407 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff5f x12:1c2fffb0
+             6425500            6410 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff60 x11:00000000 x15:1c2fff5f  PA:1c2fff5f
+             6443500            6428 1c00180e ff7ff06f jal              x0, -10            
+             6444500            6429 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff60 x12:1c2fffb0
+             6447500            6432 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff61 x11:00000000 x15:1c2fff60  PA:1c2fff60
+             6465500            6450 1c00180e ff7ff06f jal              x0, -10            
+             6466500            6451 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff61 x12:1c2fffb0
+             6469500            6454 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff62 x11:00000000 x15:1c2fff61  PA:1c2fff61
+             6487500            6472 1c00180e ff7ff06f jal              x0, -10            
+             6488500            6473 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff62 x12:1c2fffb0
+             6491500            6476 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff63 x11:00000000 x15:1c2fff62  PA:1c2fff62
+             6509500            6494 1c00180e ff7ff06f jal              x0, -10            
+             6510500            6495 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff63 x12:1c2fffb0
+             6513500            6498 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff64 x11:00000000 x15:1c2fff63  PA:1c2fff63
+             6531500            6516 1c00180e ff7ff06f jal              x0, -10            
+             6532500            6517 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff64 x12:1c2fffb0
+             6535500            6520 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff65 x11:00000000 x15:1c2fff64  PA:1c2fff64
+             6553500            6538 1c00180e ff7ff06f jal              x0, -10            
+             6554500            6539 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff65 x12:1c2fffb0
+             6557500            6542 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff66 x11:00000000 x15:1c2fff65  PA:1c2fff65
+             6575500            6560 1c00180e ff7ff06f jal              x0, -10            
+             6576500            6561 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff66 x12:1c2fffb0
+             6579500            6564 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff67 x11:00000000 x15:1c2fff66  PA:1c2fff66
+             6597500            6582 1c00180e ff7ff06f jal              x0, -10            
+             6598500            6583 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff67 x12:1c2fffb0
+             6601500            6586 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff68 x11:00000000 x15:1c2fff67  PA:1c2fff67
+             6619500            6604 1c00180e ff7ff06f jal              x0, -10            
+             6620500            6605 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff68 x12:1c2fffb0
+             6623500            6608 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff69 x11:00000000 x15:1c2fff68  PA:1c2fff68
+             6641500            6626 1c00180e ff7ff06f jal              x0, -10            
+             6642500            6627 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff69 x12:1c2fffb0
+             6645500            6630 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6a x11:00000000 x15:1c2fff69  PA:1c2fff69
+             6663500            6648 1c00180e ff7ff06f jal              x0, -10            
+             6664500            6649 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6a x12:1c2fffb0
+             6667500            6652 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6b x11:00000000 x15:1c2fff6a  PA:1c2fff6a
+             6685500            6670 1c00180e ff7ff06f jal              x0, -10            
+             6686500            6671 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6b x12:1c2fffb0
+             6689500            6674 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6c x11:00000000 x15:1c2fff6b  PA:1c2fff6b
+             6707500            6692 1c00180e ff7ff06f jal              x0, -10            
+             6708500            6693 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6c x12:1c2fffb0
+             6711500            6696 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6d x11:00000000 x15:1c2fff6c  PA:1c2fff6c
+             6729500            6714 1c00180e ff7ff06f jal              x0, -10            
+             6730500            6715 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6d x12:1c2fffb0
+             6733500            6718 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6e x11:00000000 x15:1c2fff6d  PA:1c2fff6d
+             6751500            6736 1c00180e ff7ff06f jal              x0, -10            
+             6752500            6737 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6e x12:1c2fffb0
+             6755500            6740 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff6f x11:00000000 x15:1c2fff6e  PA:1c2fff6e
+             6773500            6758 1c00180e ff7ff06f jal              x0, -10            
+             6774500            6759 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff6f x12:1c2fffb0
+             6777500            6762 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff70 x11:00000000 x15:1c2fff6f  PA:1c2fff6f
+             6795500            6780 1c00180e ff7ff06f jal              x0, -10            
+             6796500            6781 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff70 x12:1c2fffb0
+             6799500            6784 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff71 x11:00000000 x15:1c2fff70  PA:1c2fff70
+             6817500            6802 1c00180e ff7ff06f jal              x0, -10            
+             6818500            6803 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff71 x12:1c2fffb0
+             6821500            6806 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff72 x11:00000000 x15:1c2fff71  PA:1c2fff71
+             6839500            6824 1c00180e ff7ff06f jal              x0, -10            
+             6840500            6825 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff72 x12:1c2fffb0
+             6843500            6828 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff73 x11:00000000 x15:1c2fff72  PA:1c2fff72
+             6861500            6846 1c00180e ff7ff06f jal              x0, -10            
+             6862500            6847 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff73 x12:1c2fffb0
+             6865500            6850 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff74 x11:00000000 x15:1c2fff73  PA:1c2fff73
+             6883500            6868 1c00180e ff7ff06f jal              x0, -10            
+             6884500            6869 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff74 x12:1c2fffb0
+             6887500            6872 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff75 x11:00000000 x15:1c2fff74  PA:1c2fff74
+             6905500            6890 1c00180e ff7ff06f jal              x0, -10            
+             6906500            6891 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff75 x12:1c2fffb0
+             6909500            6894 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff76 x11:00000000 x15:1c2fff75  PA:1c2fff75
+             6927500            6912 1c00180e ff7ff06f jal              x0, -10            
+             6928500            6913 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff76 x12:1c2fffb0
+             6931500            6916 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff77 x11:00000000 x15:1c2fff76  PA:1c2fff76
+             6949500            6934 1c00180e ff7ff06f jal              x0, -10            
+             6950500            6935 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff77 x12:1c2fffb0
+             6953500            6938 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff78 x11:00000000 x15:1c2fff77  PA:1c2fff77
+             6971500            6956 1c00180e ff7ff06f jal              x0, -10            
+             6972500            6957 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff78 x12:1c2fffb0
+             6975500            6960 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff79 x11:00000000 x15:1c2fff78  PA:1c2fff78
+             6993500            6978 1c00180e ff7ff06f jal              x0, -10            
+             6994500            6979 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff79 x12:1c2fffb0
+             6997500            6982 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7a x11:00000000 x15:1c2fff79  PA:1c2fff79
+             7015500            7000 1c00180e ff7ff06f jal              x0, -10            
+             7016500            7001 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7a x12:1c2fffb0
+             7019500            7004 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7b x11:00000000 x15:1c2fff7a  PA:1c2fff7a
+             7037500            7022 1c00180e ff7ff06f jal              x0, -10            
+             7038500            7023 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7b x12:1c2fffb0
+             7041500            7026 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7c x11:00000000 x15:1c2fff7b  PA:1c2fff7b
+             7059500            7044 1c00180e ff7ff06f jal              x0, -10            
+             7060500            7045 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7c x12:1c2fffb0
+             7063500            7048 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7d x11:00000000 x15:1c2fff7c  PA:1c2fff7c
+             7081500            7066 1c00180e ff7ff06f jal              x0, -10            
+             7082500            7067 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7d x12:1c2fffb0
+             7085500            7070 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7e x11:00000000 x15:1c2fff7d  PA:1c2fff7d
+             7103500            7088 1c00180e ff7ff06f jal              x0, -10            
+             7104500            7089 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7e x12:1c2fffb0
+             7107500            7092 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff7f x11:00000000 x15:1c2fff7e  PA:1c2fff7e
+             7125500            7110 1c00180e ff7ff06f jal              x0, -10            
+             7126500            7111 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff7f x12:1c2fffb0
+             7129500            7114 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff80 x11:00000000 x15:1c2fff7f  PA:1c2fff7f
+             7147500            7132 1c00180e ff7ff06f jal              x0, -10            
+             7148500            7133 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff80 x12:1c2fffb0
+             7151500            7136 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff81 x11:00000000 x15:1c2fff80  PA:1c2fff80
+             7169500            7154 1c00180e ff7ff06f jal              x0, -10            
+             7170500            7155 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff81 x12:1c2fffb0
+             7173500            7158 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff82 x11:00000000 x15:1c2fff81  PA:1c2fff81
+             7191500            7176 1c00180e ff7ff06f jal              x0, -10            
+             7192500            7177 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff82 x12:1c2fffb0
+             7195500            7180 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff83 x11:00000000 x15:1c2fff82  PA:1c2fff82
+             7213500            7198 1c00180e ff7ff06f jal              x0, -10            
+             7214500            7199 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff83 x12:1c2fffb0
+             7217500            7202 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff84 x11:00000000 x15:1c2fff83  PA:1c2fff83
+             7235500            7220 1c00180e ff7ff06f jal              x0, -10            
+             7236500            7221 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff84 x12:1c2fffb0
+             7239500            7224 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff85 x11:00000000 x15:1c2fff84  PA:1c2fff84
+             7257500            7242 1c00180e ff7ff06f jal              x0, -10            
+             7258500            7243 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff85 x12:1c2fffb0
+             7261500            7246 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff86 x11:00000000 x15:1c2fff85  PA:1c2fff85
+             7279500            7264 1c00180e ff7ff06f jal              x0, -10            
+             7280500            7265 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff86 x12:1c2fffb0
+             7283500            7268 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff87 x11:00000000 x15:1c2fff86  PA:1c2fff86
+             7301500            7286 1c00180e ff7ff06f jal              x0, -10            
+             7302500            7287 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff87 x12:1c2fffb0
+             7305500            7290 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff88 x11:00000000 x15:1c2fff87  PA:1c2fff87
+             7323500            7308 1c00180e ff7ff06f jal              x0, -10            
+             7324500            7309 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff88 x12:1c2fffb0
+             7327500            7312 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff89 x11:00000000 x15:1c2fff88  PA:1c2fff88
+             7345500            7330 1c00180e ff7ff06f jal              x0, -10            
+             7346500            7331 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff89 x12:1c2fffb0
+             7349500            7334 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8a x11:00000000 x15:1c2fff89  PA:1c2fff89
+             7367500            7352 1c00180e ff7ff06f jal              x0, -10            
+             7368500            7353 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8a x12:1c2fffb0
+             7371500            7356 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8b x11:00000000 x15:1c2fff8a  PA:1c2fff8a
+             7389500            7374 1c00180e ff7ff06f jal              x0, -10            
+             7390500            7375 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8b x12:1c2fffb0
+             7393500            7378 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8c x11:00000000 x15:1c2fff8b  PA:1c2fff8b
+             7411500            7396 1c00180e ff7ff06f jal              x0, -10            
+             7412500            7397 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8c x12:1c2fffb0
+             7415500            7400 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8d x11:00000000 x15:1c2fff8c  PA:1c2fff8c
+             7433500            7418 1c00180e ff7ff06f jal              x0, -10            
+             7434500            7419 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8d x12:1c2fffb0
+             7437500            7422 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8e x11:00000000 x15:1c2fff8d  PA:1c2fff8d
+             7455500            7440 1c00180e ff7ff06f jal              x0, -10            
+             7456500            7441 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8e x12:1c2fffb0
+             7459500            7444 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff8f x11:00000000 x15:1c2fff8e  PA:1c2fff8e
+             7477500            7462 1c00180e ff7ff06f jal              x0, -10            
+             7478500            7463 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff8f x12:1c2fffb0
+             7481500            7466 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff90 x11:00000000 x15:1c2fff8f  PA:1c2fff8f
+             7499500            7484 1c00180e ff7ff06f jal              x0, -10            
+             7500500            7485 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff90 x12:1c2fffb0
+             7503500            7488 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff91 x11:00000000 x15:1c2fff90  PA:1c2fff90
+             7521500            7506 1c00180e ff7ff06f jal              x0, -10            
+             7522500            7507 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff91 x12:1c2fffb0
+             7525500            7510 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff92 x11:00000000 x15:1c2fff91  PA:1c2fff91
+             7543500            7528 1c00180e ff7ff06f jal              x0, -10            
+             7544500            7529 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff92 x12:1c2fffb0
+             7547500            7532 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff93 x11:00000000 x15:1c2fff92  PA:1c2fff92
+             7565500            7550 1c00180e ff7ff06f jal              x0, -10            
+             7566500            7551 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff93 x12:1c2fffb0
+             7569500            7554 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff94 x11:00000000 x15:1c2fff93  PA:1c2fff93
+             7587500            7572 1c00180e ff7ff06f jal              x0, -10            
+             7588500            7573 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff94 x12:1c2fffb0
+             7591500            7576 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff95 x11:00000000 x15:1c2fff94  PA:1c2fff94
+             7609500            7594 1c00180e ff7ff06f jal              x0, -10            
+             7610500            7595 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff95 x12:1c2fffb0
+             7613500            7598 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff96 x11:00000000 x15:1c2fff95  PA:1c2fff95
+             7631500            7616 1c00180e ff7ff06f jal              x0, -10            
+             7632500            7617 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff96 x12:1c2fffb0
+             7635500            7620 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff97 x11:00000000 x15:1c2fff96  PA:1c2fff96
+             7653500            7638 1c00180e ff7ff06f jal              x0, -10            
+             7654500            7639 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff97 x12:1c2fffb0
+             7657500            7642 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff98 x11:00000000 x15:1c2fff97  PA:1c2fff97
+             7675500            7660 1c00180e ff7ff06f jal              x0, -10            
+             7676500            7661 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff98 x12:1c2fffb0
+             7679500            7664 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff99 x11:00000000 x15:1c2fff98  PA:1c2fff98
+             7697500            7682 1c00180e ff7ff06f jal              x0, -10            
+             7698500            7683 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff99 x12:1c2fffb0
+             7701500            7686 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9a x11:00000000 x15:1c2fff99  PA:1c2fff99
+             7719500            7704 1c00180e ff7ff06f jal              x0, -10            
+             7720500            7705 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9a x12:1c2fffb0
+             7723500            7708 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9b x11:00000000 x15:1c2fff9a  PA:1c2fff9a
+             7741500            7726 1c00180e ff7ff06f jal              x0, -10            
+             7742500            7727 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9b x12:1c2fffb0
+             7745500            7730 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9c x11:00000000 x15:1c2fff9b  PA:1c2fff9b
+             7763500            7748 1c00180e ff7ff06f jal              x0, -10            
+             7764500            7749 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9c x12:1c2fffb0
+             7767500            7752 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9d x11:00000000 x15:1c2fff9c  PA:1c2fff9c
+             7785500            7770 1c00180e ff7ff06f jal              x0, -10            
+             7786500            7771 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9d x12:1c2fffb0
+             7789500            7774 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9e x11:00000000 x15:1c2fff9d  PA:1c2fff9d
+             7807500            7792 1c00180e ff7ff06f jal              x0, -10            
+             7808500            7793 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9e x12:1c2fffb0
+             7811500            7796 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fff9f x11:00000000 x15:1c2fff9e  PA:1c2fff9e
+             7829500            7814 1c00180e ff7ff06f jal              x0, -10            
+             7830500            7815 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fff9f x12:1c2fffb0
+             7833500            7818 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa0 x11:00000000 x15:1c2fff9f  PA:1c2fff9f
+             7851500            7836 1c00180e ff7ff06f jal              x0, -10            
+             7852500            7837 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa0 x12:1c2fffb0
+             7855500            7840 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa1 x11:00000000 x15:1c2fffa0  PA:1c2fffa0
+             7873500            7858 1c00180e ff7ff06f jal              x0, -10            
+             7874500            7859 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa1 x12:1c2fffb0
+             7877500            7862 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa2 x11:00000000 x15:1c2fffa1  PA:1c2fffa1
+             7895500            7880 1c00180e ff7ff06f jal              x0, -10            
+             7896500            7881 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa2 x12:1c2fffb0
+             7899500            7884 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa3 x11:00000000 x15:1c2fffa2  PA:1c2fffa2
+             7917500            7902 1c00180e ff7ff06f jal              x0, -10            
+             7918500            7903 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa3 x12:1c2fffb0
+             7921500            7906 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa4 x11:00000000 x15:1c2fffa3  PA:1c2fffa3
+             7939500            7924 1c00180e ff7ff06f jal              x0, -10            
+             7940500            7925 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa4 x12:1c2fffb0
+             7943500            7928 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa5 x11:00000000 x15:1c2fffa4  PA:1c2fffa4
+             7961500            7946 1c00180e ff7ff06f jal              x0, -10            
+             7962500            7947 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa5 x12:1c2fffb0
+             7965500            7950 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa6 x11:00000000 x15:1c2fffa5  PA:1c2fffa5
+             7983500            7968 1c00180e ff7ff06f jal              x0, -10            
+             7984500            7969 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa6 x12:1c2fffb0
+             7987500            7972 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa7 x11:00000000 x15:1c2fffa6  PA:1c2fffa6
+             8005500            7990 1c00180e ff7ff06f jal              x0, -10            
+             8006500            7991 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa7 x12:1c2fffb0
+             8009500            7994 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa8 x11:00000000 x15:1c2fffa7  PA:1c2fffa7
+             8027500            8012 1c00180e ff7ff06f jal              x0, -10            
+             8028500            8013 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa8 x12:1c2fffb0
+             8031500            8016 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffa9 x11:00000000 x15:1c2fffa8  PA:1c2fffa8
+             8049500            8034 1c00180e ff7ff06f jal              x0, -10            
+             8050500            8035 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffa9 x12:1c2fffb0
+             8053500            8038 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffaa x11:00000000 x15:1c2fffa9  PA:1c2fffa9
+             8071500            8056 1c00180e ff7ff06f jal              x0, -10            
+             8072500            8057 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffaa x12:1c2fffb0
+             8075500            8060 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffab x11:00000000 x15:1c2fffaa  PA:1c2fffaa
+             8093500            8078 1c00180e ff7ff06f jal              x0, -10            
+             8094500            8079 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffab x12:1c2fffb0
+             8097500            8082 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffac x11:00000000 x15:1c2fffab  PA:1c2fffab
+             8115500            8100 1c00180e ff7ff06f jal              x0, -10            
+             8116500            8101 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffac x12:1c2fffb0
+             8119500            8104 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffad x11:00000000 x15:1c2fffac  PA:1c2fffac
+             8137500            8122 1c00180e ff7ff06f jal              x0, -10            
+             8138500            8123 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffad x12:1c2fffb0
+             8141500            8126 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffae x11:00000000 x15:1c2fffad  PA:1c2fffad
+             8159500            8144 1c00180e ff7ff06f jal              x0, -10            
+             8160500            8145 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffae x12:1c2fffb0
+             8163500            8148 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffaf x11:00000000 x15:1c2fffae  PA:1c2fffae
+             8181500            8166 1c00180e ff7ff06f jal              x0, -10            
+             8182500            8167 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffaf x12:1c2fffb0
+             8185500            8170 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1c2fffb0 x11:00000000 x15:1c2fffaf  PA:1c2fffaf
+             8203500            8188 1c00180e ff7ff06f jal              x0, -10            
+             8204500            8189 1c001804 00c79363 bne              x15, x12, 6         x15:1c2fffb0 x12:1c2fffb0
+             8205500            8190 1c001808 00008067 jalr             x0, x1, 0            x1:1c00136a
+             8207500            8192 1c00136a 1c0005b7 lui              x11, 0x1c000000     x11=1c000000
+             8225500            8210 1c00136e 17258593 addi             x11, x11, 370       x11=1c000172 x11:1c000000
+             8226500            8211 1c001372 00100513 addi             x10, x0, 1          x10=00000001
+             8227500            8212 1c001374 9edff0ef jal              x1, -1556            x1=1c001376
+             8245500            8230 1c000d60 1b2007b7 lui              x15, 0x1b200000     x15=1b200000
+             8246500            8231 1c000d64 0407a703 lw               x14, 64(x15)        x14=1c000000 x15:1b200000  PA:1b200040
+             8250500            8235 1c000d66 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+             8251500            8236 1c000d68 06f00793 addi             x15, x0, 111        x15=0000006f
+             8252500            8237 1c000d6c 40e585b3 sub              x11, x11, x14       x11=00000172 x11:1c000172 x14:1c000000
+             8253500            8238 1c000d6e 40a585b3 sub              x11, x11, x10       x11=0000016e x11:00000172 x10:00000004
+             8269500            8254 1c000d70 c14586b3 p.extract        x13, x11, 0, 20     x13=00000000 x11:0000016e
+             8270500            8255 1c000d74 c1f6a7b3 p.insert         x15, x13, 0, 31     x15=0000006f x15:0000006f x13:00000000
+             8271500            8256 1c000d78 d21586b3 p.extract        x13, x11, 9, 1      x13=000000b7 x11:0000016e
+             8272500            8257 1c000d7c d356a7b3 p.insert         x15, x13, 9, 21     x15=16e0006f x15:0000006f x13:000000b7
+             8289500            8274 1c000d80 c0b586b3 p.extract        x13, x11, 0, 11     x13=00000000 x11:0000016e
+             8290500            8275 1c000d84 c146a7b3 p.insert         x15, x13, 0, 20     x15=16e0006f x15:16e0006f x13:00000000
+             8291500            8276 1c000d88 cec585b3 p.extract        x11, x11, 7, 12     x11=00000000 x11:0000016e
+             8292500            8277 1c000d8c cec5a7b3 p.insert         x15, x11, 7, 12     x15=16e0006f x15:16e0006f x11:00000000
+             8309500            8294 1c000d90 00f56723 p.sw             x15, x0(x10)        x15:16e0006f x10:00000004  PA:1c000004
+             8327500            8312 1c000d94 00008067 jalr             x0, x1, 0            x1:1c001376
+             8328500            8313 1c001376 1b204437 lui              x8, 0x1b204000       x8=1b204000
+             8329500            8314 1c00137a 01440493 addi             x9, x8, 20           x9=1b204014  x8:1b204000
+             8330500            8315 1c00137e 00200793 addi             x15, x0, 2          x15=00000002
+             8347500            8332 1c001380 00f4a023 sw               x15, 0(x9)          x15:00000002  x9:1b204014  PA:1b204014
+             8348500            8333 1c001382 00f42423 sw               x15, 8(x8)          x15:00000002  x8:1b204000  PA:1b204008
+             8349500            8334 1c001384 1c0005b7 lui              x11, 0x1c000000     x11=1c000000
+             8350500            8335 1c001388 13a58593 addi             x11, x11, 314       x11=1c00013a x11:1c000000
+             8351500            8336 1c00138c 00400513 addi             x10, x0, 4          x10=00000004
+             8352500            8337 1c00138e 9d3ff0ef jal              x1, -1582            x1=1c001390
+             8369500            8354 1c000d60 1b2007b7 lui              x15, 0x1b200000     x15=1b200000
+             8370500            8355 1c000d64 0407a703 lw               x14, 64(x15)        x14=1c000000 x15:1b200000  PA:1b200040
+             8374500            8359 1c000d66 00251513 slli             x10, x10, 0x2       x10=00000010 x10:00000004
+             8375500            8360 1c000d68 06f00793 addi             x15, x0, 111        x15=0000006f
+             8376500            8361 1c000d6c 40e585b3 sub              x11, x11, x14       x11=0000013a x11:1c00013a x14:1c000000
+             8377500            8362 1c000d6e 40a585b3 sub              x11, x11, x10       x11=0000012a x11:0000013a x10:00000010
+             8378500            8363 1c000d70 c14586b3 p.extract        x13, x11, 0, 20     x13=00000000 x11:0000012a
+             8379500            8364 1c000d74 c1f6a7b3 p.insert         x15, x13, 0, 31     x15=0000006f x15:0000006f x13:00000000
+             8380500            8365 1c000d78 d21586b3 p.extract        x13, x11, 9, 1      x13=00000095 x11:0000012a
+             8381500            8366 1c000d7c d356a7b3 p.insert         x15, x13, 9, 21     x15=12a0006f x15:0000006f x13:00000095
+             8382500            8367 1c000d80 c0b586b3 p.extract        x13, x11, 0, 11     x13=00000000 x11:0000012a
+             8383500            8368 1c000d84 c146a7b3 p.insert         x15, x13, 0, 20     x15=12a0006f x15:12a0006f x13:00000000
+             8384500            8369 1c000d88 cec585b3 p.extract        x11, x11, 7, 12     x11=00000000 x11:0000012a
+             8385500            8370 1c000d8c cec5a7b3 p.insert         x15, x11, 7, 12     x15=12a0006f x15:12a0006f x11:00000000
+             8386500            8371 1c000d90 00f56723 p.sw             x15, x0(x10)        x15:12a0006f x10:00000010  PA:1c000010
+             8404500            8389 1c000d94 00008067 jalr             x0, x1, 0            x1:1c001390
+             8405500            8390 1c001390 01000793 addi             x15, x0, 16         x15=00000010
+             8406500            8391 1c001392 00f4a023 sw               x15, 0(x9)          x15:00000010  x9:1b204014  PA:1b204014
+             8407500            8392 1c001394 00f42423 sw               x15, 8(x8)          x15:00000010  x8:1b204000  PA:1b204008
+             8408500            8393 1c001396 01c12083 lw               x1, 28(x2)           x1=1c000e64  x2:10000940  PA:1000095c
+             8409500            8394 1c001398 01812403 lw               x8, 24(x2)           x8=1c2ffff0  x2:10000940  PA:10000958
+             8410500            8395 1c00139a 01412483 lw               x9, 20(x2)           x9=10000180  x2:10000940  PA:10000954
+             8411500            8396 1c00139c 00000513 addi             x10, x0, 0          x10=00000000
+             8412500            8397 1c00139e 02010113 addi             x2, x2, 32           x2=10000960  x2:10000940
+             8428500            8413 1c0013a0 00008067 jalr             x0, x1, 0            x1:1c000e64
+             8430500            8415 1c000e64 00051363 bne              x10, x0, 6          x10:00000000
+             8431500            8416 1c000e66 00842403 lw               x8, 8(x8)            x8=00000000  x8:1c2ffff0  PA:1c2ffff8
+             8445500            8430 1c000e68 febff06f jal              x0, -22            
+             8446500            8431 1c000e52 00041663 bne              x8, x0, 12           x8:00000000
+             8447500            8432 1c000e54 00000513 addi             x10, x0, 0          x10=00000000
+             8448500            8433 1c000e56 00c12083 lw               x1, 12(x2)           x1=1c000caa  x2:10000960  PA:1000096c
+             8449500            8434 1c000e58 00812403 lw               x8, 8(x2)            x8=10000990  x2:10000960  PA:10000968
+             8450500            8435 1c000e5a 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+             8451500            8436 1c000e5c 00008067 jalr             x0, x1, 0            x1:1c000caa
+             8453500            8438 1c000caa 02051e63 bne              x10, x0, 60         x10:00000000
+             8454500            8439 1c000cac 00000793 addi             x15, x0, 0          x15=00000000
+             8471500            8456 1c000cb0 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:00000000
+             8472500            8457 1c000cb4 06078763 beq              x15, x0, 110        x15:00000000
+             8491500            8476 1c000d22 00000593 addi             x11, x0, 0          x11=00000000
+             8492500            8477 1c000d24 e7fff0ef jal              x1, -386             x1=1c000d26
+             8510500            8495 1c000ba2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+             8511500            8496 1c000ba4 02812423 sw               x8, 40(x2)           x8:10000990  x2:10000940  PA:10000968
+             8512500            8497 1c000ba6 02912223 sw               x9, 36(x2)           x9:10000180  x2:10000940  PA:10000964
+             8513500            8498 1c000ba8 03212023 sw               x18, 32(x2)         x18:00000000  x2:10000940  PA:10000960
+             8514500            8499 1c000baa 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+             8515500            8500 1c000bac 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+             8516500            8501 1c000bae 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+             8532500            8517 1c000bb0 f1402773 csrrs            x14, x0, 0xf14      x14=00000000
+             8533500            8518 1c000bb4 000019b7 lui              x19, 0x1000         x19=00001000
+             8534500            8519 1c000bb6 02112623 sw               x1, 44(x2)           x1:1c000d26  x2:10000940  PA:1000096c
+             8535500            8520 1c000bb8 01612823 sw               x22, 16(x2)         x22:00000000  x2:10000940  PA:10000950
+             8536500            8521 1c000bba ca571733 p.extractu       x14, x14, 5, 5      x14=00000000 x14:00000000
+             8537500            8522 1c000bbe 00a00433 add              x8, x0, x10          x8=00000000 x10:00000000
+             8554500            8539 1c000bc0 00250a13 addi             x20, x10, 2         x20=00000002 x10:00000000
+             8555500            8540 1c000bc4 80098493 addi             x9, x19, -2048       x9=00000800 x19:00001000
+             8556500            8541 1c000bc8 00800913 addi             x18, x0, 8          x18=00000008
+             8557500            8542 1c000bcc 04a70f63 beq              x14, x10, 94        x14:00000000 x10:00000000
+             8591500            8576 1c000c2a 00a005b3 add              x11, x0, x10        x11=00000000 x10:00000000
+             8592500            8577 1c000c2c 00000693 addi             x13, x0, 0          x13=00000000
+             8593500            8578 1c000c2e 00100513 addi             x10, x0, 1          x10=00000001
+             8609500            8594 1c000c30 00000613 addi             x12, x0, 0          x12=00000000
+             8610500            8595 1c000c32 770000ef jal              x1, 1904             x1=1c000c36
+             8612500            8597 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000910  x2:10000940
+             8613500            8598 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000000  x2:10000910  PA:10000938
+             8614500            8599 1c0013a6 00b00433 add              x8, x0, x11          x8=00000000 x11:00000000
+             8615500            8600 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000c36  x2:10000910  PA:1000093c
+             8616500            8601 1c0013aa 02912223 sw               x9, 36(x2)           x9:00000800  x2:10000910  PA:10000934
+             8617500            8602 1c0013ac 03212023 sw               x18, 32(x2)         x18:00000008  x2:10000910  PA:10000930
+             8618500            8603 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00001000  x2:10000910  PA:1000092c
+             8634500            8619 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000002  x2:10000910  PA:10000928
+             8635500            8620 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000910  PA:10000924
+             8636500            8621 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+             8640500            8625 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+             8641500            8626 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000000 x11:00000000 x20:00000018
+             8658500            8643 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+             8659500            8644 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+             8673500            8658 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+             8674500            8659 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff50 x15:1c2fff50 x20:00000000
+             8675500            8660 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1c2fff50  PA:1c2fff50
+             8690500            8675 1c0013cc 02050363 beq              x10, x0, 38         x10:00000001
+             8691500            8676 1c0013ce 00170713 addi             x14, x14, 1         x14=00000001 x14:00000000
+             8694500            8679 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1c2fff50  PA:1c2fff50
+             8712500            8697 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000001 x15:1c2fff50  PA:1c2fff50
+             8727500            8712 1c0013d4 02049163 bne              x9, x0, 34           x9:00000001
+             8746500            8731 1c0013f6 fe14b3e3 p.bneimm         x9, -26              x9:00000001
+             8747500            8732 1c0013fa 00800993 addi             x19, x0, 8          x19=00000008
+             8748500            8733 1c0013fe 04040f63 beq              x8, x0, 94           x8:00000000
+             8782500            8767 1c00145c 00000513 addi             x10, x0, 0          x10=00000000
+             8783500            8768 1c00145e e79ff0ef jal              x1, -392             x1=1c001460
+             8816500            8801 1c0012d6 ff010113 addi             x2, x2, -16          x2=10000900  x2:10000910
+             8817500            8802 1c0012d8 00812423 sw               x8, 8(x2)            x8:00000000  x2:10000900  PA:10000908
+             8818500            8803 1c0012da 00912223 sw               x9, 4(x2)            x9:00000001  x2:10000900  PA:10000904
+             8819500            8804 1c0012dc 04050413 addi             x8, x10, 64          x8=00000040 x10:00000000
+             8836500            8821 1c0012e0 00a004b3 add              x9, x0, x10          x9=00000000 x10:00000000
+             8837500            8822 1c0012e2 1b000537 lui              x10, 0x1b000000     x10=1b000000
+             8838500            8823 1c0012e6 00850513 addi             x10, x10, 8         x10=1b000008 x10:1b000000
+             8839500            8824 1c0012ea 01641413 slli             x8, x8, 0x16         x8=10000000  x8:00000040
+             8840500            8825 1c0012ec e6c53533 p.bclr           x10, x10, 19, 12    x10=00000008 x10:1b000008
+             8857500            8842 1c0012f0 00850533 add              x10, x10, x8        x10=10000008 x10:00000008  x8:10000000
+             8858500            8843 1c0012f2 04000613 addi             x12, x0, 64         x12=00000040
+             8859500            8844 1c0012f6 00000593 addi             x11, x0, 0          x11=00000000
+             8860500            8845 1c0012f8 00112623 sw               x1, 12(x2)           x1:1c001460  x2:10000900  PA:1000090c
+             8861500            8846 1c0012fa 506000ef jal              x1, 1286             x1=1c0012fc
+             8863500            8848 1c001800 00a60633 add              x12, x12, x10       x12=10000048 x12:00000040 x10:10000008
+             8864500            8849 1c001802 00a007b3 add              x15, x0, x10        x15=10000008 x10:10000008
+             8865500            8850 1c001804 00c79363 bne              x15, x12, 6         x15:10000008 x12:10000048
+             8868500            8853 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000009 x11:00000000 x15:10000008  PA:10000008
+             8869500            8854 1c00180e ff7ff06f jal              x0, -10            
+             8871500            8856 1c001804 00c79363 bne              x15, x12, 6         x15:10000009 x12:10000048
+             8874500            8859 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000a x11:00000000 x15:10000009  PA:10000009
+             8875500            8860 1c00180e ff7ff06f jal              x0, -10            
+             8877500            8862 1c001804 00c79363 bne              x15, x12, 6         x15:1000000a x12:10000048
+             8880500            8865 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000b x11:00000000 x15:1000000a  PA:1000000a
+             8881500            8866 1c00180e ff7ff06f jal              x0, -10            
+             8883500            8868 1c001804 00c79363 bne              x15, x12, 6         x15:1000000b x12:10000048
+             8886500            8871 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000c x11:00000000 x15:1000000b  PA:1000000b
+             8887500            8872 1c00180e ff7ff06f jal              x0, -10            
+             8889500            8874 1c001804 00c79363 bne              x15, x12, 6         x15:1000000c x12:10000048
+             8892500            8877 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000d x11:00000000 x15:1000000c  PA:1000000c
+             8893500            8878 1c00180e ff7ff06f jal              x0, -10            
+             8895500            8880 1c001804 00c79363 bne              x15, x12, 6         x15:1000000d x12:10000048
+             8898500            8883 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000e x11:00000000 x15:1000000d  PA:1000000d
+             8899500            8884 1c00180e ff7ff06f jal              x0, -10            
+             8901500            8886 1c001804 00c79363 bne              x15, x12, 6         x15:1000000e x12:10000048
+             8904500            8889 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000000f x11:00000000 x15:1000000e  PA:1000000e
+             8905500            8890 1c00180e ff7ff06f jal              x0, -10            
+             8907500            8892 1c001804 00c79363 bne              x15, x12, 6         x15:1000000f x12:10000048
+             8910500            8895 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000010 x11:00000000 x15:1000000f  PA:1000000f
+             8911500            8896 1c00180e ff7ff06f jal              x0, -10            
+             8913500            8898 1c001804 00c79363 bne              x15, x12, 6         x15:10000010 x12:10000048
+             8916500            8901 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000011 x11:00000000 x15:10000010  PA:10000010
+             8917500            8902 1c00180e ff7ff06f jal              x0, -10            
+             8919500            8904 1c001804 00c79363 bne              x15, x12, 6         x15:10000011 x12:10000048
+             8922500            8907 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000012 x11:00000000 x15:10000011  PA:10000011
+             8923500            8908 1c00180e ff7ff06f jal              x0, -10            
+             8925500            8910 1c001804 00c79363 bne              x15, x12, 6         x15:10000012 x12:10000048
+             8928500            8913 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000013 x11:00000000 x15:10000012  PA:10000012
+             8929500            8914 1c00180e ff7ff06f jal              x0, -10            
+             8931500            8916 1c001804 00c79363 bne              x15, x12, 6         x15:10000013 x12:10000048
+             8934500            8919 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000014 x11:00000000 x15:10000013  PA:10000013
+             8935500            8920 1c00180e ff7ff06f jal              x0, -10            
+             8937500            8922 1c001804 00c79363 bne              x15, x12, 6         x15:10000014 x12:10000048
+             8940500            8925 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000015 x11:00000000 x15:10000014  PA:10000014
+             8941500            8926 1c00180e ff7ff06f jal              x0, -10            
+             8943500            8928 1c001804 00c79363 bne              x15, x12, 6         x15:10000015 x12:10000048
+             8946500            8931 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000016 x11:00000000 x15:10000015  PA:10000015
+             8947500            8932 1c00180e ff7ff06f jal              x0, -10            
+             8949500            8934 1c001804 00c79363 bne              x15, x12, 6         x15:10000016 x12:10000048
+             8952500            8937 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000017 x11:00000000 x15:10000016  PA:10000016
+             8953500            8938 1c00180e ff7ff06f jal              x0, -10            
+             8955500            8940 1c001804 00c79363 bne              x15, x12, 6         x15:10000017 x12:10000048
+             8958500            8943 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000018 x11:00000000 x15:10000017  PA:10000017
+             8959500            8944 1c00180e ff7ff06f jal              x0, -10            
+             8961500            8946 1c001804 00c79363 bne              x15, x12, 6         x15:10000018 x12:10000048
+             8964500            8949 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000019 x11:00000000 x15:10000018  PA:10000018
+             8965500            8950 1c00180e ff7ff06f jal              x0, -10            
+             8967500            8952 1c001804 00c79363 bne              x15, x12, 6         x15:10000019 x12:10000048
+             8970500            8955 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001a x11:00000000 x15:10000019  PA:10000019
+             8971500            8956 1c00180e ff7ff06f jal              x0, -10            
+             8973500            8958 1c001804 00c79363 bne              x15, x12, 6         x15:1000001a x12:10000048
+             8976500            8961 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001b x11:00000000 x15:1000001a  PA:1000001a
+             8977500            8962 1c00180e ff7ff06f jal              x0, -10            
+             8979500            8964 1c001804 00c79363 bne              x15, x12, 6         x15:1000001b x12:10000048
+             8982500            8967 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001c x11:00000000 x15:1000001b  PA:1000001b
+             8983500            8968 1c00180e ff7ff06f jal              x0, -10            
+             8985500            8970 1c001804 00c79363 bne              x15, x12, 6         x15:1000001c x12:10000048
+             8988500            8973 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001d x11:00000000 x15:1000001c  PA:1000001c
+             8989500            8974 1c00180e ff7ff06f jal              x0, -10            
+             8991500            8976 1c001804 00c79363 bne              x15, x12, 6         x15:1000001d x12:10000048
+             8994500            8979 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001e x11:00000000 x15:1000001d  PA:1000001d
+             8995500            8980 1c00180e ff7ff06f jal              x0, -10            
+             8997500            8982 1c001804 00c79363 bne              x15, x12, 6         x15:1000001e x12:10000048
+             9000500            8985 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000001f x11:00000000 x15:1000001e  PA:1000001e
+             9001500            8986 1c00180e ff7ff06f jal              x0, -10            
+             9003500            8988 1c001804 00c79363 bne              x15, x12, 6         x15:1000001f x12:10000048
+             9006500            8991 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000020 x11:00000000 x15:1000001f  PA:1000001f
+             9007500            8992 1c00180e ff7ff06f jal              x0, -10            
+             9009500            8994 1c001804 00c79363 bne              x15, x12, 6         x15:10000020 x12:10000048
+             9012500            8997 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000021 x11:00000000 x15:10000020  PA:10000020
+             9013500            8998 1c00180e ff7ff06f jal              x0, -10            
+             9015500            9000 1c001804 00c79363 bne              x15, x12, 6         x15:10000021 x12:10000048
+             9018500            9003 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000022 x11:00000000 x15:10000021  PA:10000021
+             9019500            9004 1c00180e ff7ff06f jal              x0, -10            
+             9021500            9006 1c001804 00c79363 bne              x15, x12, 6         x15:10000022 x12:10000048
+             9024500            9009 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000023 x11:00000000 x15:10000022  PA:10000022
+             9025500            9010 1c00180e ff7ff06f jal              x0, -10            
+             9027500            9012 1c001804 00c79363 bne              x15, x12, 6         x15:10000023 x12:10000048
+             9030500            9015 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000024 x11:00000000 x15:10000023  PA:10000023
+             9031500            9016 1c00180e ff7ff06f jal              x0, -10            
+             9033500            9018 1c001804 00c79363 bne              x15, x12, 6         x15:10000024 x12:10000048
+             9036500            9021 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000025 x11:00000000 x15:10000024  PA:10000024
+             9037500            9022 1c00180e ff7ff06f jal              x0, -10            
+             9039500            9024 1c001804 00c79363 bne              x15, x12, 6         x15:10000025 x12:10000048
+             9042500            9027 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000026 x11:00000000 x15:10000025  PA:10000025
+             9043500            9028 1c00180e ff7ff06f jal              x0, -10            
+             9045500            9030 1c001804 00c79363 bne              x15, x12, 6         x15:10000026 x12:10000048
+             9048500            9033 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000027 x11:00000000 x15:10000026  PA:10000026
+             9049500            9034 1c00180e ff7ff06f jal              x0, -10            
+             9051500            9036 1c001804 00c79363 bne              x15, x12, 6         x15:10000027 x12:10000048
+             9054500            9039 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000028 x11:00000000 x15:10000027  PA:10000027
+             9055500            9040 1c00180e ff7ff06f jal              x0, -10            
+             9057500            9042 1c001804 00c79363 bne              x15, x12, 6         x15:10000028 x12:10000048
+             9060500            9045 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000029 x11:00000000 x15:10000028  PA:10000028
+             9061500            9046 1c00180e ff7ff06f jal              x0, -10            
+             9063500            9048 1c001804 00c79363 bne              x15, x12, 6         x15:10000029 x12:10000048
+             9066500            9051 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002a x11:00000000 x15:10000029  PA:10000029
+             9067500            9052 1c00180e ff7ff06f jal              x0, -10            
+             9069500            9054 1c001804 00c79363 bne              x15, x12, 6         x15:1000002a x12:10000048
+             9072500            9057 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002b x11:00000000 x15:1000002a  PA:1000002a
+             9073500            9058 1c00180e ff7ff06f jal              x0, -10            
+             9075500            9060 1c001804 00c79363 bne              x15, x12, 6         x15:1000002b x12:10000048
+             9078500            9063 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002c x11:00000000 x15:1000002b  PA:1000002b
+             9079500            9064 1c00180e ff7ff06f jal              x0, -10            
+             9081500            9066 1c001804 00c79363 bne              x15, x12, 6         x15:1000002c x12:10000048
+             9084500            9069 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002d x11:00000000 x15:1000002c  PA:1000002c
+             9085500            9070 1c00180e ff7ff06f jal              x0, -10            
+             9087500            9072 1c001804 00c79363 bne              x15, x12, 6         x15:1000002d x12:10000048
+             9090500            9075 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002e x11:00000000 x15:1000002d  PA:1000002d
+             9091500            9076 1c00180e ff7ff06f jal              x0, -10            
+             9093500            9078 1c001804 00c79363 bne              x15, x12, 6         x15:1000002e x12:10000048
+             9096500            9081 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000002f x11:00000000 x15:1000002e  PA:1000002e
+             9097500            9082 1c00180e ff7ff06f jal              x0, -10            
+             9099500            9084 1c001804 00c79363 bne              x15, x12, 6         x15:1000002f x12:10000048
+             9102500            9087 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000030 x11:00000000 x15:1000002f  PA:1000002f
+             9103500            9088 1c00180e ff7ff06f jal              x0, -10            
+             9105500            9090 1c001804 00c79363 bne              x15, x12, 6         x15:10000030 x12:10000048
+             9108500            9093 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000031 x11:00000000 x15:10000030  PA:10000030
+             9109500            9094 1c00180e ff7ff06f jal              x0, -10            
+             9111500            9096 1c001804 00c79363 bne              x15, x12, 6         x15:10000031 x12:10000048
+             9114500            9099 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000032 x11:00000000 x15:10000031  PA:10000031
+             9115500            9100 1c00180e ff7ff06f jal              x0, -10            
+             9117500            9102 1c001804 00c79363 bne              x15, x12, 6         x15:10000032 x12:10000048
+             9120500            9105 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000033 x11:00000000 x15:10000032  PA:10000032
+             9121500            9106 1c00180e ff7ff06f jal              x0, -10            
+             9123500            9108 1c001804 00c79363 bne              x15, x12, 6         x15:10000033 x12:10000048
+             9126500            9111 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000034 x11:00000000 x15:10000033  PA:10000033
+             9127500            9112 1c00180e ff7ff06f jal              x0, -10            
+             9129500            9114 1c001804 00c79363 bne              x15, x12, 6         x15:10000034 x12:10000048
+             9132500            9117 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000035 x11:00000000 x15:10000034  PA:10000034
+             9133500            9118 1c00180e ff7ff06f jal              x0, -10            
+             9135500            9120 1c001804 00c79363 bne              x15, x12, 6         x15:10000035 x12:10000048
+             9138500            9123 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000036 x11:00000000 x15:10000035  PA:10000035
+             9139500            9124 1c00180e ff7ff06f jal              x0, -10            
+             9141500            9126 1c001804 00c79363 bne              x15, x12, 6         x15:10000036 x12:10000048
+             9144500            9129 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000037 x11:00000000 x15:10000036  PA:10000036
+             9145500            9130 1c00180e ff7ff06f jal              x0, -10            
+             9147500            9132 1c001804 00c79363 bne              x15, x12, 6         x15:10000037 x12:10000048
+             9150500            9135 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000038 x11:00000000 x15:10000037  PA:10000037
+             9151500            9136 1c00180e ff7ff06f jal              x0, -10            
+             9153500            9138 1c001804 00c79363 bne              x15, x12, 6         x15:10000038 x12:10000048
+             9156500            9141 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000039 x11:00000000 x15:10000038  PA:10000038
+             9157500            9142 1c00180e ff7ff06f jal              x0, -10            
+             9159500            9144 1c001804 00c79363 bne              x15, x12, 6         x15:10000039 x12:10000048
+             9162500            9147 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003a x11:00000000 x15:10000039  PA:10000039
+             9163500            9148 1c00180e ff7ff06f jal              x0, -10            
+             9165500            9150 1c001804 00c79363 bne              x15, x12, 6         x15:1000003a x12:10000048
+             9168500            9153 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003b x11:00000000 x15:1000003a  PA:1000003a
+             9169500            9154 1c00180e ff7ff06f jal              x0, -10            
+             9171500            9156 1c001804 00c79363 bne              x15, x12, 6         x15:1000003b x12:10000048
+             9174500            9159 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003c x11:00000000 x15:1000003b  PA:1000003b
+             9175500            9160 1c00180e ff7ff06f jal              x0, -10            
+             9177500            9162 1c001804 00c79363 bne              x15, x12, 6         x15:1000003c x12:10000048
+             9180500            9165 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003d x11:00000000 x15:1000003c  PA:1000003c
+             9181500            9166 1c00180e ff7ff06f jal              x0, -10            
+             9183500            9168 1c001804 00c79363 bne              x15, x12, 6         x15:1000003d x12:10000048
+             9186500            9171 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003e x11:00000000 x15:1000003d  PA:1000003d
+             9187500            9172 1c00180e ff7ff06f jal              x0, -10            
+             9189500            9174 1c001804 00c79363 bne              x15, x12, 6         x15:1000003e x12:10000048
+             9192500            9177 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1000003f x11:00000000 x15:1000003e  PA:1000003e
+             9193500            9178 1c00180e ff7ff06f jal              x0, -10            
+             9195500            9180 1c001804 00c79363 bne              x15, x12, 6         x15:1000003f x12:10000048
+             9198500            9183 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000040 x11:00000000 x15:1000003f  PA:1000003f
+             9199500            9184 1c00180e ff7ff06f jal              x0, -10            
+             9201500            9186 1c001804 00c79363 bne              x15, x12, 6         x15:10000040 x12:10000048
+             9204500            9189 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000041 x11:00000000 x15:10000040  PA:10000040
+             9205500            9190 1c00180e ff7ff06f jal              x0, -10            
+             9207500            9192 1c001804 00c79363 bne              x15, x12, 6         x15:10000041 x12:10000048
+             9210500            9195 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000042 x11:00000000 x15:10000041  PA:10000041
+             9211500            9196 1c00180e ff7ff06f jal              x0, -10            
+             9213500            9198 1c001804 00c79363 bne              x15, x12, 6         x15:10000042 x12:10000048
+             9216500            9201 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000043 x11:00000000 x15:10000042  PA:10000042
+             9217500            9202 1c00180e ff7ff06f jal              x0, -10            
+             9219500            9204 1c001804 00c79363 bne              x15, x12, 6         x15:10000043 x12:10000048
+             9222500            9207 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000044 x11:00000000 x15:10000043  PA:10000043
+             9223500            9208 1c00180e ff7ff06f jal              x0, -10            
+             9225500            9210 1c001804 00c79363 bne              x15, x12, 6         x15:10000044 x12:10000048
+             9228500            9213 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000045 x11:00000000 x15:10000044  PA:10000044
+             9229500            9214 1c00180e ff7ff06f jal              x0, -10            
+             9231500            9216 1c001804 00c79363 bne              x15, x12, 6         x15:10000045 x12:10000048
+             9234500            9219 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000046 x11:00000000 x15:10000045  PA:10000045
+             9235500            9220 1c00180e ff7ff06f jal              x0, -10            
+             9237500            9222 1c001804 00c79363 bne              x15, x12, 6         x15:10000046 x12:10000048
+             9240500            9225 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000047 x11:00000000 x15:10000046  PA:10000046
+             9241500            9226 1c00180e ff7ff06f jal              x0, -10            
+             9243500            9228 1c001804 00c79363 bne              x15, x12, 6         x15:10000047 x12:10000048
+             9246500            9231 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10000048 x11:00000000 x15:10000047  PA:10000047
+             9247500            9232 1c00180e ff7ff06f jal              x0, -10            
+             9249500            9234 1c001804 00c79363 bne              x15, x12, 6         x15:10000048 x12:10000048
+             9250500            9235 1c001808 00008067 jalr             x0, x1, 0            x1:1c0012fc
+             9252500            9237 1c0012fc 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             9269500            9254 1c001300 6a87a783 lw               x15, 1704(x15)      x15=1c2fff50 x15:1c002000  PA:1c0026a8
+             9283500            9268 1c001304 01800713 addi             x14, x0, 24         x14=00000018
+             9284500            9269 1c001306 00c12083 lw               x1, 12(x2)           x1=1c001460  x2:10000900  PA:1000090c
+             9285500            9270 1c001308 42e487b3 p.mac            x15, x9, x14        x15=1c2fff50 x15:1c2fff50  x9:00000000 x14:00000018
+             9286500            9271 1c00130c 00201737 lui              x14, 0x201000       x14=00201000
+             9303500            9288 1c001310 e0470713 addi             x14, x14, -508      x14=00200e04 x14:00201000
+             9304500            9289 1c001314 00e40433 add              x8, x8, x14          x8=10200e04  x8:10000000 x14:00200e04
+             9305500            9290 1c001316 00412483 lw               x9, 4(x2)            x9=00000001  x2:10000900  PA:10000904
+             9306500            9291 1c001318 0087aa23 sw               x8, 20(x15)          x8:10200e04 x15:1c2fff50  PA:1c2fff64
+             9324500            9309 1c00131a 00812403 lw               x8, 8(x2)            x8=00000000  x2:10000900  PA:10000908
+             9325500            9310 1c00131c 0007a623 sw               x0, 12(x15)         x15:1c2fff50  PA:1c2fff5c
+             9343500            9328 1c001320 01010113 addi             x2, x2, 16           x2=10000910  x2:10000900
+             9344500            9329 1c001322 00008067 jalr             x0, x1, 0            x1:1c001460
+             9346500            9331 1c001460 102017b7 lui              x15, 0x10201000     x15=10201000
+             9347500            9332 1c001464 fff00713 addi             x14, x0, -1         x14=ffffffff
+             9348500            9333 1c001466 40e7a023 sw               x14, 1024(x15)      x14:ffffffff x15:10201000  PA:10201400
+             9353500            9338 1c00146a 1c0007b7 lui              x15, 0x1c000000     x15=1c000000
+             9366500            9351 1c00146e 08078793 addi             x15, x15, 128       x15=1c000080 x15:1c000000
+             9367500            9352 1c001472 06c80737 lui              x14, 0x6c80000      x14=06c80000
+             9368500            9353 1c001476 ce07b7b3 p.bclr           x15, x15, 7, 0      x15=1c000000 x15:1c000080
+             9369500            9354 1c00147a 01070713 addi             x14, x14, 16        x14=06c80010 x14:06c80000
+             9370500            9355 1c00147c 0134c763 blt              x9, x19, 14          x9:00000001 x19:00000008
+             9388500            9373 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80011  x9:00000001 x14:06c80010
+             9389500            9374 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b200044 x13:06c80011
+             9406500            9391 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b200044  PA:1b200044
+             9410500            9395 1c001492 00148493 addi             x9, x9, 1            x9=00000002  x9:00000001
+             9411500            9396 1c001494 fe9ff06f jal              x0, -24            
+             9413500            9398 1c00147c 0134c763 blt              x9, x19, 14          x9:00000002 x19:00000008
+             9416500            9401 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80012  x9:00000002 x14:06c80010
+             9417500            9402 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b200048 x13:06c80012
+             9418500            9403 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b200048  PA:1b200048
+             9422500            9407 1c001492 00148493 addi             x9, x9, 1            x9=00000003  x9:00000002
+             9423500            9408 1c001494 fe9ff06f jal              x0, -24            
+             9425500            9410 1c00147c 0134c763 blt              x9, x19, 14          x9:00000003 x19:00000008
+             9428500            9413 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80013  x9:00000003 x14:06c80010
+             9429500            9414 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b20004c x13:06c80013
+             9430500            9415 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b20004c  PA:1b20004c
+             9434500            9419 1c001492 00148493 addi             x9, x9, 1            x9=00000004  x9:00000003
+             9435500            9420 1c001494 fe9ff06f jal              x0, -24            
+             9437500            9422 1c00147c 0134c763 blt              x9, x19, 14          x9:00000004 x19:00000008
+             9440500            9425 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80014  x9:00000004 x14:06c80010
+             9441500            9426 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b200050 x13:06c80014
+             9442500            9427 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b200050  PA:1b200050
+             9446500            9431 1c001492 00148493 addi             x9, x9, 1            x9=00000005  x9:00000004
+             9447500            9432 1c001494 fe9ff06f jal              x0, -24            
+             9449500            9434 1c00147c 0134c763 blt              x9, x19, 14          x9:00000005 x19:00000008
+             9452500            9437 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80015  x9:00000005 x14:06c80010
+             9453500            9438 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b200054 x13:06c80015
+             9454500            9439 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b200054  PA:1b200054
+             9458500            9443 1c001492 00148493 addi             x9, x9, 1            x9=00000006  x9:00000005
+             9459500            9444 1c001494 fe9ff06f jal              x0, -24            
+             9461500            9446 1c00147c 0134c763 blt              x9, x19, 14          x9:00000006 x19:00000008
+             9464500            9449 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80016  x9:00000006 x14:06c80010
+             9465500            9450 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b200058 x13:06c80016
+             9466500            9451 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b200058  PA:1b200058
+             9470500            9455 1c001492 00148493 addi             x9, x9, 1            x9=00000007  x9:00000006
+             9471500            9456 1c001494 fe9ff06f jal              x0, -24            
+             9473500            9458 1c00147c 0134c763 blt              x9, x19, 14          x9:00000007 x19:00000008
+             9476500            9461 1c00148a 00e486b3 add              x13, x9, x14        x13=06c80017  x9:00000007 x14:06c80010
+             9477500            9462 1c00148e 00269693 slli             x13, x13, 0x2       x13=1b20005c x13:06c80017
+             9478500            9463 1c001490 00f6a023 sw               x15, 0(x13)         x15:1c000000 x13:1b20005c  PA:1b20005c
+             9482500            9467 1c001492 00148493 addi             x9, x9, 1            x9=00000008  x9:00000007
+             9483500            9468 1c001494 fe9ff06f jal              x0, -24            
+             9485500            9470 1c00147c 0134c763 blt              x9, x19, 14          x9:00000008 x19:00000008
+             9486500            9471 1c001480 102007b7 lui              x15, 0x10200000     x15=10200000
+             9487500            9472 1c001484 fff00713 addi             x14, x0, -1         x14=ffffffff
+             9488500            9473 1c001486 00e7a423 sw               x14, 8(x15)         x14:ffffffff x15:10200000  PA:10200008
+             9492500            9477 1c001488 f55ff06f jal              x0, -172           
+             9493500            9478 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+             9508500            9493 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000c36  x2:10000910  PA:1000093c
+             9509500            9494 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000000  x2:10000910  PA:10000938
+             9510500            9495 1c0013e4 02412483 lw               x9, 36(x2)           x9=00000800  x2:10000910  PA:10000934
+             9511500            9496 1c0013e6 02012903 lw               x18, 32(x2)         x18=00000008  x2:10000910  PA:10000930
+             9512500            9497 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00001000  x2:10000910  PA:1000092c
+             9513500            9498 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000002  x2:10000910  PA:10000928
+             9514500            9499 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000910  PA:10000924
+             9515500            9500 1c0013ee 03010113 addi             x2, x2, 48           x2=10000940  x2:10000910
+             9516500            9501 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000c36
+             9518500            9503 1c000c36 fff90593 addi             x11, x18, -1        x11=00000007 x18:00000008
+             9519500            9504 1c000c3a 029585b3 mul              x11, x11, x9        x11=00003800 x11:00000007  x9:00000800
+             9520500            9505 1c000c3e 01400533 add              x10, x0, x20        x10=00000002 x20:00000002
+             9537500            9522 1c000c40 590000ef jal              x1, 1424             x1=1c000c42
+             9539500            9524 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             9540500            9525 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000002
+             9541500            9526 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             9542500            9527 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+             9556500            9541 1c0011de ffe50513 addi             x10, x10, -2        x10=00000000 x10:00000002
+             9557500            9542 1c0011e0 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             9558500            9543 1c0011e2 00f50533 add              x10, x10, x15       x10=10000990 x10:00000000 x15:10000990
+             9559500            9544 1c0011e4 f6fff06f jal              x0, -146           
+             9561500            9546 1c001152 00052783 lw               x15, 0(x10)         x15=100009a0 x10:10000990  PA:10000990
+             9562500            9547 1c001154 00758593 addi             x11, x11, 7         x11=00003807 x11:00003800
+             9563500            9548 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00003800 x11:00003807
+             9564500            9549 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             9565500            9550 1c00115c 00078963 beq              x15, x0, 18         x15:100009a0
+             9566500            9551 1c00115e 0007a703 lw               x14, 0(x15)         x14=000ff5f0 x15:100009a0  PA:100009a0
+             9568500            9553 1c001160 00b74963 blt              x14, x11, 18        x14:000ff5f0 x11:00003800
+             9569500            9554 1c001164 00b71c63 bne              x14, x11, 24        x14:000ff5f0 x11:00003800
+             9572500            9557 1c00117c 40b70733 sub              x14, x14, x11       x14=000fbdf0 x14:000ff5f0 x11:00003800
+             9573500            9558 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000fbdf0 x15:100009a0  PA:100009a0
+             9574500            9559 1c001180 00e787b3 add              x15, x15, x14       x15=100fc790 x15:100009a0 x14:000fbdf0
+             9575500            9560 1c001182 fedff06f jal              x0, -20            
+             9577500            9562 1c00116e 00f00533 add              x10, x0, x15        x10=100fc790 x15:100fc790
+             9578500            9563 1c001170 00008067 jalr             x0, x1, 0            x1:1c000c42
+             9580500            9565 1c000c42 fa0504e3 beq              x10, x0, -88        x10:100fc790
+             9581500            9566 1c000c44 00100793 addi             x15, x0, 1          x15=00000001
+             9582500            9567 1c000c46 012797b3 sll              x15, x15, x18       x15=00000100 x15:00000001 x18:00000008
+             9583500            9568 1c000c4a fff78793 addi             x15, x15, -1        x15=000000ff x15:00000100
+             9584500            9569 1c000c4c 1b204737 lui              x14, 0x1b204000     x14=1b204000
+             9601500            9586 1c000c50 08f72223 sw               x15, 132(x14)       x15:000000ff x14:1b204000  PA:1b204084
+             9602500            9587 1c000c54 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             9603500            9588 1c000c58 22c78793 addi             x15, x15, 556       x15=1c00222c x15:1c002000
+             9604500            9589 1c000c5c c007c7b3 p.bset           x15, x15, 0, 0      x15=1c00222d x15:1c00222c
+             9621500            9606 1c000c60 08f72023 sw               x15, 128(x14)       x15:1c00222d x14:1b204000  PA:1b204080
+             9622500            9607 1c000c64 08972023 sw               x9, 128(x14)         x9:00000800 x14:1b204000  PA:1b204080
+             9623500            9608 1c000c68 08a72023 sw               x10, 128(x14)       x10:100fc790 x14:1b204000  PA:1b204080
+             9624500            9609 1c000c6c 00000513 addi             x10, x0, 0          x10=00000000
+             9625500            9610 1c000c6e ea5ff0ef jal              x1, -348             x1=1c000c70
+             9661500            9646 1c000b12 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+             9662500            9647 1c000b16 00070737 lui              x14, 0x70000        x14=00070000
+             9663500            9648 1c000b1a 00e7a423 sw               x14, 8(x15)         x14:00070000 x15:1b204000  PA:1b204008
+             9664500            9649 1c000b1c 00000713 addi             x14, x0, 0          x14=00000000
+             9682500            9667 1c000b20 fc173733 p.bclr           x14, x14, 30, 1     x14=00000000 x14:00000000
+             9683500            9668 1c000b24 04070e63 beq              x14, x0, 92         x14:00000000
+             9703500            9688 1c000b80 00800693 addi             x13, x0, 8          x13=00000008
+             9704500            9689 1c000b84 00100713 addi             x14, x0, 1          x14=00000001
+             9705500            9690 1c000b86 00d71733 sll              x14, x14, x13       x14=00000100 x14:00000001 x13:00000008
+             9706500            9691 1c000b8a fff70713 addi             x14, x14, -1        x14=000000ff x14:00000100
+             9707500            9692 1c000b8c 1b2046b7 lui              x13, 0x1b204000     x13=1b204000
+             9724500            9709 1c000b90 08e6a223 sw               x14, 132(x13)       x14:000000ff x13:1b204000  PA:1b204084
+             9725500            9710 1c000b94 20078693 addi             x13, x15, 512       x13=1b204200 x15:1b204000
+             9726500            9711 1c000b98 00e6a023 sw               x14, 0(x13)         x14:000000ff x13:1b204200  PA:1b204200
+             9727500            9712 1c000b9a 20c78793 addi             x15, x15, 524       x15=1b20420c x15:1b204000
+             9728500            9713 1c000b9e 00e7a023 sw               x14, 0(x15)         x14:000000ff x15:1b20420c  PA:1b20420c
+             9729500            9714 1c000ba0 00008067 jalr             x0, x1, 0            x1:1c000c70
+             9731500            9716 1c000c70 00000513 addi             x10, x0, 0          x10=00000000
+             9732500            9717 1c000c72 f7bff06f jal              x0, -134           
+             9750500            9735 1c000bec 02c12083 lw               x1, 44(x2)           x1=1c000d26  x2:10000940  PA:1000096c
+             9751500            9736 1c000bee 02812403 lw               x8, 40(x2)           x8=10000990  x2:10000940  PA:10000968
+             9767500            9752 1c000bf0 02412483 lw               x9, 36(x2)           x9=10000180  x2:10000940  PA:10000964
+             9768500            9753 1c000bf2 02012903 lw               x18, 32(x2)         x18=00000000  x2:10000940  PA:10000960
+             9769500            9754 1c000bf4 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+             9770500            9755 1c000bf6 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+             9771500            9756 1c000bf8 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+             9772500            9757 1c000bfa 01012b03 lw               x22, 16(x2)         x22=00000000  x2:10000940  PA:10000950
+             9773500            9758 1c000bfc 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+             9774500            9759 1c000bfe 00008067 jalr             x0, x1, 0            x1:1c000d26
+             9791500            9776 1c000d26 fc0510e3 bne              x10, x0, -64        x10:00000000
+             9792500            9777 1c000d28 fe040113 addi             x2, x8, -32          x2=10000970  x8:10000990
+             9793500            9778 1c000d2c 01c12083 lw               x1, 28(x2)           x1=1c0000d8  x2:10000970  PA:1000098c
+             9794500            9779 1c000d2e 01812403 lw               x8, 24(x2)           x8=00000000  x2:10000970  PA:10000988
+             9810500            9795 1c000d30 01412483 lw               x9, 20(x2)           x9=00000000  x2:10000970  PA:10000984
+             9811500            9796 1c000d32 01012903 lw               x18, 16(x2)         x18=00000000  x2:10000970  PA:10000980
+             9812500            9797 1c000d34 00c12983 lw               x19, 12(x2)         x19=00000000  x2:10000970  PA:1000097c
+             9813500            9798 1c000d36 00812a03 lw               x20, 8(x2)          x20=00000000  x2:10000970  PA:10000978
+             9814500            9799 1c000d38 02010113 addi             x2, x2, 32           x2=10000990  x2:10000970
+             9815500            9800 1c000d3a 00008067 jalr             x0, x1, 0            x1:1c0000d8
+             9833500            9818 1c0000d8 00000513 addi             x10, x0, 0          x10=00000000
+             9834500            9819 1c0000dc 00000593 addi             x11, x0, 0          x11=00000000
+             9851500            9836 1c0000e0 00001397 auipc            x7, 0x1000           x7=1c0010e0
+             9852500            9837 1c0000e4 96c38393 addi             x7, x7, -1684        x7=1c000a4c  x7:1c0010e0
+             9854500            9839 1c0000e8 000380e7 jalr             x1, x7, 0            x1=1c0000ec  x7:1c000a4c
+             9888500            9873 1c000a4c fe010113 addi             x2, x2, -32          x2=10000970  x2:10000990
+             9889500            9874 1c000a4e 00100593 addi             x11, x0, 1          x11=00000001
+             9905500            9890 1c000a50 00000513 addi             x10, x0, 0          x10=00000000
+             9906500            9891 1c000a52 00112e23 sw               x1, 28(x2)           x1:1c0000ec  x2:10000970  PA:1000098c
+             9907500            9892 1c000a54 00812c23 sw               x8, 24(x2)           x8:00000000  x2:10000970  PA:10000988
+             9908500            9893 1c000a56 00912a23 sw               x9, 20(x2)           x9:00000000  x2:10000970  PA:10000984
+             9909500            9894 1c000a58 01212823 sw               x18, 16(x2)         x18:00000000  x2:10000970  PA:10000980
+             9910500            9895 1c000a5a 4aa000ef jal              x1, 1194             x1=1c000a5c
+             9912500            9897 1c000f04 fe010113 addi             x2, x2, -32          x2=10000950  x2:10000970
+             9913500            9898 1c000f06 01312623 sw               x19, 12(x2)         x19:00000000  x2:10000950  PA:1000095c
+             9914500            9899 1c000f08 00b009b3 add              x19, x0, x11        x19=00000001 x11:00000001
+             9915500            9900 1c000f0a 00112e23 sw               x1, 28(x2)           x1:1c000a5c  x2:10000950  PA:1000096c
+             9916500            9901 1c000f0c 00812c23 sw               x8, 24(x2)           x8:00000000  x2:10000950  PA:10000968
+             9917500            9902 1c000f0e 00912a23 sw               x9, 20(x2)           x9:00000000  x2:10000950  PA:10000964
+             9918500            9903 1c000f10 01212823 sw               x18, 16(x2)         x18:00000000  x2:10000950  PA:10000960
+             9919500            9904 1c000f12 01412423 sw               x20, 8(x2)          x20:00000000  x2:10000950  PA:10000958
+             9920500            9905 1c000f14 01512223 sw               x21, 4(x2)          x21:00000000  x2:10000950  PA:10000954
+             9921500            9906 1c000f16 01612023 sw               x22, 0(x2)          x22:00000000  x2:10000950  PA:10000950
+             9922500            9907 1c000f18 30047af3 csrrci           x21, 0x00000008, 0x300 x21=00001808
+             9926500            9911 1c000f1c 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+             9927500            9912 1c000f1e 00051763 bne              x10, x0, 14         x10:00000000
+             9928500            9913 1c000f20 100007b7 lui              x15, 0x10000000     x15=10000000
+             9929500            9914 1c000f24 15c7a783 lw               x15, 348(x15)       x15=10000070 x15:10000000  PA:1000015c
+             9931500            9916 1c000f28 0b87a903 lw               x18, 184(x15)       x18=1000013c x15:10000070  PA:10000128
+             9932500            9917 1c000f2c 07000593 addi             x11, x0, 112        x11=00000070
+             9933500            9918 1c000f30 02b985b3 mul              x11, x19, x11       x11=00000070 x19:00000001 x11:00000070
+             9934500            9919 1c000f34 f1402573 csrrs            x10, x0, 0xf14      x10=00000000
+             9935500            9920 1c000f38 40555513 srai             x10, x10, 0x405     x10=00000000 x10:00000000
+             9936500            9921 1c000f3a f2653533 p.bclr           x10, x10, 25, 6     x10=00000000 x10:00000000
+             9937500            9922 1c000f3e 00250513 addi             x10, x10, 2         x10=00000002 x10:00000000
+             9938500            9923 1c000f40 290000ef jal              x1, 656              x1=1c000f42
+             9940500            9925 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+             9941500            9926 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000002
+             9942500            9927 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+             9943500            9928 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+             9957500            9942 1c0011de ffe50513 addi             x10, x10, -2        x10=00000000 x10:00000002
+             9958500            9943 1c0011e0 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+             9959500            9944 1c0011e2 00f50533 add              x10, x10, x15       x10=10000990 x10:00000000 x15:10000990
+             9960500            9945 1c0011e4 f6fff06f jal              x0, -146           
+             9962500            9947 1c001152 00052783 lw               x15, 0(x10)         x15=100009a0 x10:10000990  PA:10000990
+             9963500            9948 1c001154 00758593 addi             x11, x11, 7         x11=00000077 x11:00000070
+             9964500            9949 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000070 x11:00000077
+             9965500            9950 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+             9966500            9951 1c00115c 00078963 beq              x15, x0, 18         x15:100009a0
+             9967500            9952 1c00115e 0007a703 lw               x14, 0(x15)         x14=000fbdf0 x15:100009a0  PA:100009a0
+             9969500            9954 1c001160 00b74963 blt              x14, x11, 18        x14:000fbdf0 x11:00000070
+             9970500            9955 1c001164 00b71c63 bne              x14, x11, 24        x14:000fbdf0 x11:00000070
+             9973500            9958 1c00117c 40b70733 sub              x14, x14, x11       x14=000fbd80 x14:000fbdf0 x11:00000070
+             9974500            9959 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000fbd80 x15:100009a0  PA:100009a0
+             9975500            9960 1c001180 00e787b3 add              x15, x15, x14       x15=100fc720 x15:100009a0 x14:000fbd80
+             9976500            9961 1c001182 fedff06f jal              x0, -20            
+             9978500            9963 1c00116e 00f00533 add              x10, x0, x15        x10=100fc720 x15:100fc720
+             9979500            9964 1c001170 00008067 jalr             x0, x1, 0            x1:1c000f42
+             9981500            9966 1c000f42 00a00433 add              x8, x0, x10          x8=100fc720 x10:100fc720
+             9982500            9967 1c000f44 fff00513 addi             x10, x0, -1         x10=ffffffff
+             9983500            9968 1c000f46 00040c63 beq              x8, x0, 24           x8:100fc720
+             9984500            9969 1c000f48 00840413 addi             x8, x8, 8            x8=100fc728  x8:100fc720
+             9985500            9970 1c000f4a 00000493 addi             x9, x0, 0            x9=00000000
+             9986500            9971 1c000f4c 10000b37 lui              x22, 0x10000000     x22=10000000
+             9987500            9972 1c000f50 ff840a13 addi             x20, x8, -8         x20=100fc720  x8:100fc728
+             9988500            9973 1c000f54 0134cf63 blt              x9, x19, 30          x9:00000000 x19:00000001
+             9991500            9976 1c000f72 012005b3 add              x11, x0, x18        x11=1000013c x18:1000013c
+             9992500            9977 1c000f74 01400533 add              x10, x0, x20        x10=100fc720 x20:100fc720
+             9993500            9978 1c000f76 f43ff0ef jal              x1, -190             x1=1c000f78
+             9995500            9980 1c000eb8 ff010113 addi             x2, x2, -16          x2=10000940  x2:10000950
+             9996500            9981 1c000eba 00812423 sw               x8, 8(x2)            x8:100fc728  x2:10000940  PA:10000948
+             9997500            9982 1c000ebc 00912223 sw               x9, 4(x2)            x9:00000000  x2:10000940  PA:10000944
+             9998500            9983 1c000ebe 00112623 sw               x1, 12(x2)           x1:1c000f78  x2:10000940  PA:1000094c
+             9999500            9984 1c000ec0 00a00433 add              x8, x0, x10          x8=100fc720 x10:100fc720
+            10000500            9985 1c000ec2 00b004b3 add              x9, x0, x11          x9=1000013c x11:1000013c
+            10001500            9986 1c000ec4 00052823 sw               x0, 16(x10)         x10:100fc720  PA:100fc730
+            10002500            9987 1c000ec8 00052a23 sw               x0, 20(x10)         x10:100fc720  PA:100fc734
+            10003500            9988 1c000ecc 01000593 addi             x11, x0, 16         x11=00000010
+            10004500            9989 1c000ece 00000513 addi             x10, x0, 0          x10=00000000
+            10005500            9990 1c000ed0 300000ef jal              x1, 768              x1=1c000ed2
+            10007500            9992 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+            10008500            9993 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000000
+            10011500            9996 1c0011e6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            10012500            9997 1c0011ea 00251513 slli             x10, x10, 0x2       x10=00000000 x10:00000000
+            10013500            9998 1c0011ec 6a078793 addi             x15, x15, 1696      x15=1c0026a0 x15:1c002000
+            10014500            9999 1c0011f0 ff3ff06f jal              x0, -14            
+            10016500           10001 1c0011e2 00f50533 add              x10, x10, x15       x10=1c0026a0 x10:00000000 x15:1c0026a0
+            10017500           10002 1c0011e4 f6fff06f jal              x0, -146           
+            10019500           10004 1c001152 00052783 lw               x15, 0(x10)         x15=1c0026b8 x10:1c0026a0  PA:1c0026a0
+            10033500           10018 1c001154 00758593 addi             x11, x11, 7         x11=00000017 x11:00000010
+            10034500           10019 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00000010 x11:00000017
+            10035500           10020 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+            10036500           10021 1c00115c 00078963 beq              x15, x0, 18         x15:1c0026b8
+            10037500           10022 1c00115e 0007a703 lw               x14, 0(x15)         x14=002cd918 x15:1c0026b8  PA:1c0026b8
+            10052500           10037 1c001160 00b74963 blt              x14, x11, 18        x14:002cd918 x11:00000010
+            10053500           10038 1c001164 00b71c63 bne              x14, x11, 24        x14:002cd918 x11:00000010
+            10056500           10041 1c00117c 40b70733 sub              x14, x14, x11       x14=002cd908 x14:002cd918 x11:00000010
+            10057500           10042 1c00117e 00e7a023 sw               x14, 0(x15)         x14:002cd908 x15:1c0026b8  PA:1c0026b8
+            10075500           10060 1c001180 00e787b3 add              x15, x15, x14       x15=1c2cffc0 x15:1c0026b8 x14:002cd908
+            10076500           10061 1c001182 fedff06f jal              x0, -20            
+            10078500           10063 1c00116e 00f00533 add              x10, x0, x15        x10=1c2cffc0 x15:1c2cffc0
+            10079500           10064 1c001170 00008067 jalr             x0, x1, 0            x1:1c000ed2
+            10081500           10066 1c000ed2 06a42623 sw               x10, 108(x8)        x10:1c2cffc0  x8:100fc720  PA:100fc78c
+            10082500           10067 1c000ed4 00942623 sw               x9, 12(x8)           x9:1000013c  x8:100fc720  PA:100fc72c
+            10083500           10068 1c000ed6 00042023 sw               x0, 0(x8)            x8:100fc720  PA:100fc720
+            10084500           10069 1c000eda 00c12083 lw               x1, 12(x2)           x1=1c000f78  x2:10000940  PA:1000094c
+            10085500           10070 1c000edc 00812403 lw               x8, 8(x2)            x8=100fc728  x2:10000940  PA:10000948
+            10086500           10071 1c000ede 00412483 lw               x9, 4(x2)            x9=00000000  x2:10000940  PA:10000944
+            10087500           10072 1c000ee0 01010113 addi             x2, x2, 16           x2=10000950  x2:10000940
+            10088500           10073 1c000ee2 00008067 jalr             x0, x1, 0            x1:1c000f78
+            10090500           10075 1c000f78 138b0793 addi             x15, x22, 312       x15=10000138 x22:10000000
+            10091500           10076 1c000f7c 0007a703 lw               x14, 0(x15)         x14=100000b8 x15:10000138  PA:10000138
+            10092500           10077 1c000f7e 00148493 addi             x9, x9, 1            x9=00000001  x9:00000000
+            10093500           10078 1c000f80 06e4282b p.sw             x14, 112(x8!)        x8=100fc798 x14:100000b8  x8:100fc728  PA:100fc728
+            10094500           10079 1c000f84 0147a023 sw               x20, 0(x15)         x20:100fc720 x15:10000138  PA:10000138
+            10095500           10080 1c000f88 fc9ff06f jal              x0, -56            
+            10097500           10082 1c000f50 ff840a13 addi             x20, x8, -8         x20=100fc790  x8:100fc798
+            10098500           10083 1c000f54 0134cf63 blt              x9, x19, 30          x9:00000001 x19:00000001
+            10099500           10084 1c000f58 300a9073 csrrw            x0, x21, 0x300      x21:00001808
+            10103500           10088 1c000f5c 00000513 addi             x10, x0, 0          x10=00000000
+            10104500           10089 1c000f5e 01c12083 lw               x1, 28(x2)           x1=1c000a5c  x2:10000950  PA:1000096c
+            10105500           10090 1c000f60 01812403 lw               x8, 24(x2)           x8=00000000  x2:10000950  PA:10000968
+            10106500           10091 1c000f62 01412483 lw               x9, 20(x2)           x9=00000000  x2:10000950  PA:10000964
+            10107500           10092 1c000f64 01012903 lw               x18, 16(x2)         x18=00000000  x2:10000950  PA:10000960
+            10108500           10093 1c000f66 00c12983 lw               x19, 12(x2)         x19=00000000  x2:10000950  PA:1000095c
+            10109500           10094 1c000f68 00812a03 lw               x20, 8(x2)          x20=00000000  x2:10000950  PA:10000958
+            10110500           10095 1c000f6a 00412a83 lw               x21, 4(x2)          x21=00000000  x2:10000950  PA:10000954
+            10111500           10096 1c000f6c 00012b03 lw               x22, 0(x2)          x22=00000000  x2:10000950  PA:10000950
+            10112500           10097 1c000f6e 02010113 addi             x2, x2, 32           x2=10000970  x2:10000950
+            10113500           10098 1c000f70 00008067 jalr             x0, x1, 0            x1:1c000a5c
+            10115500           10100 1c000a5c 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            10132500           10117 1c000a60 00000613 addi             x12, x0, 0          x12=00000000
+            10133500           10118 1c000a62 9ba58593 addi             x11, x11, -1606     x11=1c0009ba x11:1c001000
+            10134500           10119 1c000a66 00000513 addi             x10, x0, 0          x10=00000000
+            10135500           10120 1c000a68 522000ef jal              x1, 1314             x1=1c000a6a
+            10137500           10122 1c000f8a 300476f3 csrrci           x13, 0x00000008, 0x300 x13=00001808
+            10141500           10126 1c000f8e 00051763 bne              x10, x0, 14         x10:00000000
+            10155500           10140 1c000f90 100007b7 lui              x15, 0x10000000     x15=10000000
+            10156500           10141 1c000f94 15c7a783 lw               x15, 348(x15)       x15=10000070 x15:10000000  PA:1000015c
+            10158500           10143 1c000f98 0b87a503 lw               x10, 184(x15)       x10=1000013c x15:10000070  PA:10000128
+            10159500           10144 1c000f9c 10000737 lui              x14, 0x10000000     x14=10000000
+            10175500           10160 1c000fa0 13870713 addi             x14, x14, 312       x14=10000138 x14:10000000
+            10176500           10161 1c000fa4 00072783 lw               x15, 0(x14)         x15=100fc720 x14:10000138  PA:10000138
+            10178500           10163 1c000fa6 00078863 beq              x15, x0, 16         x15:100fc720
+            10179500           10164 1c000fa8 0087a803 lw               x16, 8(x15)         x16=100000b8 x15:100fc720  PA:100fc728
+            10180500           10165 1c000fac 00c7a223 sw               x12, 4(x15)         x12:00000000 x15:100fc720  PA:100fc724
+            10181500           10166 1c000fae 00a7a623 sw               x10, 12(x15)        x10:1000013c x15:100fc720  PA:100fc72c
+            10197500           10182 1c000fb0 01072023 sw               x16, 0(x14)         x16:100000b8 x14:10000138  PA:10000138
+            10198500           10183 1c000fb4 00b7a023 sw               x11, 0(x15)         x11:1c0009ba x15:100fc720  PA:100fc720
+            10199500           10184 1c000fb6 30069073 csrrw            x0, x13, 0x300      x13:00001808
+            10203500           10188 1c000fba 00f00533 add              x10, x0, x15        x10=100fc720 x15:100fc720
+            10204500           10189 1c000fbc 00008067 jalr             x0, x1, 0            x1:1c000a6a
+            10222500           10207 1c000a6a 00a004b3 add              x9, x0, x10          x9=100fc720 x10:100fc720
+            10223500           10208 1c000a6c 00000413 addi             x8, x0, 0            x8=00000000
+            10224500           10209 1c000a6e 008005b3 add              x11, x0, x8         x11=00000000  x8:00000000
+            10240500           10225 1c000a70 009006b3 add              x13, x0, x9         x13=100fc720  x9:100fc720
+            10241500           10226 1c000a72 00140413 addi             x8, x8, 1            x8=00000001  x8:00000000
+            10242500           10227 1c000a74 00000613 addi             x12, x0, 0          x12=00000000
+            10243500           10228 1c000a76 00100513 addi             x10, x0, 1          x10=00000001
+            10244500           10229 1c000a78 12b000ef jal              x1, 2346             x1=1c000a7c
+            10246500           10231 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            10247500           10232 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000001  x2:10000940  PA:10000968
+            10248500           10233 1c0013a6 00b00433 add              x8, x0, x11          x8=00000000 x11:00000000
+            10249500           10234 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000a7c  x2:10000940  PA:1000096c
+            10250500           10235 1c0013aa 02912223 sw               x9, 36(x2)           x9:100fc720  x2:10000940  PA:10000964
+            10251500           10236 1c0013ac 03212023 sw               x18, 32(x2)         x18:00000000  x2:10000940  PA:10000960
+            10252500           10237 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            10268500           10253 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            10269500           10254 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            10270500           10255 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            10274500           10259 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            10275500           10260 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000000 x11:00000000 x20:00000018
+            10292500           10277 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            10293500           10278 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            10307500           10292 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            10308500           10293 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff50 x15:1c2fff50 x20:00000000
+            10309500           10294 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000001 x15:1c2fff50  PA:1c2fff50
+            10323500           10308 1c0013cc 02050363 beq              x10, x0, 38         x10:00000001
+            10324500           10309 1c0013ce 00170713 addi             x14, x14, 1         x14=00000002 x14:00000001
+            10325500           10310 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000002 x15:1c2fff50  PA:1c2fff50
+            10343500           10328 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000002 x15:1c2fff50  PA:1c2fff50
+            10358500           10343 1c0013d4 02049163 bne              x9, x0, 34           x9:00000002
+            10361500           10346 1c0013f6 fe14b3e3 p.bneimm         x9, -26              x9:00000002
+            10364500           10349 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            10368500           10353 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000a7c  x2:10000940  PA:1000096c
+            10369500           10354 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000001  x2:10000940  PA:10000968
+            10370500           10355 1c0013e4 02412483 lw               x9, 36(x2)           x9=100fc720  x2:10000940  PA:10000964
+            10371500           10356 1c0013e6 02012903 lw               x18, 32(x2)         x18=00000000  x2:10000940  PA:10000960
+            10372500           10357 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            10373500           10358 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            10374500           10359 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            10375500           10360 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            10376500           10361 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000a7c
+            10378500           10363 1c000a7c fe4439e3 p.bneimm         x8, -14              x8:00000001
+            10396500           10381 1c000a6e 008005b3 add              x11, x0, x8         x11=00000001  x8:00000001
+            10397500           10382 1c000a70 009006b3 add              x13, x0, x9         x13=100fc720  x9:100fc720
+            10398500           10383 1c000a72 00140413 addi             x8, x8, 1            x8=00000002  x8:00000001
+            10399500           10384 1c000a74 00000613 addi             x12, x0, 0          x12=00000000
+            10400500           10385 1c000a76 00100513 addi             x10, x0, 1          x10=00000001
+            10401500           10386 1c000a78 12b000ef jal              x1, 2346             x1=1c000a7c
+            10403500           10388 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            10404500           10389 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000002  x2:10000940  PA:10000968
+            10405500           10390 1c0013a6 00b00433 add              x8, x0, x11          x8=00000001 x11:00000001
+            10406500           10391 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000a7c  x2:10000940  PA:1000096c
+            10407500           10392 1c0013aa 02912223 sw               x9, 36(x2)           x9:100fc720  x2:10000940  PA:10000964
+            10408500           10393 1c0013ac 03212023 sw               x18, 32(x2)         x18:00000000  x2:10000940  PA:10000960
+            10409500           10394 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            10410500           10395 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            10411500           10396 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            10412500           10397 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            10416500           10401 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            10417500           10402 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000018 x11:00000001 x20:00000018
+            10418500           10403 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            10419500           10404 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            10433500           10418 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            10434500           10419 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff68 x15:1c2fff50 x20:00000018
+            10435500           10420 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1c2fff68  PA:1c2fff68
+            10449500           10434 1c0013cc 02050363 beq              x10, x0, 38         x10:00000001
+            10450500           10435 1c0013ce 00170713 addi             x14, x14, 1         x14=00000001 x14:00000000
+            10451500           10436 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1c2fff68  PA:1c2fff68
+            10469500           10454 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000001 x15:1c2fff68  PA:1c2fff68
+            10484500           10469 1c0013d4 02049163 bne              x9, x0, 34           x9:00000001
+            10487500           10472 1c0013f6 fe14b3e3 p.bneimm         x9, -26              x9:00000001
+            10488500           10473 1c0013fa 00800993 addi             x19, x0, 8          x19=00000008
+            10489500           10474 1c0013fe 04040f63 beq              x8, x0, 94           x8:00000001
+            10490500           10475 1c001400 00800533 add              x10, x0, x8         x10=00000001  x8:00000001
+            10491500           10476 1c001402 00d12623 sw               x13, 12(x2)         x13:100fc720  x2:10000940  PA:1000094c
+            10492500           10477 1c001404 ed3ff0ef jal              x1, -302             x1=1c001406
+            10494500           10479 1c0012d6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            10495500           10480 1c0012d8 00812423 sw               x8, 8(x2)            x8:00000001  x2:10000930  PA:10000938
+            10496500           10481 1c0012da 00912223 sw               x9, 4(x2)            x9:00000001  x2:10000930  PA:10000934
+            10497500           10482 1c0012dc 04050413 addi             x8, x10, 64          x8=00000041 x10:00000001
+            10498500           10483 1c0012e0 00a004b3 add              x9, x0, x10          x9=00000001 x10:00000001
+            10499500           10484 1c0012e2 1b000537 lui              x10, 0x1b000000     x10=1b000000
+            10500500           10485 1c0012e6 00850513 addi             x10, x10, 8         x10=1b000008 x10:1b000000
+            10501500           10486 1c0012ea 01641413 slli             x8, x8, 0x16         x8=10400000  x8:00000041
+            10502500           10487 1c0012ec e6c53533 p.bclr           x10, x10, 19, 12    x10=00000008 x10:1b000008
+            10503500           10488 1c0012f0 00850533 add              x10, x10, x8        x10=10400008 x10:00000008  x8:10400000
+            10504500           10489 1c0012f2 04000613 addi             x12, x0, 64         x12=00000040
+            10505500           10490 1c0012f6 00000593 addi             x11, x0, 0          x11=00000000
+            10506500           10491 1c0012f8 00112623 sw               x1, 12(x2)           x1:1c001406  x2:10000930  PA:1000093c
+            10507500           10492 1c0012fa 506000ef jal              x1, 1286             x1=1c0012fc
+            10509500           10494 1c001800 00a60633 add              x12, x12, x10       x12=10400048 x12:00000040 x10:10400008
+            10510500           10495 1c001802 00a007b3 add              x15, x0, x10        x15=10400008 x10:10400008
+            10511500           10496 1c001804 00c79363 bne              x15, x12, 6         x15:10400008 x12:10400048
+            10514500           10499 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400009 x11:00000000 x15:10400008  PA:10400008
+            10534500           10519 1c00180e ff7ff06f jal              x0, -10            
+            10535500           10520 1c001804 00c79363 bne              x15, x12, 6         x15:10400009 x12:10400048
+            10538500           10523 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000a x11:00000000 x15:10400009  PA:10400009
+            10558500           10543 1c00180e ff7ff06f jal              x0, -10            
+            10559500           10544 1c001804 00c79363 bne              x15, x12, 6         x15:1040000a x12:10400048
+            10562500           10547 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000b x11:00000000 x15:1040000a  PA:1040000a
+            10582500           10567 1c00180e ff7ff06f jal              x0, -10            
+            10583500           10568 1c001804 00c79363 bne              x15, x12, 6         x15:1040000b x12:10400048
+            10586500           10571 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000c x11:00000000 x15:1040000b  PA:1040000b
+            10606500           10591 1c00180e ff7ff06f jal              x0, -10            
+            10607500           10592 1c001804 00c79363 bne              x15, x12, 6         x15:1040000c x12:10400048
+            10610500           10595 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000d x11:00000000 x15:1040000c  PA:1040000c
+            10630500           10615 1c00180e ff7ff06f jal              x0, -10            
+            10631500           10616 1c001804 00c79363 bne              x15, x12, 6         x15:1040000d x12:10400048
+            10634500           10619 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000e x11:00000000 x15:1040000d  PA:1040000d
+            10654500           10639 1c00180e ff7ff06f jal              x0, -10            
+            10655500           10640 1c001804 00c79363 bne              x15, x12, 6         x15:1040000e x12:10400048
+            10658500           10643 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040000f x11:00000000 x15:1040000e  PA:1040000e
+            10678500           10663 1c00180e ff7ff06f jal              x0, -10            
+            10679500           10664 1c001804 00c79363 bne              x15, x12, 6         x15:1040000f x12:10400048
+            10682500           10667 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400010 x11:00000000 x15:1040000f  PA:1040000f
+            10702500           10687 1c00180e ff7ff06f jal              x0, -10            
+            10703500           10688 1c001804 00c79363 bne              x15, x12, 6         x15:10400010 x12:10400048
+            10706500           10691 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400011 x11:00000000 x15:10400010  PA:10400010
+            10726500           10711 1c00180e ff7ff06f jal              x0, -10            
+            10727500           10712 1c001804 00c79363 bne              x15, x12, 6         x15:10400011 x12:10400048
+            10730500           10715 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400012 x11:00000000 x15:10400011  PA:10400011
+            10750500           10735 1c00180e ff7ff06f jal              x0, -10            
+            10751500           10736 1c001804 00c79363 bne              x15, x12, 6         x15:10400012 x12:10400048
+            10754500           10739 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400013 x11:00000000 x15:10400012  PA:10400012
+            10774500           10759 1c00180e ff7ff06f jal              x0, -10            
+            10775500           10760 1c001804 00c79363 bne              x15, x12, 6         x15:10400013 x12:10400048
+            10778500           10763 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400014 x11:00000000 x15:10400013  PA:10400013
+            10798500           10783 1c00180e ff7ff06f jal              x0, -10            
+            10799500           10784 1c001804 00c79363 bne              x15, x12, 6         x15:10400014 x12:10400048
+            10802500           10787 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400015 x11:00000000 x15:10400014  PA:10400014
+            10822500           10807 1c00180e ff7ff06f jal              x0, -10            
+            10823500           10808 1c001804 00c79363 bne              x15, x12, 6         x15:10400015 x12:10400048
+            10826500           10811 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400016 x11:00000000 x15:10400015  PA:10400015
+            10846500           10831 1c00180e ff7ff06f jal              x0, -10            
+            10847500           10832 1c001804 00c79363 bne              x15, x12, 6         x15:10400016 x12:10400048
+            10850500           10835 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400017 x11:00000000 x15:10400016  PA:10400016
+            10870500           10855 1c00180e ff7ff06f jal              x0, -10            
+            10871500           10856 1c001804 00c79363 bne              x15, x12, 6         x15:10400017 x12:10400048
+            10874500           10859 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400018 x11:00000000 x15:10400017  PA:10400017
+            10894500           10879 1c00180e ff7ff06f jal              x0, -10            
+            10895500           10880 1c001804 00c79363 bne              x15, x12, 6         x15:10400018 x12:10400048
+            10898500           10883 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400019 x11:00000000 x15:10400018  PA:10400018
+            10918500           10903 1c00180e ff7ff06f jal              x0, -10            
+            10919500           10904 1c001804 00c79363 bne              x15, x12, 6         x15:10400019 x12:10400048
+            10922500           10907 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001a x11:00000000 x15:10400019  PA:10400019
+            10942500           10927 1c00180e ff7ff06f jal              x0, -10            
+            10943500           10928 1c001804 00c79363 bne              x15, x12, 6         x15:1040001a x12:10400048
+            10946500           10931 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001b x11:00000000 x15:1040001a  PA:1040001a
+            10966500           10951 1c00180e ff7ff06f jal              x0, -10            
+            10967500           10952 1c001804 00c79363 bne              x15, x12, 6         x15:1040001b x12:10400048
+            10970500           10955 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001c x11:00000000 x15:1040001b  PA:1040001b
+            10990500           10975 1c00180e ff7ff06f jal              x0, -10            
+            10991500           10976 1c001804 00c79363 bne              x15, x12, 6         x15:1040001c x12:10400048
+            10994500           10979 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001d x11:00000000 x15:1040001c  PA:1040001c
+            11014500           10999 1c00180e ff7ff06f jal              x0, -10            
+            11015500           11000 1c001804 00c79363 bne              x15, x12, 6         x15:1040001d x12:10400048
+            11018500           11003 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001e x11:00000000 x15:1040001d  PA:1040001d
+            11038500           11023 1c00180e ff7ff06f jal              x0, -10            
+            11039500           11024 1c001804 00c79363 bne              x15, x12, 6         x15:1040001e x12:10400048
+            11042500           11027 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040001f x11:00000000 x15:1040001e  PA:1040001e
+            11062500           11047 1c00180e ff7ff06f jal              x0, -10            
+            11063500           11048 1c001804 00c79363 bne              x15, x12, 6         x15:1040001f x12:10400048
+            11066500           11051 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400020 x11:00000000 x15:1040001f  PA:1040001f
+            11086500           11071 1c00180e ff7ff06f jal              x0, -10            
+            11087500           11072 1c001804 00c79363 bne              x15, x12, 6         x15:10400020 x12:10400048
+            11090500           11075 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400021 x11:00000000 x15:10400020  PA:10400020
+            11110500           11095 1c00180e ff7ff06f jal              x0, -10            
+            11111500           11096 1c001804 00c79363 bne              x15, x12, 6         x15:10400021 x12:10400048
+            11114500           11099 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400022 x11:00000000 x15:10400021  PA:10400021
+            11134500           11119 1c00180e ff7ff06f jal              x0, -10            
+            11135500           11120 1c001804 00c79363 bne              x15, x12, 6         x15:10400022 x12:10400048
+            11138500           11123 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400023 x11:00000000 x15:10400022  PA:10400022
+            11158500           11143 1c00180e ff7ff06f jal              x0, -10            
+            11159500           11144 1c001804 00c79363 bne              x15, x12, 6         x15:10400023 x12:10400048
+            11162500           11147 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400024 x11:00000000 x15:10400023  PA:10400023
+            11182500           11167 1c00180e ff7ff06f jal              x0, -10            
+            11183500           11168 1c001804 00c79363 bne              x15, x12, 6         x15:10400024 x12:10400048
+            11186500           11171 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400025 x11:00000000 x15:10400024  PA:10400024
+            11206500           11191 1c00180e ff7ff06f jal              x0, -10            
+            11207500           11192 1c001804 00c79363 bne              x15, x12, 6         x15:10400025 x12:10400048
+            11210500           11195 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400026 x11:00000000 x15:10400025  PA:10400025
+            11230500           11215 1c00180e ff7ff06f jal              x0, -10            
+            11231500           11216 1c001804 00c79363 bne              x15, x12, 6         x15:10400026 x12:10400048
+            11234500           11219 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400027 x11:00000000 x15:10400026  PA:10400026
+            11254500           11239 1c00180e ff7ff06f jal              x0, -10            
+            11255500           11240 1c001804 00c79363 bne              x15, x12, 6         x15:10400027 x12:10400048
+            11258500           11243 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400028 x11:00000000 x15:10400027  PA:10400027
+            11278500           11263 1c00180e ff7ff06f jal              x0, -10            
+            11279500           11264 1c001804 00c79363 bne              x15, x12, 6         x15:10400028 x12:10400048
+            11282500           11267 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400029 x11:00000000 x15:10400028  PA:10400028
+            11302500           11287 1c00180e ff7ff06f jal              x0, -10            
+            11303500           11288 1c001804 00c79363 bne              x15, x12, 6         x15:10400029 x12:10400048
+            11306500           11291 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002a x11:00000000 x15:10400029  PA:10400029
+            11326500           11311 1c00180e ff7ff06f jal              x0, -10            
+            11327500           11312 1c001804 00c79363 bne              x15, x12, 6         x15:1040002a x12:10400048
+            11330500           11315 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002b x11:00000000 x15:1040002a  PA:1040002a
+            11350500           11335 1c00180e ff7ff06f jal              x0, -10            
+            11351500           11336 1c001804 00c79363 bne              x15, x12, 6         x15:1040002b x12:10400048
+            11354500           11339 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002c x11:00000000 x15:1040002b  PA:1040002b
+            11374500           11359 1c00180e ff7ff06f jal              x0, -10            
+            11375500           11360 1c001804 00c79363 bne              x15, x12, 6         x15:1040002c x12:10400048
+            11378500           11363 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002d x11:00000000 x15:1040002c  PA:1040002c
+            11398500           11383 1c00180e ff7ff06f jal              x0, -10            
+            11399500           11384 1c001804 00c79363 bne              x15, x12, 6         x15:1040002d x12:10400048
+            11402500           11387 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002e x11:00000000 x15:1040002d  PA:1040002d
+            11422500           11407 1c00180e ff7ff06f jal              x0, -10            
+            11423500           11408 1c001804 00c79363 bne              x15, x12, 6         x15:1040002e x12:10400048
+            11426500           11411 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040002f x11:00000000 x15:1040002e  PA:1040002e
+            11446500           11431 1c00180e ff7ff06f jal              x0, -10            
+            11447500           11432 1c001804 00c79363 bne              x15, x12, 6         x15:1040002f x12:10400048
+            11450500           11435 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400030 x11:00000000 x15:1040002f  PA:1040002f
+            11470500           11455 1c00180e ff7ff06f jal              x0, -10            
+            11471500           11456 1c001804 00c79363 bne              x15, x12, 6         x15:10400030 x12:10400048
+            11474500           11459 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400031 x11:00000000 x15:10400030  PA:10400030
+            11494500           11479 1c00180e ff7ff06f jal              x0, -10            
+            11495500           11480 1c001804 00c79363 bne              x15, x12, 6         x15:10400031 x12:10400048
+            11498500           11483 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400032 x11:00000000 x15:10400031  PA:10400031
+            11518500           11503 1c00180e ff7ff06f jal              x0, -10            
+            11519500           11504 1c001804 00c79363 bne              x15, x12, 6         x15:10400032 x12:10400048
+            11522500           11507 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400033 x11:00000000 x15:10400032  PA:10400032
+            11542500           11527 1c00180e ff7ff06f jal              x0, -10            
+            11543500           11528 1c001804 00c79363 bne              x15, x12, 6         x15:10400033 x12:10400048
+            11546500           11531 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400034 x11:00000000 x15:10400033  PA:10400033
+            11566500           11551 1c00180e ff7ff06f jal              x0, -10            
+            11567500           11552 1c001804 00c79363 bne              x15, x12, 6         x15:10400034 x12:10400048
+            11570500           11555 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400035 x11:00000000 x15:10400034  PA:10400034
+            11590500           11575 1c00180e ff7ff06f jal              x0, -10            
+            11591500           11576 1c001804 00c79363 bne              x15, x12, 6         x15:10400035 x12:10400048
+            11594500           11579 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400036 x11:00000000 x15:10400035  PA:10400035
+            11614500           11599 1c00180e ff7ff06f jal              x0, -10            
+            11615500           11600 1c001804 00c79363 bne              x15, x12, 6         x15:10400036 x12:10400048
+            11618500           11603 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400037 x11:00000000 x15:10400036  PA:10400036
+            11638500           11623 1c00180e ff7ff06f jal              x0, -10            
+            11639500           11624 1c001804 00c79363 bne              x15, x12, 6         x15:10400037 x12:10400048
+            11642500           11627 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400038 x11:00000000 x15:10400037  PA:10400037
+            11662500           11647 1c00180e ff7ff06f jal              x0, -10            
+            11663500           11648 1c001804 00c79363 bne              x15, x12, 6         x15:10400038 x12:10400048
+            11666500           11651 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400039 x11:00000000 x15:10400038  PA:10400038
+            11686500           11671 1c00180e ff7ff06f jal              x0, -10            
+            11687500           11672 1c001804 00c79363 bne              x15, x12, 6         x15:10400039 x12:10400048
+            11690500           11675 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003a x11:00000000 x15:10400039  PA:10400039
+            11710500           11695 1c00180e ff7ff06f jal              x0, -10            
+            11711500           11696 1c001804 00c79363 bne              x15, x12, 6         x15:1040003a x12:10400048
+            11714500           11699 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003b x11:00000000 x15:1040003a  PA:1040003a
+            11734500           11719 1c00180e ff7ff06f jal              x0, -10            
+            11735500           11720 1c001804 00c79363 bne              x15, x12, 6         x15:1040003b x12:10400048
+            11738500           11723 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003c x11:00000000 x15:1040003b  PA:1040003b
+            11758500           11743 1c00180e ff7ff06f jal              x0, -10            
+            11759500           11744 1c001804 00c79363 bne              x15, x12, 6         x15:1040003c x12:10400048
+            11762500           11747 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003d x11:00000000 x15:1040003c  PA:1040003c
+            11782500           11767 1c00180e ff7ff06f jal              x0, -10            
+            11783500           11768 1c001804 00c79363 bne              x15, x12, 6         x15:1040003d x12:10400048
+            11786500           11771 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003e x11:00000000 x15:1040003d  PA:1040003d
+            11806500           11791 1c00180e ff7ff06f jal              x0, -10            
+            11807500           11792 1c001804 00c79363 bne              x15, x12, 6         x15:1040003e x12:10400048
+            11810500           11795 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1040003f x11:00000000 x15:1040003e  PA:1040003e
+            11830500           11815 1c00180e ff7ff06f jal              x0, -10            
+            11831500           11816 1c001804 00c79363 bne              x15, x12, 6         x15:1040003f x12:10400048
+            11834500           11819 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400040 x11:00000000 x15:1040003f  PA:1040003f
+            11854500           11839 1c00180e ff7ff06f jal              x0, -10            
+            11855500           11840 1c001804 00c79363 bne              x15, x12, 6         x15:10400040 x12:10400048
+            11858500           11843 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400041 x11:00000000 x15:10400040  PA:10400040
+            11878500           11863 1c00180e ff7ff06f jal              x0, -10            
+            11879500           11864 1c001804 00c79363 bne              x15, x12, 6         x15:10400041 x12:10400048
+            11882500           11867 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400042 x11:00000000 x15:10400041  PA:10400041
+            11902500           11887 1c00180e ff7ff06f jal              x0, -10            
+            11903500           11888 1c001804 00c79363 bne              x15, x12, 6         x15:10400042 x12:10400048
+            11906500           11891 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400043 x11:00000000 x15:10400042  PA:10400042
+            11926500           11911 1c00180e ff7ff06f jal              x0, -10            
+            11927500           11912 1c001804 00c79363 bne              x15, x12, 6         x15:10400043 x12:10400048
+            11930500           11915 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400044 x11:00000000 x15:10400043  PA:10400043
+            11950500           11935 1c00180e ff7ff06f jal              x0, -10            
+            11951500           11936 1c001804 00c79363 bne              x15, x12, 6         x15:10400044 x12:10400048
+            11954500           11939 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400045 x11:00000000 x15:10400044  PA:10400044
+            11974500           11959 1c00180e ff7ff06f jal              x0, -10            
+            11975500           11960 1c001804 00c79363 bne              x15, x12, 6         x15:10400045 x12:10400048
+            11978500           11963 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400046 x11:00000000 x15:10400045  PA:10400045
+            11998500           11983 1c00180e ff7ff06f jal              x0, -10            
+            11999500           11984 1c001804 00c79363 bne              x15, x12, 6         x15:10400046 x12:10400048
+            12002500           11987 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400047 x11:00000000 x15:10400046  PA:10400046
+            12022500           12007 1c00180e ff7ff06f jal              x0, -10            
+            12023500           12008 1c001804 00c79363 bne              x15, x12, 6         x15:10400047 x12:10400048
+            12026500           12011 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10400048 x11:00000000 x15:10400047  PA:10400047
+            12046500           12031 1c00180e ff7ff06f jal              x0, -10            
+            12047500           12032 1c001804 00c79363 bne              x15, x12, 6         x15:10400048 x12:10400048
+            12048500           12033 1c001808 00008067 jalr             x0, x1, 0            x1:1c0012fc
+            12050500           12035 1c0012fc 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            12051500           12036 1c001300 6a87a783 lw               x15, 1704(x15)      x15=1c2fff50 x15:1c002000  PA:1c0026a8
+            12065500           12050 1c001304 01800713 addi             x14, x0, 24         x14=00000018
+            12066500           12051 1c001306 00c12083 lw               x1, 12(x2)           x1=1c001406  x2:10000930  PA:1000093c
+            12067500           12052 1c001308 42e487b3 p.mac            x15, x9, x14        x15=1c2fff68 x15:1c2fff50  x9:00000001 x14:00000018
+            12068500           12053 1c00130c 00201737 lui              x14, 0x201000       x14=00201000
+            12069500           12054 1c001310 e0470713 addi             x14, x14, -508      x14=00200e04 x14:00201000
+            12070500           12055 1c001314 00e40433 add              x8, x8, x14          x8=10600e04  x8:10400000 x14:00200e04
+            12071500           12056 1c001316 00412483 lw               x9, 4(x2)            x9=00000001  x2:10000930  PA:10000934
+            12072500           12057 1c001318 0087aa23 sw               x8, 20(x15)          x8:10600e04 x15:1c2fff68  PA:1c2fff7c
+            12090500           12075 1c00131a 00812403 lw               x8, 8(x2)            x8=00000001  x2:10000930  PA:10000938
+            12091500           12076 1c00131c 0007a623 sw               x0, 12(x15)         x15:1c2fff68  PA:1c2fff74
+            12109500           12094 1c001320 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            12110500           12095 1c001322 00008067 jalr             x0, x1, 0            x1:1c001406
+            12112500           12097 1c001406 00800533 add              x10, x0, x8         x10=00000001  x8:00000001
+            12113500           12098 1c001408 e0dff0ef jal              x1, -500             x1=1c00140a
+            12131500           12116 1c001214 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            12132500           12117 1c001218 69c7a703 lw               x14, 1692(x15)      x14=10000990 x15:1c002000  PA:1c00269c
+            12147500           12132 1c00121c 100017b7 lui              x15, 0x10001000     x15=10001000
+            12151500           12136 1c001220 01651593 slli             x11, x10, 0x16      x11=00400000 x10:00000001
+            12152500           12137 1c001224 000ff637 lui              x12, 0xff000        x12=000ff000
+            12153500           12138 1c001228 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+            12154500           12139 1c00122a 99078793 addi             x15, x15, -1648     x15=10000990 x15:10001000
+            12155500           12140 1c00122e 67060613 addi             x12, x12, 1648      x12=000ff670 x12:000ff000
+            12156500           12141 1c001232 00f585b3 add              x11, x11, x15       x11=10400990 x11:00400000 x15:10000990
+            12157500           12142 1c001234 00e50533 add              x10, x10, x14       x10=10000994 x10:00000004 x14:10000990
+            12158500           12143 1c001236 efdff06f jal              x0, -260           
+            12160500           12145 1c001132 00758793 addi             x15, x11, 7         x15=10400997 x11:10400990
+            12161500           12146 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=10400990 x15:10400997
+            12162500           12147 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000000 x15:10400990 x11:10400990
+            12163500           12148 1c00113e 00f52023 sw               x15, 0(x10)         x15:10400990 x10:10000994  PA:10000994
+            12164500           12149 1c001140 40b60633 sub              x12, x12, x11       x12=000ff670 x12:000ff670 x11:00000000
+            12165500           12150 1c001142 00c05763 bge              x0, x12, 14         x12:000ff670
+            12166500           12151 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=000ff670 x12:000ff670
+            12167500           12152 1c00114a 00c7a023 sw               x12, 0(x15)         x12:000ff670 x15:10400990  PA:10400990
+            12187500           12172 1c00114c 0007a223 sw               x0, 4(x15)          x15:10400990  PA:10400994
+            12207500           12192 1c001150 00008067 jalr             x0, x1, 0            x1:1c00140a
+            12208500           12193 1c00140a 6a8aa783 lw               x15, 1704(x21)      x15=1c2fff50 x21:1c002000  PA:1c0026a8
+            12227500           12212 1c00140e 04040413 addi             x8, x8, 64           x8=00000041  x8:00000001
+            12228500           12213 1c001412 01641413 slli             x8, x8, 0x16         x8=10400000  x8:00000041
+            12229500           12214 1c001414 00fa0a33 add              x20, x20, x15       x20=1c2fff68 x20:00000018 x15:1c2fff50
+            12230500           12215 1c001416 002017b7 lui              x15, 0x201000       x15=00201000
+            12231500           12216 1c00141a 40078793 addi             x15, x15, 1024      x15=00201400 x15:00201000
+            12232500           12217 1c00141e fff00713 addi             x14, x0, -1         x14=ffffffff
+            12249500           12234 1c001420 000a2223 sw               x0, 4(x20)          x20:1c2fff68  PA:1c2fff6c
+            12267500           12252 1c001424 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10400000  PA:10601400
+            12293500           12278 1c001428 00c12683 lw               x13, 12(x2)         x13=100fc720  x2:10000940  PA:1000094c
+            12294500           12279 1c00142a 002007b7 lui              x15, 0x200000       x15=00200000
+            12311500           12296 1c00142e 1c000737 lui              x14, 0x1c000000     x14=1c000000
+            12312500           12297 1c001432 04078793 addi             x15, x15, 64        x15=00200040 x15:00200000
+            12313500           12298 1c001436 08070713 addi             x14, x14, 128       x14=1c000080 x14:1c000000
+            12314500           12299 1c00143a 008787b3 add              x15, x15, x8        x15=10600040 x15:00200040  x8:10400000
+            12315500           12300 1c00143c 00000613 addi             x12, x0, 0          x12=00000000
+            12332500           12317 1c00143e ce073733 p.bclr           x14, x14, 7, 0      x14=1c000000 x14:1c000080
+            12333500           12318 1c001442 01364963 blt              x12, x19, 18        x12:00000000 x19:00000008
+            12336500           12321 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600044 x14:1c000000 x15:10600040  PA:10600040
+            12359500           12344 1c001458 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            12360500           12345 1c00145a fe9ff06f jal              x0, -24            
+            12362500           12347 1c001442 01364963 blt              x12, x19, 18        x12:00000001 x19:00000008
+            12365500           12350 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600048 x14:1c000000 x15:10600044  PA:10600044
+            12388500           12373 1c001458 00160613 addi             x12, x12, 1         x12=00000002 x12:00000001
+            12389500           12374 1c00145a fe9ff06f jal              x0, -24            
+            12391500           12376 1c001442 01364963 blt              x12, x19, 18        x12:00000002 x19:00000008
+            12394500           12379 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=1060004c x14:1c000000 x15:10600048  PA:10600048
+            12417500           12402 1c001458 00160613 addi             x12, x12, 1         x12=00000003 x12:00000002
+            12418500           12403 1c00145a fe9ff06f jal              x0, -24            
+            12420500           12405 1c001442 01364963 blt              x12, x19, 18        x12:00000003 x19:00000008
+            12423500           12408 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600050 x14:1c000000 x15:1060004c  PA:1060004c
+            12446500           12431 1c001458 00160613 addi             x12, x12, 1         x12=00000004 x12:00000003
+            12447500           12432 1c00145a fe9ff06f jal              x0, -24            
+            12449500           12434 1c001442 01364963 blt              x12, x19, 18        x12:00000004 x19:00000008
+            12452500           12437 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600054 x14:1c000000 x15:10600050  PA:10600050
+            12475500           12460 1c001458 00160613 addi             x12, x12, 1         x12=00000005 x12:00000004
+            12476500           12461 1c00145a fe9ff06f jal              x0, -24            
+            12478500           12463 1c001442 01364963 blt              x12, x19, 18        x12:00000005 x19:00000008
+            12481500           12466 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600058 x14:1c000000 x15:10600054  PA:10600054
+            12504500           12489 1c001458 00160613 addi             x12, x12, 1         x12=00000006 x12:00000005
+            12505500           12490 1c00145a fe9ff06f jal              x0, -24            
+            12507500           12492 1c001442 01364963 blt              x12, x19, 18        x12:00000006 x19:00000008
+            12510500           12495 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=1060005c x14:1c000000 x15:10600058  PA:10600058
+            12533500           12518 1c001458 00160613 addi             x12, x12, 1         x12=00000007 x12:00000006
+            12534500           12519 1c00145a fe9ff06f jal              x0, -24            
+            12536500           12521 1c001442 01364963 blt              x12, x19, 18        x12:00000007 x19:00000008
+            12539500           12524 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10600060 x14:1c000000 x15:1060005c  PA:1060005c
+            12562500           12547 1c001458 00160613 addi             x12, x12, 1         x12=00000008 x12:00000007
+            12563500           12548 1c00145a fe9ff06f jal              x0, -24            
+            12565500           12550 1c001442 01364963 blt              x12, x19, 18        x12:00000008 x19:00000008
+            12566500           12551 1c001446 002007b7 lui              x15, 0x200000       x15=00200000
+            12567500           12552 1c00144a 00878793 addi             x15, x15, 8         x15=00200008 x15:00200000
+            12568500           12553 1c00144c fff00713 addi             x14, x0, -1         x14=ffffffff
+            12569500           12554 1c00144e 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10400000  PA:10600008
+            12592500           12577 1c001452 f85ff06f jal              x0, -124           
+            12593500           12578 1c0013d6 00068363 beq              x13, x0, 6          x13:100fc720
+            12594500           12579 1c0013d8 00d00533 add              x10, x0, x13        x10=100fc720 x13:100fc720
+            12595500           12580 1c0013da c1dff0ef jal              x1, -996             x1=1c0013dc
+            12613500           12598 1c000ff6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            12614500           12599 1c000ff8 00112623 sw               x1, 12(x2)           x1:1c0013dc  x2:10000930  PA:1000093c
+            12615500           12600 1c000ffa 00812423 sw               x8, 8(x2)            x8:10400000  x2:10000930  PA:10000938
+            12616500           12601 1c000ffc 30047473 csrrci           x8, 0x00000008, 0x300  x8=00001800
+            12633500           12618 1c001000 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            12634500           12619 1c001002 00052423 sw               x0, 8(x10)          x10:100fc720  PA:100fc728
+            12635500           12620 1c001006 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1000013c  PA:1000013c
+            12637500           12622 1c001008 00071e63 bne              x14, x0, 28         x14:00000000
+            12638500           12623 1c00100a 00a7a023 sw               x10, 0(x15)         x10:100fc720 x15:1000013c  PA:1000013c
+            12639500           12624 1c00100c 00a7a223 sw               x10, 4(x15)         x10:100fc720 x15:1000013c  PA:10000140
+            12640500           12625 1c00100e 00c7a503 lw               x10, 12(x15)        x10=00000000 x15:1000013c  PA:10000148
+            12656500           12641 1c001010 00050463 beq              x10, x0, 8          x10:00000000
+            12659500           12644 1c001018 30041073 csrrw            x0, x8, 0x300        x8:00001800
+            12663500           12648 1c00101c 00c12083 lw               x1, 12(x2)           x1=1c0013dc  x2:10000930  PA:1000093c
+            12664500           12649 1c00101e 00812403 lw               x8, 8(x2)            x8=10400000  x2:10000930  PA:10000938
+            12677500           12662 1c001020 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            12678500           12663 1c001022 00008067 jalr             x0, x1, 0            x1:1c0013dc
+            12680500           12665 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            12684500           12669 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000a7c  x2:10000940  PA:1000096c
+            12685500           12670 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000002  x2:10000940  PA:10000968
+            12686500           12671 1c0013e4 02412483 lw               x9, 36(x2)           x9=100fc720  x2:10000940  PA:10000964
+            12687500           12672 1c0013e6 02012903 lw               x18, 32(x2)         x18=00000000  x2:10000940  PA:10000960
+            12688500           12673 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            12689500           12674 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            12690500           12675 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            12691500           12676 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            12692500           12677 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000a7c
+            12694500           12679 1c000a7c fe4439e3 p.bneimm         x8, -14              x8:00000002
+            12697500           12682 1c000a6e 008005b3 add              x11, x0, x8         x11=00000002  x8:00000002
+            12698500           12683 1c000a70 009006b3 add              x13, x0, x9         x13=100fc720  x9:100fc720
+            12699500           12684 1c000a72 00140413 addi             x8, x8, 1            x8=00000003  x8:00000002
+            12700500           12685 1c000a74 00000613 addi             x12, x0, 0          x12=00000000
+            12701500           12686 1c000a76 00100513 addi             x10, x0, 1          x10=00000001
+            12702500           12687 1c000a78 12b000ef jal              x1, 2346             x1=1c000a7c
+            12704500           12689 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            12705500           12690 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000003  x2:10000940  PA:10000968
+            12706500           12691 1c0013a6 00b00433 add              x8, x0, x11          x8=00000002 x11:00000002
+            12707500           12692 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000a7c  x2:10000940  PA:1000096c
+            12708500           12693 1c0013aa 02912223 sw               x9, 36(x2)           x9:100fc720  x2:10000940  PA:10000964
+            12709500           12694 1c0013ac 03212023 sw               x18, 32(x2)         x18:00000000  x2:10000940  PA:10000960
+            12710500           12695 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            12711500           12696 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            12712500           12697 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            12713500           12698 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            12717500           12702 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            12718500           12703 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000030 x11:00000002 x20:00000018
+            12719500           12704 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            12720500           12705 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            12735500           12720 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            12736500           12721 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff80 x15:1c2fff50 x20:00000030
+            12737500           12722 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1c2fff80  PA:1c2fff80
+            12752500           12737 1c0013cc 02050363 beq              x10, x0, 38         x10:00000001
+            12753500           12738 1c0013ce 00170713 addi             x14, x14, 1         x14=00000001 x14:00000000
+            12754500           12739 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1c2fff80  PA:1c2fff80
+            12772500           12757 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000001 x15:1c2fff80  PA:1c2fff80
+            12787500           12772 1c0013d4 02049163 bne              x9, x0, 34           x9:00000001
+            12790500           12775 1c0013f6 fe14b3e3 p.bneimm         x9, -26              x9:00000001
+            12791500           12776 1c0013fa 00800993 addi             x19, x0, 8          x19=00000008
+            12792500           12777 1c0013fe 04040f63 beq              x8, x0, 94           x8:00000002
+            12793500           12778 1c001400 00800533 add              x10, x0, x8         x10=00000002  x8:00000002
+            12794500           12779 1c001402 00d12623 sw               x13, 12(x2)         x13:100fc720  x2:10000940  PA:1000094c
+            12795500           12780 1c001404 ed3ff0ef jal              x1, -302             x1=1c001406
+            12797500           12782 1c0012d6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            12798500           12783 1c0012d8 00812423 sw               x8, 8(x2)            x8:00000002  x2:10000930  PA:10000938
+            12799500           12784 1c0012da 00912223 sw               x9, 4(x2)            x9:00000001  x2:10000930  PA:10000934
+            12800500           12785 1c0012dc 04050413 addi             x8, x10, 64          x8=00000042 x10:00000002
+            12801500           12786 1c0012e0 00a004b3 add              x9, x0, x10          x9=00000002 x10:00000002
+            12802500           12787 1c0012e2 1b000537 lui              x10, 0x1b000000     x10=1b000000
+            12803500           12788 1c0012e6 00850513 addi             x10, x10, 8         x10=1b000008 x10:1b000000
+            12804500           12789 1c0012ea 01641413 slli             x8, x8, 0x16         x8=10800000  x8:00000042
+            12805500           12790 1c0012ec e6c53533 p.bclr           x10, x10, 19, 12    x10=00000008 x10:1b000008
+            12806500           12791 1c0012f0 00850533 add              x10, x10, x8        x10=10800008 x10:00000008  x8:10800000
+            12807500           12792 1c0012f2 04000613 addi             x12, x0, 64         x12=00000040
+            12808500           12793 1c0012f6 00000593 addi             x11, x0, 0          x11=00000000
+            12809500           12794 1c0012f8 00112623 sw               x1, 12(x2)           x1:1c001406  x2:10000930  PA:1000093c
+            12810500           12795 1c0012fa 506000ef jal              x1, 1286             x1=1c0012fc
+            12812500           12797 1c001800 00a60633 add              x12, x12, x10       x12=10800048 x12:00000040 x10:10800008
+            12813500           12798 1c001802 00a007b3 add              x15, x0, x10        x15=10800008 x10:10800008
+            12814500           12799 1c001804 00c79363 bne              x15, x12, 6         x15:10800008 x12:10800048
+            12817500           12802 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800009 x11:00000000 x15:10800008  PA:10800008
+            12837500           12822 1c00180e ff7ff06f jal              x0, -10            
+            12838500           12823 1c001804 00c79363 bne              x15, x12, 6         x15:10800009 x12:10800048
+            12841500           12826 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000a x11:00000000 x15:10800009  PA:10800009
+            12861500           12846 1c00180e ff7ff06f jal              x0, -10            
+            12862500           12847 1c001804 00c79363 bne              x15, x12, 6         x15:1080000a x12:10800048
+            12865500           12850 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000b x11:00000000 x15:1080000a  PA:1080000a
+            12885500           12870 1c00180e ff7ff06f jal              x0, -10            
+            12886500           12871 1c001804 00c79363 bne              x15, x12, 6         x15:1080000b x12:10800048
+            12889500           12874 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000c x11:00000000 x15:1080000b  PA:1080000b
+            12909500           12894 1c00180e ff7ff06f jal              x0, -10            
+            12910500           12895 1c001804 00c79363 bne              x15, x12, 6         x15:1080000c x12:10800048
+            12913500           12898 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000d x11:00000000 x15:1080000c  PA:1080000c
+            12933500           12918 1c00180e ff7ff06f jal              x0, -10            
+            12934500           12919 1c001804 00c79363 bne              x15, x12, 6         x15:1080000d x12:10800048
+            12937500           12922 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000e x11:00000000 x15:1080000d  PA:1080000d
+            12957500           12942 1c00180e ff7ff06f jal              x0, -10            
+            12958500           12943 1c001804 00c79363 bne              x15, x12, 6         x15:1080000e x12:10800048
+            12961500           12946 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080000f x11:00000000 x15:1080000e  PA:1080000e
+            12981500           12966 1c00180e ff7ff06f jal              x0, -10            
+            12982500           12967 1c001804 00c79363 bne              x15, x12, 6         x15:1080000f x12:10800048
+            12985500           12970 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800010 x11:00000000 x15:1080000f  PA:1080000f
+            13005500           12990 1c00180e ff7ff06f jal              x0, -10            
+            13006500           12991 1c001804 00c79363 bne              x15, x12, 6         x15:10800010 x12:10800048
+            13009500           12994 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800011 x11:00000000 x15:10800010  PA:10800010
+            13029500           13014 1c00180e ff7ff06f jal              x0, -10            
+            13030500           13015 1c001804 00c79363 bne              x15, x12, 6         x15:10800011 x12:10800048
+            13033500           13018 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800012 x11:00000000 x15:10800011  PA:10800011
+            13053500           13038 1c00180e ff7ff06f jal              x0, -10            
+            13054500           13039 1c001804 00c79363 bne              x15, x12, 6         x15:10800012 x12:10800048
+            13057500           13042 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800013 x11:00000000 x15:10800012  PA:10800012
+            13077500           13062 1c00180e ff7ff06f jal              x0, -10            
+            13078500           13063 1c001804 00c79363 bne              x15, x12, 6         x15:10800013 x12:10800048
+            13081500           13066 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800014 x11:00000000 x15:10800013  PA:10800013
+            13101500           13086 1c00180e ff7ff06f jal              x0, -10            
+            13102500           13087 1c001804 00c79363 bne              x15, x12, 6         x15:10800014 x12:10800048
+            13105500           13090 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800015 x11:00000000 x15:10800014  PA:10800014
+            13125500           13110 1c00180e ff7ff06f jal              x0, -10            
+            13126500           13111 1c001804 00c79363 bne              x15, x12, 6         x15:10800015 x12:10800048
+            13129500           13114 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800016 x11:00000000 x15:10800015  PA:10800015
+            13149500           13134 1c00180e ff7ff06f jal              x0, -10            
+            13150500           13135 1c001804 00c79363 bne              x15, x12, 6         x15:10800016 x12:10800048
+            13153500           13138 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800017 x11:00000000 x15:10800016  PA:10800016
+            13173500           13158 1c00180e ff7ff06f jal              x0, -10            
+            13174500           13159 1c001804 00c79363 bne              x15, x12, 6         x15:10800017 x12:10800048
+            13177500           13162 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800018 x11:00000000 x15:10800017  PA:10800017
+            13197500           13182 1c00180e ff7ff06f jal              x0, -10            
+            13198500           13183 1c001804 00c79363 bne              x15, x12, 6         x15:10800018 x12:10800048
+            13201500           13186 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800019 x11:00000000 x15:10800018  PA:10800018
+            13221500           13206 1c00180e ff7ff06f jal              x0, -10            
+            13222500           13207 1c001804 00c79363 bne              x15, x12, 6         x15:10800019 x12:10800048
+            13225500           13210 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001a x11:00000000 x15:10800019  PA:10800019
+            13245500           13230 1c00180e ff7ff06f jal              x0, -10            
+            13246500           13231 1c001804 00c79363 bne              x15, x12, 6         x15:1080001a x12:10800048
+            13249500           13234 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001b x11:00000000 x15:1080001a  PA:1080001a
+            13269500           13254 1c00180e ff7ff06f jal              x0, -10            
+            13270500           13255 1c001804 00c79363 bne              x15, x12, 6         x15:1080001b x12:10800048
+            13273500           13258 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001c x11:00000000 x15:1080001b  PA:1080001b
+            13293500           13278 1c00180e ff7ff06f jal              x0, -10            
+            13294500           13279 1c001804 00c79363 bne              x15, x12, 6         x15:1080001c x12:10800048
+            13297500           13282 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001d x11:00000000 x15:1080001c  PA:1080001c
+            13317500           13302 1c00180e ff7ff06f jal              x0, -10            
+            13318500           13303 1c001804 00c79363 bne              x15, x12, 6         x15:1080001d x12:10800048
+            13321500           13306 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001e x11:00000000 x15:1080001d  PA:1080001d
+            13341500           13326 1c00180e ff7ff06f jal              x0, -10            
+            13342500           13327 1c001804 00c79363 bne              x15, x12, 6         x15:1080001e x12:10800048
+            13345500           13330 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080001f x11:00000000 x15:1080001e  PA:1080001e
+            13365500           13350 1c00180e ff7ff06f jal              x0, -10            
+            13366500           13351 1c001804 00c79363 bne              x15, x12, 6         x15:1080001f x12:10800048
+            13369500           13354 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800020 x11:00000000 x15:1080001f  PA:1080001f
+            13389500           13374 1c00180e ff7ff06f jal              x0, -10            
+            13390500           13375 1c001804 00c79363 bne              x15, x12, 6         x15:10800020 x12:10800048
+            13393500           13378 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800021 x11:00000000 x15:10800020  PA:10800020
+            13413500           13398 1c00180e ff7ff06f jal              x0, -10            
+            13414500           13399 1c001804 00c79363 bne              x15, x12, 6         x15:10800021 x12:10800048
+            13417500           13402 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800022 x11:00000000 x15:10800021  PA:10800021
+            13437500           13422 1c00180e ff7ff06f jal              x0, -10            
+            13438500           13423 1c001804 00c79363 bne              x15, x12, 6         x15:10800022 x12:10800048
+            13441500           13426 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800023 x11:00000000 x15:10800022  PA:10800022
+            13461500           13446 1c00180e ff7ff06f jal              x0, -10            
+            13462500           13447 1c001804 00c79363 bne              x15, x12, 6         x15:10800023 x12:10800048
+            13465500           13450 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800024 x11:00000000 x15:10800023  PA:10800023
+            13485500           13470 1c00180e ff7ff06f jal              x0, -10            
+            13486500           13471 1c001804 00c79363 bne              x15, x12, 6         x15:10800024 x12:10800048
+            13489500           13474 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800025 x11:00000000 x15:10800024  PA:10800024
+            13509500           13494 1c00180e ff7ff06f jal              x0, -10            
+            13510500           13495 1c001804 00c79363 bne              x15, x12, 6         x15:10800025 x12:10800048
+            13513500           13498 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800026 x11:00000000 x15:10800025  PA:10800025
+            13533500           13518 1c00180e ff7ff06f jal              x0, -10            
+            13534500           13519 1c001804 00c79363 bne              x15, x12, 6         x15:10800026 x12:10800048
+            13537500           13522 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800027 x11:00000000 x15:10800026  PA:10800026
+            13557500           13542 1c00180e ff7ff06f jal              x0, -10            
+            13558500           13543 1c001804 00c79363 bne              x15, x12, 6         x15:10800027 x12:10800048
+            13561500           13546 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800028 x11:00000000 x15:10800027  PA:10800027
+            13581500           13566 1c00180e ff7ff06f jal              x0, -10            
+            13582500           13567 1c001804 00c79363 bne              x15, x12, 6         x15:10800028 x12:10800048
+            13585500           13570 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800029 x11:00000000 x15:10800028  PA:10800028
+            13605500           13590 1c00180e ff7ff06f jal              x0, -10            
+            13606500           13591 1c001804 00c79363 bne              x15, x12, 6         x15:10800029 x12:10800048
+            13609500           13594 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002a x11:00000000 x15:10800029  PA:10800029
+            13629500           13614 1c00180e ff7ff06f jal              x0, -10            
+            13630500           13615 1c001804 00c79363 bne              x15, x12, 6         x15:1080002a x12:10800048
+            13633500           13618 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002b x11:00000000 x15:1080002a  PA:1080002a
+            13653500           13638 1c00180e ff7ff06f jal              x0, -10            
+            13654500           13639 1c001804 00c79363 bne              x15, x12, 6         x15:1080002b x12:10800048
+            13657500           13642 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002c x11:00000000 x15:1080002b  PA:1080002b
+            13677500           13662 1c00180e ff7ff06f jal              x0, -10            
+            13678500           13663 1c001804 00c79363 bne              x15, x12, 6         x15:1080002c x12:10800048
+            13681500           13666 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002d x11:00000000 x15:1080002c  PA:1080002c
+            13701500           13686 1c00180e ff7ff06f jal              x0, -10            
+            13702500           13687 1c001804 00c79363 bne              x15, x12, 6         x15:1080002d x12:10800048
+            13705500           13690 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002e x11:00000000 x15:1080002d  PA:1080002d
+            13725500           13710 1c00180e ff7ff06f jal              x0, -10            
+            13726500           13711 1c001804 00c79363 bne              x15, x12, 6         x15:1080002e x12:10800048
+            13729500           13714 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080002f x11:00000000 x15:1080002e  PA:1080002e
+            13749500           13734 1c00180e ff7ff06f jal              x0, -10            
+            13750500           13735 1c001804 00c79363 bne              x15, x12, 6         x15:1080002f x12:10800048
+            13753500           13738 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800030 x11:00000000 x15:1080002f  PA:1080002f
+            13773500           13758 1c00180e ff7ff06f jal              x0, -10            
+            13774500           13759 1c001804 00c79363 bne              x15, x12, 6         x15:10800030 x12:10800048
+            13777500           13762 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800031 x11:00000000 x15:10800030  PA:10800030
+            13797500           13782 1c00180e ff7ff06f jal              x0, -10            
+            13798500           13783 1c001804 00c79363 bne              x15, x12, 6         x15:10800031 x12:10800048
+            13801500           13786 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800032 x11:00000000 x15:10800031  PA:10800031
+            13821500           13806 1c00180e ff7ff06f jal              x0, -10            
+            13822500           13807 1c001804 00c79363 bne              x15, x12, 6         x15:10800032 x12:10800048
+            13825500           13810 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800033 x11:00000000 x15:10800032  PA:10800032
+            13845500           13830 1c00180e ff7ff06f jal              x0, -10            
+            13846500           13831 1c001804 00c79363 bne              x15, x12, 6         x15:10800033 x12:10800048
+            13849500           13834 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800034 x11:00000000 x15:10800033  PA:10800033
+            13869500           13854 1c00180e ff7ff06f jal              x0, -10            
+            13870500           13855 1c001804 00c79363 bne              x15, x12, 6         x15:10800034 x12:10800048
+            13873500           13858 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800035 x11:00000000 x15:10800034  PA:10800034
+            13893500           13878 1c00180e ff7ff06f jal              x0, -10            
+            13894500           13879 1c001804 00c79363 bne              x15, x12, 6         x15:10800035 x12:10800048
+            13897500           13882 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800036 x11:00000000 x15:10800035  PA:10800035
+            13917500           13902 1c00180e ff7ff06f jal              x0, -10            
+            13918500           13903 1c001804 00c79363 bne              x15, x12, 6         x15:10800036 x12:10800048
+            13921500           13906 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800037 x11:00000000 x15:10800036  PA:10800036
+            13941500           13926 1c00180e ff7ff06f jal              x0, -10            
+            13942500           13927 1c001804 00c79363 bne              x15, x12, 6         x15:10800037 x12:10800048
+            13945500           13930 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800038 x11:00000000 x15:10800037  PA:10800037
+            13965500           13950 1c00180e ff7ff06f jal              x0, -10            
+            13966500           13951 1c001804 00c79363 bne              x15, x12, 6         x15:10800038 x12:10800048
+            13969500           13954 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800039 x11:00000000 x15:10800038  PA:10800038
+            13989500           13974 1c00180e ff7ff06f jal              x0, -10            
+            13990500           13975 1c001804 00c79363 bne              x15, x12, 6         x15:10800039 x12:10800048
+            13993500           13978 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003a x11:00000000 x15:10800039  PA:10800039
+            14013500           13998 1c00180e ff7ff06f jal              x0, -10            
+            14014500           13999 1c001804 00c79363 bne              x15, x12, 6         x15:1080003a x12:10800048
+            14017500           14002 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003b x11:00000000 x15:1080003a  PA:1080003a
+            14037500           14022 1c00180e ff7ff06f jal              x0, -10            
+            14038500           14023 1c001804 00c79363 bne              x15, x12, 6         x15:1080003b x12:10800048
+            14041500           14026 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003c x11:00000000 x15:1080003b  PA:1080003b
+            14061500           14046 1c00180e ff7ff06f jal              x0, -10            
+            14062500           14047 1c001804 00c79363 bne              x15, x12, 6         x15:1080003c x12:10800048
+            14065500           14050 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003d x11:00000000 x15:1080003c  PA:1080003c
+            14085500           14070 1c00180e ff7ff06f jal              x0, -10            
+            14086500           14071 1c001804 00c79363 bne              x15, x12, 6         x15:1080003d x12:10800048
+            14089500           14074 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003e x11:00000000 x15:1080003d  PA:1080003d
+            14109500           14094 1c00180e ff7ff06f jal              x0, -10            
+            14110500           14095 1c001804 00c79363 bne              x15, x12, 6         x15:1080003e x12:10800048
+            14113500           14098 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=1080003f x11:00000000 x15:1080003e  PA:1080003e
+            14133500           14118 1c00180e ff7ff06f jal              x0, -10            
+            14134500           14119 1c001804 00c79363 bne              x15, x12, 6         x15:1080003f x12:10800048
+            14137500           14122 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800040 x11:00000000 x15:1080003f  PA:1080003f
+            14157500           14142 1c00180e ff7ff06f jal              x0, -10            
+            14158500           14143 1c001804 00c79363 bne              x15, x12, 6         x15:10800040 x12:10800048
+            14161500           14146 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800041 x11:00000000 x15:10800040  PA:10800040
+            14181500           14166 1c00180e ff7ff06f jal              x0, -10            
+            14182500           14167 1c001804 00c79363 bne              x15, x12, 6         x15:10800041 x12:10800048
+            14185500           14170 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800042 x11:00000000 x15:10800041  PA:10800041
+            14205500           14190 1c00180e ff7ff06f jal              x0, -10            
+            14206500           14191 1c001804 00c79363 bne              x15, x12, 6         x15:10800042 x12:10800048
+            14209500           14194 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800043 x11:00000000 x15:10800042  PA:10800042
+            14229500           14214 1c00180e ff7ff06f jal              x0, -10            
+            14230500           14215 1c001804 00c79363 bne              x15, x12, 6         x15:10800043 x12:10800048
+            14233500           14218 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800044 x11:00000000 x15:10800043  PA:10800043
+            14253500           14238 1c00180e ff7ff06f jal              x0, -10            
+            14254500           14239 1c001804 00c79363 bne              x15, x12, 6         x15:10800044 x12:10800048
+            14257500           14242 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800045 x11:00000000 x15:10800044  PA:10800044
+            14277500           14262 1c00180e ff7ff06f jal              x0, -10            
+            14278500           14263 1c001804 00c79363 bne              x15, x12, 6         x15:10800045 x12:10800048
+            14281500           14266 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800046 x11:00000000 x15:10800045  PA:10800045
+            14301500           14286 1c00180e ff7ff06f jal              x0, -10            
+            14302500           14287 1c001804 00c79363 bne              x15, x12, 6         x15:10800046 x12:10800048
+            14305500           14290 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800047 x11:00000000 x15:10800046  PA:10800046
+            14325500           14310 1c00180e ff7ff06f jal              x0, -10            
+            14326500           14311 1c001804 00c79363 bne              x15, x12, 6         x15:10800047 x12:10800048
+            14329500           14314 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10800048 x11:00000000 x15:10800047  PA:10800047
+            14349500           14334 1c00180e ff7ff06f jal              x0, -10            
+            14350500           14335 1c001804 00c79363 bne              x15, x12, 6         x15:10800048 x12:10800048
+            14351500           14336 1c001808 00008067 jalr             x0, x1, 0            x1:1c0012fc
+            14353500           14338 1c0012fc 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            14354500           14339 1c001300 6a87a783 lw               x15, 1704(x15)      x15=1c2fff50 x15:1c002000  PA:1c0026a8
+            14368500           14353 1c001304 01800713 addi             x14, x0, 24         x14=00000018
+            14369500           14354 1c001306 00c12083 lw               x1, 12(x2)           x1=1c001406  x2:10000930  PA:1000093c
+            14370500           14355 1c001308 42e487b3 p.mac            x15, x9, x14        x15=1c2fff80 x15:1c2fff50  x9:00000002 x14:00000018
+            14371500           14356 1c00130c 00201737 lui              x14, 0x201000       x14=00201000
+            14372500           14357 1c001310 e0470713 addi             x14, x14, -508      x14=00200e04 x14:00201000
+            14373500           14358 1c001314 00e40433 add              x8, x8, x14          x8=10a00e04  x8:10800000 x14:00200e04
+            14374500           14359 1c001316 00412483 lw               x9, 4(x2)            x9=00000001  x2:10000930  PA:10000934
+            14375500           14360 1c001318 0087aa23 sw               x8, 20(x15)          x8:10a00e04 x15:1c2fff80  PA:1c2fff94
+            14393500           14378 1c00131a 00812403 lw               x8, 8(x2)            x8=00000002  x2:10000930  PA:10000938
+            14394500           14379 1c00131c 0007a623 sw               x0, 12(x15)         x15:1c2fff80  PA:1c2fff8c
+            14412500           14397 1c001320 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            14413500           14398 1c001322 00008067 jalr             x0, x1, 0            x1:1c001406
+            14415500           14400 1c001406 00800533 add              x10, x0, x8         x10=00000002  x8:00000002
+            14416500           14401 1c001408 e0dff0ef jal              x1, -500             x1=1c00140a
+            14418500           14403 1c001214 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            14419500           14404 1c001218 69c7a703 lw               x14, 1692(x15)      x14=10000990 x15:1c002000  PA:1c00269c
+            14433500           14418 1c00121c 100017b7 lui              x15, 0x10001000     x15=10001000
+            14434500           14419 1c001220 01651593 slli             x11, x10, 0x16      x11=00800000 x10:00000002
+            14435500           14420 1c001224 000ff637 lui              x12, 0xff000        x12=000ff000
+            14436500           14421 1c001228 00251513 slli             x10, x10, 0x2       x10=00000008 x10:00000002
+            14437500           14422 1c00122a 99078793 addi             x15, x15, -1648     x15=10000990 x15:10001000
+            14438500           14423 1c00122e 67060613 addi             x12, x12, 1648      x12=000ff670 x12:000ff000
+            14439500           14424 1c001232 00f585b3 add              x11, x11, x15       x11=10800990 x11:00800000 x15:10000990
+            14440500           14425 1c001234 00e50533 add              x10, x10, x14       x10=10000998 x10:00000008 x14:10000990
+            14441500           14426 1c001236 efdff06f jal              x0, -260           
+            14443500           14428 1c001132 00758793 addi             x15, x11, 7         x15=10800997 x11:10800990
+            14444500           14429 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=10800990 x15:10800997
+            14445500           14430 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000000 x15:10800990 x11:10800990
+            14446500           14431 1c00113e 00f52023 sw               x15, 0(x10)         x15:10800990 x10:10000998  PA:10000998
+            14447500           14432 1c001140 40b60633 sub              x12, x12, x11       x12=000ff670 x12:000ff670 x11:00000000
+            14448500           14433 1c001142 00c05763 bge              x0, x12, 14         x12:000ff670
+            14449500           14434 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=000ff670 x12:000ff670
+            14450500           14435 1c00114a 00c7a023 sw               x12, 0(x15)         x12:000ff670 x15:10800990  PA:10800990
+            14470500           14455 1c00114c 0007a223 sw               x0, 4(x15)          x15:10800990  PA:10800994
+            14490500           14475 1c001150 00008067 jalr             x0, x1, 0            x1:1c00140a
+            14491500           14476 1c00140a 6a8aa783 lw               x15, 1704(x21)      x15=1c2fff50 x21:1c002000  PA:1c0026a8
+            14505500           14490 1c00140e 04040413 addi             x8, x8, 64           x8=00000042  x8:00000002
+            14506500           14491 1c001412 01641413 slli             x8, x8, 0x16         x8=10800000  x8:00000042
+            14507500           14492 1c001414 00fa0a33 add              x20, x20, x15       x20=1c2fff80 x20:00000030 x15:1c2fff50
+            14508500           14493 1c001416 002017b7 lui              x15, 0x201000       x15=00201000
+            14509500           14494 1c00141a 40078793 addi             x15, x15, 1024      x15=00201400 x15:00201000
+            14510500           14495 1c00141e fff00713 addi             x14, x0, -1         x14=ffffffff
+            14511500           14496 1c001420 000a2223 sw               x0, 4(x20)          x20:1c2fff80  PA:1c2fff84
+            14529500           14514 1c001424 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10800000  PA:10a01400
+            14555500           14540 1c001428 00c12683 lw               x13, 12(x2)         x13=100fc720  x2:10000940  PA:1000094c
+            14556500           14541 1c00142a 002007b7 lui              x15, 0x200000       x15=00200000
+            14557500           14542 1c00142e 1c000737 lui              x14, 0x1c000000     x14=1c000000
+            14558500           14543 1c001432 04078793 addi             x15, x15, 64        x15=00200040 x15:00200000
+            14559500           14544 1c001436 08070713 addi             x14, x14, 128       x14=1c000080 x14:1c000000
+            14560500           14545 1c00143a 008787b3 add              x15, x15, x8        x15=10a00040 x15:00200040  x8:10800000
+            14561500           14546 1c00143c 00000613 addi             x12, x0, 0          x12=00000000
+            14562500           14547 1c00143e ce073733 p.bclr           x14, x14, 7, 0      x14=1c000000 x14:1c000080
+            14563500           14548 1c001442 01364963 blt              x12, x19, 18        x12:00000000 x19:00000008
+            14566500           14551 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00044 x14:1c000000 x15:10a00040  PA:10a00040
+            14589500           14574 1c001458 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            14590500           14575 1c00145a fe9ff06f jal              x0, -24            
+            14592500           14577 1c001442 01364963 blt              x12, x19, 18        x12:00000001 x19:00000008
+            14595500           14580 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00048 x14:1c000000 x15:10a00044  PA:10a00044
+            14618500           14603 1c001458 00160613 addi             x12, x12, 1         x12=00000002 x12:00000001
+            14619500           14604 1c00145a fe9ff06f jal              x0, -24            
+            14621500           14606 1c001442 01364963 blt              x12, x19, 18        x12:00000002 x19:00000008
+            14624500           14609 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a0004c x14:1c000000 x15:10a00048  PA:10a00048
+            14647500           14632 1c001458 00160613 addi             x12, x12, 1         x12=00000003 x12:00000002
+            14648500           14633 1c00145a fe9ff06f jal              x0, -24            
+            14650500           14635 1c001442 01364963 blt              x12, x19, 18        x12:00000003 x19:00000008
+            14653500           14638 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00050 x14:1c000000 x15:10a0004c  PA:10a0004c
+            14676500           14661 1c001458 00160613 addi             x12, x12, 1         x12=00000004 x12:00000003
+            14677500           14662 1c00145a fe9ff06f jal              x0, -24            
+            14679500           14664 1c001442 01364963 blt              x12, x19, 18        x12:00000004 x19:00000008
+            14682500           14667 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00054 x14:1c000000 x15:10a00050  PA:10a00050
+            14705500           14690 1c001458 00160613 addi             x12, x12, 1         x12=00000005 x12:00000004
+            14706500           14691 1c00145a fe9ff06f jal              x0, -24            
+            14708500           14693 1c001442 01364963 blt              x12, x19, 18        x12:00000005 x19:00000008
+            14711500           14696 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00058 x14:1c000000 x15:10a00054  PA:10a00054
+            14734500           14719 1c001458 00160613 addi             x12, x12, 1         x12=00000006 x12:00000005
+            14735500           14720 1c00145a fe9ff06f jal              x0, -24            
+            14737500           14722 1c001442 01364963 blt              x12, x19, 18        x12:00000006 x19:00000008
+            14740500           14725 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a0005c x14:1c000000 x15:10a00058  PA:10a00058
+            14763500           14748 1c001458 00160613 addi             x12, x12, 1         x12=00000007 x12:00000006
+            14764500           14749 1c00145a fe9ff06f jal              x0, -24            
+            14766500           14751 1c001442 01364963 blt              x12, x19, 18        x12:00000007 x19:00000008
+            14769500           14754 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10a00060 x14:1c000000 x15:10a0005c  PA:10a0005c
+            14792500           14777 1c001458 00160613 addi             x12, x12, 1         x12=00000008 x12:00000007
+            14793500           14778 1c00145a fe9ff06f jal              x0, -24            
+            14795500           14780 1c001442 01364963 blt              x12, x19, 18        x12:00000008 x19:00000008
+            14796500           14781 1c001446 002007b7 lui              x15, 0x200000       x15=00200000
+            14797500           14782 1c00144a 00878793 addi             x15, x15, 8         x15=00200008 x15:00200000
+            14798500           14783 1c00144c fff00713 addi             x14, x0, -1         x14=ffffffff
+            14799500           14784 1c00144e 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10800000  PA:10a00008
+            14822500           14807 1c001452 f85ff06f jal              x0, -124           
+            14823500           14808 1c0013d6 00068363 beq              x13, x0, 6          x13:100fc720
+            14824500           14809 1c0013d8 00d00533 add              x10, x0, x13        x10=100fc720 x13:100fc720
+            14825500           14810 1c0013da c1dff0ef jal              x1, -996             x1=1c0013dc
+            14827500           14812 1c000ff6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            14828500           14813 1c000ff8 00112623 sw               x1, 12(x2)           x1:1c0013dc  x2:10000930  PA:1000093c
+            14829500           14814 1c000ffa 00812423 sw               x8, 8(x2)            x8:10800000  x2:10000930  PA:10000938
+            14830500           14815 1c000ffc 30047473 csrrci           x8, 0x00000008, 0x300  x8=00001800
+            14834500           14819 1c001000 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            14835500           14820 1c001002 00052423 sw               x0, 8(x10)          x10:100fc720  PA:100fc728
+            14836500           14821 1c001006 0007a703 lw               x14, 0(x15)         x14=100fc720 x15:1000013c  PA:1000013c
+            14838500           14823 1c001008 00071e63 bne              x14, x0, 28         x14:100fc720
+            14841500           14826 1c001024 0047a703 lw               x14, 4(x15)         x14=100fc720 x15:1000013c  PA:10000140
+            14843500           14828 1c001026 00a72423 sw               x10, 8(x14)         x10:100fc720 x14:100fc720  PA:100fc728
+            14844500           14829 1c001028 fe5ff06f jal              x0, -28            
+            14846500           14831 1c00100c 00a7a223 sw               x10, 4(x15)         x10:100fc720 x15:1000013c  PA:10000140
+            14847500           14832 1c00100e 00c7a503 lw               x10, 12(x15)        x10=00000000 x15:1000013c  PA:10000148
+            14849500           14834 1c001010 00050463 beq              x10, x0, 8          x10:00000000
+            14852500           14837 1c001018 30041073 csrrw            x0, x8, 0x300        x8:00001800
+            14856500           14841 1c00101c 00c12083 lw               x1, 12(x2)           x1=1c0013dc  x2:10000930  PA:1000093c
+            14857500           14842 1c00101e 00812403 lw               x8, 8(x2)            x8=10800000  x2:10000930  PA:10000938
+            14858500           14843 1c001020 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            14859500           14844 1c001022 00008067 jalr             x0, x1, 0            x1:1c0013dc
+            14861500           14846 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            14865500           14850 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000a7c  x2:10000940  PA:1000096c
+            14866500           14851 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000003  x2:10000940  PA:10000968
+            14867500           14852 1c0013e4 02412483 lw               x9, 36(x2)           x9=100fc720  x2:10000940  PA:10000964
+            14868500           14853 1c0013e6 02012903 lw               x18, 32(x2)         x18=00000000  x2:10000940  PA:10000960
+            14869500           14854 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            14870500           14855 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            14871500           14856 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            14872500           14857 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            14873500           14858 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000a7c
+            14875500           14860 1c000a7c fe4439e3 p.bneimm         x8, -14              x8:00000003
+            14878500           14863 1c000a6e 008005b3 add              x11, x0, x8         x11=00000003  x8:00000003
+            14879500           14864 1c000a70 009006b3 add              x13, x0, x9         x13=100fc720  x9:100fc720
+            14880500           14865 1c000a72 00140413 addi             x8, x8, 1            x8=00000004  x8:00000003
+            14881500           14866 1c000a74 00000613 addi             x12, x0, 0          x12=00000000
+            14882500           14867 1c000a76 00100513 addi             x10, x0, 1          x10=00000001
+            14883500           14868 1c000a78 12b000ef jal              x1, 2346             x1=1c000a7c
+            14885500           14870 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            14886500           14871 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000004  x2:10000940  PA:10000968
+            14887500           14872 1c0013a6 00b00433 add              x8, x0, x11          x8=00000003 x11:00000003
+            14888500           14873 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000a7c  x2:10000940  PA:1000096c
+            14889500           14874 1c0013aa 02912223 sw               x9, 36(x2)           x9:100fc720  x2:10000940  PA:10000964
+            14890500           14875 1c0013ac 03212023 sw               x18, 32(x2)         x18:00000000  x2:10000940  PA:10000960
+            14891500           14876 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            14892500           14877 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            14893500           14878 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            14894500           14879 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            14898500           14883 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            14899500           14884 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000048 x11:00000003 x20:00000018
+            14900500           14885 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            14901500           14886 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            14915500           14900 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            14916500           14901 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff98 x15:1c2fff50 x20:00000048
+            14917500           14902 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000000 x15:1c2fff98  PA:1c2fff98
+            14931500           14916 1c0013cc 02050363 beq              x10, x0, 38         x10:00000001
+            14932500           14917 1c0013ce 00170713 addi             x14, x14, 1         x14=00000001 x14:00000000
+            14933500           14918 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1c2fff98  PA:1c2fff98
+            14951500           14936 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000001 x15:1c2fff98  PA:1c2fff98
+            14968500           14953 1c0013d4 02049163 bne              x9, x0, 34           x9:00000001
+            14971500           14956 1c0013f6 fe14b3e3 p.bneimm         x9, -26              x9:00000001
+            14972500           14957 1c0013fa 00800993 addi             x19, x0, 8          x19=00000008
+            14973500           14958 1c0013fe 04040f63 beq              x8, x0, 94           x8:00000003
+            14974500           14959 1c001400 00800533 add              x10, x0, x8         x10=00000003  x8:00000003
+            14975500           14960 1c001402 00d12623 sw               x13, 12(x2)         x13:100fc720  x2:10000940  PA:1000094c
+            14976500           14961 1c001404 ed3ff0ef jal              x1, -302             x1=1c001406
+            14978500           14963 1c0012d6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            14979500           14964 1c0012d8 00812423 sw               x8, 8(x2)            x8:00000003  x2:10000930  PA:10000938
+            14980500           14965 1c0012da 00912223 sw               x9, 4(x2)            x9:00000001  x2:10000930  PA:10000934
+            14981500           14966 1c0012dc 04050413 addi             x8, x10, 64          x8=00000043 x10:00000003
+            14982500           14967 1c0012e0 00a004b3 add              x9, x0, x10          x9=00000003 x10:00000003
+            14983500           14968 1c0012e2 1b000537 lui              x10, 0x1b000000     x10=1b000000
+            14984500           14969 1c0012e6 00850513 addi             x10, x10, 8         x10=1b000008 x10:1b000000
+            14985500           14970 1c0012ea 01641413 slli             x8, x8, 0x16         x8=10c00000  x8:00000043
+            14986500           14971 1c0012ec e6c53533 p.bclr           x10, x10, 19, 12    x10=00000008 x10:1b000008
+            14987500           14972 1c0012f0 00850533 add              x10, x10, x8        x10=10c00008 x10:00000008  x8:10c00000
+            14988500           14973 1c0012f2 04000613 addi             x12, x0, 64         x12=00000040
+            14989500           14974 1c0012f6 00000593 addi             x11, x0, 0          x11=00000000
+            14990500           14975 1c0012f8 00112623 sw               x1, 12(x2)           x1:1c001406  x2:10000930  PA:1000093c
+            14991500           14976 1c0012fa 506000ef jal              x1, 1286             x1=1c0012fc
+            14993500           14978 1c001800 00a60633 add              x12, x12, x10       x12=10c00048 x12:00000040 x10:10c00008
+            14994500           14979 1c001802 00a007b3 add              x15, x0, x10        x15=10c00008 x10:10c00008
+            14995500           14980 1c001804 00c79363 bne              x15, x12, 6         x15:10c00008 x12:10c00048
+            14998500           14983 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00009 x11:00000000 x15:10c00008  PA:10c00008
+            15018500           15003 1c00180e ff7ff06f jal              x0, -10            
+            15019500           15004 1c001804 00c79363 bne              x15, x12, 6         x15:10c00009 x12:10c00048
+            15022500           15007 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000a x11:00000000 x15:10c00009  PA:10c00009
+            15042500           15027 1c00180e ff7ff06f jal              x0, -10            
+            15043500           15028 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000a x12:10c00048
+            15046500           15031 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000b x11:00000000 x15:10c0000a  PA:10c0000a
+            15066500           15051 1c00180e ff7ff06f jal              x0, -10            
+            15067500           15052 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000b x12:10c00048
+            15070500           15055 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000c x11:00000000 x15:10c0000b  PA:10c0000b
+            15090500           15075 1c00180e ff7ff06f jal              x0, -10            
+            15091500           15076 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000c x12:10c00048
+            15094500           15079 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000d x11:00000000 x15:10c0000c  PA:10c0000c
+            15114500           15099 1c00180e ff7ff06f jal              x0, -10            
+            15115500           15100 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000d x12:10c00048
+            15118500           15103 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000e x11:00000000 x15:10c0000d  PA:10c0000d
+            15138500           15123 1c00180e ff7ff06f jal              x0, -10            
+            15139500           15124 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000e x12:10c00048
+            15142500           15127 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0000f x11:00000000 x15:10c0000e  PA:10c0000e
+            15162500           15147 1c00180e ff7ff06f jal              x0, -10            
+            15163500           15148 1c001804 00c79363 bne              x15, x12, 6         x15:10c0000f x12:10c00048
+            15166500           15151 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00010 x11:00000000 x15:10c0000f  PA:10c0000f
+            15186500           15171 1c00180e ff7ff06f jal              x0, -10            
+            15187500           15172 1c001804 00c79363 bne              x15, x12, 6         x15:10c00010 x12:10c00048
+            15190500           15175 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00011 x11:00000000 x15:10c00010  PA:10c00010
+            15210500           15195 1c00180e ff7ff06f jal              x0, -10            
+            15211500           15196 1c001804 00c79363 bne              x15, x12, 6         x15:10c00011 x12:10c00048
+            15214500           15199 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00012 x11:00000000 x15:10c00011  PA:10c00011
+            15234500           15219 1c00180e ff7ff06f jal              x0, -10            
+            15235500           15220 1c001804 00c79363 bne              x15, x12, 6         x15:10c00012 x12:10c00048
+            15238500           15223 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00013 x11:00000000 x15:10c00012  PA:10c00012
+            15258500           15243 1c00180e ff7ff06f jal              x0, -10            
+            15259500           15244 1c001804 00c79363 bne              x15, x12, 6         x15:10c00013 x12:10c00048
+            15262500           15247 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00014 x11:00000000 x15:10c00013  PA:10c00013
+            15282500           15267 1c00180e ff7ff06f jal              x0, -10            
+            15283500           15268 1c001804 00c79363 bne              x15, x12, 6         x15:10c00014 x12:10c00048
+            15286500           15271 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00015 x11:00000000 x15:10c00014  PA:10c00014
+            15306500           15291 1c00180e ff7ff06f jal              x0, -10            
+            15307500           15292 1c001804 00c79363 bne              x15, x12, 6         x15:10c00015 x12:10c00048
+            15310500           15295 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00016 x11:00000000 x15:10c00015  PA:10c00015
+            15330500           15315 1c00180e ff7ff06f jal              x0, -10            
+            15331500           15316 1c001804 00c79363 bne              x15, x12, 6         x15:10c00016 x12:10c00048
+            15334500           15319 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00017 x11:00000000 x15:10c00016  PA:10c00016
+            15354500           15339 1c00180e ff7ff06f jal              x0, -10            
+            15355500           15340 1c001804 00c79363 bne              x15, x12, 6         x15:10c00017 x12:10c00048
+            15358500           15343 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00018 x11:00000000 x15:10c00017  PA:10c00017
+            15378500           15363 1c00180e ff7ff06f jal              x0, -10            
+            15379500           15364 1c001804 00c79363 bne              x15, x12, 6         x15:10c00018 x12:10c00048
+            15382500           15367 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00019 x11:00000000 x15:10c00018  PA:10c00018
+            15402500           15387 1c00180e ff7ff06f jal              x0, -10            
+            15403500           15388 1c001804 00c79363 bne              x15, x12, 6         x15:10c00019 x12:10c00048
+            15406500           15391 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001a x11:00000000 x15:10c00019  PA:10c00019
+            15426500           15411 1c00180e ff7ff06f jal              x0, -10            
+            15427500           15412 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001a x12:10c00048
+            15430500           15415 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001b x11:00000000 x15:10c0001a  PA:10c0001a
+            15450500           15435 1c00180e ff7ff06f jal              x0, -10            
+            15451500           15436 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001b x12:10c00048
+            15454500           15439 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001c x11:00000000 x15:10c0001b  PA:10c0001b
+            15474500           15459 1c00180e ff7ff06f jal              x0, -10            
+            15475500           15460 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001c x12:10c00048
+            15478500           15463 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001d x11:00000000 x15:10c0001c  PA:10c0001c
+            15498500           15483 1c00180e ff7ff06f jal              x0, -10            
+            15499500           15484 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001d x12:10c00048
+            15502500           15487 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001e x11:00000000 x15:10c0001d  PA:10c0001d
+            15522500           15507 1c00180e ff7ff06f jal              x0, -10            
+            15523500           15508 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001e x12:10c00048
+            15526500           15511 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0001f x11:00000000 x15:10c0001e  PA:10c0001e
+            15546500           15531 1c00180e ff7ff06f jal              x0, -10            
+            15547500           15532 1c001804 00c79363 bne              x15, x12, 6         x15:10c0001f x12:10c00048
+            15550500           15535 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00020 x11:00000000 x15:10c0001f  PA:10c0001f
+            15570500           15555 1c00180e ff7ff06f jal              x0, -10            
+            15571500           15556 1c001804 00c79363 bne              x15, x12, 6         x15:10c00020 x12:10c00048
+            15574500           15559 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00021 x11:00000000 x15:10c00020  PA:10c00020
+            15594500           15579 1c00180e ff7ff06f jal              x0, -10            
+            15595500           15580 1c001804 00c79363 bne              x15, x12, 6         x15:10c00021 x12:10c00048
+            15598500           15583 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00022 x11:00000000 x15:10c00021  PA:10c00021
+            15618500           15603 1c00180e ff7ff06f jal              x0, -10            
+            15619500           15604 1c001804 00c79363 bne              x15, x12, 6         x15:10c00022 x12:10c00048
+            15622500           15607 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00023 x11:00000000 x15:10c00022  PA:10c00022
+            15642500           15627 1c00180e ff7ff06f jal              x0, -10            
+            15643500           15628 1c001804 00c79363 bne              x15, x12, 6         x15:10c00023 x12:10c00048
+            15646500           15631 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00024 x11:00000000 x15:10c00023  PA:10c00023
+            15666500           15651 1c00180e ff7ff06f jal              x0, -10            
+            15667500           15652 1c001804 00c79363 bne              x15, x12, 6         x15:10c00024 x12:10c00048
+            15670500           15655 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00025 x11:00000000 x15:10c00024  PA:10c00024
+            15690500           15675 1c00180e ff7ff06f jal              x0, -10            
+            15691500           15676 1c001804 00c79363 bne              x15, x12, 6         x15:10c00025 x12:10c00048
+            15694500           15679 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00026 x11:00000000 x15:10c00025  PA:10c00025
+            15714500           15699 1c00180e ff7ff06f jal              x0, -10            
+            15715500           15700 1c001804 00c79363 bne              x15, x12, 6         x15:10c00026 x12:10c00048
+            15718500           15703 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00027 x11:00000000 x15:10c00026  PA:10c00026
+            15738500           15723 1c00180e ff7ff06f jal              x0, -10            
+            15739500           15724 1c001804 00c79363 bne              x15, x12, 6         x15:10c00027 x12:10c00048
+            15742500           15727 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00028 x11:00000000 x15:10c00027  PA:10c00027
+            15762500           15747 1c00180e ff7ff06f jal              x0, -10            
+            15763500           15748 1c001804 00c79363 bne              x15, x12, 6         x15:10c00028 x12:10c00048
+            15766500           15751 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00029 x11:00000000 x15:10c00028  PA:10c00028
+            15786500           15771 1c00180e ff7ff06f jal              x0, -10            
+            15787500           15772 1c001804 00c79363 bne              x15, x12, 6         x15:10c00029 x12:10c00048
+            15790500           15775 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002a x11:00000000 x15:10c00029  PA:10c00029
+            15810500           15795 1c00180e ff7ff06f jal              x0, -10            
+            15811500           15796 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002a x12:10c00048
+            15814500           15799 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002b x11:00000000 x15:10c0002a  PA:10c0002a
+            15834500           15819 1c00180e ff7ff06f jal              x0, -10            
+            15835500           15820 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002b x12:10c00048
+            15838500           15823 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002c x11:00000000 x15:10c0002b  PA:10c0002b
+            15858500           15843 1c00180e ff7ff06f jal              x0, -10            
+            15859500           15844 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002c x12:10c00048
+            15862500           15847 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002d x11:00000000 x15:10c0002c  PA:10c0002c
+            15882500           15867 1c00180e ff7ff06f jal              x0, -10            
+            15883500           15868 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002d x12:10c00048
+            15886500           15871 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002e x11:00000000 x15:10c0002d  PA:10c0002d
+            15906500           15891 1c00180e ff7ff06f jal              x0, -10            
+            15907500           15892 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002e x12:10c00048
+            15910500           15895 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0002f x11:00000000 x15:10c0002e  PA:10c0002e
+            15930500           15915 1c00180e ff7ff06f jal              x0, -10            
+            15931500           15916 1c001804 00c79363 bne              x15, x12, 6         x15:10c0002f x12:10c00048
+            15934500           15919 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00030 x11:00000000 x15:10c0002f  PA:10c0002f
+            15954500           15939 1c00180e ff7ff06f jal              x0, -10            
+            15955500           15940 1c001804 00c79363 bne              x15, x12, 6         x15:10c00030 x12:10c00048
+            15958500           15943 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00031 x11:00000000 x15:10c00030  PA:10c00030
+            15978500           15963 1c00180e ff7ff06f jal              x0, -10            
+            15979500           15964 1c001804 00c79363 bne              x15, x12, 6         x15:10c00031 x12:10c00048
+            15982500           15967 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00032 x11:00000000 x15:10c00031  PA:10c00031
+            16002500           15987 1c00180e ff7ff06f jal              x0, -10            
+            16003500           15988 1c001804 00c79363 bne              x15, x12, 6         x15:10c00032 x12:10c00048
+            16006500           15991 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00033 x11:00000000 x15:10c00032  PA:10c00032
+            16026500           16011 1c00180e ff7ff06f jal              x0, -10            
+            16027500           16012 1c001804 00c79363 bne              x15, x12, 6         x15:10c00033 x12:10c00048
+            16030500           16015 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00034 x11:00000000 x15:10c00033  PA:10c00033
+            16050500           16035 1c00180e ff7ff06f jal              x0, -10            
+            16051500           16036 1c001804 00c79363 bne              x15, x12, 6         x15:10c00034 x12:10c00048
+            16054500           16039 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00035 x11:00000000 x15:10c00034  PA:10c00034
+            16074500           16059 1c00180e ff7ff06f jal              x0, -10            
+            16075500           16060 1c001804 00c79363 bne              x15, x12, 6         x15:10c00035 x12:10c00048
+            16078500           16063 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00036 x11:00000000 x15:10c00035  PA:10c00035
+            16098500           16083 1c00180e ff7ff06f jal              x0, -10            
+            16099500           16084 1c001804 00c79363 bne              x15, x12, 6         x15:10c00036 x12:10c00048
+            16102500           16087 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00037 x11:00000000 x15:10c00036  PA:10c00036
+            16122500           16107 1c00180e ff7ff06f jal              x0, -10            
+            16123500           16108 1c001804 00c79363 bne              x15, x12, 6         x15:10c00037 x12:10c00048
+            16126500           16111 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00038 x11:00000000 x15:10c00037  PA:10c00037
+            16146500           16131 1c00180e ff7ff06f jal              x0, -10            
+            16147500           16132 1c001804 00c79363 bne              x15, x12, 6         x15:10c00038 x12:10c00048
+            16150500           16135 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00039 x11:00000000 x15:10c00038  PA:10c00038
+            16170500           16155 1c00180e ff7ff06f jal              x0, -10            
+            16171500           16156 1c001804 00c79363 bne              x15, x12, 6         x15:10c00039 x12:10c00048
+            16174500           16159 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003a x11:00000000 x15:10c00039  PA:10c00039
+            16194500           16179 1c00180e ff7ff06f jal              x0, -10            
+            16195500           16180 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003a x12:10c00048
+            16198500           16183 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003b x11:00000000 x15:10c0003a  PA:10c0003a
+            16218500           16203 1c00180e ff7ff06f jal              x0, -10            
+            16219500           16204 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003b x12:10c00048
+            16222500           16207 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003c x11:00000000 x15:10c0003b  PA:10c0003b
+            16242500           16227 1c00180e ff7ff06f jal              x0, -10            
+            16243500           16228 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003c x12:10c00048
+            16246500           16231 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003d x11:00000000 x15:10c0003c  PA:10c0003c
+            16266500           16251 1c00180e ff7ff06f jal              x0, -10            
+            16267500           16252 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003d x12:10c00048
+            16270500           16255 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003e x11:00000000 x15:10c0003d  PA:10c0003d
+            16290500           16275 1c00180e ff7ff06f jal              x0, -10            
+            16291500           16276 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003e x12:10c00048
+            16294500           16279 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c0003f x11:00000000 x15:10c0003e  PA:10c0003e
+            16314500           16299 1c00180e ff7ff06f jal              x0, -10            
+            16315500           16300 1c001804 00c79363 bne              x15, x12, 6         x15:10c0003f x12:10c00048
+            16318500           16303 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00040 x11:00000000 x15:10c0003f  PA:10c0003f
+            16338500           16323 1c00180e ff7ff06f jal              x0, -10            
+            16339500           16324 1c001804 00c79363 bne              x15, x12, 6         x15:10c00040 x12:10c00048
+            16342500           16327 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00041 x11:00000000 x15:10c00040  PA:10c00040
+            16362500           16347 1c00180e ff7ff06f jal              x0, -10            
+            16363500           16348 1c001804 00c79363 bne              x15, x12, 6         x15:10c00041 x12:10c00048
+            16366500           16351 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00042 x11:00000000 x15:10c00041  PA:10c00041
+            16386500           16371 1c00180e ff7ff06f jal              x0, -10            
+            16387500           16372 1c001804 00c79363 bne              x15, x12, 6         x15:10c00042 x12:10c00048
+            16390500           16375 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00043 x11:00000000 x15:10c00042  PA:10c00042
+            16410500           16395 1c00180e ff7ff06f jal              x0, -10            
+            16411500           16396 1c001804 00c79363 bne              x15, x12, 6         x15:10c00043 x12:10c00048
+            16414500           16399 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00044 x11:00000000 x15:10c00043  PA:10c00043
+            16434500           16419 1c00180e ff7ff06f jal              x0, -10            
+            16435500           16420 1c001804 00c79363 bne              x15, x12, 6         x15:10c00044 x12:10c00048
+            16438500           16423 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00045 x11:00000000 x15:10c00044  PA:10c00044
+            16458500           16443 1c00180e ff7ff06f jal              x0, -10            
+            16459500           16444 1c001804 00c79363 bne              x15, x12, 6         x15:10c00045 x12:10c00048
+            16462500           16447 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00046 x11:00000000 x15:10c00045  PA:10c00045
+            16482500           16467 1c00180e ff7ff06f jal              x0, -10            
+            16483500           16468 1c001804 00c79363 bne              x15, x12, 6         x15:10c00046 x12:10c00048
+            16486500           16471 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00047 x11:00000000 x15:10c00046  PA:10c00046
+            16506500           16491 1c00180e ff7ff06f jal              x0, -10            
+            16507500           16492 1c001804 00c79363 bne              x15, x12, 6         x15:10c00047 x12:10c00048
+            16510500           16495 1c00180a 00b780ab p.sb             x11, 1(x15!)        x15=10c00048 x11:00000000 x15:10c00047  PA:10c00047
+            16530500           16515 1c00180e ff7ff06f jal              x0, -10            
+            16531500           16516 1c001804 00c79363 bne              x15, x12, 6         x15:10c00048 x12:10c00048
+            16532500           16517 1c001808 00008067 jalr             x0, x1, 0            x1:1c0012fc
+            16534500           16519 1c0012fc 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            16535500           16520 1c001300 6a87a783 lw               x15, 1704(x15)      x15=1c2fff50 x15:1c002000  PA:1c0026a8
+            16549500           16534 1c001304 01800713 addi             x14, x0, 24         x14=00000018
+            16550500           16535 1c001306 00c12083 lw               x1, 12(x2)           x1=1c001406  x2:10000930  PA:1000093c
+            16551500           16536 1c001308 42e487b3 p.mac            x15, x9, x14        x15=1c2fff98 x15:1c2fff50  x9:00000003 x14:00000018
+            16552500           16537 1c00130c 00201737 lui              x14, 0x201000       x14=00201000
+            16553500           16538 1c001310 e0470713 addi             x14, x14, -508      x14=00200e04 x14:00201000
+            16554500           16539 1c001314 00e40433 add              x8, x8, x14          x8=10e00e04  x8:10c00000 x14:00200e04
+            16555500           16540 1c001316 00412483 lw               x9, 4(x2)            x9=00000001  x2:10000930  PA:10000934
+            16556500           16541 1c001318 0087aa23 sw               x8, 20(x15)          x8:10e00e04 x15:1c2fff98  PA:1c2fffac
+            16574500           16559 1c00131a 00812403 lw               x8, 8(x2)            x8=00000003  x2:10000930  PA:10000938
+            16575500           16560 1c00131c 0007a623 sw               x0, 12(x15)         x15:1c2fff98  PA:1c2fffa4
+            16593500           16578 1c001320 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            16594500           16579 1c001322 00008067 jalr             x0, x1, 0            x1:1c001406
+            16596500           16581 1c001406 00800533 add              x10, x0, x8         x10=00000003  x8:00000003
+            16597500           16582 1c001408 e0dff0ef jal              x1, -500             x1=1c00140a
+            16599500           16584 1c001214 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            16600500           16585 1c001218 69c7a703 lw               x14, 1692(x15)      x14=10000990 x15:1c002000  PA:1c00269c
+            16614500           16599 1c00121c 100017b7 lui              x15, 0x10001000     x15=10001000
+            16615500           16600 1c001220 01651593 slli             x11, x10, 0x16      x11=00c00000 x10:00000003
+            16616500           16601 1c001224 000ff637 lui              x12, 0xff000        x12=000ff000
+            16617500           16602 1c001228 00251513 slli             x10, x10, 0x2       x10=0000000c x10:00000003
+            16618500           16603 1c00122a 99078793 addi             x15, x15, -1648     x15=10000990 x15:10001000
+            16619500           16604 1c00122e 67060613 addi             x12, x12, 1648      x12=000ff670 x12:000ff000
+            16620500           16605 1c001232 00f585b3 add              x11, x11, x15       x11=10c00990 x11:00c00000 x15:10000990
+            16621500           16606 1c001234 00e50533 add              x10, x10, x14       x10=1000099c x10:0000000c x14:10000990
+            16622500           16607 1c001236 efdff06f jal              x0, -260           
+            16624500           16609 1c001132 00758793 addi             x15, x11, 7         x15=10c00997 x11:10c00990
+            16625500           16610 1c001136 c407b7b3 p.bclr           x15, x15, 2, 0      x15=10c00990 x15:10c00997
+            16626500           16611 1c00113a 40b785b3 sub              x11, x15, x11       x11=00000000 x15:10c00990 x11:10c00990
+            16627500           16612 1c00113e 00f52023 sw               x15, 0(x10)         x15:10c00990 x10:1000099c  PA:1000099c
+            16628500           16613 1c001140 40b60633 sub              x12, x12, x11       x12=000ff670 x12:000ff670 x11:00000000
+            16629500           16614 1c001142 00c05763 bge              x0, x12, 14         x12:000ff670
+            16630500           16615 1c001146 c4063633 p.bclr           x12, x12, 2, 0      x12=000ff670 x12:000ff670
+            16631500           16616 1c00114a 00c7a023 sw               x12, 0(x15)         x12:000ff670 x15:10c00990  PA:10c00990
+            16651500           16636 1c00114c 0007a223 sw               x0, 4(x15)          x15:10c00990  PA:10c00994
+            16671500           16656 1c001150 00008067 jalr             x0, x1, 0            x1:1c00140a
+            16672500           16657 1c00140a 6a8aa783 lw               x15, 1704(x21)      x15=1c2fff50 x21:1c002000  PA:1c0026a8
+            16686500           16671 1c00140e 04040413 addi             x8, x8, 64           x8=00000043  x8:00000003
+            16687500           16672 1c001412 01641413 slli             x8, x8, 0x16         x8=10c00000  x8:00000043
+            16688500           16673 1c001414 00fa0a33 add              x20, x20, x15       x20=1c2fff98 x20:00000048 x15:1c2fff50
+            16689500           16674 1c001416 002017b7 lui              x15, 0x201000       x15=00201000
+            16690500           16675 1c00141a 40078793 addi             x15, x15, 1024      x15=00201400 x15:00201000
+            16691500           16676 1c00141e fff00713 addi             x14, x0, -1         x14=ffffffff
+            16692500           16677 1c001420 000a2223 sw               x0, 4(x20)          x20:1c2fff98  PA:1c2fff9c
+            16710500           16695 1c001424 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10c00000  PA:10e01400
+            16736500           16721 1c001428 00c12683 lw               x13, 12(x2)         x13=100fc720  x2:10000940  PA:1000094c
+            16737500           16722 1c00142a 002007b7 lui              x15, 0x200000       x15=00200000
+            16738500           16723 1c00142e 1c000737 lui              x14, 0x1c000000     x14=1c000000
+            16739500           16724 1c001432 04078793 addi             x15, x15, 64        x15=00200040 x15:00200000
+            16740500           16725 1c001436 08070713 addi             x14, x14, 128       x14=1c000080 x14:1c000000
+            16741500           16726 1c00143a 008787b3 add              x15, x15, x8        x15=10e00040 x15:00200040  x8:10c00000
+            16742500           16727 1c00143c 00000613 addi             x12, x0, 0          x12=00000000
+            16743500           16728 1c00143e ce073733 p.bclr           x14, x14, 7, 0      x14=1c000000 x14:1c000080
+            16744500           16729 1c001442 01364963 blt              x12, x19, 18        x12:00000000 x19:00000008
+            16747500           16732 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00044 x14:1c000000 x15:10e00040  PA:10e00040
+            16770500           16755 1c001458 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            16771500           16756 1c00145a fe9ff06f jal              x0, -24            
+            16773500           16758 1c001442 01364963 blt              x12, x19, 18        x12:00000001 x19:00000008
+            16776500           16761 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00048 x14:1c000000 x15:10e00044  PA:10e00044
+            16799500           16784 1c001458 00160613 addi             x12, x12, 1         x12=00000002 x12:00000001
+            16800500           16785 1c00145a fe9ff06f jal              x0, -24            
+            16802500           16787 1c001442 01364963 blt              x12, x19, 18        x12:00000002 x19:00000008
+            16805500           16790 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e0004c x14:1c000000 x15:10e00048  PA:10e00048
+            16828500           16813 1c001458 00160613 addi             x12, x12, 1         x12=00000003 x12:00000002
+            16829500           16814 1c00145a fe9ff06f jal              x0, -24            
+            16831500           16816 1c001442 01364963 blt              x12, x19, 18        x12:00000003 x19:00000008
+            16834500           16819 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00050 x14:1c000000 x15:10e0004c  PA:10e0004c
+            16857500           16842 1c001458 00160613 addi             x12, x12, 1         x12=00000004 x12:00000003
+            16858500           16843 1c00145a fe9ff06f jal              x0, -24            
+            16860500           16845 1c001442 01364963 blt              x12, x19, 18        x12:00000004 x19:00000008
+            16863500           16848 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00054 x14:1c000000 x15:10e00050  PA:10e00050
+            16886500           16871 1c001458 00160613 addi             x12, x12, 1         x12=00000005 x12:00000004
+            16887500           16872 1c00145a fe9ff06f jal              x0, -24            
+            16889500           16874 1c001442 01364963 blt              x12, x19, 18        x12:00000005 x19:00000008
+            16892500           16877 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00058 x14:1c000000 x15:10e00054  PA:10e00054
+            16915500           16900 1c001458 00160613 addi             x12, x12, 1         x12=00000006 x12:00000005
+            16916500           16901 1c00145a fe9ff06f jal              x0, -24            
+            16918500           16903 1c001442 01364963 blt              x12, x19, 18        x12:00000006 x19:00000008
+            16921500           16906 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e0005c x14:1c000000 x15:10e00058  PA:10e00058
+            16944500           16929 1c001458 00160613 addi             x12, x12, 1         x12=00000007 x12:00000006
+            16945500           16930 1c00145a fe9ff06f jal              x0, -24            
+            16947500           16932 1c001442 01364963 blt              x12, x19, 18        x12:00000007 x19:00000008
+            16950500           16935 1c001454 00e7a22b p.sw             x14, 4(x15!)        x15=10e00060 x14:1c000000 x15:10e0005c  PA:10e0005c
+            16973500           16958 1c001458 00160613 addi             x12, x12, 1         x12=00000008 x12:00000007
+            16974500           16959 1c00145a fe9ff06f jal              x0, -24            
+            16976500           16961 1c001442 01364963 blt              x12, x19, 18        x12:00000008 x19:00000008
+            16977500           16962 1c001446 002007b7 lui              x15, 0x200000       x15=00200000
+            16978500           16963 1c00144a 00878793 addi             x15, x15, 8         x15=00200008 x15:00200000
+            16979500           16964 1c00144c fff00713 addi             x14, x0, -1         x14=ffffffff
+            16980500           16965 1c00144e 00e467a3 p.sw             x14, x0(x8)         x14:ffffffff  x8:10c00000  PA:10e00008
+            17003500           16988 1c001452 f85ff06f jal              x0, -124           
+            17004500           16989 1c0013d6 00068363 beq              x13, x0, 6          x13:100fc720
+            17005500           16990 1c0013d8 00d00533 add              x10, x0, x13        x10=100fc720 x13:100fc720
+            17006500           16991 1c0013da c1dff0ef jal              x1, -996             x1=1c0013dc
+            17008500           16993 1c000ff6 ff010113 addi             x2, x2, -16          x2=10000930  x2:10000940
+            17009500           16994 1c000ff8 00112623 sw               x1, 12(x2)           x1:1c0013dc  x2:10000930  PA:1000093c
+            17010500           16995 1c000ffa 00812423 sw               x8, 8(x2)            x8:10c00000  x2:10000930  PA:10000938
+            17011500           16996 1c000ffc 30047473 csrrci           x8, 0x00000008, 0x300  x8=00001800
+            17015500           17000 1c001000 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            17016500           17001 1c001002 00052423 sw               x0, 8(x10)          x10:100fc720  PA:100fc728
+            17017500           17002 1c001006 0007a703 lw               x14, 0(x15)         x14=100fc720 x15:1000013c  PA:1000013c
+            17019500           17004 1c001008 00071e63 bne              x14, x0, 28         x14:100fc720
+            17022500           17007 1c001024 0047a703 lw               x14, 4(x15)         x14=100fc720 x15:1000013c  PA:10000140
+            17024500           17009 1c001026 00a72423 sw               x10, 8(x14)         x10:100fc720 x14:100fc720  PA:100fc728
+            17025500           17010 1c001028 fe5ff06f jal              x0, -28            
+            17027500           17012 1c00100c 00a7a223 sw               x10, 4(x15)         x10:100fc720 x15:1000013c  PA:10000140
+            17028500           17013 1c00100e 00c7a503 lw               x10, 12(x15)        x10=00000000 x15:1000013c  PA:10000148
+            17030500           17015 1c001010 00050463 beq              x10, x0, 8          x10:00000000
+            17033500           17018 1c001018 30041073 csrrw            x0, x8, 0x300        x8:00001800
+            17037500           17022 1c00101c 00c12083 lw               x1, 12(x2)           x1=1c0013dc  x2:10000930  PA:1000093c
+            17038500           17023 1c00101e 00812403 lw               x8, 8(x2)            x8=10c00000  x2:10000930  PA:10000938
+            17039500           17024 1c001020 01010113 addi             x2, x2, 16           x2=10000940  x2:10000930
+            17040500           17025 1c001022 00008067 jalr             x0, x1, 0            x1:1c0013dc
+            17042500           17027 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            17046500           17031 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000a7c  x2:10000940  PA:1000096c
+            17047500           17032 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000004  x2:10000940  PA:10000968
+            17048500           17033 1c0013e4 02412483 lw               x9, 36(x2)           x9=100fc720  x2:10000940  PA:10000964
+            17049500           17034 1c0013e6 02012903 lw               x18, 32(x2)         x18=00000000  x2:10000940  PA:10000960
+            17050500           17035 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            17051500           17036 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            17052500           17037 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            17053500           17038 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            17054500           17039 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000a7c
+            17056500           17041 1c000a7c fe4439e3 p.bneimm         x8, -14              x8:00000004
+            17057500           17042 1c000a80 00100413 addi             x8, x0, 1            x8=00000001
+            17058500           17043 1c000a82 1c001937 lui              x18, 0x1c001000     x18=1c001000
+            17059500           17044 1c000a86 008005b3 add              x11, x0, x8         x11=00000001  x8:00000001
+            17060500           17045 1c000a88 00912023 sw               x9, 0(x2)            x9:100fc720  x2:10000970  PA:10000970
+            17061500           17046 1c000a8a 00140413 addi             x8, x8, 1            x8=00000002  x8:00000001
+            17062500           17047 1c000a8c 00800893 addi             x17, x0, 8          x17=00000008
+            17063500           17048 1c000a8e 00000813 addi             x16, x0, 0          x16=00000000
+            17079500           17064 1c000a90 00000793 addi             x15, x0, 0          x15=00000000
+            17080500           17065 1c000a92 00000713 addi             x14, x0, 0          x14=00000000
+            17081500           17066 1c000a94 00000693 addi             x13, x0, 0          x13=00000000
+            17082500           17067 1c000a96 9d890613 addi             x12, x18, -1576     x12=1c0009d8 x18:1c001000
+            17083500           17068 1c000a9a 00000513 addi             x10, x0, 0          x10=00000000
+            17084500           17069 1c000a9c 1fb000ef jal              x1, 2554             x1=1c000aa0
+            17102500           17087 1c001496 fb010113 addi             x2, x2, -80          x2=10000920  x2:10000970
+            17103500           17088 1c001498 03512a23 sw               x21, 52(x2)         x21:00000000  x2:10000920  PA:10000954
+            17104500           17089 1c00149a 05012a83 lw               x21, 80(x2)         x21=100fc720  x2:10000920  PA:10000970
+            17105500           17090 1c00149c 04912223 sw               x9, 68(x2)           x9:100fc720  x2:10000920  PA:10000964
+            17106500           17091 1c00149e 03312e23 sw               x19, 60(x2)         x19:00000000  x2:10000920  PA:1000095c
+            17122500           17107 1c0014a0 03712623 sw               x23, 44(x2)         x23:00000000  x2:10000920  PA:1000094c
+            17123500           17108 1c0014a2 03812423 sw               x24, 40(x2)         x24:00000000  x2:10000920  PA:10000948
+            17124500           17109 1c0014a4 03a12023 sw               x26, 32(x2)         x26:00000000  x2:10000920  PA:10000940
+            17125500           17110 1c0014a6 01b12e23 sw               x27, 28(x2)         x27:00000000  x2:10000920  PA:1000093c
+            17126500           17111 1c0014a8 00c00c33 add              x24, x0, x12        x24=1c0009d8 x12:1c0009d8
+            17127500           17112 1c0014aa 00b00db3 add              x27, x0, x11        x27=00000001 x11:00000001
+            17128500           17113 1c0014ac 00d00bb3 add              x23, x0, x13        x23=00000000 x13:00000000
+            17129500           17114 1c0014ae 00e00d33 add              x26, x0, x14        x26=00000000 x14:00000000
+            17146500           17131 1c0014b0 00f004b3 add              x9, x0, x15          x9=00000000 x15:00000000
+            17147500           17132 1c0014b2 010009b3 add              x19, x0, x16        x19=00000000 x16:00000000
+            17148500           17133 1c0014b4 04112623 sw               x1, 76(x2)           x1:1c000aa0  x2:10000920  PA:1000096c
+            17149500           17134 1c0014b6 04812423 sw               x8, 72(x2)           x8:00000002  x2:10000920  PA:10000968
+            17150500           17135 1c0014b8 05212023 sw               x18, 64(x2)         x18:1c001000  x2:10000920  PA:10000960
+            17151500           17136 1c0014ba 03412c23 sw               x20, 56(x2)         x20:00000000  x2:10000920  PA:10000958
+            17152500           17137 1c0014bc 03612823 sw               x22, 48(x2)         x22:00000000  x2:10000920  PA:10000950
+            17153500           17138 1c0014be 03912223 sw               x25, 36(x2)         x25:00000000  x2:10000920  PA:10000944
+            17170500           17155 1c0014c0 30047b73 csrrci           x22, 0x00000008, 0x300 x22=00001808
+            17174500           17159 1c0014c4 01100933 add              x18, x0, x17        x18=00000008 x17:00000008
+            17175500           17160 1c0014c6 00089463 bne              x17, x0, 8          x17:00000008
+            17195500           17180 1c0014ce 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            17196500           17181 1c0014d2 6a87ac83 lw               x25, 1704(x15)      x25=1c2fff50 x15:1c002000  PA:1c0026a8
+            17210500           17195 1c0014d6 01800793 addi             x15, x0, 24         x15=00000018
+            17211500           17196 1c0014d8 040d8a13 addi             x20, x27, 64        x20=00000041 x27:00000001
+            17212500           17197 1c0014dc 42fd8cb3 p.mac            x25, x27, x15       x25=1c2fff68 x25:1c2fff50 x27:00000001 x15:00000018
+            17229500           17214 1c0014e0 1b000737 lui              x14, 0x1b000000     x14=1b000000
+            17230500           17215 1c0014e4 000016b7 lui              x13, 0x1000         x13=00001000
+            17231500           17216 1c0014e6 016a1a13 slli             x20, x20, 0x16      x20=10400000 x20:00000041
+            17232500           17217 1c0014e8 00870713 addi             x14, x14, 8         x14=1b000008 x14:1b000000
+            17233500           17218 1c0014ec fff68693 addi             x13, x13, -1        x13=00000fff x13:00001000
+            17250500           17235 1c0014ee 004ca783 lw               x15, 4(x25)         x15=00000000 x25:1c2fff68  PA:1c2fff6c
+            17265500           17250 1c0014f2 00579413 slli             x8, x15, 0x5         x8=00000000 x15:00000000
+            17266500           17251 1c0014f6 00e40433 add              x8, x8, x14          x8=1b000008  x8:00000000 x14:1b000008
+            17267500           17252 1c0014f8 00d47433 and              x8, x8, x13          x8=00000008  x8:1b000008 x13:00000fff
+            17268500           17253 1c0014fa 01440433 add              x8, x8, x20          x8=10400008  x8:00000008 x20:10400000
+            17269500           17254 1c0014fc 00042603 lw               x12, 0(x8)          x12=00000000  x8:10400008  PA:10400008
+            17288500           17273 1c0014fe 00060763 beq              x12, x0, 14         x12:00000000
+            17291500           17276 1c00150c 00cca583 lw               x11, 12(x25)        x11=00000000 x25:1c2fff68  PA:1c2fff74
+            17310500           17295 1c001510 0017c793 xori             x15, x15, 1         x15=00000001 x15:00000000
+            17311500           17296 1c001514 00fca223 sw               x15, 4(x25)         x15:00000001 x25:1c2fff68  PA:1c2fff6c
+            17329500           17314 1c001518 00058863 beq              x11, x0, 16         x11:00000000
+            17348500           17333 1c001528 00049363 bne              x9, x0, 6            x9:00000000
+            17349500           17334 1c00152a 40000493 addi             x9, x0, 1024         x9=00000400
+            17366500           17351 1c00152e 00099463 bne              x19, x0, 8          x19:00000000
+            17367500           17352 1c001532 40000993 addi             x19, x0, 1024       x19=00000400
+            17368500           17353 1c001536 020d1163 bne              x26, x0, 34         x26:00000000
+            17369500           17354 1c00153a fff90793 addi             x15, x18, -1        x15=00000007 x18:00000008
+            17370500           17355 1c00153e 009005b3 add              x11, x0, x9         x11=00000400  x9:00000400
+            17387500           17372 1c001540 433785b3 p.mac            x11, x15, x19       x11=00002000 x11:00000400 x15:00000007 x19:00000400
+            17388500           17373 1c001544 002d8513 addi             x10, x27, 2         x10=00000003 x27:00000001
+            17389500           17374 1c001548 fff00d93 addi             x27, x0, -1         x27=ffffffff
+            17390500           17375 1c00154a 00bca823 sw               x11, 16(x25)        x11:00002000 x25:1c2fff68  PA:1c2fff78
+            17408500           17393 1c00154e c83ff0ef jal              x1, -894             x1=1c001550
+            17409500           17394 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+            17410500           17395 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000003
+            17411500           17396 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            17412500           17397 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+            17426500           17411 1c0011de ffe50513 addi             x10, x10, -2        x10=00000001 x10:00000003
+            17427500           17412 1c0011e0 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+            17428500           17413 1c0011e2 00f50533 add              x10, x10, x15       x10=10000994 x10:00000004 x15:10000990
+            17429500           17414 1c0011e4 f6fff06f jal              x0, -146           
+            17431500           17416 1c001152 00052783 lw               x15, 0(x10)         x15=10400990 x10:10000994  PA:10000994
+            17432500           17417 1c001154 00758593 addi             x11, x11, 7         x11=00002007 x11:00002000
+            17433500           17418 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00002000 x11:00002007
+            17434500           17419 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+            17435500           17420 1c00115c 00078963 beq              x15, x0, 18         x15:10400990
+            17436500           17421 1c00115e 0007a703 lw               x14, 0(x15)         x14=000ff670 x15:10400990  PA:10400990
+            17454500           17439 1c001160 00b74963 blt              x14, x11, 18        x14:000ff670 x11:00002000
+            17455500           17440 1c001164 00b71c63 bne              x14, x11, 24        x14:000ff670 x11:00002000
+            17458500           17443 1c00117c 40b70733 sub              x14, x14, x11       x14=000fd670 x14:000ff670 x11:00002000
+            17459500           17444 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000fd670 x15:10400990  PA:10400990
+            17479500           17464 1c001180 00e787b3 add              x15, x15, x14       x15=104fe000 x15:10400990 x14:000fd670
+            17480500           17465 1c001182 fedff06f jal              x0, -20            
+            17482500           17467 1c00116e 00f00533 add              x10, x0, x15        x10=104fe000 x15:104fe000
+            17483500           17468 1c001170 00008067 jalr             x0, x1, 0            x1:1c001550
+            17485500           17470 1c001550 00a00d33 add              x26, x0, x10        x26=104fe000 x10:104fe000
+            17486500           17471 1c001552 04050063 beq              x10, x0, 64         x10:104fe000
+            17487500           17472 1c001554 00aca623 sw               x10, 12(x25)        x10:104fe000 x25:1c2fff68  PA:1c2fff74
+            17505500           17490 1c001558 01500533 add              x10, x0, x21        x10=100fc720 x21:100fc720
+            17506500           17491 1c00155a 000a9363 bne              x21, x0, 6          x21:100fc720
+            17525500           17510 1c001560 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            17526500           17511 1c001562 009d0733 add              x14, x26, x9        x14=104fe400 x26:104fe000  x9:00000400
+            17527500           17512 1c001566 01842223 sw               x24, 4(x8)          x24:1c0009d8  x8:10400008  PA:1040000c
+            17547500           17532 1c00156a 01742423 sw               x23, 8(x8)          x23:00000000  x8:10400008  PA:10400010
+            17567500           17552 1c00156e 00e42623 sw               x14, 12(x8)         x14:104fe400  x8:10400008  PA:10400014
+            17587500           17572 1c001570 00942823 sw               x9, 16(x8)           x9:00000400  x8:10400008  PA:10400018
+            17607500           17592 1c001572 01342a23 sw               x19, 20(x8)         x19:00000400  x8:10400008  PA:1040001c
+            17627500           17612 1c001576 00a42c23 sw               x10, 24(x8)         x10:100fc720  x8:10400008  PA:10400020
+            17647500           17632 1c001578 00f42e23 sw               x15, 28(x8)         x15:1000013c  x8:10400008  PA:10400024
+            17667500           17652 1c00157a 002017b7 lui              x15, 0x201000       x15=00201000
+            17668500           17653 1c00157e 01242023 sw               x18, 0(x8)          x18:00000008  x8:10400008  PA:10400008
+            17688500           17673 1c001582 e0478793 addi             x15, x15, -508      x15=00200e04 x15:00201000
+            17689500           17674 1c001586 000a67a3 p.sw             x0, x0(x20)         x20:10400000  PA:10600e04
+            17712500           17697 1c00158a 00000d93 addi             x27, x0, 0          x27=00000000
+            17713500           17698 1c00158c 000a9363 bne              x21, x0, 6          x21:100fc720
+            17716500           17701 1c001592 300b1073 csrrw            x0, x22, 0x300      x22:00001808
+            17720500           17705 1c001596 04c12083 lw               x1, 76(x2)           x1=1c000aa0  x2:10000920  PA:1000096c
+            17721500           17706 1c001598 04812403 lw               x8, 72(x2)           x8=00000002  x2:10000920  PA:10000968
+            17722500           17707 1c00159a 01b00533 add              x10, x0, x27        x10=00000000 x27:00000000
+            17723500           17708 1c00159c 04412483 lw               x9, 68(x2)           x9=100fc720  x2:10000920  PA:10000964
+            17724500           17709 1c00159e 04012903 lw               x18, 64(x2)         x18=1c001000  x2:10000920  PA:10000960
+            17740500           17725 1c0015a0 03c12983 lw               x19, 60(x2)         x19=00000000  x2:10000920  PA:1000095c
+            17741500           17726 1c0015a2 03812a03 lw               x20, 56(x2)         x20=00000000  x2:10000920  PA:10000958
+            17742500           17727 1c0015a4 03412a83 lw               x21, 52(x2)         x21=00000000  x2:10000920  PA:10000954
+            17743500           17728 1c0015a6 03012b03 lw               x22, 48(x2)         x22=00000000  x2:10000920  PA:10000950
+            17744500           17729 1c0015a8 02c12b83 lw               x23, 44(x2)         x23=00000000  x2:10000920  PA:1000094c
+            17745500           17730 1c0015aa 02812c03 lw               x24, 40(x2)         x24=00000000  x2:10000920  PA:10000948
+            17746500           17731 1c0015ac 02412c83 lw               x25, 36(x2)         x25=00000000  x2:10000920  PA:10000944
+            17747500           17732 1c0015ae 02012d03 lw               x26, 32(x2)         x26=00000000  x2:10000920  PA:10000940
+            17748500           17733 1c0015b0 01c12d83 lw               x27, 28(x2)         x27=00000000  x2:10000920  PA:1000093c
+            17749500           17734 1c0015b2 05010113 addi             x2, x2, 80           x2=10000970  x2:10000920
+            17750500           17735 1c0015b4 00008067 jalr             x0, x1, 0            x1:1c000aa0
+            17752500           17737 1c000aa0 fe4433e3 p.bneimm         x8, -26              x8:00000002
+            17755500           17740 1c000a86 008005b3 add              x11, x0, x8         x11=00000002  x8:00000002
+            17756500           17741 1c000a88 00912023 sw               x9, 0(x2)            x9:100fc720  x2:10000970  PA:10000970
+            17757500           17742 1c000a8a 00140413 addi             x8, x8, 1            x8=00000003  x8:00000002
+            17758500           17743 1c000a8c 00800893 addi             x17, x0, 8          x17=00000008
+            17759500           17744 1c000a8e 00000813 addi             x16, x0, 0          x16=00000000
+            17760500           17745 1c000a90 00000793 addi             x15, x0, 0          x15=00000000
+            17761500           17746 1c000a92 00000713 addi             x14, x0, 0          x14=00000000
+            17762500           17747 1c000a94 00000693 addi             x13, x0, 0          x13=00000000
+            17763500           17748 1c000a96 9d890613 addi             x12, x18, -1576     x12=1c0009d8 x18:1c001000
+            17764500           17749 1c000a9a 00000513 addi             x10, x0, 0          x10=00000000
+            17765500           17750 1c000a9c 1fb000ef jal              x1, 2554             x1=1c000aa0
+            17767500           17752 1c001496 fb010113 addi             x2, x2, -80          x2=10000920  x2:10000970
+            17768500           17753 1c001498 03512a23 sw               x21, 52(x2)         x21:00000000  x2:10000920  PA:10000954
+            17769500           17754 1c00149a 05012a83 lw               x21, 80(x2)         x21=100fc720  x2:10000920  PA:10000970
+            17770500           17755 1c00149c 04912223 sw               x9, 68(x2)           x9:100fc720  x2:10000920  PA:10000964
+            17771500           17756 1c00149e 03312e23 sw               x19, 60(x2)         x19:00000000  x2:10000920  PA:1000095c
+            17772500           17757 1c0014a0 03712623 sw               x23, 44(x2)         x23:00000000  x2:10000920  PA:1000094c
+            17773500           17758 1c0014a2 03812423 sw               x24, 40(x2)         x24:00000000  x2:10000920  PA:10000948
+            17774500           17759 1c0014a4 03a12023 sw               x26, 32(x2)         x26:00000000  x2:10000920  PA:10000940
+            17775500           17760 1c0014a6 01b12e23 sw               x27, 28(x2)         x27:00000000  x2:10000920  PA:1000093c
+            17776500           17761 1c0014a8 00c00c33 add              x24, x0, x12        x24=1c0009d8 x12:1c0009d8
+            17777500           17762 1c0014aa 00b00db3 add              x27, x0, x11        x27=00000002 x11:00000002
+            17778500           17763 1c0014ac 00d00bb3 add              x23, x0, x13        x23=00000000 x13:00000000
+            17779500           17764 1c0014ae 00e00d33 add              x26, x0, x14        x26=00000000 x14:00000000
+            17780500           17765 1c0014b0 00f004b3 add              x9, x0, x15          x9=00000000 x15:00000000
+            17781500           17766 1c0014b2 010009b3 add              x19, x0, x16        x19=00000000 x16:00000000
+            17782500           17767 1c0014b4 04112623 sw               x1, 76(x2)           x1:1c000aa0  x2:10000920  PA:1000096c
+            17783500           17768 1c0014b6 04812423 sw               x8, 72(x2)           x8:00000003  x2:10000920  PA:10000968
+            17784500           17769 1c0014b8 05212023 sw               x18, 64(x2)         x18:1c001000  x2:10000920  PA:10000960
+            17785500           17770 1c0014ba 03412c23 sw               x20, 56(x2)         x20:00000000  x2:10000920  PA:10000958
+            17786500           17771 1c0014bc 03612823 sw               x22, 48(x2)         x22:00000000  x2:10000920  PA:10000950
+            17787500           17772 1c0014be 03912223 sw               x25, 36(x2)         x25:00000000  x2:10000920  PA:10000944
+            17788500           17773 1c0014c0 30047b73 csrrci           x22, 0x00000008, 0x300 x22=00001808
+            17792500           17777 1c0014c4 01100933 add              x18, x0, x17        x18=00000008 x17:00000008
+            17793500           17778 1c0014c6 00089463 bne              x17, x0, 8          x17:00000008
+            17797500           17782 1c0014ce 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            17798500           17783 1c0014d2 6a87ac83 lw               x25, 1704(x15)      x25=1c2fff50 x15:1c002000  PA:1c0026a8
+            17813500           17798 1c0014d6 01800793 addi             x15, x0, 24         x15=00000018
+            17814500           17799 1c0014d8 040d8a13 addi             x20, x27, 64        x20=00000042 x27:00000002
+            17815500           17800 1c0014dc 42fd8cb3 p.mac            x25, x27, x15       x25=1c2fff80 x25:1c2fff50 x27:00000002 x15:00000018
+            17816500           17801 1c0014e0 1b000737 lui              x14, 0x1b000000     x14=1b000000
+            17817500           17802 1c0014e4 000016b7 lui              x13, 0x1000         x13=00001000
+            17818500           17803 1c0014e6 016a1a13 slli             x20, x20, 0x16      x20=10800000 x20:00000042
+            17819500           17804 1c0014e8 00870713 addi             x14, x14, 8         x14=1b000008 x14:1b000000
+            17820500           17805 1c0014ec fff68693 addi             x13, x13, -1        x13=00000fff x13:00001000
+            17821500           17806 1c0014ee 004ca783 lw               x15, 4(x25)         x15=00000000 x25:1c2fff80  PA:1c2fff84
+            17836500           17821 1c0014f2 00579413 slli             x8, x15, 0x5         x8=00000000 x15:00000000
+            17837500           17822 1c0014f6 00e40433 add              x8, x8, x14          x8=1b000008  x8:00000000 x14:1b000008
+            17838500           17823 1c0014f8 00d47433 and              x8, x8, x13          x8=00000008  x8:1b000008 x13:00000fff
+            17839500           17824 1c0014fa 01440433 add              x8, x8, x20          x8=10800008  x8:00000008 x20:10800000
+            17840500           17825 1c0014fc 00042603 lw               x12, 0(x8)          x12=00000000  x8:10800008  PA:10800008
+            17858500           17843 1c0014fe 00060763 beq              x12, x0, 14         x12:00000000
+            17861500           17846 1c00150c 00cca583 lw               x11, 12(x25)        x11=00000000 x25:1c2fff80  PA:1c2fff8c
+            17875500           17860 1c001510 0017c793 xori             x15, x15, 1         x15=00000001 x15:00000000
+            17876500           17861 1c001514 00fca223 sw               x15, 4(x25)         x15:00000001 x25:1c2fff80  PA:1c2fff84
+            17894500           17879 1c001518 00058863 beq              x11, x0, 16         x11:00000000
+            17897500           17882 1c001528 00049363 bne              x9, x0, 6            x9:00000000
+            17898500           17883 1c00152a 40000493 addi             x9, x0, 1024         x9=00000400
+            17899500           17884 1c00152e 00099463 bne              x19, x0, 8          x19:00000000
+            17900500           17885 1c001532 40000993 addi             x19, x0, 1024       x19=00000400
+            17901500           17886 1c001536 020d1163 bne              x26, x0, 34         x26:00000000
+            17902500           17887 1c00153a fff90793 addi             x15, x18, -1        x15=00000007 x18:00000008
+            17903500           17888 1c00153e 009005b3 add              x11, x0, x9         x11=00000400  x9:00000400
+            17904500           17889 1c001540 433785b3 p.mac            x11, x15, x19       x11=00002000 x11:00000400 x15:00000007 x19:00000400
+            17905500           17890 1c001544 002d8513 addi             x10, x27, 2         x10=00000004 x27:00000002
+            17906500           17891 1c001548 fff00d93 addi             x27, x0, -1         x27=ffffffff
+            17907500           17892 1c00154a 00bca823 sw               x11, 16(x25)        x11:00002000 x25:1c2fff80  PA:1c2fff90
+            17925500           17910 1c00154e c83ff0ef jal              x1, -894             x1=1c001550
+            17926500           17911 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+            17927500           17912 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000004
+            17928500           17913 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            17929500           17914 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+            17944500           17929 1c0011de ffe50513 addi             x10, x10, -2        x10=00000002 x10:00000004
+            17945500           17930 1c0011e0 00251513 slli             x10, x10, 0x2       x10=00000008 x10:00000002
+            17946500           17931 1c0011e2 00f50533 add              x10, x10, x15       x10=10000998 x10:00000008 x15:10000990
+            17947500           17932 1c0011e4 f6fff06f jal              x0, -146           
+            17949500           17934 1c001152 00052783 lw               x15, 0(x10)         x15=10800990 x10:10000998  PA:10000998
+            17950500           17935 1c001154 00758593 addi             x11, x11, 7         x11=00002007 x11:00002000
+            17951500           17936 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00002000 x11:00002007
+            17952500           17937 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+            17953500           17938 1c00115c 00078963 beq              x15, x0, 18         x15:10800990
+            17954500           17939 1c00115e 0007a703 lw               x14, 0(x15)         x14=000ff670 x15:10800990  PA:10800990
+            17972500           17957 1c001160 00b74963 blt              x14, x11, 18        x14:000ff670 x11:00002000
+            17973500           17958 1c001164 00b71c63 bne              x14, x11, 24        x14:000ff670 x11:00002000
+            17976500           17961 1c00117c 40b70733 sub              x14, x14, x11       x14=000fd670 x14:000ff670 x11:00002000
+            17977500           17962 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000fd670 x15:10800990  PA:10800990
+            17997500           17982 1c001180 00e787b3 add              x15, x15, x14       x15=108fe000 x15:10800990 x14:000fd670
+            17998500           17983 1c001182 fedff06f jal              x0, -20            
+            18000500           17985 1c00116e 00f00533 add              x10, x0, x15        x10=108fe000 x15:108fe000
+            18001500           17986 1c001170 00008067 jalr             x0, x1, 0            x1:1c001550
+            18003500           17988 1c001550 00a00d33 add              x26, x0, x10        x26=108fe000 x10:108fe000
+            18004500           17989 1c001552 04050063 beq              x10, x0, 64         x10:108fe000
+            18005500           17990 1c001554 00aca623 sw               x10, 12(x25)        x10:108fe000 x25:1c2fff80  PA:1c2fff8c
+            18023500           18008 1c001558 01500533 add              x10, x0, x21        x10=100fc720 x21:100fc720
+            18024500           18009 1c00155a 000a9363 bne              x21, x0, 6          x21:100fc720
+            18027500           18012 1c001560 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            18028500           18013 1c001562 009d0733 add              x14, x26, x9        x14=108fe400 x26:108fe000  x9:00000400
+            18029500           18014 1c001566 01842223 sw               x24, 4(x8)          x24:1c0009d8  x8:10800008  PA:1080000c
+            18049500           18034 1c00156a 01742423 sw               x23, 8(x8)          x23:00000000  x8:10800008  PA:10800010
+            18069500           18054 1c00156e 00e42623 sw               x14, 12(x8)         x14:108fe400  x8:10800008  PA:10800014
+            18089500           18074 1c001570 00942823 sw               x9, 16(x8)           x9:00000400  x8:10800008  PA:10800018
+            18109500           18094 1c001572 01342a23 sw               x19, 20(x8)         x19:00000400  x8:10800008  PA:1080001c
+            18129500           18114 1c001576 00a42c23 sw               x10, 24(x8)         x10:100fc720  x8:10800008  PA:10800020
+            18149500           18134 1c001578 00f42e23 sw               x15, 28(x8)         x15:1000013c  x8:10800008  PA:10800024
+            18169500           18154 1c00157a 002017b7 lui              x15, 0x201000       x15=00201000
+            18170500           18155 1c00157e 01242023 sw               x18, 0(x8)          x18:00000008  x8:10800008  PA:10800008
+            18190500           18175 1c001582 e0478793 addi             x15, x15, -508      x15=00200e04 x15:00201000
+            18191500           18176 1c001586 000a67a3 p.sw             x0, x0(x20)         x20:10800000  PA:10a00e04
+            18214500           18199 1c00158a 00000d93 addi             x27, x0, 0          x27=00000000
+            18215500           18200 1c00158c 000a9363 bne              x21, x0, 6          x21:100fc720
+            18218500           18203 1c001592 300b1073 csrrw            x0, x22, 0x300      x22:00001808
+            18222500           18207 1c001596 04c12083 lw               x1, 76(x2)           x1=1c000aa0  x2:10000920  PA:1000096c
+            18223500           18208 1c001598 04812403 lw               x8, 72(x2)           x8=00000003  x2:10000920  PA:10000968
+            18224500           18209 1c00159a 01b00533 add              x10, x0, x27        x10=00000000 x27:00000000
+            18225500           18210 1c00159c 04412483 lw               x9, 68(x2)           x9=100fc720  x2:10000920  PA:10000964
+            18226500           18211 1c00159e 04012903 lw               x18, 64(x2)         x18=1c001000  x2:10000920  PA:10000960
+            18227500           18212 1c0015a0 03c12983 lw               x19, 60(x2)         x19=00000000  x2:10000920  PA:1000095c
+            18228500           18213 1c0015a2 03812a03 lw               x20, 56(x2)         x20=00000000  x2:10000920  PA:10000958
+            18229500           18214 1c0015a4 03412a83 lw               x21, 52(x2)         x21=00000000  x2:10000920  PA:10000954
+            18230500           18215 1c0015a6 03012b03 lw               x22, 48(x2)         x22=00000000  x2:10000920  PA:10000950
+            18231500           18216 1c0015a8 02c12b83 lw               x23, 44(x2)         x23=00000000  x2:10000920  PA:1000094c
+            18232500           18217 1c0015aa 02812c03 lw               x24, 40(x2)         x24=00000000  x2:10000920  PA:10000948
+            18233500           18218 1c0015ac 02412c83 lw               x25, 36(x2)         x25=00000000  x2:10000920  PA:10000944
+            18234500           18219 1c0015ae 02012d03 lw               x26, 32(x2)         x26=00000000  x2:10000920  PA:10000940
+            18235500           18220 1c0015b0 01c12d83 lw               x27, 28(x2)         x27=00000000  x2:10000920  PA:1000093c
+            18236500           18221 1c0015b2 05010113 addi             x2, x2, 80           x2=10000970  x2:10000920
+            18237500           18222 1c0015b4 00008067 jalr             x0, x1, 0            x1:1c000aa0
+            18239500           18224 1c000aa0 fe4433e3 p.bneimm         x8, -26              x8:00000003
+            18242500           18227 1c000a86 008005b3 add              x11, x0, x8         x11=00000003  x8:00000003
+            18243500           18228 1c000a88 00912023 sw               x9, 0(x2)            x9:100fc720  x2:10000970  PA:10000970
+            18244500           18229 1c000a8a 00140413 addi             x8, x8, 1            x8=00000004  x8:00000003
+            18245500           18230 1c000a8c 00800893 addi             x17, x0, 8          x17=00000008
+            18246500           18231 1c000a8e 00000813 addi             x16, x0, 0          x16=00000000
+            18247500           18232 1c000a90 00000793 addi             x15, x0, 0          x15=00000000
+            18248500           18233 1c000a92 00000713 addi             x14, x0, 0          x14=00000000
+            18249500           18234 1c000a94 00000693 addi             x13, x0, 0          x13=00000000
+            18250500           18235 1c000a96 9d890613 addi             x12, x18, -1576     x12=1c0009d8 x18:1c001000
+            18251500           18236 1c000a9a 00000513 addi             x10, x0, 0          x10=00000000
+            18252500           18237 1c000a9c 1fb000ef jal              x1, 2554             x1=1c000aa0
+            18254500           18239 1c001496 fb010113 addi             x2, x2, -80          x2=10000920  x2:10000970
+            18255500           18240 1c001498 03512a23 sw               x21, 52(x2)         x21:00000000  x2:10000920  PA:10000954
+            18256500           18241 1c00149a 05012a83 lw               x21, 80(x2)         x21=100fc720  x2:10000920  PA:10000970
+            18257500           18242 1c00149c 04912223 sw               x9, 68(x2)           x9:100fc720  x2:10000920  PA:10000964
+            18258500           18243 1c00149e 03312e23 sw               x19, 60(x2)         x19:00000000  x2:10000920  PA:1000095c
+            18259500           18244 1c0014a0 03712623 sw               x23, 44(x2)         x23:00000000  x2:10000920  PA:1000094c
+            18260500           18245 1c0014a2 03812423 sw               x24, 40(x2)         x24:00000000  x2:10000920  PA:10000948
+            18261500           18246 1c0014a4 03a12023 sw               x26, 32(x2)         x26:00000000  x2:10000920  PA:10000940
+            18262500           18247 1c0014a6 01b12e23 sw               x27, 28(x2)         x27:00000000  x2:10000920  PA:1000093c
+            18263500           18248 1c0014a8 00c00c33 add              x24, x0, x12        x24=1c0009d8 x12:1c0009d8
+            18264500           18249 1c0014aa 00b00db3 add              x27, x0, x11        x27=00000003 x11:00000003
+            18265500           18250 1c0014ac 00d00bb3 add              x23, x0, x13        x23=00000000 x13:00000000
+            18266500           18251 1c0014ae 00e00d33 add              x26, x0, x14        x26=00000000 x14:00000000
+            18267500           18252 1c0014b0 00f004b3 add              x9, x0, x15          x9=00000000 x15:00000000
+            18268500           18253 1c0014b2 010009b3 add              x19, x0, x16        x19=00000000 x16:00000000
+            18269500           18254 1c0014b4 04112623 sw               x1, 76(x2)           x1:1c000aa0  x2:10000920  PA:1000096c
+            18270500           18255 1c0014b6 04812423 sw               x8, 72(x2)           x8:00000004  x2:10000920  PA:10000968
+            18271500           18256 1c0014b8 05212023 sw               x18, 64(x2)         x18:1c001000  x2:10000920  PA:10000960
+            18272500           18257 1c0014ba 03412c23 sw               x20, 56(x2)         x20:00000000  x2:10000920  PA:10000958
+            18273500           18258 1c0014bc 03612823 sw               x22, 48(x2)         x22:00000000  x2:10000920  PA:10000950
+            18274500           18259 1c0014be 03912223 sw               x25, 36(x2)         x25:00000000  x2:10000920  PA:10000944
+            18275500           18260 1c0014c0 30047b73 csrrci           x22, 0x00000008, 0x300 x22=00001808
+            18279500           18264 1c0014c4 01100933 add              x18, x0, x17        x18=00000008 x17:00000008
+            18280500           18265 1c0014c6 00089463 bne              x17, x0, 8          x17:00000008
+            18284500           18269 1c0014ce 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            18285500           18270 1c0014d2 6a87ac83 lw               x25, 1704(x15)      x25=1c2fff50 x15:1c002000  PA:1c0026a8
+            18301500           18286 1c0014d6 01800793 addi             x15, x0, 24         x15=00000018
+            18302500           18287 1c0014d8 040d8a13 addi             x20, x27, 64        x20=00000043 x27:00000003
+            18303500           18288 1c0014dc 42fd8cb3 p.mac            x25, x27, x15       x25=1c2fff98 x25:1c2fff50 x27:00000003 x15:00000018
+            18304500           18289 1c0014e0 1b000737 lui              x14, 0x1b000000     x14=1b000000
+            18305500           18290 1c0014e4 000016b7 lui              x13, 0x1000         x13=00001000
+            18306500           18291 1c0014e6 016a1a13 slli             x20, x20, 0x16      x20=10c00000 x20:00000043
+            18307500           18292 1c0014e8 00870713 addi             x14, x14, 8         x14=1b000008 x14:1b000000
+            18308500           18293 1c0014ec fff68693 addi             x13, x13, -1        x13=00000fff x13:00001000
+            18309500           18294 1c0014ee 004ca783 lw               x15, 4(x25)         x15=00000000 x25:1c2fff98  PA:1c2fff9c
+            18324500           18309 1c0014f2 00579413 slli             x8, x15, 0x5         x8=00000000 x15:00000000
+            18325500           18310 1c0014f6 00e40433 add              x8, x8, x14          x8=1b000008  x8:00000000 x14:1b000008
+            18326500           18311 1c0014f8 00d47433 and              x8, x8, x13          x8=00000008  x8:1b000008 x13:00000fff
+            18327500           18312 1c0014fa 01440433 add              x8, x8, x20          x8=10c00008  x8:00000008 x20:10c00000
+            18328500           18313 1c0014fc 00042603 lw               x12, 0(x8)          x12=00000000  x8:10c00008  PA:10c00008
+            18346500           18331 1c0014fe 00060763 beq              x12, x0, 14         x12:00000000
+            18349500           18334 1c00150c 00cca583 lw               x11, 12(x25)        x11=00000000 x25:1c2fff98  PA:1c2fffa4
+            18366500           18351 1c001510 0017c793 xori             x15, x15, 1         x15=00000001 x15:00000000
+            18367500           18352 1c001514 00fca223 sw               x15, 4(x25)         x15:00000001 x25:1c2fff98  PA:1c2fff9c
+            18385500           18370 1c001518 00058863 beq              x11, x0, 16         x11:00000000
+            18388500           18373 1c001528 00049363 bne              x9, x0, 6            x9:00000000
+            18389500           18374 1c00152a 40000493 addi             x9, x0, 1024         x9=00000400
+            18390500           18375 1c00152e 00099463 bne              x19, x0, 8          x19:00000000
+            18391500           18376 1c001532 40000993 addi             x19, x0, 1024       x19=00000400
+            18392500           18377 1c001536 020d1163 bne              x26, x0, 34         x26:00000000
+            18393500           18378 1c00153a fff90793 addi             x15, x18, -1        x15=00000007 x18:00000008
+            18394500           18379 1c00153e 009005b3 add              x11, x0, x9         x11=00000400  x9:00000400
+            18395500           18380 1c001540 433785b3 p.mac            x11, x15, x19       x11=00002000 x11:00000400 x15:00000007 x19:00000400
+            18396500           18381 1c001544 002d8513 addi             x10, x27, 2         x10=00000005 x27:00000003
+            18397500           18382 1c001548 fff00d93 addi             x27, x0, -1         x27=ffffffff
+            18398500           18383 1c00154a 00bca823 sw               x11, 16(x25)        x11:00002000 x25:1c2fff98  PA:1c2fffa8
+            18416500           18401 1c00154e c83ff0ef jal              x1, -894             x1=1c001550
+            18417500           18402 1c0011d0 00100793 addi             x15, x0, 1          x15=00000001
+            18418500           18403 1c0011d2 00a7fa63 bgeu             x15, x10, 20        x15:00000001 x10:00000005
+            18419500           18404 1c0011d6 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            18420500           18405 1c0011da 69c7a783 lw               x15, 1692(x15)      x15=10000990 x15:1c002000  PA:1c00269c
+            18435500           18420 1c0011de ffe50513 addi             x10, x10, -2        x10=00000003 x10:00000005
+            18436500           18421 1c0011e0 00251513 slli             x10, x10, 0x2       x10=0000000c x10:00000003
+            18437500           18422 1c0011e2 00f50533 add              x10, x10, x15       x10=1000099c x10:0000000c x15:10000990
+            18438500           18423 1c0011e4 f6fff06f jal              x0, -146           
+            18440500           18425 1c001152 00052783 lw               x15, 0(x10)         x15=10c00990 x10:1000099c  PA:1000099c
+            18441500           18426 1c001154 00758593 addi             x11, x11, 7         x11=00002007 x11:00002000
+            18442500           18427 1c001156 c405b5b3 p.bclr           x11, x11, 2, 0      x11=00002000 x11:00002007
+            18443500           18428 1c00115a 00000693 addi             x13, x0, 0          x13=00000000
+            18444500           18429 1c00115c 00078963 beq              x15, x0, 18         x15:10c00990
+            18445500           18430 1c00115e 0007a703 lw               x14, 0(x15)         x14=000ff670 x15:10c00990  PA:10c00990
+            18463500           18448 1c001160 00b74963 blt              x14, x11, 18        x14:000ff670 x11:00002000
+            18464500           18449 1c001164 00b71c63 bne              x14, x11, 24        x14:000ff670 x11:00002000
+            18467500           18452 1c00117c 40b70733 sub              x14, x14, x11       x14=000fd670 x14:000ff670 x11:00002000
+            18468500           18453 1c00117e 00e7a023 sw               x14, 0(x15)         x14:000fd670 x15:10c00990  PA:10c00990
+            18488500           18473 1c001180 00e787b3 add              x15, x15, x14       x15=10cfe000 x15:10c00990 x14:000fd670
+            18489500           18474 1c001182 fedff06f jal              x0, -20            
+            18491500           18476 1c00116e 00f00533 add              x10, x0, x15        x10=10cfe000 x15:10cfe000
+            18492500           18477 1c001170 00008067 jalr             x0, x1, 0            x1:1c001550
+            18494500           18479 1c001550 00a00d33 add              x26, x0, x10        x26=10cfe000 x10:10cfe000
+            18495500           18480 1c001552 04050063 beq              x10, x0, 64         x10:10cfe000
+            18496500           18481 1c001554 00aca623 sw               x10, 12(x25)        x10:10cfe000 x25:1c2fff98  PA:1c2fffa4
+            18514500           18499 1c001558 01500533 add              x10, x0, x21        x10=100fc720 x21:100fc720
+            18515500           18500 1c00155a 000a9363 bne              x21, x0, 6          x21:100fc720
+            18518500           18503 1c001560 00c52783 lw               x15, 12(x10)        x15=1000013c x10:100fc720  PA:100fc72c
+            18519500           18504 1c001562 009d0733 add              x14, x26, x9        x14=10cfe400 x26:10cfe000  x9:00000400
+            18520500           18505 1c001566 01842223 sw               x24, 4(x8)          x24:1c0009d8  x8:10c00008  PA:10c0000c
+            18540500           18525 1c00156a 01742423 sw               x23, 8(x8)          x23:00000000  x8:10c00008  PA:10c00010
+            18560500           18545 1c00156e 00e42623 sw               x14, 12(x8)         x14:10cfe400  x8:10c00008  PA:10c00014
+            18580500           18565 1c001570 00942823 sw               x9, 16(x8)           x9:00000400  x8:10c00008  PA:10c00018
+            18600500           18585 1c001572 01342a23 sw               x19, 20(x8)         x19:00000400  x8:10c00008  PA:10c0001c
+            18620500           18605 1c001576 00a42c23 sw               x10, 24(x8)         x10:100fc720  x8:10c00008  PA:10c00020
+            18640500           18625 1c001578 00f42e23 sw               x15, 28(x8)         x15:1000013c  x8:10c00008  PA:10c00024
+            18660500           18645 1c00157a 002017b7 lui              x15, 0x201000       x15=00201000
+            18661500           18646 1c00157e 01242023 sw               x18, 0(x8)          x18:00000008  x8:10c00008  PA:10c00008
+            18681500           18666 1c001582 e0478793 addi             x15, x15, -508      x15=00200e04 x15:00201000
+            18682500           18667 1c001586 000a67a3 p.sw             x0, x0(x20)         x20:10c00000  PA:10e00e04
+            18705500           18690 1c00158a 00000d93 addi             x27, x0, 0          x27=00000000
+            18706500           18691 1c00158c 000a9363 bne              x21, x0, 6          x21:100fc720
+            18709500           18694 1c001592 300b1073 csrrw            x0, x22, 0x300      x22:00001808
+            18713500           18698 1c001596 04c12083 lw               x1, 76(x2)           x1=1c000aa0  x2:10000920  PA:1000096c
+            18714500           18699 1c001598 04812403 lw               x8, 72(x2)           x8=00000004  x2:10000920  PA:10000968
+            18715500           18700 1c00159a 01b00533 add              x10, x0, x27        x10=00000000 x27:00000000
+            18716500           18701 1c00159c 04412483 lw               x9, 68(x2)           x9=100fc720  x2:10000920  PA:10000964
+            18717500           18702 1c00159e 04012903 lw               x18, 64(x2)         x18=1c001000  x2:10000920  PA:10000960
+            18718500           18703 1c0015a0 03c12983 lw               x19, 60(x2)         x19=00000000  x2:10000920  PA:1000095c
+            18719500           18704 1c0015a2 03812a03 lw               x20, 56(x2)         x20=00000000  x2:10000920  PA:10000958
+            18720500           18705 1c0015a4 03412a83 lw               x21, 52(x2)         x21=00000000  x2:10000920  PA:10000954
+            18721500           18706 1c0015a6 03012b03 lw               x22, 48(x2)         x22=00000000  x2:10000920  PA:10000950
+            18722500           18707 1c0015a8 02c12b83 lw               x23, 44(x2)         x23=00000000  x2:10000920  PA:1000094c
+            18723500           18708 1c0015aa 02812c03 lw               x24, 40(x2)         x24=00000000  x2:10000920  PA:10000948
+            18724500           18709 1c0015ac 02412c83 lw               x25, 36(x2)         x25=00000000  x2:10000920  PA:10000944
+            18725500           18710 1c0015ae 02012d03 lw               x26, 32(x2)         x26=00000000  x2:10000920  PA:10000940
+            18726500           18711 1c0015b0 01c12d83 lw               x27, 28(x2)         x27=00000000  x2:10000920  PA:1000093c
+            18727500           18712 1c0015b2 05010113 addi             x2, x2, 80           x2=10000970  x2:10000920
+            18728500           18713 1c0015b4 00008067 jalr             x0, x1, 0            x1:1c000aa0
+            18730500           18715 1c000aa0 fe4433e3 p.bneimm         x8, -26              x8:00000004
+            18731500           18716 1c000aa4 00000513 addi             x10, x0, 0          x10=00000000
+            18732500           18717 1c000aa6 1c002937 lui              x18, 0x1c002000     x18=1c002000
+            18733500           18718 1c000aaa f2fff0ef jal              x1, -210             x1=1c000aac
+            18752500           18737 1c0009d8 ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+            18753500           18738 1c0009da 0ff00713 addi             x14, x0, 255        x14=000000ff
+            18772500           18757 1c0009de 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18773500           18758 1c0009e2 00112623 sw               x1, 12(x2)           x1:1c000aac  x2:10000960  PA:1000096c
+            18774500           18759 1c0009e4 00812423 sw               x8, 8(x2)            x8:00000004  x2:10000960  PA:10000968
+            18775500           18760 1c0009e6 00912223 sw               x9, 4(x2)            x9:100fc720  x2:10000960  PA:10000964
+            18776500           18761 1c0009e8 08e7a223 sw               x14, 132(x15)       x14:000000ff x15:1b204000  PA:1b204084
+            18777500           18762 1c0009ec 20078493 addi             x9, x15, 512         x9=1b204200 x15:1b204000
+            18798500           18783 1c0009f0 00e4a023 sw               x14, 0(x9)          x14:000000ff  x9:1b204200  PA:1b204200
+            18799500           18784 1c0009f2 20c78793 addi             x15, x15, 524       x15=1b20420c x15:1b204000
+            18800500           18785 1c0009f6 00e7a023 sw               x14, 0(x15)         x14:000000ff x15:1b20420c  PA:1b20420c
+            18801500           18786 1c0009f8 1c0017b7 lui              x15, 0x1c001000     x15=1c001000
+            18802500           18787 1c0009fc 9bc78793 addi             x15, x15, -1604     x15=1c0009bc x15:1c001000
+            18820500           18805 1c000a00 1b204737 lui              x14, 0x1b204000     x14=1b204000
+            18821500           18806 1c000a04 08f72023 sw               x15, 128(x14)       x15:1c0009bc x14:1b204000  PA:1b204080
+            18822500           18807 1c000a08 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18823500           18808 1c000a0c 08a7a023 sw               x10, 128(x15)       x10:00000000 x15:1b204000  PA:1b204080
+            18842500           18827 1c000a10 f1402673 csrrs            x12, x0, 0xf14      x12=00000000
+            18843500           18828 1c000a14 40565413 srai             x8, x12, 0x405       x8=00000000 x12:00000000
+            18844500           18829 1c000a18 f2643433 p.bclr           x8, x8, 25, 6        x8=00000000  x8:00000000
+            18845500           18830 1c000a1c 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18867500           18852 1c000a20 f4563633 p.bclr           x12, x12, 26, 5     x12=00000000 x12:00000000
+            18868500           18853 1c000a24 008005b3 add              x11, x0, x8         x11=00000000  x8:00000000
+            18869500           18854 1c000a26 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18870500           18855 1c000a2a 5e7000ef jal              x1, 3558             x1=1c000a2e
+            18892500           18877 1c001810 fc010113 addi             x2, x2, -64          x2=10000920  x2:10000960
+            18893500           18878 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:10000920  PA:10000944
+            18894500           18879 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18895500           18880 1c001818 02c12423 sw               x12, 40(x2)         x12:00000000  x2:10000920  PA:10000948
+            18896500           18881 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10000920  PA:1000094c
+            18897500           18882 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18898500           18883 1c00181e 02410693 addi             x13, x2, 36         x13=10000944  x2:10000920
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c000a2e  x2:10000920  PA:1000093c
+            18915500           18900 1c001828 02e12823 sw               x14, 48(x2)         x14:1b204000  x2:10000920  PA:10000950
+            18916500           18901 1c00182a 02f12a23 sw               x15, 52(x2)         x15:1b204000  x2:10000920  PA:10000954
+            18917500           18902 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10000920  PA:10000958
+            18918500           18903 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000008  x2:10000920  PA:1000095c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:10000944  x2:10000920  PA:1000092c
+            18937500           18922 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100008c0  x2:10000920
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100008d8  x2:100008c0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100008c0  PA:10000918
+            18958500           18943 1c001b76 05212823 sw               x18, 80(x2)         x18:1c002000  x2:100008c0  PA:10000910
+            18959500           18944 1c001b78 05312623 sw               x19, 76(x2)         x19:00000000  x2:100008c0  PA:1000090c
+            18960500           18945 1c001b7a 05412423 sw               x20, 72(x2)         x20:00000000  x2:100008c0  PA:10000908
+            18962500           18947 1c001b7c 05512223 sw               x21, 68(x2)         x21:00000000  x2:100008c0  PA:10000904
+            18963500           18948 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100008c0  PA:10000900
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100008c0  PA:100008fc
+            18983500           18968 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100008c0  PA:1000091c
+            18984500           18969 1c001b84 04912a23 sw               x9, 84(x2)           x9:1b204200  x2:100008c0  PA:10000914
+            18985500           18970 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100008c0  PA:100008f8
+            18986500           18971 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100008c0  PA:100008f4
+            18987500           18972 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18988500           18973 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18989500           18974 1c001b8e 00d00433 add              x8, x0, x13          x8=10000944 x13:10000944
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100008d8  x2:100008c0  PA:100008d4
+            19013500           18998 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19014500           18999 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19015500           19000 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19016500           19001 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19051500           19036 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19052500           19037 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104000
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19171500           19156 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19172500           19157 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19175500           19160 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19176500           19161 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19177500           19162 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19179500           19164 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19180500           19165 1c001778 fddff06f jal              x0, -36            
+            19182500           19167 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19183500           19168 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19184500           19169 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19185500           19170 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19186500           19171 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19187500           19172 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19188500           19173 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19189500           19174 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19190500           19175 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19191500           19176 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104000
+            19195500           19180 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19196500           19181 1c001bca 16a0006f jal              x0, 362            
+            19198500           19183 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19199500           19184 1c001d36 e69ff06f jal              x0, -408           
+            19202500           19187 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19221500           19206 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19222500           19207 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19225500           19210 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19226500           19211 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19227500           19212 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19229500           19214 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19230500           19215 1c001778 fddff06f jal              x0, -36            
+            19232500           19217 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19233500           19218 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19234500           19219 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19235500           19220 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19236500           19221 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19237500           19222 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19238500           19223 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19239500           19224 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19240500           19225 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19241500           19226 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104000
+            19245500           19230 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19246500           19231 1c001bca 16a0006f jal              x0, 362            
+            19248500           19233 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19249500           19234 1c001d36 e69ff06f jal              x0, -408           
+            19252500           19237 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19267500           19252 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19268500           19253 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19271500           19256 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19272500           19257 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19273500           19258 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19275500           19260 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19276500           19261 1c001778 fddff06f jal              x0, -36            
+            19278500           19263 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19279500           19264 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19280500           19265 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19281500           19266 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19282500           19267 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19283500           19268 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19284500           19269 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19285500           19270 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19286500           19271 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19287500           19272 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104000
+            19291500           19276 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19292500           19277 1c001bca 16a0006f jal              x0, 362            
+            19294500           19279 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19295500           19280 1c001d36 e69ff06f jal              x0, -408           
+            19298500           19283 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19313500           19298 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19314500           19299 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19317500           19302 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19318500           19303 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19319500           19304 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19321500           19306 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19322500           19307 1c001778 fddff06f jal              x0, -36            
+            19324500           19309 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19325500           19310 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19326500           19311 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19327500           19312 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19328500           19313 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19329500           19314 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19330500           19315 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19331500           19316 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19332500           19317 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19333500           19318 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104000
+            19337500           19322 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19338500           19323 1c001bca 16a0006f jal              x0, 362            
+            19340500           19325 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19341500           19326 1c001d36 e69ff06f jal              x0, -408           
+            19344500           19329 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19362500           19347 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19363500           19348 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19366500           19351 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19367500           19352 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19368500           19353 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19370500           19355 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19371500           19356 1c001778 fddff06f jal              x0, -36            
+            19373500           19358 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19374500           19359 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19375500           19360 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19376500           19361 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19377500           19362 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19378500           19363 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19379500           19364 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19380500           19365 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19381500           19366 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19382500           19367 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104000
+            19386500           19371 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19387500           19372 1c001bca 16a0006f jal              x0, 362            
+            19389500           19374 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19390500           19375 1c001d36 e69ff06f jal              x0, -408           
+            19393500           19378 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19412500           19397 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19413500           19398 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19416500           19401 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19417500           19402 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19418500           19403 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19420500           19405 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19421500           19406 1c001778 fddff06f jal              x0, -36            
+            19423500           19408 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19424500           19409 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19425500           19410 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19426500           19411 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19427500           19412 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19428500           19413 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19429500           19414 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19430500           19415 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19431500           19416 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19432500           19417 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104000
+            19436500           19421 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19437500           19422 1c001bca 16a0006f jal              x0, 362            
+            19439500           19424 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19440500           19425 1c001d36 e69ff06f jal              x0, -408           
+            19443500           19428 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19462500           19447 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19463500           19448 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19466500           19451 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19467500           19452 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19468500           19453 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19470500           19455 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19471500           19456 1c001778 fddff06f jal              x0, -36            
+            19473500           19458 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19474500           19459 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19475500           19460 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19476500           19461 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19477500           19462 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19478500           19463 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19479500           19464 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19480500           19465 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19481500           19466 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19482500           19467 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104000
+            19486500           19471 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19487500           19472 1c001bca 16a0006f jal              x0, 362            
+            19489500           19474 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19490500           19475 1c001d36 e69ff06f jal              x0, -408           
+            19493500           19478 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19512500           19497 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19513500           19498 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19516500           19501 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19517500           19502 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19518500           19503 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19520500           19505 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19521500           19506 1c001778 fddff06f jal              x0, -36            
+            19523500           19508 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19524500           19509 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19525500           19510 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19526500           19511 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19527500           19512 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19528500           19513 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19529500           19514 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19530500           19515 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19531500           19516 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19532500           19517 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104000
+            19536500           19521 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19537500           19522 1c001bca 16a0006f jal              x0, 362            
+            19539500           19524 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19540500           19525 1c001d36 e69ff06f jal              x0, -408           
+            19543500           19528 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19567500           19552 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19568500           19553 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19571500           19556 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19572500           19557 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19573500           19558 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19575500           19560 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19576500           19561 1c001778 fddff06f jal              x0, -36            
+            19578500           19563 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19579500           19564 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19580500           19565 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19581500           19566 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19582500           19567 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19583500           19568 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19584500           19569 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19585500           19570 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19586500           19571 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19587500           19572 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104000
+            19591500           19576 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19592500           19577 1c001bca 16a0006f jal              x0, 362            
+            19594500           19579 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19595500           19580 1c001d36 e69ff06f jal              x0, -408           
+            19598500           19583 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19614500           19599 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19615500           19600 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19618500           19603 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19619500           19604 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19620500           19605 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19622500           19607 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19623500           19608 1c001778 fddff06f jal              x0, -36            
+            19625500           19610 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19626500           19611 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19627500           19612 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19628500           19613 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19629500           19614 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19630500           19615 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19631500           19616 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19632500           19617 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19633500           19618 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19634500           19619 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104000
+            19638500           19623 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19639500           19624 1c001bca 16a0006f jal              x0, 362            
+            19641500           19626 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19642500           19627 1c001d36 e69ff06f jal              x0, -408           
+            19645500           19630 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19661500           19646 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19662500           19647 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19665500           19650 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19666500           19651 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19667500           19652 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19669500           19654 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19670500           19655 1c001778 fddff06f jal              x0, -36            
+            19672500           19657 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19673500           19658 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19674500           19659 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19675500           19660 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19676500           19661 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19677500           19662 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19678500           19663 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19679500           19664 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19680500           19665 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19681500           19666 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104000
+            19685500           19670 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19686500           19671 1c001bca 16a0006f jal              x0, 362            
+            19688500           19673 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19689500           19674 1c001d36 e69ff06f jal              x0, -408           
+            19692500           19677 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19707500           19692 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19708500           19693 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19711500           19696 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19712500           19697 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19713500           19698 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19715500           19700 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19716500           19701 1c001778 fddff06f jal              x0, -36            
+            19718500           19703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19719500           19704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19720500           19705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19721500           19706 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19722500           19707 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19723500           19708 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19724500           19709 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19725500           19710 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19726500           19711 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19727500           19712 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104000
+            19731500           19716 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19732500           19717 1c001bca 16a0006f jal              x0, 362            
+            19734500           19719 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19735500           19720 1c001d36 e69ff06f jal              x0, -408           
+            19738500           19723 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19755500           19740 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19756500           19741 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19759500           19744 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19760500           19745 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19761500           19746 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19763500           19748 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19764500           19749 1c001778 fddff06f jal              x0, -36            
+            19766500           19751 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19767500           19752 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19768500           19753 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19769500           19754 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19770500           19755 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19771500           19756 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19772500           19757 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19773500           19758 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19774500           19759 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19775500           19760 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104000
+            19779500           19764 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19780500           19765 1c001bca 16a0006f jal              x0, 362            
+            19782500           19767 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19783500           19768 1c001d36 e69ff06f jal              x0, -408           
+            19786500           19771 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19802500           19787 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19803500           19788 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19806500           19791 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19807500           19792 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19810500           19795 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19811500           19796 1c001778 fddff06f jal              x0, -36            
+            19813500           19798 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19814500           19799 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            19815500           19800 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19816500           19801 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            19817500           19802 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            19818500           19803 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            19819500           19804 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            19820500           19805 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            19821500           19806 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19822500           19807 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104000
+            19826500           19811 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19827500           19812 1c001bca 16a0006f jal              x0, 362            
+            19829500           19814 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19830500           19815 1c001d36 e69ff06f jal              x0, -408           
+            19833500           19818 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19848500           19833 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19849500           19834 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19852500           19837 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19855500           19840 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100008c0  PA:100008c4
+            19876500           19861 1c001bd0 00012423 sw               x0, 8(x2)            x2:100008c0  PA:100008c8
+            19877500           19862 1c001bd2 00010623 sb               x0, 12(x2)           x2:100008c0  PA:100008cc
+            19878500           19863 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19879500           19864 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100008c0  PA:100008c4
+            19898500           19883 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19899500           19884 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19900500           19885 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19901500           19886 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19902500           19887 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19936500           19921 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19947500           19932 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100008c0  PA:100008d0
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=10000948  x8:10000944
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:10000944  PA:10000944
+            20309500           20294 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100008c4  x2:100008c0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100008d8 x11:100008c4  PA:100008d4
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100008c4  PA:100008d0
+            20403500           20388 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20404500           20389 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20438500           20423 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20439500           20424 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20440500           20425 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20441500           20426 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20444500           20429 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100008c4  PA:100008d0
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100008d8  PA:100008d8
+            20584500           20569 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20585500           20570 1c001a5e 00168693 addi             x13, x13, 1         x13=100008d9 x13:100008d8
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100008d9  PA:100008d9
+            20605500           20590 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20607500           20592 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100008c4  x2:100008c0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100008a0  x2:100008c0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:10000944  x2:100008a0  PA:100008b8
+            20648500           20633 1c001a66 01062783 lw               x15, 16(x12)        x15=100008d8 x12:100008c4  PA:100008d4
+            20649500           20634 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100008c4  PA:100008c8
+            20650500           20635 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100008a0  PA:100008b4
+            20651500           20636 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100008a0  PA:100008b0
+            20652500           20637 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100008a0  PA:100008ac
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100008a0  PA:100008bc
+            20674500           20659 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100008a0  PA:100008a8
+            20675500           20660 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20676500           20661 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20677500           20662 1c001a78 00c004b3 add              x9, x0, x12          x9=100008c4 x12:100008c4
+            20678500           20663 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100008d9 x15:100008d8  PA:100008d8
+            20680500           20665 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100008c4  PA:100008cc
+            20699500           20684 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20702500           20687 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100008c4  PA:100008cc
+            20794500           20779 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            20815500           20800 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20816500           20801 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100008d8  x9:100008c4  PA:100008d4
+            20857500           20842 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100008d9 x20:100008d8  PA:100008d8
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104000
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100008da x20:100008d9  PA:100008d9
+            20933500           20918 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20934500           20919 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            20936500           20921 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20937500           20922 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100008a0  PA:100008bc
+            20958500           20943 1c001b02 01812403 lw               x8, 24(x2)           x8=10000944  x2:100008a0  PA:100008b8
+            20959500           20944 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100008a0  PA:100008b4
+            20960500           20945 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100008a0  PA:100008b0
+            20961500           20946 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100008a0  PA:100008ac
+            20962500           20947 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100008a0  PA:100008a8
+            20963500           20948 1c001b0c 02010113 addi             x2, x2, 32           x2=100008c0  x2:100008a0
+            20964500           20949 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=10000948 x24:10000948
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21003500           20988 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21004500           20989 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21007500           20992 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21008500           20993 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21009500           20994 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21011500           20996 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21012500           20997 1c001778 fddff06f jal              x0, -36            
+            21014500           20999 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21015500           21000 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21016500           21001 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21017500           21002 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21018500           21003 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21019500           21004 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21020500           21005 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21021500           21006 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21022500           21007 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21023500           21008 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104000
+            21027500           21012 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21028500           21013 1c001bca 16a0006f jal              x0, 362            
+            21030500           21015 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21031500           21016 1c001d36 e69ff06f jal              x0, -408           
+            21034500           21019 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21048500           21033 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21049500           21034 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21052500           21037 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21053500           21038 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21054500           21039 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21056500           21041 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21057500           21042 1c001778 fddff06f jal              x0, -36            
+            21059500           21044 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21060500           21045 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21061500           21046 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21062500           21047 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21063500           21048 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21064500           21049 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21065500           21050 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21066500           21051 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21067500           21052 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21068500           21053 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104000
+            21072500           21057 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21073500           21058 1c001bca 16a0006f jal              x0, 362            
+            21075500           21060 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21076500           21061 1c001d36 e69ff06f jal              x0, -408           
+            21079500           21064 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21094500           21079 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21095500           21080 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21098500           21083 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21101500           21086 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100008c0  PA:100008c4
+            21102500           21087 1c001bd0 00012423 sw               x0, 8(x2)            x2:100008c0  PA:100008c8
+            21103500           21088 1c001bd2 00010623 sb               x0, 12(x2)           x2:100008c0  PA:100008cc
+            21104500           21089 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21105500           21090 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21106500           21091 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21107500           21092 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100008c0  PA:100008c4
+            21108500           21093 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21109500           21094 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21110500           21095 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21111500           21096 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21112500           21097 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21113500           21098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21114500           21099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21115500           21100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21130500           21115 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21131500           21116 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21134500           21119 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21135500           21120 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21136500           21121 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21139500           21124 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21142500           21127 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21145500           21130 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21148500           21133 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21149500           21134 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21150500           21135 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21151500           21136 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21154500           21139 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21155500           21140 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21158500           21143 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21159500           21144 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21162500           21147 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21164500           21149 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21167500           21152 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21168500           21153 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21171500           21156 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21172500           21157 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21173500           21158 1c001f42 e09ff06f jal              x0, -504           
+            21175500           21160 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21176500           21161 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100008c0  PA:100008d0
+            21177500           21162 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21180500           21165 1c001e34 00440c13 addi             x24, x8, 4          x24=1000094c  x8:10000948
+            21181500           21166 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:10000948  PA:10000948
+            21182500           21167 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21185500           21170 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            21188500           21173 1c001e64 00410593 addi             x11, x2, 4          x11=100008c4  x2:100008c0
+            21189500           21174 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21191500           21176 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100008d8 x11:100008c4  PA:100008d4
+            21192500           21177 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100008c4  PA:100008d0
+            21193500           21178 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21194500           21179 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            21228500           21213 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            21229500           21214 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21230500           21215 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21231500           21216 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21234500           21219 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100008c4  PA:100008d0
+            21235500           21220 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            21269500           21254 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            21303500           21288 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21334500           21319 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21335500           21320 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            21336500           21321 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            21337500           21322 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            21338500           21323 1c001a38 01e0006f jal              x0, 30             
+            21340500           21325 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            21341500           21326 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100008d8  PA:100008d8
+            21342500           21327 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21343500           21328 1c001a5e 00168693 addi             x13, x13, 1         x13=100008d9 x13:100008d8
+            21344500           21329 1c001a60 fb1ff06f jal              x0, -80            
+            21346500           21331 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21347500           21332 1c001a12 00068023 sb               x0, 0(x13)          x13:100008d9  PA:100008d9
+            21348500           21333 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21350500           21335 1c001e68 f17ff06f jal              x0, -234           
+            21352500           21337 1c001d7e 00410613 addi             x12, x2, 4          x12=100008c4  x2:100008c0
+            21353500           21338 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21354500           21339 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21355500           21340 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21357500           21342 1c001a62 fe010113 addi             x2, x2, -32          x2=100008a0  x2:100008c0
+            21358500           21343 1c001a64 00812c23 sw               x8, 24(x2)           x8:10000948  x2:100008a0  PA:100008b8
+            21359500           21344 1c001a66 01062783 lw               x15, 16(x12)        x15=100008d8 x12:100008c4  PA:100008d4
+            21360500           21345 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100008c4  PA:100008c8
+            21361500           21346 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100008a0  PA:100008b4
+            21362500           21347 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100008a0  PA:100008b0
+            21363500           21348 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100008a0  PA:100008ac
+            21364500           21349 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100008a0  PA:100008bc
+            21365500           21350 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100008a0  PA:100008a8
+            21366500           21351 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21367500           21352 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21368500           21353 1c001a78 00c004b3 add              x9, x0, x12          x9=100008c4 x12:100008c4
+            21369500           21354 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100008d9 x15:100008d8  PA:100008d8
+            21371500           21356 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            21372500           21357 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21373500           21358 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100008c4  PA:100008cc
+            21375500           21360 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21378500           21363 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            21380500           21365 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21381500           21366 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21384500           21369 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21385500           21370 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21386500           21371 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21389500           21374 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21390500           21375 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21391500           21376 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21392500           21377 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21393500           21378 1c001b36 f71ff06f jal              x0, -144           
+            21395500           21380 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100008c4  PA:100008cc
+            21397500           21382 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21400500           21385 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            21402500           21387 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21403500           21388 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21406500           21391 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            21407500           21392 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21408500           21393 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21409500           21394 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21410500           21395 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100008d8  x9:100008c4  PA:100008d4
+            21412500           21397 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100008d9 x20:100008d8  PA:100008d8
+            21414500           21399 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            21417500           21402 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21418500           21403 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21420500           21405 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            21421500           21406 1c001778 fddff06f jal              x0, -36            
+            21423500           21408 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21424500           21409 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21425500           21410 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21426500           21411 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21427500           21412 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21428500           21413 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21429500           21414 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21430500           21415 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21431500           21416 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21432500           21417 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104000
+            21436500           21421 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21437500           21422 1c001b62 f8bff06f jal              x0, -118           
+            21439500           21424 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100008da x20:100008d9  PA:100008d9
+            21441500           21426 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21442500           21427 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100008c4  PA:100008c4
+            21444500           21429 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21445500           21430 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21448500           21433 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100008a0  PA:100008bc
+            21449500           21434 1c001b02 01812403 lw               x8, 24(x2)           x8=10000948  x2:100008a0  PA:100008b8
+            21450500           21435 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100008a0  PA:100008b4
+            21451500           21436 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100008a0  PA:100008b0
+            21452500           21437 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100008a0  PA:100008ac
+            21453500           21438 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100008a0  PA:100008a8
+            21454500           21439 1c001b0c 02010113 addi             x2, x2, 32           x2=100008c0  x2:100008a0
+            21455500           21440 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21457500           21442 1c001d86 01800433 add              x8, x0, x24          x8=1000094c x24:1000094c
+            21458500           21443 1c001d88 fadff06f jal              x0, -84            
+            21460500           21445 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21461500           21446 1c001d36 e69ff06f jal              x0, -408           
+            21464500           21449 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21478500           21463 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21479500           21464 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21482500           21467 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21483500           21468 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21484500           21469 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21486500           21471 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21487500           21472 1c001778 fddff06f jal              x0, -36            
+            21489500           21474 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21490500           21475 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21491500           21476 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21492500           21477 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21493500           21478 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21494500           21479 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21495500           21480 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21496500           21481 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21497500           21482 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21498500           21483 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104000
+            21502500           21487 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21503500           21488 1c001bca 16a0006f jal              x0, 362            
+            21505500           21490 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21506500           21491 1c001d36 e69ff06f jal              x0, -408           
+            21509500           21494 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21523500           21508 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21524500           21509 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21527500           21512 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21528500           21513 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21529500           21514 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21531500           21516 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21532500           21517 1c001778 fddff06f jal              x0, -36            
+            21534500           21519 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21535500           21520 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21536500           21521 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21537500           21522 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21538500           21523 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21539500           21524 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21540500           21525 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21541500           21526 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21542500           21527 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21543500           21528 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104000
+            21547500           21532 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21548500           21533 1c001bca 16a0006f jal              x0, 362            
+            21550500           21535 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21551500           21536 1c001d36 e69ff06f jal              x0, -408           
+            21554500           21539 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21568500           21553 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21569500           21554 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21572500           21557 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21573500           21558 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21574500           21559 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21576500           21561 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21577500           21562 1c001778 fddff06f jal              x0, -36            
+            21579500           21564 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21580500           21565 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000000
+            21581500           21566 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21582500           21567 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000000 x15:00000000
+            21583500           21568 1c001762 00279793 slli             x15, x15, 0x2       x15=00000000 x15:00000000
+            21584500           21569 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000000
+            21585500           21570 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000000 x13:00001f80
+            21586500           21571 1c00176a 00e787b3 add              x15, x15, x14       x15=00000000 x15:00000000 x14:00000000
+            21587500           21572 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21588500           21573 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104000
+            21592500           21577 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21593500           21578 1c001bca 16a0006f jal              x0, 362            
+            21595500           21580 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21596500           21581 1c001d36 e69ff06f jal              x0, -408           
+            21599500           21584 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21613500           21598 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21614500           21599 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21615500           21600 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100008c0  PA:1000091c
+            21616500           21601 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100008c0  PA:10000918
+            21617500           21602 1c001bac 05412483 lw               x9, 84(x2)           x9=1b204200  x2:100008c0  PA:10000914
+            21618500           21603 1c001bae 05012903 lw               x18, 80(x2)         x18=1c002000  x2:100008c0  PA:10000910
+            21634500           21619 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000000  x2:100008c0  PA:1000090c
+            21635500           21620 1c001bb2 04812a03 lw               x20, 72(x2)         x20=00000000  x2:100008c0  PA:10000908
+            21636500           21621 1c001bb4 04412a83 lw               x21, 68(x2)         x21=00000000  x2:100008c0  PA:10000904
+            21637500           21622 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100008c0  PA:10000900
+            21638500           21623 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100008c0  PA:100008fc
+            21639500           21624 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100008c0  PA:100008f8
+            21640500           21625 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100008c0  PA:100008f4
+            21641500           21626 1c001bbe 06010113 addi             x2, x2, 96           x2=10000920  x2:100008c0
+            21642500           21627 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21644500           21629 1c001834 01c12083 lw               x1, 28(x2)           x1=1c000a2e  x2:10000920  PA:1000093c
+            21645500           21630 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21646500           21631 1c001838 04010113 addi             x2, x2, 64           x2=10000960  x2:10000920
+            21647500           21632 1c00183a 00008067 jalr             x0, x1, 0            x1:1c000a2e
+            21685500           21670 1c000a2e 01c4e783 p.elw            x15, 28(x9)         x15=00000000  x9:1b204200  PA:1b20421c
+            21694500           21679 1c000a32 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            21695500           21680 1c000a36 00241413 slli             x8, x8, 0x2          x8=00000000  x8:00000000
+            21696500           21681 1c000a38 68478793 addi             x15, x15, 1668      x15=1c002684 x15:1c002000
+            21697500           21682 1c000a3c 00100713 addi             x14, x0, 1          x14=00000001
+            21714500           21699 1c000a3e 00e7e423 p.sw             x14, x0(x15)        x14:00000001 x15:1c002684  PA:1c002684
+            21733500           21718 1c000a42 00c12083 lw               x1, 12(x2)           x1=1c000aac  x2:10000960  PA:1000096c
+            21734500           21719 1c000a44 00812403 lw               x8, 8(x2)            x8=00000004  x2:10000960  PA:10000968
+            21735500           21720 1c000a46 00412483 lw               x9, 4(x2)            x9=100fc720  x2:10000960  PA:10000964
+            21736500           21721 1c000a48 01010113 addi             x2, x2, 16           x2=10000970  x2:10000960
+            21737500           21722 1c000a4a 00008067 jalr             x0, x1, 0            x1:1c000aac
+            21739500           21724 1c000aac 00100493 addi             x9, x0, 1            x9=00000001
+            21756500           21741 1c000aae 68490913 addi             x18, x18, 1668      x18=1c002684 x18:1c002000
+            21757500           21742 1c000ab2 10000413 addi             x8, x0, 256          x8=00000100
+            21758500           21743 1c000ab6 00249713 slli             x14, x9, 0x2        x14=00000004  x9:00000001
+            21759500           21744 1c000aba 01270733 add              x14, x14, x18       x14=1c002688 x14:00000004 x18:1c002684
+            21760500           21745 1c000abc 00072783 lw               x15, 0(x14)         x15=00000001 x14:1c002688  PA:1c002688
+            21776500           21761 1c000abe 00079a63 bne              x15, x0, 20         x15:00000001
+            21798500           21783 1c000ad2 009005b3 add              x11, x0, x9         x11=00000001  x9:00000001
+            21799500           21784 1c000ad4 00000693 addi             x13, x0, 0          x13=00000000
+            21800500           21785 1c000ad6 00148493 addi             x9, x9, 1            x9=00000002  x9:00000001
+            21801500           21786 1c000ad8 00000613 addi             x12, x0, 0          x12=00000000
+            21802500           21787 1c000ada 00000513 addi             x10, x0, 0          x10=00000000
+            21803500           21788 1c000adc 0c7000ef jal              x1, 2246             x1=1c000ae0
+            21822500           21807 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            21823500           21808 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000100  x2:10000940  PA:10000968
+            21824500           21809 1c0013a6 00b00433 add              x8, x0, x11          x8=00000001 x11:00000001
+            21825500           21810 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000ae0  x2:10000940  PA:1000096c
+            21826500           21811 1c0013aa 02912223 sw               x9, 36(x2)           x9:00000002  x2:10000940  PA:10000964
+            21827500           21812 1c0013ac 03212023 sw               x18, 32(x2)         x18:1c002684  x2:10000940  PA:10000960
+            21828500           21813 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            21845500           21830 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            21846500           21831 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            21847500           21832 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            21851500           21836 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            21852500           21837 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000018 x11:00000001 x20:00000018
+            21869500           21854 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            21870500           21855 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            21884500           21869 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            21885500           21870 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff68 x15:1c2fff50 x20:00000018
+            21886500           21871 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000001 x15:1c2fff68  PA:1c2fff68
+            21900500           21885 1c0013cc 02050363 beq              x10, x0, 38         x10:00000000
+            21919500           21904 1c0013f2 fff70713 addi             x14, x14, -1        x14=00000000 x14:00000001
+            21920500           21905 1c0013f4 fddff06f jal              x0, -36            
+            21922500           21907 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000000 x15:1c2fff68  PA:1c2fff68
+            21940500           21925 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000000 x15:1c2fff68  PA:1c2fff68
+            21955500           21940 1c0013d4 02049163 bne              x9, x0, 34           x9:00000000
+            21956500           21941 1c0013d6 00068363 beq              x13, x0, 6          x13:00000000
+            21959500           21944 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            21976500           21961 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000ae0  x2:10000940  PA:1000096c
+            21977500           21962 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000100  x2:10000940  PA:10000968
+            21978500           21963 1c0013e4 02412483 lw               x9, 36(x2)           x9=00000002  x2:10000940  PA:10000964
+            21979500           21964 1c0013e6 02012903 lw               x18, 32(x2)         x18=1c002684  x2:10000940  PA:10000960
+            21980500           21965 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            21981500           21966 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            21982500           21967 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            21983500           21968 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            21984500           21969 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000ae0
+            21986500           21971 1c000ae0 fc44bbe3 p.bneimm         x9, -42              x9:00000002
+            21989500           21974 1c000ab6 00249713 slli             x14, x9, 0x2        x14=00000008  x9:00000002
+            21990500           21975 1c000aba 01270733 add              x14, x14, x18       x14=1c00268c x14:00000008 x18:1c002684
+            21991500           21976 1c000abc 00072783 lw               x15, 0(x14)         x15=00000001 x14:1c00268c  PA:1c00268c
+            22006500           21991 1c000abe 00079a63 bne              x15, x0, 20         x15:00000001
+            22009500           21994 1c000ad2 009005b3 add              x11, x0, x9         x11=00000002  x9:00000002
+            22010500           21995 1c000ad4 00000693 addi             x13, x0, 0          x13=00000000
+            22011500           21996 1c000ad6 00148493 addi             x9, x9, 1            x9=00000003  x9:00000002
+            22012500           21997 1c000ad8 00000613 addi             x12, x0, 0          x12=00000000
+            22013500           21998 1c000ada 00000513 addi             x10, x0, 0          x10=00000000
+            22014500           21999 1c000adc 0c7000ef jal              x1, 2246             x1=1c000ae0
+            22016500           22001 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            22017500           22002 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000100  x2:10000940  PA:10000968
+            22018500           22003 1c0013a6 00b00433 add              x8, x0, x11          x8=00000002 x11:00000002
+            22019500           22004 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000ae0  x2:10000940  PA:1000096c
+            22020500           22005 1c0013aa 02912223 sw               x9, 36(x2)           x9:00000003  x2:10000940  PA:10000964
+            22021500           22006 1c0013ac 03212023 sw               x18, 32(x2)         x18:1c002684  x2:10000940  PA:10000960
+            22022500           22007 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            22023500           22008 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            22024500           22009 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            22025500           22010 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            22029500           22014 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            22030500           22015 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000030 x11:00000002 x20:00000018
+            22031500           22016 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            22032500           22017 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            22046500           22031 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            22047500           22032 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff80 x15:1c2fff50 x20:00000030
+            22048500           22033 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000001 x15:1c2fff80  PA:1c2fff80
+            22062500           22047 1c0013cc 02050363 beq              x10, x0, 38         x10:00000000
+            22065500           22050 1c0013f2 fff70713 addi             x14, x14, -1        x14=00000000 x14:00000001
+            22066500           22051 1c0013f4 fddff06f jal              x0, -36            
+            22068500           22053 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000000 x15:1c2fff80  PA:1c2fff80
+            22086500           22071 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000000 x15:1c2fff80  PA:1c2fff80
+            22101500           22086 1c0013d4 02049163 bne              x9, x0, 34           x9:00000000
+            22102500           22087 1c0013d6 00068363 beq              x13, x0, 6          x13:00000000
+            22105500           22090 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            22109500           22094 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000ae0  x2:10000940  PA:1000096c
+            22110500           22095 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000100  x2:10000940  PA:10000968
+            22111500           22096 1c0013e4 02412483 lw               x9, 36(x2)           x9=00000003  x2:10000940  PA:10000964
+            22112500           22097 1c0013e6 02012903 lw               x18, 32(x2)         x18=1c002684  x2:10000940  PA:10000960
+            22113500           22098 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            22114500           22099 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            22115500           22100 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            22116500           22101 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            22117500           22102 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000ae0
+            22119500           22104 1c000ae0 fc44bbe3 p.bneimm         x9, -42              x9:00000003
+            22122500           22107 1c000ab6 00249713 slli             x14, x9, 0x2        x14=0000000c  x9:00000003
+            22123500           22108 1c000aba 01270733 add              x14, x14, x18       x14=1c002690 x14:0000000c x18:1c002684
+            22124500           22109 1c000abc 00072783 lw               x15, 0(x14)         x15=00000001 x14:1c002690  PA:1c002690
+            22139500           22124 1c000abe 00079a63 bne              x15, x0, 20         x15:00000001
+            22142500           22127 1c000ad2 009005b3 add              x11, x0, x9         x11=00000003  x9:00000003
+            22143500           22128 1c000ad4 00000693 addi             x13, x0, 0          x13=00000000
+            22144500           22129 1c000ad6 00148493 addi             x9, x9, 1            x9=00000004  x9:00000003
+            22145500           22130 1c000ad8 00000613 addi             x12, x0, 0          x12=00000000
+            22146500           22131 1c000ada 00000513 addi             x10, x0, 0          x10=00000000
+            22147500           22132 1c000adc 0c7000ef jal              x1, 2246             x1=1c000ae0
+            22149500           22134 1c0013a2 fd010113 addi             x2, x2, -48          x2=10000940  x2:10000970
+            22150500           22135 1c0013a4 02812423 sw               x8, 40(x2)           x8:00000100  x2:10000940  PA:10000968
+            22151500           22136 1c0013a6 00b00433 add              x8, x0, x11          x8=00000003 x11:00000003
+            22152500           22137 1c0013a8 02112623 sw               x1, 44(x2)           x1:1c000ae0  x2:10000940  PA:1000096c
+            22153500           22138 1c0013aa 02912223 sw               x9, 36(x2)           x9:00000004  x2:10000940  PA:10000964
+            22154500           22139 1c0013ac 03212023 sw               x18, 32(x2)         x18:1c002684  x2:10000940  PA:10000960
+            22155500           22140 1c0013ae 01312e23 sw               x19, 28(x2)         x19:00000000  x2:10000940  PA:1000095c
+            22156500           22141 1c0013b0 01412c23 sw               x20, 24(x2)         x20:00000000  x2:10000940  PA:10000958
+            22157500           22142 1c0013b2 01512a23 sw               x21, 20(x2)         x21:00000000  x2:10000940  PA:10000954
+            22158500           22143 1c0013b4 30047973 csrrci           x18, 0x00000008, 0x300 x18=00001808
+            22162500           22147 1c0013b8 01800a13 addi             x20, x0, 24         x20=00000018
+            22163500           22148 1c0013ba 03458a33 mul              x20, x11, x20       x20=00000048 x11:00000003 x20:00000018
+            22164500           22149 1c0013be 1c002737 lui              x14, 0x1c002000     x14=1c002000
+            22165500           22150 1c0013c2 6a872783 lw               x15, 1704(x14)      x15=1c2fff50 x14:1c002000  PA:1c0026a8
+            22179500           22164 1c0013c6 00e00ab3 add              x21, x0, x14        x21=1c002000 x14:1c002000
+            22180500           22165 1c0013c8 014787b3 add              x15, x15, x20       x15=1c2fff98 x15:1c2fff50 x20:00000048
+            22181500           22166 1c0013ca 0007a703 lw               x14, 0(x15)         x14=00000001 x15:1c2fff98  PA:1c2fff98
+            22195500           22180 1c0013cc 02050363 beq              x10, x0, 38         x10:00000000
+            22198500           22183 1c0013f2 fff70713 addi             x14, x14, -1        x14=00000000 x14:00000001
+            22199500           22184 1c0013f4 fddff06f jal              x0, -36            
+            22201500           22186 1c0013d0 00e7a023 sw               x14, 0(x15)         x14:00000000 x15:1c2fff98  PA:1c2fff98
+            22219500           22204 1c0013d2 0007a483 lw               x9, 0(x15)           x9=00000000 x15:1c2fff98  PA:1c2fff98
+            22234500           22219 1c0013d4 02049163 bne              x9, x0, 34           x9:00000000
+            22235500           22220 1c0013d6 00068363 beq              x13, x0, 6          x13:00000000
+            22238500           22223 1c0013dc 30091073 csrrw            x0, x18, 0x300      x18:00001808
+            22242500           22227 1c0013e0 02c12083 lw               x1, 44(x2)           x1=1c000ae0  x2:10000940  PA:1000096c
+            22243500           22228 1c0013e2 02812403 lw               x8, 40(x2)           x8=00000100  x2:10000940  PA:10000968
+            22244500           22229 1c0013e4 02412483 lw               x9, 36(x2)           x9=00000004  x2:10000940  PA:10000964
+            22245500           22230 1c0013e6 02012903 lw               x18, 32(x2)         x18=1c002684  x2:10000940  PA:10000960
+            22246500           22231 1c0013e8 01c12983 lw               x19, 28(x2)         x19=00000000  x2:10000940  PA:1000095c
+            22247500           22232 1c0013ea 01812a03 lw               x20, 24(x2)         x20=00000000  x2:10000940  PA:10000958
+            22248500           22233 1c0013ec 01412a83 lw               x21, 20(x2)         x21=00000000  x2:10000940  PA:10000954
+            22249500           22234 1c0013ee 03010113 addi             x2, x2, 48           x2=10000970  x2:10000940
+            22250500           22235 1c0013f0 00008067 jalr             x0, x1, 0            x1:1c000ae0
+            22252500           22237 1c000ae0 fc44bbe3 p.bneimm         x9, -42              x9:00000004
+            22253500           22238 1c000ae4 01c12083 lw               x1, 28(x2)           x1=1c0000ec  x2:10000970  PA:1000098c
+            22254500           22239 1c000ae6 01812403 lw               x8, 24(x2)           x8=00000000  x2:10000970  PA:10000988
+            22255500           22240 1c000ae8 1b2007b7 lui              x15, 0x1b200000     x15=1b200000
+            22256500           22241 1c000aec 00100713 addi             x14, x0, 1          x14=00000001
+            22257500           22242 1c000aee 00e7a023 sw               x14, 0(x15)         x14:00000001 x15:1b200000  PA:1b200000
+            22273500           22258 1c000af0 01412483 lw               x9, 20(x2)           x9=00000000  x2:10000970  PA:10000984
+            22274500           22259 1c000af2 01012903 lw               x18, 16(x2)         x18=00000000  x2:10000970  PA:10000980
+            22275500           22260 1c000af4 00000513 addi             x10, x0, 0          x10=00000000
+            22276500           22261 1c000af6 02010113 addi             x2, x2, 32           x2=10000990  x2:10000970
+            22277500           22262 1c000af8 00008067 jalr             x0, x1, 0            x1:1c0000ec
+            22279500           22264 1c0000ec 00a00433 add              x8, x0, x10          x8=00000000 x10:00000000
+            22280500           22265 1c0000ee 44f000ef jal              x1, 3150             x1=1c0000f2
+            22282500           22267 1c000d3c ff010113 addi             x2, x2, -16          x2=10000980  x2:10000990
+            22283500           22268 1c000d3e 00812423 sw               x8, 8(x2)            x8:00000000  x2:10000980  PA:10000988
+            22299500           22284 1c000d40 00100513 addi             x10, x0, 1          x10=00000001
+            22300500           22285 1c000d42 10000437 lui              x8, 0x10000000       x8=10000000
+            22301500           22286 1c000d46 00112623 sw               x1, 12(x2)           x1:1c0000f2  x2:10000980  PA:1000098c
+            22302500           22287 1c000d48 18840413 addi             x8, x8, 392          x8=10000188  x8:10000000
+            22303500           22288 1c000d4c 0f2000ef jal              x1, 242              x1=1c000d4e
+            22337500           22322 1c000e3e ff010113 addi             x2, x2, -16          x2=10000970  x2:10000980
+            22354500           22339 1c000e40 00812423 sw               x8, 8(x2)            x8:10000188  x2:10000970  PA:10000978
+            22355500           22340 1c000e42 10000437 lui              x8, 0x10000000       x8=10000000
+            22356500           22341 1c000e46 00251513 slli             x10, x10, 0x2       x10=00000004 x10:00000001
+            22357500           22342 1c000e48 05840413 addi             x8, x8, 88           x8=10000058  x8:10000000
+            22358500           22343 1c000e4c 20a47403 lw               x8, x10(x8)          x8=1c2fffd0 x10:00000004  x8:10000058  PA:1000005c
+            22359500           22344 1c000e50 00112623 sw               x1, 12(x2)           x1:1c000d4e  x2:10000970  PA:1000097c
+            22360500           22345 1c000e52 00041663 bne              x8, x0, 12           x8:1c2fffd0
+            22363500           22348 1c000e5e 00042783 lw               x15, 0(x8)          x15=1c00179c  x8:1c2fffd0  PA:1c2fffd0
+            22377500           22362 1c000e60 00442503 lw               x10, 4(x8)          x10=00000000  x8:1c2fffd0  PA:1c2fffd4
+            22391500           22376 1c000e62 000780e7 jalr             x1, x15, 0           x1=1c000e64 x15:1c00179c
+            22397500           22382 1c00179c ff010113 addi             x2, x2, -16          x2=10000960  x2:10000970
+            22398500           22383 1c00179e 00112623 sw               x1, 12(x2)           x1:1c000e64  x2:10000960  PA:1000096c
+            22414500           22399 1c0017a0 fdbff0ef jal              x1, -38              x1=1c0017a2
+            22416500           22401 1c00177a ff010113 addi             x2, x2, -16          x2=10000950  x2:10000960
+            22417500           22402 1c00177c 00812423 sw               x8, 8(x2)            x8:1c2fffd0  x2:10000950  PA:10000958
+            22434500           22419 1c00177e 1c002437 lui              x8, 0x1c002000       x8=1c002000
+            22435500           22420 1c001782 67840413 addi             x8, x8, 1656         x8=1c002678  x8:1c002000
+            22436500           22421 1c001786 00042503 lw               x10, 0(x8)          x10=00000000  x8:1c002678  PA:1c002678
+            22450500           22435 1c001788 00112623 sw               x1, 12(x2)           x1:1c0017a2  x2:10000950  PA:1000095c
+            22451500           22436 1c00178a 00050563 beq              x10, x0, 10         x10:00000000
+            22454500           22439 1c001794 00c12083 lw               x1, 12(x2)           x1=1c0017a2  x2:10000950  PA:1000095c
+            22455500           22440 1c001796 00812403 lw               x8, 8(x2)            x8=1c2fffd0  x2:10000950  PA:10000958
+            22456500           22441 1c001798 01010113 addi             x2, x2, 16           x2=10000960  x2:10000950
+            22457500           22442 1c00179a 00008067 jalr             x0, x1, 0            x1:1c0017a2
+            22459500           22444 1c0017a2 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            22460500           22445 1c0017a6 67c7a503 lw               x10, 1660(x15)      x10=1c002668 x15:1c002000  PA:1c00267c
+            22474500           22459 1c0017aa 00000593 addi             x11, x0, 0          x11=00000000
+            22475500           22460 1c0017ac 0d9000ef jal              x1, 2264             x1=1c0017b0
+            22477500           22462 1c002084 300476f3 csrrci           x13, 0x00000008, 0x300 x13=00001808
+            22481500           22466 1c002088 00052783 lw               x15, 0(x10)         x15=00000001 x10:1c002668  PA:1c002668
+            22496500           22481 1c00208a fff78793 addi             x15, x15, -1        x15=00000000 x15:00000001
+            22497500           22482 1c00208c 00f52023 sw               x15, 0(x10)         x15:00000000 x10:1c002668  PA:1c002668
+            22515500           22500 1c00208e 00079863 bne              x15, x0, 16         x15:00000000
+            22516500           22501 1c002090 1a102737 lui              x14, 0x1a102000     x14=1a102000
+            22517500           22502 1c002094 01470713 addi             x14, x14, 20        x14=1a102014 x14:1a102000
+            22518500           22503 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22536500           22521 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22537500           22522 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22540500           22525 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22558500           22543 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22559500           22544 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22562500           22547 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22580500           22565 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22581500           22566 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22584500           22569 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22602500           22587 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22603500           22588 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22606500           22591 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22624500           22609 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22625500           22610 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22628500           22613 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22646500           22631 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22647500           22632 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22650500           22635 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22668500           22653 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22669500           22654 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22672500           22657 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22690500           22675 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22691500           22676 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22694500           22679 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22712500           22697 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22713500           22698 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22716500           22701 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22734500           22719 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22735500           22720 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22738500           22723 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22756500           22741 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22757500           22742 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22760500           22745 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22778500           22763 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22779500           22764 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22782500           22767 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22800500           22785 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22801500           22786 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22804500           22789 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22822500           22807 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22823500           22808 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22826500           22811 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22844500           22829 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22845500           22830 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22848500           22833 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22866500           22851 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22867500           22852 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22870500           22855 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22888500           22873 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22889500           22874 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22892500           22877 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22910500           22895 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22911500           22896 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22914500           22899 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22932500           22917 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22933500           22918 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22936500           22921 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22954500           22939 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22955500           22940 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22958500           22943 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22976500           22961 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22977500           22962 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            22980500           22965 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            22998500           22983 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            22999500           22984 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23002500           22987 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23020500           23005 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23021500           23006 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23024500           23009 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23042500           23027 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23043500           23028 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23046500           23031 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23064500           23049 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23065500           23050 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23068500           23053 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23086500           23071 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23087500           23072 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23090500           23075 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23108500           23093 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23109500           23094 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23112500           23097 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23130500           23115 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23131500           23116 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23134500           23119 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23152500           23137 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23153500           23138 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23156500           23141 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23174500           23159 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23175500           23160 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23178500           23163 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23196500           23181 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23197500           23182 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23200500           23185 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23218500           23203 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23219500           23204 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
+            23222500           23207 1c002096 00072783 lw               x15, 0(x14)         x15=00000000 x14:1a102014  PA:1a102014
+            23240500           23225 1c002098 0407f793 andi             x15, x15, 64        x15=00000000 x15:00000000
+            23241500           23226 1c00209c fe078de3 beq              x15, x0, -6         x15:00000000
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_1.log b/sw/scripts/tracevis/example/traces/trace_core_00_1.log
new file mode 100644
index 0000000..da46142
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_1.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+               96500              81 1c000080 0180006f jal              x0, 24             
+              119500             104 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000001
+              120500             105 1c00009c 01f57593 andi             x11, x10, 31        x11=00000001 x10:00000001
+              143500             128 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000001
+              144500             129 1c0000a2 00058463 beq              x11, x0, 8          x11:00000001
+              145500             130 1c0000a6 05a0206f jal              x0, 8282           
+              166500             151 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              167500             152 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              168500             153 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              169500             154 1c00210c 0e059163 bne              x11, x0, 226        x11:00000001
+              239500             224 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              240500             225 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000001
+              241500             226 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000001 x19:00000001
+              242500             227 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              259500             244 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              260500             245 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              261500             246 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              262500             247 1c00220a 0060006f jal              x0, 6              
+              285500             270 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00000800 x19:00000001 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fcf90 x10:00000800  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000001
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000001
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000001 x12:00000001
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fcf50  x2:100fcf90
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fcf50  PA:100fcf74
+            18895500           18880 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18896500           18881 1c001818 02c12423 sw               x12, 40(x2)         x12:00000001  x2:100fcf50  PA:100fcf78
+            18897500           18882 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fcf50  PA:100fcf7c
+            18898500           18883 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18899500           18884 1c00181e 02410693 addi             x13, x2, 36         x13=100fcf74  x2:100fcf50
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fcf50  PA:100fcf6c
+            18917500           18902 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fcf50  PA:100fcf80
+            18918500           18903 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fcf50  PA:100fcf84
+            18919500           18904 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fcf50  PA:100fcf88
+            18920500           18905 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fcf50  PA:100fcf8c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fcf74  x2:100fcf50  PA:100fcf5c
+            18937500           18922 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100fcef0  x2:100fcf50
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fcf08  x2:100fcef0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100fcef0  PA:100fcf48
+            18959500           18944 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100fcef0  PA:100fcf40
+            18960500           18945 1c001b78 05312623 sw               x19, 76(x2)         x19:00000001  x2:100fcef0  PA:100fcf3c
+            18961500           18946 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100fcef0  PA:100fcf38
+            18962500           18947 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100fcef0  PA:100fcf34
+            18963500           18948 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100fcef0  PA:100fcf30
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100fcef0  PA:100fcf2c
+            18985500           18970 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100fcef0  PA:100fcf4c
+            18986500           18971 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100fcef0  PA:100fcf44
+            18987500           18972 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100fcef0  PA:100fcf28
+            18988500           18973 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100fcef0  PA:100fcf24
+            18989500           18974 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18990500           18975 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18991500           18976 1c001b8e 00d00433 add              x8, x0, x13          x8=100fcf74 x13:100fcf74
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fcf08  x2:100fcef0  PA:100fcf04
+            19013500           18998 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19014500           18999 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19015500           19000 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19016500           19001 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19053500           19038 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19054500           19039 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104008
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19173500           19158 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19174500           19159 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19177500           19162 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19178500           19163 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19179500           19164 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19181500           19166 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19182500           19167 1c001778 fddff06f jal              x0, -36            
+            19184500           19169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19185500           19170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19186500           19171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19187500           19172 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19188500           19173 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19189500           19174 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19190500           19175 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19191500           19176 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19192500           19177 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19193500           19178 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104008
+            19197500           19182 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19198500           19183 1c001bca 16a0006f jal              x0, 362            
+            19200500           19185 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19201500           19186 1c001d36 e69ff06f jal              x0, -408           
+            19204500           19189 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19226500           19211 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19227500           19212 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19230500           19215 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19231500           19216 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19232500           19217 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19234500           19219 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19235500           19220 1c001778 fddff06f jal              x0, -36            
+            19237500           19222 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19238500           19223 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19239500           19224 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19240500           19225 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19241500           19226 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19242500           19227 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19243500           19228 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19244500           19229 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19245500           19230 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19246500           19231 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104008
+            19250500           19235 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19251500           19236 1c001bca 16a0006f jal              x0, 362            
+            19253500           19238 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19254500           19239 1c001d36 e69ff06f jal              x0, -408           
+            19257500           19242 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19272500           19257 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19273500           19258 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19276500           19261 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19277500           19262 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19278500           19263 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19280500           19265 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19281500           19266 1c001778 fddff06f jal              x0, -36            
+            19283500           19268 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19284500           19269 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19285500           19270 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19286500           19271 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19287500           19272 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19288500           19273 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19289500           19274 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19290500           19275 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19291500           19276 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19292500           19277 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104008
+            19296500           19281 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19297500           19282 1c001bca 16a0006f jal              x0, 362            
+            19299500           19284 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19300500           19285 1c001d36 e69ff06f jal              x0, -408           
+            19303500           19288 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19318500           19303 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19319500           19304 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19322500           19307 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19323500           19308 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19324500           19309 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19326500           19311 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19327500           19312 1c001778 fddff06f jal              x0, -36            
+            19329500           19314 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19330500           19315 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19331500           19316 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19332500           19317 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19333500           19318 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19334500           19319 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19335500           19320 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19336500           19321 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19337500           19322 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19338500           19323 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104008
+            19342500           19327 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19343500           19328 1c001bca 16a0006f jal              x0, 362            
+            19345500           19330 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19346500           19331 1c001d36 e69ff06f jal              x0, -408           
+            19349500           19334 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19370500           19355 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19371500           19356 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19374500           19359 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19375500           19360 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19376500           19361 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19378500           19363 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19379500           19364 1c001778 fddff06f jal              x0, -36            
+            19381500           19366 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19382500           19367 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19383500           19368 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19384500           19369 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19385500           19370 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19386500           19371 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19387500           19372 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19388500           19373 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19389500           19374 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19390500           19375 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104008
+            19394500           19379 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19395500           19380 1c001bca 16a0006f jal              x0, 362            
+            19397500           19382 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19398500           19383 1c001d36 e69ff06f jal              x0, -408           
+            19401500           19386 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19420500           19405 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19421500           19406 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19424500           19409 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19425500           19410 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19426500           19411 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19428500           19413 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19429500           19414 1c001778 fddff06f jal              x0, -36            
+            19431500           19416 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19432500           19417 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19433500           19418 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19434500           19419 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19435500           19420 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19436500           19421 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19437500           19422 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19438500           19423 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19439500           19424 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19440500           19425 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104008
+            19444500           19429 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19445500           19430 1c001bca 16a0006f jal              x0, 362            
+            19447500           19432 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19448500           19433 1c001d36 e69ff06f jal              x0, -408           
+            19451500           19436 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19471500           19456 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19472500           19457 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19475500           19460 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19476500           19461 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19477500           19462 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19479500           19464 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19480500           19465 1c001778 fddff06f jal              x0, -36            
+            19482500           19467 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19483500           19468 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19484500           19469 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19485500           19470 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19486500           19471 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19487500           19472 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19488500           19473 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19489500           19474 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19490500           19475 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19491500           19476 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104008
+            19495500           19480 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19496500           19481 1c001bca 16a0006f jal              x0, 362            
+            19498500           19483 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19499500           19484 1c001d36 e69ff06f jal              x0, -408           
+            19502500           19487 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19521500           19506 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19522500           19507 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19525500           19510 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19526500           19511 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19527500           19512 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19529500           19514 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19530500           19515 1c001778 fddff06f jal              x0, -36            
+            19532500           19517 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19533500           19518 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19534500           19519 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19535500           19520 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19536500           19521 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19537500           19522 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19538500           19523 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19539500           19524 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19540500           19525 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19541500           19526 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104008
+            19545500           19530 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19546500           19531 1c001bca 16a0006f jal              x0, 362            
+            19548500           19533 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19549500           19534 1c001d36 e69ff06f jal              x0, -408           
+            19552500           19537 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19577500           19562 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19578500           19563 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19581500           19566 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19582500           19567 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19583500           19568 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19585500           19570 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19586500           19571 1c001778 fddff06f jal              x0, -36            
+            19588500           19573 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19589500           19574 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19590500           19575 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19591500           19576 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19592500           19577 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19593500           19578 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19594500           19579 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19595500           19580 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19596500           19581 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19597500           19582 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104008
+            19601500           19586 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19602500           19587 1c001bca 16a0006f jal              x0, 362            
+            19604500           19589 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19605500           19590 1c001d36 e69ff06f jal              x0, -408           
+            19608500           19593 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19622500           19607 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19623500           19608 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19626500           19611 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19627500           19612 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19628500           19613 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19630500           19615 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19631500           19616 1c001778 fddff06f jal              x0, -36            
+            19633500           19618 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19634500           19619 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19635500           19620 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19636500           19621 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19637500           19622 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19638500           19623 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19639500           19624 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19640500           19625 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19641500           19626 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19642500           19627 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104008
+            19646500           19631 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19647500           19632 1c001bca 16a0006f jal              x0, 362            
+            19649500           19634 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19650500           19635 1c001d36 e69ff06f jal              x0, -408           
+            19653500           19638 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19667500           19652 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19668500           19653 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19671500           19656 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19672500           19657 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19673500           19658 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19675500           19660 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19676500           19661 1c001778 fddff06f jal              x0, -36            
+            19678500           19663 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19679500           19664 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19680500           19665 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19681500           19666 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19682500           19667 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19683500           19668 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19684500           19669 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19685500           19670 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19686500           19671 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19687500           19672 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104008
+            19691500           19676 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19692500           19677 1c001bca 16a0006f jal              x0, 362            
+            19694500           19679 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19695500           19680 1c001d36 e69ff06f jal              x0, -408           
+            19698500           19683 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19716500           19701 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19717500           19702 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19720500           19705 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19721500           19706 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19722500           19707 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19724500           19709 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19725500           19710 1c001778 fddff06f jal              x0, -36            
+            19727500           19712 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19728500           19713 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19729500           19714 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19730500           19715 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19731500           19716 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19732500           19717 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19733500           19718 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19734500           19719 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19735500           19720 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19736500           19721 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104008
+            19740500           19725 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19741500           19726 1c001bca 16a0006f jal              x0, 362            
+            19743500           19728 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19744500           19729 1c001d36 e69ff06f jal              x0, -408           
+            19747500           19732 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19761500           19746 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19762500           19747 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19765500           19750 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19766500           19751 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19767500           19752 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19769500           19754 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19770500           19755 1c001778 fddff06f jal              x0, -36            
+            19772500           19757 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19773500           19758 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19774500           19759 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19775500           19760 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19776500           19761 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19777500           19762 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19778500           19763 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19779500           19764 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19780500           19765 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19781500           19766 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104008
+            19785500           19770 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19786500           19771 1c001bca 16a0006f jal              x0, 362            
+            19788500           19773 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19789500           19774 1c001d36 e69ff06f jal              x0, -408           
+            19792500           19777 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19809500           19794 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19810500           19795 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19813500           19798 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19814500           19799 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19815500           19800 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19817500           19802 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19818500           19803 1c001778 fddff06f jal              x0, -36            
+            19820500           19805 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19821500           19806 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            19822500           19807 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19823500           19808 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            19824500           19809 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            19825500           19810 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            19826500           19811 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            19827500           19812 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            19828500           19813 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19829500           19814 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104008
+            19833500           19818 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19834500           19819 1c001bca 16a0006f jal              x0, 362            
+            19836500           19821 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19837500           19822 1c001d36 e69ff06f jal              x0, -408           
+            19840500           19825 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19857500           19842 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19858500           19843 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19861500           19846 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19864500           19849 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100fcef0  PA:100fcef4
+            19876500           19861 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fcef0  PA:100fcef8
+            19877500           19862 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fcef0  PA:100fcefc
+            19878500           19863 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19879500           19864 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fcef0  PA:100fcef4
+            19899500           19884 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19900500           19885 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19901500           19886 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19902500           19887 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19903500           19888 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19938500           19923 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19947500           19932 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fcef0  PA:100fcf00
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fcf78  x8:100fcf74
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fcf74  PA:100fcf74
+            20311500           20296 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100fcef4  x2:100fcef0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fcf08 x11:100fcef4  PA:100fcf04
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fcef4  PA:100fcf00
+            20403500           20388 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20404500           20389 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20438500           20423 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20439500           20424 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20440500           20425 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20441500           20426 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20444500           20429 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fcef4  PA:100fcf00
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fcf08  PA:100fcf08
+            20590500           20575 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20591500           20576 1c001a5e 00168693 addi             x13, x13, 1         x13=100fcf09 x13:100fcf08
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fcf09  PA:100fcf09
+            20605500           20590 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20607500           20592 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100fcef4  x2:100fcef0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100fced0  x2:100fcef0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fcf74  x2:100fced0  PA:100fcee8
+            20653500           20638 1c001a66 01062783 lw               x15, 16(x12)        x15=100fcf08 x12:100fcef4  PA:100fcf04
+            20654500           20639 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fcef4  PA:100fcef8
+            20655500           20640 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100fced0  PA:100fcee4
+            20656500           20641 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fced0  PA:100fcee0
+            20657500           20642 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fced0  PA:100fcedc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fced0  PA:100fceec
+            20674500           20659 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fced0  PA:100fced8
+            20675500           20660 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20676500           20661 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20677500           20662 1c001a78 00c004b3 add              x9, x0, x12          x9=100fcef4 x12:100fcef4
+            20678500           20663 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fcf09 x15:100fcf08  PA:100fcf08
+            20680500           20665 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fcef4  PA:100fcefc
+            20701500           20686 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20704500           20689 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fcef4  PA:100fcefc
+            20795500           20780 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            20816500           20801 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20817500           20802 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fcf08  x9:100fcef4  PA:100fcf04
+            20857500           20842 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fcf09 x20:100fcf08  PA:100fcf08
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104008
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fcf0a x20:100fcf09  PA:100fcf09
+            20938500           20923 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20939500           20924 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            20941500           20926 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20942500           20927 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fced0  PA:100fceec
+            20959500           20944 1c001b02 01812403 lw               x8, 24(x2)           x8=100fcf74  x2:100fced0  PA:100fcee8
+            20960500           20945 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100fced0  PA:100fcee4
+            20961500           20946 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fced0  PA:100fcee0
+            20962500           20947 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fced0  PA:100fcedc
+            20963500           20948 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fced0  PA:100fced8
+            20964500           20949 1c001b0c 02010113 addi             x2, x2, 32           x2=100fcef0  x2:100fced0
+            20965500           20950 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fcf78 x24:100fcf78
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21005500           20990 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21006500           20991 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21009500           20994 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21010500           20995 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21011500           20996 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21013500           20998 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21014500           20999 1c001778 fddff06f jal              x0, -36            
+            21016500           21001 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21017500           21002 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21018500           21003 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21019500           21004 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21020500           21005 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21021500           21006 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21022500           21007 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21023500           21008 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21024500           21009 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21025500           21010 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104008
+            21029500           21014 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21030500           21015 1c001bca 16a0006f jal              x0, 362            
+            21032500           21017 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21033500           21018 1c001d36 e69ff06f jal              x0, -408           
+            21036500           21021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21050500           21035 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21051500           21036 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21054500           21039 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21055500           21040 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21056500           21041 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21058500           21043 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21059500           21044 1c001778 fddff06f jal              x0, -36            
+            21061500           21046 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21062500           21047 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21063500           21048 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21064500           21049 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21065500           21050 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21066500           21051 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21067500           21052 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21068500           21053 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21069500           21054 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21070500           21055 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104008
+            21074500           21059 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21075500           21060 1c001bca 16a0006f jal              x0, 362            
+            21077500           21062 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21078500           21063 1c001d36 e69ff06f jal              x0, -408           
+            21081500           21066 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21096500           21081 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21097500           21082 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21100500           21085 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21103500           21088 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100fcef0  PA:100fcef4
+            21104500           21089 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fcef0  PA:100fcef8
+            21105500           21090 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fcef0  PA:100fcefc
+            21106500           21091 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21107500           21092 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21108500           21093 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21109500           21094 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fcef0  PA:100fcef4
+            21110500           21095 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21111500           21096 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21112500           21097 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21113500           21098 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21114500           21099 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21115500           21100 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21116500           21101 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21117500           21102 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21133500           21118 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21134500           21119 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21137500           21122 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21138500           21123 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21139500           21124 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21142500           21127 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21145500           21130 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21148500           21133 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21151500           21136 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21152500           21137 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21153500           21138 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21154500           21139 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21157500           21142 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21158500           21143 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21161500           21146 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21162500           21147 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21165500           21150 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21167500           21152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21170500           21155 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21171500           21156 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21174500           21159 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21175500           21160 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21176500           21161 1c001f42 e09ff06f jal              x0, -504           
+            21178500           21163 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21179500           21164 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fcef0  PA:100fcf00
+            21180500           21165 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21183500           21168 1c001e34 00440c13 addi             x24, x8, 4          x24=100fcf7c  x8:100fcf78
+            21184500           21169 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:100fcf78  PA:100fcf78
+            21185500           21170 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21188500           21173 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            21191500           21176 1c001e64 00410593 addi             x11, x2, 4          x11=100fcef4  x2:100fcef0
+            21192500           21177 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21194500           21179 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fcf08 x11:100fcef4  PA:100fcf04
+            21195500           21180 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fcef4  PA:100fcf00
+            21197500           21182 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21198500           21183 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            21232500           21217 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            21233500           21218 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21234500           21219 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21235500           21220 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21238500           21223 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fcef4  PA:100fcf00
+            21239500           21224 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            21273500           21258 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            21307500           21292 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21338500           21323 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21339500           21324 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            21342500           21327 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21360500           21345 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            21363500           21348 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            21364500           21349 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:100fcf08  PA:100fcf08
+            21366500           21351 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21367500           21352 1c001a5e 00168693 addi             x13, x13, 1         x13=100fcf09 x13:100fcf08
+            21368500           21353 1c001a60 fb1ff06f jal              x0, -80            
+            21370500           21355 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21371500           21356 1c001a12 00068023 sb               x0, 0(x13)          x13:100fcf09  PA:100fcf09
+            21372500           21357 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21374500           21359 1c001e68 f17ff06f jal              x0, -234           
+            21376500           21361 1c001d7e 00410613 addi             x12, x2, 4          x12=100fcef4  x2:100fcef0
+            21377500           21362 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21378500           21363 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21379500           21364 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21381500           21366 1c001a62 fe010113 addi             x2, x2, -32          x2=100fced0  x2:100fcef0
+            21382500           21367 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fcf78  x2:100fced0  PA:100fcee8
+            21383500           21368 1c001a66 01062783 lw               x15, 16(x12)        x15=100fcf08 x12:100fcef4  PA:100fcf04
+            21384500           21369 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fcef4  PA:100fcef8
+            21385500           21370 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100fced0  PA:100fcee4
+            21386500           21371 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fced0  PA:100fcee0
+            21387500           21372 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fced0  PA:100fcedc
+            21388500           21373 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fced0  PA:100fceec
+            21389500           21374 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fced0  PA:100fced8
+            21390500           21375 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21391500           21376 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21392500           21377 1c001a78 00c004b3 add              x9, x0, x12          x9=100fcef4 x12:100fcef4
+            21393500           21378 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=100fcf09 x15:100fcf08  PA:100fcf08
+            21395500           21380 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            21396500           21381 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21397500           21382 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fcef4  PA:100fcefc
+            21399500           21384 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21402500           21387 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            21404500           21389 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21405500           21390 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21408500           21393 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21409500           21394 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21410500           21395 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21413500           21398 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21414500           21399 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21415500           21400 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21416500           21401 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21417500           21402 1c001b36 f71ff06f jal              x0, -144           
+            21419500           21404 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fcef4  PA:100fcefc
+            21421500           21406 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21424500           21409 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            21426500           21411 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21427500           21412 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21430500           21415 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            21431500           21416 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21432500           21417 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21433500           21418 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21434500           21419 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fcf08  x9:100fcef4  PA:100fcf04
+            21436500           21421 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=100fcf09 x20:100fcf08  PA:100fcf08
+            21438500           21423 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            21441500           21426 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21442500           21427 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21444500           21429 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            21445500           21430 1c001778 fddff06f jal              x0, -36            
+            21447500           21432 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21448500           21433 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21449500           21434 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21450500           21435 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21451500           21436 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21452500           21437 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21453500           21438 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21454500           21439 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21455500           21440 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21456500           21441 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104008
+            21460500           21445 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21461500           21446 1c001b62 f8bff06f jal              x0, -118           
+            21463500           21448 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fcf0a x20:100fcf09  PA:100fcf09
+            21465500           21450 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21466500           21451 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fcef4  PA:100fcef4
+            21468500           21453 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21469500           21454 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21472500           21457 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fced0  PA:100fceec
+            21473500           21458 1c001b02 01812403 lw               x8, 24(x2)           x8=100fcf78  x2:100fced0  PA:100fcee8
+            21474500           21459 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100fced0  PA:100fcee4
+            21475500           21460 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fced0  PA:100fcee0
+            21476500           21461 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fced0  PA:100fcedc
+            21477500           21462 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fced0  PA:100fced8
+            21478500           21463 1c001b0c 02010113 addi             x2, x2, 32           x2=100fcef0  x2:100fced0
+            21479500           21464 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21481500           21466 1c001d86 01800433 add              x8, x0, x24          x8=100fcf7c x24:100fcf7c
+            21482500           21467 1c001d88 fadff06f jal              x0, -84            
+            21484500           21469 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21485500           21470 1c001d36 e69ff06f jal              x0, -408           
+            21488500           21473 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21504500           21489 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21505500           21490 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21508500           21493 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21509500           21494 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21510500           21495 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21512500           21497 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21513500           21498 1c001778 fddff06f jal              x0, -36            
+            21515500           21500 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21516500           21501 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21517500           21502 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21518500           21503 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21519500           21504 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21520500           21505 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21521500           21506 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21522500           21507 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21523500           21508 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21524500           21509 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104008
+            21528500           21513 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21529500           21514 1c001bca 16a0006f jal              x0, 362            
+            21531500           21516 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21532500           21517 1c001d36 e69ff06f jal              x0, -408           
+            21535500           21520 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21550500           21535 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21551500           21536 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21554500           21539 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21555500           21540 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21556500           21541 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21558500           21543 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21559500           21544 1c001778 fddff06f jal              x0, -36            
+            21561500           21546 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21562500           21547 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21563500           21548 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21564500           21549 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21565500           21550 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21566500           21551 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21567500           21552 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21568500           21553 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21569500           21554 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21570500           21555 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104008
+            21574500           21559 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21575500           21560 1c001bca 16a0006f jal              x0, 362            
+            21577500           21562 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21578500           21563 1c001d36 e69ff06f jal              x0, -408           
+            21581500           21566 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21596500           21581 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21597500           21582 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21600500           21585 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21601500           21586 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21602500           21587 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21604500           21589 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21605500           21590 1c001778 fddff06f jal              x0, -36            
+            21607500           21592 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21608500           21593 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000001
+            21609500           21594 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21610500           21595 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000008 x15:00000001
+            21611500           21596 1c001762 00279793 slli             x15, x15, 0x2       x15=00000004 x15:00000001
+            21612500           21597 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000008
+            21613500           21598 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000004 x13:00001f80
+            21614500           21599 1c00176a 00e787b3 add              x15, x15, x14       x15=00000008 x15:00000000 x14:00000008
+            21615500           21600 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21616500           21601 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104008
+            21620500           21605 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21621500           21606 1c001bca 16a0006f jal              x0, 362            
+            21623500           21608 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21624500           21609 1c001d36 e69ff06f jal              x0, -408           
+            21627500           21612 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21642500           21627 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21643500           21628 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21644500           21629 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100fcef0  PA:100fcf4c
+            21645500           21630 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100fcef0  PA:100fcf48
+            21646500           21631 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100fcef0  PA:100fcf44
+            21647500           21632 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100fcef0  PA:100fcf40
+            21648500           21633 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000001  x2:100fcef0  PA:100fcf3c
+            21649500           21634 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100fcef0  PA:100fcf38
+            21650500           21635 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100fcef0  PA:100fcf34
+            21651500           21636 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100fcef0  PA:100fcf30
+            21652500           21637 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100fcef0  PA:100fcf2c
+            21653500           21638 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100fcef0  PA:100fcf28
+            21654500           21639 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100fcef0  PA:100fcf24
+            21655500           21640 1c001bbe 06010113 addi             x2, x2, 96           x2=100fcf50  x2:100fcef0
+            21656500           21641 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21658500           21643 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fcf50  PA:100fcf6c
+            21659500           21644 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21660500           21645 1c001838 04010113 addi             x2, x2, 64           x2=100fcf90  x2:100fcf50
+            21661500           21646 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_2.log b/sw/scripts/tracevis/example/traces/trace_core_00_2.log
new file mode 100644
index 0000000..6c6578f
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_2.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+               98500              83 1c000080 0180006f jal              x0, 24             
+              122500             107 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000002
+              123500             108 1c00009c 01f57593 andi             x11, x10, 31        x11=00000002 x10:00000002
+              146500             131 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000002
+              147500             132 1c0000a2 00058463 beq              x11, x0, 8          x11:00000002
+              148500             133 1c0000a6 05a0206f jal              x0, 8282           
+              169500             154 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              170500             155 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              171500             156 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              172500             157 1c00210c 0e059163 bne              x11, x0, 226        x11:00000002
+              242500             227 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              243500             228 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000002
+              244500             229 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000002 x19:00000002
+              245500             230 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              262500             247 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              263500             248 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              264500             249 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              265500             250 1c00220a 0060006f jal              x0, 6              
+              287500             272 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00001000 x19:00000002 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fd790 x10:00001000  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000002
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000002
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000002 x12:00000002
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fd750  x2:100fd790
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fd750  PA:100fd774
+            18897500           18882 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18898500           18883 1c001818 02c12423 sw               x12, 40(x2)         x12:00000002  x2:100fd750  PA:100fd778
+            18899500           18884 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fd750  PA:100fd77c
+            18900500           18885 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18901500           18886 1c00181e 02410693 addi             x13, x2, 36         x13=100fd774  x2:100fd750
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fd750  PA:100fd76c
+            18919500           18904 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fd750  PA:100fd780
+            18920500           18905 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fd750  PA:100fd784
+            18921500           18906 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fd750  PA:100fd788
+            18922500           18907 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fd750  PA:100fd78c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fd774  x2:100fd750  PA:100fd75c
+            18938500           18923 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100fd6f0  x2:100fd750
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fd708  x2:100fd6f0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100fd6f0  PA:100fd748
+            18961500           18946 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100fd6f0  PA:100fd740
+            18962500           18947 1c001b78 05312623 sw               x19, 76(x2)         x19:00000002  x2:100fd6f0  PA:100fd73c
+            18963500           18948 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100fd6f0  PA:100fd738
+            18964500           18949 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100fd6f0  PA:100fd734
+            18965500           18950 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100fd6f0  PA:100fd730
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100fd6f0  PA:100fd72c
+            18987500           18972 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100fd6f0  PA:100fd74c
+            18988500           18973 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100fd6f0  PA:100fd744
+            18989500           18974 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100fd6f0  PA:100fd728
+            18990500           18975 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100fd6f0  PA:100fd724
+            18991500           18976 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18992500           18977 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18993500           18978 1c001b8e 00d00433 add              x8, x0, x13          x8=100fd774 x13:100fd774
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fd708  x2:100fd6f0  PA:100fd704
+            19014500           18999 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19015500           19000 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19016500           19001 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19017500           19002 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19055500           19040 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19056500           19041 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104010
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19175500           19160 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19176500           19161 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19179500           19164 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19180500           19165 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19181500           19166 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19183500           19168 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19184500           19169 1c001778 fddff06f jal              x0, -36            
+            19186500           19171 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19187500           19172 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19188500           19173 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19189500           19174 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19190500           19175 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19191500           19176 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19192500           19177 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19193500           19178 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19194500           19179 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19195500           19180 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104010
+            19199500           19184 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19200500           19185 1c001bca 16a0006f jal              x0, 362            
+            19202500           19187 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19203500           19188 1c001d36 e69ff06f jal              x0, -408           
+            19206500           19191 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19227500           19212 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19228500           19213 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19231500           19216 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19232500           19217 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19233500           19218 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19235500           19220 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19236500           19221 1c001778 fddff06f jal              x0, -36            
+            19238500           19223 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19239500           19224 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19240500           19225 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19241500           19226 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19242500           19227 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19243500           19228 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19244500           19229 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19245500           19230 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19246500           19231 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19247500           19232 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104010
+            19251500           19236 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19252500           19237 1c001bca 16a0006f jal              x0, 362            
+            19254500           19239 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19255500           19240 1c001d36 e69ff06f jal              x0, -408           
+            19258500           19243 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19276500           19261 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19277500           19262 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19280500           19265 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19281500           19266 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19282500           19267 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19284500           19269 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19285500           19270 1c001778 fddff06f jal              x0, -36            
+            19287500           19272 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19288500           19273 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19289500           19274 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19290500           19275 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19291500           19276 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19292500           19277 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19293500           19278 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19294500           19279 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19295500           19280 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19296500           19281 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104010
+            19300500           19285 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19301500           19286 1c001bca 16a0006f jal              x0, 362            
+            19303500           19288 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19304500           19289 1c001d36 e69ff06f jal              x0, -408           
+            19307500           19292 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19321500           19306 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19322500           19307 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19325500           19310 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19326500           19311 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19327500           19312 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19329500           19314 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19330500           19315 1c001778 fddff06f jal              x0, -36            
+            19332500           19317 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19333500           19318 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19334500           19319 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19335500           19320 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19336500           19321 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19337500           19322 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19338500           19323 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19339500           19324 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19340500           19325 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19341500           19326 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104010
+            19345500           19330 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19346500           19331 1c001bca 16a0006f jal              x0, 362            
+            19348500           19333 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19349500           19334 1c001d36 e69ff06f jal              x0, -408           
+            19352500           19337 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19373500           19358 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19374500           19359 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19377500           19362 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19378500           19363 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19379500           19364 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19381500           19366 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19382500           19367 1c001778 fddff06f jal              x0, -36            
+            19384500           19369 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19385500           19370 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19386500           19371 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19387500           19372 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19388500           19373 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19389500           19374 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19390500           19375 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19391500           19376 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19392500           19377 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19393500           19378 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104010
+            19397500           19382 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19398500           19383 1c001bca 16a0006f jal              x0, 362            
+            19400500           19385 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19401500           19386 1c001d36 e69ff06f jal              x0, -408           
+            19404500           19389 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19423500           19408 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19424500           19409 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19427500           19412 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19428500           19413 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19429500           19414 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19431500           19416 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19432500           19417 1c001778 fddff06f jal              x0, -36            
+            19434500           19419 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19435500           19420 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19436500           19421 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19437500           19422 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19438500           19423 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19439500           19424 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19440500           19425 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19441500           19426 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19442500           19427 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19443500           19428 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104010
+            19447500           19432 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19448500           19433 1c001bca 16a0006f jal              x0, 362            
+            19450500           19435 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19451500           19436 1c001d36 e69ff06f jal              x0, -408           
+            19454500           19439 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19473500           19458 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19474500           19459 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19477500           19462 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19478500           19463 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19479500           19464 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19481500           19466 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19482500           19467 1c001778 fddff06f jal              x0, -36            
+            19484500           19469 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19485500           19470 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19486500           19471 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19487500           19472 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19488500           19473 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19489500           19474 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19490500           19475 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19491500           19476 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19492500           19477 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19493500           19478 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104010
+            19497500           19482 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19498500           19483 1c001bca 16a0006f jal              x0, 362            
+            19500500           19485 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19501500           19486 1c001d36 e69ff06f jal              x0, -408           
+            19504500           19489 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19522500           19507 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19523500           19508 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19526500           19511 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19527500           19512 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19528500           19513 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19530500           19515 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19531500           19516 1c001778 fddff06f jal              x0, -36            
+            19533500           19518 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19534500           19519 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19535500           19520 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19536500           19521 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19537500           19522 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19538500           19523 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19539500           19524 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19540500           19525 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19541500           19526 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19542500           19527 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104010
+            19546500           19531 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19547500           19532 1c001bca 16a0006f jal              x0, 362            
+            19549500           19534 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19550500           19535 1c001d36 e69ff06f jal              x0, -408           
+            19553500           19538 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19580500           19565 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19581500           19566 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19584500           19569 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19585500           19570 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19586500           19571 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19588500           19573 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19589500           19574 1c001778 fddff06f jal              x0, -36            
+            19591500           19576 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19592500           19577 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19593500           19578 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19594500           19579 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19595500           19580 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19596500           19581 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19597500           19582 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19598500           19583 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19599500           19584 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19600500           19585 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104010
+            19604500           19589 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19605500           19590 1c001bca 16a0006f jal              x0, 362            
+            19607500           19592 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19608500           19593 1c001d36 e69ff06f jal              x0, -408           
+            19611500           19596 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19626500           19611 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19627500           19612 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19630500           19615 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19631500           19616 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19632500           19617 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19634500           19619 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19635500           19620 1c001778 fddff06f jal              x0, -36            
+            19637500           19622 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19638500           19623 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19639500           19624 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19640500           19625 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19641500           19626 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19642500           19627 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19643500           19628 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19644500           19629 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19645500           19630 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19646500           19631 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104010
+            19650500           19635 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19651500           19636 1c001bca 16a0006f jal              x0, 362            
+            19653500           19638 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19654500           19639 1c001d36 e69ff06f jal              x0, -408           
+            19657500           19642 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19673500           19658 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19674500           19659 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19677500           19662 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19678500           19663 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19679500           19664 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19681500           19666 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19682500           19667 1c001778 fddff06f jal              x0, -36            
+            19684500           19669 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19685500           19670 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19686500           19671 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19687500           19672 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19688500           19673 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19689500           19674 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19690500           19675 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19691500           19676 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19692500           19677 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19693500           19678 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104010
+            19697500           19682 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19698500           19683 1c001bca 16a0006f jal              x0, 362            
+            19700500           19685 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19701500           19686 1c001d36 e69ff06f jal              x0, -408           
+            19704500           19689 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19718500           19703 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19719500           19704 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19722500           19707 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19723500           19708 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19724500           19709 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19726500           19711 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19727500           19712 1c001778 fddff06f jal              x0, -36            
+            19729500           19714 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19730500           19715 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19731500           19716 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19732500           19717 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19733500           19718 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19734500           19719 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19735500           19720 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19736500           19721 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19737500           19722 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19738500           19723 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104010
+            19742500           19727 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19743500           19728 1c001bca 16a0006f jal              x0, 362            
+            19745500           19730 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19746500           19731 1c001d36 e69ff06f jal              x0, -408           
+            19749500           19734 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19763500           19748 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19764500           19749 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19767500           19752 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19768500           19753 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19769500           19754 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19771500           19756 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19772500           19757 1c001778 fddff06f jal              x0, -36            
+            19774500           19759 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19775500           19760 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19776500           19761 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19777500           19762 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19778500           19763 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19779500           19764 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19780500           19765 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19781500           19766 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19782500           19767 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19783500           19768 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104010
+            19787500           19772 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19788500           19773 1c001bca 16a0006f jal              x0, 362            
+            19790500           19775 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19791500           19776 1c001d36 e69ff06f jal              x0, -408           
+            19794500           19779 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19811500           19796 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19812500           19797 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19815500           19800 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19816500           19801 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19817500           19802 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19819500           19804 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19820500           19805 1c001778 fddff06f jal              x0, -36            
+            19822500           19807 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19823500           19808 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            19824500           19809 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19825500           19810 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            19826500           19811 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            19827500           19812 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            19828500           19813 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            19829500           19814 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            19830500           19815 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19831500           19816 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104010
+            19835500           19820 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19836500           19821 1c001bca 16a0006f jal              x0, 362            
+            19838500           19823 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19839500           19824 1c001d36 e69ff06f jal              x0, -408           
+            19842500           19827 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19861500           19846 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19862500           19847 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19865500           19850 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19868500           19853 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100fd6f0  PA:100fd6f4
+            19876500           19861 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fd6f0  PA:100fd6f8
+            19878500           19863 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fd6f0  PA:100fd6fc
+            19879500           19864 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19880500           19865 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fd6f0  PA:100fd6f4
+            19901500           19886 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19902500           19887 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19903500           19888 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19904500           19889 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19905500           19890 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19946500           19931 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19947500           19932 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fd6f0  PA:100fd700
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fd778  x8:100fd774
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fd774  PA:100fd774
+            20313500           20298 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100fd6f4  x2:100fd6f0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fd708 x11:100fd6f4  PA:100fd704
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fd6f4  PA:100fd700
+            20405500           20390 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20406500           20391 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20440500           20425 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20441500           20426 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20442500           20427 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20443500           20428 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20446500           20431 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fd6f4  PA:100fd700
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fd708  PA:100fd708
+            20584500           20569 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20585500           20570 1c001a5e 00168693 addi             x13, x13, 1         x13=100fd709 x13:100fd708
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fd709  PA:100fd709
+            20606500           20591 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20607500           20592 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100fd6f4  x2:100fd6f0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100fd6d0  x2:100fd6f0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fd774  x2:100fd6d0  PA:100fd6e8
+            20654500           20639 1c001a66 01062783 lw               x15, 16(x12)        x15=100fd708 x12:100fd6f4  PA:100fd704
+            20655500           20640 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fd6f4  PA:100fd6f8
+            20656500           20641 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100fd6d0  PA:100fd6e4
+            20657500           20642 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fd6d0  PA:100fd6e0
+            20658500           20643 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fd6d0  PA:100fd6dc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fd6d0  PA:100fd6ec
+            20676500           20661 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fd6d0  PA:100fd6d8
+            20677500           20662 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20678500           20663 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20679500           20664 1c001a78 00c004b3 add              x9, x0, x12          x9=100fd6f4 x12:100fd6f4
+            20680500           20665 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fd709 x15:100fd708  PA:100fd708
+            20682500           20667 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fd6f4  PA:100fd6fc
+            20703500           20688 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20706500           20691 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fd6f4  PA:100fd6fc
+            20797500           20782 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            20818500           20803 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20819500           20804 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fd708  x9:100fd6f4  PA:100fd704
+            20859500           20844 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fd709 x20:100fd708  PA:100fd708
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104010
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fd70a x20:100fd709  PA:100fd709
+            20939500           20924 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20940500           20925 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            20942500           20927 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20943500           20928 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fd6d0  PA:100fd6ec
+            20961500           20946 1c001b02 01812403 lw               x8, 24(x2)           x8=100fd774  x2:100fd6d0  PA:100fd6e8
+            20962500           20947 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100fd6d0  PA:100fd6e4
+            20963500           20948 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fd6d0  PA:100fd6e0
+            20964500           20949 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fd6d0  PA:100fd6dc
+            20965500           20950 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fd6d0  PA:100fd6d8
+            20966500           20951 1c001b0c 02010113 addi             x2, x2, 32           x2=100fd6f0  x2:100fd6d0
+            20967500           20952 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fd778 x24:100fd778
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21007500           20992 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21008500           20993 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21011500           20996 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21012500           20997 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21013500           20998 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21015500           21000 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21016500           21001 1c001778 fddff06f jal              x0, -36            
+            21018500           21003 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21019500           21004 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21020500           21005 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21021500           21006 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21022500           21007 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21023500           21008 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21024500           21009 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21025500           21010 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21026500           21011 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21027500           21012 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104010
+            21031500           21016 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21032500           21017 1c001bca 16a0006f jal              x0, 362            
+            21034500           21019 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21035500           21020 1c001d36 e69ff06f jal              x0, -408           
+            21038500           21023 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21052500           21037 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21053500           21038 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21056500           21041 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21057500           21042 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21058500           21043 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21060500           21045 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21061500           21046 1c001778 fddff06f jal              x0, -36            
+            21063500           21048 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21064500           21049 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21065500           21050 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21066500           21051 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21067500           21052 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21068500           21053 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21069500           21054 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21070500           21055 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21071500           21056 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21072500           21057 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104010
+            21076500           21061 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21077500           21062 1c001bca 16a0006f jal              x0, 362            
+            21079500           21064 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21080500           21065 1c001d36 e69ff06f jal              x0, -408           
+            21083500           21068 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21100500           21085 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21101500           21086 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21104500           21089 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21107500           21092 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100fd6f0  PA:100fd6f4
+            21108500           21093 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fd6f0  PA:100fd6f8
+            21109500           21094 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fd6f0  PA:100fd6fc
+            21110500           21095 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21111500           21096 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21112500           21097 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21113500           21098 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fd6f0  PA:100fd6f4
+            21115500           21100 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21116500           21101 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21117500           21102 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21118500           21103 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21119500           21104 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21120500           21105 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21121500           21106 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21122500           21107 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21136500           21121 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21137500           21122 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21140500           21125 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21141500           21126 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21142500           21127 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21145500           21130 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21148500           21133 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21151500           21136 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21154500           21139 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21155500           21140 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21156500           21141 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21157500           21142 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21160500           21145 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21161500           21146 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21164500           21149 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21165500           21150 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21168500           21153 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21170500           21155 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21173500           21158 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21174500           21159 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21177500           21162 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21178500           21163 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21179500           21164 1c001f42 e09ff06f jal              x0, -504           
+            21181500           21166 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21182500           21167 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fd6f0  PA:100fd700
+            21183500           21168 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21186500           21171 1c001e34 00440c13 addi             x24, x8, 4          x24=100fd77c  x8:100fd778
+            21187500           21172 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:100fd778  PA:100fd778
+            21188500           21173 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21191500           21176 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            21194500           21179 1c001e64 00410593 addi             x11, x2, 4          x11=100fd6f4  x2:100fd6f0
+            21195500           21180 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21197500           21182 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fd708 x11:100fd6f4  PA:100fd704
+            21198500           21183 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fd6f4  PA:100fd700
+            21199500           21184 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21200500           21185 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            21234500           21219 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            21235500           21220 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21236500           21221 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21237500           21222 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21240500           21225 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fd6f4  PA:100fd700
+            21241500           21226 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            21275500           21260 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            21309500           21294 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21340500           21325 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21341500           21326 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            21344500           21329 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21360500           21345 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            21363500           21348 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            21364500           21349 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:100fd708  PA:100fd708
+            21368500           21353 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21369500           21354 1c001a5e 00168693 addi             x13, x13, 1         x13=100fd709 x13:100fd708
+            21370500           21355 1c001a60 fb1ff06f jal              x0, -80            
+            21372500           21357 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21373500           21358 1c001a12 00068023 sb               x0, 0(x13)          x13:100fd709  PA:100fd709
+            21374500           21359 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21376500           21361 1c001e68 f17ff06f jal              x0, -234           
+            21378500           21363 1c001d7e 00410613 addi             x12, x2, 4          x12=100fd6f4  x2:100fd6f0
+            21379500           21364 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21380500           21365 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21381500           21366 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21383500           21368 1c001a62 fe010113 addi             x2, x2, -32          x2=100fd6d0  x2:100fd6f0
+            21384500           21369 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fd778  x2:100fd6d0  PA:100fd6e8
+            21385500           21370 1c001a66 01062783 lw               x15, 16(x12)        x15=100fd708 x12:100fd6f4  PA:100fd704
+            21386500           21371 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fd6f4  PA:100fd6f8
+            21387500           21372 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100fd6d0  PA:100fd6e4
+            21388500           21373 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fd6d0  PA:100fd6e0
+            21389500           21374 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fd6d0  PA:100fd6dc
+            21390500           21375 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fd6d0  PA:100fd6ec
+            21391500           21376 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fd6d0  PA:100fd6d8
+            21392500           21377 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21393500           21378 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21394500           21379 1c001a78 00c004b3 add              x9, x0, x12          x9=100fd6f4 x12:100fd6f4
+            21395500           21380 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=100fd709 x15:100fd708  PA:100fd708
+            21397500           21382 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            21398500           21383 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21399500           21384 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fd6f4  PA:100fd6fc
+            21401500           21386 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21404500           21389 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            21406500           21391 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21407500           21392 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21410500           21395 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21411500           21396 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21412500           21397 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21415500           21400 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21416500           21401 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21417500           21402 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21418500           21403 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21419500           21404 1c001b36 f71ff06f jal              x0, -144           
+            21421500           21406 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fd6f4  PA:100fd6fc
+            21423500           21408 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21426500           21411 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            21428500           21413 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21429500           21414 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21432500           21417 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            21433500           21418 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21434500           21419 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21435500           21420 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21436500           21421 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fd708  x9:100fd6f4  PA:100fd704
+            21438500           21423 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=100fd709 x20:100fd708  PA:100fd708
+            21440500           21425 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            21443500           21428 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21444500           21429 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21446500           21431 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            21447500           21432 1c001778 fddff06f jal              x0, -36            
+            21449500           21434 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21450500           21435 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21451500           21436 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21452500           21437 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21453500           21438 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21454500           21439 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21455500           21440 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21456500           21441 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21457500           21442 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21458500           21443 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104010
+            21462500           21447 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21463500           21448 1c001b62 f8bff06f jal              x0, -118           
+            21465500           21450 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fd70a x20:100fd709  PA:100fd709
+            21467500           21452 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21468500           21453 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fd6f4  PA:100fd6f4
+            21470500           21455 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21471500           21456 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21474500           21459 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fd6d0  PA:100fd6ec
+            21475500           21460 1c001b02 01812403 lw               x8, 24(x2)           x8=100fd778  x2:100fd6d0  PA:100fd6e8
+            21476500           21461 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100fd6d0  PA:100fd6e4
+            21477500           21462 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fd6d0  PA:100fd6e0
+            21478500           21463 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fd6d0  PA:100fd6dc
+            21479500           21464 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fd6d0  PA:100fd6d8
+            21480500           21465 1c001b0c 02010113 addi             x2, x2, 32           x2=100fd6f0  x2:100fd6d0
+            21481500           21466 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21483500           21468 1c001d86 01800433 add              x8, x0, x24          x8=100fd77c x24:100fd77c
+            21484500           21469 1c001d88 fadff06f jal              x0, -84            
+            21486500           21471 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21487500           21472 1c001d36 e69ff06f jal              x0, -408           
+            21490500           21475 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21508500           21493 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21509500           21494 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21512500           21497 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21513500           21498 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21514500           21499 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21516500           21501 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21517500           21502 1c001778 fddff06f jal              x0, -36            
+            21519500           21504 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21520500           21505 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21521500           21506 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21522500           21507 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21523500           21508 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21524500           21509 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21525500           21510 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21526500           21511 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21527500           21512 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21528500           21513 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104010
+            21532500           21517 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21533500           21518 1c001bca 16a0006f jal              x0, 362            
+            21535500           21520 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21536500           21521 1c001d36 e69ff06f jal              x0, -408           
+            21539500           21524 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21553500           21538 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21554500           21539 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21557500           21542 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21558500           21543 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21559500           21544 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21561500           21546 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21562500           21547 1c001778 fddff06f jal              x0, -36            
+            21564500           21549 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21565500           21550 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21566500           21551 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21567500           21552 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21568500           21553 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21569500           21554 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21570500           21555 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21571500           21556 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21572500           21557 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21573500           21558 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104010
+            21577500           21562 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21578500           21563 1c001bca 16a0006f jal              x0, 362            
+            21580500           21565 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21581500           21566 1c001d36 e69ff06f jal              x0, -408           
+            21584500           21569 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21599500           21584 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21600500           21585 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21603500           21588 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21604500           21589 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21605500           21590 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21607500           21592 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21608500           21593 1c001778 fddff06f jal              x0, -36            
+            21610500           21595 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21611500           21596 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000002
+            21612500           21597 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21613500           21598 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000010 x15:00000002
+            21614500           21599 1c001762 00279793 slli             x15, x15, 0x2       x15=00000008 x15:00000002
+            21615500           21600 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000010
+            21616500           21601 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000008 x13:00001f80
+            21617500           21602 1c00176a 00e787b3 add              x15, x15, x14       x15=00000010 x15:00000000 x14:00000010
+            21618500           21603 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21619500           21604 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104010
+            21623500           21608 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21624500           21609 1c001bca 16a0006f jal              x0, 362            
+            21626500           21611 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21627500           21612 1c001d36 e69ff06f jal              x0, -408           
+            21630500           21615 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21646500           21631 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21647500           21632 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21648500           21633 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100fd6f0  PA:100fd74c
+            21649500           21634 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100fd6f0  PA:100fd748
+            21650500           21635 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100fd6f0  PA:100fd744
+            21651500           21636 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100fd6f0  PA:100fd740
+            21652500           21637 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000002  x2:100fd6f0  PA:100fd73c
+            21653500           21638 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100fd6f0  PA:100fd738
+            21654500           21639 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100fd6f0  PA:100fd734
+            21655500           21640 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100fd6f0  PA:100fd730
+            21656500           21641 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100fd6f0  PA:100fd72c
+            21657500           21642 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100fd6f0  PA:100fd728
+            21658500           21643 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100fd6f0  PA:100fd724
+            21659500           21644 1c001bbe 06010113 addi             x2, x2, 96           x2=100fd750  x2:100fd6f0
+            21660500           21645 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21662500           21647 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fd750  PA:100fd76c
+            21664500           21649 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21665500           21650 1c001838 04010113 addi             x2, x2, 64           x2=100fd790  x2:100fd750
+            21666500           21651 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_3.log b/sw/scripts/tracevis/example/traces/trace_core_00_3.log
new file mode 100644
index 0000000..4d4699a
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_3.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+              100500              85 1c000080 0180006f jal              x0, 24             
+              125500             110 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000003
+              126500             111 1c00009c 01f57593 andi             x11, x10, 31        x11=00000003 x10:00000003
+              148500             133 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000003
+              149500             134 1c0000a2 00058463 beq              x11, x0, 8          x11:00000003
+              150500             135 1c0000a6 05a0206f jal              x0, 8282           
+              173500             158 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              174500             159 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              175500             160 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              176500             161 1c00210c 0e059163 bne              x11, x0, 226        x11:00000003
+              244500             229 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              245500             230 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000003
+              246500             231 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000003 x19:00000003
+              247500             232 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              266500             251 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              267500             252 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              268500             253 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              269500             254 1c00220a 0060006f jal              x0, 6              
+              289500             274 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00001800 x19:00000003 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fdf90 x10:00001800  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000003
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000003
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000003 x12:00000003
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fdf50  x2:100fdf90
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fdf50  PA:100fdf74
+            18896500           18881 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18897500           18882 1c001818 02c12423 sw               x12, 40(x2)         x12:00000003  x2:100fdf50  PA:100fdf78
+            18898500           18883 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fdf50  PA:100fdf7c
+            18899500           18884 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18900500           18885 1c00181e 02410693 addi             x13, x2, 36         x13=100fdf74  x2:100fdf50
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fdf50  PA:100fdf6c
+            18918500           18903 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fdf50  PA:100fdf80
+            18919500           18904 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fdf50  PA:100fdf84
+            18920500           18905 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fdf50  PA:100fdf88
+            18921500           18906 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fdf50  PA:100fdf8c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fdf74  x2:100fdf50  PA:100fdf5c
+            18939500           18924 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100fdef0  x2:100fdf50
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fdf08  x2:100fdef0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100fdef0  PA:100fdf48
+            18960500           18945 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100fdef0  PA:100fdf40
+            18961500           18946 1c001b78 05312623 sw               x19, 76(x2)         x19:00000003  x2:100fdef0  PA:100fdf3c
+            18962500           18947 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100fdef0  PA:100fdf38
+            18963500           18948 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100fdef0  PA:100fdf34
+            18964500           18949 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100fdef0  PA:100fdf30
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100fdef0  PA:100fdf2c
+            18986500           18971 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100fdef0  PA:100fdf4c
+            18987500           18972 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100fdef0  PA:100fdf44
+            18988500           18973 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100fdef0  PA:100fdf28
+            18989500           18974 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100fdef0  PA:100fdf24
+            18990500           18975 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18991500           18976 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18992500           18977 1c001b8e 00d00433 add              x8, x0, x13          x8=100fdf74 x13:100fdf74
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fdf08  x2:100fdef0  PA:100fdf04
+            19015500           19000 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19016500           19001 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19017500           19002 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19018500           19003 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19057500           19042 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19058500           19043 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104018
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19177500           19162 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19178500           19163 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19181500           19166 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19182500           19167 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19183500           19168 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19185500           19170 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19186500           19171 1c001778 fddff06f jal              x0, -36            
+            19188500           19173 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19189500           19174 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19190500           19175 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19191500           19176 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19192500           19177 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19193500           19178 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19194500           19179 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19195500           19180 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19196500           19181 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19197500           19182 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104018
+            19201500           19186 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19202500           19187 1c001bca 16a0006f jal              x0, 362            
+            19204500           19189 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19205500           19190 1c001d36 e69ff06f jal              x0, -408           
+            19208500           19193 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19236500           19221 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19237500           19222 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19240500           19225 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19241500           19226 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19242500           19227 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19244500           19229 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19245500           19230 1c001778 fddff06f jal              x0, -36            
+            19247500           19232 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19248500           19233 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19249500           19234 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19250500           19235 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19251500           19236 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19252500           19237 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19253500           19238 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19254500           19239 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19255500           19240 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19256500           19241 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104018
+            19260500           19245 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19261500           19246 1c001bca 16a0006f jal              x0, 362            
+            19263500           19248 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19264500           19249 1c001d36 e69ff06f jal              x0, -408           
+            19267500           19252 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19284500           19269 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19285500           19270 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19288500           19273 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19289500           19274 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19290500           19275 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19292500           19277 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19293500           19278 1c001778 fddff06f jal              x0, -36            
+            19295500           19280 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19296500           19281 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19297500           19282 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19298500           19283 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19299500           19284 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19300500           19285 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19301500           19286 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19302500           19287 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19303500           19288 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19304500           19289 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104018
+            19308500           19293 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19309500           19294 1c001bca 16a0006f jal              x0, 362            
+            19311500           19296 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19312500           19297 1c001d36 e69ff06f jal              x0, -408           
+            19315500           19300 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19333500           19318 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19334500           19319 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19337500           19322 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19338500           19323 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19339500           19324 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19341500           19326 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19342500           19327 1c001778 fddff06f jal              x0, -36            
+            19344500           19329 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19345500           19330 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19346500           19331 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19347500           19332 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19348500           19333 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19349500           19334 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19350500           19335 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19351500           19336 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19352500           19337 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19353500           19338 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104018
+            19357500           19342 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19358500           19343 1c001bca 16a0006f jal              x0, 362            
+            19360500           19345 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19361500           19346 1c001d36 e69ff06f jal              x0, -408           
+            19364500           19349 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19383500           19368 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19384500           19369 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19387500           19372 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19388500           19373 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19389500           19374 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19391500           19376 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19392500           19377 1c001778 fddff06f jal              x0, -36            
+            19394500           19379 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19395500           19380 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19396500           19381 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19397500           19382 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19398500           19383 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19399500           19384 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19400500           19385 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19401500           19386 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19402500           19387 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19403500           19388 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104018
+            19407500           19392 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19408500           19393 1c001bca 16a0006f jal              x0, 362            
+            19410500           19395 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19411500           19396 1c001d36 e69ff06f jal              x0, -408           
+            19414500           19399 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19432500           19417 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19433500           19418 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19436500           19421 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19437500           19422 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19438500           19423 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19440500           19425 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19441500           19426 1c001778 fddff06f jal              x0, -36            
+            19443500           19428 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19444500           19429 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19445500           19430 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19446500           19431 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19447500           19432 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19448500           19433 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19449500           19434 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19450500           19435 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19451500           19436 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19452500           19437 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104018
+            19456500           19441 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19457500           19442 1c001bca 16a0006f jal              x0, 362            
+            19459500           19444 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19460500           19445 1c001d36 e69ff06f jal              x0, -408           
+            19463500           19448 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19482500           19467 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19483500           19468 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19486500           19471 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19487500           19472 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19488500           19473 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19490500           19475 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19491500           19476 1c001778 fddff06f jal              x0, -36            
+            19493500           19478 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19494500           19479 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19495500           19480 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19496500           19481 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19497500           19482 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19498500           19483 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19499500           19484 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19500500           19485 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19501500           19486 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19502500           19487 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104018
+            19506500           19491 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19507500           19492 1c001bca 16a0006f jal              x0, 362            
+            19509500           19494 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19510500           19495 1c001d36 e69ff06f jal              x0, -408           
+            19513500           19498 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19527500           19512 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19528500           19513 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19531500           19516 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19532500           19517 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19533500           19518 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19535500           19520 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19536500           19521 1c001778 fddff06f jal              x0, -36            
+            19538500           19523 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19539500           19524 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19540500           19525 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19541500           19526 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19542500           19527 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19543500           19528 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19544500           19529 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19545500           19530 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19546500           19531 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19547500           19532 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104018
+            19551500           19536 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19552500           19537 1c001bca 16a0006f jal              x0, 362            
+            19554500           19539 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19555500           19540 1c001d36 e69ff06f jal              x0, -408           
+            19558500           19543 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19587500           19572 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19588500           19573 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19591500           19576 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19592500           19577 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19593500           19578 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19595500           19580 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19596500           19581 1c001778 fddff06f jal              x0, -36            
+            19598500           19583 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19599500           19584 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19600500           19585 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19601500           19586 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19602500           19587 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19603500           19588 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19604500           19589 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19605500           19590 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19606500           19591 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19607500           19592 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104018
+            19611500           19596 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19612500           19597 1c001bca 16a0006f jal              x0, 362            
+            19614500           19599 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19615500           19600 1c001d36 e69ff06f jal              x0, -408           
+            19618500           19603 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19632500           19617 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19633500           19618 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19636500           19621 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19637500           19622 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19638500           19623 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19640500           19625 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19641500           19626 1c001778 fddff06f jal              x0, -36            
+            19643500           19628 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19644500           19629 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19645500           19630 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19646500           19631 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19647500           19632 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19648500           19633 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19649500           19634 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19650500           19635 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19651500           19636 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19652500           19637 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104018
+            19656500           19641 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19657500           19642 1c001bca 16a0006f jal              x0, 362            
+            19659500           19644 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19660500           19645 1c001d36 e69ff06f jal              x0, -408           
+            19663500           19648 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19677500           19662 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19678500           19663 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19681500           19666 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19682500           19667 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19683500           19668 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19685500           19670 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19686500           19671 1c001778 fddff06f jal              x0, -36            
+            19688500           19673 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19689500           19674 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19690500           19675 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19691500           19676 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19692500           19677 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19693500           19678 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19694500           19679 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19695500           19680 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19696500           19681 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19697500           19682 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104018
+            19701500           19686 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19702500           19687 1c001bca 16a0006f jal              x0, 362            
+            19704500           19689 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19705500           19690 1c001d36 e69ff06f jal              x0, -408           
+            19708500           19693 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19722500           19707 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19723500           19708 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19726500           19711 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19727500           19712 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19728500           19713 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19730500           19715 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19731500           19716 1c001778 fddff06f jal              x0, -36            
+            19733500           19718 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19734500           19719 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19735500           19720 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19736500           19721 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19737500           19722 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19738500           19723 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19739500           19724 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19740500           19725 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19741500           19726 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19742500           19727 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104018
+            19746500           19731 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19747500           19732 1c001bca 16a0006f jal              x0, 362            
+            19749500           19734 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19750500           19735 1c001d36 e69ff06f jal              x0, -408           
+            19753500           19738 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19767500           19752 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19768500           19753 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19771500           19756 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19772500           19757 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19773500           19758 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19775500           19760 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19776500           19761 1c001778 fddff06f jal              x0, -36            
+            19778500           19763 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19779500           19764 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19780500           19765 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19781500           19766 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19782500           19767 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19783500           19768 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19784500           19769 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19785500           19770 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19786500           19771 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19787500           19772 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104018
+            19791500           19776 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19792500           19777 1c001bca 16a0006f jal              x0, 362            
+            19794500           19779 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19795500           19780 1c001d36 e69ff06f jal              x0, -408           
+            19798500           19783 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19817500           19802 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19818500           19803 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19821500           19806 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19822500           19807 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19823500           19808 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19825500           19810 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19826500           19811 1c001778 fddff06f jal              x0, -36            
+            19828500           19813 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19829500           19814 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            19830500           19815 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19831500           19816 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            19832500           19817 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            19833500           19818 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            19834500           19819 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            19835500           19820 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            19836500           19821 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19837500           19822 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104018
+            19841500           19826 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19842500           19827 1c001bca 16a0006f jal              x0, 362            
+            19844500           19829 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19845500           19830 1c001d36 e69ff06f jal              x0, -408           
+            19848500           19833 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19865500           19850 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19866500           19851 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19869500           19854 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19872500           19857 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100fdef0  PA:100fdef4
+            19877500           19862 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fdef0  PA:100fdef8
+            19879500           19864 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fdef0  PA:100fdefc
+            19880500           19865 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19881500           19866 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fdef0  PA:100fdef4
+            19900500           19885 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19901500           19886 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19902500           19887 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19903500           19888 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19904500           19889 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19950500           19935 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19951500           19936 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fdef0  PA:100fdf00
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fdf78  x8:100fdf74
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fdf74  PA:100fdf74
+            20312500           20297 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100fdef4  x2:100fdef0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fdf08 x11:100fdef4  PA:100fdf04
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fdef4  PA:100fdf00
+            20404500           20389 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20405500           20390 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20439500           20424 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20440500           20425 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20441500           20426 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20442500           20427 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20445500           20430 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fdef4  PA:100fdf00
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fdf08  PA:100fdf08
+            20585500           20570 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20586500           20571 1c001a5e 00168693 addi             x13, x13, 1         x13=100fdf09 x13:100fdf08
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fdf09  PA:100fdf09
+            20607500           20592 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20608500           20593 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100fdef4  x2:100fdef0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100fded0  x2:100fdef0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fdf74  x2:100fded0  PA:100fdee8
+            20648500           20633 1c001a66 01062783 lw               x15, 16(x12)        x15=100fdf08 x12:100fdef4  PA:100fdf04
+            20649500           20634 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fdef4  PA:100fdef8
+            20650500           20635 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100fded0  PA:100fdee4
+            20651500           20636 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fded0  PA:100fdee0
+            20652500           20637 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fded0  PA:100fdedc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fded0  PA:100fdeec
+            20675500           20660 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fded0  PA:100fded8
+            20676500           20661 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20677500           20662 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20678500           20663 1c001a78 00c004b3 add              x9, x0, x12          x9=100fdef4 x12:100fdef4
+            20679500           20664 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fdf09 x15:100fdf08  PA:100fdf08
+            20681500           20666 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fdef4  PA:100fdefc
+            20702500           20687 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20705500           20690 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fdef4  PA:100fdefc
+            20796500           20781 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            20817500           20802 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20818500           20803 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fdf08  x9:100fdef4  PA:100fdf04
+            20858500           20843 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fdf09 x20:100fdf08  PA:100fdf08
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104018
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fdf0a x20:100fdf09  PA:100fdf09
+            20933500           20918 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20934500           20919 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            20936500           20921 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20937500           20922 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fded0  PA:100fdeec
+            20960500           20945 1c001b02 01812403 lw               x8, 24(x2)           x8=100fdf74  x2:100fded0  PA:100fdee8
+            20961500           20946 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100fded0  PA:100fdee4
+            20962500           20947 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fded0  PA:100fdee0
+            20963500           20948 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fded0  PA:100fdedc
+            20964500           20949 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fded0  PA:100fded8
+            20965500           20950 1c001b0c 02010113 addi             x2, x2, 32           x2=100fdef0  x2:100fded0
+            20966500           20951 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fdf78 x24:100fdf78
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21009500           20994 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21010500           20995 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21013500           20998 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21014500           20999 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21015500           21000 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21017500           21002 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21018500           21003 1c001778 fddff06f jal              x0, -36            
+            21020500           21005 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21021500           21006 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21022500           21007 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21023500           21008 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21024500           21009 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21025500           21010 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21026500           21011 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21027500           21012 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21028500           21013 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21029500           21014 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104018
+            21033500           21018 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21034500           21019 1c001bca 16a0006f jal              x0, 362            
+            21036500           21021 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21037500           21022 1c001d36 e69ff06f jal              x0, -408           
+            21040500           21025 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21055500           21040 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21056500           21041 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21059500           21044 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21060500           21045 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21061500           21046 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21063500           21048 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21064500           21049 1c001778 fddff06f jal              x0, -36            
+            21066500           21051 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21067500           21052 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21068500           21053 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21069500           21054 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21070500           21055 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21071500           21056 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21072500           21057 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21073500           21058 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21074500           21059 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21075500           21060 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104018
+            21079500           21064 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21080500           21065 1c001bca 16a0006f jal              x0, 362            
+            21082500           21067 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21083500           21068 1c001d36 e69ff06f jal              x0, -408           
+            21086500           21071 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21103500           21088 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21104500           21089 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21107500           21092 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21110500           21095 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100fdef0  PA:100fdef4
+            21111500           21096 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fdef0  PA:100fdef8
+            21112500           21097 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fdef0  PA:100fdefc
+            21113500           21098 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21114500           21099 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21115500           21100 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21116500           21101 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fdef0  PA:100fdef4
+            21117500           21102 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21118500           21103 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21119500           21104 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21120500           21105 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21121500           21106 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21122500           21107 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21123500           21108 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21124500           21109 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21141500           21126 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21142500           21127 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21145500           21130 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21146500           21131 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21147500           21132 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21150500           21135 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21153500           21138 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21156500           21141 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21159500           21144 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21160500           21145 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21161500           21146 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21162500           21147 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21165500           21150 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21166500           21151 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21169500           21154 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21170500           21155 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21173500           21158 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21175500           21160 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21178500           21163 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21179500           21164 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21182500           21167 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21183500           21168 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21184500           21169 1c001f42 e09ff06f jal              x0, -504           
+            21186500           21171 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21187500           21172 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fdef0  PA:100fdf00
+            21188500           21173 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21191500           21176 1c001e34 00440c13 addi             x24, x8, 4          x24=100fdf7c  x8:100fdf78
+            21192500           21177 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:100fdf78  PA:100fdf78
+            21193500           21178 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21196500           21181 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            21199500           21184 1c001e64 00410593 addi             x11, x2, 4          x11=100fdef4  x2:100fdef0
+            21200500           21185 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21202500           21187 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fdf08 x11:100fdef4  PA:100fdf04
+            21203500           21188 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fdef4  PA:100fdf00
+            21204500           21189 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21205500           21190 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            21239500           21224 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            21240500           21225 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21241500           21226 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21242500           21227 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21245500           21230 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fdef4  PA:100fdf00
+            21246500           21231 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            21280500           21265 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            21314500           21299 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21345500           21330 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21346500           21331 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            21349500           21334 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21360500           21345 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            21363500           21348 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            21364500           21349 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:100fdf08  PA:100fdf08
+            21367500           21352 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21368500           21353 1c001a5e 00168693 addi             x13, x13, 1         x13=100fdf09 x13:100fdf08
+            21369500           21354 1c001a60 fb1ff06f jal              x0, -80            
+            21371500           21356 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21372500           21357 1c001a12 00068023 sb               x0, 0(x13)          x13:100fdf09  PA:100fdf09
+            21373500           21358 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21375500           21360 1c001e68 f17ff06f jal              x0, -234           
+            21377500           21362 1c001d7e 00410613 addi             x12, x2, 4          x12=100fdef4  x2:100fdef0
+            21378500           21363 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21379500           21364 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21380500           21365 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21382500           21367 1c001a62 fe010113 addi             x2, x2, -32          x2=100fded0  x2:100fdef0
+            21383500           21368 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fdf78  x2:100fded0  PA:100fdee8
+            21384500           21369 1c001a66 01062783 lw               x15, 16(x12)        x15=100fdf08 x12:100fdef4  PA:100fdf04
+            21385500           21370 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fdef4  PA:100fdef8
+            21386500           21371 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100fded0  PA:100fdee4
+            21387500           21372 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fded0  PA:100fdee0
+            21388500           21373 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fded0  PA:100fdedc
+            21389500           21374 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fded0  PA:100fdeec
+            21390500           21375 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fded0  PA:100fded8
+            21391500           21376 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21392500           21377 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21393500           21378 1c001a78 00c004b3 add              x9, x0, x12          x9=100fdef4 x12:100fdef4
+            21394500           21379 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=100fdf09 x15:100fdf08  PA:100fdf08
+            21396500           21381 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            21397500           21382 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21398500           21383 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fdef4  PA:100fdefc
+            21400500           21385 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21403500           21388 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            21405500           21390 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21406500           21391 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21409500           21394 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21410500           21395 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21411500           21396 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21414500           21399 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21415500           21400 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21416500           21401 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21417500           21402 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21418500           21403 1c001b36 f71ff06f jal              x0, -144           
+            21420500           21405 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fdef4  PA:100fdefc
+            21422500           21407 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21425500           21410 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            21427500           21412 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21428500           21413 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21431500           21416 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            21432500           21417 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21433500           21418 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21434500           21419 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21435500           21420 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fdf08  x9:100fdef4  PA:100fdf04
+            21437500           21422 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=100fdf09 x20:100fdf08  PA:100fdf08
+            21439500           21424 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21442500           21427 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21443500           21428 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21445500           21430 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21446500           21431 1c001778 fddff06f jal              x0, -36            
+            21448500           21433 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21449500           21434 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21450500           21435 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21451500           21436 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21452500           21437 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21453500           21438 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21454500           21439 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21455500           21440 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21456500           21441 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21457500           21442 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104018
+            21461500           21446 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21462500           21447 1c001b62 f8bff06f jal              x0, -118           
+            21464500           21449 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fdf0a x20:100fdf09  PA:100fdf09
+            21466500           21451 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21467500           21452 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fdef4  PA:100fdef4
+            21469500           21454 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21470500           21455 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21473500           21458 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fded0  PA:100fdeec
+            21474500           21459 1c001b02 01812403 lw               x8, 24(x2)           x8=100fdf78  x2:100fded0  PA:100fdee8
+            21475500           21460 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100fded0  PA:100fdee4
+            21476500           21461 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fded0  PA:100fdee0
+            21477500           21462 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fded0  PA:100fdedc
+            21478500           21463 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fded0  PA:100fded8
+            21479500           21464 1c001b0c 02010113 addi             x2, x2, 32           x2=100fdef0  x2:100fded0
+            21480500           21465 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21482500           21467 1c001d86 01800433 add              x8, x0, x24          x8=100fdf7c x24:100fdf7c
+            21483500           21468 1c001d88 fadff06f jal              x0, -84            
+            21485500           21470 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21486500           21471 1c001d36 e69ff06f jal              x0, -408           
+            21489500           21474 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21506500           21491 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21507500           21492 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21510500           21495 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21511500           21496 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21512500           21497 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21514500           21499 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21515500           21500 1c001778 fddff06f jal              x0, -36            
+            21517500           21502 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21518500           21503 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21519500           21504 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21520500           21505 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21521500           21506 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21522500           21507 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21523500           21508 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21524500           21509 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21525500           21510 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21526500           21511 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104018
+            21530500           21515 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21531500           21516 1c001bca 16a0006f jal              x0, 362            
+            21533500           21518 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21534500           21519 1c001d36 e69ff06f jal              x0, -408           
+            21537500           21522 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21551500           21536 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21552500           21537 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21555500           21540 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21556500           21541 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21557500           21542 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21559500           21544 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21560500           21545 1c001778 fddff06f jal              x0, -36            
+            21562500           21547 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21563500           21548 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21564500           21549 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21565500           21550 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21566500           21551 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21567500           21552 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21568500           21553 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21569500           21554 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21570500           21555 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21571500           21556 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104018
+            21575500           21560 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21576500           21561 1c001bca 16a0006f jal              x0, 362            
+            21578500           21563 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21579500           21564 1c001d36 e69ff06f jal              x0, -408           
+            21582500           21567 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21598500           21583 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21599500           21584 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21602500           21587 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21603500           21588 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21604500           21589 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21606500           21591 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21607500           21592 1c001778 fddff06f jal              x0, -36            
+            21609500           21594 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21610500           21595 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000003
+            21611500           21596 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21612500           21597 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000018 x15:00000003
+            21613500           21598 1c001762 00279793 slli             x15, x15, 0x2       x15=0000000c x15:00000003
+            21614500           21599 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000018
+            21615500           21600 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000000c x13:00001f80
+            21616500           21601 1c00176a 00e787b3 add              x15, x15, x14       x15=00000018 x15:00000000 x14:00000018
+            21617500           21602 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21618500           21603 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104018
+            21622500           21607 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21623500           21608 1c001bca 16a0006f jal              x0, 362            
+            21625500           21610 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21626500           21611 1c001d36 e69ff06f jal              x0, -408           
+            21629500           21614 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21644500           21629 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21645500           21630 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21646500           21631 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100fdef0  PA:100fdf4c
+            21647500           21632 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100fdef0  PA:100fdf48
+            21648500           21633 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100fdef0  PA:100fdf44
+            21649500           21634 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100fdef0  PA:100fdf40
+            21650500           21635 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000003  x2:100fdef0  PA:100fdf3c
+            21651500           21636 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100fdef0  PA:100fdf38
+            21652500           21637 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100fdef0  PA:100fdf34
+            21653500           21638 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100fdef0  PA:100fdf30
+            21654500           21639 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100fdef0  PA:100fdf2c
+            21655500           21640 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100fdef0  PA:100fdf28
+            21656500           21641 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100fdef0  PA:100fdf24
+            21657500           21642 1c001bbe 06010113 addi             x2, x2, 96           x2=100fdf50  x2:100fdef0
+            21658500           21643 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21660500           21645 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fdf50  PA:100fdf6c
+            21661500           21646 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21662500           21647 1c001838 04010113 addi             x2, x2, 64           x2=100fdf90  x2:100fdf50
+            21663500           21648 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_4.log b/sw/scripts/tracevis/example/traces/trace_core_00_4.log
new file mode 100644
index 0000000..03d4526
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_4.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+              104500              89 1c000080 0180006f jal              x0, 24             
+              128500             113 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000004
+              129500             114 1c00009c 01f57593 andi             x11, x10, 31        x11=00000004 x10:00000004
+              151500             136 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000004
+              152500             137 1c0000a2 00058463 beq              x11, x0, 8          x11:00000004
+              153500             138 1c0000a6 05a0206f jal              x0, 8282           
+              176500             161 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              177500             162 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              178500             163 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              179500             164 1c00210c 0e059163 bne              x11, x0, 226        x11:00000004
+              246500             231 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              247500             232 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000004
+              248500             233 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000004 x19:00000004
+              249500             234 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              268500             253 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              269500             254 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              270500             255 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              271500             256 1c00220a 0060006f jal              x0, 6              
+              292500             277 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00002000 x19:00000004 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fe790 x10:00002000  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000004
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000004
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000004 x12:00000004
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fe750  x2:100fe790
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fe750  PA:100fe774
+            18898500           18883 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18899500           18884 1c001818 02c12423 sw               x12, 40(x2)         x12:00000004  x2:100fe750  PA:100fe778
+            18900500           18885 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fe750  PA:100fe77c
+            18901500           18886 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18902500           18887 1c00181e 02410693 addi             x13, x2, 36         x13=100fe774  x2:100fe750
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fe750  PA:100fe76c
+            18915500           18900 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fe750  PA:100fe780
+            18916500           18901 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fe750  PA:100fe784
+            18917500           18902 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fe750  PA:100fe788
+            18918500           18903 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fe750  PA:100fe78c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fe774  x2:100fe750  PA:100fe75c
+            18940500           18925 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100fe6f0  x2:100fe750
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fe708  x2:100fe6f0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100fe6f0  PA:100fe748
+            18963500           18948 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100fe6f0  PA:100fe740
+            18965500           18950 1c001b78 05312623 sw               x19, 76(x2)         x19:00000004  x2:100fe6f0  PA:100fe73c
+            18966500           18951 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100fe6f0  PA:100fe738
+            18967500           18952 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100fe6f0  PA:100fe734
+            18968500           18953 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100fe6f0  PA:100fe730
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100fe6f0  PA:100fe72c
+            18989500           18974 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100fe6f0  PA:100fe74c
+            18990500           18975 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100fe6f0  PA:100fe744
+            18991500           18976 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100fe6f0  PA:100fe728
+            18992500           18977 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100fe6f0  PA:100fe724
+            18993500           18978 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18994500           18979 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18995500           18980 1c001b8e 00d00433 add              x8, x0, x13          x8=100fe774 x13:100fe774
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fe708  x2:100fe6f0  PA:100fe704
+            19016500           19001 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19017500           19002 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19018500           19003 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19019500           19004 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19059500           19044 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19060500           19045 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104020
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19197500           19182 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19198500           19183 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19201500           19186 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19202500           19187 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19203500           19188 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19205500           19190 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19206500           19191 1c001778 fddff06f jal              x0, -36            
+            19208500           19193 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19209500           19194 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19210500           19195 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19211500           19196 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19212500           19197 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19213500           19198 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19214500           19199 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19215500           19200 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19216500           19201 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19217500           19202 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104020
+            19221500           19206 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19222500           19207 1c001bca 16a0006f jal              x0, 362            
+            19224500           19209 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19225500           19210 1c001d36 e69ff06f jal              x0, -408           
+            19228500           19213 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19247500           19232 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19248500           19233 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19251500           19236 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19252500           19237 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19253500           19238 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19258500           19243 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19259500           19244 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19260500           19245 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19261500           19246 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19262500           19247 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19263500           19248 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19264500           19249 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19265500           19250 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19266500           19251 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19267500           19252 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104020
+            19271500           19256 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19272500           19257 1c001bca 16a0006f jal              x0, 362            
+            19274500           19259 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19275500           19260 1c001d36 e69ff06f jal              x0, -408           
+            19278500           19263 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19294500           19279 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19295500           19280 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19298500           19283 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19299500           19284 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19300500           19285 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19302500           19287 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19303500           19288 1c001778 fddff06f jal              x0, -36            
+            19305500           19290 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19306500           19291 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19307500           19292 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19308500           19293 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19309500           19294 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19310500           19295 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19311500           19296 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19312500           19297 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19313500           19298 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19314500           19299 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104020
+            19318500           19303 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19319500           19304 1c001bca 16a0006f jal              x0, 362            
+            19321500           19306 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19322500           19307 1c001d36 e69ff06f jal              x0, -408           
+            19325500           19310 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19344500           19329 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19345500           19330 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19348500           19333 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19349500           19334 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19350500           19335 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19352500           19337 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19353500           19338 1c001778 fddff06f jal              x0, -36            
+            19355500           19340 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19356500           19341 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19357500           19342 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19358500           19343 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19359500           19344 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19360500           19345 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19361500           19346 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19362500           19347 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19363500           19348 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19364500           19349 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104020
+            19368500           19353 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19369500           19354 1c001bca 16a0006f jal              x0, 362            
+            19371500           19356 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19372500           19357 1c001d36 e69ff06f jal              x0, -408           
+            19375500           19360 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19398500           19383 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19399500           19384 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19402500           19387 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19403500           19388 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19404500           19389 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19406500           19391 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19407500           19392 1c001778 fddff06f jal              x0, -36            
+            19409500           19394 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19410500           19395 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19411500           19396 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19412500           19397 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19413500           19398 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19414500           19399 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19415500           19400 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19416500           19401 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19417500           19402 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19418500           19403 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104020
+            19422500           19407 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19423500           19408 1c001bca 16a0006f jal              x0, 362            
+            19425500           19410 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19426500           19411 1c001d36 e69ff06f jal              x0, -408           
+            19429500           19414 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19448500           19433 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19449500           19434 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19452500           19437 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19453500           19438 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19454500           19439 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19456500           19441 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19457500           19442 1c001778 fddff06f jal              x0, -36            
+            19459500           19444 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19460500           19445 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19461500           19446 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19462500           19447 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19463500           19448 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19464500           19449 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19465500           19450 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19466500           19451 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19467500           19452 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19468500           19453 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104020
+            19472500           19457 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19473500           19458 1c001bca 16a0006f jal              x0, 362            
+            19475500           19460 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19476500           19461 1c001d36 e69ff06f jal              x0, -408           
+            19479500           19464 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19501500           19486 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19502500           19487 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19505500           19490 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19506500           19491 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19507500           19492 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19509500           19494 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19510500           19495 1c001778 fddff06f jal              x0, -36            
+            19512500           19497 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19513500           19498 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19514500           19499 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19515500           19500 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19516500           19501 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19517500           19502 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19518500           19503 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19519500           19504 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19520500           19505 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19521500           19506 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104020
+            19525500           19510 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19526500           19511 1c001bca 16a0006f jal              x0, 362            
+            19528500           19513 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19529500           19514 1c001d36 e69ff06f jal              x0, -408           
+            19532500           19517 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19547500           19532 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19548500           19533 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19551500           19536 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19552500           19537 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19553500           19538 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19555500           19540 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19556500           19541 1c001778 fddff06f jal              x0, -36            
+            19558500           19543 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19559500           19544 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19560500           19545 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19561500           19546 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19562500           19547 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19563500           19548 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19564500           19549 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19565500           19550 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19566500           19551 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19567500           19552 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104020
+            19571500           19556 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19572500           19557 1c001bca 16a0006f jal              x0, 362            
+            19574500           19559 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19575500           19560 1c001d36 e69ff06f jal              x0, -408           
+            19578500           19563 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19599500           19584 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19600500           19585 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19603500           19588 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19604500           19589 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19605500           19590 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19607500           19592 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19608500           19593 1c001778 fddff06f jal              x0, -36            
+            19610500           19595 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19611500           19596 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19612500           19597 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19613500           19598 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19614500           19599 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19615500           19600 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19616500           19601 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19617500           19602 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19618500           19603 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19619500           19604 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104020
+            19623500           19608 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19624500           19609 1c001bca 16a0006f jal              x0, 362            
+            19626500           19611 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19627500           19612 1c001d36 e69ff06f jal              x0, -408           
+            19630500           19615 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19646500           19631 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19647500           19632 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19650500           19635 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19651500           19636 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19652500           19637 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19654500           19639 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19655500           19640 1c001778 fddff06f jal              x0, -36            
+            19657500           19642 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19658500           19643 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19659500           19644 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19660500           19645 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19661500           19646 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19662500           19647 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19663500           19648 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19664500           19649 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19665500           19650 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19666500           19651 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104020
+            19670500           19655 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19671500           19656 1c001bca 16a0006f jal              x0, 362            
+            19673500           19658 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19674500           19659 1c001d36 e69ff06f jal              x0, -408           
+            19677500           19662 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19692500           19677 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19693500           19678 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19696500           19681 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19697500           19682 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19698500           19683 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19700500           19685 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19701500           19686 1c001778 fddff06f jal              x0, -36            
+            19703500           19688 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19704500           19689 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19705500           19690 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19706500           19691 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19707500           19692 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19708500           19693 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19709500           19694 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19710500           19695 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19711500           19696 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19712500           19697 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104020
+            19716500           19701 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19717500           19702 1c001bca 16a0006f jal              x0, 362            
+            19719500           19704 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19720500           19705 1c001d36 e69ff06f jal              x0, -408           
+            19723500           19708 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19738500           19723 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19739500           19724 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19742500           19727 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19743500           19728 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19744500           19729 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19746500           19731 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19747500           19732 1c001778 fddff06f jal              x0, -36            
+            19749500           19734 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19750500           19735 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19751500           19736 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19752500           19737 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19753500           19738 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19754500           19739 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19755500           19740 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19756500           19741 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19757500           19742 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19758500           19743 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104020
+            19762500           19747 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19763500           19748 1c001bca 16a0006f jal              x0, 362            
+            19765500           19750 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19766500           19751 1c001d36 e69ff06f jal              x0, -408           
+            19769500           19754 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19784500           19769 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19785500           19770 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19788500           19773 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19789500           19774 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19790500           19775 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19792500           19777 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19793500           19778 1c001778 fddff06f jal              x0, -36            
+            19795500           19780 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19796500           19781 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19797500           19782 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19798500           19783 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19799500           19784 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19800500           19785 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19801500           19786 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19802500           19787 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19803500           19788 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19804500           19789 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104020
+            19808500           19793 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19809500           19794 1c001bca 16a0006f jal              x0, 362            
+            19811500           19796 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19812500           19797 1c001d36 e69ff06f jal              x0, -408           
+            19815500           19800 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19830500           19815 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19831500           19816 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19834500           19819 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19835500           19820 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19836500           19821 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19838500           19823 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19839500           19824 1c001778 fddff06f jal              x0, -36            
+            19841500           19826 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19842500           19827 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            19843500           19828 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19844500           19829 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            19845500           19830 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            19846500           19831 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            19847500           19832 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            19848500           19833 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            19849500           19834 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19850500           19835 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104020
+            19854500           19839 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19855500           19840 1c001bca 16a0006f jal              x0, 362            
+            19857500           19842 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19858500           19843 1c001d36 e69ff06f jal              x0, -408           
+            19861500           19846 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19878500           19863 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19879500           19864 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19882500           19867 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19885500           19870 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100fe6f0  PA:100fe6f4
+            19886500           19871 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fe6f0  PA:100fe6f8
+            19887500           19872 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fe6f0  PA:100fe6fc
+            19888500           19873 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19889500           19874 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fe6f0  PA:100fe6f4
+            19898500           19883 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19899500           19884 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19900500           19885 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19901500           19886 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19902500           19887 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19960500           19945 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19961500           19946 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fe6f0  PA:100fe700
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fe778  x8:100fe774
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fe774  PA:100fe774
+            20315500           20300 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100fe6f4  x2:100fe6f0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fe708 x11:100fe6f4  PA:100fe704
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fe6f4  PA:100fe700
+            20407500           20392 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20408500           20393 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20442500           20427 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20443500           20428 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20444500           20429 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20445500           20430 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20448500           20433 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fe6f4  PA:100fe700
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fe708  PA:100fe708
+            20586500           20571 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20587500           20572 1c001a5e 00168693 addi             x13, x13, 1         x13=100fe709 x13:100fe708
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fe709  PA:100fe709
+            20608500           20593 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20609500           20594 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100fe6f4  x2:100fe6f0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100fe6d0  x2:100fe6f0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fe774  x2:100fe6d0  PA:100fe6e8
+            20649500           20634 1c001a66 01062783 lw               x15, 16(x12)        x15=100fe708 x12:100fe6f4  PA:100fe704
+            20650500           20635 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fe6f4  PA:100fe6f8
+            20651500           20636 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100fe6d0  PA:100fe6e4
+            20652500           20637 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fe6d0  PA:100fe6e0
+            20653500           20638 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fe6d0  PA:100fe6dc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fe6d0  PA:100fe6ec
+            20678500           20663 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fe6d0  PA:100fe6d8
+            20680500           20665 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20681500           20666 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20682500           20667 1c001a78 00c004b3 add              x9, x0, x12          x9=100fe6f4 x12:100fe6f4
+            20683500           20668 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fe709 x15:100fe708  PA:100fe708
+            20685500           20670 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fe6f4  PA:100fe6fc
+            20705500           20690 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20708500           20693 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fe6f4  PA:100fe6fc
+            20799500           20784 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            20820500           20805 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20821500           20806 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fe708  x9:100fe6f4  PA:100fe704
+            20861500           20846 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fe709 x20:100fe708  PA:100fe708
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104020
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fe70a x20:100fe709  PA:100fe709
+            20934500           20919 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20935500           20920 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            20937500           20922 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20938500           20923 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fe6d0  PA:100fe6ec
+            20963500           20948 1c001b02 01812403 lw               x8, 24(x2)           x8=100fe774  x2:100fe6d0  PA:100fe6e8
+            20964500           20949 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100fe6d0  PA:100fe6e4
+            20965500           20950 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fe6d0  PA:100fe6e0
+            20966500           20951 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fe6d0  PA:100fe6dc
+            20967500           20952 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fe6d0  PA:100fe6d8
+            20968500           20953 1c001b0c 02010113 addi             x2, x2, 32           x2=100fe6f0  x2:100fe6d0
+            20969500           20954 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fe778 x24:100fe778
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21011500           20996 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21012500           20997 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21015500           21000 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21016500           21001 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21017500           21002 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21019500           21004 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21020500           21005 1c001778 fddff06f jal              x0, -36            
+            21022500           21007 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21023500           21008 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21024500           21009 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21025500           21010 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21026500           21011 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21027500           21012 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21028500           21013 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21029500           21014 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21030500           21015 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21031500           21016 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104020
+            21035500           21020 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21036500           21021 1c001bca 16a0006f jal              x0, 362            
+            21038500           21023 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21039500           21024 1c001d36 e69ff06f jal              x0, -408           
+            21042500           21027 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21057500           21042 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21058500           21043 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21061500           21046 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21062500           21047 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21063500           21048 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21065500           21050 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21066500           21051 1c001778 fddff06f jal              x0, -36            
+            21068500           21053 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21069500           21054 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21070500           21055 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21071500           21056 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21072500           21057 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21073500           21058 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21074500           21059 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21075500           21060 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21076500           21061 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21077500           21062 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104020
+            21081500           21066 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21082500           21067 1c001bca 16a0006f jal              x0, 362            
+            21084500           21069 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21085500           21070 1c001d36 e69ff06f jal              x0, -408           
+            21088500           21073 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21104500           21089 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21105500           21090 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21108500           21093 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21111500           21096 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100fe6f0  PA:100fe6f4
+            21112500           21097 1c001bd0 00012423 sw               x0, 8(x2)            x2:100fe6f0  PA:100fe6f8
+            21113500           21098 1c001bd2 00010623 sb               x0, 12(x2)           x2:100fe6f0  PA:100fe6fc
+            21114500           21099 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21115500           21100 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21116500           21101 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21117500           21102 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100fe6f0  PA:100fe6f4
+            21118500           21103 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21119500           21104 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21120500           21105 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21121500           21106 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21122500           21107 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21123500           21108 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21124500           21109 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21125500           21110 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21143500           21128 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21144500           21129 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21147500           21132 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21148500           21133 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21149500           21134 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21152500           21137 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21155500           21140 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21158500           21143 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21161500           21146 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21162500           21147 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21163500           21148 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21164500           21149 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21167500           21152 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21168500           21153 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21171500           21156 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21172500           21157 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21175500           21160 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21177500           21162 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21180500           21165 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21181500           21166 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21184500           21169 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21185500           21170 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21186500           21171 1c001f42 e09ff06f jal              x0, -504           
+            21188500           21173 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21189500           21174 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100fe6f0  PA:100fe700
+            21190500           21175 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21193500           21178 1c001e34 00440c13 addi             x24, x8, 4          x24=100fe77c  x8:100fe778
+            21194500           21179 1c001e38 00042503 lw               x10, 0(x8)          x10=00000004  x8:100fe778  PA:100fe778
+            21195500           21180 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21198500           21183 1c001e54 00055863 bge              x10, x0, 16         x10:00000004
+            21201500           21186 1c001e64 00410593 addi             x11, x2, 4          x11=100fe6f4  x2:100fe6f0
+            21202500           21187 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21204500           21189 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fe708 x11:100fe6f4  PA:100fe704
+            21205500           21190 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fe6f4  PA:100fe700
+            21206500           21191 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21207500           21192 1c001a04 02f55633 divu             x12, x10, x15       x12=00000004 x10:00000004 x15:00000001
+            21241500           21226 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000004 x14:0000000a
+            21242500           21227 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21243500           21228 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21244500           21229 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21247500           21232 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100fe6f4  PA:100fe700
+            21248500           21233 1c001a20 02f55833 divu             x16, x10, x15       x16=00000004 x10:00000004 x15:00000001
+            21282500           21267 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000004 x15:00000001
+            21316500           21301 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21347500           21332 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21348500           21333 1c001a2e 01004663 blt              x0, x16, 12         x16:00000004
+            21351500           21336 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21360500           21345 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000004
+            21363500           21348 1c001a56 01070733 add              x14, x14, x16       x14=00000034 x14:00000030 x16:00000004
+            21364500           21349 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000034 x13:100fe708  PA:100fe708
+            21365500           21350 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21366500           21351 1c001a5e 00168693 addi             x13, x13, 1         x13=100fe709 x13:100fe708
+            21367500           21352 1c001a60 fb1ff06f jal              x0, -80            
+            21369500           21354 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21370500           21355 1c001a12 00068023 sb               x0, 0(x13)          x13:100fe709  PA:100fe709
+            21371500           21356 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21373500           21358 1c001e68 f17ff06f jal              x0, -234           
+            21375500           21360 1c001d7e 00410613 addi             x12, x2, 4          x12=100fe6f4  x2:100fe6f0
+            21376500           21361 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21377500           21362 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21378500           21363 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21380500           21365 1c001a62 fe010113 addi             x2, x2, -32          x2=100fe6d0  x2:100fe6f0
+            21381500           21366 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fe778  x2:100fe6d0  PA:100fe6e8
+            21382500           21367 1c001a66 01062783 lw               x15, 16(x12)        x15=100fe708 x12:100fe6f4  PA:100fe704
+            21383500           21368 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100fe6f4  PA:100fe6f8
+            21384500           21369 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100fe6d0  PA:100fe6e4
+            21385500           21370 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100fe6d0  PA:100fe6e0
+            21386500           21371 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100fe6d0  PA:100fe6dc
+            21387500           21372 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100fe6d0  PA:100fe6ec
+            21388500           21373 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100fe6d0  PA:100fe6d8
+            21389500           21374 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21390500           21375 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21391500           21376 1c001a78 00c004b3 add              x9, x0, x12          x9=100fe6f4 x12:100fe6f4
+            21392500           21377 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000034 x15=100fe709 x15:100fe708  PA:100fe708
+            21394500           21379 1c001a7e 00070363 beq              x14, x0, 6          x14:00000034
+            21395500           21380 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21396500           21381 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100fe6f4  PA:100fe6fc
+            21398500           21383 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21401500           21386 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            21403500           21388 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21404500           21389 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21407500           21392 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21408500           21393 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21409500           21394 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21412500           21397 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21413500           21398 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21414500           21399 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21415500           21400 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21416500           21401 1c001b36 f71ff06f jal              x0, -144           
+            21418500           21403 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100fe6f4  PA:100fe6fc
+            21420500           21405 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21423500           21408 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            21425500           21410 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21426500           21411 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21429500           21414 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            21430500           21415 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21431500           21416 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21432500           21417 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21433500           21418 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fe708  x9:100fe6f4  PA:100fe704
+            21435500           21420 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000034 x20=100fe709 x20:100fe708  PA:100fe708
+            21437500           21422 1c001af0 06059763 bne              x11, x0, 110        x11:00000034
+            21440500           21425 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21441500           21426 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21443500           21428 1c001776 00b00533 add              x10, x0, x11        x10=00000034 x11:00000034
+            21444500           21429 1c001778 fddff06f jal              x0, -36            
+            21446500           21431 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21447500           21432 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21448500           21433 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21449500           21434 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21450500           21435 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21451500           21436 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21452500           21437 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21453500           21438 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21454500           21439 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21455500           21440 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000034 x14:1a104000  PA:1a104020
+            21459500           21444 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21460500           21445 1c001b62 f8bff06f jal              x0, -118           
+            21462500           21447 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fe70a x20:100fe709  PA:100fe709
+            21464500           21449 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21465500           21450 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100fe6f4  PA:100fe6f4
+            21467500           21452 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21468500           21453 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21471500           21456 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100fe6d0  PA:100fe6ec
+            21472500           21457 1c001b02 01812403 lw               x8, 24(x2)           x8=100fe778  x2:100fe6d0  PA:100fe6e8
+            21473500           21458 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100fe6d0  PA:100fe6e4
+            21474500           21459 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100fe6d0  PA:100fe6e0
+            21475500           21460 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100fe6d0  PA:100fe6dc
+            21476500           21461 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100fe6d0  PA:100fe6d8
+            21477500           21462 1c001b0c 02010113 addi             x2, x2, 32           x2=100fe6f0  x2:100fe6d0
+            21478500           21463 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21480500           21465 1c001d86 01800433 add              x8, x0, x24          x8=100fe77c x24:100fe77c
+            21481500           21466 1c001d88 fadff06f jal              x0, -84            
+            21483500           21468 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21484500           21469 1c001d36 e69ff06f jal              x0, -408           
+            21487500           21472 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21502500           21487 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21503500           21488 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21506500           21491 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21507500           21492 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21508500           21493 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21510500           21495 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21511500           21496 1c001778 fddff06f jal              x0, -36            
+            21513500           21498 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21514500           21499 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21515500           21500 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21516500           21501 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21517500           21502 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21518500           21503 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21519500           21504 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21520500           21505 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21521500           21506 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21522500           21507 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104020
+            21526500           21511 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21527500           21512 1c001bca 16a0006f jal              x0, 362            
+            21529500           21514 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21530500           21515 1c001d36 e69ff06f jal              x0, -408           
+            21533500           21518 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21547500           21532 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21548500           21533 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21551500           21536 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21552500           21537 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21553500           21538 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21555500           21540 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21556500           21541 1c001778 fddff06f jal              x0, -36            
+            21558500           21543 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21559500           21544 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21560500           21545 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21561500           21546 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21562500           21547 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21563500           21548 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21564500           21549 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21565500           21550 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21566500           21551 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21567500           21552 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104020
+            21571500           21556 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21572500           21557 1c001bca 16a0006f jal              x0, 362            
+            21574500           21559 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21575500           21560 1c001d36 e69ff06f jal              x0, -408           
+            21578500           21563 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21592500           21577 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21593500           21578 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21596500           21581 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21597500           21582 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21598500           21583 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21600500           21585 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21601500           21586 1c001778 fddff06f jal              x0, -36            
+            21603500           21588 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21604500           21589 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000004
+            21605500           21590 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21606500           21591 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000020 x15:00000004
+            21607500           21592 1c001762 00279793 slli             x15, x15, 0x2       x15=00000010 x15:00000004
+            21608500           21593 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000020
+            21609500           21594 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000010 x13:00001f80
+            21610500           21595 1c00176a 00e787b3 add              x15, x15, x14       x15=00000020 x15:00000000 x14:00000020
+            21611500           21596 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21612500           21597 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104020
+            21616500           21601 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21617500           21602 1c001bca 16a0006f jal              x0, 362            
+            21619500           21604 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21620500           21605 1c001d36 e69ff06f jal              x0, -408           
+            21623500           21608 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21638500           21623 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21639500           21624 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21640500           21625 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100fe6f0  PA:100fe74c
+            21641500           21626 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100fe6f0  PA:100fe748
+            21642500           21627 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100fe6f0  PA:100fe744
+            21643500           21628 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100fe6f0  PA:100fe740
+            21644500           21629 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000004  x2:100fe6f0  PA:100fe73c
+            21646500           21631 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100fe6f0  PA:100fe738
+            21647500           21632 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100fe6f0  PA:100fe734
+            21648500           21633 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100fe6f0  PA:100fe730
+            21649500           21634 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100fe6f0  PA:100fe72c
+            21650500           21635 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100fe6f0  PA:100fe728
+            21651500           21636 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100fe6f0  PA:100fe724
+            21652500           21637 1c001bbe 06010113 addi             x2, x2, 96           x2=100fe750  x2:100fe6f0
+            21653500           21638 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21655500           21640 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fe750  PA:100fe76c
+            21656500           21641 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21657500           21642 1c001838 04010113 addi             x2, x2, 64           x2=100fe790  x2:100fe750
+            21658500           21643 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_5.log b/sw/scripts/tracevis/example/traces/trace_core_00_5.log
new file mode 100644
index 0000000..d8820aa
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_5.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+              108500              93 1c000080 0180006f jal              x0, 24             
+              131500             116 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000005
+              132500             117 1c00009c 01f57593 andi             x11, x10, 31        x11=00000005 x10:00000005
+              154500             139 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000005
+              155500             140 1c0000a2 00058463 beq              x11, x0, 8          x11:00000005
+              156500             141 1c0000a6 05a0206f jal              x0, 8282           
+              179500             164 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              180500             165 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              181500             166 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              182500             167 1c00210c 0e059163 bne              x11, x0, 226        x11:00000005
+              249500             234 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              250500             235 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000005
+              251500             236 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000005 x19:00000005
+              252500             237 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              271500             256 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              272500             257 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              273500             258 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              274500             259 1c00220a 0060006f jal              x0, 6              
+              294500             279 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00002800 x19:00000005 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fef90 x10:00002800  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000005
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000005
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000005 x12:00000005
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fef50  x2:100fef90
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fef50  PA:100fef74
+            18892500           18877 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18893500           18878 1c001818 02c12423 sw               x12, 40(x2)         x12:00000005  x2:100fef50  PA:100fef78
+            18894500           18879 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fef50  PA:100fef7c
+            18895500           18880 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18896500           18881 1c00181e 02410693 addi             x13, x2, 36         x13=100fef74  x2:100fef50
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fef50  PA:100fef6c
+            18916500           18901 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fef50  PA:100fef80
+            18917500           18902 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fef50  PA:100fef84
+            18918500           18903 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fef50  PA:100fef88
+            18919500           18904 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fef50  PA:100fef8c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fef74  x2:100fef50  PA:100fef5c
+            18941500           18926 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100feef0  x2:100fef50
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fef08  x2:100feef0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100feef0  PA:100fef48
+            18964500           18949 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100feef0  PA:100fef40
+            18966500           18951 1c001b78 05312623 sw               x19, 76(x2)         x19:00000005  x2:100feef0  PA:100fef3c
+            18967500           18952 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100feef0  PA:100fef38
+            18968500           18953 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100feef0  PA:100fef34
+            18969500           18954 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100feef0  PA:100fef30
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100feef0  PA:100fef2c
+            18988500           18973 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100feef0  PA:100fef4c
+            18989500           18974 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100feef0  PA:100fef44
+            18990500           18975 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100feef0  PA:100fef28
+            18991500           18976 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100feef0  PA:100fef24
+            18992500           18977 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18993500           18978 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18994500           18979 1c001b8e 00d00433 add              x8, x0, x13          x8=100fef74 x13:100fef74
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fef08  x2:100feef0  PA:100fef04
+            19017500           19002 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19018500           19003 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19019500           19004 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19020500           19005 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19062500           19047 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19063500           19048 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104028
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19185500           19170 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19186500           19171 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19189500           19174 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19190500           19175 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19191500           19176 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19193500           19178 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19194500           19179 1c001778 fddff06f jal              x0, -36            
+            19196500           19181 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19197500           19182 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19198500           19183 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19199500           19184 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19200500           19185 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19201500           19186 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19202500           19187 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19203500           19188 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19204500           19189 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19205500           19190 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104028
+            19209500           19194 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19210500           19195 1c001bca 16a0006f jal              x0, 362            
+            19212500           19197 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19213500           19198 1c001d36 e69ff06f jal              x0, -408           
+            19216500           19201 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19237500           19222 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19238500           19223 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19241500           19226 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19242500           19227 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19243500           19228 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19245500           19230 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19246500           19231 1c001778 fddff06f jal              x0, -36            
+            19248500           19233 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19249500           19234 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19250500           19235 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19251500           19236 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19252500           19237 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19253500           19238 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19254500           19239 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19255500           19240 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19256500           19241 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19257500           19242 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104028
+            19261500           19246 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19262500           19247 1c001bca 16a0006f jal              x0, 362            
+            19264500           19249 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19265500           19250 1c001d36 e69ff06f jal              x0, -408           
+            19268500           19253 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19286500           19271 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19287500           19272 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19290500           19275 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19291500           19276 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19292500           19277 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19294500           19279 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19295500           19280 1c001778 fddff06f jal              x0, -36            
+            19297500           19282 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19298500           19283 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19299500           19284 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19300500           19285 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19301500           19286 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19302500           19287 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19303500           19288 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19304500           19289 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19305500           19290 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19306500           19291 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104028
+            19310500           19295 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19311500           19296 1c001bca 16a0006f jal              x0, 362            
+            19313500           19298 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19314500           19299 1c001d36 e69ff06f jal              x0, -408           
+            19317500           19302 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19334500           19319 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19335500           19320 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19338500           19323 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19339500           19324 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19340500           19325 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19342500           19327 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19343500           19328 1c001778 fddff06f jal              x0, -36            
+            19345500           19330 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19346500           19331 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19347500           19332 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19348500           19333 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19349500           19334 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19350500           19335 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19351500           19336 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19352500           19337 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19353500           19338 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19354500           19339 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104028
+            19358500           19343 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19359500           19344 1c001bca 16a0006f jal              x0, 362            
+            19361500           19346 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19362500           19347 1c001d36 e69ff06f jal              x0, -408           
+            19365500           19350 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19384500           19369 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19385500           19370 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19388500           19373 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19389500           19374 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19390500           19375 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19392500           19377 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19393500           19378 1c001778 fddff06f jal              x0, -36            
+            19395500           19380 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19396500           19381 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19397500           19382 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19398500           19383 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19399500           19384 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19400500           19385 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19401500           19386 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19402500           19387 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19403500           19388 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19404500           19389 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104028
+            19408500           19393 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19409500           19394 1c001bca 16a0006f jal              x0, 362            
+            19411500           19396 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19412500           19397 1c001d36 e69ff06f jal              x0, -408           
+            19415500           19400 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19434500           19419 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19435500           19420 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19438500           19423 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19439500           19424 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19440500           19425 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19442500           19427 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19443500           19428 1c001778 fddff06f jal              x0, -36            
+            19445500           19430 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19446500           19431 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19447500           19432 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19448500           19433 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19449500           19434 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19450500           19435 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19451500           19436 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19452500           19437 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19453500           19438 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19454500           19439 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104028
+            19458500           19443 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19459500           19444 1c001bca 16a0006f jal              x0, 362            
+            19461500           19446 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19462500           19447 1c001d36 e69ff06f jal              x0, -408           
+            19465500           19450 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19490500           19475 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19491500           19476 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19494500           19479 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19495500           19480 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19496500           19481 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19498500           19483 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19499500           19484 1c001778 fddff06f jal              x0, -36            
+            19501500           19486 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19502500           19487 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19503500           19488 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19504500           19489 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19505500           19490 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19506500           19491 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19507500           19492 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19508500           19493 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19509500           19494 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19510500           19495 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104028
+            19514500           19499 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19515500           19500 1c001bca 16a0006f jal              x0, 362            
+            19517500           19502 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19518500           19503 1c001d36 e69ff06f jal              x0, -408           
+            19521500           19506 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19537500           19522 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19538500           19523 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19541500           19526 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19542500           19527 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19543500           19528 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19545500           19530 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19546500           19531 1c001778 fddff06f jal              x0, -36            
+            19548500           19533 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19549500           19534 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19550500           19535 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19551500           19536 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19552500           19537 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19553500           19538 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19554500           19539 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19555500           19540 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19556500           19541 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19557500           19542 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104028
+            19561500           19546 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19562500           19547 1c001bca 16a0006f jal              x0, 362            
+            19564500           19549 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19565500           19550 1c001d36 e69ff06f jal              x0, -408           
+            19568500           19553 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19589500           19574 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19590500           19575 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19593500           19578 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19594500           19579 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19595500           19580 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19597500           19582 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19598500           19583 1c001778 fddff06f jal              x0, -36            
+            19600500           19585 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19601500           19586 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19602500           19587 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19603500           19588 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19604500           19589 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19605500           19590 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19606500           19591 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19607500           19592 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19608500           19593 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19609500           19594 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104028
+            19613500           19598 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19614500           19599 1c001bca 16a0006f jal              x0, 362            
+            19616500           19601 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19617500           19602 1c001d36 e69ff06f jal              x0, -408           
+            19620500           19605 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19634500           19619 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19635500           19620 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19638500           19623 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19639500           19624 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19640500           19625 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19642500           19627 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19643500           19628 1c001778 fddff06f jal              x0, -36            
+            19645500           19630 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19646500           19631 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19647500           19632 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19648500           19633 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19649500           19634 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19650500           19635 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19651500           19636 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19652500           19637 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19653500           19638 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19654500           19639 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104028
+            19658500           19643 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19659500           19644 1c001bca 16a0006f jal              x0, 362            
+            19661500           19646 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19662500           19647 1c001d36 e69ff06f jal              x0, -408           
+            19665500           19650 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19679500           19664 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19680500           19665 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19683500           19668 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19684500           19669 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19685500           19670 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19687500           19672 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19688500           19673 1c001778 fddff06f jal              x0, -36            
+            19690500           19675 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19691500           19676 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19692500           19677 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19693500           19678 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19694500           19679 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19695500           19680 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19696500           19681 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19697500           19682 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19698500           19683 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19699500           19684 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104028
+            19703500           19688 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19704500           19689 1c001bca 16a0006f jal              x0, 362            
+            19706500           19691 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19707500           19692 1c001d36 e69ff06f jal              x0, -408           
+            19710500           19695 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19724500           19709 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19725500           19710 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19728500           19713 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19729500           19714 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19730500           19715 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19732500           19717 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19733500           19718 1c001778 fddff06f jal              x0, -36            
+            19735500           19720 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19736500           19721 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19737500           19722 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19738500           19723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19739500           19724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19740500           19725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19741500           19726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19742500           19727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19743500           19728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19744500           19729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104028
+            19748500           19733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19749500           19734 1c001bca 16a0006f jal              x0, 362            
+            19751500           19736 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19752500           19737 1c001d36 e69ff06f jal              x0, -408           
+            19755500           19740 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19770500           19755 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19771500           19756 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19774500           19759 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19775500           19760 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19776500           19761 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19778500           19763 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19779500           19764 1c001778 fddff06f jal              x0, -36            
+            19781500           19766 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19782500           19767 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19783500           19768 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19784500           19769 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19785500           19770 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19786500           19771 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19787500           19772 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19788500           19773 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19789500           19774 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19790500           19775 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104028
+            19794500           19779 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19795500           19780 1c001bca 16a0006f jal              x0, 362            
+            19797500           19782 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19798500           19783 1c001d36 e69ff06f jal              x0, -408           
+            19801500           19786 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19820500           19805 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19821500           19806 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19824500           19809 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19825500           19810 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19826500           19811 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19828500           19813 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19829500           19814 1c001778 fddff06f jal              x0, -36            
+            19831500           19816 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19832500           19817 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            19833500           19818 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19834500           19819 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            19835500           19820 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            19836500           19821 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            19837500           19822 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            19838500           19823 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            19839500           19824 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19840500           19825 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104028
+            19844500           19829 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19845500           19830 1c001bca 16a0006f jal              x0, 362            
+            19847500           19832 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19848500           19833 1c001d36 e69ff06f jal              x0, -408           
+            19851500           19836 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19867500           19852 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19868500           19853 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19871500           19856 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19874500           19859 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100feef0  PA:100feef4
+            19893500           19878 1c001bd0 00012423 sw               x0, 8(x2)            x2:100feef0  PA:100feef8
+            19894500           19879 1c001bd2 00010623 sb               x0, 12(x2)           x2:100feef0  PA:100feefc
+            19895500           19880 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19896500           19881 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19897500           19882 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19898500           19883 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100feef0  PA:100feef4
+            19903500           19888 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19904500           19889 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19905500           19890 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19906500           19891 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19907500           19892 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19954500           19939 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19955500           19940 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100feef0  PA:100fef00
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fef78  x8:100fef74
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fef74  PA:100fef74
+            20314500           20299 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100feef4  x2:100feef0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fef08 x11:100feef4  PA:100fef04
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100feef4  PA:100fef00
+            20408500           20393 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20409500           20394 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20443500           20428 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20444500           20429 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20445500           20430 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20446500           20431 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20449500           20434 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100feef4  PA:100fef00
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fef08  PA:100fef08
+            20587500           20572 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20588500           20573 1c001a5e 00168693 addi             x13, x13, 1         x13=100fef09 x13:100fef08
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fef09  PA:100fef09
+            20609500           20594 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20610500           20595 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100feef4  x2:100feef0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100feed0  x2:100feef0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fef74  x2:100feed0  PA:100feee8
+            20650500           20635 1c001a66 01062783 lw               x15, 16(x12)        x15=100fef08 x12:100feef4  PA:100fef04
+            20651500           20636 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100feef4  PA:100feef8
+            20652500           20637 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100feed0  PA:100feee4
+            20653500           20638 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100feed0  PA:100feee0
+            20654500           20639 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100feed0  PA:100feedc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100feed0  PA:100feeec
+            20679500           20664 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100feed0  PA:100feed8
+            20681500           20666 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20682500           20667 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20683500           20668 1c001a78 00c004b3 add              x9, x0, x12          x9=100feef4 x12:100feef4
+            20684500           20669 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fef09 x15:100fef08  PA:100fef08
+            20686500           20671 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100feef4  PA:100feefc
+            20704500           20689 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20707500           20692 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100feef4  PA:100feefc
+            20794500           20779 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            20821500           20806 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20822500           20807 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fef08  x9:100feef4  PA:100fef04
+            20862500           20847 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fef09 x20:100fef08  PA:100fef08
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104028
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fef0a x20:100fef09  PA:100fef09
+            20935500           20920 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20936500           20921 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            20938500           20923 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20939500           20924 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100feed0  PA:100feeec
+            20964500           20949 1c001b02 01812403 lw               x8, 24(x2)           x8=100fef74  x2:100feed0  PA:100feee8
+            20965500           20950 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100feed0  PA:100feee4
+            20966500           20951 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100feed0  PA:100feee0
+            20967500           20952 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100feed0  PA:100feedc
+            20968500           20953 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100feed0  PA:100feed8
+            20969500           20954 1c001b0c 02010113 addi             x2, x2, 32           x2=100feef0  x2:100feed0
+            20970500           20955 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fef78 x24:100fef78
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21013500           20998 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21014500           20999 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21017500           21002 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21018500           21003 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21019500           21004 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21021500           21006 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21022500           21007 1c001778 fddff06f jal              x0, -36            
+            21024500           21009 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21025500           21010 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21026500           21011 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21027500           21012 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21028500           21013 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21029500           21014 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21030500           21015 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21031500           21016 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21032500           21017 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21033500           21018 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104028
+            21037500           21022 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21038500           21023 1c001bca 16a0006f jal              x0, 362            
+            21040500           21025 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21041500           21026 1c001d36 e69ff06f jal              x0, -408           
+            21044500           21029 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21061500           21046 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21062500           21047 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21065500           21050 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21066500           21051 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21067500           21052 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21069500           21054 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21070500           21055 1c001778 fddff06f jal              x0, -36            
+            21072500           21057 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21073500           21058 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21074500           21059 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21075500           21060 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21076500           21061 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21077500           21062 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21078500           21063 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21079500           21064 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21080500           21065 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21081500           21066 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104028
+            21085500           21070 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21086500           21071 1c001bca 16a0006f jal              x0, 362            
+            21088500           21073 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21089500           21074 1c001d36 e69ff06f jal              x0, -408           
+            21092500           21077 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21106500           21091 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21107500           21092 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21110500           21095 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21113500           21098 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100feef0  PA:100feef4
+            21114500           21099 1c001bd0 00012423 sw               x0, 8(x2)            x2:100feef0  PA:100feef8
+            21115500           21100 1c001bd2 00010623 sb               x0, 12(x2)           x2:100feef0  PA:100feefc
+            21116500           21101 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21117500           21102 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21118500           21103 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21119500           21104 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100feef0  PA:100feef4
+            21121500           21106 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21122500           21107 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21123500           21108 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21124500           21109 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21125500           21110 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21126500           21111 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21127500           21112 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21128500           21113 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21149500           21134 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21150500           21135 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21153500           21138 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21154500           21139 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21155500           21140 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21158500           21143 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21161500           21146 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21164500           21149 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21167500           21152 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21168500           21153 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21169500           21154 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21170500           21155 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21173500           21158 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21174500           21159 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21177500           21162 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21178500           21163 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21181500           21166 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21183500           21168 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21186500           21171 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21187500           21172 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21190500           21175 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21191500           21176 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21192500           21177 1c001f42 e09ff06f jal              x0, -504           
+            21194500           21179 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21195500           21180 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100feef0  PA:100fef00
+            21196500           21181 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21199500           21184 1c001e34 00440c13 addi             x24, x8, 4          x24=100fef7c  x8:100fef78
+            21200500           21185 1c001e38 00042503 lw               x10, 0(x8)          x10=00000005  x8:100fef78  PA:100fef78
+            21201500           21186 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21204500           21189 1c001e54 00055863 bge              x10, x0, 16         x10:00000005
+            21207500           21192 1c001e64 00410593 addi             x11, x2, 4          x11=100feef4  x2:100feef0
+            21208500           21193 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21210500           21195 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fef08 x11:100feef4  PA:100fef04
+            21211500           21196 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100feef4  PA:100fef00
+            21212500           21197 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21213500           21198 1c001a04 02f55633 divu             x12, x10, x15       x12=00000005 x10:00000005 x15:00000001
+            21247500           21232 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000005 x14:0000000a
+            21248500           21233 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21249500           21234 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21250500           21235 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21253500           21238 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100feef4  PA:100fef00
+            21254500           21239 1c001a20 02f55833 divu             x16, x10, x15       x16=00000005 x10:00000005 x15:00000001
+            21288500           21273 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000005 x15:00000001
+            21322500           21307 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21353500           21338 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21354500           21339 1c001a2e 01004663 blt              x0, x16, 12         x16:00000005
+            21357500           21342 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21375500           21360 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000005
+            21378500           21363 1c001a56 01070733 add              x14, x14, x16       x14=00000035 x14:00000030 x16:00000005
+            21379500           21364 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000035 x13:100fef08  PA:100fef08
+            21380500           21365 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21381500           21366 1c001a5e 00168693 addi             x13, x13, 1         x13=100fef09 x13:100fef08
+            21382500           21367 1c001a60 fb1ff06f jal              x0, -80            
+            21384500           21369 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21385500           21370 1c001a12 00068023 sb               x0, 0(x13)          x13:100fef09  PA:100fef09
+            21386500           21371 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21388500           21373 1c001e68 f17ff06f jal              x0, -234           
+            21390500           21375 1c001d7e 00410613 addi             x12, x2, 4          x12=100feef4  x2:100feef0
+            21391500           21376 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21392500           21377 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21393500           21378 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21395500           21380 1c001a62 fe010113 addi             x2, x2, -32          x2=100feed0  x2:100feef0
+            21396500           21381 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fef78  x2:100feed0  PA:100feee8
+            21397500           21382 1c001a66 01062783 lw               x15, 16(x12)        x15=100fef08 x12:100feef4  PA:100fef04
+            21398500           21383 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100feef4  PA:100feef8
+            21399500           21384 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100feed0  PA:100feee4
+            21400500           21385 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100feed0  PA:100feee0
+            21401500           21386 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100feed0  PA:100feedc
+            21402500           21387 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100feed0  PA:100feeec
+            21403500           21388 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100feed0  PA:100feed8
+            21404500           21389 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21405500           21390 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21406500           21391 1c001a78 00c004b3 add              x9, x0, x12          x9=100feef4 x12:100feef4
+            21407500           21392 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000035 x15=100fef09 x15:100fef08  PA:100fef08
+            21409500           21394 1c001a7e 00070363 beq              x14, x0, 6          x14:00000035
+            21410500           21395 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21411500           21396 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100feef4  PA:100feefc
+            21413500           21398 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21416500           21401 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            21418500           21403 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21419500           21404 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21422500           21407 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21423500           21408 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21424500           21409 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21427500           21412 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21428500           21413 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21429500           21414 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21430500           21415 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21431500           21416 1c001b36 f71ff06f jal              x0, -144           
+            21433500           21418 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100feef4  PA:100feefc
+            21435500           21420 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21438500           21423 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            21440500           21425 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21441500           21426 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21444500           21429 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            21445500           21430 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21446500           21431 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21447500           21432 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21448500           21433 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fef08  x9:100feef4  PA:100fef04
+            21450500           21435 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000035 x20=100fef09 x20:100fef08  PA:100fef08
+            21452500           21437 1c001af0 06059763 bne              x11, x0, 110        x11:00000035
+            21455500           21440 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21456500           21441 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21458500           21443 1c001776 00b00533 add              x10, x0, x11        x10=00000035 x11:00000035
+            21459500           21444 1c001778 fddff06f jal              x0, -36            
+            21461500           21446 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21462500           21447 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21463500           21448 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21464500           21449 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21465500           21450 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21466500           21451 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21467500           21452 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21468500           21453 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21469500           21454 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21470500           21455 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000035 x14:1a104000  PA:1a104028
+            21474500           21459 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21475500           21460 1c001b62 f8bff06f jal              x0, -118           
+            21477500           21462 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fef0a x20:100fef09  PA:100fef09
+            21479500           21464 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21480500           21465 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100feef4  PA:100feef4
+            21482500           21467 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21483500           21468 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21486500           21471 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100feed0  PA:100feeec
+            21487500           21472 1c001b02 01812403 lw               x8, 24(x2)           x8=100fef78  x2:100feed0  PA:100feee8
+            21488500           21473 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100feed0  PA:100feee4
+            21489500           21474 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100feed0  PA:100feee0
+            21490500           21475 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100feed0  PA:100feedc
+            21491500           21476 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100feed0  PA:100feed8
+            21492500           21477 1c001b0c 02010113 addi             x2, x2, 32           x2=100feef0  x2:100feed0
+            21493500           21478 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21495500           21480 1c001d86 01800433 add              x8, x0, x24          x8=100fef7c x24:100fef7c
+            21496500           21481 1c001d88 fadff06f jal              x0, -84            
+            21498500           21483 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21499500           21484 1c001d36 e69ff06f jal              x0, -408           
+            21502500           21487 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21517500           21502 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21518500           21503 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21521500           21506 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21522500           21507 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21523500           21508 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21525500           21510 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21526500           21511 1c001778 fddff06f jal              x0, -36            
+            21528500           21513 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21529500           21514 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21530500           21515 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21531500           21516 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21532500           21517 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21533500           21518 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21534500           21519 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21535500           21520 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21536500           21521 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21537500           21522 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104028
+            21541500           21526 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21542500           21527 1c001bca 16a0006f jal              x0, 362            
+            21544500           21529 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21545500           21530 1c001d36 e69ff06f jal              x0, -408           
+            21548500           21533 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21562500           21547 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21563500           21548 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21566500           21551 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21567500           21552 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21568500           21553 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21570500           21555 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21571500           21556 1c001778 fddff06f jal              x0, -36            
+            21573500           21558 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21574500           21559 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21575500           21560 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21576500           21561 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21577500           21562 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21578500           21563 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21579500           21564 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21580500           21565 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21581500           21566 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21582500           21567 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104028
+            21586500           21571 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21587500           21572 1c001bca 16a0006f jal              x0, 362            
+            21589500           21574 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21590500           21575 1c001d36 e69ff06f jal              x0, -408           
+            21593500           21578 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21607500           21592 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21608500           21593 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21611500           21596 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21612500           21597 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21613500           21598 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21615500           21600 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21616500           21601 1c001778 fddff06f jal              x0, -36            
+            21618500           21603 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21619500           21604 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000005
+            21620500           21605 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21621500           21606 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000028 x15:00000005
+            21622500           21607 1c001762 00279793 slli             x15, x15, 0x2       x15=00000014 x15:00000005
+            21623500           21608 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000028
+            21624500           21609 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000014 x13:00001f80
+            21625500           21610 1c00176a 00e787b3 add              x15, x15, x14       x15=00000028 x15:00000000 x14:00000028
+            21626500           21611 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21627500           21612 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104028
+            21631500           21616 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21632500           21617 1c001bca 16a0006f jal              x0, 362            
+            21634500           21619 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21635500           21620 1c001d36 e69ff06f jal              x0, -408           
+            21638500           21623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21652500           21637 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21653500           21638 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21654500           21639 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100feef0  PA:100fef4c
+            21655500           21640 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100feef0  PA:100fef48
+            21656500           21641 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100feef0  PA:100fef44
+            21657500           21642 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100feef0  PA:100fef40
+            21658500           21643 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000005  x2:100feef0  PA:100fef3c
+            21659500           21644 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100feef0  PA:100fef38
+            21660500           21645 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100feef0  PA:100fef34
+            21661500           21646 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100feef0  PA:100fef30
+            21662500           21647 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100feef0  PA:100fef2c
+            21663500           21648 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100feef0  PA:100fef28
+            21664500           21649 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100feef0  PA:100fef24
+            21665500           21650 1c001bbe 06010113 addi             x2, x2, 96           x2=100fef50  x2:100feef0
+            21666500           21651 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21668500           21653 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fef50  PA:100fef6c
+            21669500           21654 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21670500           21655 1c001838 04010113 addi             x2, x2, 64           x2=100fef90  x2:100fef50
+            21671500           21656 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21677500           21662 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_6.log b/sw/scripts/tracevis/example/traces/trace_core_00_6.log
new file mode 100644
index 0000000..f1bc1bc
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_6.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+              110500              95 1c000080 0180006f jal              x0, 24             
+              134500             119 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000006
+              135500             120 1c00009c 01f57593 andi             x11, x10, 31        x11=00000006 x10:00000006
+              158500             143 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000006
+              159500             144 1c0000a2 00058463 beq              x11, x0, 8          x11:00000006
+              160500             145 1c0000a6 05a0206f jal              x0, 8282           
+              181500             166 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              182500             167 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              183500             168 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              184500             169 1c00210c 0e059163 bne              x11, x0, 226        x11:00000006
+              252500             237 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              253500             238 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000006
+              254500             239 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000006 x19:00000006
+              255500             240 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              274500             259 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              275500             260 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              276500             261 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              277500             262 1c00220a 0060006f jal              x0, 6              
+              298500             283 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00003000 x19:00000006 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100ff790 x10:00003000  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000006
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000006
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000006 x12:00000006
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100ff750  x2:100ff790
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100ff750  PA:100ff774
+            18893500           18878 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18894500           18879 1c001818 02c12423 sw               x12, 40(x2)         x12:00000006  x2:100ff750  PA:100ff778
+            18895500           18880 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100ff750  PA:100ff77c
+            18896500           18881 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18897500           18882 1c00181e 02410693 addi             x13, x2, 36         x13=100ff774  x2:100ff750
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100ff750  PA:100ff76c
+            18921500           18906 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100ff750  PA:100ff780
+            18922500           18907 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100ff750  PA:100ff784
+            18923500           18908 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100ff750  PA:100ff788
+            18924500           18909 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100ff750  PA:100ff78c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100ff774  x2:100ff750  PA:100ff75c
+            18942500           18927 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100ff6f0  x2:100ff750
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100ff708  x2:100ff6f0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100ff6f0  PA:100ff748
+            18965500           18950 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100ff6f0  PA:100ff740
+            18967500           18952 1c001b78 05312623 sw               x19, 76(x2)         x19:00000006  x2:100ff6f0  PA:100ff73c
+            18968500           18953 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100ff6f0  PA:100ff738
+            18969500           18954 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100ff6f0  PA:100ff734
+            18970500           18955 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100ff6f0  PA:100ff730
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100ff6f0  PA:100ff72c
+            18983500           18968 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100ff6f0  PA:100ff74c
+            18984500           18969 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100ff6f0  PA:100ff744
+            18985500           18970 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100ff6f0  PA:100ff728
+            18986500           18971 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100ff6f0  PA:100ff724
+            18987500           18972 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18988500           18973 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18989500           18974 1c001b8e 00d00433 add              x8, x0, x13          x8=100ff774 x13:100ff774
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100ff708  x2:100ff6f0  PA:100ff704
+            19018500           19003 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19019500           19004 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19020500           19005 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19021500           19006 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19067500           19052 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19068500           19053 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104030
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19187500           19172 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19188500           19173 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19191500           19176 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19192500           19177 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19193500           19178 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19195500           19180 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19196500           19181 1c001778 fddff06f jal              x0, -36            
+            19198500           19183 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19199500           19184 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19200500           19185 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19201500           19186 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19202500           19187 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19203500           19188 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19204500           19189 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19205500           19190 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19206500           19191 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19207500           19192 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104030
+            19211500           19196 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19212500           19197 1c001bca 16a0006f jal              x0, 362            
+            19214500           19199 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19215500           19200 1c001d36 e69ff06f jal              x0, -408           
+            19218500           19203 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19243500           19228 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19244500           19229 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19247500           19232 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19248500           19233 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19249500           19234 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19251500           19236 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19252500           19237 1c001778 fddff06f jal              x0, -36            
+            19254500           19239 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19255500           19240 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19256500           19241 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19257500           19242 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19258500           19243 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19259500           19244 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19260500           19245 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19261500           19246 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19262500           19247 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19263500           19248 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104030
+            19267500           19252 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19268500           19253 1c001bca 16a0006f jal              x0, 362            
+            19270500           19255 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19271500           19256 1c001d36 e69ff06f jal              x0, -408           
+            19274500           19259 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19290500           19275 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19291500           19276 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19294500           19279 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19295500           19280 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19296500           19281 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19298500           19283 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19299500           19284 1c001778 fddff06f jal              x0, -36            
+            19301500           19286 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19302500           19287 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19303500           19288 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19304500           19289 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19305500           19290 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19306500           19291 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19307500           19292 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19308500           19293 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19309500           19294 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19310500           19295 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104030
+            19314500           19299 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19315500           19300 1c001bca 16a0006f jal              x0, 362            
+            19317500           19302 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19318500           19303 1c001d36 e69ff06f jal              x0, -408           
+            19321500           19306 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19338500           19323 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19339500           19324 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19342500           19327 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19343500           19328 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19344500           19329 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19346500           19331 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19347500           19332 1c001778 fddff06f jal              x0, -36            
+            19349500           19334 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19350500           19335 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19351500           19336 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19352500           19337 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19353500           19338 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19354500           19339 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19355500           19340 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19356500           19341 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19357500           19342 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19358500           19343 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104030
+            19362500           19347 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19363500           19348 1c001bca 16a0006f jal              x0, 362            
+            19365500           19350 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19366500           19351 1c001d36 e69ff06f jal              x0, -408           
+            19369500           19354 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19390500           19375 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19391500           19376 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19394500           19379 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19395500           19380 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19396500           19381 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19398500           19383 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19399500           19384 1c001778 fddff06f jal              x0, -36            
+            19401500           19386 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19402500           19387 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19403500           19388 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19404500           19389 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19405500           19390 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19406500           19391 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19407500           19392 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19408500           19393 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19409500           19394 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19410500           19395 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104030
+            19414500           19399 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19415500           19400 1c001bca 16a0006f jal              x0, 362            
+            19417500           19402 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19418500           19403 1c001d36 e69ff06f jal              x0, -408           
+            19421500           19406 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19440500           19425 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19441500           19426 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19444500           19429 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19445500           19430 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19446500           19431 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19448500           19433 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19449500           19434 1c001778 fddff06f jal              x0, -36            
+            19451500           19436 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19452500           19437 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19453500           19438 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19454500           19439 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19455500           19440 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19456500           19441 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19457500           19442 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19458500           19443 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19459500           19444 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19460500           19445 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104030
+            19464500           19449 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19465500           19450 1c001bca 16a0006f jal              x0, 362            
+            19467500           19452 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19468500           19453 1c001d36 e69ff06f jal              x0, -408           
+            19471500           19456 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19492500           19477 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19493500           19478 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19496500           19481 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19497500           19482 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19498500           19483 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19500500           19485 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19501500           19486 1c001778 fddff06f jal              x0, -36            
+            19503500           19488 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19504500           19489 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19505500           19490 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19506500           19491 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19507500           19492 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19508500           19493 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19509500           19494 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19510500           19495 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19511500           19496 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19512500           19497 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104030
+            19516500           19501 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19517500           19502 1c001bca 16a0006f jal              x0, 362            
+            19519500           19504 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19520500           19505 1c001d36 e69ff06f jal              x0, -408           
+            19523500           19508 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19540500           19525 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19541500           19526 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19544500           19529 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19545500           19530 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19546500           19531 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19548500           19533 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19549500           19534 1c001778 fddff06f jal              x0, -36            
+            19551500           19536 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19552500           19537 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19553500           19538 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19554500           19539 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19555500           19540 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19556500           19541 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19557500           19542 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19558500           19543 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19559500           19544 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19560500           19545 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104030
+            19564500           19549 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19565500           19550 1c001bca 16a0006f jal              x0, 362            
+            19567500           19552 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19568500           19553 1c001d36 e69ff06f jal              x0, -408           
+            19571500           19556 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19593500           19578 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19594500           19579 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19597500           19582 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19598500           19583 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19599500           19584 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19601500           19586 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19602500           19587 1c001778 fddff06f jal              x0, -36            
+            19604500           19589 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19605500           19590 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19606500           19591 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19607500           19592 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19608500           19593 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19609500           19594 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19610500           19595 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19611500           19596 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19612500           19597 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19613500           19598 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104030
+            19617500           19602 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19618500           19603 1c001bca 16a0006f jal              x0, 362            
+            19620500           19605 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19621500           19606 1c001d36 e69ff06f jal              x0, -408           
+            19624500           19609 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19638500           19623 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19639500           19624 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19642500           19627 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19643500           19628 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19644500           19629 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19646500           19631 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19647500           19632 1c001778 fddff06f jal              x0, -36            
+            19649500           19634 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19650500           19635 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19651500           19636 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19652500           19637 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19653500           19638 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19654500           19639 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19655500           19640 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19656500           19641 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19657500           19642 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19658500           19643 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104030
+            19662500           19647 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19663500           19648 1c001bca 16a0006f jal              x0, 362            
+            19665500           19650 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19666500           19651 1c001d36 e69ff06f jal              x0, -408           
+            19669500           19654 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19683500           19668 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19684500           19669 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19687500           19672 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19688500           19673 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19689500           19674 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19691500           19676 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19692500           19677 1c001778 fddff06f jal              x0, -36            
+            19694500           19679 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19695500           19680 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19696500           19681 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19697500           19682 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19698500           19683 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19699500           19684 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19700500           19685 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19701500           19686 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19702500           19687 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19703500           19688 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104030
+            19707500           19692 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19708500           19693 1c001bca 16a0006f jal              x0, 362            
+            19710500           19695 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19711500           19696 1c001d36 e69ff06f jal              x0, -408           
+            19714500           19699 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19728500           19713 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19729500           19714 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19732500           19717 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19733500           19718 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19734500           19719 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19736500           19721 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19737500           19722 1c001778 fddff06f jal              x0, -36            
+            19739500           19724 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19740500           19725 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19741500           19726 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19742500           19727 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19743500           19728 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19744500           19729 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19745500           19730 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19746500           19731 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19747500           19732 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19748500           19733 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104030
+            19752500           19737 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19753500           19738 1c001bca 16a0006f jal              x0, 362            
+            19755500           19740 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19756500           19741 1c001d36 e69ff06f jal              x0, -408           
+            19759500           19744 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19774500           19759 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19775500           19760 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19778500           19763 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19779500           19764 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19780500           19765 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19782500           19767 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19783500           19768 1c001778 fddff06f jal              x0, -36            
+            19785500           19770 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19786500           19771 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19787500           19772 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19788500           19773 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19789500           19774 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19790500           19775 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19791500           19776 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19792500           19777 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19793500           19778 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19794500           19779 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104030
+            19798500           19783 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19799500           19784 1c001bca 16a0006f jal              x0, 362            
+            19801500           19786 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19802500           19787 1c001d36 e69ff06f jal              x0, -408           
+            19805500           19790 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19821500           19806 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19822500           19807 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19825500           19810 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19826500           19811 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19827500           19812 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19829500           19814 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19830500           19815 1c001778 fddff06f jal              x0, -36            
+            19832500           19817 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19833500           19818 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            19834500           19819 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19835500           19820 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            19836500           19821 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            19837500           19822 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            19838500           19823 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            19839500           19824 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            19840500           19825 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19841500           19826 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104030
+            19845500           19830 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19846500           19831 1c001bca 16a0006f jal              x0, 362            
+            19848500           19833 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19849500           19834 1c001d36 e69ff06f jal              x0, -408           
+            19852500           19837 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19869500           19854 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19870500           19855 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19873500           19858 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19876500           19861 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100ff6f0  PA:100ff6f4
+            19877500           19862 1c001bd0 00012423 sw               x0, 8(x2)            x2:100ff6f0  PA:100ff6f8
+            19880500           19865 1c001bd2 00010623 sb               x0, 12(x2)           x2:100ff6f0  PA:100ff6fc
+            19881500           19866 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19882500           19867 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100ff6f0  PA:100ff6f4
+            19904500           19889 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19905500           19890 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19906500           19891 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19907500           19892 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19908500           19893 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19957500           19942 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19958500           19943 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100ff6f0  PA:100ff700
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100ff778  x8:100ff774
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100ff774  PA:100ff774
+            20309500           20294 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100ff6f4  x2:100ff6f0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100ff708 x11:100ff6f4  PA:100ff704
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ff6f4  PA:100ff700
+            20409500           20394 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20410500           20395 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20444500           20429 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20445500           20430 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20446500           20431 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20447500           20432 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20450500           20435 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ff6f4  PA:100ff700
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100ff708  PA:100ff708
+            20588500           20573 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20589500           20574 1c001a5e 00168693 addi             x13, x13, 1         x13=100ff709 x13:100ff708
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100ff709  PA:100ff709
+            20610500           20595 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20611500           20596 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100ff6f4  x2:100ff6f0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100ff6d0  x2:100ff6f0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100ff774  x2:100ff6d0  PA:100ff6e8
+            20651500           20636 1c001a66 01062783 lw               x15, 16(x12)        x15=100ff708 x12:100ff6f4  PA:100ff704
+            20652500           20637 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100ff6f4  PA:100ff6f8
+            20653500           20638 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100ff6d0  PA:100ff6e4
+            20654500           20639 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100ff6d0  PA:100ff6e0
+            20655500           20640 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100ff6d0  PA:100ff6dc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100ff6d0  PA:100ff6ec
+            20680500           20665 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100ff6d0  PA:100ff6d8
+            20682500           20667 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20683500           20668 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20684500           20669 1c001a78 00c004b3 add              x9, x0, x12          x9=100ff6f4 x12:100ff6f4
+            20685500           20670 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100ff709 x15:100ff708  PA:100ff708
+            20687500           20672 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100ff6f4  PA:100ff6fc
+            20699500           20684 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20702500           20687 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100ff6f4  PA:100ff6fc
+            20800500           20785 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            20819500           20804 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20820500           20805 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100ff708  x9:100ff6f4  PA:100ff704
+            20863500           20848 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100ff709 x20:100ff708  PA:100ff708
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104030
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100ff70a x20:100ff709  PA:100ff709
+            20936500           20921 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20937500           20922 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            20939500           20924 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20940500           20925 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100ff6d0  PA:100ff6ec
+            20965500           20950 1c001b02 01812403 lw               x8, 24(x2)           x8=100ff774  x2:100ff6d0  PA:100ff6e8
+            20966500           20951 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100ff6d0  PA:100ff6e4
+            20967500           20952 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100ff6d0  PA:100ff6e0
+            20968500           20953 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100ff6d0  PA:100ff6dc
+            20969500           20954 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100ff6d0  PA:100ff6d8
+            20970500           20955 1c001b0c 02010113 addi             x2, x2, 32           x2=100ff6f0  x2:100ff6d0
+            20971500           20956 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100ff778 x24:100ff778
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21015500           21000 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21016500           21001 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21019500           21004 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21020500           21005 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21021500           21006 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21023500           21008 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21024500           21009 1c001778 fddff06f jal              x0, -36            
+            21026500           21011 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21027500           21012 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21028500           21013 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21029500           21014 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21030500           21015 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21031500           21016 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21032500           21017 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21033500           21018 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21034500           21019 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21035500           21020 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104030
+            21039500           21024 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21040500           21025 1c001bca 16a0006f jal              x0, 362            
+            21042500           21027 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21043500           21028 1c001d36 e69ff06f jal              x0, -408           
+            21046500           21031 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21063500           21048 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21064500           21049 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21067500           21052 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21068500           21053 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21069500           21054 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21071500           21056 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21072500           21057 1c001778 fddff06f jal              x0, -36            
+            21074500           21059 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21075500           21060 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21076500           21061 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21077500           21062 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21078500           21063 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21079500           21064 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21080500           21065 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21081500           21066 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21082500           21067 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21083500           21068 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104030
+            21087500           21072 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21088500           21073 1c001bca 16a0006f jal              x0, 362            
+            21090500           21075 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21091500           21076 1c001d36 e69ff06f jal              x0, -408           
+            21094500           21079 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21109500           21094 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21110500           21095 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21113500           21098 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21116500           21101 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100ff6f0  PA:100ff6f4
+            21119500           21104 1c001bd0 00012423 sw               x0, 8(x2)            x2:100ff6f0  PA:100ff6f8
+            21120500           21105 1c001bd2 00010623 sb               x0, 12(x2)           x2:100ff6f0  PA:100ff6fc
+            21121500           21106 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21122500           21107 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21123500           21108 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21124500           21109 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100ff6f0  PA:100ff6f4
+            21125500           21110 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21126500           21111 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21127500           21112 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21128500           21113 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21129500           21114 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21130500           21115 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21131500           21116 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21132500           21117 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21153500           21138 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21154500           21139 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21157500           21142 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21158500           21143 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21159500           21144 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21162500           21147 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21165500           21150 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21168500           21153 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21171500           21156 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21172500           21157 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21173500           21158 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21174500           21159 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21177500           21162 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21178500           21163 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21181500           21166 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21182500           21167 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21185500           21170 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21187500           21172 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21190500           21175 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21191500           21176 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21194500           21179 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21195500           21180 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21196500           21181 1c001f42 e09ff06f jal              x0, -504           
+            21198500           21183 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21199500           21184 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100ff6f0  PA:100ff700
+            21200500           21185 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21203500           21188 1c001e34 00440c13 addi             x24, x8, 4          x24=100ff77c  x8:100ff778
+            21204500           21189 1c001e38 00042503 lw               x10, 0(x8)          x10=00000006  x8:100ff778  PA:100ff778
+            21205500           21190 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21208500           21193 1c001e54 00055863 bge              x10, x0, 16         x10:00000006
+            21211500           21196 1c001e64 00410593 addi             x11, x2, 4          x11=100ff6f4  x2:100ff6f0
+            21212500           21197 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21214500           21199 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100ff708 x11:100ff6f4  PA:100ff704
+            21215500           21200 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ff6f4  PA:100ff700
+            21216500           21201 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21217500           21202 1c001a04 02f55633 divu             x12, x10, x15       x12=00000006 x10:00000006 x15:00000001
+            21251500           21236 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000006 x14:0000000a
+            21252500           21237 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21253500           21238 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21254500           21239 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21257500           21242 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ff6f4  PA:100ff700
+            21258500           21243 1c001a20 02f55833 divu             x16, x10, x15       x16=00000006 x10:00000006 x15:00000001
+            21292500           21277 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000006 x15:00000001
+            21326500           21311 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21357500           21342 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21358500           21343 1c001a2e 01004663 blt              x0, x16, 12         x16:00000006
+            21361500           21346 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21363500           21348 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000006
+            21366500           21351 1c001a56 01070733 add              x14, x14, x16       x14=00000036 x14:00000030 x16:00000006
+            21367500           21352 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000036 x13:100ff708  PA:100ff708
+            21369500           21354 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21370500           21355 1c001a5e 00168693 addi             x13, x13, 1         x13=100ff709 x13:100ff708
+            21371500           21356 1c001a60 fb1ff06f jal              x0, -80            
+            21373500           21358 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21374500           21359 1c001a12 00068023 sb               x0, 0(x13)          x13:100ff709  PA:100ff709
+            21375500           21360 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21377500           21362 1c001e68 f17ff06f jal              x0, -234           
+            21379500           21364 1c001d7e 00410613 addi             x12, x2, 4          x12=100ff6f4  x2:100ff6f0
+            21380500           21365 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21381500           21366 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21382500           21367 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21384500           21369 1c001a62 fe010113 addi             x2, x2, -32          x2=100ff6d0  x2:100ff6f0
+            21385500           21370 1c001a64 00812c23 sw               x8, 24(x2)           x8:100ff778  x2:100ff6d0  PA:100ff6e8
+            21386500           21371 1c001a66 01062783 lw               x15, 16(x12)        x15=100ff708 x12:100ff6f4  PA:100ff704
+            21387500           21372 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100ff6f4  PA:100ff6f8
+            21388500           21373 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100ff6d0  PA:100ff6e4
+            21389500           21374 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100ff6d0  PA:100ff6e0
+            21390500           21375 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100ff6d0  PA:100ff6dc
+            21391500           21376 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100ff6d0  PA:100ff6ec
+            21392500           21377 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100ff6d0  PA:100ff6d8
+            21393500           21378 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21394500           21379 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21395500           21380 1c001a78 00c004b3 add              x9, x0, x12          x9=100ff6f4 x12:100ff6f4
+            21396500           21381 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000036 x15=100ff709 x15:100ff708  PA:100ff708
+            21398500           21383 1c001a7e 00070363 beq              x14, x0, 6          x14:00000036
+            21399500           21384 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21400500           21385 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100ff6f4  PA:100ff6fc
+            21402500           21387 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21405500           21390 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            21407500           21392 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21408500           21393 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21411500           21396 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21412500           21397 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21413500           21398 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21416500           21401 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21417500           21402 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21418500           21403 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21419500           21404 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21420500           21405 1c001b36 f71ff06f jal              x0, -144           
+            21422500           21407 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100ff6f4  PA:100ff6fc
+            21424500           21409 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21427500           21412 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            21429500           21414 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21430500           21415 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21433500           21418 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            21434500           21419 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21435500           21420 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21436500           21421 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21437500           21422 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100ff708  x9:100ff6f4  PA:100ff704
+            21439500           21424 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000036 x20=100ff709 x20:100ff708  PA:100ff708
+            21441500           21426 1c001af0 06059763 bne              x11, x0, 110        x11:00000036
+            21444500           21429 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21445500           21430 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21447500           21432 1c001776 00b00533 add              x10, x0, x11        x10=00000036 x11:00000036
+            21448500           21433 1c001778 fddff06f jal              x0, -36            
+            21450500           21435 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21451500           21436 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21452500           21437 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21453500           21438 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21454500           21439 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21455500           21440 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21456500           21441 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21457500           21442 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21458500           21443 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21459500           21444 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000036 x14:1a104000  PA:1a104030
+            21463500           21448 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21464500           21449 1c001b62 f8bff06f jal              x0, -118           
+            21466500           21451 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100ff70a x20:100ff709  PA:100ff709
+            21468500           21453 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21469500           21454 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ff6f4  PA:100ff6f4
+            21471500           21456 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21472500           21457 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21475500           21460 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100ff6d0  PA:100ff6ec
+            21476500           21461 1c001b02 01812403 lw               x8, 24(x2)           x8=100ff778  x2:100ff6d0  PA:100ff6e8
+            21477500           21462 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100ff6d0  PA:100ff6e4
+            21478500           21463 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100ff6d0  PA:100ff6e0
+            21479500           21464 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100ff6d0  PA:100ff6dc
+            21480500           21465 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100ff6d0  PA:100ff6d8
+            21481500           21466 1c001b0c 02010113 addi             x2, x2, 32           x2=100ff6f0  x2:100ff6d0
+            21482500           21467 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21484500           21469 1c001d86 01800433 add              x8, x0, x24          x8=100ff77c x24:100ff77c
+            21485500           21470 1c001d88 fadff06f jal              x0, -84            
+            21487500           21472 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21488500           21473 1c001d36 e69ff06f jal              x0, -408           
+            21491500           21476 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21510500           21495 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21511500           21496 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21514500           21499 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21515500           21500 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21516500           21501 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21518500           21503 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21519500           21504 1c001778 fddff06f jal              x0, -36            
+            21521500           21506 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21522500           21507 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21523500           21508 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21524500           21509 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21525500           21510 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21526500           21511 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21527500           21512 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21528500           21513 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21529500           21514 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21530500           21515 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104030
+            21534500           21519 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21535500           21520 1c001bca 16a0006f jal              x0, 362            
+            21537500           21522 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21538500           21523 1c001d36 e69ff06f jal              x0, -408           
+            21541500           21526 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21556500           21541 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21557500           21542 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21560500           21545 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21561500           21546 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21562500           21547 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21564500           21549 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21565500           21550 1c001778 fddff06f jal              x0, -36            
+            21567500           21552 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21568500           21553 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21569500           21554 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21570500           21555 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21571500           21556 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21572500           21557 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21573500           21558 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21574500           21559 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21575500           21560 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21576500           21561 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104030
+            21580500           21565 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21581500           21566 1c001bca 16a0006f jal              x0, 362            
+            21583500           21568 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21584500           21569 1c001d36 e69ff06f jal              x0, -408           
+            21587500           21572 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21602500           21587 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21603500           21588 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21606500           21591 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21607500           21592 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21608500           21593 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21610500           21595 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21611500           21596 1c001778 fddff06f jal              x0, -36            
+            21613500           21598 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21614500           21599 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000006
+            21615500           21600 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21616500           21601 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000030 x15:00000006
+            21617500           21602 1c001762 00279793 slli             x15, x15, 0x2       x15=00000018 x15:00000006
+            21618500           21603 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000030
+            21619500           21604 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:00000018 x13:00001f80
+            21620500           21605 1c00176a 00e787b3 add              x15, x15, x14       x15=00000030 x15:00000000 x14:00000030
+            21621500           21606 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21622500           21607 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104030
+            21626500           21611 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21627500           21612 1c001bca 16a0006f jal              x0, 362            
+            21629500           21614 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21630500           21615 1c001d36 e69ff06f jal              x0, -408           
+            21633500           21618 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21648500           21633 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21649500           21634 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21650500           21635 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100ff6f0  PA:100ff74c
+            21651500           21636 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100ff6f0  PA:100ff748
+            21652500           21637 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100ff6f0  PA:100ff744
+            21653500           21638 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100ff6f0  PA:100ff740
+            21654500           21639 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000006  x2:100ff6f0  PA:100ff73c
+            21655500           21640 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100ff6f0  PA:100ff738
+            21656500           21641 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100ff6f0  PA:100ff734
+            21657500           21642 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100ff6f0  PA:100ff730
+            21658500           21643 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100ff6f0  PA:100ff72c
+            21662500           21647 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100ff6f0  PA:100ff728
+            21663500           21648 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100ff6f0  PA:100ff724
+            21664500           21649 1c001bbe 06010113 addi             x2, x2, 96           x2=100ff750  x2:100ff6f0
+            21665500           21650 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21667500           21652 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100ff750  PA:100ff76c
+            21668500           21653 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21669500           21654 1c001838 04010113 addi             x2, x2, 64           x2=100ff790  x2:100ff750
+            21670500           21655 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_00_7.log b/sw/scripts/tracevis/example/traces/trace_core_00_7.log
new file mode 100644
index 0000000..83e8ab7
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_00_7.log
@@ -0,0 +1,847 @@
+                Time          Cycles PC       Instr    Mnemonic
+              113500              98 1c000080 0180006f jal              x0, 24             
+              137500             122 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000007
+              138500             123 1c00009c 01f57593 andi             x11, x10, 31        x11=00000007 x10:00000007
+              161500             146 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000000 x10:00000007
+              162500             147 1c0000a2 00058463 beq              x11, x0, 8          x11:00000007
+              163500             148 1c0000a6 05a0206f jal              x0, 8282           
+              184500             169 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+              185500             170 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+              186500             171 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+              187500             172 1c00210c 0e059163 bne              x11, x0, 226        x11:00000007
+              256500             241 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+              257500             242 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000007
+              258500             243 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000007 x19:00000007
+              259500             244 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+              280500             265 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+              281500             266 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+              282500             267 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+              283500             268 1c00220a 0060006f jal              x0, 6              
+              300500             285 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+             9629500            9614 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000800 x18:1b204000  PA:1b204080
+             9637500            9622 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+             9638500            9623 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+             9656500            9641 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+             9657500            9642 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+             9659500            9644 1c00222c 08096283 p.elw            x5, 128(x18)         x5=100fc790 x18:1b204000  PA:1b204080
+             9683500            9668 1c002230 02a98533 mul              x10, x19, x10       x10=00003800 x19:00000007 x10:00000800
+             9684500            9669 1c002234 00550133 add              x2, x10, x5          x2=100fff90 x10:00003800  x5:100fc790
+             9685500            9670 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+             9705500            9690 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18829500           18814 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18837500           18822 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18838500           18823 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18839500           18824 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18840500           18825 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18863500           18848 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000007
+            18883500           18868 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18884500           18869 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000000 x12:00000007
+            18885500           18870 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000000 x11:00000000
+            18886500           18871 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000007 x12:00000007
+            18887500           18872 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18888500           18873 1c0009d4 63d0006f jal              x0, 3644           
+            18890500           18875 1c001810 fc010113 addi             x2, x2, -64          x2=100fff50  x2:100fff90
+            18891500           18876 1c001812 02b12223 sw               x11, 36(x2)         x11:00000000  x2:100fff50  PA:100fff74
+            18894500           18879 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18895500           18880 1c001818 02c12423 sw               x12, 40(x2)         x12:00000007  x2:100fff50  PA:100fff78
+            18896500           18881 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:100fff50  PA:100fff7c
+            18897500           18882 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18898500           18883 1c00181e 02410693 addi             x13, x2, 36         x13=100fff74  x2:100fff50
+            18912500           18897 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18913500           18898 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18914500           18899 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:100fff50  PA:100fff6c
+            18920500           18905 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:100fff50  PA:100fff80
+            18921500           18906 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:100fff50  PA:100fff84
+            18922500           18907 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:100fff50  PA:100fff88
+            18923500           18908 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:100fff50  PA:100fff8c
+            18936500           18921 1c001830 00d12623 sw               x13, 12(x2)         x13:100fff74  x2:100fff50  PA:100fff5c
+            18943500           18928 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18955500           18940 1c001b70 fa010113 addi             x2, x2, -96          x2=100ffef0  x2:100fff50
+            18956500           18941 1c001b72 01810793 addi             x15, x2, 24         x15=100fff08  x2:100ffef0
+            18957500           18942 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:100ffef0  PA:100fff48
+            18958500           18943 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:100ffef0  PA:100fff40
+            18959500           18944 1c001b78 05312623 sw               x19, 76(x2)         x19:00000007  x2:100ffef0  PA:100fff3c
+            18960500           18945 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:100ffef0  PA:100fff38
+            18961500           18946 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:100ffef0  PA:100fff34
+            18962500           18947 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:100ffef0  PA:100fff30
+            18982500           18967 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:100ffef0  PA:100fff2c
+            18984500           18969 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:100ffef0  PA:100fff4c
+            18985500           18970 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:100ffef0  PA:100fff44
+            18986500           18971 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:100ffef0  PA:100fff28
+            18987500           18972 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:100ffef0  PA:100fff24
+            18988500           18973 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18989500           18974 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18990500           18975 1c001b8e 00d00433 add              x8, x0, x13          x8=100fff74 x13:100fff74
+            19012500           18997 1c001b90 00f12a23 sw               x15, 20(x2)         x15:100fff08  x2:100ffef0  PA:100fff04
+            19019500           19004 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19020500           19005 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19021500           19006 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19022500           19007 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19036500           19021 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19065500           19050 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19066500           19051 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19078500           19063 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19079500           19064 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19080500           19065 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19098500           19083 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19099500           19084 1c001778 fddff06f jal              x0, -36            
+            19101500           19086 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19102500           19087 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19103500           19088 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19121500           19106 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19122500           19107 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19123500           19108 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19124500           19109 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19125500           19110 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19126500           19111 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19127500           19112 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104038
+            19131500           19116 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19132500           19117 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19195500           19180 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19196500           19181 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19199500           19184 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19200500           19185 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19201500           19186 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19203500           19188 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19204500           19189 1c001778 fddff06f jal              x0, -36            
+            19206500           19191 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19207500           19192 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19208500           19193 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19209500           19194 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19210500           19195 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19211500           19196 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19212500           19197 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19213500           19198 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19214500           19199 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19215500           19200 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104038
+            19219500           19204 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19220500           19205 1c001bca 16a0006f jal              x0, 362            
+            19222500           19207 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19223500           19208 1c001d36 e69ff06f jal              x0, -408           
+            19226500           19211 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19245500           19230 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19246500           19231 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19249500           19234 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19250500           19235 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19251500           19236 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19253500           19238 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19254500           19239 1c001778 fddff06f jal              x0, -36            
+            19256500           19241 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19257500           19242 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19258500           19243 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19259500           19244 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19260500           19245 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19261500           19246 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19262500           19247 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19263500           19248 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19264500           19249 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19265500           19250 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104038
+            19269500           19254 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19270500           19255 1c001bca 16a0006f jal              x0, 362            
+            19272500           19257 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19273500           19258 1c001d36 e69ff06f jal              x0, -408           
+            19276500           19261 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19292500           19277 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19293500           19278 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19296500           19281 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19297500           19282 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19298500           19283 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19300500           19285 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19301500           19286 1c001778 fddff06f jal              x0, -36            
+            19303500           19288 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19304500           19289 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19305500           19290 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19306500           19291 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19307500           19292 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19308500           19293 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19309500           19294 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19310500           19295 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19311500           19296 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19312500           19297 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104038
+            19316500           19301 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19317500           19302 1c001bca 16a0006f jal              x0, 362            
+            19319500           19304 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19320500           19305 1c001d36 e69ff06f jal              x0, -408           
+            19323500           19308 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19340500           19325 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19341500           19326 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19344500           19329 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19345500           19330 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19346500           19331 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19348500           19333 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19349500           19334 1c001778 fddff06f jal              x0, -36            
+            19351500           19336 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19352500           19337 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19353500           19338 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19354500           19339 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19355500           19340 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19356500           19341 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19357500           19342 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19358500           19343 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19359500           19344 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19360500           19345 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104038
+            19364500           19349 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19365500           19350 1c001bca 16a0006f jal              x0, 362            
+            19367500           19352 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19368500           19353 1c001d36 e69ff06f jal              x0, -408           
+            19371500           19356 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19392500           19377 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19393500           19378 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19396500           19381 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19397500           19382 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19398500           19383 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19400500           19385 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19401500           19386 1c001778 fddff06f jal              x0, -36            
+            19403500           19388 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19404500           19389 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19405500           19390 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19406500           19391 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19407500           19392 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19408500           19393 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19409500           19394 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19410500           19395 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19411500           19396 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19412500           19397 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104038
+            19416500           19401 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19417500           19402 1c001bca 16a0006f jal              x0, 362            
+            19419500           19404 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19420500           19405 1c001d36 e69ff06f jal              x0, -408           
+            19423500           19408 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19442500           19427 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19443500           19428 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19446500           19431 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19447500           19432 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19448500           19433 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19450500           19435 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19451500           19436 1c001778 fddff06f jal              x0, -36            
+            19453500           19438 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19454500           19439 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19455500           19440 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19456500           19441 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19457500           19442 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19458500           19443 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19459500           19444 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19460500           19445 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19461500           19446 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19462500           19447 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104038
+            19466500           19451 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19467500           19452 1c001bca 16a0006f jal              x0, 362            
+            19469500           19454 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19470500           19455 1c001d36 e69ff06f jal              x0, -408           
+            19473500           19458 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19494500           19479 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19495500           19480 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19498500           19483 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19499500           19484 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19500500           19485 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19502500           19487 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19503500           19488 1c001778 fddff06f jal              x0, -36            
+            19505500           19490 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19506500           19491 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19507500           19492 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19508500           19493 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19509500           19494 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19510500           19495 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19511500           19496 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19512500           19497 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19513500           19498 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19514500           19499 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104038
+            19518500           19503 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19519500           19504 1c001bca 16a0006f jal              x0, 362            
+            19521500           19506 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19522500           19507 1c001d36 e69ff06f jal              x0, -408           
+            19525500           19510 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19541500           19526 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19542500           19527 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19545500           19530 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19546500           19531 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19547500           19532 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19549500           19534 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19550500           19535 1c001778 fddff06f jal              x0, -36            
+            19552500           19537 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19553500           19538 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19554500           19539 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19555500           19540 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19556500           19541 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19557500           19542 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19558500           19543 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19559500           19544 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19560500           19545 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19561500           19546 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104038
+            19565500           19550 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19566500           19551 1c001bca 16a0006f jal              x0, 362            
+            19568500           19553 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19569500           19554 1c001d36 e69ff06f jal              x0, -408           
+            19572500           19557 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19597500           19582 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19598500           19583 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19601500           19586 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19602500           19587 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19603500           19588 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19605500           19590 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19606500           19591 1c001778 fddff06f jal              x0, -36            
+            19608500           19593 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19609500           19594 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19610500           19595 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19611500           19596 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19612500           19597 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19613500           19598 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19614500           19599 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19615500           19600 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19616500           19601 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19617500           19602 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104038
+            19621500           19606 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19622500           19607 1c001bca 16a0006f jal              x0, 362            
+            19624500           19609 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19625500           19610 1c001d36 e69ff06f jal              x0, -408           
+            19628500           19613 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19644500           19629 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19645500           19630 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19648500           19633 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19649500           19634 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19650500           19635 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19652500           19637 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19653500           19638 1c001778 fddff06f jal              x0, -36            
+            19655500           19640 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19656500           19641 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19657500           19642 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19658500           19643 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19659500           19644 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19660500           19645 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19661500           19646 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19662500           19647 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19663500           19648 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19664500           19649 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104038
+            19668500           19653 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19669500           19654 1c001bca 16a0006f jal              x0, 362            
+            19671500           19656 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19672500           19657 1c001d36 e69ff06f jal              x0, -408           
+            19675500           19660 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19689500           19674 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19690500           19675 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19693500           19678 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19694500           19679 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19695500           19680 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19697500           19682 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19698500           19683 1c001778 fddff06f jal              x0, -36            
+            19700500           19685 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19701500           19686 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19702500           19687 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19703500           19688 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19704500           19689 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19705500           19690 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19706500           19691 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19707500           19692 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19708500           19693 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19709500           19694 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104038
+            19713500           19698 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19714500           19699 1c001bca 16a0006f jal              x0, 362            
+            19716500           19701 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19717500           19702 1c001d36 e69ff06f jal              x0, -408           
+            19720500           19705 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19735500           19720 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19736500           19721 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19739500           19724 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19740500           19725 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19741500           19726 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19743500           19728 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19744500           19729 1c001778 fddff06f jal              x0, -36            
+            19746500           19731 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19747500           19732 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19748500           19733 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19749500           19734 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19750500           19735 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19751500           19736 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19752500           19737 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19753500           19738 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19754500           19739 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19755500           19740 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104038
+            19759500           19744 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19760500           19745 1c001bca 16a0006f jal              x0, 362            
+            19762500           19747 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19763500           19748 1c001d36 e69ff06f jal              x0, -408           
+            19766500           19751 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19781500           19766 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19782500           19767 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19785500           19770 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19786500           19771 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19787500           19772 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19789500           19774 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19790500           19775 1c001778 fddff06f jal              x0, -36            
+            19792500           19777 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19793500           19778 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19794500           19779 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19795500           19780 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19796500           19781 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19797500           19782 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19798500           19783 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19799500           19784 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19800500           19785 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19801500           19786 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104038
+            19805500           19790 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19806500           19791 1c001bca 16a0006f jal              x0, 362            
+            19808500           19793 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19809500           19794 1c001d36 e69ff06f jal              x0, -408           
+            19812500           19797 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19826500           19811 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19827500           19812 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19830500           19815 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19831500           19816 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19832500           19817 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19834500           19819 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19835500           19820 1c001778 fddff06f jal              x0, -36            
+            19837500           19822 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19838500           19823 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            19839500           19824 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19840500           19825 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            19841500           19826 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            19842500           19827 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            19843500           19828 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            19844500           19829 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            19845500           19830 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19846500           19831 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104038
+            19850500           19835 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19851500           19836 1c001bca 16a0006f jal              x0, 362            
+            19853500           19838 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19854500           19839 1c001d36 e69ff06f jal              x0, -408           
+            19857500           19842 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19875500           19860 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19876500           19861 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19879500           19864 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19882500           19867 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:100ffef0  PA:100ffef4
+            19883500           19868 1c001bd0 00012423 sw               x0, 8(x2)            x2:100ffef0  PA:100ffef8
+            19884500           19869 1c001bd2 00010623 sb               x0, 12(x2)           x2:100ffef0  PA:100ffefc
+            19885500           19870 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19886500           19871 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19896500           19881 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19897500           19882 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100ffef0  PA:100ffef4
+            19902500           19887 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19903500           19888 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19904500           19889 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19905500           19890 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19906500           19891 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19919500           19904 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19920500           19905 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19921500           19906 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19958500           19943 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19959500           19944 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19971500           19956 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19972500           19957 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19973500           19958 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19993500           19978 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20012500           19997 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20015500           20000 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20033500           20018 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20050500           20035 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20051500           20036 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20052500           20037 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20072500           20057 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20090500           20075 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20109500           20094 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20110500           20095 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20149500           20134 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20167500           20152 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20191500           20176 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20192500           20177 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20229500           20214 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20246500           20231 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20247500           20232 1c001f42 e09ff06f jal              x0, -504           
+            20265500           20250 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20266500           20251 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100ffef0  PA:100fff00
+            20288500           20273 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20307500           20292 1c001e34 00440c13 addi             x24, x8, 4          x24=100fff78  x8:100fff74
+            20308500           20293 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:100fff74  PA:100fff74
+            20310500           20295 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20345500           20330 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20364500           20349 1c001e64 00410593 addi             x11, x2, 4          x11=100ffef4  x2:100ffef0
+            20365500           20350 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20385500           20370 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fff08 x11:100ffef4  PA:100fff04
+            20402500           20387 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ffef4  PA:100fff00
+            20406500           20391 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20407500           20392 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20441500           20426 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20442500           20427 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20443500           20428 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20444500           20429 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20447500           20432 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ffef4  PA:100fff00
+            20461500           20446 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20495500           20480 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20529500           20514 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20560500           20545 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20561500           20546 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20562500           20547 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20563500           20548 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20564500           20549 1c001a38 01e0006f jal              x0, 30             
+            20582500           20567 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20583500           20568 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:100fff08  PA:100fff08
+            20589500           20574 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20590500           20575 1c001a5e 00168693 addi             x13, x13, 1         x13=100fff09 x13:100fff08
+            20601500           20586 1c001a60 fb1ff06f jal              x0, -80            
+            20603500           20588 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20604500           20589 1c001a12 00068023 sb               x0, 0(x13)          x13:100fff09  PA:100fff09
+            20611500           20596 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20612500           20597 1c001e68 f17ff06f jal              x0, -234           
+            20625500           20610 1c001d7e 00410613 addi             x12, x2, 4          x12=100ffef4  x2:100ffef0
+            20642500           20627 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20643500           20628 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20644500           20629 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20646500           20631 1c001a62 fe010113 addi             x2, x2, -32          x2=100ffed0  x2:100ffef0
+            20647500           20632 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fff74  x2:100ffed0  PA:100ffee8
+            20652500           20637 1c001a66 01062783 lw               x15, 16(x12)        x15=100fff08 x12:100ffef4  PA:100fff04
+            20653500           20638 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100ffef4  PA:100ffef8
+            20654500           20639 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:100ffed0  PA:100ffee4
+            20655500           20640 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100ffed0  PA:100ffee0
+            20656500           20641 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100ffed0  PA:100ffedc
+            20673500           20658 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100ffed0  PA:100ffeec
+            20677500           20662 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100ffed0  PA:100ffed8
+            20678500           20663 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20679500           20664 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20680500           20665 1c001a78 00c004b3 add              x9, x0, x12          x9=100ffef4 x12:100ffef4
+            20681500           20666 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=100fff09 x15:100fff08  PA:100fff08
+            20683500           20668 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20696500           20681 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20697500           20682 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100ffef4  PA:100ffefc
+            20700500           20685 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20703500           20688 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            20720500           20705 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20721500           20706 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20740500           20725 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20741500           20726 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20742500           20727 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20764500           20749 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20765500           20750 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20788500           20773 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20789500           20774 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20790500           20775 1c001b36 f71ff06f jal              x0, -144           
+            20792500           20777 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100ffef4  PA:100ffefc
+            20798500           20783 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20813500           20798 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            20815500           20800 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20816500           20801 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20835500           20820 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            20852500           20837 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20853500           20838 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20854500           20839 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20855500           20840 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fff08  x9:100ffef4  PA:100fff04
+            20860500           20845 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=100fff09 x20:100fff08  PA:100fff08
+            20873500           20858 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20893500           20878 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20910500           20895 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20912500           20897 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20913500           20898 1c001778 fddff06f jal              x0, -36            
+            20915500           20900 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20916500           20901 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            20917500           20902 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20918500           20903 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            20919500           20904 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            20920500           20905 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            20921500           20906 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            20922500           20907 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            20923500           20908 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20924500           20909 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104038
+            20928500           20913 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20929500           20914 1c001b62 f8bff06f jal              x0, -118           
+            20931500           20916 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fff0a x20:100fff09  PA:100fff09
+            20937500           20922 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20938500           20923 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            20940500           20925 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20941500           20926 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20957500           20942 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100ffed0  PA:100ffeec
+            20958500           20943 1c001b02 01812403 lw               x8, 24(x2)           x8=100fff74  x2:100ffed0  PA:100ffee8
+            20959500           20944 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:100ffed0  PA:100ffee4
+            20960500           20945 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100ffed0  PA:100ffee0
+            20961500           20946 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100ffed0  PA:100ffedc
+            20962500           20947 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100ffed0  PA:100ffed8
+            20963500           20948 1c001b0c 02010113 addi             x2, x2, 32           x2=100ffef0  x2:100ffed0
+            20964500           20949 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20981500           20966 1c001d86 01800433 add              x8, x0, x24          x8=100fff78 x24:100fff78
+            20982500           20967 1c001d88 fadff06f jal              x0, -84            
+            20984500           20969 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20985500           20970 1c001d36 e69ff06f jal              x0, -408           
+            20988500           20973 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21016500           21001 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21017500           21002 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21020500           21005 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21021500           21006 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21022500           21007 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21024500           21009 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21025500           21010 1c001778 fddff06f jal              x0, -36            
+            21027500           21012 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21028500           21013 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21029500           21014 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21030500           21015 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21031500           21016 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21032500           21017 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21033500           21018 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21034500           21019 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21035500           21020 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21036500           21021 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104038
+            21040500           21025 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21041500           21026 1c001bca 16a0006f jal              x0, 362            
+            21043500           21028 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21044500           21029 1c001d36 e69ff06f jal              x0, -408           
+            21047500           21032 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21064500           21049 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21065500           21050 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21068500           21053 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21069500           21054 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21070500           21055 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21072500           21057 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21073500           21058 1c001778 fddff06f jal              x0, -36            
+            21075500           21060 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21076500           21061 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21077500           21062 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21078500           21063 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21079500           21064 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21080500           21065 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21081500           21066 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21082500           21067 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21083500           21068 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21084500           21069 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104038
+            21088500           21073 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21089500           21074 1c001bca 16a0006f jal              x0, 362            
+            21091500           21076 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21092500           21077 1c001d36 e69ff06f jal              x0, -408           
+            21095500           21080 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21110500           21095 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21111500           21096 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21114500           21099 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21117500           21102 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:100ffef0  PA:100ffef4
+            21120500           21105 1c001bd0 00012423 sw               x0, 8(x2)            x2:100ffef0  PA:100ffef8
+            21121500           21106 1c001bd2 00010623 sb               x0, 12(x2)           x2:100ffef0  PA:100ffefc
+            21122500           21107 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21123500           21108 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21124500           21109 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21125500           21110 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:100ffef0  PA:100ffef4
+            21126500           21111 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21127500           21112 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21128500           21113 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21129500           21114 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21130500           21115 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21131500           21116 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21132500           21117 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21133500           21118 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21155500           21140 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21156500           21141 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21159500           21144 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21160500           21145 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21161500           21146 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21164500           21149 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21167500           21152 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21170500           21155 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21173500           21158 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21174500           21159 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21175500           21160 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21176500           21161 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21179500           21164 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21180500           21165 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21183500           21168 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21184500           21169 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21187500           21172 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21189500           21174 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21192500           21177 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21193500           21178 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21196500           21181 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21197500           21182 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21198500           21183 1c001f42 e09ff06f jal              x0, -504           
+            21200500           21185 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21201500           21186 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:100ffef0  PA:100fff00
+            21202500           21187 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21205500           21190 1c001e34 00440c13 addi             x24, x8, 4          x24=100fff7c  x8:100fff78
+            21206500           21191 1c001e38 00042503 lw               x10, 0(x8)          x10=00000007  x8:100fff78  PA:100fff78
+            21207500           21192 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21210500           21195 1c001e54 00055863 bge              x10, x0, 16         x10:00000007
+            21213500           21198 1c001e64 00410593 addi             x11, x2, 4          x11=100ffef4  x2:100ffef0
+            21214500           21199 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21216500           21201 1c0019fe 0105a683 lw               x13, 16(x11)        x13=100fff08 x11:100ffef4  PA:100fff04
+            21217500           21202 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ffef4  PA:100fff00
+            21218500           21203 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21219500           21204 1c001a04 02f55633 divu             x12, x10, x15       x12=00000007 x10:00000007 x15:00000001
+            21253500           21238 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000007 x14:0000000a
+            21254500           21239 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21255500           21240 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21256500           21241 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21259500           21244 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:100ffef4  PA:100fff00
+            21260500           21245 1c001a20 02f55833 divu             x16, x10, x15       x16=00000007 x10:00000007 x15:00000001
+            21294500           21279 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000007 x15:00000001
+            21328500           21313 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21359500           21344 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21360500           21345 1c001a2e 01004663 blt              x0, x16, 12         x16:00000007
+            21363500           21348 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21365500           21350 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000007
+            21368500           21353 1c001a56 01070733 add              x14, x14, x16       x14=00000037 x14:00000030 x16:00000007
+            21369500           21354 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000037 x13:100fff08  PA:100fff08
+            21370500           21355 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21371500           21356 1c001a5e 00168693 addi             x13, x13, 1         x13=100fff09 x13:100fff08
+            21372500           21357 1c001a60 fb1ff06f jal              x0, -80            
+            21374500           21359 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21375500           21360 1c001a12 00068023 sb               x0, 0(x13)          x13:100fff09  PA:100fff09
+            21376500           21361 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21378500           21363 1c001e68 f17ff06f jal              x0, -234           
+            21380500           21365 1c001d7e 00410613 addi             x12, x2, 4          x12=100ffef4  x2:100ffef0
+            21381500           21366 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21382500           21367 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21383500           21368 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21385500           21370 1c001a62 fe010113 addi             x2, x2, -32          x2=100ffed0  x2:100ffef0
+            21386500           21371 1c001a64 00812c23 sw               x8, 24(x2)           x8:100fff78  x2:100ffed0  PA:100ffee8
+            21387500           21372 1c001a66 01062783 lw               x15, 16(x12)        x15=100fff08 x12:100ffef4  PA:100fff04
+            21388500           21373 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:100ffef4  PA:100ffef8
+            21389500           21374 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:100ffed0  PA:100ffee4
+            21390500           21375 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:100ffed0  PA:100ffee0
+            21391500           21376 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:100ffed0  PA:100ffedc
+            21392500           21377 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:100ffed0  PA:100ffeec
+            21393500           21378 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:100ffed0  PA:100ffed8
+            21394500           21379 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21395500           21380 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21396500           21381 1c001a78 00c004b3 add              x9, x0, x12          x9=100ffef4 x12:100ffef4
+            21397500           21382 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000037 x15=100fff09 x15:100fff08  PA:100fff08
+            21399500           21384 1c001a7e 00070363 beq              x14, x0, 6          x14:00000037
+            21400500           21385 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21401500           21386 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:100ffef4  PA:100ffefc
+            21403500           21388 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21406500           21391 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            21408500           21393 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21409500           21394 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21412500           21397 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21413500           21398 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21414500           21399 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21417500           21402 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21418500           21403 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21419500           21404 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21420500           21405 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21421500           21406 1c001b36 f71ff06f jal              x0, -144           
+            21423500           21408 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:100ffef4  PA:100ffefc
+            21425500           21410 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21428500           21413 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            21430500           21415 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21431500           21416 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21434500           21419 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            21435500           21420 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21436500           21421 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21437500           21422 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21438500           21423 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=100fff08  x9:100ffef4  PA:100fff04
+            21440500           21425 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000037 x20=100fff09 x20:100fff08  PA:100fff08
+            21442500           21427 1c001af0 06059763 bne              x11, x0, 110        x11:00000037
+            21445500           21430 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21446500           21431 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21448500           21433 1c001776 00b00533 add              x10, x0, x11        x10=00000037 x11:00000037
+            21449500           21434 1c001778 fddff06f jal              x0, -36            
+            21451500           21436 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21452500           21437 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21453500           21438 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21454500           21439 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21455500           21440 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21456500           21441 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21457500           21442 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21458500           21443 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21459500           21444 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21460500           21445 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000037 x14:1a104000  PA:1a104038
+            21464500           21449 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21465500           21450 1c001b62 f8bff06f jal              x0, -118           
+            21467500           21452 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=100fff0a x20:100fff09  PA:100fff09
+            21469500           21454 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21470500           21455 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:100ffef4  PA:100ffef4
+            21472500           21457 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21473500           21458 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21476500           21461 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:100ffed0  PA:100ffeec
+            21477500           21462 1c001b02 01812403 lw               x8, 24(x2)           x8=100fff78  x2:100ffed0  PA:100ffee8
+            21478500           21463 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:100ffed0  PA:100ffee4
+            21479500           21464 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:100ffed0  PA:100ffee0
+            21480500           21465 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:100ffed0  PA:100ffedc
+            21481500           21466 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:100ffed0  PA:100ffed8
+            21482500           21467 1c001b0c 02010113 addi             x2, x2, 32           x2=100ffef0  x2:100ffed0
+            21483500           21468 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21485500           21470 1c001d86 01800433 add              x8, x0, x24          x8=100fff7c x24:100fff7c
+            21486500           21471 1c001d88 fadff06f jal              x0, -84            
+            21488500           21473 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21489500           21474 1c001d36 e69ff06f jal              x0, -408           
+            21492500           21477 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21511500           21496 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21512500           21497 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21515500           21500 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21516500           21501 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21517500           21502 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21519500           21504 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21520500           21505 1c001778 fddff06f jal              x0, -36            
+            21522500           21507 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21523500           21508 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21524500           21509 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21525500           21510 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21526500           21511 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21527500           21512 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21528500           21513 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21529500           21514 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21530500           21515 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21531500           21516 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104038
+            21535500           21520 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21536500           21521 1c001bca 16a0006f jal              x0, 362            
+            21538500           21523 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21539500           21524 1c001d36 e69ff06f jal              x0, -408           
+            21542500           21527 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21557500           21542 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21558500           21543 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21561500           21546 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21562500           21547 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21563500           21548 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21565500           21550 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21566500           21551 1c001778 fddff06f jal              x0, -36            
+            21568500           21553 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21569500           21554 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21570500           21555 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21571500           21556 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21572500           21557 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21573500           21558 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21574500           21559 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21575500           21560 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21576500           21561 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21577500           21562 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104038
+            21581500           21566 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21582500           21567 1c001bca 16a0006f jal              x0, 362            
+            21584500           21569 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21585500           21570 1c001d36 e69ff06f jal              x0, -408           
+            21588500           21573 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21603500           21588 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21604500           21589 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21607500           21592 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21608500           21593 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21609500           21594 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21611500           21596 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21612500           21597 1c001778 fddff06f jal              x0, -36            
+            21614500           21599 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21615500           21600 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000007
+            21616500           21601 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21617500           21602 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000038 x15:00000007
+            21618500           21603 1c001762 00279793 slli             x15, x15, 0x2       x15=0000001c x15:00000007
+            21619500           21604 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000038
+            21620500           21605 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000000 x15:0000001c x13:00001f80
+            21621500           21606 1c00176a 00e787b3 add              x15, x15, x14       x15=00000038 x15:00000000 x14:00000038
+            21622500           21607 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21623500           21608 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104038
+            21627500           21612 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21628500           21613 1c001bca 16a0006f jal              x0, 362            
+            21630500           21615 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21631500           21616 1c001d36 e69ff06f jal              x0, -408           
+            21634500           21619 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21649500           21634 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21650500           21635 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21651500           21636 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:100ffef0  PA:100fff4c
+            21652500           21637 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:100ffef0  PA:100fff48
+            21653500           21638 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:100ffef0  PA:100fff44
+            21654500           21639 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:100ffef0  PA:100fff40
+            21655500           21640 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000007  x2:100ffef0  PA:100fff3c
+            21656500           21641 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:100ffef0  PA:100fff38
+            21657500           21642 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:100ffef0  PA:100fff34
+            21658500           21643 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:100ffef0  PA:100fff30
+            21659500           21644 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:100ffef0  PA:100fff2c
+            21660500           21645 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:100ffef0  PA:100fff28
+            21661500           21646 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:100ffef0  PA:100fff24
+            21662500           21647 1c001bbe 06010113 addi             x2, x2, 96           x2=100fff50  x2:100ffef0
+            21663500           21648 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21665500           21650 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:100fff50  PA:100fff6c
+            21666500           21651 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21667500           21652 1c001838 04010113 addi             x2, x2, 64           x2=100fff90  x2:100fff50
+            21668500           21653 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21676500           21661 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_0.log b/sw/scripts/tracevis/example/traces/trace_core_01_0.log
new file mode 100644
index 0000000..155f3c9
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_0.log
@@ -0,0 +1,921 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000020
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000000 x10:00000020
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000020
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000000
+            12643500           12628 1c0000aa 00050463 beq              x10, x0, 8          x10:00000001
+            12662500           12647 1c0000ae 0520206f jal              x0, 8274           
+            12664500           12649 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12665500           12650 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12666500           12651 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12667500           12652 1c00210c 0e059163 bne              x11, x0, 226        x11:00000000
+            12679500           12664 1c002110 feffe417 auipc            x8, 0xfeffe000       x8=1b000110
+            12680500           12665 1c002114 ef840413 addi             x8, x8, -264         x8=1b000008  x8:1b000110
+            12681500           12666 1c002118 04040493 addi             x9, x8, 64           x9=1b000048  x8:1b000008
+            12682500           12667 1c00211c 00800933 add              x18, x0, x8         x18=1b000008  x8:1b000008
+            12699500           12684 1c00211e 1b2049b7 lui              x19, 0x1b204000     x19=1b204000
+            12700500           12685 1c002122 00200a13 addi             x20, x0, 2          x20=00000002
+            12701500           12686 1c002124 00000a97 auipc            x21, 0x0            x21=1c002124
+            12702500           12687 1c002128 036a8a93 addi             x21, x21, 54        x21=1c00215a x21:1c002124
+            12703500           12688 1c00212c 00000b97 auipc            x23, 0x0            x23=1c00212c
+            12720500           12705 1c002130 57cb8b93 addi             x23, x23, 1404      x23=1c0026a8 x23:1c00212c
+            12721500           12706 1c002134 000bab83 lw               x23, 0(x23)         x23=1c2fff50 x23:1c0026a8  PA:1c0026a8
+            12736500           12721 1c002138 01800393 addi             x7, x0, 24           x7=00000018
+            12737500           12722 1c00213a 02a383b3 mul              x7, x7, x10          x7=00000018  x7:00000018 x10:00000001
+            12738500           12723 1c00213e 007b8bb3 add              x23, x23, x7        x23=1c2fff68 x23:1c2fff50  x7:00000018
+            12759500           12744 1c002140 008b8b93 addi             x23, x23, 8         x23=1c2fff70 x23:1c2fff68
+            12760500           12745 1c002142 10201cb7 lui              x25, 0x10201000     x25=10201000
+            12761500           12746 1c002146 e04c8c93 addi             x25, x25, -508      x25=10200e04 x25:10201000
+            12762500           12747 1c00214a 00100c13 addi             x24, x0, 1          x24=00000001
+            12763500           12748 1c00214c 00000d17 auipc            x26, 0x0            x26=1c00214c
+            12780500           12765 1c002150 0e0d0d13 addi             x26, x26, 224       x26=1c00222c x26:1c00214c
+            12781500           12766 1c002154 001d6d13 ori              x26, x26, 1         x26=1c00222d x26:1c00222c
+            12782500           12767 1c002158 0160006f jal              x0, 22             
+            12817500           12802 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000008  PA:1b000008
+            12819500           12804 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            12838500           12823 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            12839500           12824 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            17709500           17694 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            17710500           17695 1c0021de f91ff06f jal              x0, -112           
+            17713500           17698 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000008  x8:1b000008  PA:1b000008
+            17715500           17700 1c002172 060e0063 beq              x28, x0, 96         x28:00000008
+            17716500           17701 1c002176 00842503 lw               x10, 8(x8)          x10=00000000  x8:1b000008  PA:1b000010
+            17717500           17702 1c002178 00442283 lw               x5, 4(x8)            x5=1c0009d8  x8:1b000008  PA:1b00000c
+            17718500           17703 1c00217c 00c42103 lw               x2, 12(x8)           x2=104fe400  x8:1b000008  PA:1b000014
+            17735500           17720 1c002180 01042303 lw               x6, 16(x8)           x6=00000400  x8:1b000008  PA:1b000018
+            17736500           17721 1c002184 01442383 lw               x7, 20(x8)           x7=00000400  x8:1b000008  PA:1b00001c
+            17737500           17722 1c002188 01842b03 lw               x22, 24(x8)         x22=100fc720  x8:1b000008  PA:1b000020
+            17738500           17723 1c00218c 01c42e83 lw               x29, 28(x8)         x29=1000013c  x8:1b000008  PA:1b000024
+            17755500           17740 1c002190 00042023 sw               x0, 0(x8)            x8:1b000008  PA:1b000008
+            17756500           17741 1c002194 feffef17 auipc            x30, 0xfeffe000     x30=1b000194
+            17757500           17742 1c002198 eb4f0f13 addi             x30, x30, -332      x30=1b000048 x30:1b000194
+            17758500           17743 1c00219c 01df2023 sw               x29, 0(x30)         x29:1000013c x30:1b000048  PA:1b000048
+            17775500           17760 1c0021a0 015000b3 add              x1, x0, x21          x1=1c00215a x21:1c00215a
+            17776500           17761 1c0021a2 00100e93 addi             x29, x0, 1          x29=00000001
+            17777500           17762 1c0021a4 01ce9e33 sll              x28, x29, x28       x28=00000100 x29:00000001 x28:00000008
+            17778500           17763 1c0021a8 fffe0e13 addi             x28, x28, -1        x28=000000ff x28:00000100
+            17779500           17764 1c0021aa 21c9a023 sw               x28, 512(x19)       x28:000000ff x19:1b204000  PA:1b204200
+            17796500           17781 1c0021ae 21c9a623 sw               x28, 524(x19)       x28:000000ff x19:1b204000  PA:1b20420c
+            17797500           17782 1c0021b2 09c9a223 sw               x28, 132(x19)       x28:000000ff x19:1b204000  PA:1b204084
+            17798500           17783 1c0021b6 001e2863 p.beqimm         x28, 16             x28:000000ff
+            17799500           17784 1c0021ba 09a9a023 sw               x26, 128(x19)       x26:1c00222d x19:1b204000  PA:1b204080
+            17817500           17802 1c0021be 0879a023 sw               x7, 128(x19)         x7:00000400 x19:1b204000  PA:1b204080
+            17818500           17803 1c0021c2 0829a023 sw               x2, 128(x19)         x2:104fe400 x19:1b204000  PA:1b204080
+            17819500           17804 1c0021c6 02040413 addi             x8, x8, 32           x8=1b000028  x8:1b000008
+            17820500           17805 1c0021ca 00941363 bne              x8, x9, 6            x8:1b000028  x9:1b000048
+            17823500           17808 1c0021d0 00028067 jalr             x0, x5, 0            x5:1c0009d8
+            17841500           17826 1c0009d8 ff010113 addi             x2, x2, -16          x2=104fe3f0  x2:104fe400
+            17842500           17827 1c0009da 0ff00713 addi             x14, x0, 255        x14=000000ff
+            17859500           17844 1c0009de 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            17860500           17845 1c0009e2 00112623 sw               x1, 12(x2)           x1:1c00215a  x2:104fe3f0  PA:104fe3fc
+            17861500           17846 1c0009e4 00812423 sw               x8, 8(x2)            x8:1b000028  x2:104fe3f0  PA:104fe3f8
+            17862500           17847 1c0009e6 00912223 sw               x9, 4(x2)            x9:1b000048  x2:104fe3f0  PA:104fe3f4
+            17863500           17848 1c0009e8 08e7a223 sw               x14, 132(x15)       x14:000000ff x15:1b204000  PA:1b204084
+            17864500           17849 1c0009ec 20078493 addi             x9, x15, 512         x9=1b204200 x15:1b204000
+            17881500           17866 1c0009f0 00e4a023 sw               x14, 0(x9)          x14:000000ff  x9:1b204200  PA:1b204200
+            17882500           17867 1c0009f2 20c78793 addi             x15, x15, 524       x15=1b20420c x15:1b204000
+            17883500           17868 1c0009f6 00e7a023 sw               x14, 0(x15)         x14:000000ff x15:1b20420c  PA:1b20420c
+            17884500           17869 1c0009f8 1c0017b7 lui              x15, 0x1c001000     x15=1c001000
+            17885500           17870 1c0009fc 9bc78793 addi             x15, x15, -1604     x15=1c0009bc x15:1c001000
+            17902500           17887 1c000a00 1b204737 lui              x14, 0x1b204000     x14=1b204000
+            17903500           17888 1c000a04 08f72023 sw               x15, 128(x14)       x15:1c0009bc x14:1b204000  PA:1b204080
+            17904500           17889 1c000a08 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            17905500           17890 1c000a0c 08a7a023 sw               x10, 128(x15)       x10:00000000 x15:1b204000  PA:1b204080
+            17922500           17907 1c000a10 f1402673 csrrs            x12, x0, 0xf14      x12=00000020
+            17923500           17908 1c000a14 40565413 srai             x8, x12, 0x405       x8=00000001 x12:00000020
+            17924500           17909 1c000a18 f2643433 p.bclr           x8, x8, 25, 6        x8=00000001  x8:00000001
+            17925500           17910 1c000a1c 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17946500           17931 1c000a20 f4563633 p.bclr           x12, x12, 26, 5     x12=00000000 x12:00000020
+            17947500           17932 1c000a24 008005b3 add              x11, x0, x8         x11=00000001  x8:00000001
+            17948500           17933 1c000a26 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17949500           17934 1c000a2a 5e7000ef jal              x1, 3558             x1=1c000a2e
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104fe3b0  x2:104fe3f0
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104fe3b0  PA:104fe3d4
+            17982500           17967 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17983500           17968 1c001818 02c12423 sw               x12, 40(x2)         x12:00000000  x2:104fe3b0  PA:104fe3d8
+            17984500           17969 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104fe3b0  PA:104fe3dc
+            17985500           17970 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17986500           17971 1c00181e 02410693 addi             x13, x2, 36         x13=104fe3d4  x2:104fe3b0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c000a2e  x2:104fe3b0  PA:104fe3cc
+            18005500           17990 1c001828 02e12823 sw               x14, 48(x2)         x14:1b204000  x2:104fe3b0  PA:104fe3e0
+            18006500           17991 1c00182a 02f12a23 sw               x15, 52(x2)         x15:1b204000  x2:104fe3b0  PA:104fe3e4
+            18007500           17992 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104fe3b0  PA:104fe3e8
+            18008500           17993 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104fe3b0  PA:104fe3ec
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104fe3d4  x2:104fe3b0  PA:104fe3bc
+            18025500           18010 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104fe350  x2:104fe3b0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104fe368  x2:104fe350
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000001  x2:104fe350  PA:104fe3a8
+            18046500           18031 1c001b76 05212823 sw               x18, 80(x2)         x18:1b000008  x2:104fe350  PA:104fe3a0
+            18047500           18032 1c001b78 05312623 sw               x19, 76(x2)         x19:1b204000  x2:104fe350  PA:104fe39c
+            18048500           18033 1c001b7a 05412423 sw               x20, 72(x2)         x20:00000002  x2:104fe350  PA:104fe398
+            18049500           18034 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c00215a  x2:104fe350  PA:104fe394
+            18050500           18035 1c001b7e 05612023 sw               x22, 64(x2)         x22:100fc720  x2:104fe350  PA:104fe390
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:1c2fff70  x2:104fe350  PA:104fe38c
+            18067500           18052 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104fe350  PA:104fe3ac
+            18068500           18053 1c001b84 04912a23 sw               x9, 84(x2)           x9:1b204200  x2:104fe350  PA:104fe3a4
+            18069500           18054 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000001  x2:104fe350  PA:104fe388
+            18070500           18055 1c001b88 03912a23 sw               x25, 52(x2)         x25:10200e04  x2:104fe350  PA:104fe384
+            18071500           18056 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18072500           18057 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18073500           18058 1c001b8e 00d00433 add              x8, x0, x13          x8=104fe3d4 x13:104fe3d4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104fe368  x2:104fe350  PA:104fe364
+            18090500           18075 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18091500           18076 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18092500           18077 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18093500           18078 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18137500           18122 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18138500           18123 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104080
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18266500           18251 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18267500           18252 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18270500           18255 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18271500           18256 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18272500           18257 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18274500           18259 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18275500           18260 1c001778 fddff06f jal              x0, -36            
+            18277500           18262 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18278500           18263 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18279500           18264 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18280500           18265 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18281500           18266 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18282500           18267 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18283500           18268 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18284500           18269 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18285500           18270 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18286500           18271 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104080
+            18290500           18275 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18291500           18276 1c001bca 16a0006f jal              x0, 362            
+            18293500           18278 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18294500           18279 1c001d36 e69ff06f jal              x0, -408           
+            18297500           18282 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18314500           18299 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18315500           18300 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18318500           18303 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18319500           18304 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18320500           18305 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18322500           18307 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18323500           18308 1c001778 fddff06f jal              x0, -36            
+            18325500           18310 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18326500           18311 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18327500           18312 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18328500           18313 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18329500           18314 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18330500           18315 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18331500           18316 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18332500           18317 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18333500           18318 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18334500           18319 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104080
+            18338500           18323 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18339500           18324 1c001bca 16a0006f jal              x0, 362            
+            18341500           18326 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18342500           18327 1c001d36 e69ff06f jal              x0, -408           
+            18345500           18330 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18365500           18350 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18366500           18351 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18369500           18354 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18370500           18355 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18371500           18356 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18373500           18358 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18374500           18359 1c001778 fddff06f jal              x0, -36            
+            18376500           18361 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18377500           18362 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18378500           18363 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18379500           18364 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18380500           18365 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18381500           18366 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18382500           18367 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18383500           18368 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18384500           18369 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18385500           18370 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104080
+            18389500           18374 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18390500           18375 1c001bca 16a0006f jal              x0, 362            
+            18392500           18377 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18393500           18378 1c001d36 e69ff06f jal              x0, -408           
+            18396500           18381 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18410500           18395 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18411500           18396 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18414500           18399 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18415500           18400 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18416500           18401 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18418500           18403 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18419500           18404 1c001778 fddff06f jal              x0, -36            
+            18421500           18406 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18422500           18407 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18423500           18408 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18424500           18409 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18425500           18410 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18426500           18411 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18427500           18412 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18428500           18413 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18429500           18414 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18430500           18415 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104080
+            18434500           18419 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18435500           18420 1c001bca 16a0006f jal              x0, 362            
+            18437500           18422 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18438500           18423 1c001d36 e69ff06f jal              x0, -408           
+            18441500           18426 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18458500           18443 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18459500           18444 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18462500           18447 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18463500           18448 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18464500           18449 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18466500           18451 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18467500           18452 1c001778 fddff06f jal              x0, -36            
+            18469500           18454 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18470500           18455 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18471500           18456 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18472500           18457 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18473500           18458 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18474500           18459 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18475500           18460 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18476500           18461 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18477500           18462 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18478500           18463 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104080
+            18482500           18467 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18483500           18468 1c001bca 16a0006f jal              x0, 362            
+            18485500           18470 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18486500           18471 1c001d36 e69ff06f jal              x0, -408           
+            18489500           18474 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18503500           18488 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18504500           18489 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18507500           18492 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18508500           18493 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18509500           18494 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18511500           18496 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18512500           18497 1c001778 fddff06f jal              x0, -36            
+            18514500           18499 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18515500           18500 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18516500           18501 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18517500           18502 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18518500           18503 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18519500           18504 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18520500           18505 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18521500           18506 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18522500           18507 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18523500           18508 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104080
+            18527500           18512 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18528500           18513 1c001bca 16a0006f jal              x0, 362            
+            18530500           18515 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18531500           18516 1c001d36 e69ff06f jal              x0, -408           
+            18534500           18519 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18549500           18534 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18550500           18535 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18553500           18538 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18554500           18539 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18555500           18540 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18557500           18542 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18558500           18543 1c001778 fddff06f jal              x0, -36            
+            18560500           18545 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18561500           18546 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18562500           18547 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18563500           18548 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18564500           18549 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18565500           18550 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18566500           18551 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18567500           18552 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18568500           18553 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18569500           18554 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104080
+            18573500           18558 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18574500           18559 1c001bca 16a0006f jal              x0, 362            
+            18576500           18561 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18577500           18562 1c001d36 e69ff06f jal              x0, -408           
+            18580500           18565 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18595500           18580 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18596500           18581 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18599500           18584 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18600500           18585 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18601500           18586 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18603500           18588 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18604500           18589 1c001778 fddff06f jal              x0, -36            
+            18606500           18591 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18607500           18592 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18608500           18593 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18609500           18594 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18610500           18595 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18611500           18596 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18612500           18597 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18613500           18598 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18614500           18599 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18615500           18600 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104080
+            18619500           18604 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18620500           18605 1c001bca 16a0006f jal              x0, 362            
+            18622500           18607 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18623500           18608 1c001d36 e69ff06f jal              x0, -408           
+            18626500           18611 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18641500           18626 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18642500           18627 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18645500           18630 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18646500           18631 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18647500           18632 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18649500           18634 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18650500           18635 1c001778 fddff06f jal              x0, -36            
+            18652500           18637 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18653500           18638 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18654500           18639 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18655500           18640 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18656500           18641 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18657500           18642 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18658500           18643 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18659500           18644 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18660500           18645 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18661500           18646 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104080
+            18665500           18650 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18666500           18651 1c001bca 16a0006f jal              x0, 362            
+            18668500           18653 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18669500           18654 1c001d36 e69ff06f jal              x0, -408           
+            18672500           18657 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18687500           18672 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18688500           18673 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18691500           18676 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18692500           18677 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18693500           18678 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18695500           18680 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18696500           18681 1c001778 fddff06f jal              x0, -36            
+            18698500           18683 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18699500           18684 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18700500           18685 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18701500           18686 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18702500           18687 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18703500           18688 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18704500           18689 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18705500           18690 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18706500           18691 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18707500           18692 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104080
+            18711500           18696 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18712500           18697 1c001bca 16a0006f jal              x0, 362            
+            18714500           18699 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18715500           18700 1c001d36 e69ff06f jal              x0, -408           
+            18718500           18703 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18734500           18719 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18735500           18720 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18738500           18723 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18739500           18724 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18740500           18725 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18742500           18727 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18743500           18728 1c001778 fddff06f jal              x0, -36            
+            18745500           18730 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18746500           18731 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18747500           18732 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18748500           18733 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18749500           18734 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18750500           18735 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18751500           18736 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18752500           18737 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18753500           18738 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18754500           18739 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104080
+            18758500           18743 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18759500           18744 1c001bca 16a0006f jal              x0, 362            
+            18761500           18746 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18762500           18747 1c001d36 e69ff06f jal              x0, -408           
+            18765500           18750 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18780500           18765 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18781500           18766 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18784500           18769 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18785500           18770 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18786500           18771 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18788500           18773 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18789500           18774 1c001778 fddff06f jal              x0, -36            
+            18791500           18776 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18792500           18777 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18793500           18778 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18794500           18779 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18795500           18780 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18796500           18781 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18797500           18782 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18798500           18783 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18799500           18784 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18800500           18785 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104080
+            18804500           18789 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18805500           18790 1c001bca 16a0006f jal              x0, 362            
+            18807500           18792 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18808500           18793 1c001d36 e69ff06f jal              x0, -408           
+            18811500           18796 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18828500           18813 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18829500           18814 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18832500           18817 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18833500           18818 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18834500           18819 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18836500           18821 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18837500           18822 1c001778 fddff06f jal              x0, -36            
+            18839500           18824 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18840500           18825 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18841500           18826 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18842500           18827 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18843500           18828 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18844500           18829 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18845500           18830 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18846500           18831 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18847500           18832 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18848500           18833 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104080
+            18852500           18837 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18853500           18838 1c001bca 16a0006f jal              x0, 362            
+            18855500           18840 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18856500           18841 1c001d36 e69ff06f jal              x0, -408           
+            18859500           18844 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18875500           18860 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18876500           18861 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18879500           18864 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18880500           18865 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18881500           18866 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18883500           18868 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18884500           18869 1c001778 fddff06f jal              x0, -36            
+            18886500           18871 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18887500           18872 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            18888500           18873 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18889500           18874 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            18890500           18875 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            18891500           18876 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            18892500           18877 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            18893500           18878 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            18894500           18879 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18895500           18880 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104080
+            18899500           18884 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18900500           18885 1c001bca 16a0006f jal              x0, 362            
+            18902500           18887 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18903500           18888 1c001d36 e69ff06f jal              x0, -408           
+            18906500           18891 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18922500           18907 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18923500           18908 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18926500           18911 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18929500           18914 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104fe350  PA:104fe354
+            18930500           18915 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fe350  PA:104fe358
+            18931500           18916 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fe350  PA:104fe35c
+            18932500           18917 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18933500           18918 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fe350  PA:104fe354
+            18954500           18939 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18955500           18940 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18956500           18941 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18957500           18942 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18958500           18943 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19013500           18998 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19014500           18999 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fe350  PA:104fe360
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104fe3d8  x8:104fe3d4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104fe3d4  PA:104fe3d4
+            19399500           19384 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104fe354  x2:104fe350
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fe368 x11:104fe354  PA:104fe364
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe354  PA:104fe360
+            19528500           19513 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19529500           19514 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19563500           19548 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19564500           19549 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19565500           19550 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19566500           19551 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19569500           19554 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe354  PA:104fe360
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104fe368  PA:104fe368
+            19742500           19727 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19743500           19728 1c001a5e 00168693 addi             x13, x13, 1         x13=104fe369 x13:104fe368
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104fe369  PA:104fe369
+            19764500           19749 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19766500           19751 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104fe354  x2:104fe350
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104fe330  x2:104fe350
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fe3d4  x2:104fe330  PA:104fe348
+            19812500           19797 1c001a66 01062783 lw               x15, 16(x12)        x15=104fe368 x12:104fe354  PA:104fe364
+            19813500           19798 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fe354  PA:104fe358
+            19814500           19799 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104fe330  PA:104fe344
+            19815500           19800 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fe330  PA:104fe340
+            19816500           19801 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fe330  PA:104fe33c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fe330  PA:104fe34c
+            19836500           19821 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fe330  PA:104fe338
+            19837500           19822 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19838500           19823 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19839500           19824 1c001a78 00c004b3 add              x9, x0, x12          x9=104fe354 x12:104fe354
+            19840500           19825 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104fe369 x15:104fe368  PA:104fe368
+            19842500           19827 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fe354  PA:104fe35c
+            19865500           19850 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19868500           19853 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fe354  PA:104fe35c
+            19957500           19942 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            19979500           19964 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19980500           19965 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fe368  x9:104fe354  PA:104fe364
+            20023500           20008 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104fe369 x20:104fe368  PA:104fe368
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104080
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fe36a x20:104fe369  PA:104fe369
+            20100500           20085 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20101500           20086 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20103500           20088 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20104500           20089 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fe330  PA:104fe34c
+            20124500           20109 1c001b02 01812403 lw               x8, 24(x2)           x8=104fe3d4  x2:104fe330  PA:104fe348
+            20125500           20110 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104fe330  PA:104fe344
+            20126500           20111 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fe330  PA:104fe340
+            20127500           20112 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fe330  PA:104fe33c
+            20128500           20113 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fe330  PA:104fe338
+            20129500           20114 1c001b0c 02010113 addi             x2, x2, 32           x2=104fe350  x2:104fe330
+            20130500           20115 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104fe3d8 x24:104fe3d8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20191500           20176 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20192500           20177 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20195500           20180 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20196500           20181 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20197500           20182 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20199500           20184 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20200500           20185 1c001778 fddff06f jal              x0, -36            
+            20202500           20187 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20203500           20188 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20204500           20189 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20205500           20190 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20206500           20191 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20207500           20192 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20208500           20193 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20209500           20194 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20210500           20195 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20211500           20196 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104080
+            20215500           20200 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20216500           20201 1c001bca 16a0006f jal              x0, 362            
+            20218500           20203 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20219500           20204 1c001d36 e69ff06f jal              x0, -408           
+            20222500           20207 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20240500           20225 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20241500           20226 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20244500           20229 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20245500           20230 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20246500           20231 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20248500           20233 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20249500           20234 1c001778 fddff06f jal              x0, -36            
+            20251500           20236 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20252500           20237 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20253500           20238 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20254500           20239 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20255500           20240 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20256500           20241 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20257500           20242 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20258500           20243 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20259500           20244 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20260500           20245 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104080
+            20264500           20249 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20265500           20250 1c001bca 16a0006f jal              x0, 362            
+            20267500           20252 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20268500           20253 1c001d36 e69ff06f jal              x0, -408           
+            20271500           20256 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20290500           20275 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20291500           20276 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20294500           20279 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20297500           20282 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104fe350  PA:104fe354
+            20298500           20283 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fe350  PA:104fe358
+            20299500           20284 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fe350  PA:104fe35c
+            20300500           20285 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20301500           20286 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20302500           20287 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20303500           20288 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fe350  PA:104fe354
+            20304500           20289 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20305500           20290 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20306500           20291 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20307500           20292 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20308500           20293 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20309500           20294 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20310500           20295 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20311500           20296 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20326500           20311 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20327500           20312 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20330500           20315 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20331500           20316 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20332500           20317 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20335500           20320 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20338500           20323 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20341500           20326 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20344500           20329 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20345500           20330 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20346500           20331 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20347500           20332 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20350500           20335 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20351500           20336 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20354500           20339 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20355500           20340 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20358500           20343 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20360500           20345 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20363500           20348 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20364500           20349 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20367500           20352 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20368500           20353 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20369500           20354 1c001f42 e09ff06f jal              x0, -504           
+            20371500           20356 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20372500           20357 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fe350  PA:104fe360
+            20373500           20358 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20376500           20361 1c001e34 00440c13 addi             x24, x8, 4          x24=104fe3dc  x8:104fe3d8
+            20377500           20362 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:104fe3d8  PA:104fe3d8
+            20378500           20363 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20381500           20366 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20384500           20369 1c001e64 00410593 addi             x11, x2, 4          x11=104fe354  x2:104fe350
+            20385500           20370 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20387500           20372 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fe368 x11:104fe354  PA:104fe364
+            20388500           20373 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe354  PA:104fe360
+            20389500           20374 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20390500           20375 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20424500           20409 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20425500           20410 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20426500           20411 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20427500           20412 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20430500           20415 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe354  PA:104fe360
+            20431500           20416 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20465500           20450 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20499500           20484 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20530500           20515 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20531500           20516 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            20532500           20517 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            20533500           20518 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            20534500           20519 1c001a38 01e0006f jal              x0, 30             
+            20536500           20521 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            20537500           20522 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:104fe368  PA:104fe368
+            20538500           20523 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20539500           20524 1c001a5e 00168693 addi             x13, x13, 1         x13=104fe369 x13:104fe368
+            20540500           20525 1c001a60 fb1ff06f jal              x0, -80            
+            20542500           20527 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20543500           20528 1c001a12 00068023 sb               x0, 0(x13)          x13:104fe369  PA:104fe369
+            20544500           20529 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20546500           20531 1c001e68 f17ff06f jal              x0, -234           
+            20548500           20533 1c001d7e 00410613 addi             x12, x2, 4          x12=104fe354  x2:104fe350
+            20549500           20534 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20550500           20535 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20551500           20536 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20553500           20538 1c001a62 fe010113 addi             x2, x2, -32          x2=104fe330  x2:104fe350
+            20554500           20539 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fe3d8  x2:104fe330  PA:104fe348
+            20555500           20540 1c001a66 01062783 lw               x15, 16(x12)        x15=104fe368 x12:104fe354  PA:104fe364
+            20556500           20541 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fe354  PA:104fe358
+            20557500           20542 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104fe330  PA:104fe344
+            20558500           20543 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fe330  PA:104fe340
+            20559500           20544 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fe330  PA:104fe33c
+            20560500           20545 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fe330  PA:104fe34c
+            20561500           20546 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fe330  PA:104fe338
+            20562500           20547 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20563500           20548 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20564500           20549 1c001a78 00c004b3 add              x9, x0, x12          x9=104fe354 x12:104fe354
+            20565500           20550 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=104fe369 x15:104fe368  PA:104fe368
+            20567500           20552 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            20568500           20553 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20569500           20554 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fe354  PA:104fe35c
+            20571500           20556 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20574500           20559 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20576500           20561 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20577500           20562 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20580500           20565 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20581500           20566 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20582500           20567 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20585500           20570 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20586500           20571 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20587500           20572 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20588500           20573 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20589500           20574 1c001b36 f71ff06f jal              x0, -144           
+            20591500           20576 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fe354  PA:104fe35c
+            20593500           20578 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20596500           20581 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20598500           20583 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20599500           20584 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20602500           20587 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20603500           20588 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20604500           20589 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20605500           20590 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20606500           20591 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fe368  x9:104fe354  PA:104fe364
+            20608500           20593 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=104fe369 x20:104fe368  PA:104fe368
+            20610500           20595 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            20613500           20598 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20614500           20599 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20616500           20601 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            20617500           20602 1c001778 fddff06f jal              x0, -36            
+            20619500           20604 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20620500           20605 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20621500           20606 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20622500           20607 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20623500           20608 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20624500           20609 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20625500           20610 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20626500           20611 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20627500           20612 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20628500           20613 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104080
+            20632500           20617 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20633500           20618 1c001b62 f8bff06f jal              x0, -118           
+            20635500           20620 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fe36a x20:104fe369  PA:104fe369
+            20637500           20622 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20638500           20623 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe354  PA:104fe354
+            20640500           20625 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20641500           20626 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20644500           20629 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fe330  PA:104fe34c
+            20645500           20630 1c001b02 01812403 lw               x8, 24(x2)           x8=104fe3d8  x2:104fe330  PA:104fe348
+            20646500           20631 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104fe330  PA:104fe344
+            20647500           20632 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fe330  PA:104fe340
+            20648500           20633 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fe330  PA:104fe33c
+            20649500           20634 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fe330  PA:104fe338
+            20650500           20635 1c001b0c 02010113 addi             x2, x2, 32           x2=104fe350  x2:104fe330
+            20651500           20636 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20653500           20638 1c001d86 01800433 add              x8, x0, x24          x8=104fe3dc x24:104fe3dc
+            20654500           20639 1c001d88 fadff06f jal              x0, -84            
+            20656500           20641 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20657500           20642 1c001d36 e69ff06f jal              x0, -408           
+            20660500           20645 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20688500           20673 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20689500           20674 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20692500           20677 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20693500           20678 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20694500           20679 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20696500           20681 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20697500           20682 1c001778 fddff06f jal              x0, -36            
+            20699500           20684 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20700500           20685 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20701500           20686 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20702500           20687 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20703500           20688 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20704500           20689 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20705500           20690 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20706500           20691 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20707500           20692 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20708500           20693 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104080
+            20712500           20697 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20713500           20698 1c001bca 16a0006f jal              x0, 362            
+            20715500           20700 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20716500           20701 1c001d36 e69ff06f jal              x0, -408           
+            20719500           20704 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20734500           20719 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20735500           20720 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20738500           20723 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20739500           20724 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20740500           20725 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20742500           20727 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20743500           20728 1c001778 fddff06f jal              x0, -36            
+            20745500           20730 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20746500           20731 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20747500           20732 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20748500           20733 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20749500           20734 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20750500           20735 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20751500           20736 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20752500           20737 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20753500           20738 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20754500           20739 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104080
+            20758500           20743 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20759500           20744 1c001bca 16a0006f jal              x0, 362            
+            20761500           20746 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20762500           20747 1c001d36 e69ff06f jal              x0, -408           
+            20765500           20750 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20783500           20768 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20784500           20769 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20787500           20772 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20788500           20773 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20789500           20774 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20791500           20776 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20792500           20777 1c001778 fddff06f jal              x0, -36            
+            20794500           20779 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20795500           20780 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000020
+            20796500           20781 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20797500           20782 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000100 x15:00000020
+            20798500           20783 1c001762 00279793 slli             x15, x15, 0x2       x15=00000080 x15:00000020
+            20799500           20784 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000100
+            20800500           20785 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000080 x13:00001f80
+            20801500           20786 1c00176a 00e787b3 add              x15, x15, x14       x15=00000080 x15:00000080 x14:00000000
+            20802500           20787 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20803500           20788 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104080
+            20807500           20792 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20808500           20793 1c001bca 16a0006f jal              x0, 362            
+            20810500           20795 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20811500           20796 1c001d36 e69ff06f jal              x0, -408           
+            20814500           20799 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20828500           20813 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20829500           20814 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20830500           20815 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104fe350  PA:104fe3ac
+            20831500           20816 1c001baa 05812403 lw               x8, 88(x2)           x8=00000001  x2:104fe350  PA:104fe3a8
+            20832500           20817 1c001bac 05412483 lw               x9, 84(x2)           x9=1b204200  x2:104fe350  PA:104fe3a4
+            20833500           20818 1c001bae 05012903 lw               x18, 80(x2)         x18=1b000008  x2:104fe350  PA:104fe3a0
+            20834500           20819 1c001bb0 04c12983 lw               x19, 76(x2)         x19=1b204000  x2:104fe350  PA:104fe39c
+            20835500           20820 1c001bb2 04812a03 lw               x20, 72(x2)         x20=00000002  x2:104fe350  PA:104fe398
+            20836500           20821 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c00215a  x2:104fe350  PA:104fe394
+            20837500           20822 1c001bb6 04012b03 lw               x22, 64(x2)         x22=100fc720  x2:104fe350  PA:104fe390
+            20838500           20823 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=1c2fff70  x2:104fe350  PA:104fe38c
+            20839500           20824 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000001  x2:104fe350  PA:104fe388
+            20840500           20825 1c001bbc 03412c83 lw               x25, 52(x2)         x25=10200e04  x2:104fe350  PA:104fe384
+            20841500           20826 1c001bbe 06010113 addi             x2, x2, 96           x2=104fe3b0  x2:104fe350
+            20842500           20827 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20844500           20829 1c001834 01c12083 lw               x1, 28(x2)           x1=1c000a2e  x2:104fe3b0  PA:104fe3cc
+            20845500           20830 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20846500           20831 1c001838 04010113 addi             x2, x2, 64           x2=104fe3f0  x2:104fe3b0
+            20847500           20832 1c00183a 00008067 jalr             x0, x1, 0            x1:1c000a2e
+            20850500           20835 1c000a2e 01c4e783 p.elw            x15, 28(x9)         x15=00000000  x9:1b204200  PA:1b20421c
+            20859500           20844 1c000a32 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            20860500           20845 1c000a36 00241413 slli             x8, x8, 0x2          x8=00000004  x8:00000001
+            20861500           20846 1c000a38 68478793 addi             x15, x15, 1668      x15=1c002684 x15:1c002000
+            20862500           20847 1c000a3c 00100713 addi             x14, x0, 1          x14=00000001
+            20879500           20864 1c000a3e 00e7e423 p.sw             x14, x0(x15)        x14:00000001 x15:1c002684  PA:1c002688
+            20897500           20882 1c000a42 00c12083 lw               x1, 12(x2)           x1=1c00215a  x2:104fe3f0  PA:104fe3fc
+            20898500           20883 1c000a44 00812403 lw               x8, 8(x2)            x8=1b000028  x2:104fe3f0  PA:104fe3f8
+            20899500           20884 1c000a46 00412483 lw               x9, 4(x2)            x9=1b000048  x2:104fe3f0  PA:104fe3f4
+            20900500           20885 1c000a48 01010113 addi             x2, x2, 16           x2=104fe400  x2:104fe3f0
+            20901500           20886 1c000a4a 00008067 jalr             x0, x1, 0            x1:1c00215a
+            20903500           20888 1c00215a 000b0a63 beq              x22, x0, 20         x22:100fc720
+            20905500           20890 1c00215e 000ba283 lw               x5, 0(x23)           x5=00000000 x23:1c2fff70  PA:1c2fff70
+            20920500           20905 1c002162 06029f63 bne              x5, x0, 126          x5:00000000
+            20921500           20906 1c002166 016ba023 sw               x22, 0(x23)         x22:100fc720 x23:1c2fff70  PA:1c2fff70
+            20939500           20924 1c00216a 018ca023 sw               x24, 0(x25)         x24:00000001 x25:10200e04  PA:10200e04
+            20943500           20928 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            20945500           20930 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            20948500           20933 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            20949500           20934 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            20954500           20939 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            20955500           20940 1c0021de f91ff06f jal              x0, -112           
+            20958500           20943 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            20960500           20945 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            20963500           20948 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_1.log b/sw/scripts/tracevis/example/traces/trace_core_01_1.log
new file mode 100644
index 0000000..196502f
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_1.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000021
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000001 x10:00000021
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000021
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000001
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000001
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000021
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000001 x19:00000021
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00000400 x19:00000001 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104fe800 x10:00000400  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000021
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000021
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000001 x12:00000021
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104fe7c0  x2:104fe800
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104fe7c0  PA:104fe7e4
+            17985500           17970 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17986500           17971 1c001818 02c12423 sw               x12, 40(x2)         x12:00000001  x2:104fe7c0  PA:104fe7e8
+            17987500           17972 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104fe7c0  PA:104fe7ec
+            17988500           17973 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17989500           17974 1c00181e 02410693 addi             x13, x2, 36         x13=104fe7e4  x2:104fe7c0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104fe7c0  PA:104fe7dc
+            18007500           17992 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104fe7c0  PA:104fe7f0
+            18008500           17993 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104fe7c0  PA:104fe7f4
+            18009500           17994 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104fe7c0  PA:104fe7f8
+            18010500           17995 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104fe7c0  PA:104fe7fc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104fe7e4  x2:104fe7c0  PA:104fe7cc
+            18026500           18011 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104fe760  x2:104fe7c0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104fe778  x2:104fe760
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104fe760  PA:104fe7b8
+            18052500           18037 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104fe760  PA:104fe7b0
+            18053500           18038 1c001b78 05312623 sw               x19, 76(x2)         x19:00000001  x2:104fe760  PA:104fe7ac
+            18054500           18039 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104fe760  PA:104fe7a8
+            18055500           18040 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104fe760  PA:104fe7a4
+            18056500           18041 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104fe760  PA:104fe7a0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104fe760  PA:104fe79c
+            18069500           18054 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104fe760  PA:104fe7bc
+            18070500           18055 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104fe760  PA:104fe7b4
+            18071500           18056 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104fe760  PA:104fe798
+            18072500           18057 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104fe760  PA:104fe794
+            18073500           18058 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18074500           18059 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18075500           18060 1c001b8e 00d00433 add              x8, x0, x13          x8=104fe7e4 x13:104fe7e4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104fe778  x2:104fe760  PA:104fe774
+            18090500           18075 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18091500           18076 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18092500           18077 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18093500           18078 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18125500           18110 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18126500           18111 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104088
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18251500           18236 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18252500           18237 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18255500           18240 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18256500           18241 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18257500           18242 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18259500           18244 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18260500           18245 1c001778 fddff06f jal              x0, -36            
+            18262500           18247 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18263500           18248 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18264500           18249 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18265500           18250 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18266500           18251 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18267500           18252 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18268500           18253 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18269500           18254 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18270500           18255 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18271500           18256 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104088
+            18275500           18260 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18276500           18261 1c001bca 16a0006f jal              x0, 362            
+            18278500           18263 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18279500           18264 1c001d36 e69ff06f jal              x0, -408           
+            18282500           18267 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18296500           18281 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18297500           18282 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18300500           18285 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18301500           18286 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18302500           18287 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18304500           18289 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18305500           18290 1c001778 fddff06f jal              x0, -36            
+            18307500           18292 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18308500           18293 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18309500           18294 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18310500           18295 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18311500           18296 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18312500           18297 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18313500           18298 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18314500           18299 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18315500           18300 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18316500           18301 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104088
+            18320500           18305 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18321500           18306 1c001bca 16a0006f jal              x0, 362            
+            18323500           18308 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18324500           18309 1c001d36 e69ff06f jal              x0, -408           
+            18327500           18312 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18341500           18326 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18342500           18327 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18345500           18330 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18346500           18331 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18347500           18332 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18349500           18334 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18350500           18335 1c001778 fddff06f jal              x0, -36            
+            18352500           18337 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18353500           18338 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18354500           18339 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18355500           18340 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18356500           18341 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18357500           18342 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18358500           18343 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18359500           18344 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18360500           18345 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18361500           18346 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104088
+            18365500           18350 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18366500           18351 1c001bca 16a0006f jal              x0, 362            
+            18368500           18353 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18369500           18354 1c001d36 e69ff06f jal              x0, -408           
+            18372500           18357 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18386500           18371 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18387500           18372 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18390500           18375 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18391500           18376 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18392500           18377 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18394500           18379 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18395500           18380 1c001778 fddff06f jal              x0, -36            
+            18397500           18382 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18398500           18383 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18399500           18384 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18400500           18385 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18401500           18386 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18402500           18387 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18403500           18388 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18404500           18389 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18405500           18390 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18406500           18391 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104088
+            18410500           18395 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18411500           18396 1c001bca 16a0006f jal              x0, 362            
+            18413500           18398 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18414500           18399 1c001d36 e69ff06f jal              x0, -408           
+            18417500           18402 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18431500           18416 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18432500           18417 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18435500           18420 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18436500           18421 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18437500           18422 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18439500           18424 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18440500           18425 1c001778 fddff06f jal              x0, -36            
+            18442500           18427 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18443500           18428 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18444500           18429 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18445500           18430 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18446500           18431 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18447500           18432 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18448500           18433 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18449500           18434 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18450500           18435 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18451500           18436 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104088
+            18455500           18440 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18456500           18441 1c001bca 16a0006f jal              x0, 362            
+            18458500           18443 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18459500           18444 1c001d36 e69ff06f jal              x0, -408           
+            18462500           18447 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18476500           18461 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18477500           18462 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18480500           18465 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18481500           18466 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18482500           18467 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18484500           18469 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18485500           18470 1c001778 fddff06f jal              x0, -36            
+            18487500           18472 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18488500           18473 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18489500           18474 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18490500           18475 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18491500           18476 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18492500           18477 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18493500           18478 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18494500           18479 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18495500           18480 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18496500           18481 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104088
+            18500500           18485 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18501500           18486 1c001bca 16a0006f jal              x0, 362            
+            18503500           18488 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18504500           18489 1c001d36 e69ff06f jal              x0, -408           
+            18507500           18492 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18523500           18508 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18524500           18509 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18527500           18512 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18528500           18513 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18529500           18514 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18531500           18516 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18532500           18517 1c001778 fddff06f jal              x0, -36            
+            18534500           18519 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18535500           18520 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18536500           18521 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18537500           18522 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18538500           18523 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18539500           18524 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18540500           18525 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18541500           18526 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18542500           18527 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18543500           18528 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104088
+            18547500           18532 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18548500           18533 1c001bca 16a0006f jal              x0, 362            
+            18550500           18535 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18551500           18536 1c001d36 e69ff06f jal              x0, -408           
+            18554500           18539 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18568500           18553 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18569500           18554 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18572500           18557 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18573500           18558 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18574500           18559 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18576500           18561 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18577500           18562 1c001778 fddff06f jal              x0, -36            
+            18579500           18564 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18580500           18565 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18581500           18566 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18582500           18567 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18583500           18568 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18584500           18569 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18585500           18570 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18586500           18571 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18587500           18572 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18588500           18573 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104088
+            18592500           18577 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18593500           18578 1c001bca 16a0006f jal              x0, 362            
+            18595500           18580 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18596500           18581 1c001d36 e69ff06f jal              x0, -408           
+            18599500           18584 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18614500           18599 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18615500           18600 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18618500           18603 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18619500           18604 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18620500           18605 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18622500           18607 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18623500           18608 1c001778 fddff06f jal              x0, -36            
+            18625500           18610 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18626500           18611 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18627500           18612 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18628500           18613 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18629500           18614 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18630500           18615 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18631500           18616 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18632500           18617 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18633500           18618 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18634500           18619 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104088
+            18638500           18623 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18639500           18624 1c001bca 16a0006f jal              x0, 362            
+            18641500           18626 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18642500           18627 1c001d36 e69ff06f jal              x0, -408           
+            18645500           18630 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18663500           18648 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18664500           18649 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18667500           18652 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18668500           18653 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18669500           18654 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18671500           18656 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18672500           18657 1c001778 fddff06f jal              x0, -36            
+            18674500           18659 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18675500           18660 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18676500           18661 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18677500           18662 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18678500           18663 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18679500           18664 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18680500           18665 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18681500           18666 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18682500           18667 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18683500           18668 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104088
+            18687500           18672 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18688500           18673 1c001bca 16a0006f jal              x0, 362            
+            18690500           18675 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18691500           18676 1c001d36 e69ff06f jal              x0, -408           
+            18694500           18679 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18708500           18693 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18709500           18694 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18712500           18697 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18713500           18698 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18714500           18699 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18716500           18701 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18717500           18702 1c001778 fddff06f jal              x0, -36            
+            18719500           18704 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18720500           18705 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18721500           18706 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18722500           18707 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18723500           18708 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18724500           18709 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18725500           18710 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18726500           18711 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18727500           18712 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18728500           18713 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104088
+            18732500           18717 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18733500           18718 1c001bca 16a0006f jal              x0, 362            
+            18735500           18720 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18736500           18721 1c001d36 e69ff06f jal              x0, -408           
+            18739500           18724 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18753500           18738 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18754500           18739 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18757500           18742 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18758500           18743 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18759500           18744 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18761500           18746 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18762500           18747 1c001778 fddff06f jal              x0, -36            
+            18764500           18749 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18765500           18750 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18766500           18751 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18767500           18752 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18768500           18753 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18769500           18754 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18770500           18755 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18771500           18756 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18772500           18757 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18773500           18758 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104088
+            18777500           18762 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18778500           18763 1c001bca 16a0006f jal              x0, 362            
+            18780500           18765 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18781500           18766 1c001d36 e69ff06f jal              x0, -408           
+            18784500           18769 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18806500           18791 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18807500           18792 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18810500           18795 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18811500           18796 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18812500           18797 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18814500           18799 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18815500           18800 1c001778 fddff06f jal              x0, -36            
+            18817500           18802 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18818500           18803 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18819500           18804 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18820500           18805 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18821500           18806 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18822500           18807 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18823500           18808 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18824500           18809 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18825500           18810 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18826500           18811 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104088
+            18830500           18815 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18831500           18816 1c001bca 16a0006f jal              x0, 362            
+            18833500           18818 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18834500           18819 1c001d36 e69ff06f jal              x0, -408           
+            18837500           18822 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18852500           18837 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18853500           18838 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18856500           18841 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18857500           18842 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18858500           18843 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18860500           18845 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18861500           18846 1c001778 fddff06f jal              x0, -36            
+            18863500           18848 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18864500           18849 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            18865500           18850 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18866500           18851 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            18867500           18852 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            18868500           18853 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            18869500           18854 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            18870500           18855 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            18871500           18856 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18872500           18857 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104088
+            18876500           18861 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18877500           18862 1c001bca 16a0006f jal              x0, 362            
+            18879500           18864 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18880500           18865 1c001d36 e69ff06f jal              x0, -408           
+            18883500           18868 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18901500           18886 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18902500           18887 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18905500           18890 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18908500           18893 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104fe760  PA:104fe764
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fe760  PA:104fe768
+            18934500           18919 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fe760  PA:104fe76c
+            18935500           18920 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18936500           18921 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fe760  PA:104fe764
+            18955500           18940 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18956500           18941 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18957500           18942 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18958500           18943 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18959500           18944 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            18995500           18980 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19000500           18985 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fe760  PA:104fe770
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104fe7e8  x8:104fe7e4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104fe7e4  PA:104fe7e4
+            19399500           19384 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104fe764  x2:104fe760
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fe778 x11:104fe764  PA:104fe774
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe764  PA:104fe770
+            19528500           19513 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19529500           19514 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19563500           19548 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19564500           19549 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19565500           19550 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19566500           19551 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19569500           19554 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe764  PA:104fe770
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104fe778  PA:104fe778
+            19742500           19727 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19743500           19728 1c001a5e 00168693 addi             x13, x13, 1         x13=104fe779 x13:104fe778
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104fe779  PA:104fe779
+            19770500           19755 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19771500           19756 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104fe764  x2:104fe760
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104fe740  x2:104fe760
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fe7e4  x2:104fe740  PA:104fe758
+            19813500           19798 1c001a66 01062783 lw               x15, 16(x12)        x15=104fe778 x12:104fe764  PA:104fe774
+            19814500           19799 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fe764  PA:104fe768
+            19815500           19800 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104fe740  PA:104fe754
+            19816500           19801 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fe740  PA:104fe750
+            19817500           19802 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fe740  PA:104fe74c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fe740  PA:104fe75c
+            19836500           19821 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fe740  PA:104fe748
+            19837500           19822 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19838500           19823 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19839500           19824 1c001a78 00c004b3 add              x9, x0, x12          x9=104fe764 x12:104fe764
+            19840500           19825 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104fe779 x15:104fe778  PA:104fe778
+            19842500           19827 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fe764  PA:104fe76c
+            19870500           19855 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19873500           19858 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fe764  PA:104fe76c
+            19961500           19946 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            19985500           19970 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19986500           19971 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fe778  x9:104fe764  PA:104fe774
+            20029500           20014 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104fe779 x20:104fe778  PA:104fe778
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104088
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fe77a x20:104fe779  PA:104fe779
+            20104500           20089 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20105500           20090 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20107500           20092 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20108500           20093 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fe740  PA:104fe75c
+            20124500           20109 1c001b02 01812403 lw               x8, 24(x2)           x8=104fe7e4  x2:104fe740  PA:104fe758
+            20125500           20110 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104fe740  PA:104fe754
+            20126500           20111 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fe740  PA:104fe750
+            20127500           20112 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fe740  PA:104fe74c
+            20128500           20113 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fe740  PA:104fe748
+            20129500           20114 1c001b0c 02010113 addi             x2, x2, 32           x2=104fe760  x2:104fe740
+            20130500           20115 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104fe7e8 x24:104fe7e8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20174500           20159 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20175500           20160 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20178500           20163 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20179500           20164 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20180500           20165 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20182500           20167 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20183500           20168 1c001778 fddff06f jal              x0, -36            
+            20185500           20170 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20186500           20171 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20187500           20172 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20188500           20173 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20189500           20174 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20190500           20175 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20191500           20176 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20192500           20177 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20193500           20178 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20194500           20179 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104088
+            20198500           20183 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20199500           20184 1c001bca 16a0006f jal              x0, 362            
+            20201500           20186 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20202500           20187 1c001d36 e69ff06f jal              x0, -408           
+            20205500           20190 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20221500           20206 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20222500           20207 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20225500           20210 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20226500           20211 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20227500           20212 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20229500           20214 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20230500           20215 1c001778 fddff06f jal              x0, -36            
+            20232500           20217 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20233500           20218 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20234500           20219 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20235500           20220 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20236500           20221 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20237500           20222 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20238500           20223 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20239500           20224 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20240500           20225 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20241500           20226 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104088
+            20245500           20230 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20246500           20231 1c001bca 16a0006f jal              x0, 362            
+            20248500           20233 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20249500           20234 1c001d36 e69ff06f jal              x0, -408           
+            20252500           20237 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20266500           20251 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20267500           20252 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20270500           20255 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20273500           20258 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104fe760  PA:104fe764
+            20274500           20259 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fe760  PA:104fe768
+            20275500           20260 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fe760  PA:104fe76c
+            20276500           20261 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20277500           20262 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20278500           20263 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20279500           20264 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fe760  PA:104fe764
+            20280500           20265 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20281500           20266 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20282500           20267 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20283500           20268 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20284500           20269 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20285500           20270 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20286500           20271 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20287500           20272 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20301500           20286 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20302500           20287 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20305500           20290 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20306500           20291 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20307500           20292 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20310500           20295 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20313500           20298 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20316500           20301 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20319500           20304 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20320500           20305 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20321500           20306 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20322500           20307 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20325500           20310 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20326500           20311 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20329500           20314 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20330500           20315 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20333500           20318 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20335500           20320 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20338500           20323 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20339500           20324 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20342500           20327 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20343500           20328 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20344500           20329 1c001f42 e09ff06f jal              x0, -504           
+            20346500           20331 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20347500           20332 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fe760  PA:104fe770
+            20348500           20333 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20351500           20336 1c001e34 00440c13 addi             x24, x8, 4          x24=104fe7ec  x8:104fe7e8
+            20352500           20337 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104fe7e8  PA:104fe7e8
+            20353500           20338 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20356500           20341 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            20359500           20344 1c001e64 00410593 addi             x11, x2, 4          x11=104fe764  x2:104fe760
+            20360500           20345 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20362500           20347 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fe778 x11:104fe764  PA:104fe774
+            20363500           20348 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe764  PA:104fe770
+            20365500           20350 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20366500           20351 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            20400500           20385 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            20401500           20386 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20402500           20387 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20403500           20388 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20406500           20391 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fe764  PA:104fe770
+            20407500           20392 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            20441500           20426 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            20475500           20460 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20506500           20491 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20507500           20492 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            20510500           20495 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20512500           20497 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            20515500           20500 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            20516500           20501 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104fe778  PA:104fe778
+            20517500           20502 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20518500           20503 1c001a5e 00168693 addi             x13, x13, 1         x13=104fe779 x13:104fe778
+            20519500           20504 1c001a60 fb1ff06f jal              x0, -80            
+            20521500           20506 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20522500           20507 1c001a12 00068023 sb               x0, 0(x13)          x13:104fe779  PA:104fe779
+            20523500           20508 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20525500           20510 1c001e68 f17ff06f jal              x0, -234           
+            20527500           20512 1c001d7e 00410613 addi             x12, x2, 4          x12=104fe764  x2:104fe760
+            20528500           20513 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20529500           20514 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20530500           20515 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20532500           20517 1c001a62 fe010113 addi             x2, x2, -32          x2=104fe740  x2:104fe760
+            20533500           20518 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fe7e8  x2:104fe740  PA:104fe758
+            20534500           20519 1c001a66 01062783 lw               x15, 16(x12)        x15=104fe778 x12:104fe764  PA:104fe774
+            20535500           20520 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fe764  PA:104fe768
+            20536500           20521 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104fe740  PA:104fe754
+            20537500           20522 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fe740  PA:104fe750
+            20538500           20523 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fe740  PA:104fe74c
+            20539500           20524 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fe740  PA:104fe75c
+            20540500           20525 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fe740  PA:104fe748
+            20541500           20526 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20542500           20527 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20543500           20528 1c001a78 00c004b3 add              x9, x0, x12          x9=104fe764 x12:104fe764
+            20544500           20529 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104fe779 x15:104fe778  PA:104fe778
+            20546500           20531 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            20547500           20532 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20548500           20533 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fe764  PA:104fe76c
+            20550500           20535 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20553500           20538 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20555500           20540 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20556500           20541 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20559500           20544 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20560500           20545 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20561500           20546 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20564500           20549 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20565500           20550 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20566500           20551 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20567500           20552 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20568500           20553 1c001b36 f71ff06f jal              x0, -144           
+            20570500           20555 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fe764  PA:104fe76c
+            20572500           20557 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20575500           20560 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20577500           20562 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20578500           20563 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20581500           20566 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20582500           20567 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20583500           20568 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20584500           20569 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20585500           20570 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fe778  x9:104fe764  PA:104fe774
+            20587500           20572 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104fe779 x20:104fe778  PA:104fe778
+            20589500           20574 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20592500           20577 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20593500           20578 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20595500           20580 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20596500           20581 1c001778 fddff06f jal              x0, -36            
+            20598500           20583 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20599500           20584 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20600500           20585 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20601500           20586 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20602500           20587 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20603500           20588 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20604500           20589 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20605500           20590 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20606500           20591 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20607500           20592 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104088
+            20611500           20596 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20612500           20597 1c001b62 f8bff06f jal              x0, -118           
+            20614500           20599 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fe77a x20:104fe779  PA:104fe779
+            20616500           20601 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20617500           20602 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fe764  PA:104fe764
+            20619500           20604 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20620500           20605 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20623500           20608 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fe740  PA:104fe75c
+            20624500           20609 1c001b02 01812403 lw               x8, 24(x2)           x8=104fe7e8  x2:104fe740  PA:104fe758
+            20625500           20610 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104fe740  PA:104fe754
+            20626500           20611 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fe740  PA:104fe750
+            20627500           20612 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fe740  PA:104fe74c
+            20628500           20613 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fe740  PA:104fe748
+            20629500           20614 1c001b0c 02010113 addi             x2, x2, 32           x2=104fe760  x2:104fe740
+            20630500           20615 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20632500           20617 1c001d86 01800433 add              x8, x0, x24          x8=104fe7ec x24:104fe7ec
+            20633500           20618 1c001d88 fadff06f jal              x0, -84            
+            20635500           20620 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20636500           20621 1c001d36 e69ff06f jal              x0, -408           
+            20639500           20624 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20654500           20639 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20655500           20640 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20658500           20643 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20659500           20644 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20660500           20645 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20662500           20647 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20663500           20648 1c001778 fddff06f jal              x0, -36            
+            20665500           20650 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20666500           20651 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20667500           20652 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20668500           20653 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20669500           20654 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20670500           20655 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20671500           20656 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20672500           20657 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20673500           20658 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20674500           20659 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104088
+            20678500           20663 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20679500           20664 1c001bca 16a0006f jal              x0, 362            
+            20681500           20666 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20682500           20667 1c001d36 e69ff06f jal              x0, -408           
+            20685500           20670 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20699500           20684 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20700500           20685 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20703500           20688 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20704500           20689 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20705500           20690 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20707500           20692 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20708500           20693 1c001778 fddff06f jal              x0, -36            
+            20710500           20695 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20711500           20696 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20712500           20697 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20713500           20698 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20714500           20699 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20715500           20700 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20716500           20701 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20717500           20702 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20718500           20703 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20719500           20704 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104088
+            20723500           20708 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20724500           20709 1c001bca 16a0006f jal              x0, 362            
+            20726500           20711 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20727500           20712 1c001d36 e69ff06f jal              x0, -408           
+            20730500           20715 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20744500           20729 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20745500           20730 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20748500           20733 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20749500           20734 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20750500           20735 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20752500           20737 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20753500           20738 1c001778 fddff06f jal              x0, -36            
+            20755500           20740 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20756500           20741 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000021
+            20757500           20742 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20758500           20743 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000108 x15:00000021
+            20759500           20744 1c001762 00279793 slli             x15, x15, 0x2       x15=00000084 x15:00000021
+            20760500           20745 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000108
+            20761500           20746 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000084 x13:00001f80
+            20762500           20747 1c00176a 00e787b3 add              x15, x15, x14       x15=00000088 x15:00000080 x14:00000008
+            20763500           20748 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20764500           20749 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104088
+            20768500           20753 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20769500           20754 1c001bca 16a0006f jal              x0, 362            
+            20771500           20756 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20772500           20757 1c001d36 e69ff06f jal              x0, -408           
+            20775500           20760 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20793500           20778 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20794500           20779 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20795500           20780 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104fe760  PA:104fe7bc
+            20796500           20781 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104fe760  PA:104fe7b8
+            20797500           20782 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104fe760  PA:104fe7b4
+            20798500           20783 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104fe760  PA:104fe7b0
+            20817500           20802 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000001  x2:104fe760  PA:104fe7ac
+            20820500           20805 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104fe760  PA:104fe7a8
+            20821500           20806 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104fe760  PA:104fe7a4
+            20822500           20807 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104fe760  PA:104fe7a0
+            20823500           20808 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104fe760  PA:104fe79c
+            20824500           20809 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104fe760  PA:104fe798
+            20825500           20810 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104fe760  PA:104fe794
+            20826500           20811 1c001bbe 06010113 addi             x2, x2, 96           x2=104fe7c0  x2:104fe760
+            20827500           20812 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20829500           20814 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104fe7c0  PA:104fe7dc
+            20830500           20815 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20831500           20816 1c001838 04010113 addi             x2, x2, 64           x2=104fe800  x2:104fe7c0
+            20832500           20817 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20834500           20819 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_2.log b/sw/scripts/tracevis/example/traces/trace_core_01_2.log
new file mode 100644
index 0000000..c7a70a0
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_2.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000022
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000002 x10:00000022
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000022
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000002
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000002
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000022
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000002 x19:00000022
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00000800 x19:00000002 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104fec00 x10:00000800  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000022
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000022
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000002 x12:00000022
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104febc0  x2:104fec00
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104febc0  PA:104febe4
+            17986500           17971 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17987500           17972 1c001818 02c12423 sw               x12, 40(x2)         x12:00000002  x2:104febc0  PA:104febe8
+            17988500           17973 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104febc0  PA:104febec
+            17989500           17974 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17990500           17975 1c00181e 02410693 addi             x13, x2, 36         x13=104febe4  x2:104febc0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104febc0  PA:104febdc
+            18009500           17994 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104febc0  PA:104febf0
+            18010500           17995 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104febc0  PA:104febf4
+            18011500           17996 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104febc0  PA:104febf8
+            18012500           17997 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104febc0  PA:104febfc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104febe4  x2:104febc0  PA:104febcc
+            18028500           18013 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104feb60  x2:104febc0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104feb78  x2:104feb60
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104feb60  PA:104febb8
+            18046500           18031 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104feb60  PA:104febb0
+            18047500           18032 1c001b78 05312623 sw               x19, 76(x2)         x19:00000002  x2:104feb60  PA:104febac
+            18048500           18033 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104feb60  PA:104feba8
+            18049500           18034 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104feb60  PA:104feba4
+            18050500           18035 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104feb60  PA:104feba0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104feb60  PA:104feb9c
+            18071500           18056 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104feb60  PA:104febbc
+            18072500           18057 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104feb60  PA:104febb4
+            18073500           18058 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104feb60  PA:104feb98
+            18074500           18059 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104feb60  PA:104feb94
+            18075500           18060 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18076500           18061 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18077500           18062 1c001b8e 00d00433 add              x8, x0, x13          x8=104febe4 x13:104febe4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104feb78  x2:104feb60  PA:104feb74
+            18091500           18076 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18092500           18077 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18093500           18078 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18094500           18079 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18127500           18112 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18128500           18113 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104090
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18253500           18238 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18254500           18239 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18257500           18242 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18258500           18243 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18259500           18244 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18261500           18246 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18262500           18247 1c001778 fddff06f jal              x0, -36            
+            18264500           18249 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18265500           18250 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18266500           18251 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18267500           18252 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18268500           18253 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18269500           18254 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18270500           18255 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18271500           18256 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18272500           18257 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18273500           18258 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104090
+            18277500           18262 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18278500           18263 1c001bca 16a0006f jal              x0, 362            
+            18280500           18265 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18281500           18266 1c001d36 e69ff06f jal              x0, -408           
+            18284500           18269 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18299500           18284 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18300500           18285 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18303500           18288 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18304500           18289 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18305500           18290 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18307500           18292 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18308500           18293 1c001778 fddff06f jal              x0, -36            
+            18310500           18295 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18311500           18296 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18312500           18297 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18313500           18298 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18314500           18299 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18315500           18300 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18316500           18301 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18317500           18302 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18318500           18303 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18319500           18304 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104090
+            18323500           18308 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18324500           18309 1c001bca 16a0006f jal              x0, 362            
+            18326500           18311 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18327500           18312 1c001d36 e69ff06f jal              x0, -408           
+            18330500           18315 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18345500           18330 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18346500           18331 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18349500           18334 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18350500           18335 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18351500           18336 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18353500           18338 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18354500           18339 1c001778 fddff06f jal              x0, -36            
+            18356500           18341 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18357500           18342 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18358500           18343 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18359500           18344 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18360500           18345 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18361500           18346 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18362500           18347 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18363500           18348 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18364500           18349 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18365500           18350 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104090
+            18369500           18354 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18370500           18355 1c001bca 16a0006f jal              x0, 362            
+            18372500           18357 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18373500           18358 1c001d36 e69ff06f jal              x0, -408           
+            18376500           18361 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18390500           18375 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18391500           18376 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18394500           18379 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18395500           18380 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18396500           18381 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18398500           18383 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18399500           18384 1c001778 fddff06f jal              x0, -36            
+            18401500           18386 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18402500           18387 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18403500           18388 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18404500           18389 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18405500           18390 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18406500           18391 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18407500           18392 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18408500           18393 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18409500           18394 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18410500           18395 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104090
+            18414500           18399 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18415500           18400 1c001bca 16a0006f jal              x0, 362            
+            18417500           18402 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18418500           18403 1c001d36 e69ff06f jal              x0, -408           
+            18421500           18406 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18439500           18424 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18440500           18425 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18443500           18428 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18444500           18429 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18445500           18430 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18447500           18432 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18448500           18433 1c001778 fddff06f jal              x0, -36            
+            18450500           18435 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18451500           18436 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18452500           18437 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18453500           18438 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18454500           18439 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18455500           18440 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18456500           18441 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18457500           18442 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18458500           18443 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18459500           18444 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104090
+            18463500           18448 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18464500           18449 1c001bca 16a0006f jal              x0, 362            
+            18466500           18451 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18467500           18452 1c001d36 e69ff06f jal              x0, -408           
+            18470500           18455 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18484500           18469 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18485500           18470 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18488500           18473 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18489500           18474 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18490500           18475 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18492500           18477 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18493500           18478 1c001778 fddff06f jal              x0, -36            
+            18495500           18480 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18496500           18481 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18497500           18482 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18498500           18483 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18499500           18484 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18500500           18485 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18501500           18486 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18502500           18487 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18503500           18488 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18504500           18489 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104090
+            18508500           18493 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18509500           18494 1c001bca 16a0006f jal              x0, 362            
+            18511500           18496 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18512500           18497 1c001d36 e69ff06f jal              x0, -408           
+            18515500           18500 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18529500           18514 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18530500           18515 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18533500           18518 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18534500           18519 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18535500           18520 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18537500           18522 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18538500           18523 1c001778 fddff06f jal              x0, -36            
+            18540500           18525 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18541500           18526 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18542500           18527 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18543500           18528 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18544500           18529 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18545500           18530 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18546500           18531 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18547500           18532 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18548500           18533 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18549500           18534 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104090
+            18553500           18538 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18554500           18539 1c001bca 16a0006f jal              x0, 362            
+            18556500           18541 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18557500           18542 1c001d36 e69ff06f jal              x0, -408           
+            18560500           18545 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18575500           18560 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18576500           18561 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18579500           18564 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18580500           18565 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18581500           18566 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18583500           18568 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18584500           18569 1c001778 fddff06f jal              x0, -36            
+            18586500           18571 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18587500           18572 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18588500           18573 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18589500           18574 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18590500           18575 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18591500           18576 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18592500           18577 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18593500           18578 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18594500           18579 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18595500           18580 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104090
+            18599500           18584 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18600500           18585 1c001bca 16a0006f jal              x0, 362            
+            18602500           18587 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18603500           18588 1c001d36 e69ff06f jal              x0, -408           
+            18606500           18591 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18620500           18605 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18621500           18606 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18624500           18609 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18625500           18610 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18626500           18611 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18628500           18613 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18629500           18614 1c001778 fddff06f jal              x0, -36            
+            18631500           18616 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18632500           18617 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18633500           18618 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18634500           18619 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18635500           18620 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18636500           18621 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18637500           18622 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18638500           18623 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18639500           18624 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18640500           18625 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104090
+            18644500           18629 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18645500           18630 1c001bca 16a0006f jal              x0, 362            
+            18647500           18632 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18648500           18633 1c001d36 e69ff06f jal              x0, -408           
+            18651500           18636 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18669500           18654 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18670500           18655 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18673500           18658 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18674500           18659 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18675500           18660 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18677500           18662 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18678500           18663 1c001778 fddff06f jal              x0, -36            
+            18680500           18665 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18681500           18666 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18682500           18667 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18683500           18668 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18684500           18669 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18685500           18670 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18686500           18671 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18687500           18672 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18688500           18673 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18689500           18674 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104090
+            18693500           18678 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18694500           18679 1c001bca 16a0006f jal              x0, 362            
+            18696500           18681 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18697500           18682 1c001d36 e69ff06f jal              x0, -408           
+            18700500           18685 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18716500           18701 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18717500           18702 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18720500           18705 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18721500           18706 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18722500           18707 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18724500           18709 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18725500           18710 1c001778 fddff06f jal              x0, -36            
+            18727500           18712 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18728500           18713 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18729500           18714 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18730500           18715 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18731500           18716 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18732500           18717 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18733500           18718 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18734500           18719 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18735500           18720 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18736500           18721 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104090
+            18740500           18725 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18741500           18726 1c001bca 16a0006f jal              x0, 362            
+            18743500           18728 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18744500           18729 1c001d36 e69ff06f jal              x0, -408           
+            18747500           18732 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18761500           18746 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18762500           18747 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18765500           18750 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18766500           18751 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18767500           18752 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18769500           18754 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18770500           18755 1c001778 fddff06f jal              x0, -36            
+            18772500           18757 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18773500           18758 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18774500           18759 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18775500           18760 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18776500           18761 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18777500           18762 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18778500           18763 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18779500           18764 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18780500           18765 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18781500           18766 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104090
+            18785500           18770 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18786500           18771 1c001bca 16a0006f jal              x0, 362            
+            18788500           18773 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18789500           18774 1c001d36 e69ff06f jal              x0, -408           
+            18792500           18777 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18808500           18793 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18809500           18794 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18812500           18797 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18813500           18798 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18814500           18799 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18816500           18801 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18817500           18802 1c001778 fddff06f jal              x0, -36            
+            18819500           18804 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18820500           18805 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18821500           18806 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18822500           18807 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18823500           18808 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18824500           18809 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18825500           18810 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18826500           18811 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18827500           18812 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18828500           18813 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104090
+            18832500           18817 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18833500           18818 1c001bca 16a0006f jal              x0, 362            
+            18835500           18820 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18836500           18821 1c001d36 e69ff06f jal              x0, -408           
+            18839500           18824 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18856500           18841 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18857500           18842 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18860500           18845 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18861500           18846 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18862500           18847 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18864500           18849 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18865500           18850 1c001778 fddff06f jal              x0, -36            
+            18867500           18852 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18868500           18853 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            18869500           18854 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18870500           18855 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            18871500           18856 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            18872500           18857 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            18873500           18858 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            18874500           18859 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            18875500           18860 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18876500           18861 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104090
+            18880500           18865 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18881500           18866 1c001bca 16a0006f jal              x0, 362            
+            18883500           18868 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18884500           18869 1c001d36 e69ff06f jal              x0, -408           
+            18887500           18872 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18903500           18888 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18904500           18889 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18907500           18892 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18910500           18895 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104feb60  PA:104feb64
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104feb60  PA:104feb68
+            18930500           18915 1c001bd2 00010623 sb               x0, 12(x2)           x2:104feb60  PA:104feb6c
+            18931500           18916 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18932500           18917 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104feb60  PA:104feb64
+            18957500           18942 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18958500           18943 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18959500           18944 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18960500           18945 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18961500           18946 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            18999500           18984 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19000500           18985 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104feb60  PA:104feb70
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104febe8  x8:104febe4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104febe4  PA:104febe4
+            19401500           19386 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104feb64  x2:104feb60
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104feb78 x11:104feb64  PA:104feb74
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104feb64  PA:104feb70
+            19529500           19514 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19530500           19515 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19564500           19549 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19565500           19550 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19566500           19551 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19567500           19552 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19570500           19555 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104feb64  PA:104feb70
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104feb78  PA:104feb78
+            19743500           19728 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19744500           19729 1c001a5e 00168693 addi             x13, x13, 1         x13=104feb79 x13:104feb78
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104feb79  PA:104feb79
+            19764500           19749 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19766500           19751 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104feb64  x2:104feb60
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104feb40  x2:104feb60
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104febe4  x2:104feb40  PA:104feb58
+            19815500           19800 1c001a66 01062783 lw               x15, 16(x12)        x15=104feb78 x12:104feb64  PA:104feb74
+            19816500           19801 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104feb64  PA:104feb68
+            19817500           19802 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104feb40  PA:104feb54
+            19818500           19803 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104feb40  PA:104feb50
+            19819500           19804 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104feb40  PA:104feb4c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104feb40  PA:104feb5c
+            19838500           19823 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104feb40  PA:104feb48
+            19839500           19824 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19840500           19825 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19841500           19826 1c001a78 00c004b3 add              x9, x0, x12          x9=104feb64 x12:104feb64
+            19842500           19827 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104feb79 x15:104feb78  PA:104feb78
+            19844500           19829 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104feb64  PA:104feb6c
+            19871500           19856 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19874500           19859 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104feb64  PA:104feb6c
+            19957500           19942 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            19979500           19964 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19980500           19965 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104feb78  x9:104feb64  PA:104feb74
+            20023500           20008 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104feb79 x20:104feb78  PA:104feb78
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104090
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104feb7a x20:104feb79  PA:104feb79
+            20100500           20085 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20101500           20086 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20103500           20088 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20104500           20089 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104feb40  PA:104feb5c
+            20125500           20110 1c001b02 01812403 lw               x8, 24(x2)           x8=104febe4  x2:104feb40  PA:104feb58
+            20126500           20111 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104feb40  PA:104feb54
+            20127500           20112 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104feb40  PA:104feb50
+            20128500           20113 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104feb40  PA:104feb4c
+            20129500           20114 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104feb40  PA:104feb48
+            20130500           20115 1c001b0c 02010113 addi             x2, x2, 32           x2=104feb60  x2:104feb40
+            20131500           20116 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104febe8 x24:104febe8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20178500           20163 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20179500           20164 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20182500           20167 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20183500           20168 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20184500           20169 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20186500           20171 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20187500           20172 1c001778 fddff06f jal              x0, -36            
+            20189500           20174 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20190500           20175 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20191500           20176 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20192500           20177 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20193500           20178 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20194500           20179 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20195500           20180 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20196500           20181 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20197500           20182 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20198500           20183 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104090
+            20202500           20187 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20203500           20188 1c001bca 16a0006f jal              x0, 362            
+            20205500           20190 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20206500           20191 1c001d36 e69ff06f jal              x0, -408           
+            20209500           20194 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20225500           20210 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20226500           20211 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20229500           20214 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20230500           20215 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20231500           20216 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20233500           20218 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20234500           20219 1c001778 fddff06f jal              x0, -36            
+            20236500           20221 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20237500           20222 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20238500           20223 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20239500           20224 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20240500           20225 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20241500           20226 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20242500           20227 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20243500           20228 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20244500           20229 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20245500           20230 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104090
+            20249500           20234 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20250500           20235 1c001bca 16a0006f jal              x0, 362            
+            20252500           20237 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20253500           20238 1c001d36 e69ff06f jal              x0, -408           
+            20256500           20241 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20271500           20256 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20272500           20257 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20275500           20260 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20278500           20263 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104feb60  PA:104feb64
+            20279500           20264 1c001bd0 00012423 sw               x0, 8(x2)            x2:104feb60  PA:104feb68
+            20280500           20265 1c001bd2 00010623 sb               x0, 12(x2)           x2:104feb60  PA:104feb6c
+            20281500           20266 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20282500           20267 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20283500           20268 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20284500           20269 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104feb60  PA:104feb64
+            20286500           20271 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20287500           20272 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20288500           20273 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20289500           20274 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20290500           20275 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20291500           20276 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20292500           20277 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20293500           20278 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20308500           20293 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20309500           20294 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20312500           20297 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20313500           20298 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20314500           20299 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20317500           20302 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20320500           20305 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20323500           20308 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20326500           20311 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20327500           20312 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20328500           20313 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20329500           20314 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20332500           20317 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20333500           20318 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20336500           20321 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20337500           20322 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20340500           20325 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20342500           20327 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20345500           20330 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20346500           20331 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20349500           20334 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20350500           20335 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20351500           20336 1c001f42 e09ff06f jal              x0, -504           
+            20353500           20338 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20354500           20339 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104feb60  PA:104feb70
+            20355500           20340 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20358500           20343 1c001e34 00440c13 addi             x24, x8, 4          x24=104febec  x8:104febe8
+            20359500           20344 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:104febe8  PA:104febe8
+            20360500           20345 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20363500           20348 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20366500           20351 1c001e64 00410593 addi             x11, x2, 4          x11=104feb64  x2:104feb60
+            20367500           20352 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20369500           20354 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104feb78 x11:104feb64  PA:104feb74
+            20370500           20355 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104feb64  PA:104feb70
+            20371500           20356 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20372500           20357 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20406500           20391 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20407500           20392 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20408500           20393 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20409500           20394 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20412500           20397 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104feb64  PA:104feb70
+            20413500           20398 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20447500           20432 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20481500           20466 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20512500           20497 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20513500           20498 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20516500           20501 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20518500           20503 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20521500           20506 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20522500           20507 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:104feb78  PA:104feb78
+            20524500           20509 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20525500           20510 1c001a5e 00168693 addi             x13, x13, 1         x13=104feb79 x13:104feb78
+            20526500           20511 1c001a60 fb1ff06f jal              x0, -80            
+            20528500           20513 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20529500           20514 1c001a12 00068023 sb               x0, 0(x13)          x13:104feb79  PA:104feb79
+            20530500           20515 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20532500           20517 1c001e68 f17ff06f jal              x0, -234           
+            20534500           20519 1c001d7e 00410613 addi             x12, x2, 4          x12=104feb64  x2:104feb60
+            20535500           20520 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20536500           20521 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20537500           20522 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20539500           20524 1c001a62 fe010113 addi             x2, x2, -32          x2=104feb40  x2:104feb60
+            20540500           20525 1c001a64 00812c23 sw               x8, 24(x2)           x8:104febe8  x2:104feb40  PA:104feb58
+            20541500           20526 1c001a66 01062783 lw               x15, 16(x12)        x15=104feb78 x12:104feb64  PA:104feb74
+            20542500           20527 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104feb64  PA:104feb68
+            20543500           20528 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104feb40  PA:104feb54
+            20544500           20529 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104feb40  PA:104feb50
+            20545500           20530 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104feb40  PA:104feb4c
+            20546500           20531 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104feb40  PA:104feb5c
+            20547500           20532 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104feb40  PA:104feb48
+            20548500           20533 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20549500           20534 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20550500           20535 1c001a78 00c004b3 add              x9, x0, x12          x9=104feb64 x12:104feb64
+            20551500           20536 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=104feb79 x15:104feb78  PA:104feb78
+            20553500           20538 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20554500           20539 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20555500           20540 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104feb64  PA:104feb6c
+            20557500           20542 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20560500           20545 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20562500           20547 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20563500           20548 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20566500           20551 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20567500           20552 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20568500           20553 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20571500           20556 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20572500           20557 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20573500           20558 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20574500           20559 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20575500           20560 1c001b36 f71ff06f jal              x0, -144           
+            20577500           20562 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104feb64  PA:104feb6c
+            20579500           20564 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20582500           20567 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20584500           20569 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20585500           20570 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20588500           20573 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20589500           20574 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20590500           20575 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20591500           20576 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20592500           20577 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104feb78  x9:104feb64  PA:104feb74
+            20594500           20579 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=104feb79 x20:104feb78  PA:104feb78
+            20596500           20581 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20599500           20584 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20600500           20585 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20602500           20587 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20603500           20588 1c001778 fddff06f jal              x0, -36            
+            20605500           20590 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20606500           20591 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20607500           20592 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20608500           20593 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20609500           20594 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20610500           20595 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20611500           20596 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20612500           20597 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20613500           20598 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20614500           20599 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104090
+            20618500           20603 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20619500           20604 1c001b62 f8bff06f jal              x0, -118           
+            20621500           20606 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104feb7a x20:104feb79  PA:104feb79
+            20623500           20608 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20624500           20609 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104feb64  PA:104feb64
+            20626500           20611 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20627500           20612 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20630500           20615 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104feb40  PA:104feb5c
+            20631500           20616 1c001b02 01812403 lw               x8, 24(x2)           x8=104febe8  x2:104feb40  PA:104feb58
+            20632500           20617 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104feb40  PA:104feb54
+            20633500           20618 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104feb40  PA:104feb50
+            20634500           20619 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104feb40  PA:104feb4c
+            20635500           20620 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104feb40  PA:104feb48
+            20636500           20621 1c001b0c 02010113 addi             x2, x2, 32           x2=104feb60  x2:104feb40
+            20637500           20622 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20639500           20624 1c001d86 01800433 add              x8, x0, x24          x8=104febec x24:104febec
+            20640500           20625 1c001d88 fadff06f jal              x0, -84            
+            20642500           20627 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20643500           20628 1c001d36 e69ff06f jal              x0, -408           
+            20646500           20631 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20666500           20651 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20667500           20652 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20670500           20655 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20671500           20656 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20672500           20657 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20674500           20659 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20675500           20660 1c001778 fddff06f jal              x0, -36            
+            20677500           20662 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20678500           20663 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20679500           20664 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20680500           20665 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20681500           20666 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20682500           20667 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20683500           20668 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20684500           20669 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20685500           20670 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20686500           20671 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104090
+            20690500           20675 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20691500           20676 1c001bca 16a0006f jal              x0, 362            
+            20693500           20678 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20694500           20679 1c001d36 e69ff06f jal              x0, -408           
+            20697500           20682 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20711500           20696 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20712500           20697 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20715500           20700 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20716500           20701 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20717500           20702 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20719500           20704 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20720500           20705 1c001778 fddff06f jal              x0, -36            
+            20722500           20707 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20723500           20708 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20724500           20709 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20725500           20710 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20726500           20711 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20727500           20712 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20728500           20713 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20729500           20714 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20730500           20715 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20731500           20716 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104090
+            20735500           20720 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20736500           20721 1c001bca 16a0006f jal              x0, 362            
+            20738500           20723 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20739500           20724 1c001d36 e69ff06f jal              x0, -408           
+            20742500           20727 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20759500           20744 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20760500           20745 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20763500           20748 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20764500           20749 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20765500           20750 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20767500           20752 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20768500           20753 1c001778 fddff06f jal              x0, -36            
+            20770500           20755 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20771500           20756 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000022
+            20772500           20757 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20773500           20758 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000110 x15:00000022
+            20774500           20759 1c001762 00279793 slli             x15, x15, 0x2       x15=00000088 x15:00000022
+            20775500           20760 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000110
+            20776500           20761 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000088 x13:00001f80
+            20777500           20762 1c00176a 00e787b3 add              x15, x15, x14       x15=00000090 x15:00000080 x14:00000010
+            20778500           20763 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20779500           20764 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104090
+            20783500           20768 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20784500           20769 1c001bca 16a0006f jal              x0, 362            
+            20786500           20771 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20787500           20772 1c001d36 e69ff06f jal              x0, -408           
+            20790500           20775 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20805500           20790 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20806500           20791 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20807500           20792 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104feb60  PA:104febbc
+            20808500           20793 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104feb60  PA:104febb8
+            20809500           20794 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104feb60  PA:104febb4
+            20810500           20795 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104feb60  PA:104febb0
+            20817500           20802 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000002  x2:104feb60  PA:104febac
+            20818500           20803 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104feb60  PA:104feba8
+            20819500           20804 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104feb60  PA:104feba4
+            20820500           20805 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104feb60  PA:104feba0
+            20821500           20806 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104feb60  PA:104feb9c
+            20822500           20807 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104feb60  PA:104feb98
+            20823500           20808 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104feb60  PA:104feb94
+            20824500           20809 1c001bbe 06010113 addi             x2, x2, 96           x2=104febc0  x2:104feb60
+            20825500           20810 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20827500           20812 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104febc0  PA:104febdc
+            20828500           20813 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20829500           20814 1c001838 04010113 addi             x2, x2, 64           x2=104fec00  x2:104febc0
+            20830500           20815 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20832500           20817 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_3.log b/sw/scripts/tracevis/example/traces/trace_core_01_3.log
new file mode 100644
index 0000000..922c3bd
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_3.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000023
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000003 x10:00000023
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000023
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000003
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000003
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000023
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000003 x19:00000023
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00000c00 x19:00000003 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104ff000 x10:00000c00  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000023
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000023
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000003 x12:00000023
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104fefc0  x2:104ff000
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104fefc0  PA:104fefe4
+            17982500           17967 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17983500           17968 1c001818 02c12423 sw               x12, 40(x2)         x12:00000003  x2:104fefc0  PA:104fefe8
+            17984500           17969 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104fefc0  PA:104fefec
+            17985500           17970 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17986500           17971 1c00181e 02410693 addi             x13, x2, 36         x13=104fefe4  x2:104fefc0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104fefc0  PA:104fefdc
+            18008500           17993 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104fefc0  PA:104feff0
+            18009500           17994 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104fefc0  PA:104feff4
+            18010500           17995 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104fefc0  PA:104feff8
+            18011500           17996 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104fefc0  PA:104feffc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104fefe4  x2:104fefc0  PA:104fefcc
+            18027500           18012 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104fef60  x2:104fefc0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104fef78  x2:104fef60
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104fef60  PA:104fefb8
+            18047500           18032 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104fef60  PA:104fefb0
+            18048500           18033 1c001b78 05312623 sw               x19, 76(x2)         x19:00000003  x2:104fef60  PA:104fefac
+            18049500           18034 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104fef60  PA:104fefa8
+            18050500           18035 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104fef60  PA:104fefa4
+            18051500           18036 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104fef60  PA:104fefa0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104fef60  PA:104fef9c
+            18070500           18055 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104fef60  PA:104fefbc
+            18071500           18056 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104fef60  PA:104fefb4
+            18072500           18057 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104fef60  PA:104fef98
+            18073500           18058 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104fef60  PA:104fef94
+            18074500           18059 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18075500           18060 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18076500           18061 1c001b8e 00d00433 add              x8, x0, x13          x8=104fefe4 x13:104fefe4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104fef78  x2:104fef60  PA:104fef74
+            18092500           18077 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18093500           18078 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18094500           18079 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18095500           18080 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18129500           18114 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18130500           18115 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104098
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18255500           18240 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18256500           18241 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18259500           18244 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18260500           18245 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18261500           18246 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18263500           18248 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18264500           18249 1c001778 fddff06f jal              x0, -36            
+            18266500           18251 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18267500           18252 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18268500           18253 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18269500           18254 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18270500           18255 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18271500           18256 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18272500           18257 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18273500           18258 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18274500           18259 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18275500           18260 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104098
+            18279500           18264 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18280500           18265 1c001bca 16a0006f jal              x0, 362            
+            18282500           18267 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18283500           18268 1c001d36 e69ff06f jal              x0, -408           
+            18286500           18271 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18305500           18290 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18306500           18291 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18309500           18294 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18310500           18295 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18311500           18296 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18313500           18298 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18314500           18299 1c001778 fddff06f jal              x0, -36            
+            18316500           18301 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18317500           18302 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18318500           18303 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18319500           18304 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18320500           18305 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18321500           18306 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18322500           18307 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18323500           18308 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18324500           18309 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18325500           18310 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104098
+            18329500           18314 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18330500           18315 1c001bca 16a0006f jal              x0, 362            
+            18332500           18317 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18333500           18318 1c001d36 e69ff06f jal              x0, -408           
+            18336500           18321 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18353500           18338 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18354500           18339 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18357500           18342 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18358500           18343 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18359500           18344 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18361500           18346 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18362500           18347 1c001778 fddff06f jal              x0, -36            
+            18364500           18349 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18365500           18350 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18366500           18351 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18367500           18352 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18368500           18353 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18369500           18354 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18370500           18355 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18371500           18356 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18372500           18357 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18373500           18358 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104098
+            18377500           18362 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18378500           18363 1c001bca 16a0006f jal              x0, 362            
+            18380500           18365 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18381500           18366 1c001d36 e69ff06f jal              x0, -408           
+            18384500           18369 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18398500           18383 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18399500           18384 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18402500           18387 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18403500           18388 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18404500           18389 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18406500           18391 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18407500           18392 1c001778 fddff06f jal              x0, -36            
+            18409500           18394 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18410500           18395 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18411500           18396 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18412500           18397 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18413500           18398 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18414500           18399 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18415500           18400 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18416500           18401 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18417500           18402 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18418500           18403 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104098
+            18422500           18407 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18423500           18408 1c001bca 16a0006f jal              x0, 362            
+            18425500           18410 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18426500           18411 1c001d36 e69ff06f jal              x0, -408           
+            18429500           18414 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18443500           18428 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18444500           18429 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18447500           18432 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18448500           18433 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18449500           18434 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18451500           18436 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18452500           18437 1c001778 fddff06f jal              x0, -36            
+            18454500           18439 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18455500           18440 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18456500           18441 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18457500           18442 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18458500           18443 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18459500           18444 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18460500           18445 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18461500           18446 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18462500           18447 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18463500           18448 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104098
+            18467500           18452 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18468500           18453 1c001bca 16a0006f jal              x0, 362            
+            18470500           18455 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18471500           18456 1c001d36 e69ff06f jal              x0, -408           
+            18474500           18459 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18488500           18473 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18489500           18474 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18492500           18477 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18493500           18478 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18494500           18479 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18496500           18481 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18497500           18482 1c001778 fddff06f jal              x0, -36            
+            18499500           18484 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18500500           18485 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18501500           18486 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18502500           18487 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18503500           18488 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18504500           18489 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18505500           18490 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18506500           18491 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18507500           18492 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18508500           18493 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104098
+            18512500           18497 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18513500           18498 1c001bca 16a0006f jal              x0, 362            
+            18515500           18500 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18516500           18501 1c001d36 e69ff06f jal              x0, -408           
+            18519500           18504 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18533500           18518 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18534500           18519 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18537500           18522 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18538500           18523 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18539500           18524 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18541500           18526 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18542500           18527 1c001778 fddff06f jal              x0, -36            
+            18544500           18529 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18545500           18530 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18546500           18531 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18547500           18532 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18548500           18533 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18549500           18534 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18550500           18535 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18551500           18536 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18552500           18537 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18553500           18538 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104098
+            18557500           18542 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18558500           18543 1c001bca 16a0006f jal              x0, 362            
+            18560500           18545 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18561500           18546 1c001d36 e69ff06f jal              x0, -408           
+            18564500           18549 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18578500           18563 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18579500           18564 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18582500           18567 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18583500           18568 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18584500           18569 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18586500           18571 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18587500           18572 1c001778 fddff06f jal              x0, -36            
+            18589500           18574 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18590500           18575 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18591500           18576 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18592500           18577 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18593500           18578 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18594500           18579 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18595500           18580 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18596500           18581 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18597500           18582 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18598500           18583 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104098
+            18602500           18587 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18603500           18588 1c001bca 16a0006f jal              x0, 362            
+            18605500           18590 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18606500           18591 1c001d36 e69ff06f jal              x0, -408           
+            18609500           18594 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18623500           18608 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18624500           18609 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18627500           18612 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18628500           18613 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18629500           18614 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18631500           18616 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18632500           18617 1c001778 fddff06f jal              x0, -36            
+            18634500           18619 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18635500           18620 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18636500           18621 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18637500           18622 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18638500           18623 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18639500           18624 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18640500           18625 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18641500           18626 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18642500           18627 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18643500           18628 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104098
+            18647500           18632 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18648500           18633 1c001bca 16a0006f jal              x0, 362            
+            18650500           18635 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18651500           18636 1c001d36 e69ff06f jal              x0, -408           
+            18654500           18639 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18673500           18658 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18674500           18659 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18677500           18662 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18678500           18663 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18679500           18664 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18681500           18666 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18682500           18667 1c001778 fddff06f jal              x0, -36            
+            18684500           18669 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18685500           18670 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18686500           18671 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18687500           18672 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18688500           18673 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18689500           18674 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18690500           18675 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18691500           18676 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18692500           18677 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18693500           18678 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104098
+            18697500           18682 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18698500           18683 1c001bca 16a0006f jal              x0, 362            
+            18700500           18685 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18701500           18686 1c001d36 e69ff06f jal              x0, -408           
+            18704500           18689 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18720500           18705 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18721500           18706 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18724500           18709 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18725500           18710 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18726500           18711 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18728500           18713 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18729500           18714 1c001778 fddff06f jal              x0, -36            
+            18731500           18716 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18732500           18717 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18733500           18718 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18734500           18719 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18735500           18720 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18736500           18721 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18737500           18722 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18738500           18723 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18739500           18724 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18740500           18725 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104098
+            18744500           18729 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18745500           18730 1c001bca 16a0006f jal              x0, 362            
+            18747500           18732 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18748500           18733 1c001d36 e69ff06f jal              x0, -408           
+            18751500           18736 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18767500           18752 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18768500           18753 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18771500           18756 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18772500           18757 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18773500           18758 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18775500           18760 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18776500           18761 1c001778 fddff06f jal              x0, -36            
+            18778500           18763 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18779500           18764 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18780500           18765 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18781500           18766 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18782500           18767 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18783500           18768 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18784500           18769 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18785500           18770 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18786500           18771 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18787500           18772 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104098
+            18791500           18776 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18792500           18777 1c001bca 16a0006f jal              x0, 362            
+            18794500           18779 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18795500           18780 1c001d36 e69ff06f jal              x0, -408           
+            18798500           18783 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18812500           18797 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18813500           18798 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18816500           18801 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18817500           18802 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18818500           18803 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18820500           18805 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18821500           18806 1c001778 fddff06f jal              x0, -36            
+            18823500           18808 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18824500           18809 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18825500           18810 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18826500           18811 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18827500           18812 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18828500           18813 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18829500           18814 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18830500           18815 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18831500           18816 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18832500           18817 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104098
+            18836500           18821 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18837500           18822 1c001bca 16a0006f jal              x0, 362            
+            18839500           18824 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18840500           18825 1c001d36 e69ff06f jal              x0, -408           
+            18843500           18828 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18862500           18847 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18863500           18848 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18866500           18851 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18867500           18852 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18868500           18853 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18870500           18855 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18871500           18856 1c001778 fddff06f jal              x0, -36            
+            18873500           18858 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18874500           18859 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            18875500           18860 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18876500           18861 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            18877500           18862 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            18878500           18863 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            18879500           18864 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            18880500           18865 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            18881500           18866 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18882500           18867 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104098
+            18886500           18871 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18887500           18872 1c001bca 16a0006f jal              x0, 362            
+            18889500           18874 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18890500           18875 1c001d36 e69ff06f jal              x0, -408           
+            18893500           18878 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18907500           18892 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18908500           18893 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18911500           18896 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18914500           18899 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104fef60  PA:104fef64
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fef60  PA:104fef68
+            18931500           18916 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fef60  PA:104fef6c
+            18932500           18917 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18933500           18918 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fef60  PA:104fef64
+            18956500           18941 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18957500           18942 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18958500           18943 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18959500           18944 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18960500           18945 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19011500           18996 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19012500           18997 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fef60  PA:104fef70
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104fefe8  x8:104fefe4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104fefe4  PA:104fefe4
+            19400500           19385 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104fef64  x2:104fef60
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fef78 x11:104fef64  PA:104fef74
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fef64  PA:104fef70
+            19530500           19515 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19531500           19516 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19565500           19550 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19566500           19551 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19567500           19552 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19568500           19553 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19571500           19556 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fef64  PA:104fef70
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104fef78  PA:104fef78
+            19744500           19729 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19745500           19730 1c001a5e 00168693 addi             x13, x13, 1         x13=104fef79 x13:104fef78
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104fef79  PA:104fef79
+            19765500           19750 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19766500           19751 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104fef64  x2:104fef60
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104fef40  x2:104fef60
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fefe4  x2:104fef40  PA:104fef58
+            19816500           19801 1c001a66 01062783 lw               x15, 16(x12)        x15=104fef78 x12:104fef64  PA:104fef74
+            19817500           19802 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fef64  PA:104fef68
+            19818500           19803 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104fef40  PA:104fef54
+            19819500           19804 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fef40  PA:104fef50
+            19820500           19805 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fef40  PA:104fef4c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fef40  PA:104fef5c
+            19837500           19822 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fef40  PA:104fef48
+            19838500           19823 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19839500           19824 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19840500           19825 1c001a78 00c004b3 add              x9, x0, x12          x9=104fef64 x12:104fef64
+            19841500           19826 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104fef79 x15:104fef78  PA:104fef78
+            19843500           19828 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fef64  PA:104fef6c
+            19865500           19850 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19868500           19853 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fef64  PA:104fef6c
+            19958500           19943 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            19980500           19965 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19981500           19966 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fef78  x9:104fef64  PA:104fef74
+            20024500           20009 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104fef79 x20:104fef78  PA:104fef78
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104098
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fef7a x20:104fef79  PA:104fef79
+            20101500           20086 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20102500           20087 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20104500           20089 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20105500           20090 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fef40  PA:104fef5c
+            20126500           20111 1c001b02 01812403 lw               x8, 24(x2)           x8=104fefe4  x2:104fef40  PA:104fef58
+            20127500           20112 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104fef40  PA:104fef54
+            20128500           20113 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fef40  PA:104fef50
+            20129500           20114 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fef40  PA:104fef4c
+            20130500           20115 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fef40  PA:104fef48
+            20131500           20116 1c001b0c 02010113 addi             x2, x2, 32           x2=104fef60  x2:104fef40
+            20132500           20117 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104fefe8 x24:104fefe8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20180500           20165 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20181500           20166 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20184500           20169 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20185500           20170 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20186500           20171 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20188500           20173 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20189500           20174 1c001778 fddff06f jal              x0, -36            
+            20191500           20176 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20192500           20177 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20193500           20178 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20194500           20179 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20195500           20180 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20196500           20181 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20197500           20182 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20198500           20183 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20199500           20184 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20200500           20185 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104098
+            20204500           20189 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20205500           20190 1c001bca 16a0006f jal              x0, 362            
+            20207500           20192 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20208500           20193 1c001d36 e69ff06f jal              x0, -408           
+            20211500           20196 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20230500           20215 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20231500           20216 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20234500           20219 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20235500           20220 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20236500           20221 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20238500           20223 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20239500           20224 1c001778 fddff06f jal              x0, -36            
+            20241500           20226 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20242500           20227 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20243500           20228 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20244500           20229 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20245500           20230 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20246500           20231 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20247500           20232 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20248500           20233 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20249500           20234 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20250500           20235 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104098
+            20254500           20239 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20255500           20240 1c001bca 16a0006f jal              x0, 362            
+            20257500           20242 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20258500           20243 1c001d36 e69ff06f jal              x0, -408           
+            20261500           20246 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20277500           20262 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20278500           20263 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20281500           20266 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20284500           20269 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104fef60  PA:104fef64
+            20285500           20270 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fef60  PA:104fef68
+            20286500           20271 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fef60  PA:104fef6c
+            20287500           20272 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20288500           20273 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20289500           20274 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20290500           20275 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fef60  PA:104fef64
+            20291500           20276 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20292500           20277 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20293500           20278 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20294500           20279 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20295500           20280 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20296500           20281 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20297500           20282 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20298500           20283 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20313500           20298 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20314500           20299 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20317500           20302 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20318500           20303 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20319500           20304 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20322500           20307 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20325500           20310 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20328500           20313 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20331500           20316 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20332500           20317 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20333500           20318 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20334500           20319 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20337500           20322 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20338500           20323 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20341500           20326 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20342500           20327 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20345500           20330 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20347500           20332 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20350500           20335 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20351500           20336 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20354500           20339 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20355500           20340 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20356500           20341 1c001f42 e09ff06f jal              x0, -504           
+            20358500           20343 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20359500           20344 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fef60  PA:104fef70
+            20360500           20345 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20363500           20348 1c001e34 00440c13 addi             x24, x8, 4          x24=104fefec  x8:104fefe8
+            20364500           20349 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:104fefe8  PA:104fefe8
+            20365500           20350 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20368500           20353 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20371500           20356 1c001e64 00410593 addi             x11, x2, 4          x11=104fef64  x2:104fef60
+            20372500           20357 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20374500           20359 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fef78 x11:104fef64  PA:104fef74
+            20375500           20360 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fef64  PA:104fef70
+            20376500           20361 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20377500           20362 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20411500           20396 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20412500           20397 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20413500           20398 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20414500           20399 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20417500           20402 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fef64  PA:104fef70
+            20418500           20403 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20452500           20437 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20486500           20471 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20517500           20502 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20518500           20503 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20521500           20506 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20523500           20508 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20526500           20511 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20527500           20512 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:104fef78  PA:104fef78
+            20528500           20513 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20529500           20514 1c001a5e 00168693 addi             x13, x13, 1         x13=104fef79 x13:104fef78
+            20530500           20515 1c001a60 fb1ff06f jal              x0, -80            
+            20532500           20517 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20533500           20518 1c001a12 00068023 sb               x0, 0(x13)          x13:104fef79  PA:104fef79
+            20534500           20519 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20536500           20521 1c001e68 f17ff06f jal              x0, -234           
+            20538500           20523 1c001d7e 00410613 addi             x12, x2, 4          x12=104fef64  x2:104fef60
+            20539500           20524 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20540500           20525 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20541500           20526 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20543500           20528 1c001a62 fe010113 addi             x2, x2, -32          x2=104fef40  x2:104fef60
+            20544500           20529 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fefe8  x2:104fef40  PA:104fef58
+            20545500           20530 1c001a66 01062783 lw               x15, 16(x12)        x15=104fef78 x12:104fef64  PA:104fef74
+            20546500           20531 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fef64  PA:104fef68
+            20547500           20532 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104fef40  PA:104fef54
+            20548500           20533 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fef40  PA:104fef50
+            20549500           20534 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fef40  PA:104fef4c
+            20550500           20535 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fef40  PA:104fef5c
+            20551500           20536 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fef40  PA:104fef48
+            20552500           20537 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20553500           20538 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20554500           20539 1c001a78 00c004b3 add              x9, x0, x12          x9=104fef64 x12:104fef64
+            20555500           20540 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=104fef79 x15:104fef78  PA:104fef78
+            20557500           20542 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20558500           20543 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20559500           20544 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fef64  PA:104fef6c
+            20561500           20546 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20564500           20549 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20566500           20551 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20567500           20552 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20570500           20555 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20571500           20556 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20572500           20557 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20575500           20560 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20576500           20561 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20577500           20562 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20578500           20563 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20579500           20564 1c001b36 f71ff06f jal              x0, -144           
+            20581500           20566 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fef64  PA:104fef6c
+            20583500           20568 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20586500           20571 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20588500           20573 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20589500           20574 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20592500           20577 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20593500           20578 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20594500           20579 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20595500           20580 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20596500           20581 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fef78  x9:104fef64  PA:104fef74
+            20598500           20583 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=104fef79 x20:104fef78  PA:104fef78
+            20600500           20585 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            20603500           20588 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20604500           20589 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20606500           20591 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            20607500           20592 1c001778 fddff06f jal              x0, -36            
+            20609500           20594 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20610500           20595 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20611500           20596 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20612500           20597 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20613500           20598 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20614500           20599 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20615500           20600 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20616500           20601 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20617500           20602 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20618500           20603 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104098
+            20622500           20607 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20623500           20608 1c001b62 f8bff06f jal              x0, -118           
+            20625500           20610 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fef7a x20:104fef79  PA:104fef79
+            20627500           20612 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20628500           20613 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fef64  PA:104fef64
+            20630500           20615 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20631500           20616 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20634500           20619 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fef40  PA:104fef5c
+            20635500           20620 1c001b02 01812403 lw               x8, 24(x2)           x8=104fefe8  x2:104fef40  PA:104fef58
+            20636500           20621 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104fef40  PA:104fef54
+            20637500           20622 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fef40  PA:104fef50
+            20638500           20623 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fef40  PA:104fef4c
+            20639500           20624 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fef40  PA:104fef48
+            20640500           20625 1c001b0c 02010113 addi             x2, x2, 32           x2=104fef60  x2:104fef40
+            20641500           20626 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20643500           20628 1c001d86 01800433 add              x8, x0, x24          x8=104fefec x24:104fefec
+            20644500           20629 1c001d88 fadff06f jal              x0, -84            
+            20646500           20631 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20647500           20632 1c001d36 e69ff06f jal              x0, -408           
+            20650500           20635 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20672500           20657 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20673500           20658 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20676500           20661 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20677500           20662 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20678500           20663 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20680500           20665 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20681500           20666 1c001778 fddff06f jal              x0, -36            
+            20683500           20668 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20684500           20669 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20685500           20670 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20686500           20671 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20687500           20672 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20688500           20673 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20689500           20674 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20690500           20675 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20691500           20676 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20692500           20677 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104098
+            20696500           20681 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20697500           20682 1c001bca 16a0006f jal              x0, 362            
+            20699500           20684 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20700500           20685 1c001d36 e69ff06f jal              x0, -408           
+            20703500           20688 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20719500           20704 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20720500           20705 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20723500           20708 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20724500           20709 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20725500           20710 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20727500           20712 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20728500           20713 1c001778 fddff06f jal              x0, -36            
+            20730500           20715 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20731500           20716 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20732500           20717 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20733500           20718 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20734500           20719 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20735500           20720 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20736500           20721 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20737500           20722 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20738500           20723 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20739500           20724 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104098
+            20743500           20728 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20744500           20729 1c001bca 16a0006f jal              x0, 362            
+            20746500           20731 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20747500           20732 1c001d36 e69ff06f jal              x0, -408           
+            20750500           20735 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20764500           20749 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20765500           20750 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20768500           20753 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20769500           20754 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20770500           20755 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20772500           20757 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20773500           20758 1c001778 fddff06f jal              x0, -36            
+            20775500           20760 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20776500           20761 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000023
+            20777500           20762 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20778500           20763 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000118 x15:00000023
+            20779500           20764 1c001762 00279793 slli             x15, x15, 0x2       x15=0000008c x15:00000023
+            20780500           20765 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000118
+            20781500           20766 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000008c x13:00001f80
+            20782500           20767 1c00176a 00e787b3 add              x15, x15, x14       x15=00000098 x15:00000080 x14:00000018
+            20783500           20768 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20784500           20769 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104098
+            20788500           20773 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20789500           20774 1c001bca 16a0006f jal              x0, 362            
+            20791500           20776 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20792500           20777 1c001d36 e69ff06f jal              x0, -408           
+            20795500           20780 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20812500           20797 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20813500           20798 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20814500           20799 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104fef60  PA:104fefbc
+            20815500           20800 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104fef60  PA:104fefb8
+            20816500           20801 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104fef60  PA:104fefb4
+            20817500           20802 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104fef60  PA:104fefb0
+            20818500           20803 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000003  x2:104fef60  PA:104fefac
+            20819500           20804 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104fef60  PA:104fefa8
+            20820500           20805 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104fef60  PA:104fefa4
+            20821500           20806 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104fef60  PA:104fefa0
+            20822500           20807 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104fef60  PA:104fef9c
+            20823500           20808 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104fef60  PA:104fef98
+            20824500           20809 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104fef60  PA:104fef94
+            20825500           20810 1c001bbe 06010113 addi             x2, x2, 96           x2=104fefc0  x2:104fef60
+            20826500           20811 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20828500           20813 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104fefc0  PA:104fefdc
+            20829500           20814 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20830500           20815 1c001838 04010113 addi             x2, x2, 64           x2=104ff000  x2:104fefc0
+            20831500           20816 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20833500           20818 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_4.log b/sw/scripts/tracevis/example/traces/trace_core_01_4.log
new file mode 100644
index 0000000..3f4b78e
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_4.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000024
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000004 x10:00000024
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000024
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000004
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000004
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000024
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000004 x19:00000024
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00001000 x19:00000004 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104ff400 x10:00001000  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000024
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000024
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000004 x12:00000024
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104ff3c0  x2:104ff400
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104ff3c0  PA:104ff3e4
+            17983500           17968 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17984500           17969 1c001818 02c12423 sw               x12, 40(x2)         x12:00000004  x2:104ff3c0  PA:104ff3e8
+            17985500           17970 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104ff3c0  PA:104ff3ec
+            17986500           17971 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17987500           17972 1c00181e 02410693 addi             x13, x2, 36         x13=104ff3e4  x2:104ff3c0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104ff3c0  PA:104ff3dc
+            18005500           17990 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104ff3c0  PA:104ff3f0
+            18006500           17991 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104ff3c0  PA:104ff3f4
+            18007500           17992 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104ff3c0  PA:104ff3f8
+            18008500           17993 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104ff3c0  PA:104ff3fc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104ff3e4  x2:104ff3c0  PA:104ff3cc
+            18030500           18015 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104ff360  x2:104ff3c0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104ff378  x2:104ff360
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104ff360  PA:104ff3b8
+            18048500           18033 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104ff360  PA:104ff3b0
+            18049500           18034 1c001b78 05312623 sw               x19, 76(x2)         x19:00000004  x2:104ff360  PA:104ff3ac
+            18050500           18035 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104ff360  PA:104ff3a8
+            18051500           18036 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104ff360  PA:104ff3a4
+            18052500           18037 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104ff360  PA:104ff3a0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104ff360  PA:104ff39c
+            18073500           18058 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104ff360  PA:104ff3bc
+            18074500           18059 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104ff360  PA:104ff3b4
+            18075500           18060 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104ff360  PA:104ff398
+            18076500           18061 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104ff360  PA:104ff394
+            18077500           18062 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18078500           18063 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18079500           18064 1c001b8e 00d00433 add              x8, x0, x13          x8=104ff3e4 x13:104ff3e4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104ff378  x2:104ff360  PA:104ff374
+            18093500           18078 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18094500           18079 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18095500           18080 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18096500           18081 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18131500           18116 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18132500           18117 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1040a0
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18257500           18242 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18258500           18243 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18261500           18246 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18262500           18247 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18263500           18248 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18265500           18250 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18266500           18251 1c001778 fddff06f jal              x0, -36            
+            18268500           18253 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18269500           18254 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18270500           18255 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18271500           18256 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18272500           18257 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18273500           18258 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18274500           18259 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18275500           18260 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18276500           18261 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18277500           18262 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040a0
+            18281500           18266 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18282500           18267 1c001bca 16a0006f jal              x0, 362            
+            18284500           18269 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18285500           18270 1c001d36 e69ff06f jal              x0, -408           
+            18288500           18273 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18306500           18291 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18307500           18292 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18310500           18295 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18311500           18296 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18312500           18297 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18314500           18299 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18315500           18300 1c001778 fddff06f jal              x0, -36            
+            18317500           18302 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18318500           18303 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18319500           18304 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18320500           18305 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18321500           18306 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18322500           18307 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18323500           18308 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18324500           18309 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18325500           18310 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18326500           18311 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1040a0
+            18330500           18315 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18331500           18316 1c001bca 16a0006f jal              x0, 362            
+            18333500           18318 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18334500           18319 1c001d36 e69ff06f jal              x0, -408           
+            18337500           18322 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18355500           18340 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18356500           18341 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18359500           18344 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18360500           18345 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18361500           18346 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18363500           18348 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18364500           18349 1c001778 fddff06f jal              x0, -36            
+            18366500           18351 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18367500           18352 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18368500           18353 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18369500           18354 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18370500           18355 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18371500           18356 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18372500           18357 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18373500           18358 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18374500           18359 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18375500           18360 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040a0
+            18379500           18364 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18380500           18365 1c001bca 16a0006f jal              x0, 362            
+            18382500           18367 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18383500           18368 1c001d36 e69ff06f jal              x0, -408           
+            18386500           18371 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18400500           18385 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18401500           18386 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18404500           18389 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18405500           18390 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18406500           18391 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18408500           18393 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18409500           18394 1c001778 fddff06f jal              x0, -36            
+            18411500           18396 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18412500           18397 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18413500           18398 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18414500           18399 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18415500           18400 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18416500           18401 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18417500           18402 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18418500           18403 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18419500           18404 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18420500           18405 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a0
+            18424500           18409 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18425500           18410 1c001bca 16a0006f jal              x0, 362            
+            18427500           18412 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18428500           18413 1c001d36 e69ff06f jal              x0, -408           
+            18431500           18416 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18445500           18430 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18446500           18431 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18449500           18434 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18450500           18435 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18451500           18436 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18453500           18438 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18454500           18439 1c001778 fddff06f jal              x0, -36            
+            18456500           18441 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18457500           18442 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18458500           18443 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18459500           18444 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18460500           18445 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18461500           18446 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18462500           18447 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18463500           18448 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18464500           18449 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18465500           18450 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1040a0
+            18469500           18454 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18470500           18455 1c001bca 16a0006f jal              x0, 362            
+            18472500           18457 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18473500           18458 1c001d36 e69ff06f jal              x0, -408           
+            18476500           18461 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18490500           18475 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18491500           18476 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18494500           18479 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18495500           18480 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18496500           18481 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18498500           18483 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18499500           18484 1c001778 fddff06f jal              x0, -36            
+            18501500           18486 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18502500           18487 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18503500           18488 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18504500           18489 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18505500           18490 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18506500           18491 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18507500           18492 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18508500           18493 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18509500           18494 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18510500           18495 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1040a0
+            18514500           18499 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18515500           18500 1c001bca 16a0006f jal              x0, 362            
+            18517500           18502 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18518500           18503 1c001d36 e69ff06f jal              x0, -408           
+            18521500           18506 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18536500           18521 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18537500           18522 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18540500           18525 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18541500           18526 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18542500           18527 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18544500           18529 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18545500           18530 1c001778 fddff06f jal              x0, -36            
+            18547500           18532 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18548500           18533 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18549500           18534 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18550500           18535 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18551500           18536 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18552500           18537 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18553500           18538 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18554500           18539 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18555500           18540 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18556500           18541 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1040a0
+            18560500           18545 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18561500           18546 1c001bca 16a0006f jal              x0, 362            
+            18563500           18548 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18564500           18549 1c001d36 e69ff06f jal              x0, -408           
+            18567500           18552 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18581500           18566 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18582500           18567 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18585500           18570 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18586500           18571 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18587500           18572 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18589500           18574 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18590500           18575 1c001778 fddff06f jal              x0, -36            
+            18592500           18577 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18593500           18578 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18594500           18579 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18595500           18580 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18596500           18581 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18597500           18582 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18598500           18583 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18599500           18584 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18600500           18585 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18601500           18586 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a0
+            18605500           18590 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18606500           18591 1c001bca 16a0006f jal              x0, 362            
+            18608500           18593 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18609500           18594 1c001d36 e69ff06f jal              x0, -408           
+            18612500           18597 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18627500           18612 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18628500           18613 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18631500           18616 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18632500           18617 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18633500           18618 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18635500           18620 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18636500           18621 1c001778 fddff06f jal              x0, -36            
+            18638500           18623 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18639500           18624 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18640500           18625 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18641500           18626 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18642500           18627 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18643500           18628 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18644500           18629 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18645500           18630 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18646500           18631 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18647500           18632 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1040a0
+            18651500           18636 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18652500           18637 1c001bca 16a0006f jal              x0, 362            
+            18654500           18639 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18655500           18640 1c001d36 e69ff06f jal              x0, -408           
+            18658500           18643 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18677500           18662 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18678500           18663 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18681500           18666 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18682500           18667 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18683500           18668 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18685500           18670 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18686500           18671 1c001778 fddff06f jal              x0, -36            
+            18688500           18673 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18689500           18674 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18690500           18675 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18691500           18676 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18692500           18677 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18693500           18678 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18694500           18679 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18695500           18680 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18696500           18681 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18697500           18682 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1040a0
+            18701500           18686 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18702500           18687 1c001bca 16a0006f jal              x0, 362            
+            18704500           18689 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18705500           18690 1c001d36 e69ff06f jal              x0, -408           
+            18708500           18693 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18722500           18707 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18723500           18708 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18726500           18711 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18727500           18712 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18728500           18713 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18730500           18715 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18731500           18716 1c001778 fddff06f jal              x0, -36            
+            18733500           18718 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18734500           18719 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18735500           18720 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18736500           18721 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18737500           18722 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18738500           18723 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18739500           18724 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18740500           18725 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18741500           18726 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18742500           18727 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1040a0
+            18746500           18731 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18747500           18732 1c001bca 16a0006f jal              x0, 362            
+            18749500           18734 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18750500           18735 1c001d36 e69ff06f jal              x0, -408           
+            18753500           18738 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18771500           18756 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18772500           18757 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18775500           18760 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18776500           18761 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18777500           18762 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18779500           18764 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18780500           18765 1c001778 fddff06f jal              x0, -36            
+            18782500           18767 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18783500           18768 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18784500           18769 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18785500           18770 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18786500           18771 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18787500           18772 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18788500           18773 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18789500           18774 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18790500           18775 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18791500           18776 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040a0
+            18795500           18780 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18796500           18781 1c001bca 16a0006f jal              x0, 362            
+            18798500           18783 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18799500           18784 1c001d36 e69ff06f jal              x0, -408           
+            18802500           18787 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18819500           18804 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18820500           18805 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18823500           18808 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18824500           18809 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18825500           18810 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18827500           18812 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18828500           18813 1c001778 fddff06f jal              x0, -36            
+            18830500           18815 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18831500           18816 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18832500           18817 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18833500           18818 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18834500           18819 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18835500           18820 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18836500           18821 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18837500           18822 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18838500           18823 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18839500           18824 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a0
+            18843500           18828 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18844500           18829 1c001bca 16a0006f jal              x0, 362            
+            18846500           18831 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18847500           18832 1c001d36 e69ff06f jal              x0, -408           
+            18850500           18835 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18867500           18852 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18868500           18853 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18871500           18856 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18872500           18857 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18873500           18858 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18875500           18860 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18876500           18861 1c001778 fddff06f jal              x0, -36            
+            18878500           18863 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18879500           18864 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            18880500           18865 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18881500           18866 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            18882500           18867 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            18883500           18868 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            18884500           18869 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            18885500           18870 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            18886500           18871 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18887500           18872 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1040a0
+            18891500           18876 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18892500           18877 1c001bca 16a0006f jal              x0, 362            
+            18894500           18879 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18895500           18880 1c001d36 e69ff06f jal              x0, -408           
+            18898500           18883 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18914500           18899 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18915500           18900 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18918500           18903 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18921500           18906 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104ff360  PA:104ff364
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ff360  PA:104ff368
+            18932500           18917 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ff360  PA:104ff36c
+            18933500           18918 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18934500           18919 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ff360  PA:104ff364
+            18959500           18944 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18960500           18945 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18961500           18946 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18962500           18947 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18963500           18948 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19015500           19000 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19016500           19001 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19023500           19008 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19024500           19009 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19025500           19010 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ff360  PA:104ff370
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104ff3e8  x8:104ff3e4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104ff3e4  PA:104ff3e4
+            19403500           19388 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104ff364  x2:104ff360
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ff378 x11:104ff364  PA:104ff374
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff364  PA:104ff370
+            19531500           19516 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19532500           19517 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19566500           19551 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19567500           19552 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19568500           19553 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19569500           19554 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19572500           19557 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff364  PA:104ff370
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104ff378  PA:104ff378
+            19745500           19730 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19746500           19731 1c001a5e 00168693 addi             x13, x13, 1         x13=104ff379 x13:104ff378
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104ff379  PA:104ff379
+            19766500           19751 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19767500           19752 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104ff364  x2:104ff360
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104ff340  x2:104ff360
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ff3e4  x2:104ff340  PA:104ff358
+            19817500           19802 1c001a66 01062783 lw               x15, 16(x12)        x15=104ff378 x12:104ff364  PA:104ff374
+            19818500           19803 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ff364  PA:104ff368
+            19819500           19804 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104ff340  PA:104ff354
+            19820500           19805 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ff340  PA:104ff350
+            19821500           19806 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ff340  PA:104ff34c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ff340  PA:104ff35c
+            19840500           19825 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ff340  PA:104ff348
+            19841500           19826 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19842500           19827 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19843500           19828 1c001a78 00c004b3 add              x9, x0, x12          x9=104ff364 x12:104ff364
+            19844500           19829 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104ff379 x15:104ff378  PA:104ff378
+            19846500           19831 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ff364  PA:104ff36c
+            19866500           19851 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19869500           19854 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ff364  PA:104ff36c
+            19959500           19944 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            19981500           19966 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19982500           19967 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ff378  x9:104ff364  PA:104ff374
+            20025500           20010 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104ff379 x20:104ff378  PA:104ff378
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a1040a0
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ff37a x20:104ff379  PA:104ff379
+            20102500           20087 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20103500           20088 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20105500           20090 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20106500           20091 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ff340  PA:104ff35c
+            20127500           20112 1c001b02 01812403 lw               x8, 24(x2)           x8=104ff3e4  x2:104ff340  PA:104ff358
+            20128500           20113 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104ff340  PA:104ff354
+            20129500           20114 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ff340  PA:104ff350
+            20130500           20115 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ff340  PA:104ff34c
+            20131500           20116 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ff340  PA:104ff348
+            20132500           20117 1c001b0c 02010113 addi             x2, x2, 32           x2=104ff360  x2:104ff340
+            20133500           20118 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104ff3e8 x24:104ff3e8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20182500           20167 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20183500           20168 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20186500           20171 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20187500           20172 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20188500           20173 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20190500           20175 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20191500           20176 1c001778 fddff06f jal              x0, -36            
+            20193500           20178 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20194500           20179 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20195500           20180 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20196500           20181 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20197500           20182 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20198500           20183 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20199500           20184 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20200500           20185 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20201500           20186 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20202500           20187 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040a0
+            20206500           20191 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20207500           20192 1c001bca 16a0006f jal              x0, 362            
+            20209500           20194 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20210500           20195 1c001d36 e69ff06f jal              x0, -408           
+            20213500           20198 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20231500           20216 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20232500           20217 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20235500           20220 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20236500           20221 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20237500           20222 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20239500           20224 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20240500           20225 1c001778 fddff06f jal              x0, -36            
+            20242500           20227 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20243500           20228 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20244500           20229 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20245500           20230 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20246500           20231 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20247500           20232 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20248500           20233 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20249500           20234 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20250500           20235 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20251500           20236 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a0
+            20255500           20240 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20256500           20241 1c001bca 16a0006f jal              x0, 362            
+            20258500           20243 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20259500           20244 1c001d36 e69ff06f jal              x0, -408           
+            20262500           20247 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20279500           20264 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20280500           20265 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20283500           20268 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20286500           20271 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104ff360  PA:104ff364
+            20287500           20272 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ff360  PA:104ff368
+            20288500           20273 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ff360  PA:104ff36c
+            20289500           20274 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20290500           20275 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20291500           20276 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20292500           20277 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ff360  PA:104ff364
+            20293500           20278 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20294500           20279 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20295500           20280 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20296500           20281 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20297500           20282 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20298500           20283 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20299500           20284 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20300500           20285 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20317500           20302 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20318500           20303 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20321500           20306 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20322500           20307 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20323500           20308 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20326500           20311 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20329500           20314 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20332500           20317 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20335500           20320 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20336500           20321 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20337500           20322 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20338500           20323 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20341500           20326 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20342500           20327 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20345500           20330 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20346500           20331 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20349500           20334 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20351500           20336 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20354500           20339 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20355500           20340 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20358500           20343 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20359500           20344 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20360500           20345 1c001f42 e09ff06f jal              x0, -504           
+            20362500           20347 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20363500           20348 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ff360  PA:104ff370
+            20364500           20349 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20367500           20352 1c001e34 00440c13 addi             x24, x8, 4          x24=104ff3ec  x8:104ff3e8
+            20368500           20353 1c001e38 00042503 lw               x10, 0(x8)          x10=00000004  x8:104ff3e8  PA:104ff3e8
+            20369500           20354 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20372500           20357 1c001e54 00055863 bge              x10, x0, 16         x10:00000004
+            20375500           20360 1c001e64 00410593 addi             x11, x2, 4          x11=104ff364  x2:104ff360
+            20376500           20361 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20378500           20363 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ff378 x11:104ff364  PA:104ff374
+            20379500           20364 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff364  PA:104ff370
+            20380500           20365 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20381500           20366 1c001a04 02f55633 divu             x12, x10, x15       x12=00000004 x10:00000004 x15:00000001
+            20415500           20400 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000004 x14:0000000a
+            20416500           20401 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20417500           20402 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20418500           20403 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20421500           20406 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff364  PA:104ff370
+            20422500           20407 1c001a20 02f55833 divu             x16, x10, x15       x16=00000004 x10:00000004 x15:00000001
+            20456500           20441 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000004 x15:00000001
+            20490500           20475 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20521500           20506 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20522500           20507 1c001a2e 01004663 blt              x0, x16, 12         x16:00000004
+            20525500           20510 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20527500           20512 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000004
+            20530500           20515 1c001a56 01070733 add              x14, x14, x16       x14=00000034 x14:00000030 x16:00000004
+            20531500           20516 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000034 x13:104ff378  PA:104ff378
+            20532500           20517 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20533500           20518 1c001a5e 00168693 addi             x13, x13, 1         x13=104ff379 x13:104ff378
+            20534500           20519 1c001a60 fb1ff06f jal              x0, -80            
+            20536500           20521 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20537500           20522 1c001a12 00068023 sb               x0, 0(x13)          x13:104ff379  PA:104ff379
+            20538500           20523 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20540500           20525 1c001e68 f17ff06f jal              x0, -234           
+            20542500           20527 1c001d7e 00410613 addi             x12, x2, 4          x12=104ff364  x2:104ff360
+            20543500           20528 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20544500           20529 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20545500           20530 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20547500           20532 1c001a62 fe010113 addi             x2, x2, -32          x2=104ff340  x2:104ff360
+            20548500           20533 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ff3e8  x2:104ff340  PA:104ff358
+            20549500           20534 1c001a66 01062783 lw               x15, 16(x12)        x15=104ff378 x12:104ff364  PA:104ff374
+            20550500           20535 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ff364  PA:104ff368
+            20551500           20536 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104ff340  PA:104ff354
+            20552500           20537 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ff340  PA:104ff350
+            20553500           20538 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ff340  PA:104ff34c
+            20554500           20539 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ff340  PA:104ff35c
+            20555500           20540 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ff340  PA:104ff348
+            20556500           20541 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20557500           20542 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20558500           20543 1c001a78 00c004b3 add              x9, x0, x12          x9=104ff364 x12:104ff364
+            20559500           20544 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000034 x15=104ff379 x15:104ff378  PA:104ff378
+            20561500           20546 1c001a7e 00070363 beq              x14, x0, 6          x14:00000034
+            20562500           20547 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20563500           20548 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ff364  PA:104ff36c
+            20565500           20550 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20568500           20553 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20570500           20555 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20571500           20556 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20574500           20559 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20575500           20560 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20576500           20561 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20579500           20564 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20580500           20565 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20581500           20566 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20582500           20567 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20583500           20568 1c001b36 f71ff06f jal              x0, -144           
+            20585500           20570 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ff364  PA:104ff36c
+            20587500           20572 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20590500           20575 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20592500           20577 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20593500           20578 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20596500           20581 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20597500           20582 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20598500           20583 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20599500           20584 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20600500           20585 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ff378  x9:104ff364  PA:104ff374
+            20602500           20587 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000034 x20=104ff379 x20:104ff378  PA:104ff378
+            20604500           20589 1c001af0 06059763 bne              x11, x0, 110        x11:00000034
+            20607500           20592 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20608500           20593 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20610500           20595 1c001776 00b00533 add              x10, x0, x11        x10=00000034 x11:00000034
+            20611500           20596 1c001778 fddff06f jal              x0, -36            
+            20613500           20598 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20614500           20599 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20615500           20600 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20616500           20601 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20617500           20602 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20618500           20603 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20619500           20604 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20620500           20605 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20621500           20606 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20622500           20607 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000034 x14:1a104000  PA:1a1040a0
+            20626500           20611 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20627500           20612 1c001b62 f8bff06f jal              x0, -118           
+            20629500           20614 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ff37a x20:104ff379  PA:104ff379
+            20631500           20616 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20632500           20617 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff364  PA:104ff364
+            20634500           20619 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20635500           20620 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20638500           20623 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ff340  PA:104ff35c
+            20639500           20624 1c001b02 01812403 lw               x8, 24(x2)           x8=104ff3e8  x2:104ff340  PA:104ff358
+            20640500           20625 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104ff340  PA:104ff354
+            20641500           20626 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ff340  PA:104ff350
+            20642500           20627 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ff340  PA:104ff34c
+            20643500           20628 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ff340  PA:104ff348
+            20644500           20629 1c001b0c 02010113 addi             x2, x2, 32           x2=104ff360  x2:104ff340
+            20645500           20630 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20647500           20632 1c001d86 01800433 add              x8, x0, x24          x8=104ff3ec x24:104ff3ec
+            20648500           20633 1c001d88 fadff06f jal              x0, -84            
+            20650500           20635 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20651500           20636 1c001d36 e69ff06f jal              x0, -408           
+            20654500           20639 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20676500           20661 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20677500           20662 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20680500           20665 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20681500           20666 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20682500           20667 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20684500           20669 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20685500           20670 1c001778 fddff06f jal              x0, -36            
+            20687500           20672 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20688500           20673 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20689500           20674 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20690500           20675 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20691500           20676 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20692500           20677 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20693500           20678 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20694500           20679 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20695500           20680 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20696500           20681 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1040a0
+            20700500           20685 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20701500           20686 1c001bca 16a0006f jal              x0, 362            
+            20703500           20688 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20704500           20689 1c001d36 e69ff06f jal              x0, -408           
+            20707500           20692 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20723500           20708 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20724500           20709 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20727500           20712 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20728500           20713 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20729500           20714 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20731500           20716 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20732500           20717 1c001778 fddff06f jal              x0, -36            
+            20734500           20719 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20735500           20720 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20736500           20721 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20737500           20722 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20738500           20723 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20739500           20724 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20740500           20725 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20741500           20726 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20742500           20727 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20743500           20728 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1040a0
+            20747500           20732 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20748500           20733 1c001bca 16a0006f jal              x0, 362            
+            20750500           20735 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20751500           20736 1c001d36 e69ff06f jal              x0, -408           
+            20754500           20739 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20768500           20753 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20769500           20754 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20772500           20757 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20773500           20758 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20774500           20759 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20776500           20761 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20777500           20762 1c001778 fddff06f jal              x0, -36            
+            20779500           20764 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20780500           20765 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000024
+            20781500           20766 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20782500           20767 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000120 x15:00000024
+            20783500           20768 1c001762 00279793 slli             x15, x15, 0x2       x15=00000090 x15:00000024
+            20784500           20769 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000120
+            20785500           20770 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000090 x13:00001f80
+            20786500           20771 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a0 x15:00000080 x14:00000020
+            20787500           20772 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20788500           20773 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1040a0
+            20792500           20777 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20793500           20778 1c001bca 16a0006f jal              x0, 362            
+            20795500           20780 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20796500           20781 1c001d36 e69ff06f jal              x0, -408           
+            20799500           20784 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20816500           20801 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20817500           20802 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20818500           20803 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104ff360  PA:104ff3bc
+            20819500           20804 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104ff360  PA:104ff3b8
+            20820500           20805 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104ff360  PA:104ff3b4
+            20821500           20806 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104ff360  PA:104ff3b0
+            20822500           20807 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000004  x2:104ff360  PA:104ff3ac
+            20823500           20808 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104ff360  PA:104ff3a8
+            20824500           20809 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104ff360  PA:104ff3a4
+            20825500           20810 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104ff360  PA:104ff3a0
+            20826500           20811 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104ff360  PA:104ff39c
+            20827500           20812 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104ff360  PA:104ff398
+            20828500           20813 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104ff360  PA:104ff394
+            20829500           20814 1c001bbe 06010113 addi             x2, x2, 96           x2=104ff3c0  x2:104ff360
+            20830500           20815 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20832500           20817 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104ff3c0  PA:104ff3dc
+            20834500           20819 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20835500           20820 1c001838 04010113 addi             x2, x2, 64           x2=104ff400  x2:104ff3c0
+            20836500           20821 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20838500           20823 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_5.log b/sw/scripts/tracevis/example/traces/trace_core_01_5.log
new file mode 100644
index 0000000..0c637e1
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_5.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000025
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000005 x10:00000025
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000025
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000005
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000005
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000025
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000005 x19:00000025
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00001400 x19:00000005 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104ff800 x10:00001400  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000025
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000025
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000005 x12:00000025
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104ff7c0  x2:104ff800
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104ff7c0  PA:104ff7e4
+            17984500           17969 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17985500           17970 1c001818 02c12423 sw               x12, 40(x2)         x12:00000005  x2:104ff7c0  PA:104ff7e8
+            17986500           17971 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104ff7c0  PA:104ff7ec
+            17987500           17972 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17988500           17973 1c00181e 02410693 addi             x13, x2, 36         x13=104ff7e4  x2:104ff7c0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104ff7c0  PA:104ff7dc
+            18006500           17991 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104ff7c0  PA:104ff7f0
+            18007500           17992 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104ff7c0  PA:104ff7f4
+            18008500           17993 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104ff7c0  PA:104ff7f8
+            18009500           17994 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104ff7c0  PA:104ff7fc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104ff7e4  x2:104ff7c0  PA:104ff7cc
+            18025500           18010 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104ff760  x2:104ff7c0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104ff778  x2:104ff760
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104ff760  PA:104ff7b8
+            18049500           18034 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104ff760  PA:104ff7b0
+            18050500           18035 1c001b78 05312623 sw               x19, 76(x2)         x19:00000005  x2:104ff760  PA:104ff7ac
+            18051500           18036 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104ff760  PA:104ff7a8
+            18052500           18037 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104ff760  PA:104ff7a4
+            18053500           18038 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104ff760  PA:104ff7a0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104ff760  PA:104ff79c
+            18072500           18057 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104ff760  PA:104ff7bc
+            18073500           18058 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104ff760  PA:104ff7b4
+            18074500           18059 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104ff760  PA:104ff798
+            18075500           18060 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104ff760  PA:104ff794
+            18076500           18061 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18077500           18062 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18078500           18063 1c001b8e 00d00433 add              x8, x0, x13          x8=104ff7e4 x13:104ff7e4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104ff778  x2:104ff760  PA:104ff774
+            18094500           18079 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18095500           18080 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18096500           18081 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18097500           18082 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18133500           18118 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18134500           18119 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1040a8
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18259500           18244 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18260500           18245 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18263500           18248 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18264500           18249 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18265500           18250 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18267500           18252 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18268500           18253 1c001778 fddff06f jal              x0, -36            
+            18270500           18255 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18271500           18256 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18272500           18257 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18273500           18258 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18274500           18259 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18275500           18260 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18276500           18261 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18277500           18262 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18278500           18263 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18279500           18264 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040a8
+            18283500           18268 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18284500           18269 1c001bca 16a0006f jal              x0, 362            
+            18286500           18271 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18287500           18272 1c001d36 e69ff06f jal              x0, -408           
+            18290500           18275 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18309500           18294 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18310500           18295 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18313500           18298 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18314500           18299 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18315500           18300 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18317500           18302 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18318500           18303 1c001778 fddff06f jal              x0, -36            
+            18320500           18305 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18321500           18306 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18322500           18307 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18323500           18308 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18324500           18309 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18325500           18310 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18326500           18311 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18327500           18312 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18328500           18313 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18329500           18314 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1040a8
+            18333500           18318 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18334500           18319 1c001bca 16a0006f jal              x0, 362            
+            18336500           18321 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18337500           18322 1c001d36 e69ff06f jal              x0, -408           
+            18340500           18325 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18359500           18344 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18360500           18345 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18363500           18348 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18364500           18349 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18365500           18350 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18367500           18352 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18368500           18353 1c001778 fddff06f jal              x0, -36            
+            18370500           18355 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18371500           18356 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18372500           18357 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18373500           18358 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18374500           18359 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18375500           18360 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18376500           18361 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18377500           18362 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18378500           18363 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18379500           18364 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040a8
+            18383500           18368 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18384500           18369 1c001bca 16a0006f jal              x0, 362            
+            18386500           18371 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18387500           18372 1c001d36 e69ff06f jal              x0, -408           
+            18390500           18375 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18404500           18389 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18405500           18390 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18408500           18393 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18409500           18394 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18410500           18395 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18412500           18397 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18413500           18398 1c001778 fddff06f jal              x0, -36            
+            18415500           18400 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18416500           18401 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18417500           18402 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18418500           18403 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18419500           18404 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18420500           18405 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18421500           18406 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18422500           18407 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18423500           18408 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18424500           18409 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a8
+            18428500           18413 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18429500           18414 1c001bca 16a0006f jal              x0, 362            
+            18431500           18416 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18432500           18417 1c001d36 e69ff06f jal              x0, -408           
+            18435500           18420 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18449500           18434 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18450500           18435 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18453500           18438 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18454500           18439 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18455500           18440 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18457500           18442 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18458500           18443 1c001778 fddff06f jal              x0, -36            
+            18460500           18445 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18461500           18446 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18462500           18447 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18463500           18448 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18464500           18449 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18465500           18450 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18466500           18451 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18467500           18452 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18468500           18453 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18469500           18454 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1040a8
+            18473500           18458 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18474500           18459 1c001bca 16a0006f jal              x0, 362            
+            18476500           18461 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18477500           18462 1c001d36 e69ff06f jal              x0, -408           
+            18480500           18465 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18494500           18479 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18495500           18480 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18498500           18483 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18499500           18484 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18500500           18485 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18502500           18487 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18503500           18488 1c001778 fddff06f jal              x0, -36            
+            18505500           18490 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18506500           18491 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18507500           18492 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18508500           18493 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18509500           18494 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18510500           18495 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18511500           18496 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18512500           18497 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18513500           18498 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18514500           18499 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1040a8
+            18518500           18503 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18519500           18504 1c001bca 16a0006f jal              x0, 362            
+            18521500           18506 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18522500           18507 1c001d36 e69ff06f jal              x0, -408           
+            18525500           18510 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18539500           18524 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18540500           18525 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18543500           18528 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18544500           18529 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18545500           18530 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18547500           18532 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18548500           18533 1c001778 fddff06f jal              x0, -36            
+            18550500           18535 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18551500           18536 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18552500           18537 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18553500           18538 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18554500           18539 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18555500           18540 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18556500           18541 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18557500           18542 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18558500           18543 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18559500           18544 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1040a8
+            18563500           18548 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18564500           18549 1c001bca 16a0006f jal              x0, 362            
+            18566500           18551 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18567500           18552 1c001d36 e69ff06f jal              x0, -408           
+            18570500           18555 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18584500           18569 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18585500           18570 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18588500           18573 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18589500           18574 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18590500           18575 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18592500           18577 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18593500           18578 1c001778 fddff06f jal              x0, -36            
+            18595500           18580 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18596500           18581 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18597500           18582 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18598500           18583 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18599500           18584 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18600500           18585 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18601500           18586 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18602500           18587 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18603500           18588 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18604500           18589 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a8
+            18608500           18593 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18609500           18594 1c001bca 16a0006f jal              x0, 362            
+            18611500           18596 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18612500           18597 1c001d36 e69ff06f jal              x0, -408           
+            18615500           18600 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18629500           18614 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18630500           18615 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18633500           18618 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18634500           18619 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18635500           18620 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18637500           18622 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18638500           18623 1c001778 fddff06f jal              x0, -36            
+            18640500           18625 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18641500           18626 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18642500           18627 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18643500           18628 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18644500           18629 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18645500           18630 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18646500           18631 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18647500           18632 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18648500           18633 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18649500           18634 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1040a8
+            18653500           18638 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18654500           18639 1c001bca 16a0006f jal              x0, 362            
+            18656500           18641 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18657500           18642 1c001d36 e69ff06f jal              x0, -408           
+            18660500           18645 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18680500           18665 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18681500           18666 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18684500           18669 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18685500           18670 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18686500           18671 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18688500           18673 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18689500           18674 1c001778 fddff06f jal              x0, -36            
+            18691500           18676 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18692500           18677 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18693500           18678 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18694500           18679 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18695500           18680 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18696500           18681 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18697500           18682 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18698500           18683 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18699500           18684 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18700500           18685 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1040a8
+            18704500           18689 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18705500           18690 1c001bca 16a0006f jal              x0, 362            
+            18707500           18692 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18708500           18693 1c001d36 e69ff06f jal              x0, -408           
+            18711500           18696 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18726500           18711 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18727500           18712 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18730500           18715 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18731500           18716 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18732500           18717 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18734500           18719 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18735500           18720 1c001778 fddff06f jal              x0, -36            
+            18737500           18722 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18738500           18723 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18739500           18724 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18740500           18725 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18741500           18726 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18742500           18727 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18743500           18728 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18744500           18729 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18745500           18730 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18746500           18731 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1040a8
+            18750500           18735 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18751500           18736 1c001bca 16a0006f jal              x0, 362            
+            18753500           18738 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18754500           18739 1c001d36 e69ff06f jal              x0, -408           
+            18757500           18742 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18775500           18760 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18776500           18761 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18779500           18764 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18780500           18765 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18781500           18766 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18783500           18768 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18784500           18769 1c001778 fddff06f jal              x0, -36            
+            18786500           18771 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18787500           18772 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18788500           18773 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18789500           18774 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18790500           18775 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18791500           18776 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18792500           18777 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18793500           18778 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18794500           18779 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18795500           18780 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040a8
+            18799500           18784 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18800500           18785 1c001bca 16a0006f jal              x0, 362            
+            18802500           18787 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18803500           18788 1c001d36 e69ff06f jal              x0, -408           
+            18806500           18791 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18820500           18805 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18821500           18806 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18824500           18809 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18825500           18810 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18826500           18811 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18828500           18813 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18829500           18814 1c001778 fddff06f jal              x0, -36            
+            18831500           18816 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18832500           18817 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18833500           18818 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18834500           18819 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18835500           18820 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18836500           18821 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18837500           18822 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18838500           18823 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18839500           18824 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18840500           18825 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a8
+            18844500           18829 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18845500           18830 1c001bca 16a0006f jal              x0, 362            
+            18847500           18832 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18848500           18833 1c001d36 e69ff06f jal              x0, -408           
+            18851500           18836 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18868500           18853 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18869500           18854 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18872500           18857 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18873500           18858 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18874500           18859 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18876500           18861 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18877500           18862 1c001778 fddff06f jal              x0, -36            
+            18879500           18864 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18880500           18865 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            18881500           18866 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18882500           18867 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            18883500           18868 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            18884500           18869 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            18885500           18870 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            18886500           18871 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            18887500           18872 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18888500           18873 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1040a8
+            18892500           18877 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18893500           18878 1c001bca 16a0006f jal              x0, 362            
+            18895500           18880 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18896500           18881 1c001d36 e69ff06f jal              x0, -408           
+            18899500           18884 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18916500           18901 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18917500           18902 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18920500           18905 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18923500           18908 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104ff760  PA:104ff764
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ff760  PA:104ff768
+            18933500           18918 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ff760  PA:104ff76c
+            18934500           18919 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18935500           18920 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ff760  PA:104ff764
+            18960500           18945 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18961500           18946 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18962500           18947 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18963500           18948 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18964500           18949 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19001500           18986 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19002500           18987 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ff760  PA:104ff770
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104ff7e8  x8:104ff7e4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104ff7e4  PA:104ff7e4
+            19404500           19389 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104ff764  x2:104ff760
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ff778 x11:104ff764  PA:104ff774
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff764  PA:104ff770
+            19532500           19517 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19533500           19518 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19567500           19552 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19568500           19553 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19569500           19554 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19570500           19555 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19573500           19558 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff764  PA:104ff770
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104ff778  PA:104ff778
+            19746500           19731 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19747500           19732 1c001a5e 00168693 addi             x13, x13, 1         x13=104ff779 x13:104ff778
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104ff779  PA:104ff779
+            19767500           19752 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19768500           19753 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104ff764  x2:104ff760
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104ff740  x2:104ff760
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ff7e4  x2:104ff740  PA:104ff758
+            19818500           19803 1c001a66 01062783 lw               x15, 16(x12)        x15=104ff778 x12:104ff764  PA:104ff774
+            19819500           19804 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ff764  PA:104ff768
+            19820500           19805 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104ff740  PA:104ff754
+            19821500           19806 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ff740  PA:104ff750
+            19822500           19807 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ff740  PA:104ff74c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ff740  PA:104ff75c
+            19841500           19826 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ff740  PA:104ff748
+            19842500           19827 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19843500           19828 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19844500           19829 1c001a78 00c004b3 add              x9, x0, x12          x9=104ff764 x12:104ff764
+            19845500           19830 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104ff779 x15:104ff778  PA:104ff778
+            19847500           19832 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ff764  PA:104ff76c
+            19867500           19852 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19870500           19855 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ff764  PA:104ff76c
+            19960500           19945 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            19982500           19967 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19983500           19968 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ff778  x9:104ff764  PA:104ff774
+            20026500           20011 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104ff779 x20:104ff778  PA:104ff778
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a1040a8
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ff77a x20:104ff779  PA:104ff779
+            20103500           20088 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20104500           20089 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20106500           20091 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20107500           20092 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ff740  PA:104ff75c
+            20128500           20113 1c001b02 01812403 lw               x8, 24(x2)           x8=104ff7e4  x2:104ff740  PA:104ff758
+            20129500           20114 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104ff740  PA:104ff754
+            20130500           20115 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ff740  PA:104ff750
+            20131500           20116 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ff740  PA:104ff74c
+            20132500           20117 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ff740  PA:104ff748
+            20133500           20118 1c001b0c 02010113 addi             x2, x2, 32           x2=104ff760  x2:104ff740
+            20134500           20119 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104ff7e8 x24:104ff7e8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20184500           20169 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20185500           20170 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20188500           20173 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20189500           20174 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20190500           20175 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20192500           20177 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20193500           20178 1c001778 fddff06f jal              x0, -36            
+            20195500           20180 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20196500           20181 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20197500           20182 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20198500           20183 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20199500           20184 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20200500           20185 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20201500           20186 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20202500           20187 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20203500           20188 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20204500           20189 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040a8
+            20208500           20193 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20209500           20194 1c001bca 16a0006f jal              x0, 362            
+            20211500           20196 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20212500           20197 1c001d36 e69ff06f jal              x0, -408           
+            20215500           20200 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20232500           20217 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20233500           20218 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20236500           20221 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20237500           20222 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20238500           20223 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20240500           20225 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20241500           20226 1c001778 fddff06f jal              x0, -36            
+            20243500           20228 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20244500           20229 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20245500           20230 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20246500           20231 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20247500           20232 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20248500           20233 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20249500           20234 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20250500           20235 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20251500           20236 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20252500           20237 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040a8
+            20256500           20241 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20257500           20242 1c001bca 16a0006f jal              x0, 362            
+            20259500           20244 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20260500           20245 1c001d36 e69ff06f jal              x0, -408           
+            20263500           20248 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20281500           20266 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20282500           20267 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20285500           20270 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20288500           20273 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104ff760  PA:104ff764
+            20289500           20274 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ff760  PA:104ff768
+            20290500           20275 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ff760  PA:104ff76c
+            20291500           20276 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20292500           20277 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20293500           20278 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20294500           20279 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ff760  PA:104ff764
+            20296500           20281 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20297500           20282 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20298500           20283 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20299500           20284 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20300500           20285 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20301500           20286 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20302500           20287 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20303500           20288 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20319500           20304 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20320500           20305 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20323500           20308 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20324500           20309 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20325500           20310 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20328500           20313 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20331500           20316 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20334500           20319 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20337500           20322 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20338500           20323 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20339500           20324 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20340500           20325 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20343500           20328 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20344500           20329 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20347500           20332 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20348500           20333 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20351500           20336 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20353500           20338 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20356500           20341 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20357500           20342 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20360500           20345 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20361500           20346 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20362500           20347 1c001f42 e09ff06f jal              x0, -504           
+            20364500           20349 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20365500           20350 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ff760  PA:104ff770
+            20366500           20351 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20369500           20354 1c001e34 00440c13 addi             x24, x8, 4          x24=104ff7ec  x8:104ff7e8
+            20370500           20355 1c001e38 00042503 lw               x10, 0(x8)          x10=00000005  x8:104ff7e8  PA:104ff7e8
+            20371500           20356 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20374500           20359 1c001e54 00055863 bge              x10, x0, 16         x10:00000005
+            20377500           20362 1c001e64 00410593 addi             x11, x2, 4          x11=104ff764  x2:104ff760
+            20378500           20363 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20380500           20365 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ff778 x11:104ff764  PA:104ff774
+            20381500           20366 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff764  PA:104ff770
+            20382500           20367 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20383500           20368 1c001a04 02f55633 divu             x12, x10, x15       x12=00000005 x10:00000005 x15:00000001
+            20417500           20402 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000005 x14:0000000a
+            20418500           20403 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20419500           20404 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20420500           20405 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20423500           20408 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ff764  PA:104ff770
+            20424500           20409 1c001a20 02f55833 divu             x16, x10, x15       x16=00000005 x10:00000005 x15:00000001
+            20458500           20443 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000005 x15:00000001
+            20492500           20477 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20523500           20508 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20524500           20509 1c001a2e 01004663 blt              x0, x16, 12         x16:00000005
+            20527500           20512 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20529500           20514 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000005
+            20532500           20517 1c001a56 01070733 add              x14, x14, x16       x14=00000035 x14:00000030 x16:00000005
+            20533500           20518 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000035 x13:104ff778  PA:104ff778
+            20536500           20521 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20537500           20522 1c001a5e 00168693 addi             x13, x13, 1         x13=104ff779 x13:104ff778
+            20538500           20523 1c001a60 fb1ff06f jal              x0, -80            
+            20540500           20525 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20541500           20526 1c001a12 00068023 sb               x0, 0(x13)          x13:104ff779  PA:104ff779
+            20542500           20527 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20544500           20529 1c001e68 f17ff06f jal              x0, -234           
+            20546500           20531 1c001d7e 00410613 addi             x12, x2, 4          x12=104ff764  x2:104ff760
+            20547500           20532 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20548500           20533 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20549500           20534 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20551500           20536 1c001a62 fe010113 addi             x2, x2, -32          x2=104ff740  x2:104ff760
+            20552500           20537 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ff7e8  x2:104ff740  PA:104ff758
+            20553500           20538 1c001a66 01062783 lw               x15, 16(x12)        x15=104ff778 x12:104ff764  PA:104ff774
+            20554500           20539 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ff764  PA:104ff768
+            20555500           20540 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104ff740  PA:104ff754
+            20556500           20541 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ff740  PA:104ff750
+            20557500           20542 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ff740  PA:104ff74c
+            20558500           20543 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ff740  PA:104ff75c
+            20559500           20544 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ff740  PA:104ff748
+            20560500           20545 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20561500           20546 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20562500           20547 1c001a78 00c004b3 add              x9, x0, x12          x9=104ff764 x12:104ff764
+            20563500           20548 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000035 x15=104ff779 x15:104ff778  PA:104ff778
+            20565500           20550 1c001a7e 00070363 beq              x14, x0, 6          x14:00000035
+            20566500           20551 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20567500           20552 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ff764  PA:104ff76c
+            20569500           20554 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20572500           20557 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20574500           20559 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20575500           20560 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20578500           20563 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20579500           20564 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20580500           20565 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20583500           20568 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20584500           20569 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20585500           20570 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20586500           20571 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20587500           20572 1c001b36 f71ff06f jal              x0, -144           
+            20589500           20574 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ff764  PA:104ff76c
+            20591500           20576 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20594500           20579 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20596500           20581 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20597500           20582 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20600500           20585 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20601500           20586 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20602500           20587 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20603500           20588 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20604500           20589 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ff778  x9:104ff764  PA:104ff774
+            20606500           20591 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000035 x20=104ff779 x20:104ff778  PA:104ff778
+            20608500           20593 1c001af0 06059763 bne              x11, x0, 110        x11:00000035
+            20611500           20596 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20612500           20597 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20614500           20599 1c001776 00b00533 add              x10, x0, x11        x10=00000035 x11:00000035
+            20615500           20600 1c001778 fddff06f jal              x0, -36            
+            20617500           20602 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20618500           20603 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20619500           20604 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20620500           20605 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20621500           20606 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20622500           20607 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20623500           20608 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20624500           20609 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20625500           20610 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20626500           20611 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000035 x14:1a104000  PA:1a1040a8
+            20630500           20615 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20631500           20616 1c001b62 f8bff06f jal              x0, -118           
+            20633500           20618 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ff77a x20:104ff779  PA:104ff779
+            20635500           20620 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20636500           20621 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ff764  PA:104ff764
+            20638500           20623 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20639500           20624 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20642500           20627 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ff740  PA:104ff75c
+            20643500           20628 1c001b02 01812403 lw               x8, 24(x2)           x8=104ff7e8  x2:104ff740  PA:104ff758
+            20644500           20629 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104ff740  PA:104ff754
+            20645500           20630 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ff740  PA:104ff750
+            20646500           20631 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ff740  PA:104ff74c
+            20647500           20632 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ff740  PA:104ff748
+            20648500           20633 1c001b0c 02010113 addi             x2, x2, 32           x2=104ff760  x2:104ff740
+            20649500           20634 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20651500           20636 1c001d86 01800433 add              x8, x0, x24          x8=104ff7ec x24:104ff7ec
+            20652500           20637 1c001d88 fadff06f jal              x0, -84            
+            20654500           20639 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20655500           20640 1c001d36 e69ff06f jal              x0, -408           
+            20658500           20643 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20682500           20667 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20683500           20668 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20686500           20671 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20687500           20672 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20688500           20673 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20690500           20675 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20691500           20676 1c001778 fddff06f jal              x0, -36            
+            20693500           20678 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20694500           20679 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20695500           20680 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20696500           20681 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20697500           20682 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20698500           20683 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20699500           20684 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20700500           20685 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20701500           20686 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20702500           20687 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1040a8
+            20706500           20691 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20707500           20692 1c001bca 16a0006f jal              x0, 362            
+            20709500           20694 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20710500           20695 1c001d36 e69ff06f jal              x0, -408           
+            20713500           20698 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20729500           20714 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20730500           20715 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20733500           20718 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20734500           20719 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20735500           20720 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20737500           20722 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20738500           20723 1c001778 fddff06f jal              x0, -36            
+            20740500           20725 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20741500           20726 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20742500           20727 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20743500           20728 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20744500           20729 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20745500           20730 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20746500           20731 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20747500           20732 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20748500           20733 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20749500           20734 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1040a8
+            20753500           20738 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20754500           20739 1c001bca 16a0006f jal              x0, 362            
+            20756500           20741 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20757500           20742 1c001d36 e69ff06f jal              x0, -408           
+            20760500           20745 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20775500           20760 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20776500           20761 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20779500           20764 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20780500           20765 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20781500           20766 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20783500           20768 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20784500           20769 1c001778 fddff06f jal              x0, -36            
+            20786500           20771 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20787500           20772 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000025
+            20788500           20773 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20789500           20774 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000128 x15:00000025
+            20790500           20775 1c001762 00279793 slli             x15, x15, 0x2       x15=00000094 x15:00000025
+            20791500           20776 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000128
+            20792500           20777 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000094 x13:00001f80
+            20793500           20778 1c00176a 00e787b3 add              x15, x15, x14       x15=000000a8 x15:00000080 x14:00000028
+            20794500           20779 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20795500           20780 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1040a8
+            20799500           20784 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20800500           20785 1c001bca 16a0006f jal              x0, 362            
+            20802500           20787 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20803500           20788 1c001d36 e69ff06f jal              x0, -408           
+            20806500           20791 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20822500           20807 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20823500           20808 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20824500           20809 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104ff760  PA:104ff7bc
+            20825500           20810 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104ff760  PA:104ff7b8
+            20826500           20811 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104ff760  PA:104ff7b4
+            20827500           20812 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104ff760  PA:104ff7b0
+            20828500           20813 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000005  x2:104ff760  PA:104ff7ac
+            20829500           20814 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104ff760  PA:104ff7a8
+            20830500           20815 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104ff760  PA:104ff7a4
+            20831500           20816 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104ff760  PA:104ff7a0
+            20832500           20817 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104ff760  PA:104ff79c
+            20833500           20818 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104ff760  PA:104ff798
+            20834500           20819 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104ff760  PA:104ff794
+            20835500           20820 1c001bbe 06010113 addi             x2, x2, 96           x2=104ff7c0  x2:104ff760
+            20836500           20821 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20838500           20823 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104ff7c0  PA:104ff7dc
+            20839500           20824 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20840500           20825 1c001838 04010113 addi             x2, x2, 64           x2=104ff800  x2:104ff7c0
+            20841500           20826 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20843500           20828 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_6.log b/sw/scripts/tracevis/example/traces/trace_core_01_6.log
new file mode 100644
index 0000000..05121da
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_6.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000026
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000006 x10:00000026
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000026
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000006
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000006
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000026
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000006 x19:00000026
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00001800 x19:00000006 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=104ffc00 x10:00001800  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000026
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000026
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000006 x12:00000026
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104ffbc0  x2:104ffc00
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104ffbc0  PA:104ffbe4
+            17987500           17972 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17988500           17973 1c001818 02c12423 sw               x12, 40(x2)         x12:00000006  x2:104ffbc0  PA:104ffbe8
+            17989500           17974 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104ffbc0  PA:104ffbec
+            17990500           17975 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17991500           17976 1c00181e 02410693 addi             x13, x2, 36         x13=104ffbe4  x2:104ffbc0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104ffbc0  PA:104ffbdc
+            18011500           17996 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104ffbc0  PA:104ffbf0
+            18012500           17997 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104ffbc0  PA:104ffbf4
+            18013500           17998 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104ffbc0  PA:104ffbf8
+            18014500           17999 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104ffbc0  PA:104ffbfc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104ffbe4  x2:104ffbc0  PA:104ffbcc
+            18031500           18016 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104ffb60  x2:104ffbc0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104ffb78  x2:104ffb60
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104ffb60  PA:104ffbb8
+            18050500           18035 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104ffb60  PA:104ffbb0
+            18051500           18036 1c001b78 05312623 sw               x19, 76(x2)         x19:00000006  x2:104ffb60  PA:104ffbac
+            18052500           18037 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104ffb60  PA:104ffba8
+            18053500           18038 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104ffb60  PA:104ffba4
+            18054500           18039 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104ffb60  PA:104ffba0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104ffb60  PA:104ffb9c
+            18067500           18052 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104ffb60  PA:104ffbbc
+            18068500           18053 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104ffb60  PA:104ffbb4
+            18069500           18054 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104ffb60  PA:104ffb98
+            18070500           18055 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104ffb60  PA:104ffb94
+            18071500           18056 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18072500           18057 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18073500           18058 1c001b8e 00d00433 add              x8, x0, x13          x8=104ffbe4 x13:104ffbe4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104ffb78  x2:104ffb60  PA:104ffb74
+            18095500           18080 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18096500           18081 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18097500           18082 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18098500           18083 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18136500           18121 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18137500           18122 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18145500           18130 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18146500           18131 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18147500           18132 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1040b0
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18263500           18248 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18264500           18249 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18267500           18252 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18268500           18253 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18269500           18254 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18271500           18256 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18272500           18257 1c001778 fddff06f jal              x0, -36            
+            18274500           18259 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18275500           18260 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18276500           18261 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18277500           18262 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18278500           18263 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18279500           18264 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18280500           18265 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18281500           18266 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18282500           18267 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18283500           18268 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040b0
+            18287500           18272 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18288500           18273 1c001bca 16a0006f jal              x0, 362            
+            18290500           18275 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18291500           18276 1c001d36 e69ff06f jal              x0, -408           
+            18294500           18279 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18311500           18296 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18312500           18297 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18315500           18300 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18316500           18301 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18317500           18302 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18319500           18304 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18320500           18305 1c001778 fddff06f jal              x0, -36            
+            18322500           18307 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18323500           18308 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18324500           18309 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18325500           18310 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18326500           18311 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18327500           18312 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18328500           18313 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18329500           18314 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18330500           18315 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18331500           18316 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1040b0
+            18335500           18320 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18336500           18321 1c001bca 16a0006f jal              x0, 362            
+            18338500           18323 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18339500           18324 1c001d36 e69ff06f jal              x0, -408           
+            18342500           18327 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18361500           18346 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18362500           18347 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18365500           18350 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18366500           18351 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18367500           18352 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18369500           18354 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18370500           18355 1c001778 fddff06f jal              x0, -36            
+            18372500           18357 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18373500           18358 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18374500           18359 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18375500           18360 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18376500           18361 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18377500           18362 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18378500           18363 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18379500           18364 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18380500           18365 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18381500           18366 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040b0
+            18385500           18370 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18386500           18371 1c001bca 16a0006f jal              x0, 362            
+            18388500           18373 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18389500           18374 1c001d36 e69ff06f jal              x0, -408           
+            18392500           18377 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18406500           18391 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18407500           18392 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18410500           18395 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18411500           18396 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18412500           18397 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18414500           18399 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18415500           18400 1c001778 fddff06f jal              x0, -36            
+            18417500           18402 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18418500           18403 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18419500           18404 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18420500           18405 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18421500           18406 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18422500           18407 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18423500           18408 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18424500           18409 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18425500           18410 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18426500           18411 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b0
+            18430500           18415 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18431500           18416 1c001bca 16a0006f jal              x0, 362            
+            18433500           18418 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18434500           18419 1c001d36 e69ff06f jal              x0, -408           
+            18437500           18422 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18451500           18436 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18452500           18437 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18455500           18440 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18456500           18441 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18457500           18442 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18459500           18444 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18460500           18445 1c001778 fddff06f jal              x0, -36            
+            18462500           18447 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18463500           18448 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18464500           18449 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18465500           18450 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18466500           18451 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18467500           18452 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18468500           18453 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18469500           18454 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18470500           18455 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18471500           18456 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1040b0
+            18475500           18460 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18476500           18461 1c001bca 16a0006f jal              x0, 362            
+            18478500           18463 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18479500           18464 1c001d36 e69ff06f jal              x0, -408           
+            18482500           18467 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18497500           18482 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18498500           18483 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18501500           18486 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18502500           18487 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18503500           18488 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18505500           18490 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18506500           18491 1c001778 fddff06f jal              x0, -36            
+            18508500           18493 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18509500           18494 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18510500           18495 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18511500           18496 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18512500           18497 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18513500           18498 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18514500           18499 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18515500           18500 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18516500           18501 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18517500           18502 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1040b0
+            18521500           18506 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18522500           18507 1c001bca 16a0006f jal              x0, 362            
+            18524500           18509 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18525500           18510 1c001d36 e69ff06f jal              x0, -408           
+            18528500           18513 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18542500           18527 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18543500           18528 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18546500           18531 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18547500           18532 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18548500           18533 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18550500           18535 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18551500           18536 1c001778 fddff06f jal              x0, -36            
+            18553500           18538 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18554500           18539 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18555500           18540 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18556500           18541 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18557500           18542 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18558500           18543 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18559500           18544 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18560500           18545 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18561500           18546 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18562500           18547 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1040b0
+            18566500           18551 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18567500           18552 1c001bca 16a0006f jal              x0, 362            
+            18569500           18554 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18570500           18555 1c001d36 e69ff06f jal              x0, -408           
+            18573500           18558 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18588500           18573 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18589500           18574 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18592500           18577 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18593500           18578 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18594500           18579 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18596500           18581 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18597500           18582 1c001778 fddff06f jal              x0, -36            
+            18599500           18584 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18600500           18585 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18601500           18586 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18602500           18587 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18603500           18588 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18604500           18589 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18605500           18590 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18606500           18591 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18607500           18592 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18608500           18593 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b0
+            18612500           18597 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18613500           18598 1c001bca 16a0006f jal              x0, 362            
+            18615500           18600 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18616500           18601 1c001d36 e69ff06f jal              x0, -408           
+            18619500           18604 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18634500           18619 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18635500           18620 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18638500           18623 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18639500           18624 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18640500           18625 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18642500           18627 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18643500           18628 1c001778 fddff06f jal              x0, -36            
+            18645500           18630 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18646500           18631 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18647500           18632 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18648500           18633 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18649500           18634 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18650500           18635 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18651500           18636 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18652500           18637 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18653500           18638 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18654500           18639 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1040b0
+            18658500           18643 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18659500           18644 1c001bca 16a0006f jal              x0, 362            
+            18661500           18646 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18662500           18647 1c001d36 e69ff06f jal              x0, -408           
+            18665500           18650 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18681500           18666 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18682500           18667 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18685500           18670 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18686500           18671 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18687500           18672 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18689500           18674 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18690500           18675 1c001778 fddff06f jal              x0, -36            
+            18692500           18677 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18693500           18678 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18694500           18679 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18695500           18680 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18696500           18681 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18697500           18682 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18698500           18683 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18699500           18684 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18700500           18685 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18701500           18686 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1040b0
+            18705500           18690 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18706500           18691 1c001bca 16a0006f jal              x0, 362            
+            18708500           18693 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18709500           18694 1c001d36 e69ff06f jal              x0, -408           
+            18712500           18697 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18728500           18713 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18729500           18714 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18732500           18717 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18733500           18718 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18734500           18719 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18736500           18721 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18737500           18722 1c001778 fddff06f jal              x0, -36            
+            18739500           18724 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18740500           18725 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18741500           18726 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18742500           18727 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18743500           18728 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18744500           18729 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18745500           18730 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18746500           18731 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18747500           18732 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18748500           18733 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1040b0
+            18752500           18737 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18753500           18738 1c001bca 16a0006f jal              x0, 362            
+            18755500           18740 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18756500           18741 1c001d36 e69ff06f jal              x0, -408           
+            18759500           18744 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18777500           18762 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18778500           18763 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18781500           18766 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18782500           18767 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18783500           18768 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18785500           18770 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18786500           18771 1c001778 fddff06f jal              x0, -36            
+            18788500           18773 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18789500           18774 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18790500           18775 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18791500           18776 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18792500           18777 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18793500           18778 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18794500           18779 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18795500           18780 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18796500           18781 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18797500           18782 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040b0
+            18801500           18786 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18802500           18787 1c001bca 16a0006f jal              x0, 362            
+            18804500           18789 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18805500           18790 1c001d36 e69ff06f jal              x0, -408           
+            18808500           18793 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18823500           18808 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18824500           18809 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18827500           18812 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18828500           18813 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18829500           18814 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18831500           18816 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18832500           18817 1c001778 fddff06f jal              x0, -36            
+            18834500           18819 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18835500           18820 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18836500           18821 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18837500           18822 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18838500           18823 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18839500           18824 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18840500           18825 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18841500           18826 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18842500           18827 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18843500           18828 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b0
+            18847500           18832 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18848500           18833 1c001bca 16a0006f jal              x0, 362            
+            18850500           18835 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18851500           18836 1c001d36 e69ff06f jal              x0, -408           
+            18854500           18839 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18872500           18857 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18873500           18858 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18876500           18861 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18877500           18862 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18878500           18863 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18880500           18865 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18881500           18866 1c001778 fddff06f jal              x0, -36            
+            18883500           18868 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18884500           18869 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            18885500           18870 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18886500           18871 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            18887500           18872 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            18888500           18873 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            18889500           18874 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            18890500           18875 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            18891500           18876 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18892500           18877 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1040b0
+            18896500           18881 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18897500           18882 1c001bca 16a0006f jal              x0, 362            
+            18899500           18884 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18900500           18885 1c001d36 e69ff06f jal              x0, -408           
+            18903500           18888 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18917500           18902 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18918500           18903 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18921500           18906 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18924500           18909 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104ffb60  PA:104ffb64
+            18929500           18914 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ffb60  PA:104ffb68
+            18935500           18920 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ffb60  PA:104ffb6c
+            18936500           18921 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18937500           18922 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ffb60  PA:104ffb64
+            18958500           18943 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18959500           18944 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18960500           18945 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18961500           18946 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18962500           18947 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19005500           18990 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19006500           18991 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ffb60  PA:104ffb70
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104ffbe8  x8:104ffbe4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104ffbe4  PA:104ffbe4
+            19405500           19390 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104ffb64  x2:104ffb60
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ffb78 x11:104ffb64  PA:104ffb74
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ffb64  PA:104ffb70
+            19533500           19518 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19534500           19519 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19568500           19553 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19569500           19554 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19570500           19555 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19571500           19556 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19574500           19559 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ffb64  PA:104ffb70
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104ffb78  PA:104ffb78
+            19747500           19732 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19748500           19733 1c001a5e 00168693 addi             x13, x13, 1         x13=104ffb79 x13:104ffb78
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104ffb79  PA:104ffb79
+            19768500           19753 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19769500           19754 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104ffb64  x2:104ffb60
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104ffb40  x2:104ffb60
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ffbe4  x2:104ffb40  PA:104ffb58
+            19819500           19804 1c001a66 01062783 lw               x15, 16(x12)        x15=104ffb78 x12:104ffb64  PA:104ffb74
+            19820500           19805 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ffb64  PA:104ffb68
+            19821500           19806 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104ffb40  PA:104ffb54
+            19822500           19807 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ffb40  PA:104ffb50
+            19823500           19808 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ffb40  PA:104ffb4c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ffb40  PA:104ffb5c
+            19842500           19827 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ffb40  PA:104ffb48
+            19843500           19828 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19844500           19829 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19845500           19830 1c001a78 00c004b3 add              x9, x0, x12          x9=104ffb64 x12:104ffb64
+            19846500           19831 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104ffb79 x15:104ffb78  PA:104ffb78
+            19848500           19833 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ffb64  PA:104ffb6c
+            19868500           19853 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19871500           19856 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ffb64  PA:104ffb6c
+            19963500           19948 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            19983500           19968 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19984500           19969 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ffb78  x9:104ffb64  PA:104ffb74
+            20027500           20012 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104ffb79 x20:104ffb78  PA:104ffb78
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a1040b0
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ffb7a x20:104ffb79  PA:104ffb79
+            20106500           20091 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20107500           20092 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20109500           20094 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20110500           20095 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ffb40  PA:104ffb5c
+            20129500           20114 1c001b02 01812403 lw               x8, 24(x2)           x8=104ffbe4  x2:104ffb40  PA:104ffb58
+            20130500           20115 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104ffb40  PA:104ffb54
+            20131500           20116 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ffb40  PA:104ffb50
+            20132500           20117 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ffb40  PA:104ffb4c
+            20133500           20118 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ffb40  PA:104ffb48
+            20134500           20119 1c001b0c 02010113 addi             x2, x2, 32           x2=104ffb60  x2:104ffb40
+            20135500           20120 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104ffbe8 x24:104ffbe8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20186500           20171 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20187500           20172 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20190500           20175 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20191500           20176 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20192500           20177 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20194500           20179 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20195500           20180 1c001778 fddff06f jal              x0, -36            
+            20197500           20182 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20198500           20183 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20199500           20184 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20200500           20185 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20201500           20186 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20202500           20187 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20203500           20188 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20204500           20189 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20205500           20190 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20206500           20191 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040b0
+            20210500           20195 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20211500           20196 1c001bca 16a0006f jal              x0, 362            
+            20213500           20198 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20214500           20199 1c001d36 e69ff06f jal              x0, -408           
+            20217500           20202 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20234500           20219 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20235500           20220 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20238500           20223 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20239500           20224 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20240500           20225 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20242500           20227 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20243500           20228 1c001778 fddff06f jal              x0, -36            
+            20245500           20230 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20246500           20231 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20247500           20232 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20248500           20233 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20249500           20234 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20250500           20235 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20251500           20236 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20252500           20237 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20253500           20238 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20254500           20239 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b0
+            20258500           20243 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20259500           20244 1c001bca 16a0006f jal              x0, 362            
+            20261500           20246 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20262500           20247 1c001d36 e69ff06f jal              x0, -408           
+            20265500           20250 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20283500           20268 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20284500           20269 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20287500           20272 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20290500           20275 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104ffb60  PA:104ffb64
+            20292500           20277 1c001bd0 00012423 sw               x0, 8(x2)            x2:104ffb60  PA:104ffb68
+            20293500           20278 1c001bd2 00010623 sb               x0, 12(x2)           x2:104ffb60  PA:104ffb6c
+            20294500           20279 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20295500           20280 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20296500           20281 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20297500           20282 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104ffb60  PA:104ffb64
+            20298500           20283 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20299500           20284 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20300500           20285 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20301500           20286 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20302500           20287 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20303500           20288 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20304500           20289 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20305500           20290 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20320500           20305 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20321500           20306 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20324500           20309 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20325500           20310 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20326500           20311 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20329500           20314 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20332500           20317 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20335500           20320 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20338500           20323 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20339500           20324 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20340500           20325 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20341500           20326 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20344500           20329 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20345500           20330 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20348500           20333 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20349500           20334 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20352500           20337 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20357500           20342 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20358500           20343 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20361500           20346 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20362500           20347 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20363500           20348 1c001f42 e09ff06f jal              x0, -504           
+            20365500           20350 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20366500           20351 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104ffb60  PA:104ffb70
+            20367500           20352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20370500           20355 1c001e34 00440c13 addi             x24, x8, 4          x24=104ffbec  x8:104ffbe8
+            20371500           20356 1c001e38 00042503 lw               x10, 0(x8)          x10=00000006  x8:104ffbe8  PA:104ffbe8
+            20372500           20357 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20375500           20360 1c001e54 00055863 bge              x10, x0, 16         x10:00000006
+            20378500           20363 1c001e64 00410593 addi             x11, x2, 4          x11=104ffb64  x2:104ffb60
+            20379500           20364 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20381500           20366 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104ffb78 x11:104ffb64  PA:104ffb74
+            20382500           20367 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ffb64  PA:104ffb70
+            20383500           20368 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20384500           20369 1c001a04 02f55633 divu             x12, x10, x15       x12=00000006 x10:00000006 x15:00000001
+            20418500           20403 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000006 x14:0000000a
+            20419500           20404 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20420500           20405 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20421500           20406 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20424500           20409 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104ffb64  PA:104ffb70
+            20425500           20410 1c001a20 02f55833 divu             x16, x10, x15       x16=00000006 x10:00000006 x15:00000001
+            20459500           20444 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000006 x15:00000001
+            20493500           20478 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20524500           20509 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20525500           20510 1c001a2e 01004663 blt              x0, x16, 12         x16:00000006
+            20528500           20513 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20530500           20515 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000006
+            20533500           20518 1c001a56 01070733 add              x14, x14, x16       x14=00000036 x14:00000030 x16:00000006
+            20534500           20519 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000036 x13:104ffb78  PA:104ffb78
+            20535500           20520 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20536500           20521 1c001a5e 00168693 addi             x13, x13, 1         x13=104ffb79 x13:104ffb78
+            20537500           20522 1c001a60 fb1ff06f jal              x0, -80            
+            20539500           20524 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20540500           20525 1c001a12 00068023 sb               x0, 0(x13)          x13:104ffb79  PA:104ffb79
+            20541500           20526 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20543500           20528 1c001e68 f17ff06f jal              x0, -234           
+            20545500           20530 1c001d7e 00410613 addi             x12, x2, 4          x12=104ffb64  x2:104ffb60
+            20546500           20531 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20547500           20532 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20548500           20533 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20550500           20535 1c001a62 fe010113 addi             x2, x2, -32          x2=104ffb40  x2:104ffb60
+            20551500           20536 1c001a64 00812c23 sw               x8, 24(x2)           x8:104ffbe8  x2:104ffb40  PA:104ffb58
+            20552500           20537 1c001a66 01062783 lw               x15, 16(x12)        x15=104ffb78 x12:104ffb64  PA:104ffb74
+            20553500           20538 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104ffb64  PA:104ffb68
+            20554500           20539 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104ffb40  PA:104ffb54
+            20555500           20540 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104ffb40  PA:104ffb50
+            20556500           20541 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104ffb40  PA:104ffb4c
+            20557500           20542 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104ffb40  PA:104ffb5c
+            20558500           20543 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104ffb40  PA:104ffb48
+            20559500           20544 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20560500           20545 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20561500           20546 1c001a78 00c004b3 add              x9, x0, x12          x9=104ffb64 x12:104ffb64
+            20562500           20547 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000036 x15=104ffb79 x15:104ffb78  PA:104ffb78
+            20564500           20549 1c001a7e 00070363 beq              x14, x0, 6          x14:00000036
+            20565500           20550 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20566500           20551 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104ffb64  PA:104ffb6c
+            20568500           20553 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20571500           20556 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20573500           20558 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20574500           20559 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20577500           20562 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20578500           20563 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20579500           20564 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20582500           20567 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20583500           20568 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20584500           20569 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20585500           20570 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20586500           20571 1c001b36 f71ff06f jal              x0, -144           
+            20588500           20573 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104ffb64  PA:104ffb6c
+            20590500           20575 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20593500           20578 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20595500           20580 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20596500           20581 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20599500           20584 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20600500           20585 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20601500           20586 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20602500           20587 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20603500           20588 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104ffb78  x9:104ffb64  PA:104ffb74
+            20605500           20590 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000036 x20=104ffb79 x20:104ffb78  PA:104ffb78
+            20607500           20592 1c001af0 06059763 bne              x11, x0, 110        x11:00000036
+            20610500           20595 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20611500           20596 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20613500           20598 1c001776 00b00533 add              x10, x0, x11        x10=00000036 x11:00000036
+            20614500           20599 1c001778 fddff06f jal              x0, -36            
+            20616500           20601 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20617500           20602 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20618500           20603 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20619500           20604 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20620500           20605 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20621500           20606 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20622500           20607 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20623500           20608 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20624500           20609 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20625500           20610 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000036 x14:1a104000  PA:1a1040b0
+            20629500           20614 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20630500           20615 1c001b62 f8bff06f jal              x0, -118           
+            20632500           20617 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104ffb7a x20:104ffb79  PA:104ffb79
+            20634500           20619 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20635500           20620 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104ffb64  PA:104ffb64
+            20637500           20622 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20638500           20623 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20641500           20626 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104ffb40  PA:104ffb5c
+            20642500           20627 1c001b02 01812403 lw               x8, 24(x2)           x8=104ffbe8  x2:104ffb40  PA:104ffb58
+            20643500           20628 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104ffb40  PA:104ffb54
+            20644500           20629 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104ffb40  PA:104ffb50
+            20645500           20630 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104ffb40  PA:104ffb4c
+            20646500           20631 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104ffb40  PA:104ffb48
+            20647500           20632 1c001b0c 02010113 addi             x2, x2, 32           x2=104ffb60  x2:104ffb40
+            20648500           20633 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20650500           20635 1c001d86 01800433 add              x8, x0, x24          x8=104ffbec x24:104ffbec
+            20651500           20636 1c001d88 fadff06f jal              x0, -84            
+            20653500           20638 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20654500           20639 1c001d36 e69ff06f jal              x0, -408           
+            20657500           20642 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20680500           20665 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20681500           20666 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20684500           20669 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20685500           20670 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20686500           20671 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20688500           20673 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20689500           20674 1c001778 fddff06f jal              x0, -36            
+            20691500           20676 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20692500           20677 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20693500           20678 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20694500           20679 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20695500           20680 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20696500           20681 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20697500           20682 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20698500           20683 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20699500           20684 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20700500           20685 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1040b0
+            20704500           20689 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20705500           20690 1c001bca 16a0006f jal              x0, 362            
+            20707500           20692 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20708500           20693 1c001d36 e69ff06f jal              x0, -408           
+            20711500           20696 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20727500           20712 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20728500           20713 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20731500           20716 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20732500           20717 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20733500           20718 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20735500           20720 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20736500           20721 1c001778 fddff06f jal              x0, -36            
+            20738500           20723 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20739500           20724 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20740500           20725 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20741500           20726 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20742500           20727 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20743500           20728 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20744500           20729 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20745500           20730 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20746500           20731 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20747500           20732 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1040b0
+            20751500           20736 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20752500           20737 1c001bca 16a0006f jal              x0, 362            
+            20754500           20739 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20755500           20740 1c001d36 e69ff06f jal              x0, -408           
+            20758500           20743 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20773500           20758 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20774500           20759 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20777500           20762 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20778500           20763 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20779500           20764 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20781500           20766 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20782500           20767 1c001778 fddff06f jal              x0, -36            
+            20784500           20769 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20785500           20770 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000026
+            20786500           20771 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20787500           20772 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000130 x15:00000026
+            20788500           20773 1c001762 00279793 slli             x15, x15, 0x2       x15=00000098 x15:00000026
+            20789500           20774 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000130
+            20790500           20775 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:00000098 x13:00001f80
+            20791500           20776 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b0 x15:00000080 x14:00000030
+            20792500           20777 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20793500           20778 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1040b0
+            20797500           20782 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20798500           20783 1c001bca 16a0006f jal              x0, 362            
+            20800500           20785 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20801500           20786 1c001d36 e69ff06f jal              x0, -408           
+            20804500           20789 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20818500           20803 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20819500           20804 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20820500           20805 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104ffb60  PA:104ffbbc
+            20821500           20806 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104ffb60  PA:104ffbb8
+            20822500           20807 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104ffb60  PA:104ffbb4
+            20823500           20808 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104ffb60  PA:104ffbb0
+            20824500           20809 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000006  x2:104ffb60  PA:104ffbac
+            20825500           20810 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104ffb60  PA:104ffba8
+            20826500           20811 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104ffb60  PA:104ffba4
+            20827500           20812 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104ffb60  PA:104ffba0
+            20828500           20813 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104ffb60  PA:104ffb9c
+            20831500           20816 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104ffb60  PA:104ffb98
+            20832500           20817 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104ffb60  PA:104ffb94
+            20833500           20818 1c001bbe 06010113 addi             x2, x2, 96           x2=104ffbc0  x2:104ffb60
+            20834500           20819 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20836500           20821 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104ffbc0  PA:104ffbdc
+            20837500           20822 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20838500           20823 1c001838 04010113 addi             x2, x2, 64           x2=104ffc00  x2:104ffbc0
+            20839500           20824 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20841500           20826 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_01_7.log b/sw/scripts/tracevis/example/traces/trace_core_01_7.log
new file mode 100644
index 0000000..4eb4dde
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_01_7.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            12603500           12588 1c000080 0180006f jal              x0, 24             
+            12621500           12606 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000027
+            12622500           12607 1c00009c 01f57593 andi             x11, x10, 31        x11=00000007 x10:00000027
+            12639500           12624 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000001 x10:00000027
+            12640500           12625 1c0000a2 00058463 beq              x11, x0, 8          x11:00000007
+            12641500           12626 1c0000a6 05a0206f jal              x0, 8282           
+            12659500           12644 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            12660500           12645 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            12661500           12646 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            12662500           12647 1c00210c 0e059163 bne              x11, x0, 226        x11:00000007
+            12714500           12699 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            12715500           12700 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000027
+            12716500           12701 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000007 x19:00000027
+            12717500           12702 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            12734500           12719 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            12735500           12720 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            12736500           12721 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            12737500           12722 1c00220a 0060006f jal              x0, 6              
+            12757500           12742 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            17807500           17792 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            17825500           17810 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            17826500           17811 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            17844500           17829 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            17845500           17830 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            17847500           17832 1c00222c 08096283 p.elw            x5, 128(x18)         x5=104fe400 x18:1b204000  PA:1b204080
+            17871500           17856 1c002230 02a98533 mul              x10, x19, x10       x10=00001c00 x19:00000007 x10:00000400
+            17872500           17857 1c002234 00550133 add              x2, x10, x5          x2=10500000 x10:00001c00  x5:104fe400
+            17873500           17858 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            17875500           17860 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            17911500           17896 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            17919500           17904 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            17920500           17905 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            17921500           17906 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            17922500           17907 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            17940500           17925 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000027
+            17957500           17942 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            17958500           17943 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000001 x12:00000027
+            17959500           17944 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000001 x11:00000001
+            17960500           17945 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000007 x12:00000027
+            17961500           17946 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            17962500           17947 1c0009d4 63d0006f jal              x0, 3644           
+            17980500           17965 1c001810 fc010113 addi             x2, x2, -64          x2=104fffc0  x2:10500000
+            17981500           17966 1c001812 02b12223 sw               x11, 36(x2)         x11:00000001  x2:104fffc0  PA:104fffe4
+            17988500           17973 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            17989500           17974 1c001818 02c12423 sw               x12, 40(x2)         x12:00000007  x2:104fffc0  PA:104fffe8
+            17990500           17975 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:104fffc0  PA:104fffec
+            17991500           17976 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            17992500           17977 1c00181e 02410693 addi             x13, x2, 36         x13=104fffe4  x2:104fffc0
+            18002500           17987 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18003500           17988 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18004500           17989 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:104fffc0  PA:104fffdc
+            18010500           17995 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:104fffc0  PA:104ffff0
+            18011500           17996 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:104fffc0  PA:104ffff4
+            18012500           17997 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:104fffc0  PA:104ffff8
+            18013500           17998 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:104fffc0  PA:104ffffc
+            18024500           18009 1c001830 00d12623 sw               x13, 12(x2)         x13:104fffe4  x2:104fffc0  PA:104fffcc
+            18029500           18014 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18043500           18028 1c001b70 fa010113 addi             x2, x2, -96          x2=104fff60  x2:104fffc0
+            18044500           18029 1c001b72 01810793 addi             x15, x2, 24         x15=104fff78  x2:104fff60
+            18045500           18030 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:104fff60  PA:104fffb8
+            18051500           18036 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:104fff60  PA:104fffb0
+            18052500           18037 1c001b78 05312623 sw               x19, 76(x2)         x19:00000007  x2:104fff60  PA:104fffac
+            18053500           18038 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:104fff60  PA:104fffa8
+            18054500           18039 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:104fff60  PA:104fffa4
+            18055500           18040 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:104fff60  PA:104fffa0
+            18066500           18051 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:104fff60  PA:104fff9c
+            18068500           18053 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:104fff60  PA:104fffbc
+            18069500           18054 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:104fff60  PA:104fffb4
+            18070500           18055 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:104fff60  PA:104fff98
+            18071500           18056 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:104fff60  PA:104fff94
+            18072500           18057 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18073500           18058 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18074500           18059 1c001b8e 00d00433 add              x8, x0, x13          x8=104fffe4 x13:104fffe4
+            18089500           18074 1c001b90 00f12a23 sw               x15, 20(x2)         x15:104fff78  x2:104fff60  PA:104fff74
+            18096500           18081 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18097500           18082 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18098500           18083 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18099500           18084 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18110500           18095 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18138500           18123 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18139500           18124 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18146500           18131 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18147500           18132 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18148500           18133 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18165500           18150 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18166500           18151 1c001778 fddff06f jal              x0, -36            
+            18184500           18169 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18185500           18170 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18186500           18171 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18203500           18188 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18204500           18189 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18205500           18190 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18206500           18191 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18207500           18192 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18208500           18193 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18209500           18194 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1040b8
+            18213500           18198 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18214500           18199 1c001bca 16a0006f jal              x0, 362            
+            18232500           18217 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18233500           18218 1c001d36 e69ff06f jal              x0, -408           
+            18236500           18221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18265500           18250 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18266500           18251 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18269500           18254 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18270500           18255 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18271500           18256 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18273500           18258 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18274500           18259 1c001778 fddff06f jal              x0, -36            
+            18276500           18261 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18277500           18262 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18278500           18263 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18279500           18264 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18280500           18265 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18281500           18266 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18282500           18267 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18283500           18268 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18284500           18269 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18285500           18270 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040b8
+            18289500           18274 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18290500           18275 1c001bca 16a0006f jal              x0, 362            
+            18292500           18277 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18293500           18278 1c001d36 e69ff06f jal              x0, -408           
+            18296500           18281 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18313500           18298 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18314500           18299 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18317500           18302 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18318500           18303 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18319500           18304 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18321500           18306 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18322500           18307 1c001778 fddff06f jal              x0, -36            
+            18324500           18309 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18325500           18310 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18326500           18311 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18327500           18312 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18328500           18313 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18329500           18314 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18330500           18315 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18331500           18316 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18332500           18317 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18333500           18318 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1040b8
+            18337500           18322 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18338500           18323 1c001bca 16a0006f jal              x0, 362            
+            18340500           18325 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18341500           18326 1c001d36 e69ff06f jal              x0, -408           
+            18344500           18329 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18363500           18348 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18364500           18349 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18367500           18352 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18368500           18353 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18369500           18354 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18371500           18356 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18372500           18357 1c001778 fddff06f jal              x0, -36            
+            18374500           18359 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18375500           18360 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18376500           18361 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18377500           18362 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18378500           18363 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18379500           18364 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18380500           18365 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18381500           18366 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18382500           18367 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18383500           18368 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040b8
+            18387500           18372 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18388500           18373 1c001bca 16a0006f jal              x0, 362            
+            18390500           18375 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18391500           18376 1c001d36 e69ff06f jal              x0, -408           
+            18394500           18379 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18408500           18393 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18409500           18394 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18412500           18397 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18413500           18398 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18414500           18399 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18416500           18401 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18417500           18402 1c001778 fddff06f jal              x0, -36            
+            18419500           18404 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18420500           18405 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18421500           18406 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18422500           18407 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18423500           18408 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18424500           18409 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18425500           18410 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18426500           18411 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18427500           18412 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18428500           18413 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b8
+            18432500           18417 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18433500           18418 1c001bca 16a0006f jal              x0, 362            
+            18435500           18420 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18436500           18421 1c001d36 e69ff06f jal              x0, -408           
+            18439500           18424 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18454500           18439 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18455500           18440 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18458500           18443 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18459500           18444 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18460500           18445 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18462500           18447 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18463500           18448 1c001778 fddff06f jal              x0, -36            
+            18465500           18450 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18466500           18451 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18467500           18452 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18468500           18453 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18469500           18454 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18470500           18455 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18471500           18456 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18472500           18457 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18473500           18458 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18474500           18459 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1040b8
+            18478500           18463 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18479500           18464 1c001bca 16a0006f jal              x0, 362            
+            18481500           18466 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            18482500           18467 1c001d36 e69ff06f jal              x0, -408           
+            18485500           18470 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            18500500           18485 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            18501500           18486 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            18504500           18489 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            18505500           18490 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18506500           18491 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18508500           18493 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            18509500           18494 1c001778 fddff06f jal              x0, -36            
+            18511500           18496 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18512500           18497 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18513500           18498 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18514500           18499 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18515500           18500 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18516500           18501 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18517500           18502 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18518500           18503 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18519500           18504 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18520500           18505 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1040b8
+            18524500           18509 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18525500           18510 1c001bca 16a0006f jal              x0, 362            
+            18527500           18512 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            18528500           18513 1c001d36 e69ff06f jal              x0, -408           
+            18531500           18516 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            18548500           18533 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            18549500           18534 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            18552500           18537 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            18553500           18538 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18554500           18539 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18556500           18541 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            18557500           18542 1c001778 fddff06f jal              x0, -36            
+            18559500           18544 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18560500           18545 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18561500           18546 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18562500           18547 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18563500           18548 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18564500           18549 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18565500           18550 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18566500           18551 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18567500           18552 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18568500           18553 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1040b8
+            18572500           18557 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18573500           18558 1c001bca 16a0006f jal              x0, 362            
+            18575500           18560 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            18576500           18561 1c001d36 e69ff06f jal              x0, -408           
+            18579500           18564 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            18594500           18579 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            18595500           18580 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18598500           18583 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18599500           18584 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18600500           18585 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18602500           18587 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18603500           18588 1c001778 fddff06f jal              x0, -36            
+            18605500           18590 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18606500           18591 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18607500           18592 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18608500           18593 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18609500           18594 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18610500           18595 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18611500           18596 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18612500           18597 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18613500           18598 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18614500           18599 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b8
+            18618500           18603 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18619500           18604 1c001bca 16a0006f jal              x0, 362            
+            18621500           18606 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            18622500           18607 1c001d36 e69ff06f jal              x0, -408           
+            18625500           18610 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            18640500           18625 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            18641500           18626 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            18644500           18629 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            18645500           18630 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18646500           18631 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18648500           18633 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            18649500           18634 1c001778 fddff06f jal              x0, -36            
+            18651500           18636 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18652500           18637 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18653500           18638 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18654500           18639 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18655500           18640 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18656500           18641 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18657500           18642 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18658500           18643 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18659500           18644 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18660500           18645 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1040b8
+            18664500           18649 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18665500           18650 1c001bca 16a0006f jal              x0, 362            
+            18667500           18652 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            18668500           18653 1c001d36 e69ff06f jal              x0, -408           
+            18671500           18656 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            18686500           18671 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            18687500           18672 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            18690500           18675 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            18691500           18676 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18692500           18677 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18694500           18679 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            18695500           18680 1c001778 fddff06f jal              x0, -36            
+            18697500           18682 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18698500           18683 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18699500           18684 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18700500           18685 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18701500           18686 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18702500           18687 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18703500           18688 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18704500           18689 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18705500           18690 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18706500           18691 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1040b8
+            18710500           18695 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18711500           18696 1c001bca 16a0006f jal              x0, 362            
+            18713500           18698 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            18714500           18699 1c001d36 e69ff06f jal              x0, -408           
+            18717500           18702 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            18732500           18717 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            18733500           18718 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            18736500           18721 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            18737500           18722 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18738500           18723 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18740500           18725 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            18741500           18726 1c001778 fddff06f jal              x0, -36            
+            18743500           18728 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18744500           18729 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18745500           18730 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18746500           18731 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18747500           18732 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18748500           18733 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18749500           18734 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18750500           18735 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18751500           18736 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18752500           18737 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1040b8
+            18756500           18741 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18757500           18742 1c001bca 16a0006f jal              x0, 362            
+            18759500           18744 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            18760500           18745 1c001d36 e69ff06f jal              x0, -408           
+            18763500           18748 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            18779500           18764 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            18780500           18765 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18783500           18768 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18784500           18769 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18785500           18770 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18787500           18772 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18788500           18773 1c001778 fddff06f jal              x0, -36            
+            18790500           18775 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18791500           18776 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18792500           18777 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18793500           18778 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18794500           18779 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18795500           18780 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18796500           18781 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18797500           18782 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18798500           18783 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18799500           18784 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1040b8
+            18803500           18788 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18804500           18789 1c001bca 16a0006f jal              x0, 362            
+            18806500           18791 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            18807500           18792 1c001d36 e69ff06f jal              x0, -408           
+            18810500           18795 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            18827500           18812 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            18828500           18813 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18831500           18816 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18832500           18817 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18833500           18818 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18835500           18820 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18836500           18821 1c001778 fddff06f jal              x0, -36            
+            18838500           18823 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18839500           18824 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18840500           18825 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18841500           18826 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18842500           18827 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18843500           18828 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18844500           18829 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18845500           18830 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18846500           18831 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18847500           18832 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b8
+            18851500           18836 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18852500           18837 1c001bca 16a0006f jal              x0, 362            
+            18854500           18839 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            18855500           18840 1c001d36 e69ff06f jal              x0, -408           
+            18858500           18843 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            18874500           18859 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            18875500           18860 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            18878500           18863 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            18879500           18864 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18880500           18865 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18882500           18867 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            18883500           18868 1c001778 fddff06f jal              x0, -36            
+            18885500           18870 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18886500           18871 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            18887500           18872 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18888500           18873 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            18889500           18874 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            18890500           18875 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            18891500           18876 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            18892500           18877 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            18893500           18878 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18894500           18879 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1040b8
+            18898500           18883 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18899500           18884 1c001bca 16a0006f jal              x0, 362            
+            18901500           18886 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            18902500           18887 1c001d36 e69ff06f jal              x0, -408           
+            18905500           18890 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            18920500           18905 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            18921500           18906 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            18924500           18909 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            18927500           18912 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:104fff60  PA:104fff64
+            18948500           18933 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fff60  PA:104fff68
+            18949500           18934 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fff60  PA:104fff6c
+            18950500           18935 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            18951500           18936 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            18952500           18937 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            18953500           18938 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fff60  PA:104fff64
+            18954500           18939 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            18955500           18940 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            18956500           18941 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            18957500           18942 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            18958500           18943 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            18974500           18959 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            18975500           18960 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            18976500           18961 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19007500           18992 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19008500           18993 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19021500           19006 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19022500           19007 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19023500           19008 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19043500           19028 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19066500           19051 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19069500           19054 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19088500           19073 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19105500           19090 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19106500           19091 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19107500           19092 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19128500           19113 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19145500           19130 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19165500           19150 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19166500           19151 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19214500           19199 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19242500           19227 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19261500           19246 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19262500           19247 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19304500           19289 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19322500           19307 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19323500           19308 1c001f42 e09ff06f jal              x0, -504           
+            19345500           19330 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19346500           19331 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fff60  PA:104fff70
+            19367500           19352 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19397500           19382 1c001e34 00440c13 addi             x24, x8, 4          x24=104fffe8  x8:104fffe4
+            19398500           19383 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:104fffe4  PA:104fffe4
+            19402500           19387 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19453500           19438 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            19477500           19462 1c001e64 00410593 addi             x11, x2, 4          x11=104fff64  x2:104fff60
+            19478500           19463 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            19507500           19492 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fff78 x11:104fff64  PA:104fff74
+            19527500           19512 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fff64  PA:104fff70
+            19534500           19519 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            19535500           19520 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            19569500           19554 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            19570500           19555 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            19571500           19556 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            19572500           19557 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            19575500           19560 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fff64  PA:104fff70
+            19594500           19579 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            19628500           19613 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            19662500           19647 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            19693500           19678 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            19694500           19679 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            19697500           19682 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            19719500           19704 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            19740500           19725 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            19741500           19726 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:104fff78  PA:104fff78
+            19748500           19733 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            19749500           19734 1c001a5e 00168693 addi             x13, x13, 1         x13=104fff79 x13:104fff78
+            19760500           19745 1c001a60 fb1ff06f jal              x0, -80            
+            19762500           19747 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            19763500           19748 1c001a12 00068023 sb               x0, 0(x13)          x13:104fff79  PA:104fff79
+            19769500           19754 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            19770500           19755 1c001e68 f17ff06f jal              x0, -234           
+            19786500           19771 1c001d7e 00410613 addi             x12, x2, 4          x12=104fff64  x2:104fff60
+            19806500           19791 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            19807500           19792 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19808500           19793 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            19810500           19795 1c001a62 fe010113 addi             x2, x2, -32          x2=104fff40  x2:104fff60
+            19811500           19796 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fffe4  x2:104fff40  PA:104fff58
+            19812500           19797 1c001a66 01062783 lw               x15, 16(x12)        x15=104fff78 x12:104fff64  PA:104fff74
+            19813500           19798 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fff64  PA:104fff68
+            19814500           19799 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:104fff40  PA:104fff54
+            19815500           19800 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fff40  PA:104fff50
+            19816500           19801 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fff40  PA:104fff4c
+            19835500           19820 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fff40  PA:104fff5c
+            19839500           19824 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fff40  PA:104fff48
+            19840500           19825 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19841500           19826 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19842500           19827 1c001a78 00c004b3 add              x9, x0, x12          x9=104fff64 x12:104fff64
+            19843500           19828 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=104fff79 x15:104fff78  PA:104fff78
+            19845500           19830 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            19862500           19847 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            19863500           19848 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fff64  PA:104fff6c
+            19869500           19854 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            19872500           19857 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            19886500           19871 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            19887500           19872 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            19906500           19891 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            19907500           19892 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            19908500           19893 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            19928500           19913 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            19929500           19914 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            19951500           19936 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            19952500           19937 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            19953500           19938 1c001b36 f71ff06f jal              x0, -144           
+            19955500           19940 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fff64  PA:104fff6c
+            19962500           19947 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            19977500           19962 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            19984500           19969 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            19985500           19970 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20000500           19985 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20018500           20003 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20019500           20004 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20020500           20005 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20021500           20006 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fff78  x9:104fff64  PA:104fff74
+            20028500           20013 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=104fff79 x20:104fff78  PA:104fff78
+            20039500           20024 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            20059500           20044 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20077500           20062 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20079500           20064 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            20080500           20065 1c001778 fddff06f jal              x0, -36            
+            20082500           20067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20083500           20068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20084500           20069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20085500           20070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20086500           20071 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20087500           20072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20088500           20073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20089500           20074 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20090500           20075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20091500           20076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a1040b8
+            20095500           20080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20096500           20081 1c001b62 f8bff06f jal              x0, -118           
+            20098500           20083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fff7a x20:104fff79  PA:104fff79
+            20105500           20090 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20106500           20091 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20108500           20093 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20109500           20094 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20123500           20108 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fff40  PA:104fff5c
+            20130500           20115 1c001b02 01812403 lw               x8, 24(x2)           x8=104fffe4  x2:104fff40  PA:104fff58
+            20131500           20116 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:104fff40  PA:104fff54
+            20132500           20117 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fff40  PA:104fff50
+            20133500           20118 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fff40  PA:104fff4c
+            20134500           20119 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fff40  PA:104fff48
+            20135500           20120 1c001b0c 02010113 addi             x2, x2, 32           x2=104fff60  x2:104fff40
+            20136500           20121 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20152500           20137 1c001d86 01800433 add              x8, x0, x24          x8=104fffe8 x24:104fffe8
+            20153500           20138 1c001d88 fadff06f jal              x0, -84            
+            20155500           20140 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20156500           20141 1c001d36 e69ff06f jal              x0, -408           
+            20159500           20144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20190500           20175 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20191500           20176 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20194500           20179 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20195500           20180 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20196500           20181 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20198500           20183 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20199500           20184 1c001778 fddff06f jal              x0, -36            
+            20201500           20186 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20202500           20187 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20203500           20188 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20204500           20189 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20205500           20190 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20206500           20191 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20207500           20192 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20208500           20193 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20209500           20194 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20210500           20195 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1040b8
+            20214500           20199 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20215500           20200 1c001bca 16a0006f jal              x0, 362            
+            20217500           20202 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20218500           20203 1c001d36 e69ff06f jal              x0, -408           
+            20221500           20206 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20238500           20223 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20239500           20224 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20242500           20227 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20243500           20228 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20244500           20229 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20246500           20231 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20247500           20232 1c001778 fddff06f jal              x0, -36            
+            20249500           20234 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20250500           20235 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20251500           20236 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20252500           20237 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20253500           20238 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20254500           20239 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20255500           20240 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20256500           20241 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20257500           20242 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20258500           20243 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1040b8
+            20262500           20247 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20263500           20248 1c001bca 16a0006f jal              x0, 362            
+            20265500           20250 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20266500           20251 1c001d36 e69ff06f jal              x0, -408           
+            20269500           20254 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20287500           20272 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20288500           20273 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20291500           20276 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20294500           20279 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:104fff60  PA:104fff64
+            20295500           20280 1c001bd0 00012423 sw               x0, 8(x2)            x2:104fff60  PA:104fff68
+            20296500           20281 1c001bd2 00010623 sb               x0, 12(x2)           x2:104fff60  PA:104fff6c
+            20297500           20282 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20298500           20283 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20299500           20284 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20300500           20285 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:104fff60  PA:104fff64
+            20301500           20286 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20302500           20287 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20303500           20288 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20304500           20289 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20305500           20290 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20306500           20291 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20307500           20292 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20308500           20293 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20323500           20308 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20324500           20309 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20327500           20312 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20328500           20313 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20329500           20314 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20332500           20317 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20335500           20320 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20338500           20323 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20341500           20326 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20342500           20327 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20343500           20328 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20344500           20329 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20347500           20332 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20348500           20333 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20351500           20336 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20352500           20337 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20355500           20340 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20357500           20342 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20360500           20345 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20361500           20346 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20364500           20349 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20365500           20350 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20366500           20351 1c001f42 e09ff06f jal              x0, -504           
+            20368500           20353 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20369500           20354 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:104fff60  PA:104fff70
+            20370500           20355 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20373500           20358 1c001e34 00440c13 addi             x24, x8, 4          x24=104fffec  x8:104fffe8
+            20374500           20359 1c001e38 00042503 lw               x10, 0(x8)          x10=00000007  x8:104fffe8  PA:104fffe8
+            20375500           20360 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20378500           20363 1c001e54 00055863 bge              x10, x0, 16         x10:00000007
+            20381500           20366 1c001e64 00410593 addi             x11, x2, 4          x11=104fff64  x2:104fff60
+            20382500           20367 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20384500           20369 1c0019fe 0105a683 lw               x13, 16(x11)        x13=104fff78 x11:104fff64  PA:104fff74
+            20385500           20370 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fff64  PA:104fff70
+            20386500           20371 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20387500           20372 1c001a04 02f55633 divu             x12, x10, x15       x12=00000007 x10:00000007 x15:00000001
+            20421500           20406 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000007 x14:0000000a
+            20422500           20407 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20423500           20408 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20424500           20409 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20427500           20412 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:104fff64  PA:104fff70
+            20428500           20413 1c001a20 02f55833 divu             x16, x10, x15       x16=00000007 x10:00000007 x15:00000001
+            20462500           20447 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000007 x15:00000001
+            20496500           20481 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20527500           20512 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20528500           20513 1c001a2e 01004663 blt              x0, x16, 12         x16:00000007
+            20531500           20516 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20533500           20518 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000007
+            20536500           20521 1c001a56 01070733 add              x14, x14, x16       x14=00000037 x14:00000030 x16:00000007
+            20537500           20522 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000037 x13:104fff78  PA:104fff78
+            20539500           20524 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20540500           20525 1c001a5e 00168693 addi             x13, x13, 1         x13=104fff79 x13:104fff78
+            20541500           20526 1c001a60 fb1ff06f jal              x0, -80            
+            20543500           20528 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20544500           20529 1c001a12 00068023 sb               x0, 0(x13)          x13:104fff79  PA:104fff79
+            20546500           20531 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20547500           20532 1c001e68 f17ff06f jal              x0, -234           
+            20549500           20534 1c001d7e 00410613 addi             x12, x2, 4          x12=104fff64  x2:104fff60
+            20550500           20535 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20551500           20536 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20552500           20537 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20554500           20539 1c001a62 fe010113 addi             x2, x2, -32          x2=104fff40  x2:104fff60
+            20555500           20540 1c001a64 00812c23 sw               x8, 24(x2)           x8:104fffe8  x2:104fff40  PA:104fff58
+            20556500           20541 1c001a66 01062783 lw               x15, 16(x12)        x15=104fff78 x12:104fff64  PA:104fff74
+            20557500           20542 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:104fff64  PA:104fff68
+            20558500           20543 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:104fff40  PA:104fff54
+            20559500           20544 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:104fff40  PA:104fff50
+            20560500           20545 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:104fff40  PA:104fff4c
+            20562500           20547 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:104fff40  PA:104fff5c
+            20563500           20548 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:104fff40  PA:104fff48
+            20564500           20549 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20565500           20550 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20566500           20551 1c001a78 00c004b3 add              x9, x0, x12          x9=104fff64 x12:104fff64
+            20567500           20552 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000037 x15=104fff79 x15:104fff78  PA:104fff78
+            20569500           20554 1c001a7e 00070363 beq              x14, x0, 6          x14:00000037
+            20570500           20555 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20571500           20556 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:104fff64  PA:104fff6c
+            20573500           20558 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20576500           20561 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20578500           20563 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20579500           20564 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20582500           20567 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20583500           20568 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20584500           20569 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20587500           20572 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20588500           20573 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20589500           20574 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20590500           20575 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20591500           20576 1c001b36 f71ff06f jal              x0, -144           
+            20593500           20578 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:104fff64  PA:104fff6c
+            20595500           20580 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20598500           20583 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20600500           20585 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20601500           20586 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20604500           20589 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20605500           20590 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20606500           20591 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20607500           20592 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20608500           20593 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=104fff78  x9:104fff64  PA:104fff74
+            20610500           20595 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000037 x20=104fff79 x20:104fff78  PA:104fff78
+            20612500           20597 1c001af0 06059763 bne              x11, x0, 110        x11:00000037
+            20615500           20600 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20616500           20601 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20618500           20603 1c001776 00b00533 add              x10, x0, x11        x10=00000037 x11:00000037
+            20619500           20604 1c001778 fddff06f jal              x0, -36            
+            20621500           20606 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20622500           20607 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20623500           20608 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20624500           20609 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20625500           20610 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20626500           20611 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20627500           20612 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20628500           20613 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20629500           20614 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20630500           20615 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000037 x14:1a104000  PA:1a1040b8
+            20634500           20619 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20635500           20620 1c001b62 f8bff06f jal              x0, -118           
+            20637500           20622 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=104fff7a x20:104fff79  PA:104fff79
+            20639500           20624 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20640500           20625 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:104fff64  PA:104fff64
+            20642500           20627 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20643500           20628 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20646500           20631 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:104fff40  PA:104fff5c
+            20647500           20632 1c001b02 01812403 lw               x8, 24(x2)           x8=104fffe8  x2:104fff40  PA:104fff58
+            20648500           20633 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:104fff40  PA:104fff54
+            20649500           20634 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:104fff40  PA:104fff50
+            20650500           20635 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:104fff40  PA:104fff4c
+            20651500           20636 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:104fff40  PA:104fff48
+            20652500           20637 1c001b0c 02010113 addi             x2, x2, 32           x2=104fff60  x2:104fff40
+            20653500           20638 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20655500           20640 1c001d86 01800433 add              x8, x0, x24          x8=104fffec x24:104fffec
+            20656500           20641 1c001d88 fadff06f jal              x0, -84            
+            20658500           20643 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            20659500           20644 1c001d36 e69ff06f jal              x0, -408           
+            20662500           20647 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            20686500           20671 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            20687500           20672 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            20690500           20675 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            20691500           20676 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20692500           20677 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20694500           20679 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            20695500           20680 1c001778 fddff06f jal              x0, -36            
+            20697500           20682 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20698500           20683 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20699500           20684 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20700500           20685 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20701500           20686 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20702500           20687 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20703500           20688 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20704500           20689 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20705500           20690 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20706500           20691 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1040b8
+            20710500           20695 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20711500           20696 1c001bca 16a0006f jal              x0, 362            
+            20713500           20698 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            20714500           20699 1c001d36 e69ff06f jal              x0, -408           
+            20717500           20702 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            20733500           20718 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            20734500           20719 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            20737500           20722 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            20738500           20723 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20739500           20724 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20741500           20726 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            20742500           20727 1c001778 fddff06f jal              x0, -36            
+            20744500           20729 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20745500           20730 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20746500           20731 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20747500           20732 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20748500           20733 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20749500           20734 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20750500           20735 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20751500           20736 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20752500           20737 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20753500           20738 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1040b8
+            20757500           20742 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20758500           20743 1c001bca 16a0006f jal              x0, 362            
+            20760500           20745 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            20761500           20746 1c001d36 e69ff06f jal              x0, -408           
+            20764500           20749 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            20781500           20766 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            20782500           20767 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            20785500           20770 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            20786500           20771 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20787500           20772 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20789500           20774 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            20790500           20775 1c001778 fddff06f jal              x0, -36            
+            20792500           20777 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20793500           20778 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000027
+            20794500           20779 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20795500           20780 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000138 x15:00000027
+            20796500           20781 1c001762 00279793 slli             x15, x15, 0x2       x15=0000009c x15:00000027
+            20797500           20782 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000138
+            20798500           20783 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000080 x15:0000009c x13:00001f80
+            20799500           20784 1c00176a 00e787b3 add              x15, x15, x14       x15=000000b8 x15:00000080 x14:00000038
+            20800500           20785 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20801500           20786 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1040b8
+            20805500           20790 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20806500           20791 1c001bca 16a0006f jal              x0, 362            
+            20808500           20793 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            20809500           20794 1c001d36 e69ff06f jal              x0, -408           
+            20812500           20797 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            20826500           20811 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            20827500           20812 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            20828500           20813 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:104fff60  PA:104fffbc
+            20829500           20814 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:104fff60  PA:104fffb8
+            20830500           20815 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:104fff60  PA:104fffb4
+            20831500           20816 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:104fff60  PA:104fffb0
+            20832500           20817 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000007  x2:104fff60  PA:104fffac
+            20833500           20818 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:104fff60  PA:104fffa8
+            20834500           20819 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:104fff60  PA:104fffa4
+            20835500           20820 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:104fff60  PA:104fffa0
+            20836500           20821 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:104fff60  PA:104fff9c
+            20838500           20823 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:104fff60  PA:104fff98
+            20839500           20824 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:104fff60  PA:104fff94
+            20840500           20825 1c001bbe 06010113 addi             x2, x2, 96           x2=104fffc0  x2:104fff60
+            20841500           20826 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            20843500           20828 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:104fffc0  PA:104fffdc
+            20844500           20829 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            20845500           20830 1c001838 04010113 addi             x2, x2, 64           x2=10500000  x2:104fffc0
+            20846500           20831 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            20848500           20833 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_0.log b/sw/scripts/tracevis/example/traces/trace_core_02_0.log
new file mode 100644
index 0000000..e8daea5
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_0.log
@@ -0,0 +1,921 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000040
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000000 x10:00000040
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000040
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000000
+            14873500           14858 1c0000aa 00050463 beq              x10, x0, 8          x10:00000002
+            14892500           14877 1c0000ae 0520206f jal              x0, 8274           
+            14894500           14879 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14895500           14880 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14896500           14881 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14897500           14882 1c00210c 0e059163 bne              x11, x0, 226        x11:00000000
+            14909500           14894 1c002110 feffe417 auipc            x8, 0xfeffe000       x8=1b000110
+            14910500           14895 1c002114 ef840413 addi             x8, x8, -264         x8=1b000008  x8:1b000110
+            14911500           14896 1c002118 04040493 addi             x9, x8, 64           x9=1b000048  x8:1b000008
+            14912500           14897 1c00211c 00800933 add              x18, x0, x8         x18=1b000008  x8:1b000008
+            14929500           14914 1c00211e 1b2049b7 lui              x19, 0x1b204000     x19=1b204000
+            14930500           14915 1c002122 00200a13 addi             x20, x0, 2          x20=00000002
+            14931500           14916 1c002124 00000a97 auipc            x21, 0x0            x21=1c002124
+            14932500           14917 1c002128 036a8a93 addi             x21, x21, 54        x21=1c00215a x21:1c002124
+            14933500           14918 1c00212c 00000b97 auipc            x23, 0x0            x23=1c00212c
+            14950500           14935 1c002130 57cb8b93 addi             x23, x23, 1404      x23=1c0026a8 x23:1c00212c
+            14951500           14936 1c002134 000bab83 lw               x23, 0(x23)         x23=1c2fff50 x23:1c0026a8  PA:1c0026a8
+            14966500           14951 1c002138 01800393 addi             x7, x0, 24           x7=00000018
+            14967500           14952 1c00213a 02a383b3 mul              x7, x7, x10          x7=00000030  x7:00000018 x10:00000002
+            14968500           14953 1c00213e 007b8bb3 add              x23, x23, x7        x23=1c2fff80 x23:1c2fff50  x7:00000030
+            14988500           14973 1c002140 008b8b93 addi             x23, x23, 8         x23=1c2fff88 x23:1c2fff80
+            14989500           14974 1c002142 10201cb7 lui              x25, 0x10201000     x25=10201000
+            14990500           14975 1c002146 e04c8c93 addi             x25, x25, -508      x25=10200e04 x25:10201000
+            14991500           14976 1c00214a 00100c13 addi             x24, x0, 1          x24=00000001
+            14992500           14977 1c00214c 00000d17 auipc            x26, 0x0            x26=1c00214c
+            15009500           14994 1c002150 0e0d0d13 addi             x26, x26, 224       x26=1c00222c x26:1c00214c
+            15010500           14995 1c002154 001d6d13 ori              x26, x26, 1         x26=1c00222d x26:1c00222c
+            15011500           14996 1c002158 0160006f jal              x0, 22             
+            15046500           15031 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000008  PA:1b000008
+            15048500           15033 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            15067500           15052 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            15068500           15053 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            18211500           18196 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            18212500           18197 1c0021de f91ff06f jal              x0, -112           
+            18215500           18200 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000008  x8:1b000008  PA:1b000008
+            18217500           18202 1c002172 060e0063 beq              x28, x0, 96         x28:00000008
+            18218500           18203 1c002176 00842503 lw               x10, 8(x8)          x10=00000000  x8:1b000008  PA:1b000010
+            18219500           18204 1c002178 00442283 lw               x5, 4(x8)            x5=1c0009d8  x8:1b000008  PA:1b00000c
+            18220500           18205 1c00217c 00c42103 lw               x2, 12(x8)           x2=108fe400  x8:1b000008  PA:1b000014
+            18237500           18222 1c002180 01042303 lw               x6, 16(x8)           x6=00000400  x8:1b000008  PA:1b000018
+            18238500           18223 1c002184 01442383 lw               x7, 20(x8)           x7=00000400  x8:1b000008  PA:1b00001c
+            18239500           18224 1c002188 01842b03 lw               x22, 24(x8)         x22=100fc720  x8:1b000008  PA:1b000020
+            18240500           18225 1c00218c 01c42e83 lw               x29, 28(x8)         x29=1000013c  x8:1b000008  PA:1b000024
+            18264500           18249 1c002190 00042023 sw               x0, 0(x8)            x8:1b000008  PA:1b000008
+            18265500           18250 1c002194 feffef17 auipc            x30, 0xfeffe000     x30=1b000194
+            18266500           18251 1c002198 eb4f0f13 addi             x30, x30, -332      x30=1b000048 x30:1b000194
+            18267500           18252 1c00219c 01df2023 sw               x29, 0(x30)         x29:1000013c x30:1b000048  PA:1b000048
+            18284500           18269 1c0021a0 015000b3 add              x1, x0, x21          x1=1c00215a x21:1c00215a
+            18285500           18270 1c0021a2 00100e93 addi             x29, x0, 1          x29=00000001
+            18286500           18271 1c0021a4 01ce9e33 sll              x28, x29, x28       x28=00000100 x29:00000001 x28:00000008
+            18287500           18272 1c0021a8 fffe0e13 addi             x28, x28, -1        x28=000000ff x28:00000100
+            18288500           18273 1c0021aa 21c9a023 sw               x28, 512(x19)       x28:000000ff x19:1b204000  PA:1b204200
+            18310500           18295 1c0021ae 21c9a623 sw               x28, 524(x19)       x28:000000ff x19:1b204000  PA:1b20420c
+            18311500           18296 1c0021b2 09c9a223 sw               x28, 132(x19)       x28:000000ff x19:1b204000  PA:1b204084
+            18312500           18297 1c0021b6 001e2863 p.beqimm         x28, 16             x28:000000ff
+            18313500           18298 1c0021ba 09a9a023 sw               x26, 128(x19)       x26:1c00222d x19:1b204000  PA:1b204080
+            18330500           18315 1c0021be 0879a023 sw               x7, 128(x19)         x7:00000400 x19:1b204000  PA:1b204080
+            18331500           18316 1c0021c2 0829a023 sw               x2, 128(x19)         x2:108fe400 x19:1b204000  PA:1b204080
+            18332500           18317 1c0021c6 02040413 addi             x8, x8, 32           x8=1b000028  x8:1b000008
+            18333500           18318 1c0021ca 00941363 bne              x8, x9, 6            x8:1b000028  x9:1b000048
+            18336500           18321 1c0021d0 00028067 jalr             x0, x5, 0            x5:1c0009d8
+            18356500           18341 1c0009d8 ff010113 addi             x2, x2, -16          x2=108fe3f0  x2:108fe400
+            18357500           18342 1c0009da 0ff00713 addi             x14, x0, 255        x14=000000ff
+            18375500           18360 1c0009de 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18376500           18361 1c0009e2 00112623 sw               x1, 12(x2)           x1:1c00215a  x2:108fe3f0  PA:108fe3fc
+            18377500           18362 1c0009e4 00812423 sw               x8, 8(x2)            x8:1b000028  x2:108fe3f0  PA:108fe3f8
+            18378500           18363 1c0009e6 00912223 sw               x9, 4(x2)            x9:1b000048  x2:108fe3f0  PA:108fe3f4
+            18379500           18364 1c0009e8 08e7a223 sw               x14, 132(x15)       x14:000000ff x15:1b204000  PA:1b204084
+            18380500           18365 1c0009ec 20078493 addi             x9, x15, 512         x9=1b204200 x15:1b204000
+            18397500           18382 1c0009f0 00e4a023 sw               x14, 0(x9)          x14:000000ff  x9:1b204200  PA:1b204200
+            18398500           18383 1c0009f2 20c78793 addi             x15, x15, 524       x15=1b20420c x15:1b204000
+            18399500           18384 1c0009f6 00e7a023 sw               x14, 0(x15)         x14:000000ff x15:1b20420c  PA:1b20420c
+            18400500           18385 1c0009f8 1c0017b7 lui              x15, 0x1c001000     x15=1c001000
+            18401500           18386 1c0009fc 9bc78793 addi             x15, x15, -1604     x15=1c0009bc x15:1c001000
+            18418500           18403 1c000a00 1b204737 lui              x14, 0x1b204000     x14=1b204000
+            18419500           18404 1c000a04 08f72023 sw               x15, 128(x14)       x15:1c0009bc x14:1b204000  PA:1b204080
+            18420500           18405 1c000a08 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18421500           18406 1c000a0c 08a7a023 sw               x10, 128(x15)       x10:00000000 x15:1b204000  PA:1b204080
+            18440500           18425 1c000a10 f1402673 csrrs            x12, x0, 0xf14      x12=00000040
+            18441500           18426 1c000a14 40565413 srai             x8, x12, 0x405       x8=00000002 x12:00000040
+            18442500           18427 1c000a18 f2643433 p.bclr           x8, x8, 25, 6        x8=00000002  x8:00000002
+            18443500           18428 1c000a1c 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18462500           18447 1c000a20 f4563633 p.bclr           x12, x12, 26, 5     x12=00000000 x12:00000040
+            18463500           18448 1c000a24 008005b3 add              x11, x0, x8         x11=00000002  x8:00000002
+            18464500           18449 1c000a26 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18465500           18450 1c000a2a 5e7000ef jal              x1, 3558             x1=1c000a2e
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108fe3b0  x2:108fe3f0
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108fe3b0  PA:108fe3d4
+            18504500           18489 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18505500           18490 1c001818 02c12423 sw               x12, 40(x2)         x12:00000000  x2:108fe3b0  PA:108fe3d8
+            18506500           18491 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108fe3b0  PA:108fe3dc
+            18507500           18492 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18508500           18493 1c00181e 02410693 addi             x13, x2, 36         x13=108fe3d4  x2:108fe3b0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c000a2e  x2:108fe3b0  PA:108fe3cc
+            18529500           18514 1c001828 02e12823 sw               x14, 48(x2)         x14:1b204000  x2:108fe3b0  PA:108fe3e0
+            18530500           18515 1c00182a 02f12a23 sw               x15, 52(x2)         x15:1b204000  x2:108fe3b0  PA:108fe3e4
+            18531500           18516 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108fe3b0  PA:108fe3e8
+            18532500           18517 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108fe3b0  PA:108fe3ec
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108fe3d4  x2:108fe3b0  PA:108fe3bc
+            18550500           18535 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108fe350  x2:108fe3b0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108fe368  x2:108fe350
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000002  x2:108fe350  PA:108fe3a8
+            18571500           18556 1c001b76 05212823 sw               x18, 80(x2)         x18:1b000008  x2:108fe350  PA:108fe3a0
+            18572500           18557 1c001b78 05312623 sw               x19, 76(x2)         x19:1b204000  x2:108fe350  PA:108fe39c
+            18573500           18558 1c001b7a 05412423 sw               x20, 72(x2)         x20:00000002  x2:108fe350  PA:108fe398
+            18574500           18559 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c00215a  x2:108fe350  PA:108fe394
+            18575500           18560 1c001b7e 05612023 sw               x22, 64(x2)         x22:100fc720  x2:108fe350  PA:108fe390
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:1c2fff88  x2:108fe350  PA:108fe38c
+            18593500           18578 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108fe350  PA:108fe3ac
+            18594500           18579 1c001b84 04912a23 sw               x9, 84(x2)           x9:1b204200  x2:108fe350  PA:108fe3a4
+            18595500           18580 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000001  x2:108fe350  PA:108fe388
+            18596500           18581 1c001b88 03912a23 sw               x25, 52(x2)         x25:10200e04  x2:108fe350  PA:108fe384
+            18597500           18582 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18598500           18583 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18599500           18584 1c001b8e 00d00433 add              x8, x0, x13          x8=108fe3d4 x13:108fe3d4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108fe368  x2:108fe350  PA:108fe364
+            18617500           18602 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18618500           18603 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18619500           18604 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18620500           18605 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18667500           18652 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18668500           18653 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104100
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18807500           18792 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18808500           18793 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18811500           18796 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18812500           18797 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18813500           18798 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18815500           18800 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18816500           18801 1c001778 fddff06f jal              x0, -36            
+            18818500           18803 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18819500           18804 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            18820500           18805 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18821500           18806 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            18822500           18807 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            18823500           18808 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            18824500           18809 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            18825500           18810 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            18826500           18811 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18827500           18812 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104100
+            18831500           18816 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18832500           18817 1c001bca 16a0006f jal              x0, 362            
+            18834500           18819 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18835500           18820 1c001d36 e69ff06f jal              x0, -408           
+            18838500           18823 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18854500           18839 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18855500           18840 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18858500           18843 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18859500           18844 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18860500           18845 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18862500           18847 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18863500           18848 1c001778 fddff06f jal              x0, -36            
+            18865500           18850 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18866500           18851 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            18867500           18852 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18868500           18853 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            18869500           18854 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            18870500           18855 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            18871500           18856 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            18872500           18857 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            18873500           18858 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18874500           18859 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104100
+            18878500           18863 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18879500           18864 1c001bca 16a0006f jal              x0, 362            
+            18881500           18866 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18882500           18867 1c001d36 e69ff06f jal              x0, -408           
+            18885500           18870 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18902500           18887 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18903500           18888 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18906500           18891 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18907500           18892 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18908500           18893 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18910500           18895 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18911500           18896 1c001778 fddff06f jal              x0, -36            
+            18913500           18898 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18914500           18899 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            18915500           18900 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18916500           18901 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            18917500           18902 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            18918500           18903 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            18919500           18904 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            18920500           18905 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            18921500           18906 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18922500           18907 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104100
+            18926500           18911 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18927500           18912 1c001bca 16a0006f jal              x0, 362            
+            18929500           18914 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18930500           18915 1c001d36 e69ff06f jal              x0, -408           
+            18933500           18918 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18950500           18935 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18951500           18936 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18954500           18939 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18955500           18940 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18956500           18941 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18958500           18943 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18959500           18944 1c001778 fddff06f jal              x0, -36            
+            18961500           18946 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18962500           18947 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            18963500           18948 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18964500           18949 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            18965500           18950 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            18966500           18951 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            18967500           18952 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            18968500           18953 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            18969500           18954 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18970500           18955 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104100
+            18974500           18959 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18975500           18960 1c001bca 16a0006f jal              x0, 362            
+            18977500           18962 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18978500           18963 1c001d36 e69ff06f jal              x0, -408           
+            18981500           18966 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19003500           18988 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19004500           18989 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19007500           18992 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19008500           18993 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19009500           18994 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19011500           18996 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19012500           18997 1c001778 fddff06f jal              x0, -36            
+            19014500           18999 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19015500           19000 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19016500           19001 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19017500           19002 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19018500           19003 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19019500           19004 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19020500           19005 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19021500           19006 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19022500           19007 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19023500           19008 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104100
+            19027500           19012 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19028500           19013 1c001bca 16a0006f jal              x0, 362            
+            19030500           19015 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19031500           19016 1c001d36 e69ff06f jal              x0, -408           
+            19034500           19019 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19048500           19033 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19049500           19034 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19052500           19037 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19053500           19038 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19054500           19039 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19056500           19041 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19057500           19042 1c001778 fddff06f jal              x0, -36            
+            19059500           19044 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19060500           19045 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19061500           19046 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19062500           19047 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19063500           19048 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19064500           19049 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19065500           19050 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19066500           19051 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19067500           19052 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19068500           19053 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104100
+            19072500           19057 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19073500           19058 1c001bca 16a0006f jal              x0, 362            
+            19075500           19060 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19076500           19061 1c001d36 e69ff06f jal              x0, -408           
+            19079500           19064 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19093500           19078 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19094500           19079 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19097500           19082 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19098500           19083 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19099500           19084 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19101500           19086 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19102500           19087 1c001778 fddff06f jal              x0, -36            
+            19104500           19089 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19105500           19090 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19106500           19091 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19107500           19092 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19108500           19093 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19109500           19094 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19110500           19095 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19111500           19096 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19112500           19097 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19113500           19098 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104100
+            19117500           19102 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19118500           19103 1c001bca 16a0006f jal              x0, 362            
+            19120500           19105 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19121500           19106 1c001d36 e69ff06f jal              x0, -408           
+            19124500           19109 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19138500           19123 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19139500           19124 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19142500           19127 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19143500           19128 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19144500           19129 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19146500           19131 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19147500           19132 1c001778 fddff06f jal              x0, -36            
+            19149500           19134 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19150500           19135 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19151500           19136 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19152500           19137 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19153500           19138 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19154500           19139 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19155500           19140 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19156500           19141 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19157500           19142 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19158500           19143 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104100
+            19162500           19147 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19163500           19148 1c001bca 16a0006f jal              x0, 362            
+            19165500           19150 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19166500           19151 1c001d36 e69ff06f jal              x0, -408           
+            19169500           19154 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19202500           19187 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19203500           19188 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19206500           19191 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19207500           19192 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19208500           19193 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19210500           19195 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19211500           19196 1c001778 fddff06f jal              x0, -36            
+            19213500           19198 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19214500           19199 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19215500           19200 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19216500           19201 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19217500           19202 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19218500           19203 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19219500           19204 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19220500           19205 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19221500           19206 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19222500           19207 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104100
+            19226500           19211 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19227500           19212 1c001bca 16a0006f jal              x0, 362            
+            19229500           19214 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19230500           19215 1c001d36 e69ff06f jal              x0, -408           
+            19233500           19218 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19251500           19236 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19252500           19237 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19255500           19240 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19256500           19241 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19257500           19242 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19259500           19244 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19260500           19245 1c001778 fddff06f jal              x0, -36            
+            19262500           19247 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19263500           19248 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19264500           19249 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19265500           19250 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19266500           19251 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19267500           19252 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19268500           19253 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19269500           19254 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19270500           19255 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19271500           19256 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104100
+            19275500           19260 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19276500           19261 1c001bca 16a0006f jal              x0, 362            
+            19278500           19263 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19279500           19264 1c001d36 e69ff06f jal              x0, -408           
+            19282500           19267 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19300500           19285 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19301500           19286 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19304500           19289 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19305500           19290 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19306500           19291 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19308500           19293 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19309500           19294 1c001778 fddff06f jal              x0, -36            
+            19311500           19296 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19312500           19297 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19313500           19298 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19314500           19299 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19315500           19300 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19316500           19301 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19317500           19302 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19318500           19303 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19319500           19304 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19320500           19305 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104100
+            19324500           19309 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19325500           19310 1c001bca 16a0006f jal              x0, 362            
+            19327500           19312 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19328500           19313 1c001d36 e69ff06f jal              x0, -408           
+            19331500           19316 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19348500           19333 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19349500           19334 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19352500           19337 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19353500           19338 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19354500           19339 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19356500           19341 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19357500           19342 1c001778 fddff06f jal              x0, -36            
+            19359500           19344 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19360500           19345 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19361500           19346 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19362500           19347 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19363500           19348 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19364500           19349 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19365500           19350 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19366500           19351 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19367500           19352 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19368500           19353 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104100
+            19372500           19357 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19373500           19358 1c001bca 16a0006f jal              x0, 362            
+            19375500           19360 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19376500           19361 1c001d36 e69ff06f jal              x0, -408           
+            19379500           19364 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19400500           19385 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19401500           19386 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19404500           19389 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19405500           19390 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19406500           19391 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19408500           19393 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19409500           19394 1c001778 fddff06f jal              x0, -36            
+            19411500           19396 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19412500           19397 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19413500           19398 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19414500           19399 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19415500           19400 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19416500           19401 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19417500           19402 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19418500           19403 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19419500           19404 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19420500           19405 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104100
+            19424500           19409 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19425500           19410 1c001bca 16a0006f jal              x0, 362            
+            19427500           19412 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19428500           19413 1c001d36 e69ff06f jal              x0, -408           
+            19431500           19416 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19452500           19437 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19453500           19438 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19456500           19441 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19457500           19442 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19458500           19443 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19460500           19445 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19461500           19446 1c001778 fddff06f jal              x0, -36            
+            19463500           19448 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19464500           19449 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            19465500           19450 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19466500           19451 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            19467500           19452 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            19468500           19453 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            19469500           19454 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            19470500           19455 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            19471500           19456 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19472500           19457 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104100
+            19476500           19461 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19477500           19462 1c001bca 16a0006f jal              x0, 362            
+            19479500           19464 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19480500           19465 1c001d36 e69ff06f jal              x0, -408           
+            19483500           19468 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19502500           19487 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19503500           19488 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19506500           19491 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19509500           19494 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108fe350  PA:108fe354
+            19510500           19495 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fe350  PA:108fe358
+            19511500           19496 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fe350  PA:108fe35c
+            19512500           19497 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19513500           19498 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19514500           19499 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19515500           19500 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fe350  PA:108fe354
+            19516500           19501 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19517500           19502 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19518500           19503 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19519500           19504 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19520500           19505 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19573500           19558 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19574500           19559 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fe350  PA:108fe360
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108fe3d8  x8:108fe3d4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108fe3d4  PA:108fe3d4
+            19945500           19930 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108fe354  x2:108fe350
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fe368 x11:108fe354  PA:108fe364
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe354  PA:108fe360
+            20042500           20027 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20043500           20028 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20077500           20062 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20078500           20063 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20079500           20064 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20080500           20065 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20083500           20068 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe354  PA:108fe360
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108fe368  PA:108fe368
+            20246500           20231 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20247500           20232 1c001a5e 00168693 addi             x13, x13, 1         x13=108fe369 x13:108fe368
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108fe369  PA:108fe369
+            20267500           20252 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20269500           20254 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108fe354  x2:108fe350
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108fe330  x2:108fe350
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fe3d4  x2:108fe330  PA:108fe348
+            20316500           20301 1c001a66 01062783 lw               x15, 16(x12)        x15=108fe368 x12:108fe354  PA:108fe364
+            20317500           20302 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fe354  PA:108fe358
+            20318500           20303 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108fe330  PA:108fe344
+            20319500           20304 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fe330  PA:108fe340
+            20320500           20305 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fe330  PA:108fe33c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fe330  PA:108fe34c
+            20338500           20323 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fe330  PA:108fe338
+            20339500           20324 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20340500           20325 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20341500           20326 1c001a78 00c004b3 add              x9, x0, x12          x9=108fe354 x12:108fe354
+            20342500           20327 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108fe369 x15:108fe368  PA:108fe368
+            20344500           20329 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fe354  PA:108fe35c
+            20363500           20348 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20366500           20351 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fe354  PA:108fe35c
+            20450500           20435 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            20470500           20455 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20471500           20456 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fe368  x9:108fe354  PA:108fe364
+            20512500           20497 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108fe369 x20:108fe368  PA:108fe368
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104100
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fe36a x20:108fe369  PA:108fe369
+            20587500           20572 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20588500           20573 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            20590500           20575 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20591500           20576 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fe330  PA:108fe34c
+            20611500           20596 1c001b02 01812403 lw               x8, 24(x2)           x8=108fe3d4  x2:108fe330  PA:108fe348
+            20612500           20597 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108fe330  PA:108fe344
+            20613500           20598 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fe330  PA:108fe340
+            20614500           20599 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fe330  PA:108fe33c
+            20615500           20600 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fe330  PA:108fe338
+            20616500           20601 1c001b0c 02010113 addi             x2, x2, 32           x2=108fe350  x2:108fe330
+            20617500           20602 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108fe3d8 x24:108fe3d8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20684500           20669 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20685500           20670 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20688500           20673 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20689500           20674 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20690500           20675 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20692500           20677 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20693500           20678 1c001778 fddff06f jal              x0, -36            
+            20695500           20680 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20696500           20681 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            20697500           20682 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20698500           20683 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            20699500           20684 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            20700500           20685 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            20701500           20686 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            20702500           20687 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            20703500           20688 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20704500           20689 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104100
+            20708500           20693 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20709500           20694 1c001bca 16a0006f jal              x0, 362            
+            20711500           20696 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20712500           20697 1c001d36 e69ff06f jal              x0, -408           
+            20715500           20700 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20731500           20716 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20732500           20717 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20735500           20720 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20736500           20721 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20737500           20722 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20739500           20724 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20740500           20725 1c001778 fddff06f jal              x0, -36            
+            20742500           20727 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20743500           20728 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            20744500           20729 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20745500           20730 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            20746500           20731 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            20747500           20732 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            20748500           20733 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            20749500           20734 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            20750500           20735 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20751500           20736 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104100
+            20755500           20740 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20756500           20741 1c001bca 16a0006f jal              x0, 362            
+            20758500           20743 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20759500           20744 1c001d36 e69ff06f jal              x0, -408           
+            20762500           20747 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20779500           20764 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20780500           20765 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20783500           20768 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20786500           20771 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108fe350  PA:108fe354
+            20787500           20772 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fe350  PA:108fe358
+            20788500           20773 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fe350  PA:108fe35c
+            20789500           20774 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20790500           20775 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20791500           20776 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20792500           20777 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fe350  PA:108fe354
+            20793500           20778 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20794500           20779 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20795500           20780 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20796500           20781 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20797500           20782 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20798500           20783 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20799500           20784 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20800500           20785 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20816500           20801 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20817500           20802 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20820500           20805 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20821500           20806 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20822500           20807 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20825500           20810 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20828500           20813 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20831500           20816 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20834500           20819 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20835500           20820 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20836500           20821 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20837500           20822 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20840500           20825 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20841500           20826 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20844500           20829 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20845500           20830 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20848500           20833 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20850500           20835 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20853500           20838 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20854500           20839 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20857500           20842 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20858500           20843 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20859500           20844 1c001f42 e09ff06f jal              x0, -504           
+            20861500           20846 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20862500           20847 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fe350  PA:108fe360
+            20863500           20848 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20866500           20851 1c001e34 00440c13 addi             x24, x8, 4          x24=108fe3dc  x8:108fe3d8
+            20867500           20852 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:108fe3d8  PA:108fe3d8
+            20868500           20853 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20871500           20856 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            20874500           20859 1c001e64 00410593 addi             x11, x2, 4          x11=108fe354  x2:108fe350
+            20875500           20860 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20877500           20862 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fe368 x11:108fe354  PA:108fe364
+            20878500           20863 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe354  PA:108fe360
+            20879500           20864 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20880500           20865 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            20914500           20899 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            20915500           20900 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20916500           20901 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20917500           20902 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20920500           20905 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe354  PA:108fe360
+            20921500           20906 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            20955500           20940 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            20989500           20974 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21020500           21005 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21021500           21006 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            21022500           21007 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            21023500           21008 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            21024500           21009 1c001a38 01e0006f jal              x0, 30             
+            21026500           21011 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            21027500           21012 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:108fe368  PA:108fe368
+            21028500           21013 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21029500           21014 1c001a5e 00168693 addi             x13, x13, 1         x13=108fe369 x13:108fe368
+            21030500           21015 1c001a60 fb1ff06f jal              x0, -80            
+            21032500           21017 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21033500           21018 1c001a12 00068023 sb               x0, 0(x13)          x13:108fe369  PA:108fe369
+            21034500           21019 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21036500           21021 1c001e68 f17ff06f jal              x0, -234           
+            21038500           21023 1c001d7e 00410613 addi             x12, x2, 4          x12=108fe354  x2:108fe350
+            21039500           21024 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21040500           21025 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21041500           21026 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21043500           21028 1c001a62 fe010113 addi             x2, x2, -32          x2=108fe330  x2:108fe350
+            21044500           21029 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fe3d8  x2:108fe330  PA:108fe348
+            21045500           21030 1c001a66 01062783 lw               x15, 16(x12)        x15=108fe368 x12:108fe354  PA:108fe364
+            21046500           21031 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fe354  PA:108fe358
+            21047500           21032 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108fe330  PA:108fe344
+            21048500           21033 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fe330  PA:108fe340
+            21049500           21034 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fe330  PA:108fe33c
+            21050500           21035 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fe330  PA:108fe34c
+            21051500           21036 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fe330  PA:108fe338
+            21052500           21037 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21053500           21038 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21054500           21039 1c001a78 00c004b3 add              x9, x0, x12          x9=108fe354 x12:108fe354
+            21055500           21040 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=108fe369 x15:108fe368  PA:108fe368
+            21057500           21042 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            21058500           21043 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21059500           21044 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fe354  PA:108fe35c
+            21061500           21046 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21064500           21049 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            21066500           21051 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21067500           21052 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21070500           21055 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21071500           21056 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21072500           21057 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21075500           21060 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21076500           21061 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21077500           21062 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21078500           21063 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21079500           21064 1c001b36 f71ff06f jal              x0, -144           
+            21081500           21066 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fe354  PA:108fe35c
+            21083500           21068 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21086500           21071 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            21088500           21073 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21089500           21074 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21092500           21077 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            21093500           21078 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21094500           21079 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21095500           21080 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21096500           21081 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fe368  x9:108fe354  PA:108fe364
+            21098500           21083 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=108fe369 x20:108fe368  PA:108fe368
+            21100500           21085 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            21103500           21088 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21104500           21089 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21106500           21091 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            21107500           21092 1c001778 fddff06f jal              x0, -36            
+            21109500           21094 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21110500           21095 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            21111500           21096 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21112500           21097 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            21113500           21098 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            21114500           21099 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            21115500           21100 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            21116500           21101 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            21117500           21102 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21118500           21103 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104100
+            21122500           21107 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21123500           21108 1c001b62 f8bff06f jal              x0, -118           
+            21125500           21110 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fe36a x20:108fe369  PA:108fe369
+            21127500           21112 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21128500           21113 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe354  PA:108fe354
+            21130500           21115 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21131500           21116 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21134500           21119 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fe330  PA:108fe34c
+            21135500           21120 1c001b02 01812403 lw               x8, 24(x2)           x8=108fe3d8  x2:108fe330  PA:108fe348
+            21136500           21121 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108fe330  PA:108fe344
+            21137500           21122 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fe330  PA:108fe340
+            21138500           21123 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fe330  PA:108fe33c
+            21139500           21124 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fe330  PA:108fe338
+            21140500           21125 1c001b0c 02010113 addi             x2, x2, 32           x2=108fe350  x2:108fe330
+            21141500           21126 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21143500           21128 1c001d86 01800433 add              x8, x0, x24          x8=108fe3dc x24:108fe3dc
+            21144500           21129 1c001d88 fadff06f jal              x0, -84            
+            21146500           21131 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21147500           21132 1c001d36 e69ff06f jal              x0, -408           
+            21150500           21135 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21164500           21149 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21165500           21150 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21168500           21153 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21169500           21154 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21170500           21155 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21172500           21157 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21173500           21158 1c001778 fddff06f jal              x0, -36            
+            21175500           21160 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21176500           21161 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            21177500           21162 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21178500           21163 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            21179500           21164 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            21180500           21165 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            21181500           21166 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            21182500           21167 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            21183500           21168 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21184500           21169 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104100
+            21188500           21173 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21189500           21174 1c001bca 16a0006f jal              x0, 362            
+            21191500           21176 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21192500           21177 1c001d36 e69ff06f jal              x0, -408           
+            21195500           21180 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21215500           21200 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21216500           21201 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21219500           21204 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21220500           21205 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21221500           21206 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21223500           21208 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21224500           21209 1c001778 fddff06f jal              x0, -36            
+            21226500           21211 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21227500           21212 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            21228500           21213 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21229500           21214 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            21230500           21215 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            21231500           21216 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            21232500           21217 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            21233500           21218 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            21234500           21219 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21235500           21220 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104100
+            21239500           21224 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21240500           21225 1c001bca 16a0006f jal              x0, 362            
+            21242500           21227 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21243500           21228 1c001d36 e69ff06f jal              x0, -408           
+            21246500           21231 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21260500           21245 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21261500           21246 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21264500           21249 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21265500           21250 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21266500           21251 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21268500           21253 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21269500           21254 1c001778 fddff06f jal              x0, -36            
+            21271500           21256 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21272500           21257 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000040
+            21273500           21258 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21274500           21259 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000200 x15:00000040
+            21275500           21260 1c001762 00279793 slli             x15, x15, 0x2       x15=00000100 x15:00000040
+            21276500           21261 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000200
+            21277500           21262 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000100 x13:00001f80
+            21278500           21263 1c00176a 00e787b3 add              x15, x15, x14       x15=00000100 x15:00000100 x14:00000000
+            21279500           21264 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21280500           21265 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104100
+            21284500           21269 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21285500           21270 1c001bca 16a0006f jal              x0, 362            
+            21287500           21272 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21288500           21273 1c001d36 e69ff06f jal              x0, -408           
+            21291500           21276 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21308500           21293 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21309500           21294 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21310500           21295 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108fe350  PA:108fe3ac
+            21311500           21296 1c001baa 05812403 lw               x8, 88(x2)           x8=00000002  x2:108fe350  PA:108fe3a8
+            21312500           21297 1c001bac 05412483 lw               x9, 84(x2)           x9=1b204200  x2:108fe350  PA:108fe3a4
+            21313500           21298 1c001bae 05012903 lw               x18, 80(x2)         x18=1b000008  x2:108fe350  PA:108fe3a0
+            21314500           21299 1c001bb0 04c12983 lw               x19, 76(x2)         x19=1b204000  x2:108fe350  PA:108fe39c
+            21315500           21300 1c001bb2 04812a03 lw               x20, 72(x2)         x20=00000002  x2:108fe350  PA:108fe398
+            21316500           21301 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c00215a  x2:108fe350  PA:108fe394
+            21317500           21302 1c001bb6 04012b03 lw               x22, 64(x2)         x22=100fc720  x2:108fe350  PA:108fe390
+            21318500           21303 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=1c2fff88  x2:108fe350  PA:108fe38c
+            21319500           21304 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000001  x2:108fe350  PA:108fe388
+            21320500           21305 1c001bbc 03412c83 lw               x25, 52(x2)         x25=10200e04  x2:108fe350  PA:108fe384
+            21321500           21306 1c001bbe 06010113 addi             x2, x2, 96           x2=108fe3b0  x2:108fe350
+            21322500           21307 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21324500           21309 1c001834 01c12083 lw               x1, 28(x2)           x1=1c000a2e  x2:108fe3b0  PA:108fe3cc
+            21325500           21310 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21326500           21311 1c001838 04010113 addi             x2, x2, 64           x2=108fe3f0  x2:108fe3b0
+            21327500           21312 1c00183a 00008067 jalr             x0, x1, 0            x1:1c000a2e
+            21330500           21315 1c000a2e 01c4e783 p.elw            x15, 28(x9)         x15=00000000  x9:1b204200  PA:1b20421c
+            21343500           21328 1c000a32 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            21344500           21329 1c000a36 00241413 slli             x8, x8, 0x2          x8=00000008  x8:00000002
+            21345500           21330 1c000a38 68478793 addi             x15, x15, 1668      x15=1c002684 x15:1c002000
+            21346500           21331 1c000a3c 00100713 addi             x14, x0, 1          x14=00000001
+            21363500           21348 1c000a3e 00e7e423 p.sw             x14, x0(x15)        x14:00000001 x15:1c002684  PA:1c00268c
+            21381500           21366 1c000a42 00c12083 lw               x1, 12(x2)           x1=1c00215a  x2:108fe3f0  PA:108fe3fc
+            21382500           21367 1c000a44 00812403 lw               x8, 8(x2)            x8=1b000028  x2:108fe3f0  PA:108fe3f8
+            21383500           21368 1c000a46 00412483 lw               x9, 4(x2)            x9=1b000048  x2:108fe3f0  PA:108fe3f4
+            21384500           21369 1c000a48 01010113 addi             x2, x2, 16           x2=108fe400  x2:108fe3f0
+            21385500           21370 1c000a4a 00008067 jalr             x0, x1, 0            x1:1c00215a
+            21387500           21372 1c00215a 000b0a63 beq              x22, x0, 20         x22:100fc720
+            21389500           21374 1c00215e 000ba283 lw               x5, 0(x23)           x5=00000000 x23:1c2fff88  PA:1c2fff88
+            21404500           21389 1c002162 06029f63 bne              x5, x0, 126          x5:00000000
+            21405500           21390 1c002166 016ba023 sw               x22, 0(x23)         x22:100fc720 x23:1c2fff88  PA:1c2fff88
+            21423500           21408 1c00216a 018ca023 sw               x24, 0(x25)         x24:00000001 x25:10200e04  PA:10200e04
+            21427500           21412 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            21429500           21414 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            21432500           21417 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            21433500           21418 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            21438500           21423 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            21439500           21424 1c0021de f91ff06f jal              x0, -112           
+            21442500           21427 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            21444500           21429 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            21447500           21432 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_1.log b/sw/scripts/tracevis/example/traces/trace_core_02_1.log
new file mode 100644
index 0000000..3dfe2a4
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_1.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000041
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000001 x10:00000041
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000041
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000001
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000001
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000041
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000001 x19:00000041
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00000400 x19:00000001 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108fe800 x10:00000400  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000041
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000041
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000001 x12:00000041
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108fe7c0  x2:108fe800
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108fe7c0  PA:108fe7e4
+            18507500           18492 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18508500           18493 1c001818 02c12423 sw               x12, 40(x2)         x12:00000001  x2:108fe7c0  PA:108fe7e8
+            18509500           18494 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108fe7c0  PA:108fe7ec
+            18510500           18495 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18511500           18496 1c00181e 02410693 addi             x13, x2, 36         x13=108fe7e4  x2:108fe7c0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108fe7c0  PA:108fe7dc
+            18531500           18516 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108fe7c0  PA:108fe7f0
+            18532500           18517 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108fe7c0  PA:108fe7f4
+            18533500           18518 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108fe7c0  PA:108fe7f8
+            18534500           18519 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108fe7c0  PA:108fe7fc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108fe7e4  x2:108fe7c0  PA:108fe7cc
+            18551500           18536 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108fe760  x2:108fe7c0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108fe778  x2:108fe760
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108fe760  PA:108fe7b8
+            18577500           18562 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108fe760  PA:108fe7b0
+            18578500           18563 1c001b78 05312623 sw               x19, 76(x2)         x19:00000001  x2:108fe760  PA:108fe7ac
+            18579500           18564 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108fe760  PA:108fe7a8
+            18580500           18565 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108fe760  PA:108fe7a4
+            18581500           18566 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108fe760  PA:108fe7a0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108fe760  PA:108fe79c
+            18595500           18580 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108fe760  PA:108fe7bc
+            18596500           18581 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108fe760  PA:108fe7b4
+            18597500           18582 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108fe760  PA:108fe798
+            18598500           18583 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108fe760  PA:108fe794
+            18599500           18584 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18600500           18585 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18601500           18586 1c001b8e 00d00433 add              x8, x0, x13          x8=108fe7e4 x13:108fe7e4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108fe778  x2:108fe760  PA:108fe774
+            18617500           18602 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18618500           18603 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18619500           18604 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18620500           18605 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18653500           18638 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18654500           18639 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104108
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18787500           18772 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18788500           18773 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18791500           18776 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18792500           18777 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18793500           18778 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18795500           18780 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18796500           18781 1c001778 fddff06f jal              x0, -36            
+            18798500           18783 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18799500           18784 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18800500           18785 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18801500           18786 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18802500           18787 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18803500           18788 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18804500           18789 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18805500           18790 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18806500           18791 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18807500           18792 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104108
+            18811500           18796 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18812500           18797 1c001bca 16a0006f jal              x0, 362            
+            18814500           18799 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18815500           18800 1c001d36 e69ff06f jal              x0, -408           
+            18818500           18803 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18832500           18817 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18833500           18818 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18836500           18821 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18837500           18822 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18838500           18823 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18840500           18825 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18841500           18826 1c001778 fddff06f jal              x0, -36            
+            18843500           18828 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18844500           18829 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18845500           18830 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18846500           18831 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18847500           18832 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18848500           18833 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18849500           18834 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18850500           18835 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18851500           18836 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18852500           18837 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104108
+            18856500           18841 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18857500           18842 1c001bca 16a0006f jal              x0, 362            
+            18859500           18844 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18860500           18845 1c001d36 e69ff06f jal              x0, -408           
+            18863500           18848 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18879500           18864 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18880500           18865 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18883500           18868 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18884500           18869 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18885500           18870 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18887500           18872 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18888500           18873 1c001778 fddff06f jal              x0, -36            
+            18890500           18875 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18891500           18876 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18892500           18877 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18893500           18878 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18894500           18879 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18895500           18880 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18896500           18881 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18897500           18882 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18898500           18883 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18899500           18884 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104108
+            18903500           18888 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18904500           18889 1c001bca 16a0006f jal              x0, 362            
+            18906500           18891 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18907500           18892 1c001d36 e69ff06f jal              x0, -408           
+            18910500           18895 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18929500           18914 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18930500           18915 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18933500           18918 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18934500           18919 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18935500           18920 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18937500           18922 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18938500           18923 1c001778 fddff06f jal              x0, -36            
+            18940500           18925 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18941500           18926 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18942500           18927 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18943500           18928 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18944500           18929 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18945500           18930 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18946500           18931 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18947500           18932 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18948500           18933 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18949500           18934 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104108
+            18953500           18938 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18954500           18939 1c001bca 16a0006f jal              x0, 362            
+            18956500           18941 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18957500           18942 1c001d36 e69ff06f jal              x0, -408           
+            18960500           18945 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18975500           18960 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18976500           18961 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18979500           18964 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18980500           18965 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18981500           18966 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18983500           18968 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18984500           18969 1c001778 fddff06f jal              x0, -36            
+            18986500           18971 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18987500           18972 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            18988500           18973 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18989500           18974 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            18990500           18975 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            18991500           18976 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            18992500           18977 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            18993500           18978 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            18994500           18979 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18995500           18980 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104108
+            18999500           18984 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19000500           18985 1c001bca 16a0006f jal              x0, 362            
+            19002500           18987 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19003500           18988 1c001d36 e69ff06f jal              x0, -408           
+            19006500           18991 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19021500           19006 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19022500           19007 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19025500           19010 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19026500           19011 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19027500           19012 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19029500           19014 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19030500           19015 1c001778 fddff06f jal              x0, -36            
+            19032500           19017 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19033500           19018 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19034500           19019 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19035500           19020 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19036500           19021 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19037500           19022 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19038500           19023 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19039500           19024 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19040500           19025 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19041500           19026 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104108
+            19045500           19030 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19046500           19031 1c001bca 16a0006f jal              x0, 362            
+            19048500           19033 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19049500           19034 1c001d36 e69ff06f jal              x0, -408           
+            19052500           19037 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19071500           19056 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19072500           19057 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19075500           19060 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19076500           19061 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19077500           19062 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19079500           19064 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19080500           19065 1c001778 fddff06f jal              x0, -36            
+            19082500           19067 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19083500           19068 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19084500           19069 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19085500           19070 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19086500           19071 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19087500           19072 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19088500           19073 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19089500           19074 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19090500           19075 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19091500           19076 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104108
+            19095500           19080 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19096500           19081 1c001bca 16a0006f jal              x0, 362            
+            19098500           19083 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19099500           19084 1c001d36 e69ff06f jal              x0, -408           
+            19102500           19087 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19117500           19102 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19118500           19103 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19121500           19106 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19122500           19107 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19123500           19108 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19125500           19110 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19126500           19111 1c001778 fddff06f jal              x0, -36            
+            19128500           19113 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19129500           19114 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19130500           19115 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19131500           19116 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19132500           19117 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19133500           19118 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19134500           19119 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19135500           19120 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19136500           19121 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19137500           19122 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104108
+            19141500           19126 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19142500           19127 1c001bca 16a0006f jal              x0, 362            
+            19144500           19129 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19145500           19130 1c001d36 e69ff06f jal              x0, -408           
+            19148500           19133 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19163500           19148 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19164500           19149 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19167500           19152 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19168500           19153 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19169500           19154 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19171500           19156 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19172500           19157 1c001778 fddff06f jal              x0, -36            
+            19174500           19159 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19175500           19160 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19176500           19161 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19177500           19162 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19178500           19163 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19179500           19164 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19180500           19165 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19181500           19166 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19182500           19167 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19183500           19168 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104108
+            19187500           19172 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19188500           19173 1c001bca 16a0006f jal              x0, 362            
+            19190500           19175 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19191500           19176 1c001d36 e69ff06f jal              x0, -408           
+            19194500           19179 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19215500           19200 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19216500           19201 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19219500           19204 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19220500           19205 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19221500           19206 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19223500           19208 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19224500           19209 1c001778 fddff06f jal              x0, -36            
+            19226500           19211 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19227500           19212 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19228500           19213 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19229500           19214 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19230500           19215 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19231500           19216 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19232500           19217 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19233500           19218 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19234500           19219 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19235500           19220 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104108
+            19239500           19224 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19240500           19225 1c001bca 16a0006f jal              x0, 362            
+            19242500           19227 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19243500           19228 1c001d36 e69ff06f jal              x0, -408           
+            19246500           19231 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19260500           19245 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19261500           19246 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19264500           19249 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19265500           19250 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19266500           19251 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19268500           19253 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19269500           19254 1c001778 fddff06f jal              x0, -36            
+            19271500           19256 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19272500           19257 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19273500           19258 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19274500           19259 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19275500           19260 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19276500           19261 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19277500           19262 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19278500           19263 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19279500           19264 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19280500           19265 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104108
+            19284500           19269 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19285500           19270 1c001bca 16a0006f jal              x0, 362            
+            19287500           19272 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19288500           19273 1c001d36 e69ff06f jal              x0, -408           
+            19291500           19276 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19305500           19290 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19306500           19291 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19309500           19294 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19310500           19295 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19311500           19296 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19313500           19298 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19314500           19299 1c001778 fddff06f jal              x0, -36            
+            19316500           19301 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19317500           19302 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19318500           19303 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19319500           19304 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19320500           19305 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19321500           19306 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19322500           19307 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19323500           19308 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19324500           19309 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19325500           19310 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104108
+            19329500           19314 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19330500           19315 1c001bca 16a0006f jal              x0, 362            
+            19332500           19317 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19333500           19318 1c001d36 e69ff06f jal              x0, -408           
+            19336500           19321 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19352500           19337 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19353500           19338 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19356500           19341 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19357500           19342 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19358500           19343 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19360500           19345 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19361500           19346 1c001778 fddff06f jal              x0, -36            
+            19363500           19348 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19364500           19349 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19365500           19350 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19366500           19351 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19367500           19352 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19368500           19353 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19369500           19354 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19370500           19355 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19371500           19356 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19372500           19357 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104108
+            19376500           19361 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19377500           19362 1c001bca 16a0006f jal              x0, 362            
+            19379500           19364 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19380500           19365 1c001d36 e69ff06f jal              x0, -408           
+            19383500           19368 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19402500           19387 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19403500           19388 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19406500           19391 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19407500           19392 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19408500           19393 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19410500           19395 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19411500           19396 1c001778 fddff06f jal              x0, -36            
+            19413500           19398 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19414500           19399 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            19415500           19400 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19416500           19401 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            19417500           19402 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            19418500           19403 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            19419500           19404 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            19420500           19405 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            19421500           19406 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19422500           19407 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104108
+            19426500           19411 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19427500           19412 1c001bca 16a0006f jal              x0, 362            
+            19429500           19414 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19430500           19415 1c001d36 e69ff06f jal              x0, -408           
+            19433500           19418 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19455500           19440 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19456500           19441 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19459500           19444 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19462500           19447 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108fe760  PA:108fe764
+            19488500           19473 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fe760  PA:108fe768
+            19493500           19478 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fe760  PA:108fe76c
+            19494500           19479 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19495500           19480 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fe760  PA:108fe764
+            19516500           19501 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19517500           19502 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19518500           19503 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19519500           19504 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19520500           19505 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19553500           19538 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19562500           19547 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fe760  PA:108fe770
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108fe7e8  x8:108fe7e4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108fe7e4  PA:108fe7e4
+            19945500           19930 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108fe764  x2:108fe760
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fe778 x11:108fe764  PA:108fe774
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe764  PA:108fe770
+            20042500           20027 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20043500           20028 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20077500           20062 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20078500           20063 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20079500           20064 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20080500           20065 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20083500           20068 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe764  PA:108fe770
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108fe778  PA:108fe778
+            20246500           20231 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20247500           20232 1c001a5e 00168693 addi             x13, x13, 1         x13=108fe779 x13:108fe778
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108fe779  PA:108fe779
+            20273500           20258 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20274500           20259 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108fe764  x2:108fe760
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108fe740  x2:108fe760
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fe7e4  x2:108fe740  PA:108fe758
+            20317500           20302 1c001a66 01062783 lw               x15, 16(x12)        x15=108fe778 x12:108fe764  PA:108fe774
+            20318500           20303 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fe764  PA:108fe768
+            20319500           20304 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108fe740  PA:108fe754
+            20320500           20305 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fe740  PA:108fe750
+            20321500           20306 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fe740  PA:108fe74c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fe740  PA:108fe75c
+            20338500           20323 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fe740  PA:108fe748
+            20339500           20324 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20340500           20325 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20341500           20326 1c001a78 00c004b3 add              x9, x0, x12          x9=108fe764 x12:108fe764
+            20342500           20327 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108fe779 x15:108fe778  PA:108fe778
+            20344500           20329 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fe764  PA:108fe76c
+            20368500           20353 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20371500           20356 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fe764  PA:108fe76c
+            20454500           20439 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            20476500           20461 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20477500           20462 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fe778  x9:108fe764  PA:108fe774
+            20518500           20503 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108fe779 x20:108fe778  PA:108fe778
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104108
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fe77a x20:108fe779  PA:108fe779
+            20591500           20576 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20592500           20577 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            20594500           20579 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20595500           20580 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fe740  PA:108fe75c
+            20611500           20596 1c001b02 01812403 lw               x8, 24(x2)           x8=108fe7e4  x2:108fe740  PA:108fe758
+            20612500           20597 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108fe740  PA:108fe754
+            20613500           20598 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fe740  PA:108fe750
+            20614500           20599 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fe740  PA:108fe74c
+            20615500           20600 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fe740  PA:108fe748
+            20616500           20601 1c001b0c 02010113 addi             x2, x2, 32           x2=108fe760  x2:108fe740
+            20617500           20602 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108fe7e8 x24:108fe7e8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20658500           20643 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20659500           20644 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20662500           20647 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20663500           20648 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20664500           20649 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20666500           20651 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20667500           20652 1c001778 fddff06f jal              x0, -36            
+            20669500           20654 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20670500           20655 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            20671500           20656 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20672500           20657 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            20673500           20658 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            20674500           20659 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            20675500           20660 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            20676500           20661 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            20677500           20662 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20678500           20663 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104108
+            20682500           20667 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20683500           20668 1c001bca 16a0006f jal              x0, 362            
+            20685500           20670 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20686500           20671 1c001d36 e69ff06f jal              x0, -408           
+            20689500           20674 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20703500           20688 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20704500           20689 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20707500           20692 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20708500           20693 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20709500           20694 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20711500           20696 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20712500           20697 1c001778 fddff06f jal              x0, -36            
+            20714500           20699 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20715500           20700 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            20716500           20701 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20717500           20702 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            20718500           20703 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            20719500           20704 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            20720500           20705 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            20721500           20706 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            20722500           20707 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20723500           20708 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104108
+            20727500           20712 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20728500           20713 1c001bca 16a0006f jal              x0, 362            
+            20730500           20715 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20731500           20716 1c001d36 e69ff06f jal              x0, -408           
+            20734500           20719 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20748500           20733 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20749500           20734 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20752500           20737 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20755500           20740 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108fe760  PA:108fe764
+            20756500           20741 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fe760  PA:108fe768
+            20757500           20742 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fe760  PA:108fe76c
+            20758500           20743 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20759500           20744 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20760500           20745 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20761500           20746 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fe760  PA:108fe764
+            20762500           20747 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20763500           20748 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20764500           20749 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20765500           20750 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20766500           20751 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20767500           20752 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20768500           20753 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20769500           20754 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20787500           20772 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20788500           20773 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20791500           20776 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20792500           20777 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20793500           20778 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20796500           20781 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20799500           20784 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20802500           20787 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20805500           20790 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20806500           20791 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20807500           20792 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20808500           20793 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20811500           20796 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20812500           20797 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20815500           20800 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20816500           20801 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20819500           20804 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20821500           20806 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20824500           20809 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20825500           20810 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20828500           20813 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20829500           20814 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20830500           20815 1c001f42 e09ff06f jal              x0, -504           
+            20832500           20817 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20833500           20818 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fe760  PA:108fe770
+            20834500           20819 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20837500           20822 1c001e34 00440c13 addi             x24, x8, 4          x24=108fe7ec  x8:108fe7e8
+            20838500           20823 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:108fe7e8  PA:108fe7e8
+            20839500           20824 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20842500           20827 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            20845500           20830 1c001e64 00410593 addi             x11, x2, 4          x11=108fe764  x2:108fe760
+            20846500           20831 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20848500           20833 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fe778 x11:108fe764  PA:108fe774
+            20849500           20834 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe764  PA:108fe770
+            20850500           20835 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20851500           20836 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            20885500           20870 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            20886500           20871 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20887500           20872 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20888500           20873 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20891500           20876 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fe764  PA:108fe770
+            20892500           20877 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            20926500           20911 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            20960500           20945 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20991500           20976 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20992500           20977 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            20995500           20980 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20997500           20982 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            21000500           20985 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            21001500           20986 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:108fe778  PA:108fe778
+            21002500           20987 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21003500           20988 1c001a5e 00168693 addi             x13, x13, 1         x13=108fe779 x13:108fe778
+            21004500           20989 1c001a60 fb1ff06f jal              x0, -80            
+            21006500           20991 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21007500           20992 1c001a12 00068023 sb               x0, 0(x13)          x13:108fe779  PA:108fe779
+            21008500           20993 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21010500           20995 1c001e68 f17ff06f jal              x0, -234           
+            21012500           20997 1c001d7e 00410613 addi             x12, x2, 4          x12=108fe764  x2:108fe760
+            21013500           20998 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21014500           20999 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21015500           21000 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21017500           21002 1c001a62 fe010113 addi             x2, x2, -32          x2=108fe740  x2:108fe760
+            21018500           21003 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fe7e8  x2:108fe740  PA:108fe758
+            21019500           21004 1c001a66 01062783 lw               x15, 16(x12)        x15=108fe778 x12:108fe764  PA:108fe774
+            21020500           21005 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fe764  PA:108fe768
+            21021500           21006 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108fe740  PA:108fe754
+            21022500           21007 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fe740  PA:108fe750
+            21023500           21008 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fe740  PA:108fe74c
+            21024500           21009 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fe740  PA:108fe75c
+            21025500           21010 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fe740  PA:108fe748
+            21026500           21011 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21027500           21012 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21028500           21013 1c001a78 00c004b3 add              x9, x0, x12          x9=108fe764 x12:108fe764
+            21029500           21014 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=108fe779 x15:108fe778  PA:108fe778
+            21031500           21016 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            21032500           21017 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21033500           21018 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fe764  PA:108fe76c
+            21035500           21020 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21038500           21023 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            21040500           21025 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21041500           21026 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21044500           21029 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21045500           21030 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21046500           21031 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21049500           21034 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21050500           21035 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21051500           21036 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21052500           21037 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21053500           21038 1c001b36 f71ff06f jal              x0, -144           
+            21055500           21040 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fe764  PA:108fe76c
+            21057500           21042 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21060500           21045 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            21062500           21047 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21063500           21048 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21066500           21051 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            21067500           21052 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21068500           21053 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21069500           21054 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21070500           21055 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fe778  x9:108fe764  PA:108fe774
+            21072500           21057 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=108fe779 x20:108fe778  PA:108fe778
+            21074500           21059 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            21077500           21062 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21078500           21063 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21080500           21065 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            21081500           21066 1c001778 fddff06f jal              x0, -36            
+            21083500           21068 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21084500           21069 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            21085500           21070 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21086500           21071 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            21087500           21072 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            21088500           21073 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            21089500           21074 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            21090500           21075 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            21091500           21076 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21092500           21077 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104108
+            21096500           21081 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21097500           21082 1c001b62 f8bff06f jal              x0, -118           
+            21099500           21084 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fe77a x20:108fe779  PA:108fe779
+            21101500           21086 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21102500           21087 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fe764  PA:108fe764
+            21104500           21089 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21105500           21090 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21108500           21093 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fe740  PA:108fe75c
+            21109500           21094 1c001b02 01812403 lw               x8, 24(x2)           x8=108fe7e8  x2:108fe740  PA:108fe758
+            21110500           21095 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108fe740  PA:108fe754
+            21111500           21096 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fe740  PA:108fe750
+            21112500           21097 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fe740  PA:108fe74c
+            21113500           21098 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fe740  PA:108fe748
+            21114500           21099 1c001b0c 02010113 addi             x2, x2, 32           x2=108fe760  x2:108fe740
+            21115500           21100 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21117500           21102 1c001d86 01800433 add              x8, x0, x24          x8=108fe7ec x24:108fe7ec
+            21118500           21103 1c001d88 fadff06f jal              x0, -84            
+            21120500           21105 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21121500           21106 1c001d36 e69ff06f jal              x0, -408           
+            21124500           21109 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21139500           21124 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21140500           21125 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21143500           21128 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21144500           21129 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21145500           21130 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21147500           21132 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21148500           21133 1c001778 fddff06f jal              x0, -36            
+            21150500           21135 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21151500           21136 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            21152500           21137 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21153500           21138 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            21154500           21139 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            21155500           21140 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            21156500           21141 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            21157500           21142 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            21158500           21143 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21159500           21144 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104108
+            21163500           21148 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21164500           21149 1c001bca 16a0006f jal              x0, 362            
+            21166500           21151 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21167500           21152 1c001d36 e69ff06f jal              x0, -408           
+            21170500           21155 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21186500           21171 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21187500           21172 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21190500           21175 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21191500           21176 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21192500           21177 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21194500           21179 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21195500           21180 1c001778 fddff06f jal              x0, -36            
+            21197500           21182 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21198500           21183 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            21199500           21184 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21200500           21185 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            21201500           21186 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            21202500           21187 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            21203500           21188 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            21204500           21189 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            21205500           21190 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21206500           21191 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104108
+            21210500           21195 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21211500           21196 1c001bca 16a0006f jal              x0, 362            
+            21213500           21198 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21214500           21199 1c001d36 e69ff06f jal              x0, -408           
+            21217500           21202 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21232500           21217 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21233500           21218 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21236500           21221 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21237500           21222 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21238500           21223 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21240500           21225 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21241500           21226 1c001778 fddff06f jal              x0, -36            
+            21243500           21228 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21244500           21229 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000041
+            21245500           21230 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21246500           21231 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000208 x15:00000041
+            21247500           21232 1c001762 00279793 slli             x15, x15, 0x2       x15=00000104 x15:00000041
+            21248500           21233 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000208
+            21249500           21234 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000104 x13:00001f80
+            21250500           21235 1c00176a 00e787b3 add              x15, x15, x14       x15=00000108 x15:00000100 x14:00000008
+            21251500           21236 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21252500           21237 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104108
+            21256500           21241 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21257500           21242 1c001bca 16a0006f jal              x0, 362            
+            21259500           21244 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21260500           21245 1c001d36 e69ff06f jal              x0, -408           
+            21263500           21248 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21278500           21263 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21279500           21264 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21280500           21265 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108fe760  PA:108fe7bc
+            21281500           21266 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108fe760  PA:108fe7b8
+            21282500           21267 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108fe760  PA:108fe7b4
+            21283500           21268 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108fe760  PA:108fe7b0
+            21302500           21287 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000001  x2:108fe760  PA:108fe7ac
+            21305500           21290 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108fe760  PA:108fe7a8
+            21306500           21291 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108fe760  PA:108fe7a4
+            21307500           21292 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108fe760  PA:108fe7a0
+            21308500           21293 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108fe760  PA:108fe79c
+            21309500           21294 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108fe760  PA:108fe798
+            21310500           21295 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108fe760  PA:108fe794
+            21311500           21296 1c001bbe 06010113 addi             x2, x2, 96           x2=108fe7c0  x2:108fe760
+            21312500           21297 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21314500           21299 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108fe7c0  PA:108fe7dc
+            21316500           21301 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21317500           21302 1c001838 04010113 addi             x2, x2, 64           x2=108fe800  x2:108fe7c0
+            21318500           21303 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21320500           21305 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_2.log b/sw/scripts/tracevis/example/traces/trace_core_02_2.log
new file mode 100644
index 0000000..86333d9
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_2.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000042
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000002 x10:00000042
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000042
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000002
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000002
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000042
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000002 x19:00000042
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00000800 x19:00000002 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108fec00 x10:00000800  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000042
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000042
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000002 x12:00000042
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108febc0  x2:108fec00
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108febc0  PA:108febe4
+            18508500           18493 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18509500           18494 1c001818 02c12423 sw               x12, 40(x2)         x12:00000002  x2:108febc0  PA:108febe8
+            18510500           18495 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108febc0  PA:108febec
+            18511500           18496 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18512500           18497 1c00181e 02410693 addi             x13, x2, 36         x13=108febe4  x2:108febc0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108febc0  PA:108febdc
+            18533500           18518 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108febc0  PA:108febf0
+            18534500           18519 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108febc0  PA:108febf4
+            18535500           18520 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108febc0  PA:108febf8
+            18536500           18521 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108febc0  PA:108febfc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108febe4  x2:108febc0  PA:108febcc
+            18553500           18538 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108feb60  x2:108febc0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108feb78  x2:108feb60
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108feb60  PA:108febb8
+            18571500           18556 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108feb60  PA:108febb0
+            18572500           18557 1c001b78 05312623 sw               x19, 76(x2)         x19:00000002  x2:108feb60  PA:108febac
+            18573500           18558 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108feb60  PA:108feba8
+            18574500           18559 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108feb60  PA:108feba4
+            18575500           18560 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108feb60  PA:108feba0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108feb60  PA:108feb9c
+            18597500           18582 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108feb60  PA:108febbc
+            18598500           18583 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108feb60  PA:108febb4
+            18599500           18584 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108feb60  PA:108feb98
+            18600500           18585 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108feb60  PA:108feb94
+            18601500           18586 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18602500           18587 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18603500           18588 1c001b8e 00d00433 add              x8, x0, x13          x8=108febe4 x13:108febe4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108feb78  x2:108feb60  PA:108feb74
+            18618500           18603 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18619500           18604 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18620500           18605 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18621500           18606 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18655500           18640 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18656500           18641 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104110
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18789500           18774 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18790500           18775 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18793500           18778 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18794500           18779 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18795500           18780 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18797500           18782 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18798500           18783 1c001778 fddff06f jal              x0, -36            
+            18800500           18785 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18801500           18786 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18802500           18787 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18803500           18788 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18804500           18789 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18805500           18790 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18806500           18791 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18807500           18792 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18808500           18793 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18809500           18794 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104110
+            18813500           18798 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18814500           18799 1c001bca 16a0006f jal              x0, 362            
+            18816500           18801 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18817500           18802 1c001d36 e69ff06f jal              x0, -408           
+            18820500           18805 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18834500           18819 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18835500           18820 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18838500           18823 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18839500           18824 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18840500           18825 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18842500           18827 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18843500           18828 1c001778 fddff06f jal              x0, -36            
+            18845500           18830 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18846500           18831 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18847500           18832 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18848500           18833 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18849500           18834 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18850500           18835 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18851500           18836 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18852500           18837 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18853500           18838 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18854500           18839 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104110
+            18858500           18843 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18859500           18844 1c001bca 16a0006f jal              x0, 362            
+            18861500           18846 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18862500           18847 1c001d36 e69ff06f jal              x0, -408           
+            18865500           18850 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18883500           18868 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18884500           18869 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18887500           18872 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18888500           18873 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18889500           18874 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18891500           18876 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18892500           18877 1c001778 fddff06f jal              x0, -36            
+            18894500           18879 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18895500           18880 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18896500           18881 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18897500           18882 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18898500           18883 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18899500           18884 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18900500           18885 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18901500           18886 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18902500           18887 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18903500           18888 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104110
+            18907500           18892 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18908500           18893 1c001bca 16a0006f jal              x0, 362            
+            18910500           18895 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18911500           18896 1c001d36 e69ff06f jal              x0, -408           
+            18914500           18899 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18930500           18915 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18931500           18916 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18934500           18919 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18935500           18920 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18936500           18921 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18938500           18923 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18939500           18924 1c001778 fddff06f jal              x0, -36            
+            18941500           18926 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18942500           18927 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18943500           18928 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18944500           18929 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18945500           18930 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18946500           18931 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18947500           18932 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18948500           18933 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18949500           18934 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18950500           18935 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104110
+            18954500           18939 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18955500           18940 1c001bca 16a0006f jal              x0, 362            
+            18957500           18942 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18958500           18943 1c001d36 e69ff06f jal              x0, -408           
+            18961500           18946 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18978500           18963 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18979500           18964 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18982500           18967 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18983500           18968 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18984500           18969 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18986500           18971 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18987500           18972 1c001778 fddff06f jal              x0, -36            
+            18989500           18974 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18990500           18975 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            18991500           18976 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18992500           18977 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            18993500           18978 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            18994500           18979 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            18995500           18980 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            18996500           18981 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            18997500           18982 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18998500           18983 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104110
+            19002500           18987 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19003500           18988 1c001bca 16a0006f jal              x0, 362            
+            19005500           18990 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19006500           18991 1c001d36 e69ff06f jal              x0, -408           
+            19009500           18994 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19024500           19009 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19025500           19010 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19028500           19013 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19029500           19014 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19030500           19015 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19032500           19017 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19033500           19018 1c001778 fddff06f jal              x0, -36            
+            19035500           19020 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19036500           19021 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19037500           19022 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19038500           19023 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19039500           19024 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19040500           19025 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19041500           19026 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19042500           19027 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19043500           19028 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19044500           19029 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104110
+            19048500           19033 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19049500           19034 1c001bca 16a0006f jal              x0, 362            
+            19051500           19036 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19052500           19037 1c001d36 e69ff06f jal              x0, -408           
+            19055500           19040 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19075500           19060 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19076500           19061 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19079500           19064 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19080500           19065 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19081500           19066 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19083500           19068 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19084500           19069 1c001778 fddff06f jal              x0, -36            
+            19086500           19071 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19087500           19072 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19088500           19073 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19089500           19074 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19090500           19075 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19091500           19076 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19092500           19077 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19093500           19078 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19094500           19079 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19095500           19080 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104110
+            19099500           19084 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19100500           19085 1c001bca 16a0006f jal              x0, 362            
+            19102500           19087 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19103500           19088 1c001d36 e69ff06f jal              x0, -408           
+            19106500           19091 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19120500           19105 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19121500           19106 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19124500           19109 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19125500           19110 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19126500           19111 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19128500           19113 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19129500           19114 1c001778 fddff06f jal              x0, -36            
+            19131500           19116 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19132500           19117 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19133500           19118 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19134500           19119 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19135500           19120 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19136500           19121 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19137500           19122 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19138500           19123 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19139500           19124 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19140500           19125 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104110
+            19144500           19129 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19145500           19130 1c001bca 16a0006f jal              x0, 362            
+            19147500           19132 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19148500           19133 1c001d36 e69ff06f jal              x0, -408           
+            19151500           19136 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19166500           19151 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19167500           19152 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19170500           19155 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19171500           19156 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19172500           19157 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19174500           19159 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19175500           19160 1c001778 fddff06f jal              x0, -36            
+            19177500           19162 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19178500           19163 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19179500           19164 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19180500           19165 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19181500           19166 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19182500           19167 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19183500           19168 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19184500           19169 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19185500           19170 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19186500           19171 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104110
+            19190500           19175 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19191500           19176 1c001bca 16a0006f jal              x0, 362            
+            19193500           19178 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19194500           19179 1c001d36 e69ff06f jal              x0, -408           
+            19197500           19182 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19218500           19203 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19219500           19204 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19222500           19207 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19223500           19208 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19224500           19209 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19226500           19211 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19227500           19212 1c001778 fddff06f jal              x0, -36            
+            19229500           19214 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19230500           19215 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19231500           19216 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19232500           19217 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19233500           19218 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19234500           19219 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19235500           19220 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19236500           19221 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19237500           19222 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19238500           19223 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104110
+            19242500           19227 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19243500           19228 1c001bca 16a0006f jal              x0, 362            
+            19245500           19230 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19246500           19231 1c001d36 e69ff06f jal              x0, -408           
+            19249500           19234 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19263500           19248 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19264500           19249 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19267500           19252 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19268500           19253 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19269500           19254 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19271500           19256 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19272500           19257 1c001778 fddff06f jal              x0, -36            
+            19274500           19259 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19275500           19260 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19276500           19261 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19277500           19262 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19278500           19263 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19279500           19264 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19280500           19265 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19281500           19266 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19282500           19267 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19283500           19268 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104110
+            19287500           19272 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19288500           19273 1c001bca 16a0006f jal              x0, 362            
+            19290500           19275 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19291500           19276 1c001d36 e69ff06f jal              x0, -408           
+            19294500           19279 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19308500           19293 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19309500           19294 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19312500           19297 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19313500           19298 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19314500           19299 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19316500           19301 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19317500           19302 1c001778 fddff06f jal              x0, -36            
+            19319500           19304 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19320500           19305 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19321500           19306 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19322500           19307 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19323500           19308 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19324500           19309 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19325500           19310 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19326500           19311 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19327500           19312 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19328500           19313 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104110
+            19332500           19317 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19333500           19318 1c001bca 16a0006f jal              x0, 362            
+            19335500           19320 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19336500           19321 1c001d36 e69ff06f jal              x0, -408           
+            19339500           19324 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19360500           19345 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19361500           19346 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19364500           19349 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19365500           19350 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19366500           19351 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19368500           19353 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19369500           19354 1c001778 fddff06f jal              x0, -36            
+            19371500           19356 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19372500           19357 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19373500           19358 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19374500           19359 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19375500           19360 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19376500           19361 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19377500           19362 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19378500           19363 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19379500           19364 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19380500           19365 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104110
+            19384500           19369 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19385500           19370 1c001bca 16a0006f jal              x0, 362            
+            19387500           19372 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19388500           19373 1c001d36 e69ff06f jal              x0, -408           
+            19391500           19376 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19410500           19395 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19411500           19396 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19414500           19399 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19415500           19400 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19416500           19401 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19418500           19403 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19419500           19404 1c001778 fddff06f jal              x0, -36            
+            19421500           19406 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19422500           19407 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            19423500           19408 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19424500           19409 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            19425500           19410 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            19426500           19411 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            19427500           19412 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            19428500           19413 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            19429500           19414 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19430500           19415 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104110
+            19434500           19419 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19435500           19420 1c001bca 16a0006f jal              x0, 362            
+            19437500           19422 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19438500           19423 1c001d36 e69ff06f jal              x0, -408           
+            19441500           19426 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19460500           19445 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19461500           19446 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19464500           19449 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19467500           19452 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108feb60  PA:108feb64
+            19488500           19473 1c001bd0 00012423 sw               x0, 8(x2)            x2:108feb60  PA:108feb68
+            19489500           19474 1c001bd2 00010623 sb               x0, 12(x2)           x2:108feb60  PA:108feb6c
+            19490500           19475 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19491500           19476 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108feb60  PA:108feb64
+            19518500           19503 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19519500           19504 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19520500           19505 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19521500           19506 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19522500           19507 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19557500           19542 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19562500           19547 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108feb60  PA:108feb70
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108febe8  x8:108febe4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108febe4  PA:108febe4
+            19947500           19932 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108feb64  x2:108feb60
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108feb78 x11:108feb64  PA:108feb74
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108feb64  PA:108feb70
+            20043500           20028 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20044500           20029 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20078500           20063 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20079500           20064 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20080500           20065 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20081500           20066 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20084500           20069 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108feb64  PA:108feb70
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108feb78  PA:108feb78
+            20247500           20232 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20248500           20233 1c001a5e 00168693 addi             x13, x13, 1         x13=108feb79 x13:108feb78
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108feb79  PA:108feb79
+            20267500           20252 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20269500           20254 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108feb64  x2:108feb60
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108feb40  x2:108feb60
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108febe4  x2:108feb40  PA:108feb58
+            20319500           20304 1c001a66 01062783 lw               x15, 16(x12)        x15=108feb78 x12:108feb64  PA:108feb74
+            20320500           20305 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108feb64  PA:108feb68
+            20321500           20306 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108feb40  PA:108feb54
+            20322500           20307 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108feb40  PA:108feb50
+            20323500           20308 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108feb40  PA:108feb4c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108feb40  PA:108feb5c
+            20340500           20325 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108feb40  PA:108feb48
+            20341500           20326 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20342500           20327 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20343500           20328 1c001a78 00c004b3 add              x9, x0, x12          x9=108feb64 x12:108feb64
+            20344500           20329 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108feb79 x15:108feb78  PA:108feb78
+            20346500           20331 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108feb64  PA:108feb6c
+            20369500           20354 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20372500           20357 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108feb64  PA:108feb6c
+            20450500           20435 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            20470500           20455 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20471500           20456 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108feb78  x9:108feb64  PA:108feb74
+            20512500           20497 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108feb79 x20:108feb78  PA:108feb78
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104110
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108feb7a x20:108feb79  PA:108feb79
+            20587500           20572 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20588500           20573 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            20590500           20575 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20591500           20576 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108feb40  PA:108feb5c
+            20612500           20597 1c001b02 01812403 lw               x8, 24(x2)           x8=108febe4  x2:108feb40  PA:108feb58
+            20613500           20598 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108feb40  PA:108feb54
+            20614500           20599 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108feb40  PA:108feb50
+            20615500           20600 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108feb40  PA:108feb4c
+            20616500           20601 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108feb40  PA:108feb48
+            20617500           20602 1c001b0c 02010113 addi             x2, x2, 32           x2=108feb60  x2:108feb40
+            20618500           20603 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108febe8 x24:108febe8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20660500           20645 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20661500           20646 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20664500           20649 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20665500           20650 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20666500           20651 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20668500           20653 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20669500           20654 1c001778 fddff06f jal              x0, -36            
+            20671500           20656 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20672500           20657 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            20673500           20658 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20674500           20659 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            20675500           20660 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            20676500           20661 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            20677500           20662 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            20678500           20663 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            20679500           20664 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20680500           20665 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104110
+            20684500           20669 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20685500           20670 1c001bca 16a0006f jal              x0, 362            
+            20687500           20672 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20688500           20673 1c001d36 e69ff06f jal              x0, -408           
+            20691500           20676 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20705500           20690 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20706500           20691 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20709500           20694 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20710500           20695 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20711500           20696 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20713500           20698 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20714500           20699 1c001778 fddff06f jal              x0, -36            
+            20716500           20701 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20717500           20702 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            20718500           20703 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20719500           20704 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            20720500           20705 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            20721500           20706 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            20722500           20707 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            20723500           20708 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            20724500           20709 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20725500           20710 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104110
+            20729500           20714 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20730500           20715 1c001bca 16a0006f jal              x0, 362            
+            20732500           20717 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20733500           20718 1c001d36 e69ff06f jal              x0, -408           
+            20736500           20721 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20750500           20735 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20751500           20736 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20754500           20739 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20757500           20742 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108feb60  PA:108feb64
+            20758500           20743 1c001bd0 00012423 sw               x0, 8(x2)            x2:108feb60  PA:108feb68
+            20759500           20744 1c001bd2 00010623 sb               x0, 12(x2)           x2:108feb60  PA:108feb6c
+            20760500           20745 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20761500           20746 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20762500           20747 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20763500           20748 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108feb60  PA:108feb64
+            20764500           20749 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20765500           20750 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20766500           20751 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20767500           20752 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20768500           20753 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20769500           20754 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20770500           20755 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20771500           20756 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20789500           20774 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20790500           20775 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20793500           20778 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20794500           20779 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20795500           20780 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20798500           20783 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20801500           20786 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20804500           20789 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20807500           20792 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20808500           20793 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20809500           20794 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20810500           20795 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20813500           20798 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20814500           20799 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20817500           20802 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20818500           20803 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20821500           20806 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20823500           20808 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20826500           20811 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20827500           20812 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20830500           20815 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20831500           20816 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20832500           20817 1c001f42 e09ff06f jal              x0, -504           
+            20834500           20819 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20835500           20820 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108feb60  PA:108feb70
+            20836500           20821 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20839500           20824 1c001e34 00440c13 addi             x24, x8, 4          x24=108febec  x8:108febe8
+            20840500           20825 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108febe8  PA:108febe8
+            20841500           20826 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20844500           20829 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20847500           20832 1c001e64 00410593 addi             x11, x2, 4          x11=108feb64  x2:108feb60
+            20848500           20833 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20850500           20835 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108feb78 x11:108feb64  PA:108feb74
+            20851500           20836 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108feb64  PA:108feb70
+            20852500           20837 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20853500           20838 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20887500           20872 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20888500           20873 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20889500           20874 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20890500           20875 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20893500           20878 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108feb64  PA:108feb70
+            20894500           20879 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20928500           20913 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20962500           20947 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20993500           20978 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20994500           20979 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20997500           20982 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20999500           20984 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            21002500           20987 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            21003500           20988 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108feb78  PA:108feb78
+            21004500           20989 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21005500           20990 1c001a5e 00168693 addi             x13, x13, 1         x13=108feb79 x13:108feb78
+            21006500           20991 1c001a60 fb1ff06f jal              x0, -80            
+            21008500           20993 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21009500           20994 1c001a12 00068023 sb               x0, 0(x13)          x13:108feb79  PA:108feb79
+            21010500           20995 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21012500           20997 1c001e68 f17ff06f jal              x0, -234           
+            21014500           20999 1c001d7e 00410613 addi             x12, x2, 4          x12=108feb64  x2:108feb60
+            21015500           21000 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21016500           21001 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21017500           21002 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21019500           21004 1c001a62 fe010113 addi             x2, x2, -32          x2=108feb40  x2:108feb60
+            21020500           21005 1c001a64 00812c23 sw               x8, 24(x2)           x8:108febe8  x2:108feb40  PA:108feb58
+            21021500           21006 1c001a66 01062783 lw               x15, 16(x12)        x15=108feb78 x12:108feb64  PA:108feb74
+            21022500           21007 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108feb64  PA:108feb68
+            21023500           21008 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108feb40  PA:108feb54
+            21024500           21009 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108feb40  PA:108feb50
+            21025500           21010 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108feb40  PA:108feb4c
+            21026500           21011 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108feb40  PA:108feb5c
+            21027500           21012 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108feb40  PA:108feb48
+            21028500           21013 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21029500           21014 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21030500           21015 1c001a78 00c004b3 add              x9, x0, x12          x9=108feb64 x12:108feb64
+            21031500           21016 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108feb79 x15:108feb78  PA:108feb78
+            21033500           21018 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            21034500           21019 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21035500           21020 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108feb64  PA:108feb6c
+            21037500           21022 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21040500           21025 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            21042500           21027 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21043500           21028 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21046500           21031 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21047500           21032 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21048500           21033 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21051500           21036 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21052500           21037 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21053500           21038 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21054500           21039 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21055500           21040 1c001b36 f71ff06f jal              x0, -144           
+            21057500           21042 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108feb64  PA:108feb6c
+            21059500           21044 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21062500           21047 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            21064500           21049 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21065500           21050 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21068500           21053 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            21069500           21054 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21070500           21055 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21071500           21056 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21072500           21057 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108feb78  x9:108feb64  PA:108feb74
+            21074500           21059 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108feb79 x20:108feb78  PA:108feb78
+            21076500           21061 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            21079500           21064 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21080500           21065 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21082500           21067 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            21083500           21068 1c001778 fddff06f jal              x0, -36            
+            21085500           21070 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21086500           21071 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            21087500           21072 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21088500           21073 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            21089500           21074 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            21090500           21075 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            21091500           21076 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            21092500           21077 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            21093500           21078 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21094500           21079 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104110
+            21098500           21083 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21099500           21084 1c001b62 f8bff06f jal              x0, -118           
+            21101500           21086 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108feb7a x20:108feb79  PA:108feb79
+            21103500           21088 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21104500           21089 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108feb64  PA:108feb64
+            21106500           21091 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21107500           21092 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21110500           21095 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108feb40  PA:108feb5c
+            21111500           21096 1c001b02 01812403 lw               x8, 24(x2)           x8=108febe8  x2:108feb40  PA:108feb58
+            21112500           21097 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108feb40  PA:108feb54
+            21113500           21098 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108feb40  PA:108feb50
+            21114500           21099 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108feb40  PA:108feb4c
+            21115500           21100 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108feb40  PA:108feb48
+            21116500           21101 1c001b0c 02010113 addi             x2, x2, 32           x2=108feb60  x2:108feb40
+            21117500           21102 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21119500           21104 1c001d86 01800433 add              x8, x0, x24          x8=108febec x24:108febec
+            21120500           21105 1c001d88 fadff06f jal              x0, -84            
+            21122500           21107 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21123500           21108 1c001d36 e69ff06f jal              x0, -408           
+            21126500           21111 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21146500           21131 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21147500           21132 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21150500           21135 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21151500           21136 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21152500           21137 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21154500           21139 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21155500           21140 1c001778 fddff06f jal              x0, -36            
+            21157500           21142 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21158500           21143 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            21159500           21144 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21160500           21145 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            21161500           21146 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            21162500           21147 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            21163500           21148 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            21164500           21149 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            21165500           21150 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21166500           21151 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104110
+            21170500           21155 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21171500           21156 1c001bca 16a0006f jal              x0, 362            
+            21173500           21158 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21174500           21159 1c001d36 e69ff06f jal              x0, -408           
+            21177500           21162 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21192500           21177 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21193500           21178 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21196500           21181 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21197500           21182 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21198500           21183 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21200500           21185 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21201500           21186 1c001778 fddff06f jal              x0, -36            
+            21203500           21188 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21204500           21189 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            21205500           21190 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21206500           21191 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            21207500           21192 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            21208500           21193 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            21209500           21194 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            21210500           21195 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            21211500           21196 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21212500           21197 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104110
+            21216500           21201 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21217500           21202 1c001bca 16a0006f jal              x0, 362            
+            21219500           21204 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21220500           21205 1c001d36 e69ff06f jal              x0, -408           
+            21223500           21208 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21238500           21223 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21239500           21224 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21242500           21227 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21243500           21228 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21244500           21229 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21246500           21231 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21247500           21232 1c001778 fddff06f jal              x0, -36            
+            21249500           21234 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21250500           21235 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000042
+            21251500           21236 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21252500           21237 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000210 x15:00000042
+            21253500           21238 1c001762 00279793 slli             x15, x15, 0x2       x15=00000108 x15:00000042
+            21254500           21239 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000210
+            21255500           21240 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000108 x13:00001f80
+            21256500           21241 1c00176a 00e787b3 add              x15, x15, x14       x15=00000110 x15:00000100 x14:00000010
+            21257500           21242 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21258500           21243 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104110
+            21262500           21247 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21263500           21248 1c001bca 16a0006f jal              x0, 362            
+            21265500           21250 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21266500           21251 1c001d36 e69ff06f jal              x0, -408           
+            21269500           21254 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21284500           21269 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21285500           21270 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21286500           21271 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108feb60  PA:108febbc
+            21287500           21272 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108feb60  PA:108febb8
+            21288500           21273 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108feb60  PA:108febb4
+            21289500           21274 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108feb60  PA:108febb0
+            21302500           21287 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000002  x2:108feb60  PA:108febac
+            21303500           21288 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108feb60  PA:108feba8
+            21304500           21289 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108feb60  PA:108feba4
+            21305500           21290 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108feb60  PA:108feba0
+            21306500           21291 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108feb60  PA:108feb9c
+            21307500           21292 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108feb60  PA:108feb98
+            21308500           21293 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108feb60  PA:108feb94
+            21309500           21294 1c001bbe 06010113 addi             x2, x2, 96           x2=108febc0  x2:108feb60
+            21310500           21295 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21312500           21297 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108febc0  PA:108febdc
+            21313500           21298 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21314500           21299 1c001838 04010113 addi             x2, x2, 64           x2=108fec00  x2:108febc0
+            21315500           21300 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21317500           21302 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_3.log b/sw/scripts/tracevis/example/traces/trace_core_02_3.log
new file mode 100644
index 0000000..dbfaf7a
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_3.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000043
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000003 x10:00000043
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000043
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000003
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000003
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000043
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000003 x19:00000043
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00000c00 x19:00000003 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108ff000 x10:00000c00  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000043
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000043
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000003 x12:00000043
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108fefc0  x2:108ff000
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108fefc0  PA:108fefe4
+            18504500           18489 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18505500           18490 1c001818 02c12423 sw               x12, 40(x2)         x12:00000003  x2:108fefc0  PA:108fefe8
+            18506500           18491 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108fefc0  PA:108fefec
+            18507500           18492 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18508500           18493 1c00181e 02410693 addi             x13, x2, 36         x13=108fefe4  x2:108fefc0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108fefc0  PA:108fefdc
+            18532500           18517 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108fefc0  PA:108feff0
+            18533500           18518 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108fefc0  PA:108feff4
+            18534500           18519 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108fefc0  PA:108feff8
+            18535500           18520 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108fefc0  PA:108feffc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108fefe4  x2:108fefc0  PA:108fefcc
+            18552500           18537 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108fef60  x2:108fefc0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108fef78  x2:108fef60
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108fef60  PA:108fefb8
+            18572500           18557 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108fef60  PA:108fefb0
+            18573500           18558 1c001b78 05312623 sw               x19, 76(x2)         x19:00000003  x2:108fef60  PA:108fefac
+            18574500           18559 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108fef60  PA:108fefa8
+            18575500           18560 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108fef60  PA:108fefa4
+            18576500           18561 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108fef60  PA:108fefa0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108fef60  PA:108fef9c
+            18596500           18581 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108fef60  PA:108fefbc
+            18597500           18582 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108fef60  PA:108fefb4
+            18598500           18583 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108fef60  PA:108fef98
+            18599500           18584 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108fef60  PA:108fef94
+            18600500           18585 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18601500           18586 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18602500           18587 1c001b8e 00d00433 add              x8, x0, x13          x8=108fefe4 x13:108fefe4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108fef78  x2:108fef60  PA:108fef74
+            18619500           18604 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18620500           18605 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18621500           18606 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18622500           18607 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18657500           18642 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18658500           18643 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104118
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18791500           18776 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18792500           18777 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18795500           18780 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18796500           18781 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18797500           18782 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18799500           18784 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18800500           18785 1c001778 fddff06f jal              x0, -36            
+            18802500           18787 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18803500           18788 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18804500           18789 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18805500           18790 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18806500           18791 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18807500           18792 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18808500           18793 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            18809500           18794 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            18810500           18795 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18811500           18796 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104118
+            18815500           18800 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18816500           18801 1c001bca 16a0006f jal              x0, 362            
+            18818500           18803 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18819500           18804 1c001d36 e69ff06f jal              x0, -408           
+            18822500           18807 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18838500           18823 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18839500           18824 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18842500           18827 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18843500           18828 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18844500           18829 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18846500           18831 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18847500           18832 1c001778 fddff06f jal              x0, -36            
+            18849500           18834 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18850500           18835 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18851500           18836 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18852500           18837 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18853500           18838 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18854500           18839 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18855500           18840 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            18856500           18841 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            18857500           18842 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18858500           18843 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104118
+            18862500           18847 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18863500           18848 1c001bca 16a0006f jal              x0, 362            
+            18865500           18850 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18866500           18851 1c001d36 e69ff06f jal              x0, -408           
+            18869500           18854 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18886500           18871 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18887500           18872 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18890500           18875 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18891500           18876 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18892500           18877 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18894500           18879 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18895500           18880 1c001778 fddff06f jal              x0, -36            
+            18897500           18882 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18898500           18883 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18899500           18884 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18900500           18885 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18901500           18886 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18902500           18887 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18903500           18888 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            18904500           18889 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            18905500           18890 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18906500           18891 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104118
+            18910500           18895 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18911500           18896 1c001bca 16a0006f jal              x0, 362            
+            18913500           18898 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18914500           18899 1c001d36 e69ff06f jal              x0, -408           
+            18917500           18902 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18933500           18918 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18934500           18919 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18937500           18922 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18938500           18923 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18939500           18924 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18941500           18926 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18942500           18927 1c001778 fddff06f jal              x0, -36            
+            18944500           18929 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18945500           18930 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18946500           18931 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18947500           18932 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18948500           18933 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18949500           18934 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18950500           18935 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            18951500           18936 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            18952500           18937 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18953500           18938 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104118
+            18957500           18942 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18958500           18943 1c001bca 16a0006f jal              x0, 362            
+            18960500           18945 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18961500           18946 1c001d36 e69ff06f jal              x0, -408           
+            18964500           18949 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18982500           18967 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18983500           18968 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18986500           18971 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18987500           18972 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18988500           18973 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18990500           18975 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18991500           18976 1c001778 fddff06f jal              x0, -36            
+            18993500           18978 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18994500           18979 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            18995500           18980 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18996500           18981 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            18997500           18982 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            18998500           18983 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            18999500           18984 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19000500           18985 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19001500           18986 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19002500           18987 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104118
+            19006500           18991 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19007500           18992 1c001bca 16a0006f jal              x0, 362            
+            19009500           18994 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19010500           18995 1c001d36 e69ff06f jal              x0, -408           
+            19013500           18998 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19028500           19013 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19029500           19014 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19032500           19017 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19033500           19018 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19034500           19019 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19036500           19021 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19037500           19022 1c001778 fddff06f jal              x0, -36            
+            19039500           19024 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19040500           19025 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19041500           19026 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19042500           19027 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19043500           19028 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19044500           19029 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19045500           19030 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19046500           19031 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19047500           19032 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19048500           19033 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104118
+            19052500           19037 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19053500           19038 1c001bca 16a0006f jal              x0, 362            
+            19055500           19040 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19056500           19041 1c001d36 e69ff06f jal              x0, -408           
+            19059500           19044 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19077500           19062 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19078500           19063 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19081500           19066 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19082500           19067 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19083500           19068 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19085500           19070 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19086500           19071 1c001778 fddff06f jal              x0, -36            
+            19088500           19073 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19089500           19074 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19090500           19075 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19091500           19076 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19092500           19077 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19093500           19078 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19094500           19079 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19095500           19080 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19096500           19081 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19097500           19082 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104118
+            19101500           19086 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19102500           19087 1c001bca 16a0006f jal              x0, 362            
+            19104500           19089 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19105500           19090 1c001d36 e69ff06f jal              x0, -408           
+            19108500           19093 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19123500           19108 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19124500           19109 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19127500           19112 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19128500           19113 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19129500           19114 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19131500           19116 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19132500           19117 1c001778 fddff06f jal              x0, -36            
+            19134500           19119 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19135500           19120 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19136500           19121 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19137500           19122 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19138500           19123 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19139500           19124 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19140500           19125 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19141500           19126 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19142500           19127 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19143500           19128 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104118
+            19147500           19132 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19148500           19133 1c001bca 16a0006f jal              x0, 362            
+            19150500           19135 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19151500           19136 1c001d36 e69ff06f jal              x0, -408           
+            19154500           19139 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19169500           19154 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19170500           19155 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19173500           19158 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19174500           19159 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19175500           19160 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19177500           19162 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19178500           19163 1c001778 fddff06f jal              x0, -36            
+            19180500           19165 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19181500           19166 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19182500           19167 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19183500           19168 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19184500           19169 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19185500           19170 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19186500           19171 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19187500           19172 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19188500           19173 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19189500           19174 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104118
+            19193500           19178 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19194500           19179 1c001bca 16a0006f jal              x0, 362            
+            19196500           19181 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19197500           19182 1c001d36 e69ff06f jal              x0, -408           
+            19200500           19185 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19220500           19205 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19221500           19206 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19224500           19209 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19225500           19210 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19226500           19211 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19228500           19213 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19229500           19214 1c001778 fddff06f jal              x0, -36            
+            19231500           19216 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19232500           19217 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19233500           19218 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19234500           19219 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19235500           19220 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19236500           19221 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19237500           19222 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19238500           19223 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19239500           19224 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19240500           19225 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104118
+            19244500           19229 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19245500           19230 1c001bca 16a0006f jal              x0, 362            
+            19247500           19232 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19248500           19233 1c001d36 e69ff06f jal              x0, -408           
+            19251500           19236 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19266500           19251 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19267500           19252 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19270500           19255 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19271500           19256 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19272500           19257 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19274500           19259 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19275500           19260 1c001778 fddff06f jal              x0, -36            
+            19277500           19262 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19278500           19263 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19279500           19264 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19280500           19265 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19281500           19266 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19282500           19267 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19283500           19268 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19284500           19269 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19285500           19270 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19286500           19271 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104118
+            19290500           19275 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19291500           19276 1c001bca 16a0006f jal              x0, 362            
+            19293500           19278 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19294500           19279 1c001d36 e69ff06f jal              x0, -408           
+            19297500           19282 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19312500           19297 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19313500           19298 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19316500           19301 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19317500           19302 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19318500           19303 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19320500           19305 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19321500           19306 1c001778 fddff06f jal              x0, -36            
+            19323500           19308 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19324500           19309 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19325500           19310 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19326500           19311 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19327500           19312 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19328500           19313 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19329500           19314 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19330500           19315 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19331500           19316 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19332500           19317 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104118
+            19336500           19321 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19337500           19322 1c001bca 16a0006f jal              x0, 362            
+            19339500           19324 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19340500           19325 1c001d36 e69ff06f jal              x0, -408           
+            19343500           19328 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19366500           19351 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19367500           19352 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19370500           19355 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19371500           19356 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19372500           19357 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19374500           19359 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19375500           19360 1c001778 fddff06f jal              x0, -36            
+            19377500           19362 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19378500           19363 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19379500           19364 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19380500           19365 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19381500           19366 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19382500           19367 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19383500           19368 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19384500           19369 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19385500           19370 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19386500           19371 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104118
+            19390500           19375 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19391500           19376 1c001bca 16a0006f jal              x0, 362            
+            19393500           19378 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19394500           19379 1c001d36 e69ff06f jal              x0, -408           
+            19397500           19382 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19416500           19401 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19417500           19402 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19420500           19405 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19421500           19406 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19422500           19407 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19424500           19409 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19425500           19410 1c001778 fddff06f jal              x0, -36            
+            19427500           19412 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19428500           19413 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            19429500           19414 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19430500           19415 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            19431500           19416 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            19432500           19417 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            19433500           19418 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            19434500           19419 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            19435500           19420 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19436500           19421 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104118
+            19440500           19425 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19441500           19426 1c001bca 16a0006f jal              x0, 362            
+            19443500           19428 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19444500           19429 1c001d36 e69ff06f jal              x0, -408           
+            19447500           19432 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19466500           19451 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19467500           19452 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19470500           19455 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19473500           19458 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108fef60  PA:108fef64
+            19488500           19473 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fef60  PA:108fef68
+            19490500           19475 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fef60  PA:108fef6c
+            19491500           19476 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19492500           19477 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fef60  PA:108fef64
+            19517500           19502 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19518500           19503 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19519500           19504 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19520500           19505 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19521500           19506 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19561500           19546 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19562500           19547 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fef60  PA:108fef70
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108fefe8  x8:108fefe4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108fefe4  PA:108fefe4
+            19946500           19931 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108fef64  x2:108fef60
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fef78 x11:108fef64  PA:108fef74
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fef64  PA:108fef70
+            20044500           20029 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20045500           20030 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20079500           20064 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20080500           20065 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20081500           20066 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20082500           20067 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20085500           20070 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fef64  PA:108fef70
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108fef78  PA:108fef78
+            20248500           20233 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20249500           20234 1c001a5e 00168693 addi             x13, x13, 1         x13=108fef79 x13:108fef78
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108fef79  PA:108fef79
+            20268500           20253 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20269500           20254 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108fef64  x2:108fef60
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108fef40  x2:108fef60
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fefe4  x2:108fef40  PA:108fef58
+            20320500           20305 1c001a66 01062783 lw               x15, 16(x12)        x15=108fef78 x12:108fef64  PA:108fef74
+            20321500           20306 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fef64  PA:108fef68
+            20322500           20307 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108fef40  PA:108fef54
+            20323500           20308 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fef40  PA:108fef50
+            20324500           20309 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fef40  PA:108fef4c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fef40  PA:108fef5c
+            20339500           20324 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fef40  PA:108fef48
+            20340500           20325 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20341500           20326 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20342500           20327 1c001a78 00c004b3 add              x9, x0, x12          x9=108fef64 x12:108fef64
+            20343500           20328 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108fef79 x15:108fef78  PA:108fef78
+            20345500           20330 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fef64  PA:108fef6c
+            20363500           20348 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20366500           20351 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fef64  PA:108fef6c
+            20451500           20436 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            20471500           20456 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20472500           20457 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fef78  x9:108fef64  PA:108fef74
+            20513500           20498 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108fef79 x20:108fef78  PA:108fef78
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104118
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fef7a x20:108fef79  PA:108fef79
+            20588500           20573 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20589500           20574 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            20591500           20576 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20592500           20577 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fef40  PA:108fef5c
+            20613500           20598 1c001b02 01812403 lw               x8, 24(x2)           x8=108fefe4  x2:108fef40  PA:108fef58
+            20614500           20599 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108fef40  PA:108fef54
+            20615500           20600 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fef40  PA:108fef50
+            20616500           20601 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fef40  PA:108fef4c
+            20617500           20602 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fef40  PA:108fef48
+            20618500           20603 1c001b0c 02010113 addi             x2, x2, 32           x2=108fef60  x2:108fef40
+            20619500           20604 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108fefe8 x24:108fefe8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20662500           20647 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20663500           20648 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20666500           20651 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20667500           20652 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20668500           20653 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20670500           20655 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20671500           20656 1c001778 fddff06f jal              x0, -36            
+            20673500           20658 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20674500           20659 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            20675500           20660 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20676500           20661 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            20677500           20662 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            20678500           20663 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            20679500           20664 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            20680500           20665 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            20681500           20666 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20682500           20667 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104118
+            20686500           20671 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20687500           20672 1c001bca 16a0006f jal              x0, 362            
+            20689500           20674 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20690500           20675 1c001d36 e69ff06f jal              x0, -408           
+            20693500           20678 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20707500           20692 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20708500           20693 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20711500           20696 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20712500           20697 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20713500           20698 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20715500           20700 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20716500           20701 1c001778 fddff06f jal              x0, -36            
+            20718500           20703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20719500           20704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            20720500           20705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20721500           20706 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            20722500           20707 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            20723500           20708 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            20724500           20709 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            20725500           20710 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            20726500           20711 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20727500           20712 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104118
+            20731500           20716 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20732500           20717 1c001bca 16a0006f jal              x0, 362            
+            20734500           20719 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20735500           20720 1c001d36 e69ff06f jal              x0, -408           
+            20738500           20723 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20753500           20738 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20754500           20739 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20757500           20742 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20760500           20745 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108fef60  PA:108fef64
+            20761500           20746 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fef60  PA:108fef68
+            20762500           20747 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fef60  PA:108fef6c
+            20763500           20748 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20764500           20749 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20765500           20750 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20766500           20751 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fef60  PA:108fef64
+            20767500           20752 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20768500           20753 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20769500           20754 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20770500           20755 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20771500           20756 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20772500           20757 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20773500           20758 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20774500           20759 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20791500           20776 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20792500           20777 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20795500           20780 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20796500           20781 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20797500           20782 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20800500           20785 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20803500           20788 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20806500           20791 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20809500           20794 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20810500           20795 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20811500           20796 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20812500           20797 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20815500           20800 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20816500           20801 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20819500           20804 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20820500           20805 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20823500           20808 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20825500           20810 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20828500           20813 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20829500           20814 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20832500           20817 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20833500           20818 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20834500           20819 1c001f42 e09ff06f jal              x0, -504           
+            20836500           20821 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20837500           20822 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fef60  PA:108fef70
+            20838500           20823 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20841500           20826 1c001e34 00440c13 addi             x24, x8, 4          x24=108fefec  x8:108fefe8
+            20842500           20827 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:108fefe8  PA:108fefe8
+            20843500           20828 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20846500           20831 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20849500           20834 1c001e64 00410593 addi             x11, x2, 4          x11=108fef64  x2:108fef60
+            20850500           20835 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20852500           20837 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fef78 x11:108fef64  PA:108fef74
+            20853500           20838 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fef64  PA:108fef70
+            20854500           20839 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20855500           20840 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20889500           20874 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20890500           20875 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20891500           20876 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20892500           20877 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20895500           20880 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fef64  PA:108fef70
+            20896500           20881 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20930500           20915 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20964500           20949 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20995500           20980 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20996500           20981 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20999500           20984 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21001500           20986 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            21004500           20989 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            21005500           20990 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:108fef78  PA:108fef78
+            21006500           20991 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21007500           20992 1c001a5e 00168693 addi             x13, x13, 1         x13=108fef79 x13:108fef78
+            21008500           20993 1c001a60 fb1ff06f jal              x0, -80            
+            21010500           20995 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21011500           20996 1c001a12 00068023 sb               x0, 0(x13)          x13:108fef79  PA:108fef79
+            21012500           20997 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21014500           20999 1c001e68 f17ff06f jal              x0, -234           
+            21016500           21001 1c001d7e 00410613 addi             x12, x2, 4          x12=108fef64  x2:108fef60
+            21017500           21002 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21018500           21003 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21019500           21004 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21021500           21006 1c001a62 fe010113 addi             x2, x2, -32          x2=108fef40  x2:108fef60
+            21022500           21007 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fefe8  x2:108fef40  PA:108fef58
+            21023500           21008 1c001a66 01062783 lw               x15, 16(x12)        x15=108fef78 x12:108fef64  PA:108fef74
+            21024500           21009 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fef64  PA:108fef68
+            21025500           21010 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108fef40  PA:108fef54
+            21026500           21011 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fef40  PA:108fef50
+            21027500           21012 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fef40  PA:108fef4c
+            21028500           21013 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fef40  PA:108fef5c
+            21029500           21014 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fef40  PA:108fef48
+            21030500           21015 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21031500           21016 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21032500           21017 1c001a78 00c004b3 add              x9, x0, x12          x9=108fef64 x12:108fef64
+            21033500           21018 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=108fef79 x15:108fef78  PA:108fef78
+            21035500           21020 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            21036500           21021 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21037500           21022 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fef64  PA:108fef6c
+            21039500           21024 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21042500           21027 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            21044500           21029 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21045500           21030 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21048500           21033 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21049500           21034 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21050500           21035 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21053500           21038 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21054500           21039 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21055500           21040 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21056500           21041 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21057500           21042 1c001b36 f71ff06f jal              x0, -144           
+            21059500           21044 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fef64  PA:108fef6c
+            21061500           21046 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21064500           21049 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            21066500           21051 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21067500           21052 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21070500           21055 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            21071500           21056 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21072500           21057 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21073500           21058 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21074500           21059 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fef78  x9:108fef64  PA:108fef74
+            21076500           21061 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=108fef79 x20:108fef78  PA:108fef78
+            21078500           21063 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21082500           21067 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21084500           21069 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21085500           21070 1c001778 fddff06f jal              x0, -36            
+            21087500           21072 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21088500           21073 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            21089500           21074 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21090500           21075 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            21091500           21076 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            21092500           21077 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            21093500           21078 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            21094500           21079 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            21095500           21080 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21096500           21081 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104118
+            21100500           21085 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21101500           21086 1c001b62 f8bff06f jal              x0, -118           
+            21103500           21088 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fef7a x20:108fef79  PA:108fef79
+            21105500           21090 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21106500           21091 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fef64  PA:108fef64
+            21108500           21093 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21109500           21094 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21112500           21097 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fef40  PA:108fef5c
+            21113500           21098 1c001b02 01812403 lw               x8, 24(x2)           x8=108fefe8  x2:108fef40  PA:108fef58
+            21114500           21099 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108fef40  PA:108fef54
+            21115500           21100 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fef40  PA:108fef50
+            21116500           21101 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fef40  PA:108fef4c
+            21117500           21102 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fef40  PA:108fef48
+            21118500           21103 1c001b0c 02010113 addi             x2, x2, 32           x2=108fef60  x2:108fef40
+            21119500           21104 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21121500           21106 1c001d86 01800433 add              x8, x0, x24          x8=108fefec x24:108fefec
+            21122500           21107 1c001d88 fadff06f jal              x0, -84            
+            21124500           21109 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21125500           21110 1c001d36 e69ff06f jal              x0, -408           
+            21128500           21113 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21147500           21132 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21148500           21133 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21151500           21136 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21152500           21137 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21153500           21138 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21155500           21140 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21156500           21141 1c001778 fddff06f jal              x0, -36            
+            21158500           21143 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21159500           21144 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            21160500           21145 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21161500           21146 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            21162500           21147 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            21163500           21148 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            21164500           21149 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            21165500           21150 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            21166500           21151 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21167500           21152 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104118
+            21171500           21156 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21172500           21157 1c001bca 16a0006f jal              x0, 362            
+            21174500           21159 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21175500           21160 1c001d36 e69ff06f jal              x0, -408           
+            21178500           21163 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21193500           21178 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21194500           21179 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21197500           21182 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21198500           21183 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21199500           21184 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21201500           21186 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21202500           21187 1c001778 fddff06f jal              x0, -36            
+            21204500           21189 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21205500           21190 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            21206500           21191 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21207500           21192 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            21208500           21193 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            21209500           21194 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            21210500           21195 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            21211500           21196 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            21212500           21197 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21213500           21198 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104118
+            21217500           21202 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21218500           21203 1c001bca 16a0006f jal              x0, 362            
+            21220500           21205 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21221500           21206 1c001d36 e69ff06f jal              x0, -408           
+            21224500           21209 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21239500           21224 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21240500           21225 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21243500           21228 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21244500           21229 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21245500           21230 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21247500           21232 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21248500           21233 1c001778 fddff06f jal              x0, -36            
+            21250500           21235 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21251500           21236 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000043
+            21252500           21237 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21253500           21238 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000218 x15:00000043
+            21254500           21239 1c001762 00279793 slli             x15, x15, 0x2       x15=0000010c x15:00000043
+            21255500           21240 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000218
+            21256500           21241 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000010c x13:00001f80
+            21257500           21242 1c00176a 00e787b3 add              x15, x15, x14       x15=00000118 x15:00000100 x14:00000018
+            21258500           21243 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21259500           21244 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104118
+            21263500           21248 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21264500           21249 1c001bca 16a0006f jal              x0, 362            
+            21266500           21251 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21267500           21252 1c001d36 e69ff06f jal              x0, -408           
+            21270500           21255 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21285500           21270 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21286500           21271 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21287500           21272 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108fef60  PA:108fefbc
+            21288500           21273 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108fef60  PA:108fefb8
+            21289500           21274 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108fef60  PA:108fefb4
+            21290500           21275 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108fef60  PA:108fefb0
+            21302500           21287 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000003  x2:108fef60  PA:108fefac
+            21304500           21289 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108fef60  PA:108fefa8
+            21305500           21290 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108fef60  PA:108fefa4
+            21306500           21291 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108fef60  PA:108fefa0
+            21307500           21292 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108fef60  PA:108fef9c
+            21308500           21293 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108fef60  PA:108fef98
+            21309500           21294 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108fef60  PA:108fef94
+            21310500           21295 1c001bbe 06010113 addi             x2, x2, 96           x2=108fefc0  x2:108fef60
+            21311500           21296 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21313500           21298 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108fefc0  PA:108fefdc
+            21314500           21299 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21315500           21300 1c001838 04010113 addi             x2, x2, 64           x2=108ff000  x2:108fefc0
+            21316500           21301 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21318500           21303 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_4.log b/sw/scripts/tracevis/example/traces/trace_core_02_4.log
new file mode 100644
index 0000000..b4be6f9
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_4.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000044
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000004 x10:00000044
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000044
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000004
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000004
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000044
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000004 x19:00000044
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00001000 x19:00000004 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108ff400 x10:00001000  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000044
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000044
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000004 x12:00000044
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108ff3c0  x2:108ff400
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108ff3c0  PA:108ff3e4
+            18505500           18490 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18506500           18491 1c001818 02c12423 sw               x12, 40(x2)         x12:00000004  x2:108ff3c0  PA:108ff3e8
+            18507500           18492 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108ff3c0  PA:108ff3ec
+            18508500           18493 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18509500           18494 1c00181e 02410693 addi             x13, x2, 36         x13=108ff3e4  x2:108ff3c0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108ff3c0  PA:108ff3dc
+            18529500           18514 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108ff3c0  PA:108ff3f0
+            18530500           18515 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108ff3c0  PA:108ff3f4
+            18531500           18516 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108ff3c0  PA:108ff3f8
+            18532500           18517 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108ff3c0  PA:108ff3fc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108ff3e4  x2:108ff3c0  PA:108ff3cc
+            18555500           18540 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108ff360  x2:108ff3c0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108ff378  x2:108ff360
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108ff360  PA:108ff3b8
+            18573500           18558 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108ff360  PA:108ff3b0
+            18574500           18559 1c001b78 05312623 sw               x19, 76(x2)         x19:00000004  x2:108ff360  PA:108ff3ac
+            18575500           18560 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108ff360  PA:108ff3a8
+            18576500           18561 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108ff360  PA:108ff3a4
+            18577500           18562 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108ff360  PA:108ff3a0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108ff360  PA:108ff39c
+            18599500           18584 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108ff360  PA:108ff3bc
+            18600500           18585 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108ff360  PA:108ff3b4
+            18601500           18586 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108ff360  PA:108ff398
+            18602500           18587 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108ff360  PA:108ff394
+            18603500           18588 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18604500           18589 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18605500           18590 1c001b8e 00d00433 add              x8, x0, x13          x8=108ff3e4 x13:108ff3e4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108ff378  x2:108ff360  PA:108ff374
+            18620500           18605 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18621500           18606 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18622500           18607 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18623500           18608 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18659500           18644 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18660500           18645 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104120
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18793500           18778 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18794500           18779 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18797500           18782 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18798500           18783 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18799500           18784 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18801500           18786 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18802500           18787 1c001778 fddff06f jal              x0, -36            
+            18804500           18789 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18805500           18790 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18806500           18791 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18807500           18792 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            18808500           18793 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            18809500           18794 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            18810500           18795 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            18811500           18796 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            18812500           18797 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18813500           18798 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104120
+            18817500           18802 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18818500           18803 1c001bca 16a0006f jal              x0, 362            
+            18820500           18805 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18821500           18806 1c001d36 e69ff06f jal              x0, -408           
+            18824500           18809 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18840500           18825 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18841500           18826 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18844500           18829 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18845500           18830 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18846500           18831 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18848500           18833 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18849500           18834 1c001778 fddff06f jal              x0, -36            
+            18851500           18836 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18852500           18837 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18853500           18838 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18854500           18839 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            18855500           18840 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            18856500           18841 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            18857500           18842 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            18858500           18843 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            18859500           18844 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18860500           18845 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104120
+            18864500           18849 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18865500           18850 1c001bca 16a0006f jal              x0, 362            
+            18867500           18852 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18868500           18853 1c001d36 e69ff06f jal              x0, -408           
+            18871500           18856 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18890500           18875 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18891500           18876 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18894500           18879 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18895500           18880 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18896500           18881 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18898500           18883 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18899500           18884 1c001778 fddff06f jal              x0, -36            
+            18901500           18886 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18902500           18887 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18903500           18888 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18904500           18889 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            18905500           18890 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            18906500           18891 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            18907500           18892 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            18908500           18893 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            18909500           18894 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18910500           18895 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104120
+            18914500           18899 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18915500           18900 1c001bca 16a0006f jal              x0, 362            
+            18917500           18902 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18918500           18903 1c001d36 e69ff06f jal              x0, -408           
+            18921500           18906 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18935500           18920 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18936500           18921 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18939500           18924 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18940500           18925 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18941500           18926 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18943500           18928 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18944500           18929 1c001778 fddff06f jal              x0, -36            
+            18946500           18931 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18947500           18932 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18948500           18933 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18949500           18934 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            18950500           18935 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            18951500           18936 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            18952500           18937 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            18953500           18938 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            18954500           18939 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18955500           18940 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104120
+            18959500           18944 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18960500           18945 1c001bca 16a0006f jal              x0, 362            
+            18962500           18947 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18963500           18948 1c001d36 e69ff06f jal              x0, -408           
+            18966500           18951 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18985500           18970 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18986500           18971 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18989500           18974 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18990500           18975 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18991500           18976 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18993500           18978 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18994500           18979 1c001778 fddff06f jal              x0, -36            
+            18996500           18981 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18997500           18982 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            18998500           18983 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18999500           18984 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19000500           18985 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19001500           18986 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19002500           18987 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19003500           18988 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19004500           18989 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19005500           18990 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104120
+            19009500           18994 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19010500           18995 1c001bca 16a0006f jal              x0, 362            
+            19012500           18997 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19013500           18998 1c001d36 e69ff06f jal              x0, -408           
+            19016500           19001 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19032500           19017 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19033500           19018 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19036500           19021 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19037500           19022 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19038500           19023 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19040500           19025 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19041500           19026 1c001778 fddff06f jal              x0, -36            
+            19043500           19028 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19044500           19029 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19045500           19030 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19046500           19031 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19047500           19032 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19048500           19033 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19049500           19034 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19050500           19035 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19051500           19036 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19052500           19037 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104120
+            19056500           19041 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19057500           19042 1c001bca 16a0006f jal              x0, 362            
+            19059500           19044 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19060500           19045 1c001d36 e69ff06f jal              x0, -408           
+            19063500           19048 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19078500           19063 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19079500           19064 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19082500           19067 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19083500           19068 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19084500           19069 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19086500           19071 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19087500           19072 1c001778 fddff06f jal              x0, -36            
+            19089500           19074 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19090500           19075 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19091500           19076 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19092500           19077 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19093500           19078 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19094500           19079 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19095500           19080 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19096500           19081 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19097500           19082 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19098500           19083 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104120
+            19102500           19087 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19103500           19088 1c001bca 16a0006f jal              x0, 362            
+            19105500           19090 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19106500           19091 1c001d36 e69ff06f jal              x0, -408           
+            19109500           19094 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19127500           19112 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19128500           19113 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19131500           19116 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19132500           19117 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19133500           19118 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19135500           19120 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19136500           19121 1c001778 fddff06f jal              x0, -36            
+            19138500           19123 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19139500           19124 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19140500           19125 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19141500           19126 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19142500           19127 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19143500           19128 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19144500           19129 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19145500           19130 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19146500           19131 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19147500           19132 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104120
+            19151500           19136 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19152500           19137 1c001bca 16a0006f jal              x0, 362            
+            19154500           19139 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19155500           19140 1c001d36 e69ff06f jal              x0, -408           
+            19158500           19143 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19179500           19164 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19180500           19165 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19183500           19168 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19184500           19169 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19185500           19170 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19187500           19172 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19188500           19173 1c001778 fddff06f jal              x0, -36            
+            19190500           19175 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19191500           19176 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19192500           19177 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19193500           19178 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19194500           19179 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19195500           19180 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19196500           19181 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19197500           19182 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19198500           19183 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19199500           19184 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104120
+            19203500           19188 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19204500           19189 1c001bca 16a0006f jal              x0, 362            
+            19206500           19191 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19207500           19192 1c001d36 e69ff06f jal              x0, -408           
+            19210500           19195 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19230500           19215 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19231500           19216 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19234500           19219 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19235500           19220 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19236500           19221 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19238500           19223 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19239500           19224 1c001778 fddff06f jal              x0, -36            
+            19241500           19226 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19242500           19227 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19243500           19228 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19244500           19229 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19245500           19230 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19246500           19231 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19247500           19232 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19248500           19233 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19249500           19234 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19250500           19235 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104120
+            19254500           19239 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19255500           19240 1c001bca 16a0006f jal              x0, 362            
+            19257500           19242 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19258500           19243 1c001d36 e69ff06f jal              x0, -408           
+            19261500           19246 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19278500           19263 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19279500           19264 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19282500           19267 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19283500           19268 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19284500           19269 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19286500           19271 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19287500           19272 1c001778 fddff06f jal              x0, -36            
+            19289500           19274 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19290500           19275 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19291500           19276 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19292500           19277 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19293500           19278 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19294500           19279 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19295500           19280 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19296500           19281 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19297500           19282 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19298500           19283 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104120
+            19302500           19287 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19303500           19288 1c001bca 16a0006f jal              x0, 362            
+            19305500           19290 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19306500           19291 1c001d36 e69ff06f jal              x0, -408           
+            19309500           19294 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19323500           19308 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19324500           19309 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19327500           19312 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19328500           19313 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19329500           19314 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19331500           19316 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19332500           19317 1c001778 fddff06f jal              x0, -36            
+            19334500           19319 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19335500           19320 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19336500           19321 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19337500           19322 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19338500           19323 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19339500           19324 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19340500           19325 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19341500           19326 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19342500           19327 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19343500           19328 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104120
+            19347500           19332 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19348500           19333 1c001bca 16a0006f jal              x0, 362            
+            19350500           19335 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19351500           19336 1c001d36 e69ff06f jal              x0, -408           
+            19354500           19339 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19375500           19360 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19376500           19361 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19379500           19364 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19380500           19365 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19381500           19366 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19383500           19368 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19384500           19369 1c001778 fddff06f jal              x0, -36            
+            19386500           19371 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19387500           19372 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19388500           19373 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19389500           19374 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19390500           19375 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19391500           19376 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19392500           19377 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19393500           19378 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19394500           19379 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19395500           19380 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104120
+            19399500           19384 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19400500           19385 1c001bca 16a0006f jal              x0, 362            
+            19402500           19387 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19403500           19388 1c001d36 e69ff06f jal              x0, -408           
+            19406500           19391 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19426500           19411 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19427500           19412 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19430500           19415 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19431500           19416 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19432500           19417 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19434500           19419 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19435500           19420 1c001778 fddff06f jal              x0, -36            
+            19437500           19422 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19438500           19423 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            19439500           19424 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19440500           19425 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            19441500           19426 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            19442500           19427 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            19443500           19428 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            19444500           19429 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            19445500           19430 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19446500           19431 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104120
+            19450500           19435 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19451500           19436 1c001bca 16a0006f jal              x0, 362            
+            19453500           19438 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19454500           19439 1c001d36 e69ff06f jal              x0, -408           
+            19457500           19442 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19476500           19461 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19477500           19462 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19480500           19465 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19483500           19468 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108ff360  PA:108ff364
+            19488500           19473 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ff360  PA:108ff368
+            19491500           19476 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ff360  PA:108ff36c
+            19492500           19477 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19493500           19478 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ff360  PA:108ff364
+            19520500           19505 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19521500           19506 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19522500           19507 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19523500           19508 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19524500           19509 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19581500           19566 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19582500           19567 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19606500           19591 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19607500           19592 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19608500           19593 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ff360  PA:108ff370
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108ff3e8  x8:108ff3e4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108ff3e4  PA:108ff3e4
+            19949500           19934 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108ff364  x2:108ff360
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ff378 x11:108ff364  PA:108ff374
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff364  PA:108ff370
+            20045500           20030 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20046500           20031 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20080500           20065 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20081500           20066 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20082500           20067 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20083500           20068 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20086500           20071 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff364  PA:108ff370
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108ff378  PA:108ff378
+            20249500           20234 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20250500           20235 1c001a5e 00168693 addi             x13, x13, 1         x13=108ff379 x13:108ff378
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108ff379  PA:108ff379
+            20269500           20254 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20270500           20255 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108ff364  x2:108ff360
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108ff340  x2:108ff360
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ff3e4  x2:108ff340  PA:108ff358
+            20321500           20306 1c001a66 01062783 lw               x15, 16(x12)        x15=108ff378 x12:108ff364  PA:108ff374
+            20322500           20307 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ff364  PA:108ff368
+            20323500           20308 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108ff340  PA:108ff354
+            20324500           20309 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ff340  PA:108ff350
+            20325500           20310 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ff340  PA:108ff34c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ff340  PA:108ff35c
+            20342500           20327 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ff340  PA:108ff348
+            20343500           20328 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20344500           20329 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20345500           20330 1c001a78 00c004b3 add              x9, x0, x12          x9=108ff364 x12:108ff364
+            20346500           20331 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108ff379 x15:108ff378  PA:108ff378
+            20348500           20333 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ff364  PA:108ff36c
+            20364500           20349 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20367500           20352 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ff364  PA:108ff36c
+            20452500           20437 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            20472500           20457 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20473500           20458 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ff378  x9:108ff364  PA:108ff374
+            20514500           20499 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108ff379 x20:108ff378  PA:108ff378
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104120
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ff37a x20:108ff379  PA:108ff379
+            20589500           20574 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20590500           20575 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            20592500           20577 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20593500           20578 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ff340  PA:108ff35c
+            20614500           20599 1c001b02 01812403 lw               x8, 24(x2)           x8=108ff3e4  x2:108ff340  PA:108ff358
+            20615500           20600 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108ff340  PA:108ff354
+            20616500           20601 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ff340  PA:108ff350
+            20617500           20602 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ff340  PA:108ff34c
+            20618500           20603 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ff340  PA:108ff348
+            20619500           20604 1c001b0c 02010113 addi             x2, x2, 32           x2=108ff360  x2:108ff340
+            20620500           20605 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108ff3e8 x24:108ff3e8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20664500           20649 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20665500           20650 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20668500           20653 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20669500           20654 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20670500           20655 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20672500           20657 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20673500           20658 1c001778 fddff06f jal              x0, -36            
+            20675500           20660 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20676500           20661 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            20677500           20662 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20678500           20663 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            20679500           20664 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            20680500           20665 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            20681500           20666 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            20682500           20667 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            20683500           20668 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20684500           20669 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104120
+            20688500           20673 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20689500           20674 1c001bca 16a0006f jal              x0, 362            
+            20691500           20676 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20692500           20677 1c001d36 e69ff06f jal              x0, -408           
+            20695500           20680 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20709500           20694 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20710500           20695 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20713500           20698 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20714500           20699 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20715500           20700 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20717500           20702 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20718500           20703 1c001778 fddff06f jal              x0, -36            
+            20720500           20705 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20721500           20706 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            20722500           20707 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20723500           20708 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            20724500           20709 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            20725500           20710 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            20726500           20711 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            20727500           20712 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            20728500           20713 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20729500           20714 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104120
+            20733500           20718 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20734500           20719 1c001bca 16a0006f jal              x0, 362            
+            20736500           20721 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20737500           20722 1c001d36 e69ff06f jal              x0, -408           
+            20740500           20725 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20757500           20742 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20758500           20743 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20761500           20746 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20764500           20749 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108ff360  PA:108ff364
+            20765500           20750 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ff360  PA:108ff368
+            20766500           20751 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ff360  PA:108ff36c
+            20767500           20752 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20768500           20753 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20769500           20754 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20770500           20755 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ff360  PA:108ff364
+            20771500           20756 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20772500           20757 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20773500           20758 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20774500           20759 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20775500           20760 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20776500           20761 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20777500           20762 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20778500           20763 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20795500           20780 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20796500           20781 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20799500           20784 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20800500           20785 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20801500           20786 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20804500           20789 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20807500           20792 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20810500           20795 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20813500           20798 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20814500           20799 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20815500           20800 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20816500           20801 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20819500           20804 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20820500           20805 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20823500           20808 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20824500           20809 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20827500           20812 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20829500           20814 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20832500           20817 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20833500           20818 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20836500           20821 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20837500           20822 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20838500           20823 1c001f42 e09ff06f jal              x0, -504           
+            20840500           20825 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20841500           20826 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ff360  PA:108ff370
+            20842500           20827 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20845500           20830 1c001e34 00440c13 addi             x24, x8, 4          x24=108ff3ec  x8:108ff3e8
+            20846500           20831 1c001e38 00042503 lw               x10, 0(x8)          x10=00000004  x8:108ff3e8  PA:108ff3e8
+            20847500           20832 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20850500           20835 1c001e54 00055863 bge              x10, x0, 16         x10:00000004
+            20853500           20838 1c001e64 00410593 addi             x11, x2, 4          x11=108ff364  x2:108ff360
+            20854500           20839 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20856500           20841 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ff378 x11:108ff364  PA:108ff374
+            20857500           20842 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff364  PA:108ff370
+            20858500           20843 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20859500           20844 1c001a04 02f55633 divu             x12, x10, x15       x12=00000004 x10:00000004 x15:00000001
+            20893500           20878 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000004 x14:0000000a
+            20894500           20879 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20895500           20880 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20896500           20881 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20899500           20884 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff364  PA:108ff370
+            20900500           20885 1c001a20 02f55833 divu             x16, x10, x15       x16=00000004 x10:00000004 x15:00000001
+            20934500           20919 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000004 x15:00000001
+            20968500           20953 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20999500           20984 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21000500           20985 1c001a2e 01004663 blt              x0, x16, 12         x16:00000004
+            21003500           20988 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21005500           20990 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000004
+            21008500           20993 1c001a56 01070733 add              x14, x14, x16       x14=00000034 x14:00000030 x16:00000004
+            21009500           20994 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000034 x13:108ff378  PA:108ff378
+            21011500           20996 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21012500           20997 1c001a5e 00168693 addi             x13, x13, 1         x13=108ff379 x13:108ff378
+            21013500           20998 1c001a60 fb1ff06f jal              x0, -80            
+            21015500           21000 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21016500           21001 1c001a12 00068023 sb               x0, 0(x13)          x13:108ff379  PA:108ff379
+            21017500           21002 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21019500           21004 1c001e68 f17ff06f jal              x0, -234           
+            21021500           21006 1c001d7e 00410613 addi             x12, x2, 4          x12=108ff364  x2:108ff360
+            21022500           21007 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21023500           21008 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21024500           21009 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21026500           21011 1c001a62 fe010113 addi             x2, x2, -32          x2=108ff340  x2:108ff360
+            21027500           21012 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ff3e8  x2:108ff340  PA:108ff358
+            21028500           21013 1c001a66 01062783 lw               x15, 16(x12)        x15=108ff378 x12:108ff364  PA:108ff374
+            21029500           21014 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ff364  PA:108ff368
+            21030500           21015 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108ff340  PA:108ff354
+            21031500           21016 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ff340  PA:108ff350
+            21032500           21017 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ff340  PA:108ff34c
+            21033500           21018 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ff340  PA:108ff35c
+            21034500           21019 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ff340  PA:108ff348
+            21035500           21020 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21036500           21021 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21037500           21022 1c001a78 00c004b3 add              x9, x0, x12          x9=108ff364 x12:108ff364
+            21038500           21023 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000034 x15=108ff379 x15:108ff378  PA:108ff378
+            21040500           21025 1c001a7e 00070363 beq              x14, x0, 6          x14:00000034
+            21041500           21026 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21042500           21027 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ff364  PA:108ff36c
+            21044500           21029 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21047500           21032 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            21049500           21034 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21050500           21035 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21053500           21038 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21054500           21039 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21055500           21040 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21058500           21043 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21059500           21044 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21060500           21045 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21061500           21046 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21062500           21047 1c001b36 f71ff06f jal              x0, -144           
+            21064500           21049 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ff364  PA:108ff36c
+            21066500           21051 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21069500           21054 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            21071500           21056 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21072500           21057 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21075500           21060 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            21076500           21061 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21077500           21062 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21078500           21063 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21079500           21064 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ff378  x9:108ff364  PA:108ff374
+            21081500           21066 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000034 x20=108ff379 x20:108ff378  PA:108ff378
+            21083500           21068 1c001af0 06059763 bne              x11, x0, 110        x11:00000034
+            21086500           21071 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21087500           21072 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21089500           21074 1c001776 00b00533 add              x10, x0, x11        x10=00000034 x11:00000034
+            21090500           21075 1c001778 fddff06f jal              x0, -36            
+            21092500           21077 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21093500           21078 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            21094500           21079 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21095500           21080 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            21096500           21081 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            21097500           21082 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            21098500           21083 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            21099500           21084 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            21100500           21085 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21101500           21086 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000034 x14:1a104000  PA:1a104120
+            21105500           21090 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21106500           21091 1c001b62 f8bff06f jal              x0, -118           
+            21108500           21093 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ff37a x20:108ff379  PA:108ff379
+            21110500           21095 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21111500           21096 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff364  PA:108ff364
+            21113500           21098 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21114500           21099 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21117500           21102 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ff340  PA:108ff35c
+            21118500           21103 1c001b02 01812403 lw               x8, 24(x2)           x8=108ff3e8  x2:108ff340  PA:108ff358
+            21119500           21104 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108ff340  PA:108ff354
+            21120500           21105 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ff340  PA:108ff350
+            21121500           21106 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ff340  PA:108ff34c
+            21122500           21107 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ff340  PA:108ff348
+            21123500           21108 1c001b0c 02010113 addi             x2, x2, 32           x2=108ff360  x2:108ff340
+            21124500           21109 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21126500           21111 1c001d86 01800433 add              x8, x0, x24          x8=108ff3ec x24:108ff3ec
+            21127500           21112 1c001d88 fadff06f jal              x0, -84            
+            21129500           21114 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21130500           21115 1c001d36 e69ff06f jal              x0, -408           
+            21133500           21118 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21158500           21143 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21159500           21144 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21162500           21147 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21163500           21148 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21164500           21149 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21166500           21151 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21167500           21152 1c001778 fddff06f jal              x0, -36            
+            21169500           21154 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21170500           21155 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            21171500           21156 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21172500           21157 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            21173500           21158 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            21174500           21159 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            21175500           21160 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            21176500           21161 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            21177500           21162 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21178500           21163 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104120
+            21182500           21167 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21183500           21168 1c001bca 16a0006f jal              x0, 362            
+            21185500           21170 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21186500           21171 1c001d36 e69ff06f jal              x0, -408           
+            21189500           21174 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21209500           21194 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21210500           21195 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21213500           21198 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21214500           21199 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21215500           21200 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21217500           21202 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21218500           21203 1c001778 fddff06f jal              x0, -36            
+            21220500           21205 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21221500           21206 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            21222500           21207 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21223500           21208 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            21224500           21209 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            21225500           21210 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            21226500           21211 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            21227500           21212 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            21228500           21213 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21229500           21214 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104120
+            21233500           21218 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21234500           21219 1c001bca 16a0006f jal              x0, 362            
+            21236500           21221 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21237500           21222 1c001d36 e69ff06f jal              x0, -408           
+            21240500           21225 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21254500           21239 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21255500           21240 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21258500           21243 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21259500           21244 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21260500           21245 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21262500           21247 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21263500           21248 1c001778 fddff06f jal              x0, -36            
+            21265500           21250 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21266500           21251 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000044
+            21267500           21252 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21268500           21253 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000220 x15:00000044
+            21269500           21254 1c001762 00279793 slli             x15, x15, 0x2       x15=00000110 x15:00000044
+            21270500           21255 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000220
+            21271500           21256 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000110 x13:00001f80
+            21272500           21257 1c00176a 00e787b3 add              x15, x15, x14       x15=00000120 x15:00000100 x14:00000020
+            21273500           21258 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21274500           21259 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104120
+            21278500           21263 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21279500           21264 1c001bca 16a0006f jal              x0, 362            
+            21281500           21266 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21282500           21267 1c001d36 e69ff06f jal              x0, -408           
+            21285500           21270 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21303500           21288 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21304500           21289 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21305500           21290 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108ff360  PA:108ff3bc
+            21306500           21291 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108ff360  PA:108ff3b8
+            21307500           21292 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108ff360  PA:108ff3b4
+            21308500           21293 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108ff360  PA:108ff3b0
+            21309500           21294 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000004  x2:108ff360  PA:108ff3ac
+            21310500           21295 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108ff360  PA:108ff3a8
+            21311500           21296 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108ff360  PA:108ff3a4
+            21312500           21297 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108ff360  PA:108ff3a0
+            21313500           21298 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108ff360  PA:108ff39c
+            21317500           21302 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108ff360  PA:108ff398
+            21318500           21303 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108ff360  PA:108ff394
+            21319500           21304 1c001bbe 06010113 addi             x2, x2, 96           x2=108ff3c0  x2:108ff360
+            21320500           21305 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21322500           21307 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108ff3c0  PA:108ff3dc
+            21323500           21308 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21324500           21309 1c001838 04010113 addi             x2, x2, 64           x2=108ff400  x2:108ff3c0
+            21325500           21310 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21327500           21312 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_5.log b/sw/scripts/tracevis/example/traces/trace_core_02_5.log
new file mode 100644
index 0000000..4509040
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_5.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000045
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000005 x10:00000045
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000045
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000005
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000005
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000045
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000005 x19:00000045
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00001400 x19:00000005 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108ff800 x10:00001400  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000045
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000045
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000005 x12:00000045
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108ff7c0  x2:108ff800
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108ff7c0  PA:108ff7e4
+            18506500           18491 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18507500           18492 1c001818 02c12423 sw               x12, 40(x2)         x12:00000005  x2:108ff7c0  PA:108ff7e8
+            18508500           18493 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108ff7c0  PA:108ff7ec
+            18509500           18494 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18510500           18495 1c00181e 02410693 addi             x13, x2, 36         x13=108ff7e4  x2:108ff7c0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108ff7c0  PA:108ff7dc
+            18530500           18515 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108ff7c0  PA:108ff7f0
+            18531500           18516 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108ff7c0  PA:108ff7f4
+            18532500           18517 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108ff7c0  PA:108ff7f8
+            18533500           18518 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108ff7c0  PA:108ff7fc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108ff7e4  x2:108ff7c0  PA:108ff7cc
+            18550500           18535 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108ff760  x2:108ff7c0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108ff778  x2:108ff760
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108ff760  PA:108ff7b8
+            18574500           18559 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108ff760  PA:108ff7b0
+            18575500           18560 1c001b78 05312623 sw               x19, 76(x2)         x19:00000005  x2:108ff760  PA:108ff7ac
+            18576500           18561 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108ff760  PA:108ff7a8
+            18577500           18562 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108ff760  PA:108ff7a4
+            18578500           18563 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108ff760  PA:108ff7a0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108ff760  PA:108ff79c
+            18598500           18583 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108ff760  PA:108ff7bc
+            18599500           18584 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108ff760  PA:108ff7b4
+            18600500           18585 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108ff760  PA:108ff798
+            18601500           18586 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108ff760  PA:108ff794
+            18602500           18587 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18603500           18588 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18604500           18589 1c001b8e 00d00433 add              x8, x0, x13          x8=108ff7e4 x13:108ff7e4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108ff778  x2:108ff760  PA:108ff774
+            18621500           18606 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18622500           18607 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18623500           18608 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18624500           18609 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18661500           18646 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18662500           18647 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104128
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18797500           18782 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18798500           18783 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18801500           18786 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18802500           18787 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18803500           18788 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18805500           18790 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18806500           18791 1c001778 fddff06f jal              x0, -36            
+            18808500           18793 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18809500           18794 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            18810500           18795 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18811500           18796 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            18812500           18797 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            18813500           18798 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            18814500           18799 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            18815500           18800 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            18816500           18801 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18817500           18802 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104128
+            18821500           18806 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18822500           18807 1c001bca 16a0006f jal              x0, 362            
+            18824500           18809 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18825500           18810 1c001d36 e69ff06f jal              x0, -408           
+            18828500           18813 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18842500           18827 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18843500           18828 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18846500           18831 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18847500           18832 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18848500           18833 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18850500           18835 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18851500           18836 1c001778 fddff06f jal              x0, -36            
+            18853500           18838 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18854500           18839 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            18855500           18840 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18856500           18841 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            18857500           18842 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            18858500           18843 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            18859500           18844 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            18860500           18845 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            18861500           18846 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18862500           18847 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104128
+            18866500           18851 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18867500           18852 1c001bca 16a0006f jal              x0, 362            
+            18869500           18854 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18870500           18855 1c001d36 e69ff06f jal              x0, -408           
+            18873500           18858 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18893500           18878 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18894500           18879 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18897500           18882 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18898500           18883 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18899500           18884 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18901500           18886 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18902500           18887 1c001778 fddff06f jal              x0, -36            
+            18904500           18889 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18905500           18890 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            18906500           18891 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18907500           18892 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            18908500           18893 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            18909500           18894 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            18910500           18895 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            18911500           18896 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            18912500           18897 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18913500           18898 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104128
+            18917500           18902 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18918500           18903 1c001bca 16a0006f jal              x0, 362            
+            18920500           18905 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18921500           18906 1c001d36 e69ff06f jal              x0, -408           
+            18924500           18909 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18939500           18924 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18940500           18925 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18943500           18928 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18944500           18929 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18945500           18930 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18947500           18932 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18948500           18933 1c001778 fddff06f jal              x0, -36            
+            18950500           18935 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18951500           18936 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            18952500           18937 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18953500           18938 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            18954500           18939 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            18955500           18940 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            18956500           18941 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            18957500           18942 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            18958500           18943 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18959500           18944 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104128
+            18963500           18948 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18964500           18949 1c001bca 16a0006f jal              x0, 362            
+            18966500           18951 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18967500           18952 1c001d36 e69ff06f jal              x0, -408           
+            18970500           18955 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18987500           18972 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18988500           18973 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18991500           18976 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18992500           18977 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18993500           18978 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18995500           18980 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18996500           18981 1c001778 fddff06f jal              x0, -36            
+            18998500           18983 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18999500           18984 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19000500           18985 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19001500           18986 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19002500           18987 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19003500           18988 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19004500           18989 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19005500           18990 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19006500           18991 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19007500           18992 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104128
+            19011500           18996 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19012500           18997 1c001bca 16a0006f jal              x0, 362            
+            19014500           18999 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19015500           19000 1c001d36 e69ff06f jal              x0, -408           
+            19018500           19003 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19035500           19020 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19036500           19021 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19039500           19024 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19040500           19025 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19041500           19026 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19043500           19028 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19044500           19029 1c001778 fddff06f jal              x0, -36            
+            19046500           19031 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19047500           19032 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19048500           19033 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19049500           19034 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19050500           19035 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19051500           19036 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19052500           19037 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19053500           19038 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19054500           19039 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19055500           19040 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104128
+            19059500           19044 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19060500           19045 1c001bca 16a0006f jal              x0, 362            
+            19062500           19047 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19063500           19048 1c001d36 e69ff06f jal              x0, -408           
+            19066500           19051 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19081500           19066 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19082500           19067 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19085500           19070 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19086500           19071 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19087500           19072 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19089500           19074 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19090500           19075 1c001778 fddff06f jal              x0, -36            
+            19092500           19077 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19093500           19078 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19094500           19079 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19095500           19080 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19096500           19081 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19097500           19082 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19098500           19083 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19099500           19084 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19100500           19085 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19101500           19086 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104128
+            19105500           19090 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19106500           19091 1c001bca 16a0006f jal              x0, 362            
+            19108500           19093 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19109500           19094 1c001d36 e69ff06f jal              x0, -408           
+            19112500           19097 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19129500           19114 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19130500           19115 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19133500           19118 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19134500           19119 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19135500           19120 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19137500           19122 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19138500           19123 1c001778 fddff06f jal              x0, -36            
+            19140500           19125 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19141500           19126 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19142500           19127 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19143500           19128 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19144500           19129 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19145500           19130 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19146500           19131 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19147500           19132 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19148500           19133 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19149500           19134 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104128
+            19153500           19138 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19154500           19139 1c001bca 16a0006f jal              x0, 362            
+            19156500           19141 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19157500           19142 1c001d36 e69ff06f jal              x0, -408           
+            19160500           19145 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19181500           19166 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19182500           19167 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19185500           19170 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19186500           19171 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19187500           19172 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19189500           19174 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19190500           19175 1c001778 fddff06f jal              x0, -36            
+            19192500           19177 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19193500           19178 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19194500           19179 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19195500           19180 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19196500           19181 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19197500           19182 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19198500           19183 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19199500           19184 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19200500           19185 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19201500           19186 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104128
+            19205500           19190 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19206500           19191 1c001bca 16a0006f jal              x0, 362            
+            19208500           19193 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19209500           19194 1c001d36 e69ff06f jal              x0, -408           
+            19212500           19197 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19231500           19216 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19232500           19217 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19235500           19220 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19236500           19221 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19237500           19222 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19239500           19224 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19240500           19225 1c001778 fddff06f jal              x0, -36            
+            19242500           19227 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19243500           19228 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19244500           19229 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19245500           19230 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19246500           19231 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19247500           19232 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19248500           19233 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19249500           19234 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19250500           19235 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19251500           19236 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104128
+            19255500           19240 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19256500           19241 1c001bca 16a0006f jal              x0, 362            
+            19258500           19243 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19259500           19244 1c001d36 e69ff06f jal              x0, -408           
+            19262500           19247 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19282500           19267 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19283500           19268 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19286500           19271 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19287500           19272 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19288500           19273 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19290500           19275 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19291500           19276 1c001778 fddff06f jal              x0, -36            
+            19293500           19278 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19294500           19279 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19295500           19280 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19296500           19281 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19297500           19282 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19298500           19283 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19299500           19284 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19300500           19285 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19301500           19286 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19302500           19287 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104128
+            19306500           19291 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19307500           19292 1c001bca 16a0006f jal              x0, 362            
+            19309500           19294 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19310500           19295 1c001d36 e69ff06f jal              x0, -408           
+            19313500           19298 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19330500           19315 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19331500           19316 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19334500           19319 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19335500           19320 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19336500           19321 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19338500           19323 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19339500           19324 1c001778 fddff06f jal              x0, -36            
+            19341500           19326 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19342500           19327 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19343500           19328 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19344500           19329 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19345500           19330 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19346500           19331 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19347500           19332 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19348500           19333 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19349500           19334 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19350500           19335 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104128
+            19354500           19339 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19355500           19340 1c001bca 16a0006f jal              x0, 362            
+            19357500           19342 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19358500           19343 1c001d36 e69ff06f jal              x0, -408           
+            19361500           19346 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19380500           19365 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19381500           19366 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19384500           19369 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19385500           19370 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19386500           19371 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19388500           19373 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19389500           19374 1c001778 fddff06f jal              x0, -36            
+            19391500           19376 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19392500           19377 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19393500           19378 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19394500           19379 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19395500           19380 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19396500           19381 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19397500           19382 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19398500           19383 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19399500           19384 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19400500           19385 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104128
+            19404500           19389 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19405500           19390 1c001bca 16a0006f jal              x0, 362            
+            19407500           19392 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19408500           19393 1c001d36 e69ff06f jal              x0, -408           
+            19411500           19396 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19430500           19415 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19431500           19416 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19434500           19419 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19435500           19420 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19436500           19421 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19438500           19423 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19439500           19424 1c001778 fddff06f jal              x0, -36            
+            19441500           19426 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19442500           19427 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            19443500           19428 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19444500           19429 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            19445500           19430 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            19446500           19431 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            19447500           19432 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            19448500           19433 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            19449500           19434 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19450500           19435 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104128
+            19454500           19439 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19455500           19440 1c001bca 16a0006f jal              x0, 362            
+            19457500           19442 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19458500           19443 1c001d36 e69ff06f jal              x0, -408           
+            19461500           19446 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19480500           19465 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19481500           19466 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19484500           19469 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19487500           19472 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108ff760  PA:108ff764
+            19488500           19473 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ff760  PA:108ff768
+            19492500           19477 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ff760  PA:108ff76c
+            19493500           19478 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19494500           19479 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ff760  PA:108ff764
+            19521500           19506 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19522500           19507 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19523500           19508 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19524500           19509 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19525500           19510 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19563500           19548 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19564500           19549 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ff760  PA:108ff770
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108ff7e8  x8:108ff7e4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108ff7e4  PA:108ff7e4
+            19950500           19935 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108ff764  x2:108ff760
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ff778 x11:108ff764  PA:108ff774
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff764  PA:108ff770
+            20046500           20031 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20047500           20032 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20081500           20066 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20082500           20067 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20083500           20068 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20084500           20069 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20087500           20072 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff764  PA:108ff770
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108ff778  PA:108ff778
+            20250500           20235 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20251500           20236 1c001a5e 00168693 addi             x13, x13, 1         x13=108ff779 x13:108ff778
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108ff779  PA:108ff779
+            20270500           20255 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20271500           20256 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108ff764  x2:108ff760
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108ff740  x2:108ff760
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ff7e4  x2:108ff740  PA:108ff758
+            20322500           20307 1c001a66 01062783 lw               x15, 16(x12)        x15=108ff778 x12:108ff764  PA:108ff774
+            20323500           20308 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ff764  PA:108ff768
+            20324500           20309 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108ff740  PA:108ff754
+            20325500           20310 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ff740  PA:108ff750
+            20326500           20311 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ff740  PA:108ff74c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ff740  PA:108ff75c
+            20343500           20328 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ff740  PA:108ff748
+            20344500           20329 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20345500           20330 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20346500           20331 1c001a78 00c004b3 add              x9, x0, x12          x9=108ff764 x12:108ff764
+            20347500           20332 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108ff779 x15:108ff778  PA:108ff778
+            20349500           20334 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ff764  PA:108ff76c
+            20365500           20350 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20368500           20353 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ff764  PA:108ff76c
+            20453500           20438 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            20473500           20458 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20474500           20459 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ff778  x9:108ff764  PA:108ff774
+            20515500           20500 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108ff779 x20:108ff778  PA:108ff778
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104128
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ff77a x20:108ff779  PA:108ff779
+            20590500           20575 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20591500           20576 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            20593500           20578 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20594500           20579 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ff740  PA:108ff75c
+            20615500           20600 1c001b02 01812403 lw               x8, 24(x2)           x8=108ff7e4  x2:108ff740  PA:108ff758
+            20616500           20601 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108ff740  PA:108ff754
+            20617500           20602 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ff740  PA:108ff750
+            20618500           20603 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ff740  PA:108ff74c
+            20619500           20604 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ff740  PA:108ff748
+            20620500           20605 1c001b0c 02010113 addi             x2, x2, 32           x2=108ff760  x2:108ff740
+            20621500           20606 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108ff7e8 x24:108ff7e8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20668500           20653 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20669500           20654 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20672500           20657 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20673500           20658 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20674500           20659 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20676500           20661 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20677500           20662 1c001778 fddff06f jal              x0, -36            
+            20679500           20664 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20680500           20665 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            20681500           20666 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20682500           20667 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            20683500           20668 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            20684500           20669 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            20685500           20670 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            20686500           20671 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            20687500           20672 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20688500           20673 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104128
+            20692500           20677 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20693500           20678 1c001bca 16a0006f jal              x0, 362            
+            20695500           20680 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20696500           20681 1c001d36 e69ff06f jal              x0, -408           
+            20699500           20684 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20713500           20698 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20714500           20699 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20717500           20702 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20718500           20703 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20719500           20704 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20721500           20706 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20722500           20707 1c001778 fddff06f jal              x0, -36            
+            20724500           20709 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20725500           20710 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            20726500           20711 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20727500           20712 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            20728500           20713 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            20729500           20714 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            20730500           20715 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            20731500           20716 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            20732500           20717 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20733500           20718 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104128
+            20737500           20722 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20738500           20723 1c001bca 16a0006f jal              x0, 362            
+            20740500           20725 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20741500           20726 1c001d36 e69ff06f jal              x0, -408           
+            20744500           20729 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20762500           20747 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20763500           20748 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20766500           20751 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20769500           20754 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108ff760  PA:108ff764
+            20770500           20755 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ff760  PA:108ff768
+            20771500           20756 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ff760  PA:108ff76c
+            20772500           20757 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20773500           20758 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20774500           20759 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20775500           20760 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ff760  PA:108ff764
+            20776500           20761 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20777500           20762 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20778500           20763 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20779500           20764 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20780500           20765 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20781500           20766 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20782500           20767 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20783500           20768 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20799500           20784 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20800500           20785 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20803500           20788 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20804500           20789 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20805500           20790 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20808500           20793 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20811500           20796 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20814500           20799 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20817500           20802 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20818500           20803 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20819500           20804 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20820500           20805 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20823500           20808 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20824500           20809 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20827500           20812 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20828500           20813 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20831500           20816 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20833500           20818 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20836500           20821 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20837500           20822 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20840500           20825 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20841500           20826 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20842500           20827 1c001f42 e09ff06f jal              x0, -504           
+            20844500           20829 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20845500           20830 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ff760  PA:108ff770
+            20846500           20831 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20849500           20834 1c001e34 00440c13 addi             x24, x8, 4          x24=108ff7ec  x8:108ff7e8
+            20850500           20835 1c001e38 00042503 lw               x10, 0(x8)          x10=00000005  x8:108ff7e8  PA:108ff7e8
+            20851500           20836 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20854500           20839 1c001e54 00055863 bge              x10, x0, 16         x10:00000005
+            20857500           20842 1c001e64 00410593 addi             x11, x2, 4          x11=108ff764  x2:108ff760
+            20858500           20843 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20860500           20845 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ff778 x11:108ff764  PA:108ff774
+            20861500           20846 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff764  PA:108ff770
+            20862500           20847 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20863500           20848 1c001a04 02f55633 divu             x12, x10, x15       x12=00000005 x10:00000005 x15:00000001
+            20897500           20882 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000005 x14:0000000a
+            20898500           20883 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20899500           20884 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20900500           20885 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20903500           20888 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ff764  PA:108ff770
+            20904500           20889 1c001a20 02f55833 divu             x16, x10, x15       x16=00000005 x10:00000005 x15:00000001
+            20938500           20923 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000005 x15:00000001
+            20972500           20957 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21003500           20988 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21004500           20989 1c001a2e 01004663 blt              x0, x16, 12         x16:00000005
+            21007500           20992 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21009500           20994 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000005
+            21012500           20997 1c001a56 01070733 add              x14, x14, x16       x14=00000035 x14:00000030 x16:00000005
+            21013500           20998 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000035 x13:108ff778  PA:108ff778
+            21014500           20999 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21015500           21000 1c001a5e 00168693 addi             x13, x13, 1         x13=108ff779 x13:108ff778
+            21016500           21001 1c001a60 fb1ff06f jal              x0, -80            
+            21018500           21003 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21019500           21004 1c001a12 00068023 sb               x0, 0(x13)          x13:108ff779  PA:108ff779
+            21020500           21005 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21022500           21007 1c001e68 f17ff06f jal              x0, -234           
+            21024500           21009 1c001d7e 00410613 addi             x12, x2, 4          x12=108ff764  x2:108ff760
+            21025500           21010 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21026500           21011 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21027500           21012 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21029500           21014 1c001a62 fe010113 addi             x2, x2, -32          x2=108ff740  x2:108ff760
+            21030500           21015 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ff7e8  x2:108ff740  PA:108ff758
+            21031500           21016 1c001a66 01062783 lw               x15, 16(x12)        x15=108ff778 x12:108ff764  PA:108ff774
+            21032500           21017 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ff764  PA:108ff768
+            21033500           21018 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108ff740  PA:108ff754
+            21034500           21019 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ff740  PA:108ff750
+            21035500           21020 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ff740  PA:108ff74c
+            21036500           21021 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ff740  PA:108ff75c
+            21037500           21022 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ff740  PA:108ff748
+            21038500           21023 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21039500           21024 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21040500           21025 1c001a78 00c004b3 add              x9, x0, x12          x9=108ff764 x12:108ff764
+            21041500           21026 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000035 x15=108ff779 x15:108ff778  PA:108ff778
+            21043500           21028 1c001a7e 00070363 beq              x14, x0, 6          x14:00000035
+            21044500           21029 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21045500           21030 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ff764  PA:108ff76c
+            21047500           21032 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21050500           21035 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            21052500           21037 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21053500           21038 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21056500           21041 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21057500           21042 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21058500           21043 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21061500           21046 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21062500           21047 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21063500           21048 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21064500           21049 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21065500           21050 1c001b36 f71ff06f jal              x0, -144           
+            21067500           21052 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ff764  PA:108ff76c
+            21069500           21054 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21072500           21057 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            21074500           21059 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21075500           21060 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21078500           21063 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            21079500           21064 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21080500           21065 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21081500           21066 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21082500           21067 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ff778  x9:108ff764  PA:108ff774
+            21084500           21069 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000035 x20=108ff779 x20:108ff778  PA:108ff778
+            21086500           21071 1c001af0 06059763 bne              x11, x0, 110        x11:00000035
+            21089500           21074 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21090500           21075 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21092500           21077 1c001776 00b00533 add              x10, x0, x11        x10=00000035 x11:00000035
+            21093500           21078 1c001778 fddff06f jal              x0, -36            
+            21095500           21080 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21096500           21081 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            21097500           21082 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21098500           21083 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            21099500           21084 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            21100500           21085 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            21101500           21086 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            21102500           21087 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            21103500           21088 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21104500           21089 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000035 x14:1a104000  PA:1a104128
+            21108500           21093 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21109500           21094 1c001b62 f8bff06f jal              x0, -118           
+            21111500           21096 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ff77a x20:108ff779  PA:108ff779
+            21113500           21098 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21114500           21099 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ff764  PA:108ff764
+            21116500           21101 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21117500           21102 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21120500           21105 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ff740  PA:108ff75c
+            21121500           21106 1c001b02 01812403 lw               x8, 24(x2)           x8=108ff7e8  x2:108ff740  PA:108ff758
+            21122500           21107 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108ff740  PA:108ff754
+            21123500           21108 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ff740  PA:108ff750
+            21124500           21109 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ff740  PA:108ff74c
+            21125500           21110 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ff740  PA:108ff748
+            21126500           21111 1c001b0c 02010113 addi             x2, x2, 32           x2=108ff760  x2:108ff740
+            21127500           21112 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21129500           21114 1c001d86 01800433 add              x8, x0, x24          x8=108ff7ec x24:108ff7ec
+            21130500           21115 1c001d88 fadff06f jal              x0, -84            
+            21132500           21117 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21133500           21118 1c001d36 e69ff06f jal              x0, -408           
+            21136500           21121 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21159500           21144 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21160500           21145 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21163500           21148 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21164500           21149 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21165500           21150 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21167500           21152 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21168500           21153 1c001778 fddff06f jal              x0, -36            
+            21170500           21155 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21171500           21156 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            21172500           21157 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21173500           21158 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            21174500           21159 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            21175500           21160 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            21176500           21161 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            21177500           21162 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            21178500           21163 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21179500           21164 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104128
+            21183500           21168 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21184500           21169 1c001bca 16a0006f jal              x0, 362            
+            21186500           21171 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21187500           21172 1c001d36 e69ff06f jal              x0, -408           
+            21190500           21175 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21211500           21196 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21212500           21197 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21215500           21200 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21216500           21201 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21217500           21202 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21219500           21204 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21220500           21205 1c001778 fddff06f jal              x0, -36            
+            21222500           21207 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21223500           21208 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            21224500           21209 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21225500           21210 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            21226500           21211 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            21227500           21212 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            21228500           21213 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            21229500           21214 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            21230500           21215 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21231500           21216 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104128
+            21235500           21220 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21236500           21221 1c001bca 16a0006f jal              x0, 362            
+            21238500           21223 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21239500           21224 1c001d36 e69ff06f jal              x0, -408           
+            21242500           21227 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21256500           21241 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21257500           21242 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21260500           21245 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21261500           21246 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21262500           21247 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21264500           21249 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21265500           21250 1c001778 fddff06f jal              x0, -36            
+            21267500           21252 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21268500           21253 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000045
+            21269500           21254 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21270500           21255 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000228 x15:00000045
+            21271500           21256 1c001762 00279793 slli             x15, x15, 0x2       x15=00000114 x15:00000045
+            21272500           21257 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000228
+            21273500           21258 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000114 x13:00001f80
+            21274500           21259 1c00176a 00e787b3 add              x15, x15, x14       x15=00000128 x15:00000100 x14:00000028
+            21275500           21260 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21276500           21261 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104128
+            21280500           21265 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21281500           21266 1c001bca 16a0006f jal              x0, 362            
+            21283500           21268 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21284500           21269 1c001d36 e69ff06f jal              x0, -408           
+            21287500           21272 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21304500           21289 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21305500           21290 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21306500           21291 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108ff760  PA:108ff7bc
+            21307500           21292 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108ff760  PA:108ff7b8
+            21308500           21293 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108ff760  PA:108ff7b4
+            21309500           21294 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108ff760  PA:108ff7b0
+            21310500           21295 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000005  x2:108ff760  PA:108ff7ac
+            21312500           21297 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108ff760  PA:108ff7a8
+            21313500           21298 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108ff760  PA:108ff7a4
+            21314500           21299 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108ff760  PA:108ff7a0
+            21315500           21300 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108ff760  PA:108ff79c
+            21318500           21303 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108ff760  PA:108ff798
+            21319500           21304 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108ff760  PA:108ff794
+            21320500           21305 1c001bbe 06010113 addi             x2, x2, 96           x2=108ff7c0  x2:108ff760
+            21321500           21306 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21323500           21308 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108ff7c0  PA:108ff7dc
+            21326500           21311 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21327500           21312 1c001838 04010113 addi             x2, x2, 64           x2=108ff800  x2:108ff7c0
+            21328500           21313 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21330500           21315 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_6.log b/sw/scripts/tracevis/example/traces/trace_core_02_6.log
new file mode 100644
index 0000000..7754095
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_6.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000046
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000006 x10:00000046
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000046
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000006
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000006
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000046
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000006 x19:00000046
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00001800 x19:00000006 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=108ffc00 x10:00001800  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000046
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000046
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000006 x12:00000046
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108ffbc0  x2:108ffc00
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108ffbc0  PA:108ffbe4
+            18509500           18494 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18510500           18495 1c001818 02c12423 sw               x12, 40(x2)         x12:00000006  x2:108ffbc0  PA:108ffbe8
+            18511500           18496 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108ffbc0  PA:108ffbec
+            18512500           18497 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18513500           18498 1c00181e 02410693 addi             x13, x2, 36         x13=108ffbe4  x2:108ffbc0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108ffbc0  PA:108ffbdc
+            18535500           18520 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108ffbc0  PA:108ffbf0
+            18536500           18521 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108ffbc0  PA:108ffbf4
+            18537500           18522 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108ffbc0  PA:108ffbf8
+            18538500           18523 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108ffbc0  PA:108ffbfc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108ffbe4  x2:108ffbc0  PA:108ffbcc
+            18556500           18541 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108ffb60  x2:108ffbc0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108ffb78  x2:108ffb60
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108ffb60  PA:108ffbb8
+            18575500           18560 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108ffb60  PA:108ffbb0
+            18576500           18561 1c001b78 05312623 sw               x19, 76(x2)         x19:00000006  x2:108ffb60  PA:108ffbac
+            18577500           18562 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108ffb60  PA:108ffba8
+            18578500           18563 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108ffb60  PA:108ffba4
+            18579500           18564 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108ffb60  PA:108ffba0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108ffb60  PA:108ffb9c
+            18593500           18578 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108ffb60  PA:108ffbbc
+            18594500           18579 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108ffb60  PA:108ffbb4
+            18595500           18580 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108ffb60  PA:108ffb98
+            18596500           18581 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108ffb60  PA:108ffb94
+            18597500           18582 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18598500           18583 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18599500           18584 1c001b8e 00d00433 add              x8, x0, x13          x8=108ffbe4 x13:108ffbe4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108ffb78  x2:108ffb60  PA:108ffb74
+            18622500           18607 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18623500           18608 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18624500           18609 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18625500           18610 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18665500           18650 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18666500           18651 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18678500           18663 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18679500           18664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18680500           18665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104130
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18799500           18784 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18800500           18785 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18803500           18788 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18804500           18789 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18805500           18790 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18807500           18792 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18808500           18793 1c001778 fddff06f jal              x0, -36            
+            18810500           18795 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18811500           18796 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            18812500           18797 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18813500           18798 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            18814500           18799 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            18815500           18800 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            18816500           18801 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            18817500           18802 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            18818500           18803 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18819500           18804 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104130
+            18823500           18808 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18824500           18809 1c001bca 16a0006f jal              x0, 362            
+            18826500           18811 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18827500           18812 1c001d36 e69ff06f jal              x0, -408           
+            18830500           18815 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18844500           18829 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18845500           18830 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18848500           18833 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18849500           18834 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18850500           18835 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18852500           18837 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18853500           18838 1c001778 fddff06f jal              x0, -36            
+            18855500           18840 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18856500           18841 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            18857500           18842 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18858500           18843 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            18859500           18844 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            18860500           18845 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            18861500           18846 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            18862500           18847 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            18863500           18848 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18864500           18849 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104130
+            18868500           18853 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18869500           18854 1c001bca 16a0006f jal              x0, 362            
+            18871500           18856 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18872500           18857 1c001d36 e69ff06f jal              x0, -408           
+            18875500           18860 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18894500           18879 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18895500           18880 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18898500           18883 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18899500           18884 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18900500           18885 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18902500           18887 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18903500           18888 1c001778 fddff06f jal              x0, -36            
+            18905500           18890 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18906500           18891 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            18907500           18892 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18908500           18893 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            18909500           18894 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            18910500           18895 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            18911500           18896 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            18912500           18897 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            18913500           18898 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18914500           18899 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104130
+            18918500           18903 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18919500           18904 1c001bca 16a0006f jal              x0, 362            
+            18921500           18906 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18922500           18907 1c001d36 e69ff06f jal              x0, -408           
+            18925500           18910 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18941500           18926 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18942500           18927 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18945500           18930 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18946500           18931 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18947500           18932 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18949500           18934 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18950500           18935 1c001778 fddff06f jal              x0, -36            
+            18952500           18937 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18953500           18938 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            18954500           18939 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18955500           18940 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            18956500           18941 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            18957500           18942 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            18958500           18943 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            18959500           18944 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            18960500           18945 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18961500           18946 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104130
+            18965500           18950 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18966500           18951 1c001bca 16a0006f jal              x0, 362            
+            18968500           18953 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18969500           18954 1c001d36 e69ff06f jal              x0, -408           
+            18972500           18957 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18989500           18974 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18990500           18975 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18993500           18978 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18994500           18979 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18995500           18980 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18997500           18982 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            18998500           18983 1c001778 fddff06f jal              x0, -36            
+            19000500           18985 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19001500           18986 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19002500           18987 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19003500           18988 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19004500           18989 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19005500           18990 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19006500           18991 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19007500           18992 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19008500           18993 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19009500           18994 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104130
+            19013500           18998 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19014500           18999 1c001bca 16a0006f jal              x0, 362            
+            19016500           19001 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19017500           19002 1c001d36 e69ff06f jal              x0, -408           
+            19020500           19005 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19036500           19021 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19037500           19022 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19040500           19025 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19041500           19026 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19042500           19027 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19044500           19029 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19045500           19030 1c001778 fddff06f jal              x0, -36            
+            19047500           19032 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19048500           19033 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19049500           19034 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19050500           19035 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19051500           19036 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19052500           19037 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19053500           19038 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19054500           19039 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19055500           19040 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19056500           19041 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104130
+            19060500           19045 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19061500           19046 1c001bca 16a0006f jal              x0, 362            
+            19063500           19048 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19064500           19049 1c001d36 e69ff06f jal              x0, -408           
+            19067500           19052 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19083500           19068 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19084500           19069 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19087500           19072 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19088500           19073 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19089500           19074 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19091500           19076 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19092500           19077 1c001778 fddff06f jal              x0, -36            
+            19094500           19079 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19095500           19080 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19096500           19081 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19097500           19082 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19098500           19083 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19099500           19084 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19100500           19085 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19101500           19086 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19102500           19087 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19103500           19088 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104130
+            19107500           19092 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19108500           19093 1c001bca 16a0006f jal              x0, 362            
+            19110500           19095 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19111500           19096 1c001d36 e69ff06f jal              x0, -408           
+            19114500           19099 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19130500           19115 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19131500           19116 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19134500           19119 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19135500           19120 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19136500           19121 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19138500           19123 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19139500           19124 1c001778 fddff06f jal              x0, -36            
+            19141500           19126 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19142500           19127 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19143500           19128 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19144500           19129 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19145500           19130 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19146500           19131 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19147500           19132 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19148500           19133 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19149500           19134 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19150500           19135 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104130
+            19154500           19139 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19155500           19140 1c001bca 16a0006f jal              x0, 362            
+            19157500           19142 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19158500           19143 1c001d36 e69ff06f jal              x0, -408           
+            19161500           19146 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19191500           19176 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19192500           19177 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19195500           19180 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19196500           19181 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19197500           19182 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19199500           19184 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19200500           19185 1c001778 fddff06f jal              x0, -36            
+            19202500           19187 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19203500           19188 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19204500           19189 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19205500           19190 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19206500           19191 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19207500           19192 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19208500           19193 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19209500           19194 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19210500           19195 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19211500           19196 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104130
+            19215500           19200 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19216500           19201 1c001bca 16a0006f jal              x0, 362            
+            19218500           19203 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19219500           19204 1c001d36 e69ff06f jal              x0, -408           
+            19222500           19207 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19241500           19226 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19242500           19227 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19245500           19230 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19246500           19231 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19247500           19232 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19249500           19234 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19250500           19235 1c001778 fddff06f jal              x0, -36            
+            19252500           19237 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19253500           19238 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19254500           19239 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19255500           19240 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19256500           19241 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19257500           19242 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19258500           19243 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19259500           19244 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19260500           19245 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19261500           19246 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104130
+            19265500           19250 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19266500           19251 1c001bca 16a0006f jal              x0, 362            
+            19268500           19253 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19269500           19254 1c001d36 e69ff06f jal              x0, -408           
+            19272500           19257 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19288500           19273 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19289500           19274 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19292500           19277 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19293500           19278 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19294500           19279 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19296500           19281 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19297500           19282 1c001778 fddff06f jal              x0, -36            
+            19299500           19284 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19300500           19285 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19301500           19286 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19302500           19287 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19303500           19288 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19304500           19289 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19305500           19290 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19306500           19291 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19307500           19292 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19308500           19293 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104130
+            19312500           19297 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19313500           19298 1c001bca 16a0006f jal              x0, 362            
+            19315500           19300 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19316500           19301 1c001d36 e69ff06f jal              x0, -408           
+            19319500           19304 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19336500           19321 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19337500           19322 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19340500           19325 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19341500           19326 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19342500           19327 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19344500           19329 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19345500           19330 1c001778 fddff06f jal              x0, -36            
+            19347500           19332 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19348500           19333 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19349500           19334 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19350500           19335 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19351500           19336 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19352500           19337 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19353500           19338 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19354500           19339 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19355500           19340 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19356500           19341 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104130
+            19360500           19345 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19361500           19346 1c001bca 16a0006f jal              x0, 362            
+            19363500           19348 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19364500           19349 1c001d36 e69ff06f jal              x0, -408           
+            19367500           19352 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19387500           19372 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19388500           19373 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19391500           19376 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19392500           19377 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19393500           19378 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19395500           19380 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19396500           19381 1c001778 fddff06f jal              x0, -36            
+            19398500           19383 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19399500           19384 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19400500           19385 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19401500           19386 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19402500           19387 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19403500           19388 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19404500           19389 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19405500           19390 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19406500           19391 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19407500           19392 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104130
+            19411500           19396 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19412500           19397 1c001bca 16a0006f jal              x0, 362            
+            19414500           19399 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19415500           19400 1c001d36 e69ff06f jal              x0, -408           
+            19418500           19403 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19436500           19421 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19437500           19422 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19440500           19425 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19441500           19426 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19442500           19427 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19444500           19429 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19445500           19430 1c001778 fddff06f jal              x0, -36            
+            19447500           19432 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19448500           19433 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            19449500           19434 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19450500           19435 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            19451500           19436 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            19452500           19437 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            19453500           19438 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            19454500           19439 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            19455500           19440 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19456500           19441 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104130
+            19460500           19445 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19461500           19446 1c001bca 16a0006f jal              x0, 362            
+            19463500           19448 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19464500           19449 1c001d36 e69ff06f jal              x0, -408           
+            19467500           19452 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19487500           19472 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19488500           19473 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19491500           19476 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19494500           19479 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108ffb60  PA:108ffb64
+            19495500           19480 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ffb60  PA:108ffb68
+            19496500           19481 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ffb60  PA:108ffb6c
+            19497500           19482 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19498500           19483 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ffb60  PA:108ffb64
+            19519500           19504 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19520500           19505 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19521500           19506 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19522500           19507 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19523500           19508 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19569500           19554 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19570500           19555 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ffb60  PA:108ffb70
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108ffbe8  x8:108ffbe4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108ffbe4  PA:108ffbe4
+            19951500           19936 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108ffb64  x2:108ffb60
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ffb78 x11:108ffb64  PA:108ffb74
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ffb64  PA:108ffb70
+            20047500           20032 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20048500           20033 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20082500           20067 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20083500           20068 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20084500           20069 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20085500           20070 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20088500           20073 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ffb64  PA:108ffb70
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108ffb78  PA:108ffb78
+            20251500           20236 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20252500           20237 1c001a5e 00168693 addi             x13, x13, 1         x13=108ffb79 x13:108ffb78
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108ffb79  PA:108ffb79
+            20271500           20256 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20272500           20257 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108ffb64  x2:108ffb60
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108ffb40  x2:108ffb60
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ffbe4  x2:108ffb40  PA:108ffb58
+            20323500           20308 1c001a66 01062783 lw               x15, 16(x12)        x15=108ffb78 x12:108ffb64  PA:108ffb74
+            20324500           20309 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ffb64  PA:108ffb68
+            20325500           20310 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108ffb40  PA:108ffb54
+            20326500           20311 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ffb40  PA:108ffb50
+            20327500           20312 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ffb40  PA:108ffb4c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ffb40  PA:108ffb5c
+            20344500           20329 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ffb40  PA:108ffb48
+            20345500           20330 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20346500           20331 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20347500           20332 1c001a78 00c004b3 add              x9, x0, x12          x9=108ffb64 x12:108ffb64
+            20348500           20333 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108ffb79 x15:108ffb78  PA:108ffb78
+            20350500           20335 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ffb64  PA:108ffb6c
+            20366500           20351 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20369500           20354 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ffb64  PA:108ffb6c
+            20456500           20441 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            20474500           20459 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20475500           20460 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ffb78  x9:108ffb64  PA:108ffb74
+            20516500           20501 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108ffb79 x20:108ffb78  PA:108ffb78
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104130
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ffb7a x20:108ffb79  PA:108ffb79
+            20593500           20578 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20594500           20579 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            20596500           20581 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20597500           20582 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ffb40  PA:108ffb5c
+            20616500           20601 1c001b02 01812403 lw               x8, 24(x2)           x8=108ffbe4  x2:108ffb40  PA:108ffb58
+            20617500           20602 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108ffb40  PA:108ffb54
+            20618500           20603 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ffb40  PA:108ffb50
+            20619500           20604 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ffb40  PA:108ffb4c
+            20620500           20605 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ffb40  PA:108ffb48
+            20621500           20606 1c001b0c 02010113 addi             x2, x2, 32           x2=108ffb60  x2:108ffb40
+            20622500           20607 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108ffbe8 x24:108ffbe8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20674500           20659 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20675500           20660 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20678500           20663 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20679500           20664 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20680500           20665 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20682500           20667 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20683500           20668 1c001778 fddff06f jal              x0, -36            
+            20685500           20670 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20686500           20671 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            20687500           20672 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20688500           20673 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            20689500           20674 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            20690500           20675 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            20691500           20676 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            20692500           20677 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            20693500           20678 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20694500           20679 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104130
+            20698500           20683 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20699500           20684 1c001bca 16a0006f jal              x0, 362            
+            20701500           20686 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20702500           20687 1c001d36 e69ff06f jal              x0, -408           
+            20705500           20690 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20721500           20706 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20722500           20707 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20725500           20710 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20726500           20711 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20727500           20712 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20729500           20714 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20730500           20715 1c001778 fddff06f jal              x0, -36            
+            20732500           20717 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20733500           20718 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            20734500           20719 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20735500           20720 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            20736500           20721 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            20737500           20722 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            20738500           20723 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            20739500           20724 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            20740500           20725 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20741500           20726 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104130
+            20745500           20730 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20746500           20731 1c001bca 16a0006f jal              x0, 362            
+            20748500           20733 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20749500           20734 1c001d36 e69ff06f jal              x0, -408           
+            20752500           20737 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20766500           20751 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20767500           20752 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20770500           20755 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20773500           20758 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108ffb60  PA:108ffb64
+            20774500           20759 1c001bd0 00012423 sw               x0, 8(x2)            x2:108ffb60  PA:108ffb68
+            20775500           20760 1c001bd2 00010623 sb               x0, 12(x2)           x2:108ffb60  PA:108ffb6c
+            20776500           20761 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20777500           20762 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20778500           20763 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20779500           20764 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108ffb60  PA:108ffb64
+            20780500           20765 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20781500           20766 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20782500           20767 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20783500           20768 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20784500           20769 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20785500           20770 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20786500           20771 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20787500           20772 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20801500           20786 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20802500           20787 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20805500           20790 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20806500           20791 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20807500           20792 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20810500           20795 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20813500           20798 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20816500           20801 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20819500           20804 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20820500           20805 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20821500           20806 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20822500           20807 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20825500           20810 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20826500           20811 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20829500           20814 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20830500           20815 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20833500           20818 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20835500           20820 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20838500           20823 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20839500           20824 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20842500           20827 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20843500           20828 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20844500           20829 1c001f42 e09ff06f jal              x0, -504           
+            20846500           20831 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20847500           20832 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108ffb60  PA:108ffb70
+            20848500           20833 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20851500           20836 1c001e34 00440c13 addi             x24, x8, 4          x24=108ffbec  x8:108ffbe8
+            20852500           20837 1c001e38 00042503 lw               x10, 0(x8)          x10=00000006  x8:108ffbe8  PA:108ffbe8
+            20853500           20838 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20856500           20841 1c001e54 00055863 bge              x10, x0, 16         x10:00000006
+            20859500           20844 1c001e64 00410593 addi             x11, x2, 4          x11=108ffb64  x2:108ffb60
+            20860500           20845 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20862500           20847 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108ffb78 x11:108ffb64  PA:108ffb74
+            20863500           20848 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ffb64  PA:108ffb70
+            20864500           20849 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20865500           20850 1c001a04 02f55633 divu             x12, x10, x15       x12=00000006 x10:00000006 x15:00000001
+            20899500           20884 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000006 x14:0000000a
+            20900500           20885 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20901500           20886 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20902500           20887 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20905500           20890 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108ffb64  PA:108ffb70
+            20906500           20891 1c001a20 02f55833 divu             x16, x10, x15       x16=00000006 x10:00000006 x15:00000001
+            20940500           20925 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000006 x15:00000001
+            20974500           20959 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21005500           20990 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21006500           20991 1c001a2e 01004663 blt              x0, x16, 12         x16:00000006
+            21009500           20994 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21011500           20996 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000006
+            21014500           20999 1c001a56 01070733 add              x14, x14, x16       x14=00000036 x14:00000030 x16:00000006
+            21015500           21000 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000036 x13:108ffb78  PA:108ffb78
+            21016500           21001 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21017500           21002 1c001a5e 00168693 addi             x13, x13, 1         x13=108ffb79 x13:108ffb78
+            21018500           21003 1c001a60 fb1ff06f jal              x0, -80            
+            21020500           21005 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21021500           21006 1c001a12 00068023 sb               x0, 0(x13)          x13:108ffb79  PA:108ffb79
+            21022500           21007 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21024500           21009 1c001e68 f17ff06f jal              x0, -234           
+            21026500           21011 1c001d7e 00410613 addi             x12, x2, 4          x12=108ffb64  x2:108ffb60
+            21027500           21012 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21028500           21013 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21029500           21014 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21031500           21016 1c001a62 fe010113 addi             x2, x2, -32          x2=108ffb40  x2:108ffb60
+            21032500           21017 1c001a64 00812c23 sw               x8, 24(x2)           x8:108ffbe8  x2:108ffb40  PA:108ffb58
+            21033500           21018 1c001a66 01062783 lw               x15, 16(x12)        x15=108ffb78 x12:108ffb64  PA:108ffb74
+            21034500           21019 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108ffb64  PA:108ffb68
+            21035500           21020 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108ffb40  PA:108ffb54
+            21036500           21021 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108ffb40  PA:108ffb50
+            21037500           21022 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108ffb40  PA:108ffb4c
+            21038500           21023 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108ffb40  PA:108ffb5c
+            21039500           21024 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108ffb40  PA:108ffb48
+            21040500           21025 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21041500           21026 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21042500           21027 1c001a78 00c004b3 add              x9, x0, x12          x9=108ffb64 x12:108ffb64
+            21043500           21028 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000036 x15=108ffb79 x15:108ffb78  PA:108ffb78
+            21045500           21030 1c001a7e 00070363 beq              x14, x0, 6          x14:00000036
+            21046500           21031 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21047500           21032 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108ffb64  PA:108ffb6c
+            21049500           21034 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21052500           21037 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            21054500           21039 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21055500           21040 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21058500           21043 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21059500           21044 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21060500           21045 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21063500           21048 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21064500           21049 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21065500           21050 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21066500           21051 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21067500           21052 1c001b36 f71ff06f jal              x0, -144           
+            21069500           21054 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108ffb64  PA:108ffb6c
+            21071500           21056 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21074500           21059 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            21076500           21061 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21077500           21062 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21080500           21065 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            21081500           21066 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21082500           21067 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21083500           21068 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21084500           21069 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108ffb78  x9:108ffb64  PA:108ffb74
+            21086500           21071 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000036 x20=108ffb79 x20:108ffb78  PA:108ffb78
+            21088500           21073 1c001af0 06059763 bne              x11, x0, 110        x11:00000036
+            21091500           21076 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21092500           21077 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21094500           21079 1c001776 00b00533 add              x10, x0, x11        x10=00000036 x11:00000036
+            21095500           21080 1c001778 fddff06f jal              x0, -36            
+            21097500           21082 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21098500           21083 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            21099500           21084 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21100500           21085 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            21101500           21086 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            21102500           21087 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            21103500           21088 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            21104500           21089 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            21105500           21090 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21106500           21091 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000036 x14:1a104000  PA:1a104130
+            21110500           21095 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21111500           21096 1c001b62 f8bff06f jal              x0, -118           
+            21113500           21098 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108ffb7a x20:108ffb79  PA:108ffb79
+            21115500           21100 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21116500           21101 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108ffb64  PA:108ffb64
+            21118500           21103 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21119500           21104 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21122500           21107 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108ffb40  PA:108ffb5c
+            21123500           21108 1c001b02 01812403 lw               x8, 24(x2)           x8=108ffbe8  x2:108ffb40  PA:108ffb58
+            21124500           21109 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108ffb40  PA:108ffb54
+            21125500           21110 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108ffb40  PA:108ffb50
+            21126500           21111 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108ffb40  PA:108ffb4c
+            21127500           21112 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108ffb40  PA:108ffb48
+            21128500           21113 1c001b0c 02010113 addi             x2, x2, 32           x2=108ffb60  x2:108ffb40
+            21129500           21114 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21131500           21116 1c001d86 01800433 add              x8, x0, x24          x8=108ffbec x24:108ffbec
+            21132500           21117 1c001d88 fadff06f jal              x0, -84            
+            21134500           21119 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21135500           21120 1c001d36 e69ff06f jal              x0, -408           
+            21138500           21123 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21161500           21146 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21162500           21147 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21165500           21150 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21166500           21151 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21167500           21152 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21169500           21154 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21170500           21155 1c001778 fddff06f jal              x0, -36            
+            21172500           21157 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21173500           21158 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            21174500           21159 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21175500           21160 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            21176500           21161 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            21177500           21162 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            21178500           21163 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            21179500           21164 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            21180500           21165 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21181500           21166 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104130
+            21185500           21170 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21186500           21171 1c001bca 16a0006f jal              x0, 362            
+            21188500           21173 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21189500           21174 1c001d36 e69ff06f jal              x0, -408           
+            21192500           21177 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21213500           21198 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21214500           21199 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21217500           21202 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21218500           21203 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21219500           21204 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21221500           21206 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21222500           21207 1c001778 fddff06f jal              x0, -36            
+            21224500           21209 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21225500           21210 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            21226500           21211 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21227500           21212 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            21228500           21213 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            21229500           21214 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            21230500           21215 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            21231500           21216 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            21232500           21217 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21233500           21218 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104130
+            21237500           21222 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21238500           21223 1c001bca 16a0006f jal              x0, 362            
+            21240500           21225 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21241500           21226 1c001d36 e69ff06f jal              x0, -408           
+            21244500           21229 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21258500           21243 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21259500           21244 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21262500           21247 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21263500           21248 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21264500           21249 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21266500           21251 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21267500           21252 1c001778 fddff06f jal              x0, -36            
+            21269500           21254 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21270500           21255 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000046
+            21271500           21256 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21272500           21257 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000230 x15:00000046
+            21273500           21258 1c001762 00279793 slli             x15, x15, 0x2       x15=00000118 x15:00000046
+            21274500           21259 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000230
+            21275500           21260 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:00000118 x13:00001f80
+            21276500           21261 1c00176a 00e787b3 add              x15, x15, x14       x15=00000130 x15:00000100 x14:00000030
+            21277500           21262 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21278500           21263 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104130
+            21282500           21267 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21283500           21268 1c001bca 16a0006f jal              x0, 362            
+            21285500           21270 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21286500           21271 1c001d36 e69ff06f jal              x0, -408           
+            21289500           21274 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21306500           21291 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21307500           21292 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21308500           21293 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108ffb60  PA:108ffbbc
+            21309500           21294 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108ffb60  PA:108ffbb8
+            21310500           21295 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108ffb60  PA:108ffbb4
+            21311500           21296 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108ffb60  PA:108ffbb0
+            21312500           21297 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000006  x2:108ffb60  PA:108ffbac
+            21313500           21298 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108ffb60  PA:108ffba8
+            21314500           21299 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108ffb60  PA:108ffba4
+            21315500           21300 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108ffb60  PA:108ffba0
+            21316500           21301 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108ffb60  PA:108ffb9c
+            21319500           21304 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108ffb60  PA:108ffb98
+            21320500           21305 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108ffb60  PA:108ffb94
+            21321500           21306 1c001bbe 06010113 addi             x2, x2, 96           x2=108ffbc0  x2:108ffb60
+            21322500           21307 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21324500           21309 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108ffbc0  PA:108ffbdc
+            21325500           21310 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21326500           21311 1c001838 04010113 addi             x2, x2, 64           x2=108ffc00  x2:108ffbc0
+            21327500           21312 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21329500           21314 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_02_7.log b/sw/scripts/tracevis/example/traces/trace_core_02_7.log
new file mode 100644
index 0000000..efa757e
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_02_7.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            14833500           14818 1c000080 0180006f jal              x0, 24             
+            14851500           14836 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000047
+            14852500           14837 1c00009c 01f57593 andi             x11, x10, 31        x11=00000007 x10:00000047
+            14869500           14854 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000002 x10:00000047
+            14870500           14855 1c0000a2 00058463 beq              x11, x0, 8          x11:00000007
+            14871500           14856 1c0000a6 05a0206f jal              x0, 8282           
+            14889500           14874 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            14890500           14875 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            14891500           14876 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            14892500           14877 1c00210c 0e059163 bne              x11, x0, 226        x11:00000007
+            14944500           14929 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            14945500           14930 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000047
+            14946500           14931 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000007 x19:00000047
+            14947500           14932 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            14964500           14949 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            14965500           14950 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            14966500           14951 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            14967500           14952 1c00220a 0060006f jal              x0, 6              
+            14986500           14971 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18321500           18306 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18338500           18323 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18339500           18324 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18361500           18346 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18362500           18347 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18364500           18349 1c00222c 08096283 p.elw            x5, 128(x18)         x5=108fe400 x18:1b204000  PA:1b204080
+            18388500           18373 1c002230 02a98533 mul              x10, x19, x10       x10=00001c00 x19:00000007 x10:00000400
+            18389500           18374 1c002234 00550133 add              x2, x10, x5          x2=10900000 x10:00001c00  x5:108fe400
+            18390500           18375 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18392500           18377 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18427500           18412 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18435500           18420 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18436500           18421 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18437500           18422 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18438500           18423 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18459500           18444 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000047
+            18476500           18461 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18477500           18462 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000002 x12:00000047
+            18478500           18463 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000002 x11:00000002
+            18479500           18464 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000007 x12:00000047
+            18480500           18465 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18481500           18466 1c0009d4 63d0006f jal              x0, 3644           
+            18502500           18487 1c001810 fc010113 addi             x2, x2, -64          x2=108fffc0  x2:10900000
+            18503500           18488 1c001812 02b12223 sw               x11, 36(x2)         x11:00000002  x2:108fffc0  PA:108fffe4
+            18510500           18495 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            18511500           18496 1c001818 02c12423 sw               x12, 40(x2)         x12:00000007  x2:108fffc0  PA:108fffe8
+            18512500           18497 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:108fffc0  PA:108fffec
+            18513500           18498 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            18514500           18499 1c00181e 02410693 addi             x13, x2, 36         x13=108fffe4  x2:108fffc0
+            18526500           18511 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            18527500           18512 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            18528500           18513 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:108fffc0  PA:108fffdc
+            18534500           18519 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:108fffc0  PA:108ffff0
+            18535500           18520 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:108fffc0  PA:108ffff4
+            18536500           18521 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:108fffc0  PA:108ffff8
+            18537500           18522 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:108fffc0  PA:108ffffc
+            18549500           18534 1c001830 00d12623 sw               x13, 12(x2)         x13:108fffe4  x2:108fffc0  PA:108fffcc
+            18554500           18539 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            18568500           18553 1c001b70 fa010113 addi             x2, x2, -96          x2=108fff60  x2:108fffc0
+            18569500           18554 1c001b72 01810793 addi             x15, x2, 24         x15=108fff78  x2:108fff60
+            18570500           18555 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:108fff60  PA:108fffb8
+            18576500           18561 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:108fff60  PA:108fffb0
+            18577500           18562 1c001b78 05312623 sw               x19, 76(x2)         x19:00000007  x2:108fff60  PA:108fffac
+            18578500           18563 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:108fff60  PA:108fffa8
+            18579500           18564 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:108fff60  PA:108fffa4
+            18580500           18565 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:108fff60  PA:108fffa0
+            18592500           18577 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:108fff60  PA:108fff9c
+            18594500           18579 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:108fff60  PA:108fffbc
+            18595500           18580 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:108fff60  PA:108fffb4
+            18596500           18581 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:108fff60  PA:108fff98
+            18597500           18582 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:108fff60  PA:108fff94
+            18598500           18583 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            18599500           18584 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            18600500           18585 1c001b8e 00d00433 add              x8, x0, x13          x8=108fffe4 x13:108fffe4
+            18616500           18601 1c001b90 00f12a23 sw               x15, 20(x2)         x15:108fff78  x2:108fff60  PA:108fff74
+            18623500           18608 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            18624500           18609 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            18625500           18610 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            18626500           18611 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            18638500           18623 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            18671500           18656 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            18672500           18657 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            18679500           18664 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            18680500           18665 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18681500           18666 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18698500           18683 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            18699500           18684 1c001778 fddff06f jal              x0, -36            
+            18718500           18703 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18719500           18704 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            18720500           18705 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18738500           18723 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            18739500           18724 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            18740500           18725 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            18741500           18726 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            18742500           18727 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            18743500           18728 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18744500           18729 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104138
+            18748500           18733 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18749500           18734 1c001bca 16a0006f jal              x0, 362            
+            18768500           18753 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            18769500           18754 1c001d36 e69ff06f jal              x0, -408           
+            18772500           18757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            18801500           18786 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            18802500           18787 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            18805500           18790 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            18806500           18791 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18807500           18792 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18809500           18794 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            18810500           18795 1c001778 fddff06f jal              x0, -36            
+            18812500           18797 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18813500           18798 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            18814500           18799 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18815500           18800 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            18816500           18801 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            18817500           18802 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            18818500           18803 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            18819500           18804 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            18820500           18805 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18821500           18806 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104138
+            18825500           18810 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18826500           18811 1c001bca 16a0006f jal              x0, 362            
+            18828500           18813 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            18829500           18814 1c001d36 e69ff06f jal              x0, -408           
+            18832500           18817 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            18846500           18831 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            18847500           18832 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            18850500           18835 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            18851500           18836 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18852500           18837 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18854500           18839 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            18855500           18840 1c001778 fddff06f jal              x0, -36            
+            18857500           18842 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18858500           18843 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            18859500           18844 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18860500           18845 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            18861500           18846 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            18862500           18847 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            18863500           18848 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            18864500           18849 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            18865500           18850 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18866500           18851 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104138
+            18870500           18855 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18871500           18856 1c001bca 16a0006f jal              x0, 362            
+            18873500           18858 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            18874500           18859 1c001d36 e69ff06f jal              x0, -408           
+            18877500           18862 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            18896500           18881 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            18897500           18882 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            18900500           18885 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            18901500           18886 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18902500           18887 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18904500           18889 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            18905500           18890 1c001778 fddff06f jal              x0, -36            
+            18907500           18892 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18908500           18893 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            18909500           18894 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18910500           18895 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            18911500           18896 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            18912500           18897 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            18913500           18898 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            18914500           18899 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            18915500           18900 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18916500           18901 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104138
+            18920500           18905 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18921500           18906 1c001bca 16a0006f jal              x0, 362            
+            18923500           18908 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            18924500           18909 1c001d36 e69ff06f jal              x0, -408           
+            18927500           18912 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            18943500           18928 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            18944500           18929 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            18947500           18932 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            18948500           18933 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18949500           18934 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            18951500           18936 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            18952500           18937 1c001778 fddff06f jal              x0, -36            
+            18954500           18939 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            18955500           18940 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            18956500           18941 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            18957500           18942 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            18958500           18943 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            18959500           18944 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            18960500           18945 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            18961500           18946 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            18962500           18947 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            18963500           18948 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104138
+            18967500           18952 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            18968500           18953 1c001bca 16a0006f jal              x0, 362            
+            18970500           18955 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            18971500           18956 1c001d36 e69ff06f jal              x0, -408           
+            18974500           18959 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            18993500           18978 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            18994500           18979 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            18997500           18982 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            18998500           18983 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            18999500           18984 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19001500           18986 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19002500           18987 1c001778 fddff06f jal              x0, -36            
+            19004500           18989 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19005500           18990 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19006500           18991 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19007500           18992 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19008500           18993 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19009500           18994 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19010500           18995 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19011500           18996 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19012500           18997 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19013500           18998 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104138
+            19017500           19002 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19018500           19003 1c001bca 16a0006f jal              x0, 362            
+            19020500           19005 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19021500           19006 1c001d36 e69ff06f jal              x0, -408           
+            19024500           19009 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19042500           19027 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19043500           19028 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19046500           19031 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19047500           19032 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19048500           19033 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19050500           19035 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19051500           19036 1c001778 fddff06f jal              x0, -36            
+            19053500           19038 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19054500           19039 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19055500           19040 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19056500           19041 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19057500           19042 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19058500           19043 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19059500           19044 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19060500           19045 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19061500           19046 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19062500           19047 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104138
+            19066500           19051 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19067500           19052 1c001bca 16a0006f jal              x0, 362            
+            19069500           19054 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19070500           19055 1c001d36 e69ff06f jal              x0, -408           
+            19073500           19058 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19088500           19073 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19089500           19074 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19092500           19077 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19093500           19078 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19094500           19079 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19096500           19081 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19097500           19082 1c001778 fddff06f jal              x0, -36            
+            19099500           19084 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19100500           19085 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19101500           19086 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19102500           19087 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19103500           19088 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19104500           19089 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19105500           19090 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19106500           19091 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19107500           19092 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19108500           19093 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104138
+            19112500           19097 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19113500           19098 1c001bca 16a0006f jal              x0, 362            
+            19115500           19100 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19116500           19101 1c001d36 e69ff06f jal              x0, -408           
+            19119500           19104 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19133500           19118 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19134500           19119 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19137500           19122 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19138500           19123 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19139500           19124 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19141500           19126 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19142500           19127 1c001778 fddff06f jal              x0, -36            
+            19144500           19129 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19145500           19130 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19146500           19131 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19147500           19132 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19148500           19133 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19149500           19134 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19150500           19135 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19151500           19136 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19152500           19137 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19153500           19138 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104138
+            19157500           19142 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19158500           19143 1c001bca 16a0006f jal              x0, 362            
+            19160500           19145 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19161500           19146 1c001d36 e69ff06f jal              x0, -408           
+            19164500           19149 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19199500           19184 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19200500           19185 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19203500           19188 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19204500           19189 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19205500           19190 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19207500           19192 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19208500           19193 1c001778 fddff06f jal              x0, -36            
+            19210500           19195 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19211500           19196 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19212500           19197 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19213500           19198 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19214500           19199 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19215500           19200 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19216500           19201 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19217500           19202 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19218500           19203 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19219500           19204 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104138
+            19223500           19208 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19224500           19209 1c001bca 16a0006f jal              x0, 362            
+            19226500           19211 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19227500           19212 1c001d36 e69ff06f jal              x0, -408           
+            19230500           19215 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19249500           19234 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19250500           19235 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19253500           19238 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19254500           19239 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19255500           19240 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19257500           19242 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19258500           19243 1c001778 fddff06f jal              x0, -36            
+            19260500           19245 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19261500           19246 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19262500           19247 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19263500           19248 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19264500           19249 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19265500           19250 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19266500           19251 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19267500           19252 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19268500           19253 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19269500           19254 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104138
+            19273500           19258 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19274500           19259 1c001bca 16a0006f jal              x0, 362            
+            19276500           19261 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19277500           19262 1c001d36 e69ff06f jal              x0, -408           
+            19280500           19265 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19296500           19281 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19297500           19282 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19300500           19285 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19301500           19286 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19302500           19287 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19304500           19289 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19305500           19290 1c001778 fddff06f jal              x0, -36            
+            19307500           19292 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19308500           19293 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19309500           19294 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19310500           19295 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19311500           19296 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19312500           19297 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19313500           19298 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19314500           19299 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19315500           19300 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19316500           19301 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104138
+            19320500           19305 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19321500           19306 1c001bca 16a0006f jal              x0, 362            
+            19323500           19308 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19324500           19309 1c001d36 e69ff06f jal              x0, -408           
+            19327500           19312 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19347500           19332 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19348500           19333 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19351500           19336 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19352500           19337 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19353500           19338 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19355500           19340 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19356500           19341 1c001778 fddff06f jal              x0, -36            
+            19358500           19343 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19359500           19344 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19360500           19345 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19361500           19346 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19362500           19347 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19363500           19348 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19364500           19349 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19365500           19350 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19366500           19351 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19367500           19352 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104138
+            19371500           19356 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19372500           19357 1c001bca 16a0006f jal              x0, 362            
+            19374500           19359 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19375500           19360 1c001d36 e69ff06f jal              x0, -408           
+            19378500           19363 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19396500           19381 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19397500           19382 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19400500           19385 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19401500           19386 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19402500           19387 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19404500           19389 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19405500           19390 1c001778 fddff06f jal              x0, -36            
+            19407500           19392 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19408500           19393 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19409500           19394 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19410500           19395 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19411500           19396 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19412500           19397 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19413500           19398 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19414500           19399 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19415500           19400 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19416500           19401 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104138
+            19420500           19405 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19421500           19406 1c001bca 16a0006f jal              x0, 362            
+            19423500           19408 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19424500           19409 1c001d36 e69ff06f jal              x0, -408           
+            19427500           19412 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19446500           19431 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19447500           19432 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            19450500           19435 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            19451500           19436 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19452500           19437 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19454500           19439 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            19455500           19440 1c001778 fddff06f jal              x0, -36            
+            19457500           19442 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19458500           19443 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            19459500           19444 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19460500           19445 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            19461500           19446 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            19462500           19447 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            19463500           19448 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            19464500           19449 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            19465500           19450 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19466500           19451 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104138
+            19470500           19455 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19471500           19456 1c001bca 16a0006f jal              x0, 362            
+            19473500           19458 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            19474500           19459 1c001d36 e69ff06f jal              x0, -408           
+            19477500           19462 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            19496500           19481 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            19497500           19482 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            19500500           19485 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            19503500           19488 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:108fff60  PA:108fff64
+            19504500           19489 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fff60  PA:108fff68
+            19505500           19490 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fff60  PA:108fff6c
+            19506500           19491 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            19507500           19492 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            19513500           19498 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            19514500           19499 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fff60  PA:108fff64
+            19515500           19500 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            19516500           19501 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            19517500           19502 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            19518500           19503 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            19519500           19504 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            19536500           19521 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            19537500           19522 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            19538500           19523 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            19572500           19557 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            19573500           19558 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            19586500           19571 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            19587500           19572 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            19588500           19573 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            19611500           19596 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            19630500           19615 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            19633500           19618 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            19656500           19641 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            19674500           19659 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            19675500           19660 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            19676500           19661 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            19696500           19681 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            19714500           19699 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            19733500           19718 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            19734500           19719 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            19774500           19759 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            19793500           19778 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            19816500           19801 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            19817500           19802 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            19856500           19841 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            19880500           19865 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            19881500           19866 1c001f42 e09ff06f jal              x0, -504           
+            19901500           19886 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            19902500           19887 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fff60  PA:108fff70
+            19921500           19906 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            19943500           19928 1c001e34 00440c13 addi             x24, x8, 4          x24=108fffe8  x8:108fffe4
+            19944500           19929 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:108fffe4  PA:108fffe4
+            19948500           19933 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            19984500           19969 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            20003500           19988 1c001e64 00410593 addi             x11, x2, 4          x11=108fff64  x2:108fff60
+            20004500           19989 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20024500           20009 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fff78 x11:108fff64  PA:108fff74
+            20041500           20026 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fff64  PA:108fff70
+            20048500           20033 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20049500           20034 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            20083500           20068 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            20084500           20069 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20085500           20070 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20086500           20071 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20089500           20074 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fff64  PA:108fff70
+            20100500           20085 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            20134500           20119 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            20168500           20153 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20199500           20184 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20200500           20185 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            20203500           20188 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20222500           20207 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            20244500           20229 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            20245500           20230 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:108fff78  PA:108fff78
+            20252500           20237 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20253500           20238 1c001a5e 00168693 addi             x13, x13, 1         x13=108fff79 x13:108fff78
+            20263500           20248 1c001a60 fb1ff06f jal              x0, -80            
+            20265500           20250 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20266500           20251 1c001a12 00068023 sb               x0, 0(x13)          x13:108fff79  PA:108fff79
+            20272500           20257 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20273500           20258 1c001e68 f17ff06f jal              x0, -234           
+            20292500           20277 1c001d7e 00410613 addi             x12, x2, 4          x12=108fff64  x2:108fff60
+            20310500           20295 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20311500           20296 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20312500           20297 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20314500           20299 1c001a62 fe010113 addi             x2, x2, -32          x2=108fff40  x2:108fff60
+            20315500           20300 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fffe4  x2:108fff40  PA:108fff58
+            20316500           20301 1c001a66 01062783 lw               x15, 16(x12)        x15=108fff78 x12:108fff64  PA:108fff74
+            20317500           20302 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fff64  PA:108fff68
+            20318500           20303 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:108fff40  PA:108fff54
+            20319500           20304 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fff40  PA:108fff50
+            20320500           20305 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fff40  PA:108fff4c
+            20337500           20322 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fff40  PA:108fff5c
+            20341500           20326 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fff40  PA:108fff48
+            20342500           20327 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20343500           20328 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20344500           20329 1c001a78 00c004b3 add              x9, x0, x12          x9=108fff64 x12:108fff64
+            20345500           20330 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=108fff79 x15:108fff78  PA:108fff78
+            20347500           20332 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            20360500           20345 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20361500           20346 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fff64  PA:108fff6c
+            20367500           20352 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20370500           20355 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            20384500           20369 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20385500           20370 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20404500           20389 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20405500           20390 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20406500           20391 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20426500           20411 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20427500           20412 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20444500           20429 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20445500           20430 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20446500           20431 1c001b36 f71ff06f jal              x0, -144           
+            20448500           20433 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fff64  PA:108fff6c
+            20455500           20440 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20468500           20453 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            20475500           20460 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            20476500           20461 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            20490500           20475 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            20507500           20492 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            20508500           20493 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            20509500           20494 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            20510500           20495 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fff78  x9:108fff64  PA:108fff74
+            20517500           20502 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=108fff79 x20:108fff78  PA:108fff78
+            20528500           20513 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            20547500           20532 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20564500           20549 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            20566500           20551 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            20567500           20552 1c001778 fddff06f jal              x0, -36            
+            20569500           20554 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20570500           20555 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            20571500           20556 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20572500           20557 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            20573500           20558 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            20574500           20559 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            20575500           20560 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            20576500           20561 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            20577500           20562 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20578500           20563 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104138
+            20582500           20567 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            20583500           20568 1c001b62 f8bff06f jal              x0, -118           
+            20585500           20570 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fff7a x20:108fff79  PA:108fff79
+            20592500           20577 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            20593500           20578 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            20595500           20580 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20596500           20581 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            20610500           20595 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fff40  PA:108fff5c
+            20617500           20602 1c001b02 01812403 lw               x8, 24(x2)           x8=108fffe4  x2:108fff40  PA:108fff58
+            20618500           20603 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:108fff40  PA:108fff54
+            20619500           20604 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fff40  PA:108fff50
+            20620500           20605 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fff40  PA:108fff4c
+            20621500           20606 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fff40  PA:108fff48
+            20622500           20607 1c001b0c 02010113 addi             x2, x2, 32           x2=108fff60  x2:108fff40
+            20623500           20608 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            20636500           20621 1c001d86 01800433 add              x8, x0, x24          x8=108fffe8 x24:108fffe8
+            20637500           20622 1c001d88 fadff06f jal              x0, -84            
+            20639500           20624 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            20640500           20625 1c001d36 e69ff06f jal              x0, -408           
+            20643500           20628 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            20678500           20663 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            20679500           20664 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            20682500           20667 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            20683500           20668 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20684500           20669 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20686500           20671 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            20687500           20672 1c001778 fddff06f jal              x0, -36            
+            20689500           20674 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20690500           20675 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            20691500           20676 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20692500           20677 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            20693500           20678 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            20694500           20679 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            20695500           20680 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            20696500           20681 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            20697500           20682 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20698500           20683 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104138
+            20702500           20687 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20703500           20688 1c001bca 16a0006f jal              x0, 362            
+            20705500           20690 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            20706500           20691 1c001d36 e69ff06f jal              x0, -408           
+            20709500           20694 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            20725500           20710 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            20726500           20711 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            20729500           20714 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            20730500           20715 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20731500           20716 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20733500           20718 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            20734500           20719 1c001778 fddff06f jal              x0, -36            
+            20736500           20721 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20737500           20722 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            20738500           20723 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20739500           20724 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            20740500           20725 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            20741500           20726 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            20742500           20727 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            20743500           20728 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            20744500           20729 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20745500           20730 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104138
+            20749500           20734 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20750500           20735 1c001bca 16a0006f jal              x0, 362            
+            20752500           20737 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            20753500           20738 1c001d36 e69ff06f jal              x0, -408           
+            20756500           20741 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            20770500           20755 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            20771500           20756 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20774500           20759 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20777500           20762 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:108fff60  PA:108fff64
+            20778500           20763 1c001bd0 00012423 sw               x0, 8(x2)            x2:108fff60  PA:108fff68
+            20779500           20764 1c001bd2 00010623 sb               x0, 12(x2)           x2:108fff60  PA:108fff6c
+            20780500           20765 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            20781500           20766 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20782500           20767 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20783500           20768 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:108fff60  PA:108fff64
+            20784500           20769 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20785500           20770 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20786500           20771 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20787500           20772 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20788500           20773 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20789500           20774 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20790500           20775 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20791500           20776 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            20806500           20791 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            20807500           20792 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20810500           20795 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20811500           20796 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20812500           20797 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20815500           20800 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20818500           20803 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20821500           20806 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20824500           20809 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20825500           20810 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20826500           20811 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20827500           20812 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20830500           20815 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20831500           20816 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20834500           20819 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20835500           20820 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20838500           20823 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20840500           20825 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20843500           20828 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20844500           20829 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20847500           20832 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            20848500           20833 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20849500           20834 1c001f42 e09ff06f jal              x0, -504           
+            20851500           20836 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20852500           20837 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:108fff60  PA:108fff70
+            20853500           20838 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20856500           20841 1c001e34 00440c13 addi             x24, x8, 4          x24=108fffec  x8:108fffe8
+            20857500           20842 1c001e38 00042503 lw               x10, 0(x8)          x10=00000007  x8:108fffe8  PA:108fffe8
+            20858500           20843 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20861500           20846 1c001e54 00055863 bge              x10, x0, 16         x10:00000007
+            20864500           20849 1c001e64 00410593 addi             x11, x2, 4          x11=108fff64  x2:108fff60
+            20865500           20850 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20867500           20852 1c0019fe 0105a683 lw               x13, 16(x11)        x13=108fff78 x11:108fff64  PA:108fff74
+            20868500           20853 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fff64  PA:108fff70
+            20869500           20854 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20870500           20855 1c001a04 02f55633 divu             x12, x10, x15       x12=00000007 x10:00000007 x15:00000001
+            20904500           20889 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000007 x14:0000000a
+            20905500           20890 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20906500           20891 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20907500           20892 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20910500           20895 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:108fff64  PA:108fff70
+            20911500           20896 1c001a20 02f55833 divu             x16, x10, x15       x16=00000007 x10:00000007 x15:00000001
+            20945500           20930 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000007 x15:00000001
+            20979500           20964 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21010500           20995 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21011500           20996 1c001a2e 01004663 blt              x0, x16, 12         x16:00000007
+            21014500           20999 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21016500           21001 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000007
+            21019500           21004 1c001a56 01070733 add              x14, x14, x16       x14=00000037 x14:00000030 x16:00000007
+            21020500           21005 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000037 x13:108fff78  PA:108fff78
+            21021500           21006 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21022500           21007 1c001a5e 00168693 addi             x13, x13, 1         x13=108fff79 x13:108fff78
+            21023500           21008 1c001a60 fb1ff06f jal              x0, -80            
+            21025500           21010 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21026500           21011 1c001a12 00068023 sb               x0, 0(x13)          x13:108fff79  PA:108fff79
+            21027500           21012 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21029500           21014 1c001e68 f17ff06f jal              x0, -234           
+            21031500           21016 1c001d7e 00410613 addi             x12, x2, 4          x12=108fff64  x2:108fff60
+            21032500           21017 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21033500           21018 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21034500           21019 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21036500           21021 1c001a62 fe010113 addi             x2, x2, -32          x2=108fff40  x2:108fff60
+            21037500           21022 1c001a64 00812c23 sw               x8, 24(x2)           x8:108fffe8  x2:108fff40  PA:108fff58
+            21038500           21023 1c001a66 01062783 lw               x15, 16(x12)        x15=108fff78 x12:108fff64  PA:108fff74
+            21039500           21024 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:108fff64  PA:108fff68
+            21040500           21025 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:108fff40  PA:108fff54
+            21041500           21026 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:108fff40  PA:108fff50
+            21042500           21027 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:108fff40  PA:108fff4c
+            21043500           21028 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:108fff40  PA:108fff5c
+            21044500           21029 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:108fff40  PA:108fff48
+            21046500           21031 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21047500           21032 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21048500           21033 1c001a78 00c004b3 add              x9, x0, x12          x9=108fff64 x12:108fff64
+            21049500           21034 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000037 x15=108fff79 x15:108fff78  PA:108fff78
+            21051500           21036 1c001a7e 00070363 beq              x14, x0, 6          x14:00000037
+            21052500           21037 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21053500           21038 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:108fff64  PA:108fff6c
+            21055500           21040 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21058500           21043 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            21060500           21045 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21061500           21046 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21064500           21049 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21065500           21050 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21066500           21051 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21069500           21054 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21070500           21055 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21071500           21056 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21072500           21057 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21073500           21058 1c001b36 f71ff06f jal              x0, -144           
+            21075500           21060 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:108fff64  PA:108fff6c
+            21077500           21062 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21080500           21065 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            21083500           21068 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21084500           21069 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21087500           21072 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            21088500           21073 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21089500           21074 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21090500           21075 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21091500           21076 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=108fff78  x9:108fff64  PA:108fff74
+            21093500           21078 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000037 x20=108fff79 x20:108fff78  PA:108fff78
+            21095500           21080 1c001af0 06059763 bne              x11, x0, 110        x11:00000037
+            21098500           21083 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21099500           21084 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21101500           21086 1c001776 00b00533 add              x10, x0, x11        x10=00000037 x11:00000037
+            21102500           21087 1c001778 fddff06f jal              x0, -36            
+            21104500           21089 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21105500           21090 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            21106500           21091 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21107500           21092 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            21108500           21093 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            21109500           21094 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            21110500           21095 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            21111500           21096 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            21112500           21097 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21113500           21098 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000037 x14:1a104000  PA:1a104138
+            21117500           21102 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21118500           21103 1c001b62 f8bff06f jal              x0, -118           
+            21120500           21105 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=108fff7a x20:108fff79  PA:108fff79
+            21122500           21107 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21123500           21108 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:108fff64  PA:108fff64
+            21125500           21110 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21126500           21111 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21129500           21114 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:108fff40  PA:108fff5c
+            21130500           21115 1c001b02 01812403 lw               x8, 24(x2)           x8=108fffe8  x2:108fff40  PA:108fff58
+            21131500           21116 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:108fff40  PA:108fff54
+            21132500           21117 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:108fff40  PA:108fff50
+            21133500           21118 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:108fff40  PA:108fff4c
+            21134500           21119 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:108fff40  PA:108fff48
+            21135500           21120 1c001b0c 02010113 addi             x2, x2, 32           x2=108fff60  x2:108fff40
+            21136500           21121 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21138500           21123 1c001d86 01800433 add              x8, x0, x24          x8=108fffec x24:108fffec
+            21139500           21124 1c001d88 fadff06f jal              x0, -84            
+            21141500           21126 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21142500           21127 1c001d36 e69ff06f jal              x0, -408           
+            21145500           21130 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21162500           21147 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21163500           21148 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21166500           21151 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21167500           21152 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21168500           21153 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21170500           21155 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21171500           21156 1c001778 fddff06f jal              x0, -36            
+            21173500           21158 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21174500           21159 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            21175500           21160 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21176500           21161 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            21177500           21162 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            21178500           21163 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            21179500           21164 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            21180500           21165 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            21181500           21166 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21182500           21167 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104138
+            21186500           21171 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21187500           21172 1c001bca 16a0006f jal              x0, 362            
+            21189500           21174 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21190500           21175 1c001d36 e69ff06f jal              x0, -408           
+            21193500           21178 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21219500           21204 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21220500           21205 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21223500           21208 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21224500           21209 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21225500           21210 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21227500           21212 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21228500           21213 1c001778 fddff06f jal              x0, -36            
+            21230500           21215 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21231500           21216 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            21232500           21217 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21233500           21218 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            21234500           21219 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            21235500           21220 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            21236500           21221 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            21237500           21222 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            21238500           21223 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21239500           21224 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104138
+            21243500           21228 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21244500           21229 1c001bca 16a0006f jal              x0, 362            
+            21246500           21231 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21247500           21232 1c001d36 e69ff06f jal              x0, -408           
+            21250500           21235 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21264500           21249 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21265500           21250 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21268500           21253 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21269500           21254 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21270500           21255 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21272500           21257 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21273500           21258 1c001778 fddff06f jal              x0, -36            
+            21275500           21260 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21276500           21261 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000047
+            21277500           21262 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21278500           21263 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000238 x15:00000047
+            21279500           21264 1c001762 00279793 slli             x15, x15, 0x2       x15=0000011c x15:00000047
+            21280500           21265 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000238
+            21281500           21266 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000100 x15:0000011c x13:00001f80
+            21282500           21267 1c00176a 00e787b3 add              x15, x15, x14       x15=00000138 x15:00000100 x14:00000038
+            21283500           21268 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21284500           21269 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104138
+            21288500           21273 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21289500           21274 1c001bca 16a0006f jal              x0, 362            
+            21291500           21276 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21292500           21277 1c001d36 e69ff06f jal              x0, -408           
+            21295500           21280 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21312500           21297 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21313500           21298 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21314500           21299 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:108fff60  PA:108fffbc
+            21315500           21300 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:108fff60  PA:108fffb8
+            21316500           21301 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:108fff60  PA:108fffb4
+            21317500           21302 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:108fff60  PA:108fffb0
+            21318500           21303 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000007  x2:108fff60  PA:108fffac
+            21319500           21304 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:108fff60  PA:108fffa8
+            21320500           21305 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:108fff60  PA:108fffa4
+            21321500           21306 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:108fff60  PA:108fffa0
+            21322500           21307 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:108fff60  PA:108fff9c
+            21324500           21309 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:108fff60  PA:108fff98
+            21325500           21310 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:108fff60  PA:108fff94
+            21326500           21311 1c001bbe 06010113 addi             x2, x2, 96           x2=108fffc0  x2:108fff60
+            21327500           21312 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21329500           21314 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:108fffc0  PA:108fffdc
+            21330500           21315 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21331500           21316 1c001838 04010113 addi             x2, x2, 64           x2=10900000  x2:108fffc0
+            21332500           21317 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21334500           21319 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_0.log b/sw/scripts/tracevis/example/traces/trace_core_03_0.log
new file mode 100644
index 0000000..568444f
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_0.log
@@ -0,0 +1,921 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000060
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000000 x10:00000060
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000060
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000000
+            17054500           17039 1c0000aa 00050463 beq              x10, x0, 8          x10:00000003
+            17073500           17058 1c0000ae 0520206f jal              x0, 8274           
+            17075500           17060 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17076500           17061 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17077500           17062 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17078500           17063 1c00210c 0e059163 bne              x11, x0, 226        x11:00000000
+            17090500           17075 1c002110 feffe417 auipc            x8, 0xfeffe000       x8=1b000110
+            17091500           17076 1c002114 ef840413 addi             x8, x8, -264         x8=1b000008  x8:1b000110
+            17092500           17077 1c002118 04040493 addi             x9, x8, 64           x9=1b000048  x8:1b000008
+            17093500           17078 1c00211c 00800933 add              x18, x0, x8         x18=1b000008  x8:1b000008
+            17110500           17095 1c00211e 1b2049b7 lui              x19, 0x1b204000     x19=1b204000
+            17111500           17096 1c002122 00200a13 addi             x20, x0, 2          x20=00000002
+            17112500           17097 1c002124 00000a97 auipc            x21, 0x0            x21=1c002124
+            17113500           17098 1c002128 036a8a93 addi             x21, x21, 54        x21=1c00215a x21:1c002124
+            17114500           17099 1c00212c 00000b97 auipc            x23, 0x0            x23=1c00212c
+            17131500           17116 1c002130 57cb8b93 addi             x23, x23, 1404      x23=1c0026a8 x23:1c00212c
+            17132500           17117 1c002134 000bab83 lw               x23, 0(x23)         x23=1c2fff50 x23:1c0026a8  PA:1c0026a8
+            17146500           17131 1c002138 01800393 addi             x7, x0, 24           x7=00000018
+            17147500           17132 1c00213a 02a383b3 mul              x7, x7, x10          x7=00000048  x7:00000018 x10:00000003
+            17148500           17133 1c00213e 007b8bb3 add              x23, x23, x7        x23=1c2fff98 x23:1c2fff50  x7:00000048
+            17165500           17150 1c002140 008b8b93 addi             x23, x23, 8         x23=1c2fffa0 x23:1c2fff98
+            17166500           17151 1c002142 10201cb7 lui              x25, 0x10201000     x25=10201000
+            17167500           17152 1c002146 e04c8c93 addi             x25, x25, -508      x25=10200e04 x25:10201000
+            17168500           17153 1c00214a 00100c13 addi             x24, x0, 1          x24=00000001
+            17169500           17154 1c00214c 00000d17 auipc            x26, 0x0            x26=1c00214c
+            17186500           17171 1c002150 0e0d0d13 addi             x26, x26, 224       x26=1c00222c x26:1c00214c
+            17187500           17172 1c002154 001d6d13 ori              x26, x26, 1         x26=1c00222d x26:1c00222c
+            17188500           17173 1c002158 0160006f jal              x0, 22             
+            17223500           17208 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000008  PA:1b000008
+            17225500           17210 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            17244500           17229 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            17245500           17230 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            18702500           18687 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            18703500           18688 1c0021de f91ff06f jal              x0, -112           
+            18706500           18691 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000008  x8:1b000008  PA:1b000008
+            18708500           18693 1c002172 060e0063 beq              x28, x0, 96         x28:00000008
+            18709500           18694 1c002176 00842503 lw               x10, 8(x8)          x10=00000000  x8:1b000008  PA:1b000010
+            18710500           18695 1c002178 00442283 lw               x5, 4(x8)            x5=1c0009d8  x8:1b000008  PA:1b00000c
+            18711500           18696 1c00217c 00c42103 lw               x2, 12(x8)           x2=10cfe400  x8:1b000008  PA:1b000014
+            18732500           18717 1c002180 01042303 lw               x6, 16(x8)           x6=00000400  x8:1b000008  PA:1b000018
+            18733500           18718 1c002184 01442383 lw               x7, 20(x8)           x7=00000400  x8:1b000008  PA:1b00001c
+            18734500           18719 1c002188 01842b03 lw               x22, 24(x8)         x22=100fc720  x8:1b000008  PA:1b000020
+            18735500           18720 1c00218c 01c42e83 lw               x29, 28(x8)         x29=1000013c  x8:1b000008  PA:1b000024
+            18753500           18738 1c002190 00042023 sw               x0, 0(x8)            x8:1b000008  PA:1b000008
+            18754500           18739 1c002194 feffef17 auipc            x30, 0xfeffe000     x30=1b000194
+            18755500           18740 1c002198 eb4f0f13 addi             x30, x30, -332      x30=1b000048 x30:1b000194
+            18756500           18741 1c00219c 01df2023 sw               x29, 0(x30)         x29:1000013c x30:1b000048  PA:1b000048
+            18776500           18761 1c0021a0 015000b3 add              x1, x0, x21          x1=1c00215a x21:1c00215a
+            18777500           18762 1c0021a2 00100e93 addi             x29, x0, 1          x29=00000001
+            18778500           18763 1c0021a4 01ce9e33 sll              x28, x29, x28       x28=00000100 x29:00000001 x28:00000008
+            18779500           18764 1c0021a8 fffe0e13 addi             x28, x28, -1        x28=000000ff x28:00000100
+            18780500           18765 1c0021aa 21c9a023 sw               x28, 512(x19)       x28:000000ff x19:1b204000  PA:1b204200
+            18806500           18791 1c0021ae 21c9a623 sw               x28, 524(x19)       x28:000000ff x19:1b204000  PA:1b20420c
+            18807500           18792 1c0021b2 09c9a223 sw               x28, 132(x19)       x28:000000ff x19:1b204000  PA:1b204084
+            18808500           18793 1c0021b6 001e2863 p.beqimm         x28, 16             x28:000000ff
+            18809500           18794 1c0021ba 09a9a023 sw               x26, 128(x19)       x26:1c00222d x19:1b204000  PA:1b204080
+            18828500           18813 1c0021be 0879a023 sw               x7, 128(x19)         x7:00000400 x19:1b204000  PA:1b204080
+            18829500           18814 1c0021c2 0829a023 sw               x2, 128(x19)         x2:10cfe400 x19:1b204000  PA:1b204080
+            18830500           18815 1c0021c6 02040413 addi             x8, x8, 32           x8=1b000028  x8:1b000008
+            18831500           18816 1c0021ca 00941363 bne              x8, x9, 6            x8:1b000028  x9:1b000048
+            18834500           18819 1c0021d0 00028067 jalr             x0, x5, 0            x5:1c0009d8
+            18852500           18837 1c0009d8 ff010113 addi             x2, x2, -16          x2=10cfe3f0  x2:10cfe400
+            18853500           18838 1c0009da 0ff00713 addi             x14, x0, 255        x14=000000ff
+            18873500           18858 1c0009de 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18874500           18859 1c0009e2 00112623 sw               x1, 12(x2)           x1:1c00215a  x2:10cfe3f0  PA:10cfe3fc
+            18875500           18860 1c0009e4 00812423 sw               x8, 8(x2)            x8:1b000028  x2:10cfe3f0  PA:10cfe3f8
+            18876500           18861 1c0009e6 00912223 sw               x9, 4(x2)            x9:1b000048  x2:10cfe3f0  PA:10cfe3f4
+            18877500           18862 1c0009e8 08e7a223 sw               x14, 132(x15)       x14:000000ff x15:1b204000  PA:1b204084
+            18878500           18863 1c0009ec 20078493 addi             x9, x15, 512         x9=1b204200 x15:1b204000
+            18901500           18886 1c0009f0 00e4a023 sw               x14, 0(x9)          x14:000000ff  x9:1b204200  PA:1b204200
+            18902500           18887 1c0009f2 20c78793 addi             x15, x15, 524       x15=1b20420c x15:1b204000
+            18903500           18888 1c0009f6 00e7a023 sw               x14, 0(x15)         x14:000000ff x15:1b20420c  PA:1b20420c
+            18904500           18889 1c0009f8 1c0017b7 lui              x15, 0x1c001000     x15=1c001000
+            18905500           18890 1c0009fc 9bc78793 addi             x15, x15, -1604     x15=1c0009bc x15:1c001000
+            18927500           18912 1c000a00 1b204737 lui              x14, 0x1b204000     x14=1b204000
+            18928500           18913 1c000a04 08f72023 sw               x15, 128(x14)       x15:1c0009bc x14:1b204000  PA:1b204080
+            18929500           18914 1c000a08 1b2047b7 lui              x15, 0x1b204000     x15=1b204000
+            18930500           18915 1c000a0c 08a7a023 sw               x10, 128(x15)       x10:00000000 x15:1b204000  PA:1b204080
+            18950500           18935 1c000a10 f1402673 csrrs            x12, x0, 0xf14      x12=00000060
+            18951500           18936 1c000a14 40565413 srai             x8, x12, 0x405       x8=00000003 x12:00000060
+            18952500           18937 1c000a18 f2643433 p.bclr           x8, x8, 25, 6        x8=00000003  x8:00000003
+            18953500           18938 1c000a1c 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18970500           18955 1c000a20 f4563633 p.bclr           x12, x12, 26, 5     x12=00000000 x12:00000060
+            18971500           18956 1c000a24 008005b3 add              x11, x0, x8         x11=00000003  x8:00000003
+            18972500           18957 1c000a26 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18973500           18958 1c000a2a 5e7000ef jal              x1, 3558             x1=1c000a2e
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cfe3b0  x2:10cfe3f0
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cfe3b0  PA:10cfe3d4
+            19022500           19007 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19023500           19008 1c001818 02c12423 sw               x12, 40(x2)         x12:00000000  x2:10cfe3b0  PA:10cfe3d8
+            19024500           19009 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cfe3b0  PA:10cfe3dc
+            19025500           19010 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19026500           19011 1c00181e 02410693 addi             x13, x2, 36         x13=10cfe3d4  x2:10cfe3b0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c000a2e  x2:10cfe3b0  PA:10cfe3cc
+            19048500           19033 1c001828 02e12823 sw               x14, 48(x2)         x14:1b204000  x2:10cfe3b0  PA:10cfe3e0
+            19049500           19034 1c00182a 02f12a23 sw               x15, 52(x2)         x15:1b204000  x2:10cfe3b0  PA:10cfe3e4
+            19050500           19035 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cfe3b0  PA:10cfe3e8
+            19051500           19036 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cfe3b0  PA:10cfe3ec
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cfe3d4  x2:10cfe3b0  PA:10cfe3bc
+            19073500           19058 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cfe350  x2:10cfe3b0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cfe368  x2:10cfe350
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000003  x2:10cfe350  PA:10cfe3a8
+            19095500           19080 1c001b76 05212823 sw               x18, 80(x2)         x18:1b000008  x2:10cfe350  PA:10cfe3a0
+            19096500           19081 1c001b78 05312623 sw               x19, 76(x2)         x19:1b204000  x2:10cfe350  PA:10cfe39c
+            19097500           19082 1c001b7a 05412423 sw               x20, 72(x2)         x20:00000002  x2:10cfe350  PA:10cfe398
+            19098500           19083 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c00215a  x2:10cfe350  PA:10cfe394
+            19099500           19084 1c001b7e 05612023 sw               x22, 64(x2)         x22:100fc720  x2:10cfe350  PA:10cfe390
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:1c2fffa0  x2:10cfe350  PA:10cfe38c
+            19116500           19101 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cfe350  PA:10cfe3ac
+            19117500           19102 1c001b84 04912a23 sw               x9, 84(x2)           x9:1b204200  x2:10cfe350  PA:10cfe3a4
+            19118500           19103 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000001  x2:10cfe350  PA:10cfe388
+            19119500           19104 1c001b88 03912a23 sw               x25, 52(x2)         x25:10200e04  x2:10cfe350  PA:10cfe384
+            19120500           19105 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19121500           19106 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19122500           19107 1c001b8e 00d00433 add              x8, x0, x13          x8=10cfe3d4 x13:10cfe3d4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cfe368  x2:10cfe350  PA:10cfe364
+            19139500           19124 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19140500           19125 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19141500           19126 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19142500           19127 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19213500           19198 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19214500           19199 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104180
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19376500           19361 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19377500           19362 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19380500           19365 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19381500           19366 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19382500           19367 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19384500           19369 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19385500           19370 1c001778 fddff06f jal              x0, -36            
+            19387500           19372 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19388500           19373 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19389500           19374 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19390500           19375 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19391500           19376 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19392500           19377 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19393500           19378 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19394500           19379 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19395500           19380 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19396500           19381 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104180
+            19400500           19385 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19401500           19386 1c001bca 16a0006f jal              x0, 362            
+            19403500           19388 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19404500           19389 1c001d36 e69ff06f jal              x0, -408           
+            19407500           19392 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19428500           19413 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19429500           19414 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19432500           19417 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19433500           19418 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19434500           19419 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19436500           19421 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19437500           19422 1c001778 fddff06f jal              x0, -36            
+            19439500           19424 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19440500           19425 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19441500           19426 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19442500           19427 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19443500           19428 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19444500           19429 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19445500           19430 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19446500           19431 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19447500           19432 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19448500           19433 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104180
+            19452500           19437 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19453500           19438 1c001bca 16a0006f jal              x0, 362            
+            19455500           19440 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19456500           19441 1c001d36 e69ff06f jal              x0, -408           
+            19459500           19444 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19488500           19473 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19489500           19474 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19492500           19477 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19493500           19478 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19494500           19479 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19496500           19481 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19497500           19482 1c001778 fddff06f jal              x0, -36            
+            19499500           19484 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19500500           19485 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19501500           19486 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19502500           19487 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19503500           19488 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19504500           19489 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19505500           19490 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19506500           19491 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19507500           19492 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19508500           19493 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104180
+            19512500           19497 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19513500           19498 1c001bca 16a0006f jal              x0, 362            
+            19515500           19500 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19516500           19501 1c001d36 e69ff06f jal              x0, -408           
+            19519500           19504 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19535500           19520 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19536500           19521 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19539500           19524 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19540500           19525 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19541500           19526 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19543500           19528 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19544500           19529 1c001778 fddff06f jal              x0, -36            
+            19546500           19531 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19547500           19532 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19548500           19533 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19549500           19534 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19550500           19535 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19551500           19536 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19552500           19537 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19553500           19538 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19554500           19539 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19555500           19540 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104180
+            19559500           19544 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19560500           19545 1c001bca 16a0006f jal              x0, 362            
+            19562500           19547 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19563500           19548 1c001d36 e69ff06f jal              x0, -408           
+            19566500           19551 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19605500           19590 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19606500           19591 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19609500           19594 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19610500           19595 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19611500           19596 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19613500           19598 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19614500           19599 1c001778 fddff06f jal              x0, -36            
+            19616500           19601 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19617500           19602 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19618500           19603 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19619500           19604 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19620500           19605 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19621500           19606 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19622500           19607 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19623500           19608 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19624500           19609 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19625500           19610 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104180
+            19629500           19614 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19630500           19615 1c001bca 16a0006f jal              x0, 362            
+            19632500           19617 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19633500           19618 1c001d36 e69ff06f jal              x0, -408           
+            19636500           19621 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19654500           19639 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19655500           19640 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19658500           19643 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19659500           19644 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19660500           19645 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19662500           19647 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19663500           19648 1c001778 fddff06f jal              x0, -36            
+            19665500           19650 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19666500           19651 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19667500           19652 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19668500           19653 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19669500           19654 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19670500           19655 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19671500           19656 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19672500           19657 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19673500           19658 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19674500           19659 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104180
+            19678500           19663 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19679500           19664 1c001bca 16a0006f jal              x0, 362            
+            19681500           19666 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19682500           19667 1c001d36 e69ff06f jal              x0, -408           
+            19685500           19670 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19700500           19685 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19701500           19686 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19704500           19689 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19705500           19690 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19706500           19691 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19708500           19693 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19709500           19694 1c001778 fddff06f jal              x0, -36            
+            19711500           19696 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19712500           19697 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19713500           19698 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19714500           19699 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19715500           19700 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19716500           19701 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19717500           19702 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19718500           19703 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19719500           19704 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19720500           19705 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104180
+            19724500           19709 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19725500           19710 1c001bca 16a0006f jal              x0, 362            
+            19727500           19712 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19728500           19713 1c001d36 e69ff06f jal              x0, -408           
+            19731500           19716 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19745500           19730 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19746500           19731 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19749500           19734 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19750500           19735 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19751500           19736 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19753500           19738 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19754500           19739 1c001778 fddff06f jal              x0, -36            
+            19756500           19741 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19757500           19742 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19758500           19743 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19759500           19744 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19760500           19745 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19761500           19746 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19762500           19747 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19763500           19748 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19764500           19749 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19765500           19750 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104180
+            19769500           19754 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19770500           19755 1c001bca 16a0006f jal              x0, 362            
+            19772500           19757 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19773500           19758 1c001d36 e69ff06f jal              x0, -408           
+            19776500           19761 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19792500           19777 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19793500           19778 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19796500           19781 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19797500           19782 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19798500           19783 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19800500           19785 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19801500           19786 1c001778 fddff06f jal              x0, -36            
+            19803500           19788 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19804500           19789 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19805500           19790 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19806500           19791 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19807500           19792 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19808500           19793 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19809500           19794 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19810500           19795 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19811500           19796 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19812500           19797 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104180
+            19816500           19801 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19817500           19802 1c001bca 16a0006f jal              x0, 362            
+            19819500           19804 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19820500           19805 1c001d36 e69ff06f jal              x0, -408           
+            19823500           19808 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19838500           19823 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19839500           19824 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19842500           19827 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19843500           19828 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19844500           19829 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19846500           19831 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19847500           19832 1c001778 fddff06f jal              x0, -36            
+            19849500           19834 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19850500           19835 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19851500           19836 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19852500           19837 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19853500           19838 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19854500           19839 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19855500           19840 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19856500           19841 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19857500           19842 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19858500           19843 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104180
+            19862500           19847 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19863500           19848 1c001bca 16a0006f jal              x0, 362            
+            19865500           19850 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19866500           19851 1c001d36 e69ff06f jal              x0, -408           
+            19869500           19854 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19885500           19870 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19886500           19871 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19889500           19874 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19890500           19875 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19891500           19876 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19893500           19878 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19894500           19879 1c001778 fddff06f jal              x0, -36            
+            19896500           19881 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19897500           19882 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19898500           19883 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19899500           19884 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19900500           19885 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19901500           19886 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19902500           19887 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19903500           19888 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19904500           19889 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19905500           19890 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104180
+            19909500           19894 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19910500           19895 1c001bca 16a0006f jal              x0, 362            
+            19912500           19897 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19913500           19898 1c001d36 e69ff06f jal              x0, -408           
+            19916500           19901 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19930500           19915 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19931500           19916 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19934500           19919 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19935500           19920 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19936500           19921 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19938500           19923 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19939500           19924 1c001778 fddff06f jal              x0, -36            
+            19941500           19926 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19942500           19927 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19943500           19928 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19944500           19929 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19945500           19930 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19946500           19931 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19947500           19932 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19948500           19933 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19949500           19934 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19950500           19935 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104180
+            19954500           19939 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19955500           19940 1c001bca 16a0006f jal              x0, 362            
+            19957500           19942 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19958500           19943 1c001d36 e69ff06f jal              x0, -408           
+            19961500           19946 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19975500           19960 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19976500           19961 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19979500           19964 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19980500           19965 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19981500           19966 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19983500           19968 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19984500           19969 1c001778 fddff06f jal              x0, -36            
+            19986500           19971 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19987500           19972 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            19988500           19973 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19989500           19974 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            19990500           19975 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            19991500           19976 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            19992500           19977 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            19993500           19978 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            19994500           19979 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19995500           19980 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104180
+            19999500           19984 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20000500           19985 1c001bca 16a0006f jal              x0, 362            
+            20002500           19987 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            20003500           19988 1c001d36 e69ff06f jal              x0, -408           
+            20006500           19991 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20023500           20008 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20024500           20009 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20027500           20012 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20028500           20013 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20029500           20014 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20031500           20016 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20032500           20017 1c001778 fddff06f jal              x0, -36            
+            20034500           20019 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20035500           20020 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            20036500           20021 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20037500           20022 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            20038500           20023 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            20039500           20024 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            20040500           20025 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            20041500           20026 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            20042500           20027 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20043500           20028 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104180
+            20047500           20032 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20048500           20033 1c001bca 16a0006f jal              x0, 362            
+            20050500           20035 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20051500           20036 1c001d36 e69ff06f jal              x0, -408           
+            20054500           20039 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20072500           20057 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20073500           20058 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20076500           20061 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20079500           20064 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cfe350  PA:10cfe354
+            20080500           20065 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfe350  PA:10cfe358
+            20081500           20066 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfe350  PA:10cfe35c
+            20082500           20067 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20083500           20068 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfe350  PA:10cfe354
+            20093500           20078 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20094500           20079 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20095500           20080 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20096500           20081 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20097500           20082 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20145500           20130 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20146500           20131 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfe350  PA:10cfe360
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfe3d8  x8:10cfe3d4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfe3d4  PA:10cfe3d4
+            20485500           20470 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cfe354  x2:10cfe350
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfe368 x11:10cfe354  PA:10cfe364
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe354  PA:10cfe360
+            20575500           20560 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20576500           20561 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20610500           20595 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20611500           20596 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20612500           20597 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20613500           20598 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20616500           20601 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe354  PA:10cfe360
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfe368  PA:10cfe368
+            20782500           20767 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20783500           20768 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfe369 x13:10cfe368
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfe369  PA:10cfe369
+            20804500           20789 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20806500           20791 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfe354  x2:10cfe350
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfe330  x2:10cfe350
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfe3d4  x2:10cfe330  PA:10cfe348
+            20848500           20833 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfe368 x12:10cfe354  PA:10cfe364
+            20849500           20834 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfe354  PA:10cfe358
+            20850500           20835 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cfe330  PA:10cfe344
+            20851500           20836 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfe330  PA:10cfe340
+            20852500           20837 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfe330  PA:10cfe33c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfe330  PA:10cfe34c
+            20869500           20854 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfe330  PA:10cfe338
+            20870500           20855 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20871500           20856 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20872500           20857 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfe354 x12:10cfe354
+            20873500           20858 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfe369 x15:10cfe368  PA:10cfe368
+            20875500           20860 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfe354  PA:10cfe35c
+            20895500           20880 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20898500           20883 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfe354  PA:10cfe35c
+            20981500           20966 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21001500           20986 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21002500           20987 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfe368  x9:10cfe354  PA:10cfe364
+            21043500           21028 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfe369 x20:10cfe368  PA:10cfe368
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104180
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfe36a x20:10cfe369  PA:10cfe369
+            21124500           21109 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21125500           21110 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21127500           21112 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21128500           21113 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfe330  PA:10cfe34c
+            21156500           21141 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfe3d4  x2:10cfe330  PA:10cfe348
+            21157500           21142 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cfe330  PA:10cfe344
+            21158500           21143 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfe330  PA:10cfe340
+            21159500           21144 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfe330  PA:10cfe33c
+            21160500           21145 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfe330  PA:10cfe338
+            21161500           21146 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfe350  x2:10cfe330
+            21162500           21147 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cfe3d8 x24:10cfe3d8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21224500           21209 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21225500           21210 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21228500           21213 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21229500           21214 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21230500           21215 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21232500           21217 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21233500           21218 1c001778 fddff06f jal              x0, -36            
+            21235500           21220 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21236500           21221 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21237500           21222 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21238500           21223 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21239500           21224 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21240500           21225 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21241500           21226 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21242500           21227 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21243500           21228 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21244500           21229 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104180
+            21248500           21233 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21249500           21234 1c001bca 16a0006f jal              x0, 362            
+            21251500           21236 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21252500           21237 1c001d36 e69ff06f jal              x0, -408           
+            21255500           21240 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21270500           21255 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21271500           21256 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21274500           21259 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21275500           21260 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21276500           21261 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21278500           21263 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21279500           21264 1c001778 fddff06f jal              x0, -36            
+            21281500           21266 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21282500           21267 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21283500           21268 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21284500           21269 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21285500           21270 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21286500           21271 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21287500           21272 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21288500           21273 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21289500           21274 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21290500           21275 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104180
+            21294500           21279 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21295500           21280 1c001bca 16a0006f jal              x0, 362            
+            21297500           21282 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21298500           21283 1c001d36 e69ff06f jal              x0, -408           
+            21301500           21286 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21317500           21302 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21318500           21303 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21321500           21306 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21324500           21309 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cfe350  PA:10cfe354
+            21325500           21310 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfe350  PA:10cfe358
+            21326500           21311 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfe350  PA:10cfe35c
+            21327500           21312 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21328500           21313 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21329500           21314 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21330500           21315 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfe350  PA:10cfe354
+            21331500           21316 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21332500           21317 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21333500           21318 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21334500           21319 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21335500           21320 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21336500           21321 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21337500           21322 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21338500           21323 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21353500           21338 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21354500           21339 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21357500           21342 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21358500           21343 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21359500           21344 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21362500           21347 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21365500           21350 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21368500           21353 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21371500           21356 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21372500           21357 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21373500           21358 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21374500           21359 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21377500           21362 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21378500           21363 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21381500           21366 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21382500           21367 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21385500           21370 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21387500           21372 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21390500           21375 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21391500           21376 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21394500           21379 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21395500           21380 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21396500           21381 1c001f42 e09ff06f jal              x0, -504           
+            21398500           21383 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21399500           21384 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfe350  PA:10cfe360
+            21400500           21385 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21403500           21388 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfe3dc  x8:10cfe3d8
+            21404500           21389 1c001e38 00042503 lw               x10, 0(x8)          x10=00000000  x8:10cfe3d8  PA:10cfe3d8
+            21405500           21390 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21408500           21393 1c001e54 00055863 bge              x10, x0, 16         x10:00000000
+            21411500           21396 1c001e64 00410593 addi             x11, x2, 4          x11=10cfe354  x2:10cfe350
+            21412500           21397 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21414500           21399 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfe368 x11:10cfe354  PA:10cfe364
+            21415500           21400 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe354  PA:10cfe360
+            21416500           21401 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21417500           21402 1c001a04 02f55633 divu             x12, x10, x15       x12=00000000 x10:00000000 x15:00000001
+            21451500           21436 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000000 x14:0000000a
+            21452500           21437 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21453500           21438 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21454500           21439 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21457500           21442 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe354  PA:10cfe360
+            21458500           21443 1c001a20 02f55833 divu             x16, x10, x15       x16=00000000 x10:00000000 x15:00000001
+            21492500           21477 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000000 x15:00000001
+            21526500           21511 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21557500           21542 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21558500           21543 1c001a2e 01004663 blt              x0, x16, 12         x16:00000000
+            21559500           21544 1c001a32 fc079fe3 bne              x15, x0, -34        x15:00000000
+            21560500           21545 1c001a34 03000713 addi             x14, x0, 48         x14=00000030
+            21561500           21546 1c001a38 01e0006f jal              x0, 30             
+            21563500           21548 1c001a56 01070733 add              x14, x14, x16       x14=00000030 x14:00000030 x16:00000000
+            21564500           21549 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000030 x13:10cfe368  PA:10cfe368
+            21566500           21551 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21567500           21552 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfe369 x13:10cfe368
+            21568500           21553 1c001a60 fb1ff06f jal              x0, -80            
+            21570500           21555 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21571500           21556 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfe369  PA:10cfe369
+            21572500           21557 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21574500           21559 1c001e68 f17ff06f jal              x0, -234           
+            21576500           21561 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfe354  x2:10cfe350
+            21577500           21562 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21578500           21563 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21579500           21564 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21581500           21566 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfe330  x2:10cfe350
+            21582500           21567 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfe3d8  x2:10cfe330  PA:10cfe348
+            21583500           21568 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfe368 x12:10cfe354  PA:10cfe364
+            21584500           21569 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfe354  PA:10cfe358
+            21585500           21570 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cfe330  PA:10cfe344
+            21586500           21571 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfe330  PA:10cfe340
+            21587500           21572 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfe330  PA:10cfe33c
+            21588500           21573 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfe330  PA:10cfe34c
+            21589500           21574 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfe330  PA:10cfe338
+            21590500           21575 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21591500           21576 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21592500           21577 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfe354 x12:10cfe354
+            21593500           21578 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000030 x15=10cfe369 x15:10cfe368  PA:10cfe368
+            21595500           21580 1c001a7e 00070363 beq              x14, x0, 6          x14:00000030
+            21596500           21581 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21597500           21582 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfe354  PA:10cfe35c
+            21599500           21584 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21602500           21587 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21604500           21589 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21605500           21590 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21608500           21593 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21609500           21594 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21610500           21595 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21613500           21598 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21614500           21599 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21615500           21600 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21616500           21601 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21617500           21602 1c001b36 f71ff06f jal              x0, -144           
+            21619500           21604 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfe354  PA:10cfe35c
+            21621500           21606 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21624500           21609 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21626500           21611 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21627500           21612 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21630500           21615 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21631500           21616 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21632500           21617 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21633500           21618 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21634500           21619 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfe368  x9:10cfe354  PA:10cfe364
+            21636500           21621 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000030 x20=10cfe369 x20:10cfe368  PA:10cfe368
+            21638500           21623 1c001af0 06059763 bne              x11, x0, 110        x11:00000030
+            21641500           21626 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21642500           21627 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21644500           21629 1c001776 00b00533 add              x10, x0, x11        x10=00000030 x11:00000030
+            21645500           21630 1c001778 fddff06f jal              x0, -36            
+            21647500           21632 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21648500           21633 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21649500           21634 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21650500           21635 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21651500           21636 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21652500           21637 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21653500           21638 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21654500           21639 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21655500           21640 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21656500           21641 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000030 x14:1a104000  PA:1a104180
+            21660500           21645 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21661500           21646 1c001b62 f8bff06f jal              x0, -118           
+            21663500           21648 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfe36a x20:10cfe369  PA:10cfe369
+            21665500           21650 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21666500           21651 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe354  PA:10cfe354
+            21668500           21653 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21669500           21654 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21672500           21657 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfe330  PA:10cfe34c
+            21673500           21658 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfe3d8  x2:10cfe330  PA:10cfe348
+            21674500           21659 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cfe330  PA:10cfe344
+            21675500           21660 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfe330  PA:10cfe340
+            21676500           21661 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfe330  PA:10cfe33c
+            21677500           21662 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfe330  PA:10cfe338
+            21678500           21663 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfe350  x2:10cfe330
+            21679500           21664 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21681500           21666 1c001d86 01800433 add              x8, x0, x24          x8=10cfe3dc x24:10cfe3dc
+            21682500           21667 1c001d88 fadff06f jal              x0, -84            
+            21684500           21669 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21685500           21670 1c001d36 e69ff06f jal              x0, -408           
+            21688500           21673 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21702500           21687 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21703500           21688 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21706500           21691 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21707500           21692 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21708500           21693 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21710500           21695 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21711500           21696 1c001778 fddff06f jal              x0, -36            
+            21713500           21698 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21714500           21699 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21715500           21700 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21716500           21701 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21717500           21702 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21718500           21703 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21719500           21704 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21720500           21705 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21721500           21706 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21722500           21707 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104180
+            21726500           21711 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21727500           21712 1c001bca 16a0006f jal              x0, 362            
+            21729500           21714 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21730500           21715 1c001d36 e69ff06f jal              x0, -408           
+            21733500           21718 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21747500           21732 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21748500           21733 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21751500           21736 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21752500           21737 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21753500           21738 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21755500           21740 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21756500           21741 1c001778 fddff06f jal              x0, -36            
+            21758500           21743 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21759500           21744 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21760500           21745 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21761500           21746 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21762500           21747 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21763500           21748 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21764500           21749 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21765500           21750 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21766500           21751 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21767500           21752 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104180
+            21771500           21756 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21772500           21757 1c001bca 16a0006f jal              x0, 362            
+            21774500           21759 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21775500           21760 1c001d36 e69ff06f jal              x0, -408           
+            21778500           21763 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21792500           21777 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21793500           21778 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21796500           21781 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21797500           21782 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21798500           21783 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21800500           21785 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21801500           21786 1c001778 fddff06f jal              x0, -36            
+            21803500           21788 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21804500           21789 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000060
+            21805500           21790 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21806500           21791 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000300 x15:00000060
+            21807500           21792 1c001762 00279793 slli             x15, x15, 0x2       x15=00000180 x15:00000060
+            21808500           21793 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000000 x14:00000300
+            21809500           21794 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000180 x13:00001f80
+            21810500           21795 1c00176a 00e787b3 add              x15, x15, x14       x15=00000180 x15:00000180 x14:00000000
+            21811500           21796 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21812500           21797 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104180
+            21816500           21801 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21817500           21802 1c001bca 16a0006f jal              x0, 362            
+            21819500           21804 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21820500           21805 1c001d36 e69ff06f jal              x0, -408           
+            21823500           21808 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21840500           21825 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21841500           21826 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21842500           21827 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cfe350  PA:10cfe3ac
+            21846500           21831 1c001baa 05812403 lw               x8, 88(x2)           x8=00000003  x2:10cfe350  PA:10cfe3a8
+            21847500           21832 1c001bac 05412483 lw               x9, 84(x2)           x9=1b204200  x2:10cfe350  PA:10cfe3a4
+            21848500           21833 1c001bae 05012903 lw               x18, 80(x2)         x18=1b000008  x2:10cfe350  PA:10cfe3a0
+            21849500           21834 1c001bb0 04c12983 lw               x19, 76(x2)         x19=1b204000  x2:10cfe350  PA:10cfe39c
+            21850500           21835 1c001bb2 04812a03 lw               x20, 72(x2)         x20=00000002  x2:10cfe350  PA:10cfe398
+            21851500           21836 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c00215a  x2:10cfe350  PA:10cfe394
+            21852500           21837 1c001bb6 04012b03 lw               x22, 64(x2)         x22=100fc720  x2:10cfe350  PA:10cfe390
+            21853500           21838 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=1c2fffa0  x2:10cfe350  PA:10cfe38c
+            21854500           21839 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000001  x2:10cfe350  PA:10cfe388
+            21855500           21840 1c001bbc 03412c83 lw               x25, 52(x2)         x25=10200e04  x2:10cfe350  PA:10cfe384
+            21856500           21841 1c001bbe 06010113 addi             x2, x2, 96           x2=10cfe3b0  x2:10cfe350
+            21857500           21842 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21859500           21844 1c001834 01c12083 lw               x1, 28(x2)           x1=1c000a2e  x2:10cfe3b0  PA:10cfe3cc
+            21860500           21845 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21861500           21846 1c001838 04010113 addi             x2, x2, 64           x2=10cfe3f0  x2:10cfe3b0
+            21862500           21847 1c00183a 00008067 jalr             x0, x1, 0            x1:1c000a2e
+            21865500           21850 1c000a2e 01c4e783 p.elw            x15, 28(x9)         x15=00000000  x9:1b204200  PA:1b20421c
+            21877500           21862 1c000a32 1c0027b7 lui              x15, 0x1c002000     x15=1c002000
+            21878500           21863 1c000a36 00241413 slli             x8, x8, 0x2          x8=0000000c  x8:00000003
+            21879500           21864 1c000a38 68478793 addi             x15, x15, 1668      x15=1c002684 x15:1c002000
+            21880500           21865 1c000a3c 00100713 addi             x14, x0, 1          x14=00000001
+            21897500           21882 1c000a3e 00e7e423 p.sw             x14, x0(x15)        x14:00000001 x15:1c002684  PA:1c002690
+            21915500           21900 1c000a42 00c12083 lw               x1, 12(x2)           x1=1c00215a  x2:10cfe3f0  PA:10cfe3fc
+            21916500           21901 1c000a44 00812403 lw               x8, 8(x2)            x8=1b000028  x2:10cfe3f0  PA:10cfe3f8
+            21917500           21902 1c000a46 00412483 lw               x9, 4(x2)            x9=1b000048  x2:10cfe3f0  PA:10cfe3f4
+            21918500           21903 1c000a48 01010113 addi             x2, x2, 16           x2=10cfe400  x2:10cfe3f0
+            21919500           21904 1c000a4a 00008067 jalr             x0, x1, 0            x1:1c00215a
+            21921500           21906 1c00215a 000b0a63 beq              x22, x0, 20         x22:100fc720
+            21923500           21908 1c00215e 000ba283 lw               x5, 0(x23)           x5=00000000 x23:1c2fffa0  PA:1c2fffa0
+            21938500           21923 1c002162 06029f63 bne              x5, x0, 126          x5:00000000
+            21939500           21924 1c002166 016ba023 sw               x22, 0(x23)         x22:100fc720 x23:1c2fffa0  PA:1c2fffa0
+            21957500           21942 1c00216a 018ca023 sw               x24, 0(x25)         x24:00000001 x25:10200e04  PA:10200e04
+            21961500           21946 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            21963500           21948 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            21966500           21951 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
+            21967500           21952 1c0021d6 03c9e003 p.elw            x0, 60(x19)         x19:1b204000  PA:1b20403c
+            21972500           21957 1c0021da 0149a223 sw               x20, 4(x19)         x20:00000002 x19:1b204000  PA:1b204004
+            21973500           21958 1c0021de f91ff06f jal              x0, -112           
+            21976500           21961 1c00216e 00042e03 lw               x28, 0(x8)          x28=00000000  x8:1b000028  PA:1b000028
+            21978500           21963 1c002172 060e0063 beq              x28, x0, 96         x28:00000000
+            21981500           21966 1c0021d2 0149a423 sw               x20, 8(x19)         x20:00000002 x19:1b204000  PA:1b204008
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_1.log b/sw/scripts/tracevis/example/traces/trace_core_03_1.log
new file mode 100644
index 0000000..2630855
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_1.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000061
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000001 x10:00000061
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000061
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000001
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000001
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000061
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000001 x19:00000061
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00000400 x19:00000001 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cfe800 x10:00000400  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000061
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000061
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000001 x12:00000061
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cfe7c0  x2:10cfe800
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cfe7c0  PA:10cfe7e4
+            19025500           19010 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19026500           19011 1c001818 02c12423 sw               x12, 40(x2)         x12:00000001  x2:10cfe7c0  PA:10cfe7e8
+            19027500           19012 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cfe7c0  PA:10cfe7ec
+            19028500           19013 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19029500           19014 1c00181e 02410693 addi             x13, x2, 36         x13=10cfe7e4  x2:10cfe7c0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cfe7c0  PA:10cfe7dc
+            19050500           19035 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cfe7c0  PA:10cfe7f0
+            19051500           19036 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cfe7c0  PA:10cfe7f4
+            19052500           19037 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cfe7c0  PA:10cfe7f8
+            19053500           19038 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cfe7c0  PA:10cfe7fc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cfe7e4  x2:10cfe7c0  PA:10cfe7cc
+            19074500           19059 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cfe760  x2:10cfe7c0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cfe778  x2:10cfe760
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cfe760  PA:10cfe7b8
+            19101500           19086 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cfe760  PA:10cfe7b0
+            19102500           19087 1c001b78 05312623 sw               x19, 76(x2)         x19:00000001  x2:10cfe760  PA:10cfe7ac
+            19103500           19088 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cfe760  PA:10cfe7a8
+            19104500           19089 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cfe760  PA:10cfe7a4
+            19105500           19090 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cfe760  PA:10cfe7a0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cfe760  PA:10cfe79c
+            19118500           19103 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cfe760  PA:10cfe7bc
+            19119500           19104 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cfe760  PA:10cfe7b4
+            19120500           19105 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cfe760  PA:10cfe798
+            19121500           19106 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cfe760  PA:10cfe794
+            19122500           19107 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19123500           19108 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19124500           19109 1c001b8e 00d00433 add              x8, x0, x13          x8=10cfe7e4 x13:10cfe7e4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cfe778  x2:10cfe760  PA:10cfe774
+            19139500           19124 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19140500           19125 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19141500           19126 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19142500           19127 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19183500           19168 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19184500           19169 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104188
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19350500           19335 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19351500           19336 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19354500           19339 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19355500           19340 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19356500           19341 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19358500           19343 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19359500           19344 1c001778 fddff06f jal              x0, -36            
+            19361500           19346 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19362500           19347 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19363500           19348 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19364500           19349 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19365500           19350 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19366500           19351 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19367500           19352 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19368500           19353 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19369500           19354 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19370500           19355 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104188
+            19374500           19359 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19375500           19360 1c001bca 16a0006f jal              x0, 362            
+            19377500           19362 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19378500           19363 1c001d36 e69ff06f jal              x0, -408           
+            19381500           19366 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19404500           19389 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19405500           19390 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19408500           19393 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19409500           19394 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19410500           19395 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19412500           19397 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19413500           19398 1c001778 fddff06f jal              x0, -36            
+            19415500           19400 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19416500           19401 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19417500           19402 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19418500           19403 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19419500           19404 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19420500           19405 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19421500           19406 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19422500           19407 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19423500           19408 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19424500           19409 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104188
+            19428500           19413 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19429500           19414 1c001bca 16a0006f jal              x0, 362            
+            19431500           19416 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19432500           19417 1c001d36 e69ff06f jal              x0, -408           
+            19435500           19420 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19457500           19442 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19458500           19443 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19461500           19446 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19462500           19447 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19463500           19448 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19465500           19450 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19466500           19451 1c001778 fddff06f jal              x0, -36            
+            19468500           19453 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19469500           19454 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19470500           19455 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19471500           19456 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19472500           19457 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19473500           19458 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19474500           19459 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19475500           19460 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19476500           19461 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19477500           19462 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104188
+            19481500           19466 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19482500           19467 1c001bca 16a0006f jal              x0, 362            
+            19484500           19469 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19485500           19470 1c001d36 e69ff06f jal              x0, -408           
+            19488500           19473 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19508500           19493 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19509500           19494 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19512500           19497 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19513500           19498 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19514500           19499 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19516500           19501 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19517500           19502 1c001778 fddff06f jal              x0, -36            
+            19519500           19504 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19520500           19505 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19521500           19506 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19522500           19507 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19523500           19508 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19524500           19509 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19525500           19510 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19526500           19511 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19527500           19512 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19528500           19513 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104188
+            19532500           19517 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19533500           19518 1c001bca 16a0006f jal              x0, 362            
+            19535500           19520 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19536500           19521 1c001d36 e69ff06f jal              x0, -408           
+            19539500           19524 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19565500           19550 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19566500           19551 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19569500           19554 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19570500           19555 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19571500           19556 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19573500           19558 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19574500           19559 1c001778 fddff06f jal              x0, -36            
+            19576500           19561 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19577500           19562 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19578500           19563 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19579500           19564 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19580500           19565 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19581500           19566 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19582500           19567 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19583500           19568 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19584500           19569 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19585500           19570 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104188
+            19589500           19574 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19590500           19575 1c001bca 16a0006f jal              x0, 362            
+            19592500           19577 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19593500           19578 1c001d36 e69ff06f jal              x0, -408           
+            19596500           19581 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19614500           19599 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19615500           19600 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19618500           19603 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19619500           19604 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19620500           19605 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19622500           19607 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19623500           19608 1c001778 fddff06f jal              x0, -36            
+            19625500           19610 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19626500           19611 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19627500           19612 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19628500           19613 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19629500           19614 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19630500           19615 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19631500           19616 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19632500           19617 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19633500           19618 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19634500           19619 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104188
+            19638500           19623 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19639500           19624 1c001bca 16a0006f jal              x0, 362            
+            19641500           19626 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19642500           19627 1c001d36 e69ff06f jal              x0, -408           
+            19645500           19630 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19661500           19646 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19662500           19647 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19665500           19650 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19666500           19651 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19667500           19652 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19669500           19654 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19670500           19655 1c001778 fddff06f jal              x0, -36            
+            19672500           19657 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19673500           19658 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19674500           19659 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19675500           19660 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19676500           19661 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19677500           19662 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19678500           19663 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19679500           19664 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19680500           19665 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19681500           19666 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104188
+            19685500           19670 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19686500           19671 1c001bca 16a0006f jal              x0, 362            
+            19688500           19673 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19689500           19674 1c001d36 e69ff06f jal              x0, -408           
+            19692500           19677 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19708500           19693 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19709500           19694 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19712500           19697 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19713500           19698 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19714500           19699 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19716500           19701 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19717500           19702 1c001778 fddff06f jal              x0, -36            
+            19719500           19704 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19720500           19705 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19721500           19706 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19722500           19707 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19723500           19708 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19724500           19709 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19725500           19710 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19726500           19711 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19727500           19712 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19728500           19713 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104188
+            19732500           19717 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19733500           19718 1c001bca 16a0006f jal              x0, 362            
+            19735500           19720 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19736500           19721 1c001d36 e69ff06f jal              x0, -408           
+            19739500           19724 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19756500           19741 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19757500           19742 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19760500           19745 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19761500           19746 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19762500           19747 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19764500           19749 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19765500           19750 1c001778 fddff06f jal              x0, -36            
+            19767500           19752 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19768500           19753 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19769500           19754 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19770500           19755 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19771500           19756 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19772500           19757 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19773500           19758 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19774500           19759 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19775500           19760 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19776500           19761 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104188
+            19780500           19765 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19781500           19766 1c001bca 16a0006f jal              x0, 362            
+            19783500           19768 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19784500           19769 1c001d36 e69ff06f jal              x0, -408           
+            19787500           19772 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19805500           19790 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19806500           19791 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19809500           19794 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19810500           19795 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19811500           19796 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19813500           19798 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19814500           19799 1c001778 fddff06f jal              x0, -36            
+            19816500           19801 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19817500           19802 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19818500           19803 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19819500           19804 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19820500           19805 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19821500           19806 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19822500           19807 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19823500           19808 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19824500           19809 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19825500           19810 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104188
+            19829500           19814 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19830500           19815 1c001bca 16a0006f jal              x0, 362            
+            19832500           19817 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19833500           19818 1c001d36 e69ff06f jal              x0, -408           
+            19836500           19821 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19851500           19836 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19852500           19837 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19855500           19840 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19856500           19841 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19857500           19842 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19859500           19844 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19860500           19845 1c001778 fddff06f jal              x0, -36            
+            19862500           19847 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19863500           19848 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19864500           19849 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19865500           19850 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19866500           19851 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19867500           19852 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19868500           19853 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19869500           19854 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19870500           19855 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19871500           19856 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104188
+            19875500           19860 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19876500           19861 1c001bca 16a0006f jal              x0, 362            
+            19878500           19863 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19879500           19864 1c001d36 e69ff06f jal              x0, -408           
+            19882500           19867 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19897500           19882 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19898500           19883 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19901500           19886 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19902500           19887 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19903500           19888 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19905500           19890 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19906500           19891 1c001778 fddff06f jal              x0, -36            
+            19908500           19893 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19909500           19894 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19910500           19895 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19911500           19896 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19912500           19897 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19913500           19898 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19914500           19899 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19915500           19900 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19916500           19901 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19917500           19902 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104188
+            19921500           19906 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19922500           19907 1c001bca 16a0006f jal              x0, 362            
+            19924500           19909 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19925500           19910 1c001d36 e69ff06f jal              x0, -408           
+            19928500           19913 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19952500           19937 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19953500           19938 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19956500           19941 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19957500           19942 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19958500           19943 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19960500           19945 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19961500           19946 1c001778 fddff06f jal              x0, -36            
+            19963500           19948 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19964500           19949 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            19965500           19950 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19966500           19951 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            19967500           19952 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            19968500           19953 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            19969500           19954 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            19970500           19955 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            19971500           19956 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19972500           19957 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104188
+            19976500           19961 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19977500           19962 1c001bca 16a0006f jal              x0, 362            
+            19979500           19964 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19980500           19965 1c001d36 e69ff06f jal              x0, -408           
+            19983500           19968 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            19998500           19983 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            19999500           19984 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20002500           19987 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20003500           19988 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20004500           19989 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20006500           19991 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20007500           19992 1c001778 fddff06f jal              x0, -36            
+            20009500           19994 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20010500           19995 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            20011500           19996 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20012500           19997 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            20013500           19998 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            20014500           19999 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            20015500           20000 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            20016500           20001 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            20017500           20002 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20018500           20003 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104188
+            20022500           20007 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20023500           20008 1c001bca 16a0006f jal              x0, 362            
+            20025500           20010 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20026500           20011 1c001d36 e69ff06f jal              x0, -408           
+            20029500           20014 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20043500           20028 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20044500           20029 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20047500           20032 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20050500           20035 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cfe760  PA:10cfe764
+            20069500           20054 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfe760  PA:10cfe768
+            20071500           20056 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfe760  PA:10cfe76c
+            20072500           20057 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20073500           20058 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfe760  PA:10cfe764
+            20094500           20079 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20095500           20080 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20096500           20081 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20097500           20082 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20098500           20083 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20130500           20115 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20135500           20120 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfe760  PA:10cfe770
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfe7e8  x8:10cfe7e4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfe7e4  PA:10cfe7e4
+            20485500           20470 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cfe764  x2:10cfe760
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfe778 x11:10cfe764  PA:10cfe774
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe764  PA:10cfe770
+            20575500           20560 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20576500           20561 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20610500           20595 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20611500           20596 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20612500           20597 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20613500           20598 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20616500           20601 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe764  PA:10cfe770
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfe778  PA:10cfe778
+            20782500           20767 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20783500           20768 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfe779 x13:10cfe778
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfe779  PA:10cfe779
+            20810500           20795 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20811500           20796 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfe764  x2:10cfe760
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfe740  x2:10cfe760
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfe7e4  x2:10cfe740  PA:10cfe758
+            20849500           20834 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfe778 x12:10cfe764  PA:10cfe774
+            20850500           20835 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfe764  PA:10cfe768
+            20851500           20836 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cfe740  PA:10cfe754
+            20852500           20837 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfe740  PA:10cfe750
+            20853500           20838 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfe740  PA:10cfe74c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfe740  PA:10cfe75c
+            20869500           20854 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfe740  PA:10cfe748
+            20870500           20855 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20871500           20856 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20872500           20857 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfe764 x12:10cfe764
+            20873500           20858 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfe779 x15:10cfe778  PA:10cfe778
+            20875500           20860 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfe764  PA:10cfe76c
+            20900500           20885 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20903500           20888 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfe764  PA:10cfe76c
+            20985500           20970 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21007500           20992 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21008500           20993 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfe778  x9:10cfe764  PA:10cfe774
+            21049500           21034 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfe779 x20:10cfe778  PA:10cfe778
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104188
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfe77a x20:10cfe779  PA:10cfe779
+            21128500           21113 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21129500           21114 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21131500           21116 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21132500           21117 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfe740  PA:10cfe75c
+            21156500           21141 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfe7e4  x2:10cfe740  PA:10cfe758
+            21157500           21142 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cfe740  PA:10cfe754
+            21158500           21143 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfe740  PA:10cfe750
+            21159500           21144 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfe740  PA:10cfe74c
+            21160500           21145 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfe740  PA:10cfe748
+            21161500           21146 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfe760  x2:10cfe740
+            21162500           21147 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cfe7e8 x24:10cfe7e8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21201500           21186 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21202500           21187 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21205500           21190 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21206500           21191 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21207500           21192 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21209500           21194 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21210500           21195 1c001778 fddff06f jal              x0, -36            
+            21212500           21197 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21213500           21198 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21214500           21199 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21215500           21200 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21216500           21201 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21217500           21202 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21218500           21203 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21219500           21204 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21220500           21205 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21221500           21206 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104188
+            21225500           21210 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21226500           21211 1c001bca 16a0006f jal              x0, 362            
+            21228500           21213 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21229500           21214 1c001d36 e69ff06f jal              x0, -408           
+            21232500           21217 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21246500           21231 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21247500           21232 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21250500           21235 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21251500           21236 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21252500           21237 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21254500           21239 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21255500           21240 1c001778 fddff06f jal              x0, -36            
+            21257500           21242 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21258500           21243 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21259500           21244 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21260500           21245 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21261500           21246 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21262500           21247 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21263500           21248 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21264500           21249 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21265500           21250 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21266500           21251 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104188
+            21270500           21255 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21271500           21256 1c001bca 16a0006f jal              x0, 362            
+            21273500           21258 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21274500           21259 1c001d36 e69ff06f jal              x0, -408           
+            21277500           21262 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21291500           21276 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21292500           21277 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21295500           21280 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21298500           21283 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cfe760  PA:10cfe764
+            21299500           21284 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfe760  PA:10cfe768
+            21300500           21285 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfe760  PA:10cfe76c
+            21301500           21286 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21302500           21287 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21303500           21288 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21304500           21289 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfe760  PA:10cfe764
+            21305500           21290 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21306500           21291 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21307500           21292 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21308500           21293 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21309500           21294 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21310500           21295 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21311500           21296 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21312500           21297 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21326500           21311 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21327500           21312 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21330500           21315 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21331500           21316 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21332500           21317 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21335500           21320 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21338500           21323 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21341500           21326 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21344500           21329 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21345500           21330 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21346500           21331 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21347500           21332 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21350500           21335 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21351500           21336 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21354500           21339 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21355500           21340 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21358500           21343 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21360500           21345 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21363500           21348 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21364500           21349 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21367500           21352 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21368500           21353 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21369500           21354 1c001f42 e09ff06f jal              x0, -504           
+            21371500           21356 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21372500           21357 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfe760  PA:10cfe770
+            21373500           21358 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21376500           21361 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfe7ec  x8:10cfe7e8
+            21377500           21362 1c001e38 00042503 lw               x10, 0(x8)          x10=00000001  x8:10cfe7e8  PA:10cfe7e8
+            21378500           21363 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21381500           21366 1c001e54 00055863 bge              x10, x0, 16         x10:00000001
+            21384500           21369 1c001e64 00410593 addi             x11, x2, 4          x11=10cfe764  x2:10cfe760
+            21385500           21370 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21387500           21372 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfe778 x11:10cfe764  PA:10cfe774
+            21388500           21373 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe764  PA:10cfe770
+            21389500           21374 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21390500           21375 1c001a04 02f55633 divu             x12, x10, x15       x12=00000001 x10:00000001 x15:00000001
+            21424500           21409 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000001 x14:0000000a
+            21425500           21410 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21426500           21411 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21427500           21412 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21430500           21415 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfe764  PA:10cfe770
+            21431500           21416 1c001a20 02f55833 divu             x16, x10, x15       x16=00000001 x10:00000001 x15:00000001
+            21465500           21450 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000001 x15:00000001
+            21499500           21484 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21530500           21515 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21531500           21516 1c001a2e 01004663 blt              x0, x16, 12         x16:00000001
+            21534500           21519 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21536500           21521 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000001
+            21539500           21524 1c001a56 01070733 add              x14, x14, x16       x14=00000031 x14:00000030 x16:00000001
+            21540500           21525 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000031 x13:10cfe778  PA:10cfe778
+            21541500           21526 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21542500           21527 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfe779 x13:10cfe778
+            21543500           21528 1c001a60 fb1ff06f jal              x0, -80            
+            21545500           21530 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21546500           21531 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfe779  PA:10cfe779
+            21547500           21532 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21549500           21534 1c001e68 f17ff06f jal              x0, -234           
+            21551500           21536 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfe764  x2:10cfe760
+            21552500           21537 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21553500           21538 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21554500           21539 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21556500           21541 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfe740  x2:10cfe760
+            21557500           21542 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfe7e8  x2:10cfe740  PA:10cfe758
+            21558500           21543 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfe778 x12:10cfe764  PA:10cfe774
+            21559500           21544 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfe764  PA:10cfe768
+            21560500           21545 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cfe740  PA:10cfe754
+            21561500           21546 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfe740  PA:10cfe750
+            21562500           21547 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfe740  PA:10cfe74c
+            21563500           21548 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfe740  PA:10cfe75c
+            21564500           21549 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfe740  PA:10cfe748
+            21565500           21550 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21566500           21551 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21567500           21552 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfe764 x12:10cfe764
+            21568500           21553 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000031 x15=10cfe779 x15:10cfe778  PA:10cfe778
+            21570500           21555 1c001a7e 00070363 beq              x14, x0, 6          x14:00000031
+            21571500           21556 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21572500           21557 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfe764  PA:10cfe76c
+            21574500           21559 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21577500           21562 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21579500           21564 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21580500           21565 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21583500           21568 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21584500           21569 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21585500           21570 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21588500           21573 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21589500           21574 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21590500           21575 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21591500           21576 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21592500           21577 1c001b36 f71ff06f jal              x0, -144           
+            21594500           21579 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfe764  PA:10cfe76c
+            21596500           21581 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21599500           21584 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21601500           21586 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21602500           21587 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21605500           21590 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21608500           21593 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21609500           21594 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21610500           21595 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21611500           21596 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfe778  x9:10cfe764  PA:10cfe774
+            21613500           21598 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000031 x20=10cfe779 x20:10cfe778  PA:10cfe778
+            21615500           21600 1c001af0 06059763 bne              x11, x0, 110        x11:00000031
+            21618500           21603 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21619500           21604 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21621500           21606 1c001776 00b00533 add              x10, x0, x11        x10=00000031 x11:00000031
+            21622500           21607 1c001778 fddff06f jal              x0, -36            
+            21624500           21609 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21625500           21610 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21626500           21611 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21627500           21612 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21628500           21613 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21629500           21614 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21630500           21615 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21631500           21616 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21632500           21617 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21633500           21618 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000031 x14:1a104000  PA:1a104188
+            21637500           21622 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21638500           21623 1c001b62 f8bff06f jal              x0, -118           
+            21640500           21625 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfe77a x20:10cfe779  PA:10cfe779
+            21642500           21627 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21643500           21628 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfe764  PA:10cfe764
+            21645500           21630 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21646500           21631 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21649500           21634 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfe740  PA:10cfe75c
+            21650500           21635 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfe7e8  x2:10cfe740  PA:10cfe758
+            21651500           21636 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cfe740  PA:10cfe754
+            21652500           21637 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfe740  PA:10cfe750
+            21653500           21638 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfe740  PA:10cfe74c
+            21654500           21639 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfe740  PA:10cfe748
+            21655500           21640 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfe760  x2:10cfe740
+            21656500           21641 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21658500           21643 1c001d86 01800433 add              x8, x0, x24          x8=10cfe7ec x24:10cfe7ec
+            21659500           21644 1c001d88 fadff06f jal              x0, -84            
+            21661500           21646 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21662500           21647 1c001d36 e69ff06f jal              x0, -408           
+            21665500           21650 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21681500           21666 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21682500           21667 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21685500           21670 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21686500           21671 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21687500           21672 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21689500           21674 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21690500           21675 1c001778 fddff06f jal              x0, -36            
+            21692500           21677 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21693500           21678 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21694500           21679 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21695500           21680 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21696500           21681 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21697500           21682 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21698500           21683 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21699500           21684 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21700500           21685 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21701500           21686 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104188
+            21705500           21690 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21706500           21691 1c001bca 16a0006f jal              x0, 362            
+            21708500           21693 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21709500           21694 1c001d36 e69ff06f jal              x0, -408           
+            21712500           21697 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21726500           21711 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21727500           21712 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21730500           21715 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21731500           21716 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21732500           21717 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21734500           21719 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21735500           21720 1c001778 fddff06f jal              x0, -36            
+            21737500           21722 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21738500           21723 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21739500           21724 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21740500           21725 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21741500           21726 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21742500           21727 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21743500           21728 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21744500           21729 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21745500           21730 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21746500           21731 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104188
+            21750500           21735 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21751500           21736 1c001bca 16a0006f jal              x0, 362            
+            21753500           21738 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21754500           21739 1c001d36 e69ff06f jal              x0, -408           
+            21757500           21742 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21771500           21756 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21772500           21757 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21775500           21760 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21776500           21761 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21777500           21762 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21779500           21764 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21780500           21765 1c001778 fddff06f jal              x0, -36            
+            21782500           21767 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21783500           21768 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000061
+            21784500           21769 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21785500           21770 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000308 x15:00000061
+            21786500           21771 1c001762 00279793 slli             x15, x15, 0x2       x15=00000184 x15:00000061
+            21787500           21772 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000008 x14:00000308
+            21788500           21773 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000184 x13:00001f80
+            21789500           21774 1c00176a 00e787b3 add              x15, x15, x14       x15=00000188 x15:00000180 x14:00000008
+            21790500           21775 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21791500           21776 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104188
+            21795500           21780 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21796500           21781 1c001bca 16a0006f jal              x0, 362            
+            21798500           21783 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21799500           21784 1c001d36 e69ff06f jal              x0, -408           
+            21802500           21787 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21818500           21803 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21819500           21804 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21820500           21805 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cfe760  PA:10cfe7bc
+            21821500           21806 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cfe760  PA:10cfe7b8
+            21822500           21807 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cfe760  PA:10cfe7b4
+            21823500           21808 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cfe760  PA:10cfe7b0
+            21841500           21826 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000001  x2:10cfe760  PA:10cfe7ac
+            21847500           21832 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cfe760  PA:10cfe7a8
+            21848500           21833 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cfe760  PA:10cfe7a4
+            21849500           21834 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cfe760  PA:10cfe7a0
+            21850500           21835 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cfe760  PA:10cfe79c
+            21851500           21836 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cfe760  PA:10cfe798
+            21852500           21837 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cfe760  PA:10cfe794
+            21853500           21838 1c001bbe 06010113 addi             x2, x2, 96           x2=10cfe7c0  x2:10cfe760
+            21854500           21839 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21856500           21841 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cfe7c0  PA:10cfe7dc
+            21857500           21842 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21858500           21843 1c001838 04010113 addi             x2, x2, 64           x2=10cfe800  x2:10cfe7c0
+            21859500           21844 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21861500           21846 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_2.log b/sw/scripts/tracevis/example/traces/trace_core_03_2.log
new file mode 100644
index 0000000..b809f4c
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_2.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000062
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000002 x10:00000062
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000062
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000002
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000002
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000062
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000002 x19:00000062
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00000800 x19:00000002 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cfec00 x10:00000800  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000062
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000062
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000002 x12:00000062
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cfebc0  x2:10cfec00
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cfebc0  PA:10cfebe4
+            19026500           19011 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19027500           19012 1c001818 02c12423 sw               x12, 40(x2)         x12:00000002  x2:10cfebc0  PA:10cfebe8
+            19028500           19013 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cfebc0  PA:10cfebec
+            19029500           19014 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19030500           19015 1c00181e 02410693 addi             x13, x2, 36         x13=10cfebe4  x2:10cfebc0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cfebc0  PA:10cfebdc
+            19052500           19037 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cfebc0  PA:10cfebf0
+            19053500           19038 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cfebc0  PA:10cfebf4
+            19054500           19039 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cfebc0  PA:10cfebf8
+            19055500           19040 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cfebc0  PA:10cfebfc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cfebe4  x2:10cfebc0  PA:10cfebcc
+            19076500           19061 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cfeb60  x2:10cfebc0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cfeb78  x2:10cfeb60
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cfeb60  PA:10cfebb8
+            19095500           19080 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cfeb60  PA:10cfebb0
+            19096500           19081 1c001b78 05312623 sw               x19, 76(x2)         x19:00000002  x2:10cfeb60  PA:10cfebac
+            19097500           19082 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cfeb60  PA:10cfeba8
+            19098500           19083 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cfeb60  PA:10cfeba4
+            19099500           19084 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cfeb60  PA:10cfeba0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cfeb60  PA:10cfeb9c
+            19120500           19105 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cfeb60  PA:10cfebbc
+            19121500           19106 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cfeb60  PA:10cfebb4
+            19122500           19107 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cfeb60  PA:10cfeb98
+            19123500           19108 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cfeb60  PA:10cfeb94
+            19124500           19109 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19125500           19110 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19126500           19111 1c001b8e 00d00433 add              x8, x0, x13          x8=10cfebe4 x13:10cfebe4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cfeb78  x2:10cfeb60  PA:10cfeb74
+            19140500           19125 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19141500           19126 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19142500           19127 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19143500           19128 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19194500           19179 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19195500           19180 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104190
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19354500           19339 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19355500           19340 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19358500           19343 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19359500           19344 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19360500           19345 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19362500           19347 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19363500           19348 1c001778 fddff06f jal              x0, -36            
+            19365500           19350 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19366500           19351 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19367500           19352 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19368500           19353 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19369500           19354 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19370500           19355 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19371500           19356 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19372500           19357 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19373500           19358 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19374500           19359 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104190
+            19378500           19363 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19379500           19364 1c001bca 16a0006f jal              x0, 362            
+            19381500           19366 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19382500           19367 1c001d36 e69ff06f jal              x0, -408           
+            19385500           19370 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19407500           19392 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19408500           19393 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19411500           19396 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19412500           19397 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19413500           19398 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19415500           19400 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19416500           19401 1c001778 fddff06f jal              x0, -36            
+            19418500           19403 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19419500           19404 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19420500           19405 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19421500           19406 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19422500           19407 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19423500           19408 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19424500           19409 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19425500           19410 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19426500           19411 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19427500           19412 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104190
+            19431500           19416 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19432500           19417 1c001bca 16a0006f jal              x0, 362            
+            19434500           19419 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19435500           19420 1c001d36 e69ff06f jal              x0, -408           
+            19438500           19423 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19458500           19443 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19459500           19444 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19462500           19447 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19463500           19448 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19464500           19449 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19466500           19451 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19467500           19452 1c001778 fddff06f jal              x0, -36            
+            19469500           19454 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19470500           19455 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19471500           19456 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19472500           19457 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19473500           19458 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19474500           19459 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19475500           19460 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19476500           19461 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19477500           19462 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19478500           19463 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104190
+            19482500           19467 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19483500           19468 1c001bca 16a0006f jal              x0, 362            
+            19485500           19470 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19486500           19471 1c001d36 e69ff06f jal              x0, -408           
+            19489500           19474 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19514500           19499 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19515500           19500 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19518500           19503 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19519500           19504 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19520500           19505 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19522500           19507 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19523500           19508 1c001778 fddff06f jal              x0, -36            
+            19525500           19510 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19526500           19511 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19527500           19512 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19528500           19513 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19529500           19514 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19530500           19515 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19531500           19516 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19532500           19517 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19533500           19518 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19534500           19519 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104190
+            19538500           19523 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19539500           19524 1c001bca 16a0006f jal              x0, 362            
+            19541500           19526 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19542500           19527 1c001d36 e69ff06f jal              x0, -408           
+            19545500           19530 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19575500           19560 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19576500           19561 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19579500           19564 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19580500           19565 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19581500           19566 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19583500           19568 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19584500           19569 1c001778 fddff06f jal              x0, -36            
+            19586500           19571 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19587500           19572 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19588500           19573 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19589500           19574 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19590500           19575 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19591500           19576 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19592500           19577 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19593500           19578 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19594500           19579 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19595500           19580 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104190
+            19599500           19584 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19600500           19585 1c001bca 16a0006f jal              x0, 362            
+            19602500           19587 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19603500           19588 1c001d36 e69ff06f jal              x0, -408           
+            19606500           19591 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19620500           19605 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19621500           19606 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19624500           19609 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19625500           19610 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19626500           19611 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19628500           19613 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19629500           19614 1c001778 fddff06f jal              x0, -36            
+            19631500           19616 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19632500           19617 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19633500           19618 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19634500           19619 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19635500           19620 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19636500           19621 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19637500           19622 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19638500           19623 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19639500           19624 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19640500           19625 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104190
+            19644500           19629 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19645500           19630 1c001bca 16a0006f jal              x0, 362            
+            19647500           19632 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19648500           19633 1c001d36 e69ff06f jal              x0, -408           
+            19651500           19636 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19665500           19650 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19666500           19651 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19669500           19654 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19670500           19655 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19671500           19656 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19673500           19658 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19674500           19659 1c001778 fddff06f jal              x0, -36            
+            19676500           19661 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19677500           19662 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19678500           19663 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19679500           19664 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19680500           19665 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19681500           19666 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19682500           19667 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19683500           19668 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19684500           19669 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19685500           19670 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104190
+            19689500           19674 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19690500           19675 1c001bca 16a0006f jal              x0, 362            
+            19692500           19677 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19693500           19678 1c001d36 e69ff06f jal              x0, -408           
+            19696500           19681 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19714500           19699 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19715500           19700 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19718500           19703 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19719500           19704 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19720500           19705 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19722500           19707 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19723500           19708 1c001778 fddff06f jal              x0, -36            
+            19725500           19710 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19726500           19711 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19727500           19712 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19728500           19713 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19729500           19714 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19730500           19715 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19731500           19716 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19732500           19717 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19733500           19718 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19734500           19719 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104190
+            19738500           19723 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19739500           19724 1c001bca 16a0006f jal              x0, 362            
+            19741500           19726 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19742500           19727 1c001d36 e69ff06f jal              x0, -408           
+            19745500           19730 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19759500           19744 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19760500           19745 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19763500           19748 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19764500           19749 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19765500           19750 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19767500           19752 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19768500           19753 1c001778 fddff06f jal              x0, -36            
+            19770500           19755 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19771500           19756 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19772500           19757 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19773500           19758 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19774500           19759 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19775500           19760 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19776500           19761 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19777500           19762 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19778500           19763 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19779500           19764 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104190
+            19783500           19768 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19784500           19769 1c001bca 16a0006f jal              x0, 362            
+            19786500           19771 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19787500           19772 1c001d36 e69ff06f jal              x0, -408           
+            19790500           19775 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19807500           19792 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19808500           19793 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19811500           19796 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19812500           19797 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19813500           19798 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19815500           19800 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19816500           19801 1c001778 fddff06f jal              x0, -36            
+            19818500           19803 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19819500           19804 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19820500           19805 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19821500           19806 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19822500           19807 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19823500           19808 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19824500           19809 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19825500           19810 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19826500           19811 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19827500           19812 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104190
+            19831500           19816 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19832500           19817 1c001bca 16a0006f jal              x0, 362            
+            19834500           19819 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19835500           19820 1c001d36 e69ff06f jal              x0, -408           
+            19838500           19823 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19855500           19840 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19856500           19841 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19859500           19844 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19860500           19845 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19861500           19846 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19863500           19848 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19864500           19849 1c001778 fddff06f jal              x0, -36            
+            19866500           19851 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19867500           19852 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19868500           19853 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19869500           19854 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19870500           19855 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19871500           19856 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19872500           19857 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19873500           19858 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19874500           19859 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19875500           19860 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104190
+            19879500           19864 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19880500           19865 1c001bca 16a0006f jal              x0, 362            
+            19882500           19867 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19883500           19868 1c001d36 e69ff06f jal              x0, -408           
+            19886500           19871 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19900500           19885 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19901500           19886 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19904500           19889 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19905500           19890 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19906500           19891 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19908500           19893 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19909500           19894 1c001778 fddff06f jal              x0, -36            
+            19911500           19896 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19912500           19897 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19913500           19898 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19914500           19899 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19915500           19900 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19916500           19901 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19917500           19902 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19918500           19903 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19919500           19904 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19920500           19905 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104190
+            19924500           19909 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19925500           19910 1c001bca 16a0006f jal              x0, 362            
+            19927500           19912 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19928500           19913 1c001d36 e69ff06f jal              x0, -408           
+            19931500           19916 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19962500           19947 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19963500           19948 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19966500           19951 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19967500           19952 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19968500           19953 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19970500           19955 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19971500           19956 1c001778 fddff06f jal              x0, -36            
+            19973500           19958 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19974500           19959 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            19975500           19960 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19976500           19961 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            19977500           19962 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            19978500           19963 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            19979500           19964 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            19980500           19965 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            19981500           19966 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19982500           19967 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104190
+            19986500           19971 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19987500           19972 1c001bca 16a0006f jal              x0, 362            
+            19989500           19974 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19990500           19975 1c001d36 e69ff06f jal              x0, -408           
+            19993500           19978 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20008500           19993 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20009500           19994 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20012500           19997 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20013500           19998 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20014500           19999 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20016500           20001 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20017500           20002 1c001778 fddff06f jal              x0, -36            
+            20019500           20004 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20020500           20005 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            20021500           20006 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20022500           20007 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            20023500           20008 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            20024500           20009 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            20025500           20010 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            20026500           20011 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            20027500           20012 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20028500           20013 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104190
+            20032500           20017 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20033500           20018 1c001bca 16a0006f jal              x0, 362            
+            20035500           20020 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20036500           20021 1c001d36 e69ff06f jal              x0, -408           
+            20039500           20024 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20053500           20038 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20054500           20039 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20057500           20042 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20060500           20045 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cfeb60  PA:10cfeb64
+            20069500           20054 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfeb60  PA:10cfeb68
+            20070500           20055 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfeb60  PA:10cfeb6c
+            20071500           20056 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20072500           20057 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfeb60  PA:10cfeb64
+            20096500           20081 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20097500           20082 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20098500           20083 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20099500           20084 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20100500           20085 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20134500           20119 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20135500           20120 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfeb60  PA:10cfeb70
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfebe8  x8:10cfebe4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfebe4  PA:10cfebe4
+            20487500           20472 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cfeb64  x2:10cfeb60
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfeb78 x11:10cfeb64  PA:10cfeb74
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfeb64  PA:10cfeb70
+            20576500           20561 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20577500           20562 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20611500           20596 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20612500           20597 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20613500           20598 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20614500           20599 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20617500           20602 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfeb64  PA:10cfeb70
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfeb78  PA:10cfeb78
+            20783500           20768 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20784500           20769 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfeb79 x13:10cfeb78
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfeb79  PA:10cfeb79
+            20804500           20789 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20806500           20791 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfeb64  x2:10cfeb60
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfeb40  x2:10cfeb60
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfebe4  x2:10cfeb40  PA:10cfeb58
+            20851500           20836 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfeb78 x12:10cfeb64  PA:10cfeb74
+            20852500           20837 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfeb64  PA:10cfeb68
+            20853500           20838 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cfeb40  PA:10cfeb54
+            20854500           20839 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfeb40  PA:10cfeb50
+            20855500           20840 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfeb40  PA:10cfeb4c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfeb40  PA:10cfeb5c
+            20871500           20856 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfeb40  PA:10cfeb48
+            20872500           20857 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20873500           20858 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20874500           20859 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfeb64 x12:10cfeb64
+            20875500           20860 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfeb79 x15:10cfeb78  PA:10cfeb78
+            20877500           20862 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfeb64  PA:10cfeb6c
+            20901500           20886 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20904500           20889 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfeb64  PA:10cfeb6c
+            20981500           20966 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21001500           20986 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21002500           20987 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfeb78  x9:10cfeb64  PA:10cfeb74
+            21043500           21028 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfeb79 x20:10cfeb78  PA:10cfeb78
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104190
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfeb7a x20:10cfeb79  PA:10cfeb79
+            21124500           21109 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21125500           21110 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21127500           21112 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21128500           21113 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfeb40  PA:10cfeb5c
+            21157500           21142 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfebe4  x2:10cfeb40  PA:10cfeb58
+            21158500           21143 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cfeb40  PA:10cfeb54
+            21159500           21144 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfeb40  PA:10cfeb50
+            21160500           21145 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfeb40  PA:10cfeb4c
+            21161500           21146 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfeb40  PA:10cfeb48
+            21162500           21147 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfeb60  x2:10cfeb40
+            21163500           21148 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cfebe8 x24:10cfebe8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21203500           21188 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21204500           21189 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21207500           21192 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21208500           21193 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21209500           21194 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21211500           21196 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21212500           21197 1c001778 fddff06f jal              x0, -36            
+            21214500           21199 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21215500           21200 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21216500           21201 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21217500           21202 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21218500           21203 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21219500           21204 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21220500           21205 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21221500           21206 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21222500           21207 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21223500           21208 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104190
+            21227500           21212 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21228500           21213 1c001bca 16a0006f jal              x0, 362            
+            21230500           21215 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21231500           21216 1c001d36 e69ff06f jal              x0, -408           
+            21234500           21219 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21248500           21233 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21249500           21234 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21252500           21237 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21253500           21238 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21254500           21239 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21256500           21241 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21257500           21242 1c001778 fddff06f jal              x0, -36            
+            21259500           21244 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21260500           21245 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21261500           21246 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21262500           21247 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21263500           21248 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21264500           21249 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21265500           21250 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21266500           21251 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21267500           21252 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21268500           21253 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104190
+            21272500           21257 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21273500           21258 1c001bca 16a0006f jal              x0, 362            
+            21275500           21260 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21276500           21261 1c001d36 e69ff06f jal              x0, -408           
+            21279500           21264 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21293500           21278 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21294500           21279 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21297500           21282 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21300500           21285 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cfeb60  PA:10cfeb64
+            21301500           21286 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfeb60  PA:10cfeb68
+            21302500           21287 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfeb60  PA:10cfeb6c
+            21303500           21288 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21304500           21289 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21305500           21290 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21306500           21291 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfeb60  PA:10cfeb64
+            21307500           21292 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21308500           21293 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21309500           21294 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21310500           21295 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21311500           21296 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21312500           21297 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21313500           21298 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21314500           21299 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21329500           21314 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21330500           21315 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21333500           21318 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21334500           21319 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21335500           21320 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21338500           21323 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21341500           21326 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21344500           21329 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21347500           21332 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21348500           21333 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21349500           21334 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21350500           21335 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21353500           21338 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21354500           21339 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21357500           21342 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21358500           21343 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21361500           21346 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21363500           21348 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21366500           21351 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21367500           21352 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21370500           21355 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21371500           21356 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21372500           21357 1c001f42 e09ff06f jal              x0, -504           
+            21374500           21359 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21375500           21360 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfeb60  PA:10cfeb70
+            21376500           21361 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21379500           21364 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfebec  x8:10cfebe8
+            21380500           21365 1c001e38 00042503 lw               x10, 0(x8)          x10=00000002  x8:10cfebe8  PA:10cfebe8
+            21381500           21366 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21384500           21369 1c001e54 00055863 bge              x10, x0, 16         x10:00000002
+            21387500           21372 1c001e64 00410593 addi             x11, x2, 4          x11=10cfeb64  x2:10cfeb60
+            21388500           21373 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21390500           21375 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfeb78 x11:10cfeb64  PA:10cfeb74
+            21391500           21376 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfeb64  PA:10cfeb70
+            21392500           21377 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21393500           21378 1c001a04 02f55633 divu             x12, x10, x15       x12=00000002 x10:00000002 x15:00000001
+            21427500           21412 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000002 x14:0000000a
+            21428500           21413 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21429500           21414 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21430500           21415 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21433500           21418 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfeb64  PA:10cfeb70
+            21434500           21419 1c001a20 02f55833 divu             x16, x10, x15       x16=00000002 x10:00000002 x15:00000001
+            21468500           21453 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000002 x15:00000001
+            21502500           21487 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21533500           21518 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21534500           21519 1c001a2e 01004663 blt              x0, x16, 12         x16:00000002
+            21537500           21522 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21539500           21524 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000002
+            21542500           21527 1c001a56 01070733 add              x14, x14, x16       x14=00000032 x14:00000030 x16:00000002
+            21543500           21528 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000032 x13:10cfeb78  PA:10cfeb78
+            21544500           21529 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21545500           21530 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfeb79 x13:10cfeb78
+            21546500           21531 1c001a60 fb1ff06f jal              x0, -80            
+            21548500           21533 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21549500           21534 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfeb79  PA:10cfeb79
+            21550500           21535 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21552500           21537 1c001e68 f17ff06f jal              x0, -234           
+            21554500           21539 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfeb64  x2:10cfeb60
+            21555500           21540 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21556500           21541 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21557500           21542 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21559500           21544 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfeb40  x2:10cfeb60
+            21560500           21545 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfebe8  x2:10cfeb40  PA:10cfeb58
+            21561500           21546 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfeb78 x12:10cfeb64  PA:10cfeb74
+            21562500           21547 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfeb64  PA:10cfeb68
+            21563500           21548 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cfeb40  PA:10cfeb54
+            21564500           21549 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfeb40  PA:10cfeb50
+            21565500           21550 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfeb40  PA:10cfeb4c
+            21566500           21551 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfeb40  PA:10cfeb5c
+            21567500           21552 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfeb40  PA:10cfeb48
+            21568500           21553 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21569500           21554 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21570500           21555 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfeb64 x12:10cfeb64
+            21571500           21556 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000032 x15=10cfeb79 x15:10cfeb78  PA:10cfeb78
+            21573500           21558 1c001a7e 00070363 beq              x14, x0, 6          x14:00000032
+            21574500           21559 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21575500           21560 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfeb64  PA:10cfeb6c
+            21577500           21562 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21580500           21565 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21582500           21567 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21583500           21568 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21586500           21571 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21587500           21572 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21588500           21573 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21591500           21576 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21592500           21577 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21593500           21578 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21594500           21579 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21595500           21580 1c001b36 f71ff06f jal              x0, -144           
+            21597500           21582 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfeb64  PA:10cfeb6c
+            21599500           21584 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21602500           21587 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21604500           21589 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21605500           21590 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21608500           21593 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21609500           21594 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21610500           21595 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21611500           21596 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21612500           21597 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfeb78  x9:10cfeb64  PA:10cfeb74
+            21614500           21599 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000032 x20=10cfeb79 x20:10cfeb78  PA:10cfeb78
+            21616500           21601 1c001af0 06059763 bne              x11, x0, 110        x11:00000032
+            21619500           21604 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21620500           21605 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21622500           21607 1c001776 00b00533 add              x10, x0, x11        x10=00000032 x11:00000032
+            21623500           21608 1c001778 fddff06f jal              x0, -36            
+            21625500           21610 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21626500           21611 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21627500           21612 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21628500           21613 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21629500           21614 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21630500           21615 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21631500           21616 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21632500           21617 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21633500           21618 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21634500           21619 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000032 x14:1a104000  PA:1a104190
+            21638500           21623 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21639500           21624 1c001b62 f8bff06f jal              x0, -118           
+            21641500           21626 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfeb7a x20:10cfeb79  PA:10cfeb79
+            21643500           21628 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21644500           21629 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfeb64  PA:10cfeb64
+            21646500           21631 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21647500           21632 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21650500           21635 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfeb40  PA:10cfeb5c
+            21651500           21636 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfebe8  x2:10cfeb40  PA:10cfeb58
+            21652500           21637 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cfeb40  PA:10cfeb54
+            21653500           21638 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfeb40  PA:10cfeb50
+            21654500           21639 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfeb40  PA:10cfeb4c
+            21655500           21640 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfeb40  PA:10cfeb48
+            21656500           21641 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfeb60  x2:10cfeb40
+            21657500           21642 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21659500           21644 1c001d86 01800433 add              x8, x0, x24          x8=10cfebec x24:10cfebec
+            21660500           21645 1c001d88 fadff06f jal              x0, -84            
+            21662500           21647 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21663500           21648 1c001d36 e69ff06f jal              x0, -408           
+            21666500           21651 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21684500           21669 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21685500           21670 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21688500           21673 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21689500           21674 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21690500           21675 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21692500           21677 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21693500           21678 1c001778 fddff06f jal              x0, -36            
+            21695500           21680 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21696500           21681 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21697500           21682 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21698500           21683 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21699500           21684 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21700500           21685 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21701500           21686 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21702500           21687 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21703500           21688 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21704500           21689 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104190
+            21708500           21693 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21709500           21694 1c001bca 16a0006f jal              x0, 362            
+            21711500           21696 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21712500           21697 1c001d36 e69ff06f jal              x0, -408           
+            21715500           21700 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21730500           21715 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21731500           21716 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21734500           21719 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21735500           21720 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21736500           21721 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21738500           21723 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21739500           21724 1c001778 fddff06f jal              x0, -36            
+            21741500           21726 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21742500           21727 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21743500           21728 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21744500           21729 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21745500           21730 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21746500           21731 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21747500           21732 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21748500           21733 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21749500           21734 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21750500           21735 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104190
+            21754500           21739 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21755500           21740 1c001bca 16a0006f jal              x0, 362            
+            21757500           21742 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21758500           21743 1c001d36 e69ff06f jal              x0, -408           
+            21761500           21746 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21779500           21764 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21780500           21765 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21783500           21768 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21784500           21769 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21785500           21770 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21787500           21772 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21788500           21773 1c001778 fddff06f jal              x0, -36            
+            21790500           21775 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21791500           21776 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000062
+            21792500           21777 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21793500           21778 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000310 x15:00000062
+            21794500           21779 1c001762 00279793 slli             x15, x15, 0x2       x15=00000188 x15:00000062
+            21795500           21780 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000010 x14:00000310
+            21796500           21781 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000188 x13:00001f80
+            21797500           21782 1c00176a 00e787b3 add              x15, x15, x14       x15=00000190 x15:00000180 x14:00000010
+            21798500           21783 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21799500           21784 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104190
+            21803500           21788 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21804500           21789 1c001bca 16a0006f jal              x0, 362            
+            21806500           21791 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21807500           21792 1c001d36 e69ff06f jal              x0, -408           
+            21810500           21795 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21824500           21809 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21825500           21810 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21826500           21811 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cfeb60  PA:10cfebbc
+            21827500           21812 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cfeb60  PA:10cfebb8
+            21828500           21813 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cfeb60  PA:10cfebb4
+            21829500           21814 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cfeb60  PA:10cfebb0
+            21841500           21826 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000002  x2:10cfeb60  PA:10cfebac
+            21842500           21827 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cfeb60  PA:10cfeba8
+            21843500           21828 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cfeb60  PA:10cfeba4
+            21844500           21829 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cfeb60  PA:10cfeba0
+            21845500           21830 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cfeb60  PA:10cfeb9c
+            21846500           21831 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cfeb60  PA:10cfeb98
+            21847500           21832 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cfeb60  PA:10cfeb94
+            21848500           21833 1c001bbe 06010113 addi             x2, x2, 96           x2=10cfebc0  x2:10cfeb60
+            21849500           21834 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21851500           21836 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cfebc0  PA:10cfebdc
+            21852500           21837 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21853500           21838 1c001838 04010113 addi             x2, x2, 64           x2=10cfec00  x2:10cfebc0
+            21854500           21839 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21856500           21841 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_3.log b/sw/scripts/tracevis/example/traces/trace_core_03_3.log
new file mode 100644
index 0000000..0e25e53
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_3.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000063
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000003 x10:00000063
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000063
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000003
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000003
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000063
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000003 x19:00000063
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00000c00 x19:00000003 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cff000 x10:00000c00  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000063
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000063
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000003 x12:00000063
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cfefc0  x2:10cff000
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cfefc0  PA:10cfefe4
+            19022500           19007 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19023500           19008 1c001818 02c12423 sw               x12, 40(x2)         x12:00000003  x2:10cfefc0  PA:10cfefe8
+            19024500           19009 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cfefc0  PA:10cfefec
+            19025500           19010 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19026500           19011 1c00181e 02410693 addi             x13, x2, 36         x13=10cfefe4  x2:10cfefc0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cfefc0  PA:10cfefdc
+            19051500           19036 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cfefc0  PA:10cfeff0
+            19052500           19037 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cfefc0  PA:10cfeff4
+            19053500           19038 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cfefc0  PA:10cfeff8
+            19054500           19039 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cfefc0  PA:10cfeffc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cfefe4  x2:10cfefc0  PA:10cfefcc
+            19075500           19060 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cfef60  x2:10cfefc0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cfef78  x2:10cfef60
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cfef60  PA:10cfefb8
+            19096500           19081 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cfef60  PA:10cfefb0
+            19097500           19082 1c001b78 05312623 sw               x19, 76(x2)         x19:00000003  x2:10cfef60  PA:10cfefac
+            19098500           19083 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cfef60  PA:10cfefa8
+            19099500           19084 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cfef60  PA:10cfefa4
+            19100500           19085 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cfef60  PA:10cfefa0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cfef60  PA:10cfef9c
+            19119500           19104 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cfef60  PA:10cfefbc
+            19120500           19105 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cfef60  PA:10cfefb4
+            19121500           19106 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cfef60  PA:10cfef98
+            19122500           19107 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cfef60  PA:10cfef94
+            19123500           19108 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19124500           19109 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19125500           19110 1c001b8e 00d00433 add              x8, x0, x13          x8=10cfefe4 x13:10cfefe4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cfef78  x2:10cfef60  PA:10cfef74
+            19141500           19126 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19142500           19127 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19143500           19128 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19144500           19129 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19203500           19188 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19204500           19189 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a104198
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19356500           19341 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19357500           19342 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19360500           19345 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19361500           19346 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19362500           19347 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19364500           19349 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19365500           19350 1c001778 fddff06f jal              x0, -36            
+            19367500           19352 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19368500           19353 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19369500           19354 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19370500           19355 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19371500           19356 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19372500           19357 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19373500           19358 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19374500           19359 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19375500           19360 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19376500           19361 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104198
+            19380500           19365 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19381500           19366 1c001bca 16a0006f jal              x0, 362            
+            19383500           19368 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19384500           19369 1c001d36 e69ff06f jal              x0, -408           
+            19387500           19372 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19408500           19393 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19409500           19394 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19412500           19397 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19413500           19398 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19414500           19399 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19416500           19401 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19417500           19402 1c001778 fddff06f jal              x0, -36            
+            19419500           19404 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19420500           19405 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19421500           19406 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19422500           19407 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19423500           19408 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19424500           19409 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19425500           19410 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19426500           19411 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19427500           19412 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19428500           19413 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a104198
+            19432500           19417 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19433500           19418 1c001bca 16a0006f jal              x0, 362            
+            19435500           19420 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19436500           19421 1c001d36 e69ff06f jal              x0, -408           
+            19439500           19424 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19464500           19449 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19465500           19450 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19468500           19453 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19469500           19454 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19470500           19455 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19472500           19457 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19473500           19458 1c001778 fddff06f jal              x0, -36            
+            19475500           19460 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19476500           19461 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19477500           19462 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19478500           19463 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19479500           19464 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19480500           19465 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19481500           19466 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19482500           19467 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19483500           19468 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19484500           19469 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104198
+            19488500           19473 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19489500           19474 1c001bca 16a0006f jal              x0, 362            
+            19491500           19476 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19492500           19477 1c001d36 e69ff06f jal              x0, -408           
+            19495500           19480 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19517500           19502 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19518500           19503 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19521500           19506 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19522500           19507 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19523500           19508 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19525500           19510 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19526500           19511 1c001778 fddff06f jal              x0, -36            
+            19528500           19513 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19529500           19514 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19530500           19515 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19531500           19516 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19532500           19517 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19533500           19518 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19534500           19519 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19535500           19520 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19536500           19521 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19537500           19522 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104198
+            19541500           19526 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19542500           19527 1c001bca 16a0006f jal              x0, 362            
+            19544500           19529 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19545500           19530 1c001d36 e69ff06f jal              x0, -408           
+            19548500           19533 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19585500           19570 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19586500           19571 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19589500           19574 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19590500           19575 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19591500           19576 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19593500           19578 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19594500           19579 1c001778 fddff06f jal              x0, -36            
+            19596500           19581 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19597500           19582 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19598500           19583 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19599500           19584 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19600500           19585 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19601500           19586 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19602500           19587 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19603500           19588 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19604500           19589 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19605500           19590 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a104198
+            19609500           19594 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19610500           19595 1c001bca 16a0006f jal              x0, 362            
+            19612500           19597 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19613500           19598 1c001d36 e69ff06f jal              x0, -408           
+            19616500           19601 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19630500           19615 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19631500           19616 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19634500           19619 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19635500           19620 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19636500           19621 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19638500           19623 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19639500           19624 1c001778 fddff06f jal              x0, -36            
+            19641500           19626 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19642500           19627 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19643500           19628 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19644500           19629 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19645500           19630 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19646500           19631 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19647500           19632 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19648500           19633 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19649500           19634 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19650500           19635 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a104198
+            19654500           19639 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19655500           19640 1c001bca 16a0006f jal              x0, 362            
+            19657500           19642 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19658500           19643 1c001d36 e69ff06f jal              x0, -408           
+            19661500           19646 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19675500           19660 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19676500           19661 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19679500           19664 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19680500           19665 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19681500           19666 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19683500           19668 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19684500           19669 1c001778 fddff06f jal              x0, -36            
+            19686500           19671 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19687500           19672 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19688500           19673 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19689500           19674 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19690500           19675 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19691500           19676 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19692500           19677 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19693500           19678 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19694500           19679 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19695500           19680 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a104198
+            19699500           19684 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19700500           19685 1c001bca 16a0006f jal              x0, 362            
+            19702500           19687 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19703500           19688 1c001d36 e69ff06f jal              x0, -408           
+            19706500           19691 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19720500           19705 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19721500           19706 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19724500           19709 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19725500           19710 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19726500           19711 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19728500           19713 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19729500           19714 1c001778 fddff06f jal              x0, -36            
+            19731500           19716 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19732500           19717 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19733500           19718 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19734500           19719 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19735500           19720 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19736500           19721 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19737500           19722 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19738500           19723 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19739500           19724 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19740500           19725 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104198
+            19744500           19729 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19745500           19730 1c001bca 16a0006f jal              x0, 362            
+            19747500           19732 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19748500           19733 1c001d36 e69ff06f jal              x0, -408           
+            19751500           19736 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19765500           19750 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19766500           19751 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19769500           19754 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19770500           19755 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19771500           19756 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19773500           19758 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19774500           19759 1c001778 fddff06f jal              x0, -36            
+            19776500           19761 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19777500           19762 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19778500           19763 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19779500           19764 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19780500           19765 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19781500           19766 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19782500           19767 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19783500           19768 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19784500           19769 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19785500           19770 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a104198
+            19789500           19774 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19790500           19775 1c001bca 16a0006f jal              x0, 362            
+            19792500           19777 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19793500           19778 1c001d36 e69ff06f jal              x0, -408           
+            19796500           19781 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19816500           19801 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19817500           19802 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19820500           19805 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19821500           19806 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19822500           19807 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19824500           19809 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19825500           19810 1c001778 fddff06f jal              x0, -36            
+            19827500           19812 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19828500           19813 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19829500           19814 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19830500           19815 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19831500           19816 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19832500           19817 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19833500           19818 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19834500           19819 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19835500           19820 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19836500           19821 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a104198
+            19840500           19825 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19841500           19826 1c001bca 16a0006f jal              x0, 362            
+            19843500           19828 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19844500           19829 1c001d36 e69ff06f jal              x0, -408           
+            19847500           19832 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19863500           19848 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19864500           19849 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19867500           19852 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19868500           19853 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19869500           19854 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19871500           19856 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19872500           19857 1c001778 fddff06f jal              x0, -36            
+            19874500           19859 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19875500           19860 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19876500           19861 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19877500           19862 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19878500           19863 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19879500           19864 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19880500           19865 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19881500           19866 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19882500           19867 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19883500           19868 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a104198
+            19887500           19872 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19888500           19873 1c001bca 16a0006f jal              x0, 362            
+            19890500           19875 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19891500           19876 1c001d36 e69ff06f jal              x0, -408           
+            19894500           19879 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19908500           19893 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19909500           19894 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19912500           19897 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19913500           19898 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19914500           19899 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19916500           19901 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19917500           19902 1c001778 fddff06f jal              x0, -36            
+            19919500           19904 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19920500           19905 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19921500           19906 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19922500           19907 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19923500           19908 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19924500           19909 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19925500           19910 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19926500           19911 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19927500           19912 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19928500           19913 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a104198
+            19932500           19917 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19933500           19918 1c001bca 16a0006f jal              x0, 362            
+            19935500           19920 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19936500           19921 1c001d36 e69ff06f jal              x0, -408           
+            19939500           19924 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19966500           19951 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19967500           19952 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19970500           19955 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19971500           19956 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19972500           19957 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19974500           19959 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19975500           19960 1c001778 fddff06f jal              x0, -36            
+            19977500           19962 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19978500           19963 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            19979500           19964 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19980500           19965 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            19981500           19966 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            19982500           19967 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            19983500           19968 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            19984500           19969 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            19985500           19970 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19986500           19971 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104198
+            19990500           19975 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19991500           19976 1c001bca 16a0006f jal              x0, 362            
+            19993500           19978 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19994500           19979 1c001d36 e69ff06f jal              x0, -408           
+            19997500           19982 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20011500           19996 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20012500           19997 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20015500           20000 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20016500           20001 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20017500           20002 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20019500           20004 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20020500           20005 1c001778 fddff06f jal              x0, -36            
+            20022500           20007 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20023500           20008 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            20024500           20009 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20025500           20010 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            20026500           20011 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            20027500           20012 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            20028500           20013 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            20029500           20014 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            20030500           20015 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20031500           20016 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a104198
+            20035500           20020 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20036500           20021 1c001bca 16a0006f jal              x0, 362            
+            20038500           20023 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20039500           20024 1c001d36 e69ff06f jal              x0, -408           
+            20042500           20027 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20059500           20044 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20060500           20045 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20063500           20048 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20066500           20051 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cfef60  PA:10cfef64
+            20071500           20056 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfef60  PA:10cfef68
+            20073500           20058 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfef60  PA:10cfef6c
+            20074500           20059 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20075500           20060 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfef60  PA:10cfef64
+            20095500           20080 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20096500           20081 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20097500           20082 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20098500           20083 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20099500           20084 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20136500           20121 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20137500           20122 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfef60  PA:10cfef70
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfefe8  x8:10cfefe4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfefe4  PA:10cfefe4
+            20486500           20471 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cfef64  x2:10cfef60
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfef78 x11:10cfef64  PA:10cfef74
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfef64  PA:10cfef70
+            20577500           20562 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20578500           20563 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20612500           20597 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20613500           20598 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20614500           20599 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20615500           20600 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20618500           20603 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfef64  PA:10cfef70
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfef78  PA:10cfef78
+            20784500           20769 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20785500           20770 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfef79 x13:10cfef78
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfef79  PA:10cfef79
+            20805500           20790 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20806500           20791 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfef64  x2:10cfef60
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfef40  x2:10cfef60
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfefe4  x2:10cfef40  PA:10cfef58
+            20852500           20837 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfef78 x12:10cfef64  PA:10cfef74
+            20853500           20838 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfef64  PA:10cfef68
+            20854500           20839 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cfef40  PA:10cfef54
+            20855500           20840 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfef40  PA:10cfef50
+            20856500           20841 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfef40  PA:10cfef4c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfef40  PA:10cfef5c
+            20870500           20855 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfef40  PA:10cfef48
+            20871500           20856 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20872500           20857 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20873500           20858 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfef64 x12:10cfef64
+            20874500           20859 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfef79 x15:10cfef78  PA:10cfef78
+            20876500           20861 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfef64  PA:10cfef6c
+            20895500           20880 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20898500           20883 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfef64  PA:10cfef6c
+            20982500           20967 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21002500           20987 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21003500           20988 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfef78  x9:10cfef64  PA:10cfef74
+            21044500           21029 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfef79 x20:10cfef78  PA:10cfef78
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104198
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfef7a x20:10cfef79  PA:10cfef79
+            21125500           21110 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21126500           21111 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21128500           21113 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21129500           21114 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfef40  PA:10cfef5c
+            21158500           21143 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfefe4  x2:10cfef40  PA:10cfef58
+            21159500           21144 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cfef40  PA:10cfef54
+            21160500           21145 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfef40  PA:10cfef50
+            21161500           21146 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfef40  PA:10cfef4c
+            21162500           21147 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfef40  PA:10cfef48
+            21163500           21148 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfef60  x2:10cfef40
+            21164500           21149 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cfefe8 x24:10cfefe8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21205500           21190 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21206500           21191 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21209500           21194 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21210500           21195 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21211500           21196 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21213500           21198 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21214500           21199 1c001778 fddff06f jal              x0, -36            
+            21216500           21201 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21217500           21202 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21218500           21203 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21219500           21204 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21220500           21205 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21221500           21206 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21222500           21207 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21223500           21208 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21224500           21209 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21225500           21210 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a104198
+            21229500           21214 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21230500           21215 1c001bca 16a0006f jal              x0, 362            
+            21232500           21217 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21233500           21218 1c001d36 e69ff06f jal              x0, -408           
+            21236500           21221 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21250500           21235 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21251500           21236 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21254500           21239 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21255500           21240 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21256500           21241 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21258500           21243 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21259500           21244 1c001778 fddff06f jal              x0, -36            
+            21261500           21246 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21262500           21247 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21263500           21248 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21264500           21249 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21265500           21250 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21266500           21251 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21267500           21252 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21268500           21253 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21269500           21254 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21270500           21255 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a104198
+            21274500           21259 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21275500           21260 1c001bca 16a0006f jal              x0, 362            
+            21277500           21262 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21278500           21263 1c001d36 e69ff06f jal              x0, -408           
+            21281500           21266 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21296500           21281 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21297500           21282 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21300500           21285 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21303500           21288 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cfef60  PA:10cfef64
+            21304500           21289 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfef60  PA:10cfef68
+            21305500           21290 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfef60  PA:10cfef6c
+            21306500           21291 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21307500           21292 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21308500           21293 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21309500           21294 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfef60  PA:10cfef64
+            21310500           21295 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21311500           21296 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21312500           21297 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21313500           21298 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21314500           21299 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21315500           21300 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21316500           21301 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21317500           21302 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21331500           21316 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21332500           21317 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21335500           21320 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21336500           21321 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21337500           21322 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21340500           21325 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21343500           21328 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21346500           21331 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21349500           21334 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21350500           21335 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21351500           21336 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21352500           21337 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21355500           21340 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21356500           21341 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21359500           21344 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21360500           21345 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21363500           21348 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21365500           21350 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21368500           21353 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21369500           21354 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21372500           21357 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21373500           21358 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21374500           21359 1c001f42 e09ff06f jal              x0, -504           
+            21376500           21361 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21377500           21362 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfef60  PA:10cfef70
+            21378500           21363 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21381500           21366 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfefec  x8:10cfefe8
+            21382500           21367 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfefe8  PA:10cfefe8
+            21383500           21368 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21386500           21371 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            21389500           21374 1c001e64 00410593 addi             x11, x2, 4          x11=10cfef64  x2:10cfef60
+            21390500           21375 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21392500           21377 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfef78 x11:10cfef64  PA:10cfef74
+            21393500           21378 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfef64  PA:10cfef70
+            21394500           21379 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21395500           21380 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            21429500           21414 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            21430500           21415 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21431500           21416 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21432500           21417 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21435500           21420 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfef64  PA:10cfef70
+            21436500           21421 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            21470500           21455 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            21504500           21489 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21535500           21520 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21536500           21521 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            21539500           21524 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21541500           21526 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            21544500           21529 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            21545500           21530 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfef78  PA:10cfef78
+            21546500           21531 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21547500           21532 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfef79 x13:10cfef78
+            21548500           21533 1c001a60 fb1ff06f jal              x0, -80            
+            21550500           21535 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21551500           21536 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfef79  PA:10cfef79
+            21552500           21537 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21554500           21539 1c001e68 f17ff06f jal              x0, -234           
+            21556500           21541 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfef64  x2:10cfef60
+            21557500           21542 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21558500           21543 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21559500           21544 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21561500           21546 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfef40  x2:10cfef60
+            21562500           21547 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfefe8  x2:10cfef40  PA:10cfef58
+            21563500           21548 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfef78 x12:10cfef64  PA:10cfef74
+            21564500           21549 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfef64  PA:10cfef68
+            21565500           21550 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cfef40  PA:10cfef54
+            21566500           21551 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfef40  PA:10cfef50
+            21567500           21552 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfef40  PA:10cfef4c
+            21568500           21553 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfef40  PA:10cfef5c
+            21569500           21554 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfef40  PA:10cfef48
+            21570500           21555 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21571500           21556 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21572500           21557 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfef64 x12:10cfef64
+            21573500           21558 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfef79 x15:10cfef78  PA:10cfef78
+            21576500           21561 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            21577500           21562 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21578500           21563 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfef64  PA:10cfef6c
+            21580500           21565 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21583500           21568 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21586500           21571 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21587500           21572 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21590500           21575 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21591500           21576 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21592500           21577 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21595500           21580 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21596500           21581 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21597500           21582 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21598500           21583 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21599500           21584 1c001b36 f71ff06f jal              x0, -144           
+            21601500           21586 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfef64  PA:10cfef6c
+            21603500           21588 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21606500           21591 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21608500           21593 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21609500           21594 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21612500           21597 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21613500           21598 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21614500           21599 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21615500           21600 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21616500           21601 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfef78  x9:10cfef64  PA:10cfef74
+            21618500           21603 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfef79 x20:10cfef78  PA:10cfef78
+            21620500           21605 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21623500           21608 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21624500           21609 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21626500           21611 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21627500           21612 1c001778 fddff06f jal              x0, -36            
+            21629500           21614 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21630500           21615 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21631500           21616 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21632500           21617 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21633500           21618 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21634500           21619 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21635500           21620 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21636500           21621 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21637500           21622 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21638500           21623 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a104198
+            21642500           21627 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21643500           21628 1c001b62 f8bff06f jal              x0, -118           
+            21645500           21630 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfef7a x20:10cfef79  PA:10cfef79
+            21647500           21632 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21648500           21633 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfef64  PA:10cfef64
+            21650500           21635 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21651500           21636 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21654500           21639 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfef40  PA:10cfef5c
+            21655500           21640 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfefe8  x2:10cfef40  PA:10cfef58
+            21656500           21641 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cfef40  PA:10cfef54
+            21657500           21642 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfef40  PA:10cfef50
+            21658500           21643 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfef40  PA:10cfef4c
+            21659500           21644 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfef40  PA:10cfef48
+            21660500           21645 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfef60  x2:10cfef40
+            21661500           21646 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21663500           21648 1c001d86 01800433 add              x8, x0, x24          x8=10cfefec x24:10cfefec
+            21664500           21649 1c001d88 fadff06f jal              x0, -84            
+            21666500           21651 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21667500           21652 1c001d36 e69ff06f jal              x0, -408           
+            21670500           21655 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21685500           21670 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21686500           21671 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21689500           21674 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21690500           21675 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21691500           21676 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21693500           21678 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21694500           21679 1c001778 fddff06f jal              x0, -36            
+            21696500           21681 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21697500           21682 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21698500           21683 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21699500           21684 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21700500           21685 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21701500           21686 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21702500           21687 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21703500           21688 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21704500           21689 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21705500           21690 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a104198
+            21709500           21694 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21710500           21695 1c001bca 16a0006f jal              x0, 362            
+            21712500           21697 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21713500           21698 1c001d36 e69ff06f jal              x0, -408           
+            21716500           21701 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21732500           21717 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21733500           21718 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21736500           21721 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21737500           21722 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21738500           21723 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21740500           21725 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21741500           21726 1c001778 fddff06f jal              x0, -36            
+            21743500           21728 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21744500           21729 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21745500           21730 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21746500           21731 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21747500           21732 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21748500           21733 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21749500           21734 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21750500           21735 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21751500           21736 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21752500           21737 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a104198
+            21756500           21741 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21757500           21742 1c001bca 16a0006f jal              x0, 362            
+            21759500           21744 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21760500           21745 1c001d36 e69ff06f jal              x0, -408           
+            21763500           21748 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21781500           21766 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21782500           21767 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21785500           21770 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21786500           21771 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21787500           21772 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21789500           21774 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21790500           21775 1c001778 fddff06f jal              x0, -36            
+            21792500           21777 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21793500           21778 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000063
+            21794500           21779 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21795500           21780 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000318 x15:00000063
+            21796500           21781 1c001762 00279793 slli             x15, x15, 0x2       x15=0000018c x15:00000063
+            21797500           21782 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000018 x14:00000318
+            21798500           21783 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000018c x13:00001f80
+            21799500           21784 1c00176a 00e787b3 add              x15, x15, x14       x15=00000198 x15:00000180 x14:00000018
+            21800500           21785 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21801500           21786 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a104198
+            21805500           21790 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21806500           21791 1c001bca 16a0006f jal              x0, 362            
+            21808500           21793 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21809500           21794 1c001d36 e69ff06f jal              x0, -408           
+            21812500           21797 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21827500           21812 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21828500           21813 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21829500           21814 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cfef60  PA:10cfefbc
+            21830500           21815 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cfef60  PA:10cfefb8
+            21831500           21816 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cfef60  PA:10cfefb4
+            21832500           21817 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cfef60  PA:10cfefb0
+            21841500           21826 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000003  x2:10cfef60  PA:10cfefac
+            21843500           21828 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cfef60  PA:10cfefa8
+            21844500           21829 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cfef60  PA:10cfefa4
+            21845500           21830 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cfef60  PA:10cfefa0
+            21846500           21831 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cfef60  PA:10cfef9c
+            21847500           21832 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cfef60  PA:10cfef98
+            21848500           21833 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cfef60  PA:10cfef94
+            21849500           21834 1c001bbe 06010113 addi             x2, x2, 96           x2=10cfefc0  x2:10cfef60
+            21850500           21835 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21852500           21837 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cfefc0  PA:10cfefdc
+            21855500           21840 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21856500           21841 1c001838 04010113 addi             x2, x2, 64           x2=10cff000  x2:10cfefc0
+            21857500           21842 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21859500           21844 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_4.log b/sw/scripts/tracevis/example/traces/trace_core_03_4.log
new file mode 100644
index 0000000..5c9abd2
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_4.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000064
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000004 x10:00000064
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000064
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000004
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000004
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000064
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000004 x19:00000064
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00001000 x19:00000004 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cff400 x10:00001000  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000064
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000064
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000004 x12:00000064
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cff3c0  x2:10cff400
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cff3c0  PA:10cff3e4
+            19023500           19008 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19024500           19009 1c001818 02c12423 sw               x12, 40(x2)         x12:00000004  x2:10cff3c0  PA:10cff3e8
+            19025500           19010 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cff3c0  PA:10cff3ec
+            19026500           19011 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19027500           19012 1c00181e 02410693 addi             x13, x2, 36         x13=10cff3e4  x2:10cff3c0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cff3c0  PA:10cff3dc
+            19048500           19033 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cff3c0  PA:10cff3f0
+            19049500           19034 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cff3c0  PA:10cff3f4
+            19050500           19035 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cff3c0  PA:10cff3f8
+            19051500           19036 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cff3c0  PA:10cff3fc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cff3e4  x2:10cff3c0  PA:10cff3cc
+            19078500           19063 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cff360  x2:10cff3c0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cff378  x2:10cff360
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cff360  PA:10cff3b8
+            19097500           19082 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cff360  PA:10cff3b0
+            19098500           19083 1c001b78 05312623 sw               x19, 76(x2)         x19:00000004  x2:10cff360  PA:10cff3ac
+            19099500           19084 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cff360  PA:10cff3a8
+            19100500           19085 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cff360  PA:10cff3a4
+            19101500           19086 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cff360  PA:10cff3a0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cff360  PA:10cff39c
+            19122500           19107 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cff360  PA:10cff3bc
+            19123500           19108 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cff360  PA:10cff3b4
+            19124500           19109 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cff360  PA:10cff398
+            19125500           19110 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cff360  PA:10cff394
+            19126500           19111 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19127500           19112 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19128500           19113 1c001b8e 00d00433 add              x8, x0, x13          x8=10cff3e4 x13:10cff3e4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cff378  x2:10cff360  PA:10cff374
+            19142500           19127 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19143500           19128 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19144500           19129 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19145500           19130 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19233500           19218 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19234500           19219 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19237500           19222 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19238500           19223 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19239500           19224 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1041a0
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19358500           19343 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19359500           19344 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19362500           19347 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19363500           19348 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19364500           19349 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19366500           19351 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19367500           19352 1c001778 fddff06f jal              x0, -36            
+            19369500           19354 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19370500           19355 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19371500           19356 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19372500           19357 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19373500           19358 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19374500           19359 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19375500           19360 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19376500           19361 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19377500           19362 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19378500           19363 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041a0
+            19382500           19367 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19383500           19368 1c001bca 16a0006f jal              x0, 362            
+            19385500           19370 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19386500           19371 1c001d36 e69ff06f jal              x0, -408           
+            19389500           19374 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19415500           19400 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19416500           19401 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19419500           19404 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19420500           19405 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19421500           19406 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19423500           19408 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19424500           19409 1c001778 fddff06f jal              x0, -36            
+            19426500           19411 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19427500           19412 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19428500           19413 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19429500           19414 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19430500           19415 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19431500           19416 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19432500           19417 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19433500           19418 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19434500           19419 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19435500           19420 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1041a0
+            19439500           19424 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19440500           19425 1c001bca 16a0006f jal              x0, 362            
+            19442500           19427 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19443500           19428 1c001d36 e69ff06f jal              x0, -408           
+            19446500           19431 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19468500           19453 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19469500           19454 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19472500           19457 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19473500           19458 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19474500           19459 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19476500           19461 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19477500           19462 1c001778 fddff06f jal              x0, -36            
+            19479500           19464 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19480500           19465 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19481500           19466 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19482500           19467 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19483500           19468 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19484500           19469 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19485500           19470 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19486500           19471 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19487500           19472 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19488500           19473 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041a0
+            19492500           19477 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19493500           19478 1c001bca 16a0006f jal              x0, 362            
+            19495500           19480 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19496500           19481 1c001d36 e69ff06f jal              x0, -408           
+            19499500           19484 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19518500           19503 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19519500           19504 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19522500           19507 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19523500           19508 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19524500           19509 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19526500           19511 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19527500           19512 1c001778 fddff06f jal              x0, -36            
+            19529500           19514 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19530500           19515 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19531500           19516 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19532500           19517 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19533500           19518 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19534500           19519 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19535500           19520 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19536500           19521 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19537500           19522 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19538500           19523 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a0
+            19542500           19527 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19543500           19528 1c001bca 16a0006f jal              x0, 362            
+            19545500           19530 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19546500           19531 1c001d36 e69ff06f jal              x0, -408           
+            19549500           19534 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19596500           19581 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19597500           19582 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19600500           19585 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19601500           19586 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19602500           19587 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19604500           19589 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19605500           19590 1c001778 fddff06f jal              x0, -36            
+            19607500           19592 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19608500           19593 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19609500           19594 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19610500           19595 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19611500           19596 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19612500           19597 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19613500           19598 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19614500           19599 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19615500           19600 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19616500           19601 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1041a0
+            19620500           19605 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19621500           19606 1c001bca 16a0006f jal              x0, 362            
+            19623500           19608 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19624500           19609 1c001d36 e69ff06f jal              x0, -408           
+            19627500           19612 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19642500           19627 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19643500           19628 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19646500           19631 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19647500           19632 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19648500           19633 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19650500           19635 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19651500           19636 1c001778 fddff06f jal              x0, -36            
+            19653500           19638 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19654500           19639 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19655500           19640 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19656500           19641 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19657500           19642 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19658500           19643 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19659500           19644 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19660500           19645 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19661500           19646 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19662500           19647 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1041a0
+            19666500           19651 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19667500           19652 1c001bca 16a0006f jal              x0, 362            
+            19669500           19654 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19670500           19655 1c001d36 e69ff06f jal              x0, -408           
+            19673500           19658 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19687500           19672 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19688500           19673 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19691500           19676 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19692500           19677 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19693500           19678 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19695500           19680 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19696500           19681 1c001778 fddff06f jal              x0, -36            
+            19698500           19683 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19699500           19684 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19700500           19685 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19701500           19686 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19702500           19687 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19703500           19688 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19704500           19689 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19705500           19690 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19706500           19691 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19707500           19692 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1041a0
+            19711500           19696 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19712500           19697 1c001bca 16a0006f jal              x0, 362            
+            19714500           19699 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19715500           19700 1c001d36 e69ff06f jal              x0, -408           
+            19718500           19703 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19732500           19717 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19733500           19718 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19736500           19721 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19737500           19722 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19738500           19723 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19740500           19725 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19741500           19726 1c001778 fddff06f jal              x0, -36            
+            19743500           19728 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19744500           19729 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19745500           19730 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19746500           19731 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19747500           19732 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19748500           19733 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19749500           19734 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19750500           19735 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19751500           19736 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19752500           19737 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a0
+            19756500           19741 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19757500           19742 1c001bca 16a0006f jal              x0, 362            
+            19759500           19744 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19760500           19745 1c001d36 e69ff06f jal              x0, -408           
+            19763500           19748 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19777500           19762 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19778500           19763 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19781500           19766 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19782500           19767 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19783500           19768 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19785500           19770 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19786500           19771 1c001778 fddff06f jal              x0, -36            
+            19788500           19773 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19789500           19774 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19790500           19775 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19791500           19776 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19792500           19777 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19793500           19778 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19794500           19779 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19795500           19780 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19796500           19781 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19797500           19782 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1041a0
+            19801500           19786 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19802500           19787 1c001bca 16a0006f jal              x0, 362            
+            19804500           19789 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19805500           19790 1c001d36 e69ff06f jal              x0, -408           
+            19808500           19793 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19822500           19807 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19823500           19808 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19826500           19811 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19827500           19812 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19828500           19813 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19830500           19815 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19831500           19816 1c001778 fddff06f jal              x0, -36            
+            19833500           19818 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19834500           19819 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19835500           19820 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19836500           19821 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19837500           19822 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19838500           19823 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19839500           19824 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19840500           19825 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19841500           19826 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19842500           19827 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1041a0
+            19846500           19831 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19847500           19832 1c001bca 16a0006f jal              x0, 362            
+            19849500           19834 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19850500           19835 1c001d36 e69ff06f jal              x0, -408           
+            19853500           19838 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19871500           19856 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19872500           19857 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19875500           19860 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19876500           19861 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19877500           19862 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19879500           19864 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19880500           19865 1c001778 fddff06f jal              x0, -36            
+            19882500           19867 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19883500           19868 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19884500           19869 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19885500           19870 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19886500           19871 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19887500           19872 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19888500           19873 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19889500           19874 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19890500           19875 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19891500           19876 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1041a0
+            19895500           19880 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19896500           19881 1c001bca 16a0006f jal              x0, 362            
+            19898500           19883 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19899500           19884 1c001d36 e69ff06f jal              x0, -408           
+            19902500           19887 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19919500           19904 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19920500           19905 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19923500           19908 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19924500           19909 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19925500           19910 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19927500           19912 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19928500           19913 1c001778 fddff06f jal              x0, -36            
+            19930500           19915 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19931500           19916 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19932500           19917 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19933500           19918 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19934500           19919 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19935500           19920 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19936500           19921 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19937500           19922 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19938500           19923 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19939500           19924 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041a0
+            19943500           19928 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19944500           19929 1c001bca 16a0006f jal              x0, 362            
+            19946500           19931 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19947500           19932 1c001d36 e69ff06f jal              x0, -408           
+            19950500           19935 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19969500           19954 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19970500           19955 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19973500           19958 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19974500           19959 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19975500           19960 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19977500           19962 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19978500           19963 1c001778 fddff06f jal              x0, -36            
+            19980500           19965 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19981500           19966 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            19982500           19967 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19983500           19968 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            19984500           19969 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            19985500           19970 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            19986500           19971 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            19987500           19972 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            19988500           19973 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19989500           19974 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a0
+            19993500           19978 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19994500           19979 1c001bca 16a0006f jal              x0, 362            
+            19996500           19981 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            19997500           19982 1c001d36 e69ff06f jal              x0, -408           
+            20000500           19985 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20017500           20002 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20018500           20003 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20021500           20006 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20022500           20007 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20023500           20008 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20025500           20010 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20026500           20011 1c001778 fddff06f jal              x0, -36            
+            20028500           20013 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20029500           20014 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            20030500           20015 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20031500           20016 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            20032500           20017 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            20033500           20018 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            20034500           20019 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            20035500           20020 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            20036500           20021 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20037500           20022 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1041a0
+            20041500           20026 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20042500           20027 1c001bca 16a0006f jal              x0, 362            
+            20044500           20029 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20045500           20030 1c001d36 e69ff06f jal              x0, -408           
+            20048500           20033 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20063500           20048 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20064500           20049 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20067500           20052 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20070500           20055 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cff360  PA:10cff364
+            20071500           20056 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cff360  PA:10cff368
+            20072500           20057 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cff360  PA:10cff36c
+            20073500           20058 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20074500           20059 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cff360  PA:10cff364
+            20098500           20083 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20099500           20084 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20100500           20085 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20101500           20086 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20102500           20087 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20138500           20123 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20139500           20124 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cff360  PA:10cff370
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cff3e8  x8:10cff3e4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cff3e4  PA:10cff3e4
+            20489500           20474 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cff364  x2:10cff360
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cff378 x11:10cff364  PA:10cff374
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff364  PA:10cff370
+            20578500           20563 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20579500           20564 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20613500           20598 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20614500           20599 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20615500           20600 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20616500           20601 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20619500           20604 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff364  PA:10cff370
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cff378  PA:10cff378
+            20785500           20770 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20786500           20771 1c001a5e 00168693 addi             x13, x13, 1         x13=10cff379 x13:10cff378
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cff379  PA:10cff379
+            20806500           20791 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20807500           20792 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cff364  x2:10cff360
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cff340  x2:10cff360
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cff3e4  x2:10cff340  PA:10cff358
+            20853500           20838 1c001a66 01062783 lw               x15, 16(x12)        x15=10cff378 x12:10cff364  PA:10cff374
+            20854500           20839 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cff364  PA:10cff368
+            20855500           20840 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cff340  PA:10cff354
+            20856500           20841 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cff340  PA:10cff350
+            20857500           20842 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cff340  PA:10cff34c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cff340  PA:10cff35c
+            20873500           20858 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cff340  PA:10cff348
+            20874500           20859 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20875500           20860 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20876500           20861 1c001a78 00c004b3 add              x9, x0, x12          x9=10cff364 x12:10cff364
+            20877500           20862 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cff379 x15:10cff378  PA:10cff378
+            20879500           20864 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cff364  PA:10cff36c
+            20896500           20881 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20899500           20884 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cff364  PA:10cff36c
+            20983500           20968 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21003500           20988 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21004500           20989 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cff378  x9:10cff364  PA:10cff374
+            21045500           21030 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cff379 x20:10cff378  PA:10cff378
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a1041a0
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cff37a x20:10cff379  PA:10cff379
+            21126500           21111 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21127500           21112 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21129500           21114 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21130500           21115 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cff340  PA:10cff35c
+            21159500           21144 1c001b02 01812403 lw               x8, 24(x2)           x8=10cff3e4  x2:10cff340  PA:10cff358
+            21160500           21145 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cff340  PA:10cff354
+            21161500           21146 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cff340  PA:10cff350
+            21162500           21147 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cff340  PA:10cff34c
+            21163500           21148 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cff340  PA:10cff348
+            21164500           21149 1c001b0c 02010113 addi             x2, x2, 32           x2=10cff360  x2:10cff340
+            21165500           21150 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cff3e8 x24:10cff3e8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21207500           21192 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21208500           21193 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21211500           21196 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21212500           21197 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21213500           21198 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21215500           21200 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21216500           21201 1c001778 fddff06f jal              x0, -36            
+            21218500           21203 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21219500           21204 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21220500           21205 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21221500           21206 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21222500           21207 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21223500           21208 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21224500           21209 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21225500           21210 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21226500           21211 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21227500           21212 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041a0
+            21231500           21216 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21232500           21217 1c001bca 16a0006f jal              x0, 362            
+            21234500           21219 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21235500           21220 1c001d36 e69ff06f jal              x0, -408           
+            21238500           21223 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21252500           21237 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21253500           21238 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21256500           21241 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21257500           21242 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21258500           21243 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21260500           21245 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21261500           21246 1c001778 fddff06f jal              x0, -36            
+            21263500           21248 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21264500           21249 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21265500           21250 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21266500           21251 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21267500           21252 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21268500           21253 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21269500           21254 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21270500           21255 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21271500           21256 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21272500           21257 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a0
+            21276500           21261 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21277500           21262 1c001bca 16a0006f jal              x0, 362            
+            21279500           21264 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21280500           21265 1c001d36 e69ff06f jal              x0, -408           
+            21283500           21268 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21300500           21285 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21301500           21286 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21304500           21289 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21307500           21292 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cff360  PA:10cff364
+            21308500           21293 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cff360  PA:10cff368
+            21309500           21294 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cff360  PA:10cff36c
+            21310500           21295 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21311500           21296 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21312500           21297 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21313500           21298 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cff360  PA:10cff364
+            21314500           21299 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21315500           21300 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21316500           21301 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21317500           21302 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21318500           21303 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21319500           21304 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21320500           21305 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21321500           21306 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21335500           21320 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21336500           21321 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21339500           21324 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21340500           21325 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21341500           21326 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21344500           21329 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21347500           21332 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21350500           21335 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21353500           21338 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21354500           21339 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21355500           21340 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21356500           21341 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21359500           21344 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21360500           21345 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21363500           21348 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21364500           21349 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21367500           21352 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21369500           21354 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21372500           21357 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21373500           21358 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21376500           21361 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21377500           21362 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21378500           21363 1c001f42 e09ff06f jal              x0, -504           
+            21380500           21365 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21381500           21366 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cff360  PA:10cff370
+            21382500           21367 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21385500           21370 1c001e34 00440c13 addi             x24, x8, 4          x24=10cff3ec  x8:10cff3e8
+            21386500           21371 1c001e38 00042503 lw               x10, 0(x8)          x10=00000004  x8:10cff3e8  PA:10cff3e8
+            21387500           21372 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21390500           21375 1c001e54 00055863 bge              x10, x0, 16         x10:00000004
+            21393500           21378 1c001e64 00410593 addi             x11, x2, 4          x11=10cff364  x2:10cff360
+            21394500           21379 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21396500           21381 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cff378 x11:10cff364  PA:10cff374
+            21397500           21382 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff364  PA:10cff370
+            21398500           21383 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21399500           21384 1c001a04 02f55633 divu             x12, x10, x15       x12=00000004 x10:00000004 x15:00000001
+            21433500           21418 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000004 x14:0000000a
+            21434500           21419 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21435500           21420 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21436500           21421 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21439500           21424 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff364  PA:10cff370
+            21440500           21425 1c001a20 02f55833 divu             x16, x10, x15       x16=00000004 x10:00000004 x15:00000001
+            21474500           21459 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000004 x15:00000001
+            21508500           21493 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21539500           21524 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21540500           21525 1c001a2e 01004663 blt              x0, x16, 12         x16:00000004
+            21543500           21528 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21545500           21530 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000004
+            21548500           21533 1c001a56 01070733 add              x14, x14, x16       x14=00000034 x14:00000030 x16:00000004
+            21549500           21534 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000034 x13:10cff378  PA:10cff378
+            21551500           21536 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21552500           21537 1c001a5e 00168693 addi             x13, x13, 1         x13=10cff379 x13:10cff378
+            21553500           21538 1c001a60 fb1ff06f jal              x0, -80            
+            21555500           21540 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21556500           21541 1c001a12 00068023 sb               x0, 0(x13)          x13:10cff379  PA:10cff379
+            21557500           21542 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21559500           21544 1c001e68 f17ff06f jal              x0, -234           
+            21561500           21546 1c001d7e 00410613 addi             x12, x2, 4          x12=10cff364  x2:10cff360
+            21562500           21547 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21563500           21548 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21564500           21549 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21566500           21551 1c001a62 fe010113 addi             x2, x2, -32          x2=10cff340  x2:10cff360
+            21567500           21552 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cff3e8  x2:10cff340  PA:10cff358
+            21568500           21553 1c001a66 01062783 lw               x15, 16(x12)        x15=10cff378 x12:10cff364  PA:10cff374
+            21569500           21554 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cff364  PA:10cff368
+            21570500           21555 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cff340  PA:10cff354
+            21571500           21556 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cff340  PA:10cff350
+            21572500           21557 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cff340  PA:10cff34c
+            21573500           21558 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cff340  PA:10cff35c
+            21574500           21559 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cff340  PA:10cff348
+            21575500           21560 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21576500           21561 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21577500           21562 1c001a78 00c004b3 add              x9, x0, x12          x9=10cff364 x12:10cff364
+            21578500           21563 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000034 x15=10cff379 x15:10cff378  PA:10cff378
+            21580500           21565 1c001a7e 00070363 beq              x14, x0, 6          x14:00000034
+            21581500           21566 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21582500           21567 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cff364  PA:10cff36c
+            21584500           21569 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21587500           21572 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21589500           21574 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21590500           21575 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21593500           21578 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21594500           21579 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21595500           21580 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21598500           21583 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21599500           21584 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21600500           21585 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21601500           21586 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21602500           21587 1c001b36 f71ff06f jal              x0, -144           
+            21604500           21589 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cff364  PA:10cff36c
+            21606500           21591 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21609500           21594 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21611500           21596 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21612500           21597 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21615500           21600 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21616500           21601 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21617500           21602 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21618500           21603 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21619500           21604 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cff378  x9:10cff364  PA:10cff374
+            21621500           21606 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000034 x20=10cff379 x20:10cff378  PA:10cff378
+            21623500           21608 1c001af0 06059763 bne              x11, x0, 110        x11:00000034
+            21626500           21611 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21627500           21612 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21629500           21614 1c001776 00b00533 add              x10, x0, x11        x10=00000034 x11:00000034
+            21630500           21615 1c001778 fddff06f jal              x0, -36            
+            21632500           21617 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21633500           21618 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21634500           21619 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21635500           21620 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21636500           21621 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21637500           21622 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21638500           21623 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21639500           21624 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21640500           21625 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21641500           21626 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000034 x14:1a104000  PA:1a1041a0
+            21645500           21630 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21646500           21631 1c001b62 f8bff06f jal              x0, -118           
+            21648500           21633 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cff37a x20:10cff379  PA:10cff379
+            21650500           21635 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21651500           21636 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff364  PA:10cff364
+            21653500           21638 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21654500           21639 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21657500           21642 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cff340  PA:10cff35c
+            21658500           21643 1c001b02 01812403 lw               x8, 24(x2)           x8=10cff3e8  x2:10cff340  PA:10cff358
+            21659500           21644 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cff340  PA:10cff354
+            21660500           21645 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cff340  PA:10cff350
+            21661500           21646 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cff340  PA:10cff34c
+            21662500           21647 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cff340  PA:10cff348
+            21663500           21648 1c001b0c 02010113 addi             x2, x2, 32           x2=10cff360  x2:10cff340
+            21664500           21649 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21666500           21651 1c001d86 01800433 add              x8, x0, x24          x8=10cff3ec x24:10cff3ec
+            21667500           21652 1c001d88 fadff06f jal              x0, -84            
+            21669500           21654 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21670500           21655 1c001d36 e69ff06f jal              x0, -408           
+            21673500           21658 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21687500           21672 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21688500           21673 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21691500           21676 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21692500           21677 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21693500           21678 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21695500           21680 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21696500           21681 1c001778 fddff06f jal              x0, -36            
+            21698500           21683 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21699500           21684 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21700500           21685 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21701500           21686 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21702500           21687 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21703500           21688 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21704500           21689 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21705500           21690 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21706500           21691 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21707500           21692 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1041a0
+            21711500           21696 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21712500           21697 1c001bca 16a0006f jal              x0, 362            
+            21714500           21699 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21715500           21700 1c001d36 e69ff06f jal              x0, -408           
+            21718500           21703 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21734500           21719 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21735500           21720 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21738500           21723 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21739500           21724 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21740500           21725 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21742500           21727 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21743500           21728 1c001778 fddff06f jal              x0, -36            
+            21745500           21730 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21746500           21731 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21747500           21732 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21748500           21733 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21749500           21734 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21750500           21735 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21751500           21736 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21752500           21737 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21753500           21738 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21754500           21739 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1041a0
+            21758500           21743 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21759500           21744 1c001bca 16a0006f jal              x0, 362            
+            21761500           21746 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21762500           21747 1c001d36 e69ff06f jal              x0, -408           
+            21765500           21750 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21782500           21767 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21783500           21768 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21786500           21771 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21787500           21772 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21788500           21773 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21790500           21775 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21791500           21776 1c001778 fddff06f jal              x0, -36            
+            21793500           21778 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21794500           21779 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000064
+            21795500           21780 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21796500           21781 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000320 x15:00000064
+            21797500           21782 1c001762 00279793 slli             x15, x15, 0x2       x15=00000190 x15:00000064
+            21798500           21783 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000020 x14:00000320
+            21799500           21784 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000190 x13:00001f80
+            21800500           21785 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a0 x15:00000180 x14:00000020
+            21801500           21786 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21802500           21787 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1041a0
+            21806500           21791 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21807500           21792 1c001bca 16a0006f jal              x0, 362            
+            21809500           21794 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21810500           21795 1c001d36 e69ff06f jal              x0, -408           
+            21813500           21798 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21831500           21816 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21832500           21817 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21833500           21818 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cff360  PA:10cff3bc
+            21834500           21819 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cff360  PA:10cff3b8
+            21835500           21820 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cff360  PA:10cff3b4
+            21836500           21821 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cff360  PA:10cff3b0
+            21841500           21826 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000004  x2:10cff360  PA:10cff3ac
+            21844500           21829 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cff360  PA:10cff3a8
+            21845500           21830 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cff360  PA:10cff3a4
+            21846500           21831 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cff360  PA:10cff3a0
+            21847500           21832 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cff360  PA:10cff39c
+            21848500           21833 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cff360  PA:10cff398
+            21849500           21834 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cff360  PA:10cff394
+            21850500           21835 1c001bbe 06010113 addi             x2, x2, 96           x2=10cff3c0  x2:10cff360
+            21851500           21836 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21853500           21838 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cff3c0  PA:10cff3dc
+            21854500           21839 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21855500           21840 1c001838 04010113 addi             x2, x2, 64           x2=10cff400  x2:10cff3c0
+            21856500           21841 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21858500           21843 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_5.log b/sw/scripts/tracevis/example/traces/trace_core_03_5.log
new file mode 100644
index 0000000..a522774
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_5.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000065
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000005 x10:00000065
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000065
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000005
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000005
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000065
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000005 x19:00000065
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00001400 x19:00000005 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cff800 x10:00001400  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000065
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000065
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000005 x12:00000065
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cff7c0  x2:10cff800
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cff7c0  PA:10cff7e4
+            19024500           19009 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19025500           19010 1c001818 02c12423 sw               x12, 40(x2)         x12:00000005  x2:10cff7c0  PA:10cff7e8
+            19026500           19011 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cff7c0  PA:10cff7ec
+            19027500           19012 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19028500           19013 1c00181e 02410693 addi             x13, x2, 36         x13=10cff7e4  x2:10cff7c0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cff7c0  PA:10cff7dc
+            19049500           19034 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cff7c0  PA:10cff7f0
+            19050500           19035 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cff7c0  PA:10cff7f4
+            19051500           19036 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cff7c0  PA:10cff7f8
+            19052500           19037 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cff7c0  PA:10cff7fc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cff7e4  x2:10cff7c0  PA:10cff7cc
+            19073500           19058 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cff760  x2:10cff7c0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cff778  x2:10cff760
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cff760  PA:10cff7b8
+            19098500           19083 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cff760  PA:10cff7b0
+            19099500           19084 1c001b78 05312623 sw               x19, 76(x2)         x19:00000005  x2:10cff760  PA:10cff7ac
+            19100500           19085 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cff760  PA:10cff7a8
+            19101500           19086 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cff760  PA:10cff7a4
+            19102500           19087 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cff760  PA:10cff7a0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cff760  PA:10cff79c
+            19121500           19106 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cff760  PA:10cff7bc
+            19122500           19107 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cff760  PA:10cff7b4
+            19123500           19108 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cff760  PA:10cff798
+            19124500           19109 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cff760  PA:10cff794
+            19125500           19110 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19126500           19111 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19127500           19112 1c001b8e 00d00433 add              x8, x0, x13          x8=10cff7e4 x13:10cff7e4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cff778  x2:10cff760  PA:10cff774
+            19143500           19128 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19144500           19129 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19145500           19130 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19146500           19131 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19205500           19190 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19206500           19191 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1041a8
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19368500           19353 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19369500           19354 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19372500           19357 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19373500           19358 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19374500           19359 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19376500           19361 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19377500           19362 1c001778 fddff06f jal              x0, -36            
+            19379500           19364 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19380500           19365 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19381500           19366 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19382500           19367 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19383500           19368 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19384500           19369 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19385500           19370 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19386500           19371 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19387500           19372 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19388500           19373 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041a8
+            19392500           19377 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19393500           19378 1c001bca 16a0006f jal              x0, 362            
+            19395500           19380 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19396500           19381 1c001d36 e69ff06f jal              x0, -408           
+            19399500           19384 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19418500           19403 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19419500           19404 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19422500           19407 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19423500           19408 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19424500           19409 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19426500           19411 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19427500           19412 1c001778 fddff06f jal              x0, -36            
+            19429500           19414 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19430500           19415 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19431500           19416 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19432500           19417 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19433500           19418 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19434500           19419 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19435500           19420 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19436500           19421 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19437500           19422 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19438500           19423 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1041a8
+            19442500           19427 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19443500           19428 1c001bca 16a0006f jal              x0, 362            
+            19445500           19430 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19446500           19431 1c001d36 e69ff06f jal              x0, -408           
+            19449500           19434 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19478500           19463 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19479500           19464 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19482500           19467 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19483500           19468 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19484500           19469 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19486500           19471 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19487500           19472 1c001778 fddff06f jal              x0, -36            
+            19489500           19474 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19490500           19475 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19491500           19476 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19492500           19477 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19493500           19478 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19494500           19479 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19495500           19480 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19496500           19481 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19497500           19482 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19498500           19483 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041a8
+            19502500           19487 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19503500           19488 1c001bca 16a0006f jal              x0, 362            
+            19505500           19490 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19506500           19491 1c001d36 e69ff06f jal              x0, -408           
+            19509500           19494 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19525500           19510 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19526500           19511 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19529500           19514 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19530500           19515 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19531500           19516 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19533500           19518 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19534500           19519 1c001778 fddff06f jal              x0, -36            
+            19536500           19521 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19537500           19522 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19538500           19523 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19539500           19524 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19540500           19525 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19541500           19526 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19542500           19527 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19543500           19528 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19544500           19529 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19545500           19530 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a8
+            19549500           19534 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19550500           19535 1c001bca 16a0006f jal              x0, 362            
+            19552500           19537 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19553500           19538 1c001d36 e69ff06f jal              x0, -408           
+            19556500           19541 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19601500           19586 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19602500           19587 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19605500           19590 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19606500           19591 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19607500           19592 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19609500           19594 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19610500           19595 1c001778 fddff06f jal              x0, -36            
+            19612500           19597 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19613500           19598 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19614500           19599 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19615500           19600 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19616500           19601 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19617500           19602 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19618500           19603 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19619500           19604 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19620500           19605 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19621500           19606 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1041a8
+            19625500           19610 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19626500           19611 1c001bca 16a0006f jal              x0, 362            
+            19628500           19613 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19629500           19614 1c001d36 e69ff06f jal              x0, -408           
+            19632500           19617 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19650500           19635 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19651500           19636 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19654500           19639 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19655500           19640 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19656500           19641 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19658500           19643 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19659500           19644 1c001778 fddff06f jal              x0, -36            
+            19661500           19646 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19662500           19647 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19663500           19648 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19664500           19649 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19665500           19650 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19666500           19651 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19667500           19652 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19668500           19653 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19669500           19654 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19670500           19655 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1041a8
+            19674500           19659 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19675500           19660 1c001bca 16a0006f jal              x0, 362            
+            19677500           19662 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19678500           19663 1c001d36 e69ff06f jal              x0, -408           
+            19681500           19666 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19696500           19681 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19697500           19682 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19700500           19685 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19701500           19686 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19702500           19687 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19704500           19689 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19705500           19690 1c001778 fddff06f jal              x0, -36            
+            19707500           19692 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19708500           19693 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19709500           19694 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19710500           19695 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19711500           19696 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19712500           19697 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19713500           19698 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19714500           19699 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19715500           19700 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19716500           19701 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1041a8
+            19720500           19705 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19721500           19706 1c001bca 16a0006f jal              x0, 362            
+            19723500           19708 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19724500           19709 1c001d36 e69ff06f jal              x0, -408           
+            19727500           19712 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19741500           19726 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19742500           19727 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19745500           19730 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19746500           19731 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19747500           19732 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19749500           19734 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19750500           19735 1c001778 fddff06f jal              x0, -36            
+            19752500           19737 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19753500           19738 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19754500           19739 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19755500           19740 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19756500           19741 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19757500           19742 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19758500           19743 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19759500           19744 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19760500           19745 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19761500           19746 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a8
+            19765500           19750 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19766500           19751 1c001bca 16a0006f jal              x0, 362            
+            19768500           19753 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19769500           19754 1c001d36 e69ff06f jal              x0, -408           
+            19772500           19757 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19786500           19771 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19787500           19772 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19790500           19775 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19791500           19776 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19792500           19777 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19794500           19779 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19795500           19780 1c001778 fddff06f jal              x0, -36            
+            19797500           19782 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19798500           19783 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19799500           19784 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19800500           19785 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19801500           19786 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19802500           19787 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19803500           19788 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19804500           19789 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19805500           19790 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19806500           19791 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1041a8
+            19810500           19795 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19811500           19796 1c001bca 16a0006f jal              x0, 362            
+            19813500           19798 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19814500           19799 1c001d36 e69ff06f jal              x0, -408           
+            19817500           19802 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19835500           19820 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19836500           19821 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19839500           19824 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19840500           19825 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19841500           19826 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19843500           19828 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19844500           19829 1c001778 fddff06f jal              x0, -36            
+            19846500           19831 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19847500           19832 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19848500           19833 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19849500           19834 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19850500           19835 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19851500           19836 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19852500           19837 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19853500           19838 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19854500           19839 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19855500           19840 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1041a8
+            19859500           19844 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19860500           19845 1c001bca 16a0006f jal              x0, 362            
+            19862500           19847 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19863500           19848 1c001d36 e69ff06f jal              x0, -408           
+            19866500           19851 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19880500           19865 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19881500           19866 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19884500           19869 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19885500           19870 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19886500           19871 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19888500           19873 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19889500           19874 1c001778 fddff06f jal              x0, -36            
+            19891500           19876 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19892500           19877 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19893500           19878 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19894500           19879 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19895500           19880 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19896500           19881 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19897500           19882 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19898500           19883 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19899500           19884 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19900500           19885 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1041a8
+            19904500           19889 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19905500           19890 1c001bca 16a0006f jal              x0, 362            
+            19907500           19892 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19908500           19893 1c001d36 e69ff06f jal              x0, -408           
+            19911500           19896 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19926500           19911 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19927500           19912 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19930500           19915 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19931500           19916 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19932500           19917 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19934500           19919 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19935500           19920 1c001778 fddff06f jal              x0, -36            
+            19937500           19922 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19938500           19923 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19939500           19924 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19940500           19925 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19941500           19926 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19942500           19927 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19943500           19928 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19944500           19929 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19945500           19930 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19946500           19931 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041a8
+            19950500           19935 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19951500           19936 1c001bca 16a0006f jal              x0, 362            
+            19953500           19938 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19954500           19939 1c001d36 e69ff06f jal              x0, -408           
+            19957500           19942 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19972500           19957 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19973500           19958 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19976500           19961 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19977500           19962 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19978500           19963 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19980500           19965 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19981500           19966 1c001778 fddff06f jal              x0, -36            
+            19983500           19968 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19984500           19969 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            19985500           19970 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19986500           19971 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            19987500           19972 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            19988500           19973 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            19989500           19974 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            19990500           19975 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            19991500           19976 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19992500           19977 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a8
+            19996500           19981 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19997500           19982 1c001bca 16a0006f jal              x0, 362            
+            19999500           19984 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            20000500           19985 1c001d36 e69ff06f jal              x0, -408           
+            20003500           19988 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20019500           20004 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20020500           20005 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20023500           20008 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20024500           20009 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20025500           20010 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20027500           20012 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20028500           20013 1c001778 fddff06f jal              x0, -36            
+            20030500           20015 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20031500           20016 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            20032500           20017 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20033500           20018 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            20034500           20019 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            20035500           20020 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            20036500           20021 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            20037500           20022 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            20038500           20023 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20039500           20024 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1041a8
+            20043500           20028 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20044500           20029 1c001bca 16a0006f jal              x0, 362            
+            20046500           20031 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20047500           20032 1c001d36 e69ff06f jal              x0, -408           
+            20050500           20035 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20065500           20050 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20066500           20051 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20069500           20054 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20072500           20057 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cff760  PA:10cff764
+            20073500           20058 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cff760  PA:10cff768
+            20074500           20059 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cff760  PA:10cff76c
+            20075500           20060 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20076500           20061 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cff760  PA:10cff764
+            20097500           20082 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20098500           20083 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20099500           20084 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20100500           20085 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20101500           20086 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20140500           20125 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20141500           20126 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cff760  PA:10cff770
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cff7e8  x8:10cff7e4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cff7e4  PA:10cff7e4
+            20490500           20475 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cff764  x2:10cff760
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cff778 x11:10cff764  PA:10cff774
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff764  PA:10cff770
+            20579500           20564 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20580500           20565 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20614500           20599 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20615500           20600 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20616500           20601 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20617500           20602 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20620500           20605 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff764  PA:10cff770
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cff778  PA:10cff778
+            20786500           20771 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20787500           20772 1c001a5e 00168693 addi             x13, x13, 1         x13=10cff779 x13:10cff778
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cff779  PA:10cff779
+            20807500           20792 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20808500           20793 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cff764  x2:10cff760
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cff740  x2:10cff760
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cff7e4  x2:10cff740  PA:10cff758
+            20854500           20839 1c001a66 01062783 lw               x15, 16(x12)        x15=10cff778 x12:10cff764  PA:10cff774
+            20855500           20840 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cff764  PA:10cff768
+            20856500           20841 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cff740  PA:10cff754
+            20857500           20842 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cff740  PA:10cff750
+            20858500           20843 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cff740  PA:10cff74c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cff740  PA:10cff75c
+            20874500           20859 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cff740  PA:10cff748
+            20875500           20860 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20876500           20861 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20877500           20862 1c001a78 00c004b3 add              x9, x0, x12          x9=10cff764 x12:10cff764
+            20878500           20863 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cff779 x15:10cff778  PA:10cff778
+            20880500           20865 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cff764  PA:10cff76c
+            20897500           20882 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20900500           20885 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cff764  PA:10cff76c
+            20984500           20969 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21004500           20989 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21005500           20990 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cff778  x9:10cff764  PA:10cff774
+            21046500           21031 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cff779 x20:10cff778  PA:10cff778
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a1041a8
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cff77a x20:10cff779  PA:10cff779
+            21127500           21112 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21128500           21113 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21130500           21115 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21131500           21116 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cff740  PA:10cff75c
+            21160500           21145 1c001b02 01812403 lw               x8, 24(x2)           x8=10cff7e4  x2:10cff740  PA:10cff758
+            21161500           21146 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cff740  PA:10cff754
+            21162500           21147 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cff740  PA:10cff750
+            21163500           21148 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cff740  PA:10cff74c
+            21164500           21149 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cff740  PA:10cff748
+            21165500           21150 1c001b0c 02010113 addi             x2, x2, 32           x2=10cff760  x2:10cff740
+            21166500           21151 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cff7e8 x24:10cff7e8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21217500           21202 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21218500           21203 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21221500           21206 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21222500           21207 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21223500           21208 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21225500           21210 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21226500           21211 1c001778 fddff06f jal              x0, -36            
+            21228500           21213 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21229500           21214 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21230500           21215 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21231500           21216 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21232500           21217 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21233500           21218 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21234500           21219 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21235500           21220 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21236500           21221 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21237500           21222 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041a8
+            21241500           21226 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21242500           21227 1c001bca 16a0006f jal              x0, 362            
+            21244500           21229 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21245500           21230 1c001d36 e69ff06f jal              x0, -408           
+            21248500           21233 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21263500           21248 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21264500           21249 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21267500           21252 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21268500           21253 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21269500           21254 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21271500           21256 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21272500           21257 1c001778 fddff06f jal              x0, -36            
+            21274500           21259 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21275500           21260 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21276500           21261 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21277500           21262 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21278500           21263 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21279500           21264 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21280500           21265 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21281500           21266 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21282500           21267 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21283500           21268 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041a8
+            21287500           21272 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21288500           21273 1c001bca 16a0006f jal              x0, 362            
+            21290500           21275 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21291500           21276 1c001d36 e69ff06f jal              x0, -408           
+            21294500           21279 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21310500           21295 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21311500           21296 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21314500           21299 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21317500           21302 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cff760  PA:10cff764
+            21318500           21303 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cff760  PA:10cff768
+            21319500           21304 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cff760  PA:10cff76c
+            21320500           21305 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21321500           21306 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21322500           21307 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21323500           21308 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cff760  PA:10cff764
+            21325500           21310 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21326500           21311 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21327500           21312 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21328500           21313 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21329500           21314 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21330500           21315 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21331500           21316 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21332500           21317 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21346500           21331 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21347500           21332 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21350500           21335 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21351500           21336 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21352500           21337 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21355500           21340 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21358500           21343 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21361500           21346 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21364500           21349 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21365500           21350 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21366500           21351 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21367500           21352 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21370500           21355 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21371500           21356 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21374500           21359 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21375500           21360 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21378500           21363 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21380500           21365 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21383500           21368 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21384500           21369 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21387500           21372 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21388500           21373 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21389500           21374 1c001f42 e09ff06f jal              x0, -504           
+            21391500           21376 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21392500           21377 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cff760  PA:10cff770
+            21393500           21378 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21396500           21381 1c001e34 00440c13 addi             x24, x8, 4          x24=10cff7ec  x8:10cff7e8
+            21397500           21382 1c001e38 00042503 lw               x10, 0(x8)          x10=00000005  x8:10cff7e8  PA:10cff7e8
+            21398500           21383 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21401500           21386 1c001e54 00055863 bge              x10, x0, 16         x10:00000005
+            21404500           21389 1c001e64 00410593 addi             x11, x2, 4          x11=10cff764  x2:10cff760
+            21405500           21390 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21407500           21392 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cff778 x11:10cff764  PA:10cff774
+            21408500           21393 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff764  PA:10cff770
+            21409500           21394 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21410500           21395 1c001a04 02f55633 divu             x12, x10, x15       x12=00000005 x10:00000005 x15:00000001
+            21444500           21429 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000005 x14:0000000a
+            21445500           21430 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21446500           21431 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21447500           21432 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21450500           21435 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cff764  PA:10cff770
+            21451500           21436 1c001a20 02f55833 divu             x16, x10, x15       x16=00000005 x10:00000005 x15:00000001
+            21485500           21470 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000005 x15:00000001
+            21519500           21504 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21550500           21535 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21551500           21536 1c001a2e 01004663 blt              x0, x16, 12         x16:00000005
+            21554500           21539 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21556500           21541 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000005
+            21559500           21544 1c001a56 01070733 add              x14, x14, x16       x14=00000035 x14:00000030 x16:00000005
+            21560500           21545 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000035 x13:10cff778  PA:10cff778
+            21561500           21546 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21562500           21547 1c001a5e 00168693 addi             x13, x13, 1         x13=10cff779 x13:10cff778
+            21563500           21548 1c001a60 fb1ff06f jal              x0, -80            
+            21565500           21550 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21566500           21551 1c001a12 00068023 sb               x0, 0(x13)          x13:10cff779  PA:10cff779
+            21567500           21552 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21569500           21554 1c001e68 f17ff06f jal              x0, -234           
+            21571500           21556 1c001d7e 00410613 addi             x12, x2, 4          x12=10cff764  x2:10cff760
+            21572500           21557 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21573500           21558 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21574500           21559 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21576500           21561 1c001a62 fe010113 addi             x2, x2, -32          x2=10cff740  x2:10cff760
+            21577500           21562 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cff7e8  x2:10cff740  PA:10cff758
+            21578500           21563 1c001a66 01062783 lw               x15, 16(x12)        x15=10cff778 x12:10cff764  PA:10cff774
+            21579500           21564 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cff764  PA:10cff768
+            21580500           21565 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cff740  PA:10cff754
+            21581500           21566 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cff740  PA:10cff750
+            21582500           21567 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cff740  PA:10cff74c
+            21583500           21568 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cff740  PA:10cff75c
+            21584500           21569 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cff740  PA:10cff748
+            21585500           21570 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21586500           21571 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21587500           21572 1c001a78 00c004b3 add              x9, x0, x12          x9=10cff764 x12:10cff764
+            21588500           21573 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000035 x15=10cff779 x15:10cff778  PA:10cff778
+            21590500           21575 1c001a7e 00070363 beq              x14, x0, 6          x14:00000035
+            21591500           21576 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21592500           21577 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cff764  PA:10cff76c
+            21594500           21579 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21597500           21582 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21599500           21584 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21600500           21585 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21603500           21588 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21604500           21589 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21605500           21590 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21608500           21593 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21609500           21594 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21610500           21595 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21611500           21596 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21612500           21597 1c001b36 f71ff06f jal              x0, -144           
+            21614500           21599 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cff764  PA:10cff76c
+            21616500           21601 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21619500           21604 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21621500           21606 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21622500           21607 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21625500           21610 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21626500           21611 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21627500           21612 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21628500           21613 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21629500           21614 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cff778  x9:10cff764  PA:10cff774
+            21631500           21616 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000035 x20=10cff779 x20:10cff778  PA:10cff778
+            21633500           21618 1c001af0 06059763 bne              x11, x0, 110        x11:00000035
+            21636500           21621 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21637500           21622 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21639500           21624 1c001776 00b00533 add              x10, x0, x11        x10=00000035 x11:00000035
+            21640500           21625 1c001778 fddff06f jal              x0, -36            
+            21642500           21627 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21643500           21628 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21644500           21629 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21645500           21630 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21646500           21631 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21647500           21632 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21648500           21633 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21649500           21634 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21650500           21635 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21651500           21636 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000035 x14:1a104000  PA:1a1041a8
+            21655500           21640 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21656500           21641 1c001b62 f8bff06f jal              x0, -118           
+            21658500           21643 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cff77a x20:10cff779  PA:10cff779
+            21660500           21645 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21661500           21646 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cff764  PA:10cff764
+            21663500           21648 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21664500           21649 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21667500           21652 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cff740  PA:10cff75c
+            21668500           21653 1c001b02 01812403 lw               x8, 24(x2)           x8=10cff7e8  x2:10cff740  PA:10cff758
+            21669500           21654 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cff740  PA:10cff754
+            21670500           21655 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cff740  PA:10cff750
+            21671500           21656 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cff740  PA:10cff74c
+            21672500           21657 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cff740  PA:10cff748
+            21673500           21658 1c001b0c 02010113 addi             x2, x2, 32           x2=10cff760  x2:10cff740
+            21674500           21659 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21676500           21661 1c001d86 01800433 add              x8, x0, x24          x8=10cff7ec x24:10cff7ec
+            21677500           21662 1c001d88 fadff06f jal              x0, -84            
+            21679500           21664 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21680500           21665 1c001d36 e69ff06f jal              x0, -408           
+            21683500           21668 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21697500           21682 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21698500           21683 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21701500           21686 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21702500           21687 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21703500           21688 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21705500           21690 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21706500           21691 1c001778 fddff06f jal              x0, -36            
+            21708500           21693 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21709500           21694 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21710500           21695 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21711500           21696 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21712500           21697 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21713500           21698 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21714500           21699 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21715500           21700 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21716500           21701 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21717500           21702 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1041a8
+            21721500           21706 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21722500           21707 1c001bca 16a0006f jal              x0, 362            
+            21724500           21709 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21725500           21710 1c001d36 e69ff06f jal              x0, -408           
+            21728500           21713 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21742500           21727 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21743500           21728 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21746500           21731 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21747500           21732 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21748500           21733 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21750500           21735 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21751500           21736 1c001778 fddff06f jal              x0, -36            
+            21753500           21738 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21754500           21739 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21755500           21740 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21756500           21741 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21757500           21742 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21758500           21743 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21759500           21744 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21760500           21745 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21761500           21746 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21762500           21747 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1041a8
+            21766500           21751 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21767500           21752 1c001bca 16a0006f jal              x0, 362            
+            21769500           21754 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21770500           21755 1c001d36 e69ff06f jal              x0, -408           
+            21773500           21758 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21787500           21772 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21788500           21773 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21791500           21776 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21792500           21777 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21793500           21778 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21795500           21780 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21796500           21781 1c001778 fddff06f jal              x0, -36            
+            21798500           21783 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21799500           21784 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000065
+            21800500           21785 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21801500           21786 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000328 x15:00000065
+            21802500           21787 1c001762 00279793 slli             x15, x15, 0x2       x15=00000194 x15:00000065
+            21803500           21788 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000028 x14:00000328
+            21804500           21789 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000194 x13:00001f80
+            21805500           21790 1c00176a 00e787b3 add              x15, x15, x14       x15=000001a8 x15:00000180 x14:00000028
+            21806500           21791 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21807500           21792 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1041a8
+            21811500           21796 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21812500           21797 1c001bca 16a0006f jal              x0, 362            
+            21814500           21799 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21815500           21800 1c001d36 e69ff06f jal              x0, -408           
+            21818500           21803 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21832500           21817 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21833500           21818 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21834500           21819 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cff760  PA:10cff7bc
+            21835500           21820 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cff760  PA:10cff7b8
+            21836500           21821 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cff760  PA:10cff7b4
+            21837500           21822 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cff760  PA:10cff7b0
+            21841500           21826 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000005  x2:10cff760  PA:10cff7ac
+            21845500           21830 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cff760  PA:10cff7a8
+            21846500           21831 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cff760  PA:10cff7a4
+            21847500           21832 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cff760  PA:10cff7a0
+            21848500           21833 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cff760  PA:10cff79c
+            21849500           21834 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cff760  PA:10cff798
+            21850500           21835 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cff760  PA:10cff794
+            21851500           21836 1c001bbe 06010113 addi             x2, x2, 96           x2=10cff7c0  x2:10cff760
+            21852500           21837 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21854500           21839 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cff7c0  PA:10cff7dc
+            21856500           21841 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21857500           21842 1c001838 04010113 addi             x2, x2, 64           x2=10cff800  x2:10cff7c0
+            21858500           21843 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21860500           21845 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_6.log b/sw/scripts/tracevis/example/traces/trace_core_03_6.log
new file mode 100644
index 0000000..d62db0c
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_6.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000066
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000006 x10:00000066
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000066
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000006
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000006
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000066
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000006 x19:00000066
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00001800 x19:00000006 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10cffc00 x10:00001800  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000066
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000066
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000006 x12:00000066
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cffbc0  x2:10cffc00
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cffbc0  PA:10cffbe4
+            19027500           19012 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19028500           19013 1c001818 02c12423 sw               x12, 40(x2)         x12:00000006  x2:10cffbc0  PA:10cffbe8
+            19029500           19014 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cffbc0  PA:10cffbec
+            19030500           19015 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19031500           19016 1c00181e 02410693 addi             x13, x2, 36         x13=10cffbe4  x2:10cffbc0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cffbc0  PA:10cffbdc
+            19054500           19039 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cffbc0  PA:10cffbf0
+            19055500           19040 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cffbc0  PA:10cffbf4
+            19056500           19041 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cffbc0  PA:10cffbf8
+            19057500           19042 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cffbc0  PA:10cffbfc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cffbe4  x2:10cffbc0  PA:10cffbcc
+            19079500           19064 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cffb60  x2:10cffbc0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cffb78  x2:10cffb60
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cffb60  PA:10cffbb8
+            19099500           19084 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cffb60  PA:10cffbb0
+            19100500           19085 1c001b78 05312623 sw               x19, 76(x2)         x19:00000006  x2:10cffb60  PA:10cffbac
+            19101500           19086 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cffb60  PA:10cffba8
+            19102500           19087 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cffb60  PA:10cffba4
+            19103500           19088 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cffb60  PA:10cffba0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cffb60  PA:10cffb9c
+            19116500           19101 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cffb60  PA:10cffbbc
+            19117500           19102 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cffb60  PA:10cffbb4
+            19118500           19103 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cffb60  PA:10cffb98
+            19119500           19104 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cffb60  PA:10cffb94
+            19120500           19105 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19121500           19106 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19122500           19107 1c001b8e 00d00433 add              x8, x0, x13          x8=10cffbe4 x13:10cffbe4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cffb78  x2:10cffb60  PA:10cffb74
+            19144500           19129 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19145500           19130 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19146500           19131 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19147500           19132 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19207500           19192 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19208500           19193 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1041b0
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19378500           19363 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19379500           19364 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19382500           19367 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19383500           19368 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19384500           19369 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19386500           19371 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19387500           19372 1c001778 fddff06f jal              x0, -36            
+            19389500           19374 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19390500           19375 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19391500           19376 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19392500           19377 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19393500           19378 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19394500           19379 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19395500           19380 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19396500           19381 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19397500           19382 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19398500           19383 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041b0
+            19402500           19387 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19403500           19388 1c001bca 16a0006f jal              x0, 362            
+            19405500           19390 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19406500           19391 1c001d36 e69ff06f jal              x0, -408           
+            19409500           19394 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19438500           19423 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19439500           19424 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19442500           19427 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19443500           19428 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19444500           19429 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19446500           19431 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19447500           19432 1c001778 fddff06f jal              x0, -36            
+            19449500           19434 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19450500           19435 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19451500           19436 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19452500           19437 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19453500           19438 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19454500           19439 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19455500           19440 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19456500           19441 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19457500           19442 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19458500           19443 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1041b0
+            19462500           19447 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19463500           19448 1c001bca 16a0006f jal              x0, 362            
+            19465500           19450 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19466500           19451 1c001d36 e69ff06f jal              x0, -408           
+            19469500           19454 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19498500           19483 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19499500           19484 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19502500           19487 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19503500           19488 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19504500           19489 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19506500           19491 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19507500           19492 1c001778 fddff06f jal              x0, -36            
+            19509500           19494 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19510500           19495 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19511500           19496 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19512500           19497 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19513500           19498 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19514500           19499 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19515500           19500 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19516500           19501 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19517500           19502 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19518500           19503 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041b0
+            19522500           19507 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19523500           19508 1c001bca 16a0006f jal              x0, 362            
+            19525500           19510 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19526500           19511 1c001d36 e69ff06f jal              x0, -408           
+            19529500           19514 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19543500           19528 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19544500           19529 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19547500           19532 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19548500           19533 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19549500           19534 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19551500           19536 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19552500           19537 1c001778 fddff06f jal              x0, -36            
+            19554500           19539 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19555500           19540 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19556500           19541 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19557500           19542 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19558500           19543 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19559500           19544 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19560500           19545 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19561500           19546 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19562500           19547 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19563500           19548 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b0
+            19567500           19552 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19568500           19553 1c001bca 16a0006f jal              x0, 362            
+            19570500           19555 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19571500           19556 1c001d36 e69ff06f jal              x0, -408           
+            19574500           19559 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19609500           19594 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19610500           19595 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19613500           19598 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19614500           19599 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19615500           19600 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19617500           19602 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19618500           19603 1c001778 fddff06f jal              x0, -36            
+            19620500           19605 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19621500           19606 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19622500           19607 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19623500           19608 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19624500           19609 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19625500           19610 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19626500           19611 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19627500           19612 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19628500           19613 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19629500           19614 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1041b0
+            19633500           19618 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19634500           19619 1c001bca 16a0006f jal              x0, 362            
+            19636500           19621 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19637500           19622 1c001d36 e69ff06f jal              x0, -408           
+            19640500           19625 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19656500           19641 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19657500           19642 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19660500           19645 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19661500           19646 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19662500           19647 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19664500           19649 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19665500           19650 1c001778 fddff06f jal              x0, -36            
+            19667500           19652 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19668500           19653 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19669500           19654 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19670500           19655 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19671500           19656 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19672500           19657 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19673500           19658 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19674500           19659 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19675500           19660 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19676500           19661 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1041b0
+            19680500           19665 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19681500           19666 1c001bca 16a0006f jal              x0, 362            
+            19683500           19668 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19684500           19669 1c001d36 e69ff06f jal              x0, -408           
+            19687500           19672 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19702500           19687 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19703500           19688 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19706500           19691 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19707500           19692 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19708500           19693 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19710500           19695 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19711500           19696 1c001778 fddff06f jal              x0, -36            
+            19713500           19698 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19714500           19699 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19715500           19700 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19716500           19701 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19717500           19702 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19718500           19703 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19719500           19704 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19720500           19705 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19721500           19706 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19722500           19707 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1041b0
+            19726500           19711 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19727500           19712 1c001bca 16a0006f jal              x0, 362            
+            19729500           19714 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19730500           19715 1c001d36 e69ff06f jal              x0, -408           
+            19733500           19718 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19747500           19732 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19748500           19733 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19751500           19736 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19752500           19737 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19753500           19738 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19755500           19740 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19756500           19741 1c001778 fddff06f jal              x0, -36            
+            19758500           19743 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19759500           19744 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19760500           19745 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19761500           19746 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19762500           19747 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19763500           19748 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19764500           19749 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19765500           19750 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19766500           19751 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19767500           19752 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b0
+            19771500           19756 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19772500           19757 1c001bca 16a0006f jal              x0, 362            
+            19774500           19759 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19775500           19760 1c001d36 e69ff06f jal              x0, -408           
+            19778500           19763 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19793500           19778 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19794500           19779 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19797500           19782 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19798500           19783 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19799500           19784 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19801500           19786 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19802500           19787 1c001778 fddff06f jal              x0, -36            
+            19804500           19789 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19805500           19790 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19806500           19791 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19807500           19792 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19808500           19793 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19809500           19794 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19810500           19795 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19811500           19796 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19812500           19797 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19813500           19798 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1041b0
+            19817500           19802 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19818500           19803 1c001bca 16a0006f jal              x0, 362            
+            19820500           19805 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19821500           19806 1c001d36 e69ff06f jal              x0, -408           
+            19824500           19809 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19840500           19825 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19841500           19826 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19844500           19829 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19845500           19830 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19846500           19831 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19848500           19833 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19849500           19834 1c001778 fddff06f jal              x0, -36            
+            19851500           19836 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19852500           19837 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19853500           19838 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19854500           19839 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19855500           19840 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19856500           19841 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19857500           19842 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19858500           19843 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19859500           19844 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19860500           19845 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1041b0
+            19864500           19849 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19865500           19850 1c001bca 16a0006f jal              x0, 362            
+            19867500           19852 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19868500           19853 1c001d36 e69ff06f jal              x0, -408           
+            19871500           19856 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19887500           19872 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19888500           19873 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19891500           19876 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19892500           19877 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19893500           19878 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19895500           19880 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19896500           19881 1c001778 fddff06f jal              x0, -36            
+            19898500           19883 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19899500           19884 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19900500           19885 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19901500           19886 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19902500           19887 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19903500           19888 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19904500           19889 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19905500           19890 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19906500           19891 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19907500           19892 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1041b0
+            19911500           19896 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19912500           19897 1c001bca 16a0006f jal              x0, 362            
+            19914500           19899 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19915500           19900 1c001d36 e69ff06f jal              x0, -408           
+            19918500           19903 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19932500           19917 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19933500           19918 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19936500           19921 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19937500           19922 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19938500           19923 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19940500           19925 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19941500           19926 1c001778 fddff06f jal              x0, -36            
+            19943500           19928 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19944500           19929 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19945500           19930 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19946500           19931 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19947500           19932 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19948500           19933 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19949500           19934 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19950500           19935 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19951500           19936 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19952500           19937 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041b0
+            19956500           19941 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19957500           19942 1c001bca 16a0006f jal              x0, 362            
+            19959500           19944 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19960500           19945 1c001d36 e69ff06f jal              x0, -408           
+            19963500           19948 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19977500           19962 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19978500           19963 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19981500           19966 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19982500           19967 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19983500           19968 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19985500           19970 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19986500           19971 1c001778 fddff06f jal              x0, -36            
+            19988500           19973 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19989500           19974 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            19990500           19975 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19991500           19976 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            19992500           19977 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            19993500           19978 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            19994500           19979 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            19995500           19980 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            19996500           19981 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19997500           19982 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b0
+            20001500           19986 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20002500           19987 1c001bca 16a0006f jal              x0, 362            
+            20004500           19989 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            20005500           19990 1c001d36 e69ff06f jal              x0, -408           
+            20008500           19993 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20024500           20009 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20025500           20010 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20028500           20013 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20029500           20014 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20030500           20015 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20032500           20017 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20033500           20018 1c001778 fddff06f jal              x0, -36            
+            20035500           20020 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20036500           20021 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            20037500           20022 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20038500           20023 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            20039500           20024 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            20040500           20025 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            20041500           20026 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            20042500           20027 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            20043500           20028 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20044500           20029 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1041b0
+            20048500           20033 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20049500           20034 1c001bca 16a0006f jal              x0, 362            
+            20051500           20036 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20052500           20037 1c001d36 e69ff06f jal              x0, -408           
+            20055500           20040 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20073500           20058 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20074500           20059 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20077500           20062 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20080500           20065 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cffb60  PA:10cffb64
+            20081500           20066 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cffb60  PA:10cffb68
+            20082500           20067 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cffb60  PA:10cffb6c
+            20083500           20068 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20084500           20069 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20091500           20076 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20092500           20077 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cffb60  PA:10cffb64
+            20093500           20078 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20094500           20079 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20095500           20080 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20096500           20081 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20097500           20082 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20113500           20098 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20114500           20099 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20115500           20100 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20142500           20127 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20143500           20128 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20156500           20141 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20157500           20142 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20158500           20143 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cffb60  PA:10cffb70
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cffbe8  x8:10cffbe4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cffbe4  PA:10cffbe4
+            20491500           20476 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cffb64  x2:10cffb60
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cffb78 x11:10cffb64  PA:10cffb74
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cffb64  PA:10cffb70
+            20580500           20565 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20581500           20566 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20615500           20600 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20616500           20601 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20617500           20602 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20618500           20603 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20621500           20606 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cffb64  PA:10cffb70
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cffb78  PA:10cffb78
+            20787500           20772 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20788500           20773 1c001a5e 00168693 addi             x13, x13, 1         x13=10cffb79 x13:10cffb78
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cffb79  PA:10cffb79
+            20808500           20793 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20809500           20794 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cffb64  x2:10cffb60
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cffb40  x2:10cffb60
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cffbe4  x2:10cffb40  PA:10cffb58
+            20855500           20840 1c001a66 01062783 lw               x15, 16(x12)        x15=10cffb78 x12:10cffb64  PA:10cffb74
+            20856500           20841 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cffb64  PA:10cffb68
+            20857500           20842 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cffb40  PA:10cffb54
+            20858500           20843 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cffb40  PA:10cffb50
+            20859500           20844 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cffb40  PA:10cffb4c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cffb40  PA:10cffb5c
+            20875500           20860 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cffb40  PA:10cffb48
+            20876500           20861 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20877500           20862 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20878500           20863 1c001a78 00c004b3 add              x9, x0, x12          x9=10cffb64 x12:10cffb64
+            20879500           20864 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cffb79 x15:10cffb78  PA:10cffb78
+            20881500           20866 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cffb64  PA:10cffb6c
+            20898500           20883 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20901500           20886 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cffb64  PA:10cffb6c
+            20987500           20972 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21005500           20990 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21006500           20991 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cffb78  x9:10cffb64  PA:10cffb74
+            21047500           21032 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cffb79 x20:10cffb78  PA:10cffb78
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a1041b0
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cffb7a x20:10cffb79  PA:10cffb79
+            21130500           21115 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21131500           21116 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21133500           21118 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21134500           21119 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cffb40  PA:10cffb5c
+            21161500           21146 1c001b02 01812403 lw               x8, 24(x2)           x8=10cffbe4  x2:10cffb40  PA:10cffb58
+            21162500           21147 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cffb40  PA:10cffb54
+            21163500           21148 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cffb40  PA:10cffb50
+            21164500           21149 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cffb40  PA:10cffb4c
+            21165500           21150 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cffb40  PA:10cffb48
+            21166500           21151 1c001b0c 02010113 addi             x2, x2, 32           x2=10cffb60  x2:10cffb40
+            21167500           21152 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cffbe8 x24:10cffbe8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21221500           21206 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21222500           21207 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21225500           21210 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21226500           21211 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21227500           21212 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21229500           21214 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21230500           21215 1c001778 fddff06f jal              x0, -36            
+            21232500           21217 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21233500           21218 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21234500           21219 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21235500           21220 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21236500           21221 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21237500           21222 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21238500           21223 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21239500           21224 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21240500           21225 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21241500           21226 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041b0
+            21245500           21230 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21246500           21231 1c001bca 16a0006f jal              x0, 362            
+            21248500           21233 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21249500           21234 1c001d36 e69ff06f jal              x0, -408           
+            21252500           21237 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21266500           21251 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21267500           21252 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21270500           21255 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21271500           21256 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21272500           21257 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21274500           21259 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21275500           21260 1c001778 fddff06f jal              x0, -36            
+            21277500           21262 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21278500           21263 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21279500           21264 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21280500           21265 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21281500           21266 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21282500           21267 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21283500           21268 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21284500           21269 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21285500           21270 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21286500           21271 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b0
+            21290500           21275 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21291500           21276 1c001bca 16a0006f jal              x0, 362            
+            21293500           21278 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21294500           21279 1c001d36 e69ff06f jal              x0, -408           
+            21297500           21282 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21314500           21299 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21315500           21300 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21318500           21303 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21321500           21306 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cffb60  PA:10cffb64
+            21322500           21307 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cffb60  PA:10cffb68
+            21323500           21308 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cffb60  PA:10cffb6c
+            21324500           21309 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21325500           21310 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21326500           21311 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21327500           21312 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cffb60  PA:10cffb64
+            21328500           21313 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21329500           21314 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21330500           21315 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21331500           21316 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21332500           21317 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21333500           21318 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21334500           21319 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21335500           21320 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21349500           21334 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21350500           21335 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21353500           21338 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21354500           21339 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21355500           21340 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21358500           21343 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21361500           21346 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21364500           21349 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21367500           21352 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21368500           21353 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21369500           21354 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21370500           21355 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21373500           21358 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21374500           21359 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21377500           21362 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21378500           21363 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21381500           21366 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21383500           21368 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21386500           21371 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21387500           21372 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21390500           21375 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21391500           21376 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21392500           21377 1c001f42 e09ff06f jal              x0, -504           
+            21394500           21379 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21395500           21380 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cffb60  PA:10cffb70
+            21396500           21381 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21399500           21384 1c001e34 00440c13 addi             x24, x8, 4          x24=10cffbec  x8:10cffbe8
+            21400500           21385 1c001e38 00042503 lw               x10, 0(x8)          x10=00000006  x8:10cffbe8  PA:10cffbe8
+            21401500           21386 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21404500           21389 1c001e54 00055863 bge              x10, x0, 16         x10:00000006
+            21407500           21392 1c001e64 00410593 addi             x11, x2, 4          x11=10cffb64  x2:10cffb60
+            21408500           21393 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21410500           21395 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cffb78 x11:10cffb64  PA:10cffb74
+            21411500           21396 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cffb64  PA:10cffb70
+            21412500           21397 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21413500           21398 1c001a04 02f55633 divu             x12, x10, x15       x12=00000006 x10:00000006 x15:00000001
+            21447500           21432 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000006 x14:0000000a
+            21448500           21433 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21449500           21434 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21450500           21435 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21453500           21438 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cffb64  PA:10cffb70
+            21454500           21439 1c001a20 02f55833 divu             x16, x10, x15       x16=00000006 x10:00000006 x15:00000001
+            21488500           21473 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000006 x15:00000001
+            21522500           21507 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21553500           21538 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21554500           21539 1c001a2e 01004663 blt              x0, x16, 12         x16:00000006
+            21557500           21542 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21559500           21544 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000006
+            21562500           21547 1c001a56 01070733 add              x14, x14, x16       x14=00000036 x14:00000030 x16:00000006
+            21563500           21548 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000036 x13:10cffb78  PA:10cffb78
+            21564500           21549 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21565500           21550 1c001a5e 00168693 addi             x13, x13, 1         x13=10cffb79 x13:10cffb78
+            21566500           21551 1c001a60 fb1ff06f jal              x0, -80            
+            21568500           21553 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21569500           21554 1c001a12 00068023 sb               x0, 0(x13)          x13:10cffb79  PA:10cffb79
+            21570500           21555 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21572500           21557 1c001e68 f17ff06f jal              x0, -234           
+            21574500           21559 1c001d7e 00410613 addi             x12, x2, 4          x12=10cffb64  x2:10cffb60
+            21575500           21560 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21576500           21561 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21577500           21562 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21579500           21564 1c001a62 fe010113 addi             x2, x2, -32          x2=10cffb40  x2:10cffb60
+            21580500           21565 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cffbe8  x2:10cffb40  PA:10cffb58
+            21581500           21566 1c001a66 01062783 lw               x15, 16(x12)        x15=10cffb78 x12:10cffb64  PA:10cffb74
+            21582500           21567 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cffb64  PA:10cffb68
+            21583500           21568 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cffb40  PA:10cffb54
+            21584500           21569 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cffb40  PA:10cffb50
+            21585500           21570 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cffb40  PA:10cffb4c
+            21586500           21571 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cffb40  PA:10cffb5c
+            21587500           21572 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cffb40  PA:10cffb48
+            21588500           21573 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21589500           21574 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21590500           21575 1c001a78 00c004b3 add              x9, x0, x12          x9=10cffb64 x12:10cffb64
+            21591500           21576 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000036 x15=10cffb79 x15:10cffb78  PA:10cffb78
+            21593500           21578 1c001a7e 00070363 beq              x14, x0, 6          x14:00000036
+            21594500           21579 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21595500           21580 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cffb64  PA:10cffb6c
+            21597500           21582 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21600500           21585 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21602500           21587 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21603500           21588 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21606500           21591 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21607500           21592 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21608500           21593 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21611500           21596 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21612500           21597 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21613500           21598 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21614500           21599 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21615500           21600 1c001b36 f71ff06f jal              x0, -144           
+            21617500           21602 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cffb64  PA:10cffb6c
+            21619500           21604 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21622500           21607 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21624500           21609 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21625500           21610 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21628500           21613 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21629500           21614 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21630500           21615 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21631500           21616 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21632500           21617 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cffb78  x9:10cffb64  PA:10cffb74
+            21634500           21619 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000036 x20=10cffb79 x20:10cffb78  PA:10cffb78
+            21636500           21621 1c001af0 06059763 bne              x11, x0, 110        x11:00000036
+            21639500           21624 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21640500           21625 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21642500           21627 1c001776 00b00533 add              x10, x0, x11        x10=00000036 x11:00000036
+            21643500           21628 1c001778 fddff06f jal              x0, -36            
+            21645500           21630 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21646500           21631 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21647500           21632 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21648500           21633 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21649500           21634 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21650500           21635 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21651500           21636 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21652500           21637 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21653500           21638 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21654500           21639 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000036 x14:1a104000  PA:1a1041b0
+            21658500           21643 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21659500           21644 1c001b62 f8bff06f jal              x0, -118           
+            21661500           21646 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cffb7a x20:10cffb79  PA:10cffb79
+            21663500           21648 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21664500           21649 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cffb64  PA:10cffb64
+            21666500           21651 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21667500           21652 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21670500           21655 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cffb40  PA:10cffb5c
+            21671500           21656 1c001b02 01812403 lw               x8, 24(x2)           x8=10cffbe8  x2:10cffb40  PA:10cffb58
+            21672500           21657 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cffb40  PA:10cffb54
+            21673500           21658 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cffb40  PA:10cffb50
+            21674500           21659 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cffb40  PA:10cffb4c
+            21675500           21660 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cffb40  PA:10cffb48
+            21676500           21661 1c001b0c 02010113 addi             x2, x2, 32           x2=10cffb60  x2:10cffb40
+            21677500           21662 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21679500           21664 1c001d86 01800433 add              x8, x0, x24          x8=10cffbec x24:10cffbec
+            21680500           21665 1c001d88 fadff06f jal              x0, -84            
+            21682500           21667 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21683500           21668 1c001d36 e69ff06f jal              x0, -408           
+            21686500           21671 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21700500           21685 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21701500           21686 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21704500           21689 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21705500           21690 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21706500           21691 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21708500           21693 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21709500           21694 1c001778 fddff06f jal              x0, -36            
+            21711500           21696 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21712500           21697 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21713500           21698 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21714500           21699 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21715500           21700 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21716500           21701 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21717500           21702 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21718500           21703 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21719500           21704 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21720500           21705 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1041b0
+            21724500           21709 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21725500           21710 1c001bca 16a0006f jal              x0, 362            
+            21727500           21712 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21728500           21713 1c001d36 e69ff06f jal              x0, -408           
+            21731500           21716 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21745500           21730 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21746500           21731 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21749500           21734 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21750500           21735 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21751500           21736 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21753500           21738 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21754500           21739 1c001778 fddff06f jal              x0, -36            
+            21756500           21741 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21757500           21742 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21758500           21743 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21759500           21744 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21760500           21745 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21761500           21746 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21762500           21747 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21763500           21748 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21764500           21749 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21765500           21750 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1041b0
+            21769500           21754 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21770500           21755 1c001bca 16a0006f jal              x0, 362            
+            21772500           21757 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21773500           21758 1c001d36 e69ff06f jal              x0, -408           
+            21776500           21761 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21790500           21775 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21791500           21776 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21794500           21779 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21795500           21780 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21796500           21781 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21798500           21783 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21799500           21784 1c001778 fddff06f jal              x0, -36            
+            21801500           21786 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21802500           21787 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000066
+            21803500           21788 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21804500           21789 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000330 x15:00000066
+            21805500           21790 1c001762 00279793 slli             x15, x15, 0x2       x15=00000198 x15:00000066
+            21806500           21791 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000030 x14:00000330
+            21807500           21792 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:00000198 x13:00001f80
+            21808500           21793 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b0 x15:00000180 x14:00000030
+            21809500           21794 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21810500           21795 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1041b0
+            21814500           21799 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21815500           21800 1c001bca 16a0006f jal              x0, 362            
+            21817500           21802 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21818500           21803 1c001d36 e69ff06f jal              x0, -408           
+            21821500           21806 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21836500           21821 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21837500           21822 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21838500           21823 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cffb60  PA:10cffbbc
+            21839500           21824 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cffb60  PA:10cffbb8
+            21840500           21825 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cffb60  PA:10cffbb4
+            21841500           21826 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cffb60  PA:10cffbb0
+            21842500           21827 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000006  x2:10cffb60  PA:10cffbac
+            21848500           21833 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cffb60  PA:10cffba8
+            21849500           21834 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cffb60  PA:10cffba4
+            21850500           21835 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cffb60  PA:10cffba0
+            21851500           21836 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cffb60  PA:10cffb9c
+            21853500           21838 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cffb60  PA:10cffb98
+            21854500           21839 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cffb60  PA:10cffb94
+            21855500           21840 1c001bbe 06010113 addi             x2, x2, 96           x2=10cffbc0  x2:10cffb60
+            21856500           21841 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21858500           21843 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cffbc0  PA:10cffbdc
+            21859500           21844 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21860500           21845 1c001838 04010113 addi             x2, x2, 64           x2=10cffc00  x2:10cffbc0
+            21861500           21846 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21863500           21848 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/example/traces/trace_core_03_7.log b/sw/scripts/tracevis/example/traces/trace_core_03_7.log
new file mode 100644
index 0000000..edcf2a1
--- /dev/null
+++ b/sw/scripts/tracevis/example/traces/trace_core_03_7.log
@@ -0,0 +1,846 @@
+                Time          Cycles PC       Instr    Mnemonic
+            17014500           16999 1c000080 0180006f jal              x0, 24             
+            17032500           17017 1c000098 f1402573 csrrs            x10, x0, 0xf14      x10=00000067
+            17033500           17018 1c00009c 01f57593 andi             x11, x10, 31        x11=00000007 x10:00000067
+            17050500           17035 1c0000a0 00555513 srli             x10, x10, 0x5       x10=00000003 x10:00000067
+            17051500           17036 1c0000a2 00058463 beq              x11, x0, 8          x11:00000007
+            17052500           17037 1c0000a6 05a0206f jal              x0, 8282           
+            17070500           17055 1c002100 000702b7 lui              x5, 0x70000          x5=00070000
+            17071500           17056 1c002104 1b204337 lui              x6, 0x1b204000       x6=1b204000
+            17072500           17057 1c002108 00532023 sw               x5, 0(x6)            x5:00070000  x6:1b204000  PA:1b204000
+            17073500           17058 1c00210c 0e059163 bne              x11, x0, 226        x11:00000007
+            17125500           17110 1c0021ee 1b204937 lui              x18, 0x1b204000     x18=1b204000
+            17126500           17111 1c0021f2 f14029f3 csrrs            x19, x0, 0xf14      x19=00000067
+            17127500           17112 1c0021f6 01f9f993 andi             x19, x19, 31        x19=00000007 x19:00000067
+            17128500           17113 1c0021fa 00000a17 auipc            x20, 0x0            x20=1c0021fa
+            17147500           17132 1c0021fe 012a0a13 addi             x20, x20, 18        x20=1c00220c x20:1c0021fa
+            17148500           17133 1c002202 00000a97 auipc            x21, 0x0            x21=1c002202
+            17149500           17134 1c002206 00ea8a93 addi             x21, x21, 14        x21=1c002210 x21:1c002202
+            17150500           17135 1c00220a 0060006f jal              x0, 6              
+            17169500           17154 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c00222d x18:1b204000  PA:1b204080
+            18817500           18802 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000400 x18:1b204000  PA:1b204080
+            18836500           18821 1c002218 0012f313 andi             x6, x5, 1            x6=00000001  x5:1c00222d
+            18837500           18822 1c00221c 00031563 bne              x6, x0, 10           x6:00000001
+            18862500           18847 1c002226 000a80b3 add              x1, x21, x0          x1=1c002210 x21:1c002210
+            18863500           18848 1c00222a 00028067 jalr             x0, x5, 0            x5:1c00222d
+            18865500           18850 1c00222c 08096283 p.elw            x5, 128(x18)         x5=10cfe400 x18:1b204000  PA:1b204080
+            18895500           18880 1c002230 02a98533 mul              x10, x19, x10       x10=00001c00 x19:00000007 x10:00000400
+            18896500           18881 1c002234 00550133 add              x2, x10, x5          x2=10d00000 x10:00001c00  x5:10cfe400
+            18897500           18882 1c002238 00008067 jalr             x0, x1, 0            x1:1c002210
+            18899500           18884 1c002210 08096283 p.elw            x5, 128(x18)         x5=1c0009bc x18:1b204000  PA:1b204080
+            18936500           18921 1c002214 08096503 p.elw            x10, 128(x18)       x10=00000000 x18:1b204000  PA:1b204080
+            18944500           18929 1c002218 0012f313 andi             x6, x5, 1            x6=00000000  x5:1c0009bc
+            18945500           18930 1c00221c 00031563 bne              x6, x0, 10           x6:00000000
+            18946500           18931 1c002220 000a00b3 add              x1, x20, x0          x1=1c00220c x20:1c00220c
+            18947500           18932 1c002224 00028067 jalr             x0, x5, 0            x5:1c0009bc
+            18965500           18950 1c0009bc f1402673 csrrs            x12, x0, 0xf14      x12=00000067
+            18986500           18971 1c0009c0 1c002537 lui              x10, 0x1c002000     x10=1c002000
+            18987500           18972 1c0009c4 40565593 srai             x11, x12, 0x405     x11=00000003 x12:00000067
+            18988500           18973 1c0009c8 f265b5b3 p.bclr           x11, x11, 25, 6     x11=00000003 x11:00000003
+            18989500           18974 1c0009cc f4563633 p.bclr           x12, x12, 26, 5     x12=00000007 x12:00000067
+            18990500           18975 1c0009d0 33c50513 addi             x10, x10, 828       x10=1c00233c x10:1c002000
+            18991500           18976 1c0009d4 63d0006f jal              x0, 3644           
+            19020500           19005 1c001810 fc010113 addi             x2, x2, -64          x2=10cfffc0  x2:10d00000
+            19021500           19006 1c001812 02b12223 sw               x11, 36(x2)         x11:00000003  x2:10cfffc0  PA:10cfffe4
+            19028500           19013 1c001814 1c0015b7 lui              x11, 0x1c001000     x11=1c001000
+            19029500           19014 1c001818 02c12423 sw               x12, 40(x2)         x12:00000007  x2:10cfffc0  PA:10cfffe8
+            19030500           19015 1c00181a 02d12623 sw               x13, 44(x2)         x13:00000000  x2:10cfffc0  PA:10cfffec
+            19031500           19016 1c00181c 00a00633 add              x12, x0, x10        x12=1c00233c x10:1c00233c
+            19032500           19017 1c00181e 02410693 addi             x13, x2, 36         x13=10cfffe4  x2:10cfffc0
+            19045500           19030 1c001820 00000513 addi             x10, x0, 0          x10=00000000
+            19046500           19031 1c001822 77658593 addi             x11, x11, 1910      x11=1c001776 x11:1c001000
+            19047500           19032 1c001826 00112e23 sw               x1, 28(x2)           x1:1c00220c  x2:10cfffc0  PA:10cfffdc
+            19053500           19038 1c001828 02e12823 sw               x14, 48(x2)         x14:00000000  x2:10cfffc0  PA:10cffff0
+            19054500           19039 1c00182a 02f12a23 sw               x15, 52(x2)         x15:00000000  x2:10cfffc0  PA:10cffff4
+            19055500           19040 1c00182c 03012c23 sw               x16, 56(x2)         x16:00000000  x2:10cfffc0  PA:10cffff8
+            19056500           19041 1c00182e 03112e23 sw               x17, 60(x2)         x17:00000000  x2:10cfffc0  PA:10cffffc
+            19072500           19057 1c001830 00d12623 sw               x13, 12(x2)         x13:10cfffe4  x2:10cfffc0  PA:10cfffcc
+            19077500           19062 1c001832 33e000ef jal              x1, 830              x1=1c001834
+            19092500           19077 1c001b70 fa010113 addi             x2, x2, -96          x2=10cfff60  x2:10cfffc0
+            19093500           19078 1c001b72 01810793 addi             x15, x2, 24         x15=10cfff78  x2:10cfff60
+            19094500           19079 1c001b74 04812c23 sw               x8, 88(x2)           x8:00000000  x2:10cfff60  PA:10cfffb8
+            19100500           19085 1c001b76 05212823 sw               x18, 80(x2)         x18:1b204000  x2:10cfff60  PA:10cfffb0
+            19101500           19086 1c001b78 05312623 sw               x19, 76(x2)         x19:00000007  x2:10cfff60  PA:10cfffac
+            19102500           19087 1c001b7a 05412423 sw               x20, 72(x2)         x20:1c00220c  x2:10cfff60  PA:10cfffa8
+            19103500           19088 1c001b7c 05512223 sw               x21, 68(x2)         x21:1c002210  x2:10cfff60  PA:10cfffa4
+            19104500           19089 1c001b7e 05612023 sw               x22, 64(x2)         x22:00000000  x2:10cfff60  PA:10cfffa0
+            19115500           19100 1c001b80 03712e23 sw               x23, 60(x2)         x23:00000000  x2:10cfff60  PA:10cfff9c
+            19117500           19102 1c001b82 04112e23 sw               x1, 92(x2)           x1:1c001834  x2:10cfff60  PA:10cfffbc
+            19118500           19103 1c001b84 04912a23 sw               x9, 84(x2)           x9:00000000  x2:10cfff60  PA:10cfffb4
+            19119500           19104 1c001b86 03812c23 sw               x24, 56(x2)         x24:00000000  x2:10cfff60  PA:10cfff98
+            19120500           19105 1c001b88 03912a23 sw               x25, 52(x2)         x25:00000000  x2:10cfff60  PA:10cfff94
+            19121500           19106 1c001b8a 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            19122500           19107 1c001b8c 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            19123500           19108 1c001b8e 00d00433 add              x8, x0, x13          x8=10cfffe4 x13:10cfffe4
+            19138500           19123 1c001b90 00f12a23 sw               x15, 20(x2)         x15:10cfff78  x2:10cfff60  PA:10cfff74
+            19145500           19130 1c001b92 02500a13 addi             x20, x0, 37         x20=00000025
+            19146500           19131 1c001b96 02d00b93 addi             x23, x0, 45         x23=0000002d
+            19147500           19132 1c001b9a 00100a93 addi             x21, x0, 1          x21=00000001
+            19148500           19133 1c001b9c 00500b13 addi             x22, x0, 5          x22=00000005
+            19159500           19144 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000048 x12:1c00233c  PA:1c00233c
+            19209500           19194 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233d x12:1c00233c
+            19210500           19195 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000048
+            19226500           19211 1c001bc2 01458563 beq              x11, x20, 10        x11:00000048 x20:00000025
+            19227500           19212 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19228500           19213 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19255500           19240 1c001776 00b00533 add              x10, x0, x11        x10=00000048 x11:00000048
+            19256500           19241 1c001778 fddff06f jal              x0, -36            
+            19279500           19264 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19280500           19265 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19281500           19266 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19301500           19286 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19302500           19287 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19303500           19288 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19304500           19289 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19305500           19290 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19306500           19291 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19307500           19292 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000048 x14:1a104000  PA:1a1041b8
+            19311500           19296 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19312500           19297 1c001bca 16a0006f jal              x0, 362            
+            19331500           19316 1c001d34 00900633 add              x12, x0, x9         x12=1c00233d  x9:1c00233d
+            19332500           19317 1c001d36 e69ff06f jal              x0, -408           
+            19335500           19320 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c00233d  PA:1c00233d
+            19389500           19374 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233e x12:1c00233d
+            19390500           19375 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19393500           19378 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19394500           19379 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19395500           19380 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19397500           19382 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19398500           19383 1c001778 fddff06f jal              x0, -36            
+            19400500           19385 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19401500           19386 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19402500           19387 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19403500           19388 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19404500           19389 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19405500           19390 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19406500           19391 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19407500           19392 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19408500           19393 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19409500           19394 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041b8
+            19413500           19398 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19414500           19399 1c001bca 16a0006f jal              x0, 362            
+            19416500           19401 1c001d34 00900633 add              x12, x0, x9         x12=1c00233e  x9:1c00233e
+            19417500           19402 1c001d36 e69ff06f jal              x0, -408           
+            19420500           19405 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000079 x12:1c00233e  PA:1c00233e
+            19444500           19429 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00233f x12:1c00233e
+            19445500           19430 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000079
+            19448500           19433 1c001bc2 01458563 beq              x11, x20, 10        x11:00000079 x20:00000025
+            19449500           19434 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19450500           19435 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19452500           19437 1c001776 00b00533 add              x10, x0, x11        x10=00000079 x11:00000079
+            19453500           19438 1c001778 fddff06f jal              x0, -36            
+            19455500           19440 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19456500           19441 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19457500           19442 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19458500           19443 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19459500           19444 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19460500           19445 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19461500           19446 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19462500           19447 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19463500           19448 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19464500           19449 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000079 x14:1a104000  PA:1a1041b8
+            19468500           19453 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19469500           19454 1c001bca 16a0006f jal              x0, 362            
+            19471500           19456 1c001d34 00900633 add              x12, x0, x9         x12=1c00233f  x9:1c00233f
+            19472500           19457 1c001d36 e69ff06f jal              x0, -408           
+            19475500           19460 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00233f  PA:1c00233f
+            19507500           19492 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002340 x12:1c00233f
+            19508500           19493 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            19511500           19496 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            19512500           19497 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19513500           19498 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19515500           19500 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            19516500           19501 1c001778 fddff06f jal              x0, -36            
+            19518500           19503 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19519500           19504 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19520500           19505 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19521500           19506 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19522500           19507 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19523500           19508 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19524500           19509 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19525500           19510 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19526500           19511 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19527500           19512 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041b8
+            19531500           19516 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19532500           19517 1c001bca 16a0006f jal              x0, 362            
+            19534500           19519 1c001d34 00900633 add              x12, x0, x9         x12=1c002340  x9:1c002340
+            19535500           19520 1c001d36 e69ff06f jal              x0, -408           
+            19538500           19523 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002340  PA:1c002340
+            19557500           19542 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002341 x12:1c002340
+            19558500           19543 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19561500           19546 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19562500           19547 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19563500           19548 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19565500           19550 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19566500           19551 1c001778 fddff06f jal              x0, -36            
+            19568500           19553 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19569500           19554 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19570500           19555 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19571500           19556 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19572500           19557 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19573500           19558 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19574500           19559 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19575500           19560 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19576500           19561 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19577500           19562 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b8
+            19581500           19566 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19582500           19567 1c001bca 16a0006f jal              x0, 362            
+            19584500           19569 1c001d34 00900633 add              x12, x0, x9         x12=1c002341  x9:1c002341
+            19585500           19570 1c001d36 e69ff06f jal              x0, -408           
+            19588500           19573 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000049 x12:1c002341  PA:1c002341
+            19611500           19596 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002342 x12:1c002341
+            19612500           19597 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000049
+            19615500           19600 1c001bc2 01458563 beq              x11, x20, 10        x11:00000049 x20:00000025
+            19616500           19601 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19617500           19602 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19619500           19604 1c001776 00b00533 add              x10, x0, x11        x10=00000049 x11:00000049
+            19620500           19605 1c001778 fddff06f jal              x0, -36            
+            19622500           19607 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19623500           19608 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19624500           19609 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19625500           19610 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19626500           19611 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19627500           19612 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19628500           19613 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19629500           19614 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19630500           19615 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19631500           19616 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000049 x14:1a104000  PA:1a1041b8
+            19635500           19620 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19636500           19621 1c001bca 16a0006f jal              x0, 362            
+            19638500           19623 1c001d34 00900633 add              x12, x0, x9         x12=1c002342  x9:1c002342
+            19639500           19624 1c001d36 e69ff06f jal              x0, -408           
+            19642500           19627 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000027 x12:1c002342  PA:1c002342
+            19657500           19642 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002343 x12:1c002342
+            19658500           19643 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000027
+            19661500           19646 1c001bc2 01458563 beq              x11, x20, 10        x11:00000027 x20:00000025
+            19662500           19647 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19663500           19648 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19665500           19650 1c001776 00b00533 add              x10, x0, x11        x10=00000027 x11:00000027
+            19666500           19651 1c001778 fddff06f jal              x0, -36            
+            19668500           19653 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19669500           19654 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19670500           19655 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19671500           19656 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19672500           19657 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19673500           19658 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19674500           19659 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19675500           19660 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19676500           19661 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19677500           19662 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000027 x14:1a104000  PA:1a1041b8
+            19681500           19666 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19682500           19667 1c001bca 16a0006f jal              x0, 362            
+            19684500           19669 1c001d34 00900633 add              x12, x0, x9         x12=1c002343  x9:1c002343
+            19685500           19670 1c001d36 e69ff06f jal              x0, -408           
+            19688500           19673 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006d x12:1c002343  PA:1c002343
+            19704500           19689 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002344 x12:1c002343
+            19705500           19690 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006d
+            19708500           19693 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006d x20:00000025
+            19709500           19694 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19710500           19695 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19712500           19697 1c001776 00b00533 add              x10, x0, x11        x10=0000006d x11:0000006d
+            19713500           19698 1c001778 fddff06f jal              x0, -36            
+            19715500           19700 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19716500           19701 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19717500           19702 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19718500           19703 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19719500           19704 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19720500           19705 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19721500           19706 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19722500           19707 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19723500           19708 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19724500           19709 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006d x14:1a104000  PA:1a1041b8
+            19728500           19713 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19729500           19714 1c001bca 16a0006f jal              x0, 362            
+            19731500           19716 1c001d34 00900633 add              x12, x0, x9         x12=1c002344  x9:1c002344
+            19732500           19717 1c001d36 e69ff06f jal              x0, -408           
+            19735500           19720 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002344  PA:1c002344
+            19750500           19735 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002345 x12:1c002344
+            19751500           19736 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19754500           19739 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19755500           19740 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19756500           19741 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19758500           19743 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19759500           19744 1c001778 fddff06f jal              x0, -36            
+            19761500           19746 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19762500           19747 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19763500           19748 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19764500           19749 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19765500           19750 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19766500           19751 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19767500           19752 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19768500           19753 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19769500           19754 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19770500           19755 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b8
+            19774500           19759 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19775500           19760 1c001bca 16a0006f jal              x0, 362            
+            19777500           19762 1c001d34 00900633 add              x12, x0, x9         x12=1c002345  x9:1c002345
+            19778500           19763 1c001d36 e69ff06f jal              x0, -408           
+            19781500           19766 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000063 x12:1c002345  PA:1c002345
+            19795500           19780 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002346 x12:1c002345
+            19796500           19781 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000063
+            19799500           19784 1c001bc2 01458563 beq              x11, x20, 10        x11:00000063 x20:00000025
+            19800500           19785 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19801500           19786 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19803500           19788 1c001776 00b00533 add              x10, x0, x11        x10=00000063 x11:00000063
+            19804500           19789 1c001778 fddff06f jal              x0, -36            
+            19806500           19791 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19807500           19792 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19808500           19793 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19809500           19794 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19810500           19795 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19811500           19796 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19812500           19797 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19813500           19798 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19814500           19799 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19815500           19800 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000063 x14:1a104000  PA:1a1041b8
+            19819500           19804 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19820500           19805 1c001bca 16a0006f jal              x0, 362            
+            19822500           19807 1c001d34 00900633 add              x12, x0, x9         x12=1c002346  x9:1c002346
+            19823500           19808 1c001d36 e69ff06f jal              x0, -408           
+            19826500           19811 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000006f x12:1c002346  PA:1c002346
+            19841500           19826 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002347 x12:1c002346
+            19842500           19827 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000006f
+            19845500           19830 1c001bc2 01458563 beq              x11, x20, 10        x11:0000006f x20:00000025
+            19846500           19831 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19847500           19832 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19849500           19834 1c001776 00b00533 add              x10, x0, x11        x10=0000006f x11:0000006f
+            19850500           19835 1c001778 fddff06f jal              x0, -36            
+            19852500           19837 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19853500           19838 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19854500           19839 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19855500           19840 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19856500           19841 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19857500           19842 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19858500           19843 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19859500           19844 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19860500           19845 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19861500           19846 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000006f x14:1a104000  PA:1a1041b8
+            19865500           19850 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19866500           19851 1c001bca 16a0006f jal              x0, 362            
+            19868500           19853 1c001d34 00900633 add              x12, x0, x9         x12=1c002347  x9:1c002347
+            19869500           19854 1c001d36 e69ff06f jal              x0, -408           
+            19872500           19857 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000072 x12:1c002347  PA:1c002347
+            19890500           19875 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002348 x12:1c002347
+            19891500           19876 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000072
+            19894500           19879 1c001bc2 01458563 beq              x11, x20, 10        x11:00000072 x20:00000025
+            19895500           19880 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19896500           19881 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19898500           19883 1c001776 00b00533 add              x10, x0, x11        x10=00000072 x11:00000072
+            19899500           19884 1c001778 fddff06f jal              x0, -36            
+            19901500           19886 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19902500           19887 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19903500           19888 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19904500           19889 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19905500           19890 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19906500           19891 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19907500           19892 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19908500           19893 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19909500           19894 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19910500           19895 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000072 x14:1a104000  PA:1a1041b8
+            19914500           19899 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19915500           19900 1c001bca 16a0006f jal              x0, 362            
+            19917500           19902 1c001d34 00900633 add              x12, x0, x9         x12=1c002348  x9:1c002348
+            19918500           19903 1c001d36 e69ff06f jal              x0, -408           
+            19921500           19906 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000065 x12:1c002348  PA:1c002348
+            19942500           19927 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002349 x12:1c002348
+            19943500           19928 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000065
+            19946500           19931 1c001bc2 01458563 beq              x11, x20, 10        x11:00000065 x20:00000025
+            19947500           19932 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19948500           19933 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19950500           19935 1c001776 00b00533 add              x10, x0, x11        x10=00000065 x11:00000065
+            19951500           19936 1c001778 fddff06f jal              x0, -36            
+            19953500           19938 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            19954500           19939 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            19955500           19940 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            19956500           19941 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            19957500           19942 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            19958500           19943 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            19959500           19944 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            19960500           19945 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            19961500           19946 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            19962500           19947 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000065 x14:1a104000  PA:1a1041b8
+            19966500           19951 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            19967500           19952 1c001bca 16a0006f jal              x0, 362            
+            19969500           19954 1c001d34 00900633 add              x12, x0, x9         x12=1c002349  x9:1c002349
+            19970500           19955 1c001d36 e69ff06f jal              x0, -408           
+            19973500           19958 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c002349  PA:1c002349
+            19988500           19973 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234a x12:1c002349
+            19989500           19974 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            19992500           19977 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            19993500           19978 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            19994500           19979 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            19996500           19981 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            19997500           19982 1c001778 fddff06f jal              x0, -36            
+            19999500           19984 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20000500           19985 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            20001500           19986 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20002500           19987 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            20003500           19988 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            20004500           19989 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            20005500           19990 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            20006500           19991 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            20007500           19992 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20008500           19993 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b8
+            20012500           19997 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20013500           19998 1c001bca 16a0006f jal              x0, 362            
+            20015500           20000 1c001d34 00900633 add              x12, x0, x9         x12=1c00234a  x9:1c00234a
+            20016500           20001 1c001d36 e69ff06f jal              x0, -408           
+            20019500           20004 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000028 x12:1c00234a  PA:1c00234a
+            20033500           20018 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234b x12:1c00234a
+            20034500           20019 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000028
+            20037500           20022 1c001bc2 01458563 beq              x11, x20, 10        x11:00000028 x20:00000025
+            20038500           20023 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20039500           20024 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            20041500           20026 1c001776 00b00533 add              x10, x0, x11        x10=00000028 x11:00000028
+            20042500           20027 1c001778 fddff06f jal              x0, -36            
+            20044500           20029 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            20045500           20030 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            20046500           20031 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            20047500           20032 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            20048500           20033 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            20049500           20034 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            20050500           20035 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            20051500           20036 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            20052500           20037 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            20053500           20038 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000028 x14:1a104000  PA:1a1041b8
+            20057500           20042 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            20058500           20043 1c001bca 16a0006f jal              x0, 362            
+            20060500           20045 1c001d34 00900633 add              x12, x0, x9         x12=1c00234b  x9:1c00234b
+            20061500           20046 1c001d36 e69ff06f jal              x0, -408           
+            20064500           20049 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234b  PA:1c00234b
+            20078500           20063 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234c x12:1c00234b
+            20079500           20064 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            20082500           20067 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            20085500           20070 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xx  x2:10cfff60  PA:10cfff64
+            20086500           20071 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfff60  PA:10cfff68
+            20087500           20072 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfff60  PA:10cfff6c
+            20088500           20073 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xx
+            20089500           20074 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            20107500           20092 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            20108500           20093 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfff60  PA:10cfff64
+            20109500           20094 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            20110500           20095 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            20111500           20096 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            20112500           20097 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            20113500           20098 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            20114500           20099 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            20115500           20100 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            20116500           20101 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c00234c  PA:1c00234c
+            20150500           20135 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c00234d  x9:1c00234c
+            20151500           20136 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            20158500           20143 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            20159500           20144 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            20160500           20145 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            20180500           20165 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            20199500           20184 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            20202500           20187 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            20220500           20205 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            20239500           20224 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            20240500           20225 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            20241500           20226 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            20260500           20245 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            20278500           20263 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            20297500           20282 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            20298500           20283 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            20336500           20321 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            20354500           20339 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            20373500           20358 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            20374500           20359 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            20408500           20393 1c001f3e 018004b3 add              x9, x0, x24          x9=1c00234d x24:1c00234d
+            20427500           20412 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            20428500           20413 1c001f42 e09ff06f jal              x0, -504           
+            20446500           20431 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            20447500           20432 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfff60  PA:10cfff70
+            20464500           20449 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            20483500           20468 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfffe8  x8:10cfffe4
+            20484500           20469 1c001e38 00042503 lw               x10, 0(x8)          x10=00000003  x8:10cfffe4  PA:10cfffe4
+            20488500           20473 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            20519500           20504 1c001e54 00055863 bge              x10, x0, 16         x10:00000003
+            20538500           20523 1c001e64 00410593 addi             x11, x2, 4          x11=10cfff64  x2:10cfff60
+            20539500           20524 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            20557500           20542 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfff78 x11:10cfff64  PA:10cfff74
+            20574500           20559 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfff64  PA:10cfff70
+            20581500           20566 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            20582500           20567 1c001a04 02f55633 divu             x12, x10, x15       x12=00000003 x10:00000003 x15:00000001
+            20616500           20601 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000003 x14:0000000a
+            20617500           20602 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            20618500           20603 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            20619500           20604 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            20622500           20607 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfff64  PA:10cfff70
+            20634500           20619 1c001a20 02f55833 divu             x16, x10, x15       x16=00000003 x10:00000003 x15:00000001
+            20668500           20653 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000003 x15:00000001
+            20702500           20687 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            20733500           20718 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            20734500           20719 1c001a2e 01004663 blt              x0, x16, 12         x16:00000003
+            20737500           20722 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            20758500           20743 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000003
+            20780500           20765 1c001a56 01070733 add              x14, x14, x16       x14=00000033 x14:00000030 x16:00000003
+            20781500           20766 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000033 x13:10cfff78  PA:10cfff78
+            20788500           20773 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            20789500           20774 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfff79 x13:10cfff78
+            20800500           20785 1c001a60 fb1ff06f jal              x0, -80            
+            20802500           20787 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            20803500           20788 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfff79  PA:10cfff79
+            20809500           20794 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            20810500           20795 1c001e68 f17ff06f jal              x0, -234           
+            20825500           20810 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfff64  x2:10cfff60
+            20842500           20827 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            20843500           20828 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            20844500           20829 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            20846500           20831 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfff40  x2:10cfff60
+            20847500           20832 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfffe4  x2:10cfff40  PA:10cfff58
+            20848500           20833 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfff78 x12:10cfff64  PA:10cfff74
+            20849500           20834 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfff64  PA:10cfff68
+            20850500           20835 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c00234d  x2:10cfff40  PA:10cfff54
+            20851500           20836 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfff40  PA:10cfff50
+            20852500           20837 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfff40  PA:10cfff4c
+            20868500           20853 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfff40  PA:10cfff5c
+            20872500           20857 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfff40  PA:10cfff48
+            20873500           20858 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            20874500           20859 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            20875500           20860 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfff64 x12:10cfff64
+            20876500           20861 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000033 x15=10cfff79 x15:10cfff78  PA:10cfff78
+            20878500           20863 1c001a7e 00070363 beq              x14, x0, 6          x14:00000033
+            20892500           20877 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            20893500           20878 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfff64  PA:10cfff6c
+            20899500           20884 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            20902500           20887 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            20915500           20900 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            20916500           20901 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            20935500           20920 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            20936500           20921 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            20937500           20922 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            20957500           20942 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            20958500           20943 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            20975500           20960 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            20976500           20961 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            20977500           20962 1c001b36 f71ff06f jal              x0, -144           
+            20979500           20964 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfff64  PA:10cfff6c
+            20986500           20971 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            20999500           20984 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21006500           20991 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21007500           20992 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21021500           21006 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21038500           21023 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21039500           21024 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21040500           21025 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21041500           21026 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfff78  x9:10cfff64  PA:10cfff74
+            21048500           21033 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000033 x20=10cfff79 x20:10cfff78  PA:10cfff78
+            21062500           21047 1c001af0 06059763 bne              x11, x0, 110        x11:00000033
+            21081500           21066 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21101500           21086 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21103500           21088 1c001776 00b00533 add              x10, x0, x11        x10=00000033 x11:00000033
+            21104500           21089 1c001778 fddff06f jal              x0, -36            
+            21106500           21091 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21107500           21092 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21108500           21093 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21109500           21094 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21110500           21095 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21111500           21096 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21112500           21097 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21113500           21098 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21114500           21099 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21115500           21100 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000033 x14:1a104000  PA:1a1041b8
+            21119500           21104 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21120500           21105 1c001b62 f8bff06f jal              x0, -118           
+            21122500           21107 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfff7a x20:10cfff79  PA:10cfff79
+            21129500           21114 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21130500           21115 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21132500           21117 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21133500           21118 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21155500           21140 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfff40  PA:10cfff5c
+            21162500           21147 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfffe4  x2:10cfff40  PA:10cfff58
+            21163500           21148 1c001b04 01412483 lw               x9, 20(x2)           x9=1c00234d  x2:10cfff40  PA:10cfff54
+            21164500           21149 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfff40  PA:10cfff50
+            21165500           21150 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfff40  PA:10cfff4c
+            21166500           21151 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfff40  PA:10cfff48
+            21167500           21152 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfff60  x2:10cfff40
+            21168500           21153 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21179500           21164 1c001d86 01800433 add              x8, x0, x24          x8=10cfffe8 x24:10cfffe8
+            21180500           21165 1c001d88 fadff06f jal              x0, -84            
+            21182500           21167 1c001d34 00900633 add              x12, x0, x9         x12=1c00234d  x9:1c00234d
+            21183500           21168 1c001d36 e69ff06f jal              x0, -408           
+            21186500           21171 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000002c x12:1c00234d  PA:1c00234d
+            21223500           21208 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234e x12:1c00234d
+            21224500           21209 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000002c
+            21227500           21212 1c001bc2 01458563 beq              x11, x20, 10        x11:0000002c x20:00000025
+            21228500           21213 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21229500           21214 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21231500           21216 1c001776 00b00533 add              x10, x0, x11        x10=0000002c x11:0000002c
+            21232500           21217 1c001778 fddff06f jal              x0, -36            
+            21234500           21219 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21235500           21220 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21236500           21221 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21237500           21222 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21238500           21223 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21239500           21224 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21240500           21225 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21241500           21226 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21242500           21227 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21243500           21228 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000002c x14:1a104000  PA:1a1041b8
+            21247500           21232 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21248500           21233 1c001bca 16a0006f jal              x0, 362            
+            21250500           21235 1c001d34 00900633 add              x12, x0, x9         x12=1c00234e  x9:1c00234e
+            21251500           21236 1c001d36 e69ff06f jal              x0, -408           
+            21254500           21239 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000020 x12:1c00234e  PA:1c00234e
+            21269500           21254 1c001ba2 00160493 addi             x9, x12, 1           x9=1c00234f x12:1c00234e
+            21270500           21255 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000020
+            21273500           21258 1c001bc2 01458563 beq              x11, x20, 10        x11:00000020 x20:00000025
+            21274500           21259 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21275500           21260 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21277500           21262 1c001776 00b00533 add              x10, x0, x11        x10=00000020 x11:00000020
+            21278500           21263 1c001778 fddff06f jal              x0, -36            
+            21280500           21265 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21281500           21266 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21282500           21267 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21283500           21268 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21284500           21269 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21285500           21270 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21286500           21271 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21287500           21272 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21288500           21273 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21289500           21274 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000020 x14:1a104000  PA:1a1041b8
+            21293500           21278 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21294500           21279 1c001bca 16a0006f jal              x0, 362            
+            21296500           21281 1c001d34 00900633 add              x12, x0, x9         x12=1c00234f  x9:1c00234f
+            21297500           21282 1c001d36 e69ff06f jal              x0, -408           
+            21300500           21285 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000025 x12:1c00234f  PA:1c00234f
+            21316500           21301 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002350 x12:1c00234f
+            21317500           21302 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000025
+            21320500           21305 1c001bc2 01458563 beq              x11, x20, 10        x11:00000025 x20:00000025
+            21323500           21308 1c001bcc 00414783 lbu              x15, 4(x2)          x15=000000xX  x2:10cfff60  PA:10cfff64
+            21324500           21309 1c001bd0 00012423 sw               x0, 8(x2)            x2:10cfff60  PA:10cfff68
+            21325500           21310 1c001bd2 00010623 sb               x0, 12(x2)           x2:10cfff60  PA:10cfff6c
+            21326500           21311 1c001bd6 c00027b3 p.insert         x15, x0, 0, 0       x15=000000xX x15:000000xX
+            21327500           21312 1c001bda c01027b3 p.insert         x15, x0, 0, 1       x15=000000xX x15:000000xX
+            21328500           21313 1c001bde c03027b3 p.insert         x15, x0, 0, 3       x15=000000xX x15:000000xX
+            21329500           21314 1c001be2 00f10223 sb               x15, 4(x2)          x15:000000xX  x2:10cfff60  PA:10cfff64
+            21330500           21315 1c001be6 00000713 addi             x14, x0, 0          x14=00000000
+            21331500           21316 1c001be8 00000613 addi             x12, x0, 0          x12=00000000
+            21332500           21317 1c001bea 00000693 addi             x13, x0, 0          x13=00000000
+            21333500           21318 1c001bec 00000513 addi             x10, x0, 0          x10=00000000
+            21334500           21319 1c001bee 00000593 addi             x11, x0, 0          x11=00000000
+            21335500           21320 1c001bf0 03000813 addi             x16, x0, 48         x16=00000030
+            21336500           21321 1c001bf4 02300893 addi             x17, x0, 35         x17=00000023
+            21337500           21322 1c001bf8 0004c783 lbu              x15, 0(x9)          x15=00000069  x9:1c002350  PA:1c002350
+            21352500           21337 1c001bfc 00148c13 addi             x24, x9, 1          x24=1c002351  x9:1c002350
+            21353500           21338 1c001c00 04079163 bne              x15, x0, 66         x15:00000069
+            21356500           21341 1c001c42 01778c63 beq              x15, x23, 24        x15:00000069 x23:0000002d
+            21357500           21342 1c001c46 01078663 beq              x15, x16, 12        x15:00000069 x16:00000030
+            21358500           21343 1c001c4a fb179ce3 bne              x15, x17, -72       x15:00000069 x17:00000023
+            21361500           21346 1c001c02 00050763 beq              x10, x0, 14         x10:00000000
+            21364500           21349 1c001c10 00060763 beq              x12, x0, 14         x12:00000000
+            21367500           21352 1c001c1e 00070763 beq              x14, x0, 14         x14:00000000
+            21370500           21355 1c001c2c fd078713 addi             x14, x15, -48       x14=00000039 x15:00000069
+            21371500           21356 1c001c30 0ff77713 andi             x14, x14, 255       x14=00000039 x14:00000039
+            21372500           21357 1c001c34 00900693 addi             x13, x0, 9          x13=00000009
+            21373500           21358 1c001c36 04e6eb63 bltu             x13, x14, 86        x13:00000009 x14:00000039
+            21376500           21361 1c001c8c 02e00713 addi             x14, x0, 46         x14=0000002e
+            21377500           21362 1c001c90 02e79163 bne              x15, x14, 34        x15:00000069 x14:0000002e
+            21380500           21365 1c001cb2 07a00713 addi             x14, x0, 122        x14=0000007a
+            21381500           21366 1c001cb6 04e79263 bne              x15, x14, 68        x15:00000069 x14:0000007a
+            21384500           21369 1c001cfa 06c00713 addi             x14, x0, 108        x14=0000006c
+            21386500           21371 1c001cfe 20e79463 bne              x15, x14, 520       x15:00000069 x14:0000006c
+            21389500           21374 1c001f06 06900713 addi             x14, x0, 105        x14=00000069
+            21390500           21375 1c001f0a 02e78a63 beq              x15, x14, 52        x15:00000069 x14:00000069
+            21393500           21378 1c001f3e 018004b3 add              x9, x0, x24          x9=1c002351 x24:1c002351
+            21394500           21379 1c001f40 00000793 addi             x15, x0, 0          x15=00000000
+            21395500           21380 1c001f42 e09ff06f jal              x0, -504           
+            21397500           21382 1c001d4a 00a00713 addi             x14, x0, 10         x14=0000000a
+            21398500           21383 1c001d4c 00e12823 sw               x14, 16(x2)         x14:0000000a  x2:10cfff60  PA:10cfff70
+            21399500           21384 1c001d4e 0e27b363 p.bneimm         x15, 230            x15:00000000
+            21402500           21387 1c001e34 00440c13 addi             x24, x8, 4          x24=10cfffec  x8:10cfffe8
+            21403500           21388 1c001e38 00042503 lw               x10, 0(x8)          x10=00000007  x8:10cfffe8  PA:10cfffe8
+            21404500           21389 1c001e3a 0017bd63 p.bneimm         x15, 26             x15:00000000
+            21407500           21392 1c001e54 00055863 bge              x10, x0, 16         x10:00000007
+            21410500           21395 1c001e64 00410593 addi             x11, x2, 4          x11=10cfff64  x2:10cfff60
+            21411500           21396 1c001e66 b99ff0ef jal              x1, -1128            x1=1c001e68
+            21413500           21398 1c0019fe 0105a683 lw               x13, 16(x11)        x13=10cfff78 x11:10cfff64  PA:10cfff74
+            21414500           21399 1c001a00 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfff64  PA:10cfff70
+            21415500           21400 1c001a02 00100793 addi             x15, x0, 1          x15=00000001
+            21416500           21401 1c001a04 02f55633 divu             x12, x10, x15       x12=00000007 x10:00000007 x15:00000001
+            21450500           21435 1c001a08 00e67863 bgeu             x12, x14, 16        x12:00000007 x14:0000000a
+            21451500           21436 1c001a0c 00000613 addi             x12, x0, 0          x12=00000000
+            21452500           21437 1c001a0e 00900313 addi             x6, x0, 9            x6=00000009
+            21453500           21438 1c001a10 00079763 bne              x15, x0, 14         x15:00000001
+            21456500           21441 1c001a1e 00c5a703 lw               x14, 12(x11)        x14=0000000a x11:10cfff64  PA:10cfff70
+            21457500           21442 1c001a20 02f55833 divu             x16, x10, x15       x16=00000007 x10:00000007 x15:00000001
+            21491500           21476 1c001a24 02f57533 remu             x10, x10, x15       x10=00000000 x10:00000007 x15:00000001
+            21525500           21510 1c001a28 02e7d7b3 divu             x15, x15, x14       x15=00000000 x15:00000001 x14:0000000a
+            21556500           21541 1c001a2c 00061763 bne              x12, x0, 14         x12:00000000
+            21557500           21542 1c001a2e 01004663 blt              x0, x16, 12         x16:00000007
+            21560500           21545 1c001a3a 03000713 addi             x14, x0, 48         x14=00000030
+            21562500           21547 1c001a3e 01035c63 bge              x6, x16, 24          x6:00000009 x16:00000007
+            21565500           21550 1c001a56 01070733 add              x14, x14, x16       x14=00000037 x14:00000030 x16:00000007
+            21566500           21551 1c001a58 00e68023 sb               x14, 0(x13)         x14:00000037 x13:10cfff78  PA:10cfff78
+            21568500           21553 1c001a5c 00160613 addi             x12, x12, 1         x12=00000001 x12:00000000
+            21569500           21554 1c001a5e 00168693 addi             x13, x13, 1         x13=10cfff79 x13:10cfff78
+            21570500           21555 1c001a60 fb1ff06f jal              x0, -80            
+            21572500           21557 1c001a10 00079763 bne              x15, x0, 14         x15:00000000
+            21573500           21558 1c001a12 00068023 sb               x0, 0(x13)          x13:10cfff79  PA:10cfff79
+            21574500           21559 1c001a16 00008067 jalr             x0, x1, 0            x1:1c001e68
+            21576500           21561 1c001e68 f17ff06f jal              x0, -234           
+            21578500           21563 1c001d7e 00410613 addi             x12, x2, 4          x12=10cfff64  x2:10cfff60
+            21579500           21564 1c001d80 013005b3 add              x11, x0, x19        x11=1c001776 x19:1c001776
+            21580500           21565 1c001d82 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21581500           21566 1c001d84 cdfff0ef jal              x1, -802             x1=1c001d86
+            21583500           21568 1c001a62 fe010113 addi             x2, x2, -32          x2=10cfff40  x2:10cfff60
+            21584500           21569 1c001a64 00812c23 sw               x8, 24(x2)           x8:10cfffe8  x2:10cfff40  PA:10cfff58
+            21586500           21571 1c001a66 01062783 lw               x15, 16(x12)        x15=10cfff78 x12:10cfff64  PA:10cfff74
+            21587500           21572 1c001a68 00462403 lw               x8, 4(x12)           x8=00000000 x12:10cfff64  PA:10cfff68
+            21588500           21573 1c001a6a 00912a23 sw               x9, 20(x2)           x9:1c002351  x2:10cfff40  PA:10cfff54
+            21589500           21574 1c001a6c 01212823 sw               x18, 16(x2)         x18:00000000  x2:10cfff40  PA:10cfff50
+            21590500           21575 1c001a6e 01312623 sw               x19, 12(x2)         x19:1c001776  x2:10cfff40  PA:10cfff4c
+            21591500           21576 1c001a70 00112e23 sw               x1, 28(x2)           x1:1c001d86  x2:10cfff40  PA:10cfff5c
+            21592500           21577 1c001a72 01412423 sw               x20, 8(x2)          x20:00000025  x2:10cfff40  PA:10cfff48
+            21593500           21578 1c001a74 00a00933 add              x18, x0, x10        x18=00000000 x10:00000000
+            21594500           21579 1c001a76 00b009b3 add              x19, x0, x11        x19=1c001776 x11:1c001776
+            21595500           21580 1c001a78 00c004b3 add              x9, x0, x12          x9=10cfff64 x12:10cfff64
+            21596500           21581 1c001a7a 0017c70b p.lbu            x14, 1(x15!)        x14=00000037 x15=10cfff79 x15:10cfff78  PA:10cfff78
+            21598500           21583 1c001a7e 00070363 beq              x14, x0, 6          x14:00000037
+            21599500           21584 1c001a80 08804863 blt              x0, x8, 144          x8:00000000
+            21600500           21585 1c001a84 0084c783 lbu              x15, 8(x9)          x15=00000000  x9:10cfff64  PA:10cfff6c
+            21602500           21587 1c001a88 00078263 beq              x15, x0, 4          x15:00000000
+            21605500           21590 1c001a8c 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21607500           21592 1c001a90 0027f713 andi             x14, x15, 2         x14=00000000 x15:000000xX
+            21608500           21593 1c001a94 00070663 beq              x14, x0, 12         x14:00000000
+            21611500           21596 1c001aa0 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21612500           21597 1c001aa2 00800a33 add              x20, x0, x8         x20=00000000  x8:00000000
+            21613500           21598 1c001aa4 08078163 beq              x15, x0, 130        x15:00000000
+            21616500           21601 1c001b26 ff404be3 blt              x0, x20, -10        x20:00000000
+            21617500           21602 1c001b2a fff40793 addi             x15, x8, -1         x15=ffffffff  x8:00000000
+            21618500           21603 1c001b2e 04046433 p.max            x8, x8, x0           x8=00000000  x8:00000000
+            21619500           21604 1c001b32 40878433 sub              x8, x15, x8          x8=ffffffff x15:ffffffff  x8:00000000
+            21620500           21605 1c001b36 f71ff06f jal              x0, -144           
+            21622500           21607 1c001aa6 0084c583 lbu              x11, 8(x9)          x11=00000000  x9:10cfff64  PA:10cfff6c
+            21624500           21609 1c001aaa 00058363 beq              x11, x0, 6          x11:00000000
+            21627500           21612 1c001ab0 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21629500           21614 1c001ab4 0027f793 andi             x15, x15, 2         x15=00000000 x15:000000xX
+            21630500           21615 1c001ab6 02078363 beq              x15, x0, 38         x15:00000000
+            21633500           21618 1c001adc 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21634500           21619 1c001ae0 00800a33 add              x20, x0, x8         x20=ffffffff  x8:ffffffff
+            21635500           21620 1c001ae2 fc17b7b3 p.bclr           x15, x15, 30, 1     x15=00000000 x15:000000xX
+            21636500           21621 1c001ae6 06079363 bne              x15, x0, 102        x15:00000000
+            21637500           21622 1c001ae8 0104aa03 lw               x20, 16(x9)         x20=10cfff78  x9:10cfff64  PA:10cfff74
+            21639500           21624 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000037 x20=10cfff79 x20:10cfff78  PA:10cfff78
+            21641500           21626 1c001af0 06059763 bne              x11, x0, 110        x11:00000037
+            21644500           21629 1c001b5e 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21645500           21630 1c001b60 000980e7 jalr             x1, x19, 0           x1=1c001b62 x19:1c001776
+            21647500           21632 1c001776 00b00533 add              x10, x0, x11        x10=00000037 x11:00000037
+            21648500           21633 1c001778 fddff06f jal              x0, -36            
+            21650500           21635 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21651500           21636 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21652500           21637 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21653500           21638 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21654500           21639 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21655500           21640 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21656500           21641 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21657500           21642 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21658500           21643 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21659500           21644 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000037 x14:1a104000  PA:1a1041b8
+            21663500           21648 1c001774 00008067 jalr             x0, x1, 0            x1:1c001b62
+            21664500           21649 1c001b62 f8bff06f jal              x0, -118           
+            21666500           21651 1c001aec 001a458b p.lbu            x11, 1(x20!)        x11=00000000 x20=10cfff7a x20:10cfff79  PA:10cfff79
+            21668500           21653 1c001af0 06059763 bne              x11, x0, 110        x11:00000000
+            21669500           21654 1c001af2 0004c783 lbu              x15, 0(x9)          x15=000000xX  x9:10cfff64  PA:10cfff64
+            21671500           21656 1c001af6 0097f793 andi             x15, x15, 9         x15=00000000 x15:000000xX
+            21672500           21657 1c001af8 0087b463 p.bneimm         x15, 8              x15:00000000
+            21675500           21660 1c001b00 01c12083 lw               x1, 28(x2)           x1=1c001d86  x2:10cfff40  PA:10cfff5c
+            21676500           21661 1c001b02 01812403 lw               x8, 24(x2)           x8=10cfffe8  x2:10cfff40  PA:10cfff58
+            21677500           21662 1c001b04 01412483 lw               x9, 20(x2)           x9=1c002351  x2:10cfff40  PA:10cfff54
+            21678500           21663 1c001b06 01012903 lw               x18, 16(x2)         x18=00000000  x2:10cfff40  PA:10cfff50
+            21679500           21664 1c001b08 00c12983 lw               x19, 12(x2)         x19=1c001776  x2:10cfff40  PA:10cfff4c
+            21680500           21665 1c001b0a 00812a03 lw               x20, 8(x2)          x20=00000025  x2:10cfff40  PA:10cfff48
+            21681500           21666 1c001b0c 02010113 addi             x2, x2, 32           x2=10cfff60  x2:10cfff40
+            21682500           21667 1c001b0e 00008067 jalr             x0, x1, 0            x1:1c001d86
+            21684500           21669 1c001d86 01800433 add              x8, x0, x24          x8=10cfffec x24:10cfffec
+            21685500           21670 1c001d88 fadff06f jal              x0, -84            
+            21687500           21672 1c001d34 00900633 add              x12, x0, x9         x12=1c002351  x9:1c002351
+            21688500           21673 1c001d36 e69ff06f jal              x0, -408           
+            21691500           21676 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000029 x12:1c002351  PA:1c002351
+            21705500           21690 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002352 x12:1c002351
+            21706500           21691 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000029
+            21709500           21694 1c001bc2 01458563 beq              x11, x20, 10        x11:00000029 x20:00000025
+            21710500           21695 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21711500           21696 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21713500           21698 1c001776 00b00533 add              x10, x0, x11        x10=00000029 x11:00000029
+            21714500           21699 1c001778 fddff06f jal              x0, -36            
+            21716500           21701 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21717500           21702 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21718500           21703 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21719500           21704 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21720500           21705 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21721500           21706 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21722500           21707 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21723500           21708 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21724500           21709 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21725500           21710 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000029 x14:1a104000  PA:1a1041b8
+            21729500           21714 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21730500           21715 1c001bca 16a0006f jal              x0, 362            
+            21732500           21717 1c001d34 00900633 add              x12, x0, x9         x12=1c002352  x9:1c002352
+            21733500           21718 1c001d36 e69ff06f jal              x0, -408           
+            21736500           21721 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000021 x12:1c002352  PA:1c002352
+            21750500           21735 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002353 x12:1c002352
+            21751500           21736 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000021
+            21754500           21739 1c001bc2 01458563 beq              x11, x20, 10        x11:00000021 x20:00000025
+            21755500           21740 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21756500           21741 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21758500           21743 1c001776 00b00533 add              x10, x0, x11        x10=00000021 x11:00000021
+            21759500           21744 1c001778 fddff06f jal              x0, -36            
+            21761500           21746 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21762500           21747 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21763500           21748 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21764500           21749 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21765500           21750 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21766500           21751 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21767500           21752 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21768500           21753 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21769500           21754 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21770500           21755 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:00000021 x14:1a104000  PA:1a1041b8
+            21774500           21759 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21775500           21760 1c001bca 16a0006f jal              x0, 362            
+            21777500           21762 1c001d34 00900633 add              x12, x0, x9         x12=1c002353  x9:1c002353
+            21778500           21763 1c001d36 e69ff06f jal              x0, -408           
+            21781500           21766 1c001b9e 00064583 lbu              x11, 0(x12)         x11=0000000a x12:1c002353  PA:1c002353
+            21796500           21781 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002354 x12:1c002353
+            21797500           21782 1c001ba6 00059e63 bne              x11, x0, 28         x11:0000000a
+            21800500           21785 1c001bc2 01458563 beq              x11, x20, 10        x11:0000000a x20:00000025
+            21801500           21786 1c001bc6 01200533 add              x10, x0, x18        x10=00000000 x18:00000000
+            21802500           21787 1c001bc8 000980e7 jalr             x1, x19, 0           x1=1c001bca x19:1c001776
+            21804500           21789 1c001776 00b00533 add              x10, x0, x11        x10=0000000a x11:0000000a
+            21805500           21790 1c001778 fddff06f jal              x0, -36            
+            21807500           21792 1c001754 000026b7 lui              x13, 0x2000         x13=00002000
+            21808500           21793 1c001756 f14027f3 csrrs            x15, x0, 0xf14      x15=00000067
+            21809500           21794 1c00175a f8068693 addi             x13, x13, -128      x13=00001f80 x13:00002000
+            21810500           21795 1c00175e 00379713 slli             x14, x15, 0x3       x14=00000338 x15:00000067
+            21811500           21796 1c001762 00279793 slli             x15, x15, 0x2       x15=0000019c x15:00000067
+            21812500           21797 1c001764 ee873733 p.bclr           x14, x14, 23, 8     x14=00000038 x14:00000338
+            21813500           21798 1c001768 00d7f7b3 and              x15, x15, x13       x15=00000180 x15:0000019c x13:00001f80
+            21814500           21799 1c00176a 00e787b3 add              x15, x15, x14       x15=000001b8 x15:00000180 x14:00000038
+            21815500           21800 1c00176c 1a104737 lui              x14, 0x1a104000     x14=1a104000
+            21816500           21801 1c001770 00a767a3 p.sw             x10, x0(x14)        x10:0000000a x14:1a104000  PA:1a1041b8
+            21820500           21805 1c001774 00008067 jalr             x0, x1, 0            x1:1c001bca
+            21821500           21806 1c001bca 16a0006f jal              x0, 362            
+            21823500           21808 1c001d34 00900633 add              x12, x0, x9         x12=1c002354  x9:1c002354
+            21824500           21809 1c001d36 e69ff06f jal              x0, -408           
+            21827500           21812 1c001b9e 00064583 lbu              x11, 0(x12)         x11=00000000 x12:1c002354  PA:1c002354
+            21843500           21828 1c001ba2 00160493 addi             x9, x12, 1           x9=1c002355 x12:1c002354
+            21844500           21829 1c001ba6 00059e63 bne              x11, x0, 28         x11:00000000
+            21845500           21830 1c001ba8 05c12083 lw               x1, 92(x2)           x1=1c001834  x2:10cfff60  PA:10cfffbc
+            21846500           21831 1c001baa 05812403 lw               x8, 88(x2)           x8=00000000  x2:10cfff60  PA:10cfffb8
+            21847500           21832 1c001bac 05412483 lw               x9, 84(x2)           x9=00000000  x2:10cfff60  PA:10cfffb4
+            21848500           21833 1c001bae 05012903 lw               x18, 80(x2)         x18=1b204000  x2:10cfff60  PA:10cfffb0
+            21849500           21834 1c001bb0 04c12983 lw               x19, 76(x2)         x19=00000007  x2:10cfff60  PA:10cfffac
+            21850500           21835 1c001bb2 04812a03 lw               x20, 72(x2)         x20=1c00220c  x2:10cfff60  PA:10cfffa8
+            21851500           21836 1c001bb4 04412a83 lw               x21, 68(x2)         x21=1c002210  x2:10cfff60  PA:10cfffa4
+            21852500           21837 1c001bb6 04012b03 lw               x22, 64(x2)         x22=00000000  x2:10cfff60  PA:10cfffa0
+            21853500           21838 1c001bb8 03c12b83 lw               x23, 60(x2)         x23=00000000  x2:10cfff60  PA:10cfff9c
+            21858500           21843 1c001bba 03812c03 lw               x24, 56(x2)         x24=00000000  x2:10cfff60  PA:10cfff98
+            21859500           21844 1c001bbc 03412c83 lw               x25, 52(x2)         x25=00000000  x2:10cfff60  PA:10cfff94
+            21860500           21845 1c001bbe 06010113 addi             x2, x2, 96           x2=10cfffc0  x2:10cfff60
+            21861500           21846 1c001bc0 00008067 jalr             x0, x1, 0            x1:1c001834
+            21863500           21848 1c001834 01c12083 lw               x1, 28(x2)           x1=1c00220c  x2:10cfffc0  PA:10cfffdc
+            21864500           21849 1c001836 00000513 addi             x10, x0, 0          x10=00000000
+            21865500           21850 1c001838 04010113 addi             x2, x2, 64           x2=10d00000  x2:10cfffc0
+            21866500           21851 1c00183a 00008067 jalr             x0, x1, 0            x1:1c00220c
+            21868500           21853 1c00220c 21c96283 p.elw            x5, 540(x18)         x5=00000000 x18:1b204000  PA:1b20421c
diff --git a/sw/scripts/tracevis/parse.pl b/sw/scripts/tracevis/parse.pl
new file mode 100644
index 0000000..1bf47c2
--- /dev/null
+++ b/sw/scripts/tracevis/parse.pl
@@ -0,0 +1,204 @@
+sub flush_buffer {
+    my $key = $_[0];
+    my $buffer = $_[1];
+    my $pcs = $_[2];
+    my $binfile = $_[3];
+    my $last_time = $_[4];
+    my $inline = $_[5];
+    my $use_pc_as_label = $_[6];
+    my $format = $_[7];
+    my $gvsoc = $_[8];
+
+    my $linenum = $buffer =~ tr/\n//;
+
+    if ($linenum < 2) { return; }
+
+    #print $buffer;
+    my $funcnames = `addr2line -e $binfile -f -a -i $pcs`;
+
+    $funcnames = "$funcnames\n0x0"; # to let it process the last address in the below loop
+
+    #print "$funcnames";
+
+    #remove first line
+    $funcnames =~ s/^[^\n]*\n//s;
+
+    my @a2l_first_last_lines = {};
+    $a2l_first_last_lines[0] = "";
+    $a2l_first_last_lines[1] = "";  
+    
+    my @a2i_first_last_lines = {};
+    $a2i_first_last_lines[0] = "";
+    $a2i_first_last_lines[1] = "";  
+
+
+    my $a2l_line_index = 1;
+    if (!$inline) { $a2l_line_index = 0;}
+
+    for (split /\n/, $funcnames) {
+        my $a2l_line = $_;
+        #print "$_\n";
+        if ($a2l_line =~ /^(0x[0-9a-f]+)(.*)/ and $buffer =~ /.*\n.*\n.*/) {
+            #print "ADDR: $1 $2\n";
+
+            my $regex= qr/^\s+([0-9]+)\s+([0-9]+)\s+([0-9a-f]+)\s+[0-9a-f]+\s+([^ ]+)(.*)?\n/;
+            if($gvsoc == 1) {
+                #salvo: I might have broke it. I removed the "rest" group and merged it with "args", but I don't have a gvsoc trace to try out. :(
+                $regex = qr/^\s*([0-9]+):\s+([0-9]+):\s+\[\e\[[0-9;]*m[^ ]*\s*\e\[[0-9;]*m\]\s+[^ ]+\s+M\s+([0-9a-f]+)\s+([^ ]+)(.*)?\n/;
+            }
+
+            my ($time, $cycles, $pc, $instr, $args) = $buffer =~ $regex;
+    
+            #remove current line from the buffer
+            $buffer =~ s/^[^\n]*\n//s;
+
+            my ($next_time, $next_cycles) = $buffer =~ /^\s+([0-9]+)\s+([0-9]+).*/;
+
+            #print "$time - $cycles - $pc - $instr - $args\n";
+            my $funcname = $a2l_first_last_lines[$a2l_line_index];
+            my $coords = $a2i_first_last_lines[$a2l_line_index];
+            my $duration_cycles = ($next_cycles - $cycles);
+            my $duration_time = ($next_time - $time);            
+
+            my $duration = $duration_time;
+            my $start_time = $time;
+
+            #my $start_time = $cycles;
+            #my $duration = $duration_cycles;           
+
+            my $label = $instr;
+            if ($use_pc_as_label) { $label = "$pc - $instr"; }
+
+
+            if ($format eq "json") {
+                print "{\"name\": \"$label\", \"cat\": \"$instr\", \"ph\": \"X\", \"ts\": $start_time, \"dur\": $duration, \"pid\": \"$key\", \"tid\": \"$funcname\", \"args\":{\"pc\": \"$pc\", \"instr\": \"$instr $args\", \"time\": \"$cycles\", \"Origin\": \"$coords\"}},\n";
+            } else {
+                $coords =~ s/^(.*\/)+([^ ]*).*/$2/s;
+                $instr =~ s/ +/ /;
+                $args =~ s/ +/ /;
+                $key =~ s/.*core_([0-9]+)_([0-9]+).*/$1 $2/s;
+                print "$start_time $cycles $duration $key $funcname $pc $coords $instr \"$instr $args\"\n"   
+            }
+        
+            $a2l_first_last_lines[0] = "";
+            $a2l_first_last_lines[1] = "";
+            $a2i_first_last_lines[0] = "";
+            $a2i_first_last_lines[1] = "";
+            $last_time = $start_time;
+
+        } elsif ($a2l_line =~ /^[^\/].*/) {
+            if ($a2l_first_last_lines[0] eq "") { $a2l_first_last_lines[0] = $a2l_line; }
+            $a2l_first_last_lines[1] = $a2l_line;
+        } else {
+            if ($a2i_first_last_lines[0] eq "") { $a2i_first_last_lines[0] = $a2l_line; }
+            $a2i_first_last_lines[1] = $a2l_line;
+        }
+        
+    }
+    #print "\n\nend flush\n\n";
+    return $last_time;
+}
+
+sub convert_file {
+    my $file = $_[0];
+    my $binfile = $_[1];
+    my $inline = $_[2];
+    my $use_pc_as_label = $_[3];
+    my $format = $_[4];
+    my $gvsoc = $_[5];
+
+    open my $info, $file or die "Could not open $file: $!";
+    my $last_time = 0;
+    my $buffer = "";
+    my $pcs="";
+    my $count = 0;
+
+    while(my $line = <$info>) {
+
+        my $regex = qr/^\s+([0-9]+)\s+([0-9]+)\s+([0-9a-f]+)\s+[0-9a-f]+\s+([^ ]+)\s+(.+?(?=  )).*/;
+        if($gvsoc == 1) {
+            $regex = qr/^\s*([0-9]+):\s+([0-9]+):\s+\[\e\[[0-9;]*m[^ ]*\s*\e\[[0-9;]*m\]\s+[^ ]+\s+M\s+([0-9a-f]+)\s+([^ ]+)\s+(.+?(?=  ))(.*)/;
+        }
+        if  ($line =~ $regex) {
+            $buffer = "$buffer$line"; 
+            $pcs = "$pcs $3";
+            $count++;
+
+            if ($count==1000){
+                #print "flushing buffer\n";
+                #print "$buffer";
+                $last_time = flush_buffer($file, $buffer, $pcs, $binfile, $last_time, $inline, $use_pc_as_label, $format, $gvsoc);
+#                print $last_time;
+                #print "completed\n";
+                $buffer="$line";
+                $pcs="$3";
+                $count=0;
+            }
+        }
+    }
+
+    #in case we didn't reach the flushing threshold
+    #print "flushing buffer (last) Buffer:\n$buffer\n";
+    $last_time = flush_buffer($file, $buffer, $pcs, $binfile, $last_time, $inline, $use_pc_as_label, $format, $gvsoc);
+    #print "completed\n";
+    close $info;
+    return $last_time;
+}
+
+if ($#ARGV < 1) {
+    print "Usage: $0 [-i] [-t] <bin_file> <trace_file_1> .. <trace_file_n>\n";
+    exit;
+}
+
+my $arg_index = 0;
+
+my $inline = 0;
+my $format = "json";
+my $use_pc_as_label = 0;
+my $gvsoc = 0;
+
+if ($ARGV[$arg_index] eq "-i") {
+    $inline = 1;
+    #$arg_index++;
+    shift;
+}
+
+if ($ARGV[$arg_index] eq "-p") {
+    $use_pc_as_label=1;
+    #$arg_index++;
+    shift;
+}
+
+if ($ARGV[$arg_index] eq "-t") {
+    $format="txt";
+    #$arg_index++;
+    shift;
+}
+
+if ($ARGV[$arg_index] eq "-g") {
+    $gvsoc=1;
+    #$arg_index++;
+    shift;
+}
+
+my $binfile=shift; #$ARGV[$arg_index++];
+
+#print "$arg_index $inline $binfile\n";
+
+
+if ($format eq "json") {
+    print "{\"traceEvents\": [\n";
+}
+
+my $last_time=0;
+foreach my $file (@ARGV) {
+    $last_time = convert_file($file, $binfile, $inline, $use_pc_as_label, $format, $gvsoc);
+}
+
+
+#print "{\"name\": \"end\", \"cat\": \"end\", \"ph\": \"X\", \"ts\": $last_time, \"dur\": 0, \"pid\": \"$file\", \"tid\": \"end\", \"args\":{}}\n";
+
+if ($format eq "json") {
+    print "{}]}\n";
+}
+